entity matrix_4_4_flat is
   port (
      top_in_1    : in      bit;
      top_in_2    : in      bit;
      top_in_3    : in      bit;
      top_in_4    : in      bit;
      bot_in_1    : in      bit;
      bot_in_2    : in      bit;
      bot_in_3    : in      bit;
      bot_in_4    : in      bit;
      lef_in_1    : in      bit;
      lef_in_2    : in      bit;
      lef_in_3    : in      bit;
      lef_in_4    : in      bit;
      rig_in_1    : in      bit;
      rig_in_2    : in      bit;
      rig_in_3    : in      bit;
      rig_in_4    : in      bit;
      top_out_1   : out     bit;
      top_out_2   : out     bit;
      top_out_3   : out     bit;
      top_out_4   : out     bit;
      bot_out_1   : out     bit;
      bot_out_2   : out     bit;
      bot_out_3   : out     bit;
      bot_out_4   : out     bit;
      lef_out_1   : out     bit;
      lef_out_2   : out     bit;
      lef_out_3   : out     bit;
      lef_out_4   : out     bit;
      rig_out_1   : out     bit;
      rig_out_2   : out     bit;
      rig_out_3   : out     bit;
      rig_out_4   : out     bit;
      column_0    : in      bit;
      column_1    : in      bit;
      column_2    : in      bit;
      column_3    : in      bit;
      column_4    : in      bit;
      strobe_y0_0 : in      bit;
      strobe_y0_1 : in      bit;
      strobe_y0_2 : in      bit;
      strobe_y0_3 : in      bit;
      strobe_y1_0 : in      bit;
      strobe_y1_1 : in      bit;
      strobe_y1_2 : in      bit;
      strobe_y1_3 : in      bit;
      strobe_y1_4 : in      bit;
      strobe_y1_5 : in      bit;
      strobe_y1_6 : in      bit;
      strobe_y1_7 : in      bit;
      strobe_y1_8 : in      bit;
      strobe_y1_9 : in      bit;
      strobe_y2_0 : in      bit;
      strobe_y2_1 : in      bit;
      strobe_y2_2 : in      bit;
      strobe_y2_3 : in      bit;
      strobe_y2_4 : in      bit;
      strobe_y2_5 : in      bit;
      strobe_y2_6 : in      bit;
      strobe_y2_7 : in      bit;
      strobe_y2_8 : in      bit;
      strobe_y2_9 : in      bit;
      strobe_y3_0 : in      bit;
      strobe_y3_1 : in      bit;
      strobe_y3_2 : in      bit;
      strobe_y3_3 : in      bit;
      strobe_y3_4 : in      bit;
      strobe_y3_5 : in      bit;
      strobe_y3_6 : in      bit;
      strobe_y3_7 : in      bit;
      strobe_y3_8 : in      bit;
      strobe_y3_9 : in      bit;
      strobe_y4_0 : in      bit;
      strobe_y4_1 : in      bit;
      strobe_y4_2 : in      bit;
      strobe_y4_3 : in      bit;
      strobe_y4_4 : in      bit;
      strobe_y4_5 : in      bit;
      strobe_y4_6 : in      bit;
      strobe_y4_7 : in      bit;
      strobe_y4_8 : in      bit;
      strobe_y4_9 : in      bit;
      data_x0     : in      bit_vector(8 downto 0);
      data_x1     : in      bit_vector(8 downto 0);
      data_x2     : in      bit_vector(8 downto 0);
      data_x3     : in      bit_vector(8 downto 0);
      data_x4     : in      bit_vector(8 downto 0);
      error_0     : out     bit;
      error_1     : out     bit;
      error_2     : out     bit;
      error_3     : out     bit;
      error_4     : out     bit;
      test_1      : in      bit;
      test_2      : in      bit;
      test_3      : in      bit;
      test_4      : in      bit;
      clk_top_x1  : in      bit;
      clk_bot_x1  : in      bit;
      clk_top_x2  : in      bit;
      clk_bot_x2  : in      bit;
      clk_top_x3  : in      bit;
      clk_bot_x3  : in      bit;
      clk_top_x4  : in      bit;
      clk_bot_x4  : in      bit;
      vdd         : in      bit;
      vss         : in      bit
 );
end matrix_4_4_flat;

architecture structural of matrix_4_4_flat is
Component a3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sff1_x4
   port (
      ck  : in      bit;
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component zero_x0
   port (
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sram_x1
   port (
      d      : in      bit;
      nq     : out     bit;
      strobe : in      bit;
      vdd    : in      bit;
      vss    : in      bit
 );
end component;

Component xr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x2
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nmx2_x1
   port (
      cmd : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component mx2_x2
   port (
      cmd : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ts_x4
   port (
      cmd : in      bit;
      i   : in      bit;
      q   : out     mux_bit bus;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component buf_x2
   port (
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

signal g_0_1_data_top                                  : bit_vector( 8 downto 0);
signal g_0_2_data_top                                  : bit_vector( 8 downto 0);
signal g_0_3_data_top                                  : bit_vector( 8 downto 0);
signal g_1_0_data_top                                  : bit_vector( 8 downto 0);
signal g_1_1_data_top                                  : bit_vector( 8 downto 0);
signal g_1_2_data_top                                  : bit_vector( 8 downto 0);
signal g_1_3_data_top                                  : bit_vector( 8 downto 0);
signal g_2_0_data_top                                  : bit_vector( 8 downto 0);
signal g_2_1_data_top                                  : bit_vector( 8 downto 0);
signal g_2_2_data_top                                  : bit_vector( 8 downto 0);
signal g_2_3_data_top                                  : bit_vector( 8 downto 0);
signal g_3_0_data_top                                  : bit_vector( 8 downto 0);
signal g_3_1_data_top                                  : bit_vector( 8 downto 0);
signal g_3_2_data_top                                  : bit_vector( 8 downto 0);
signal g_3_3_data_top                                  : bit_vector( 8 downto 0);
signal g_4_0_data_top                                  : bit_vector( 8 downto 0);
signal g_4_1_data_top                                  : bit_vector( 8 downto 0);
signal g_4_2_data_top                                  : bit_vector( 8 downto 0);
signal g_4_3_data_top                                  : bit_vector( 8 downto 0);
signal group_0_1_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_0_1_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_0_1_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_0_1_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_0_1_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_0_1_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_0_1_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_0_1_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_0_2_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_0_2_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_0_2_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_0_2_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_0_2_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_0_2_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_0_2_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_0_2_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_0_3_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_0_3_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_0_3_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_0_3_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_0_3_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_0_3_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_0_3_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_0_3_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_0_4_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_0_4_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_0_4_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_0_4_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_0_4_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_0_4_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_0_4_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_0_4_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_1_0_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_1_0_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_1_0_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_1_0_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_1_0_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_1_0_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_1_0_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_1_0_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_1_1_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_1_1_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_1_1_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_1_1_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_1_1_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_1_1_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_1_1_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_1_1_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_1_1_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_1_1_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_1_1_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_1_1_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_1_1_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_1_1_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_1_1_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_1_1_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_1_2_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_1_2_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_1_2_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_1_2_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_1_2_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_1_2_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_1_2_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_1_2_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_1_2_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_1_2_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_1_2_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_1_2_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_1_2_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_1_2_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_1_2_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_1_2_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_1_3_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_1_3_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_1_3_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_1_3_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_1_3_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_1_3_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_1_3_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_1_3_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_1_3_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_1_3_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_1_3_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_1_3_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_1_3_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_1_3_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_1_3_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_1_3_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_1_4_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_1_4_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_1_4_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_1_4_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_1_4_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_1_4_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_1_4_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_1_4_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_1_4_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_1_4_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_1_4_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_1_4_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_1_4_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_1_4_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_1_4_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_1_4_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_2_0_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_2_0_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_2_0_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_2_0_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_2_0_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_2_0_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_2_0_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_2_0_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_2_1_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_2_1_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_2_1_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_2_1_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_2_1_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_2_1_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_2_1_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_2_1_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_2_1_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_2_1_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_2_1_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_2_1_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_2_1_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_2_1_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_2_1_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_2_1_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_2_2_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_2_2_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_2_2_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_2_2_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_2_2_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_2_2_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_2_2_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_2_2_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_2_2_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_2_2_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_2_2_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_2_2_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_2_2_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_2_2_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_2_2_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_2_2_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_2_3_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_2_3_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_2_3_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_2_3_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_2_3_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_2_3_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_2_3_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_2_3_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_2_3_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_2_3_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_2_3_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_2_3_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_2_3_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_2_3_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_2_3_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_2_3_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_2_4_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_2_4_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_2_4_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_2_4_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_2_4_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_2_4_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_2_4_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_2_4_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_2_4_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_2_4_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_2_4_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_2_4_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_2_4_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_2_4_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_2_4_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_2_4_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_3_0_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_3_0_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_3_0_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_3_0_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_3_0_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_3_0_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_3_0_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_3_0_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_3_1_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_3_1_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_3_1_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_3_1_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_3_1_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_3_1_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_3_1_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_3_1_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_3_1_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_3_1_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_3_1_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_3_1_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_3_1_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_3_1_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_3_1_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_3_1_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_3_2_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_3_2_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_3_2_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_3_2_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_3_2_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_3_2_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_3_2_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_3_2_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_3_2_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_3_2_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_3_2_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_3_2_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_3_2_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_3_2_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_3_2_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_3_2_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_3_3_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_3_3_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_3_3_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_3_3_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_3_3_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_3_3_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_3_3_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_3_3_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_3_3_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_3_3_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_3_3_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_3_3_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_3_3_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_3_3_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_3_3_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_3_3_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_3_4_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_3_4_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_3_4_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_3_4_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_3_4_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_3_4_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_3_4_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_3_4_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_3_4_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_3_4_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_3_4_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_3_4_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_3_4_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_3_4_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_3_4_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_3_4_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_4_0_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_4_0_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_4_0_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_4_0_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_4_0_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_4_0_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_4_0_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_4_0_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_4_1_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_4_1_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_4_1_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_4_1_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_4_1_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_4_1_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_4_1_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_4_1_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_4_1_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_4_1_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_4_1_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_4_1_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_4_1_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_4_1_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_4_1_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_4_1_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_4_2_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_4_2_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_4_2_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_4_2_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_4_2_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_4_2_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_4_2_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_4_2_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_4_2_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_4_2_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_4_2_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_4_2_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_4_2_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_4_2_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_4_2_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_4_2_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_4_3_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_4_3_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_4_3_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_4_3_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_4_3_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_4_3_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_4_3_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_4_3_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_4_3_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_4_3_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_4_3_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_4_3_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_4_3_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_4_3_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_4_3_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_4_3_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_4_4_decoder_horizon_track_0_not_cmd       : bit_vector( 2 downto 0);
signal group_4_4_decoder_horizon_track_1_not_cmd       : bit_vector( 2 downto 0);
signal group_4_4_decoder_horizon_track_2_not_cmd       : bit_vector( 2 downto 0);
signal group_4_4_decoder_horizon_track_3_not_cmd       : bit_vector( 2 downto 0);
signal group_4_4_decoder_horizon_track_4_not_cmd       : bit_vector( 2 downto 0);
signal group_4_4_decoder_horizon_track_5_not_cmd       : bit_vector( 2 downto 0);
signal group_4_4_decoder_horizon_track_6_not_cmd       : bit_vector( 2 downto 0);
signal group_4_4_decoder_horizon_track_7_not_cmd       : bit_vector( 2 downto 0);
signal group_4_4_decoder_vertical_track_0_not_cmd      : bit_vector( 2 downto 0);
signal group_4_4_decoder_vertical_track_1_not_cmd      : bit_vector( 2 downto 0);
signal group_4_4_decoder_vertical_track_2_not_cmd      : bit_vector( 2 downto 0);
signal group_4_4_decoder_vertical_track_3_not_cmd      : bit_vector( 2 downto 0);
signal group_4_4_decoder_vertical_track_4_not_cmd      : bit_vector( 2 downto 0);
signal group_4_4_decoder_vertical_track_5_not_cmd      : bit_vector( 2 downto 0);
signal group_4_4_decoder_vertical_track_6_not_cmd      : bit_vector( 2 downto 0);
signal group_4_4_decoder_vertical_track_7_not_cmd      : bit_vector( 2 downto 0);
signal group_4_4_strobe_9                              : bit;
signal group_4_4_strobe_8                              : bit;
signal group_4_4_strobe_7                              : bit;
signal group_4_4_strobe_6                              : bit;
signal group_4_4_strobe_5                              : bit;
signal group_4_4_strobe_4                              : bit;
signal group_4_4_strobe_3                              : bit;
signal group_4_4_strobe_2                              : bit;
signal group_4_4_strobe_1                              : bit;
signal group_4_4_strobe_0                              : bit;
signal group_4_4_sig_zero_vert_7                       : bit;
signal group_4_4_sig_zero_vert_6                       : bit;
signal group_4_4_sig_zero_vert_5                       : bit;
signal group_4_4_sig_zero_vert_4                       : bit;
signal group_4_4_sig_zero_vert_3                       : bit;
signal group_4_4_sig_zero_vert_2                       : bit;
signal group_4_4_sig_zero_vert_1                       : bit;
signal group_4_4_sig_zero_vert_0                       : bit;
signal group_4_4_sig_zero_horiz_7                      : bit;
signal group_4_4_sig_zero_horiz_6                      : bit;
signal group_4_4_sig_zero_horiz_5                      : bit;
signal group_4_4_sig_zero_horiz_4                      : bit;
signal group_4_4_sig_zero_horiz_3                      : bit;
signal group_4_4_sig_zero_horiz_2                      : bit;
signal group_4_4_sig_zero_horiz_1                      : bit;
signal group_4_4_sig_zero_horiz_0                      : bit;
signal group_4_4_sig_error_9                           : bit;
signal group_4_4_sig_error_8                           : bit;
signal group_4_4_sig_error_7                           : bit;
signal group_4_4_sig_error_6                           : bit;
signal group_4_4_sig_error_5                           : bit;
signal group_4_4_sig_error_4                           : bit;
signal group_4_4_sig_error_3                           : bit;
signal group_4_4_sig_error_2                           : bit;
signal group_4_4_sig_error_1                           : bit;
signal group_4_4_sig_error_0                           : bit;
signal group_4_4_scout                                 : bit;
signal group_4_4_q_xor_6_8                             : bit;
signal group_4_4_q_xor_6_7                             : bit;
signal group_4_4_q_xor_6_6                             : bit;
signal group_4_4_q_xor_6_5                             : bit;
signal group_4_4_q_xor_6_4                             : bit;
signal group_4_4_q_xor_6_3                             : bit;
signal group_4_4_q_xor_6_2                             : bit;
signal group_4_4_q_xor_6_1                             : bit;
signal group_4_4_q_xor_6_0                             : bit;
signal group_4_4_q_xor_5_8                             : bit;
signal group_4_4_q_xor_5_7                             : bit;
signal group_4_4_q_xor_5_6                             : bit;
signal group_4_4_q_xor_5_5                             : bit;
signal group_4_4_q_xor_5_4                             : bit;
signal group_4_4_q_xor_5_3                             : bit;
signal group_4_4_q_xor_5_2                             : bit;
signal group_4_4_q_xor_5_1                             : bit;
signal group_4_4_q_xor_5_0                             : bit;
signal group_4_4_q_xor_4_8                             : bit;
signal group_4_4_q_xor_4_7                             : bit;
signal group_4_4_q_xor_4_6                             : bit;
signal group_4_4_q_xor_4_5                             : bit;
signal group_4_4_q_xor_4_4                             : bit;
signal group_4_4_q_xor_4_3                             : bit;
signal group_4_4_q_xor_4_2                             : bit;
signal group_4_4_q_xor_4_1                             : bit;
signal group_4_4_q_xor_4_0                             : bit;
signal group_4_4_q_xor_3_9                             : bit;
signal group_4_4_q_xor_3_8                             : bit;
signal group_4_4_q_xor_3_7                             : bit;
signal group_4_4_q_xor_3_6                             : bit;
signal group_4_4_q_xor_3_5                             : bit;
signal group_4_4_q_xor_3_4                             : bit;
signal group_4_4_q_xor_3_3                             : bit;
signal group_4_4_q_xor_3_2                             : bit;
signal group_4_4_q_xor_3_1                             : bit;
signal group_4_4_q_xor_3_0                             : bit;
signal group_4_4_q_xor_2_9                             : bit;
signal group_4_4_q_xor_2_8                             : bit;
signal group_4_4_q_xor_2_7                             : bit;
signal group_4_4_q_xor_2_6                             : bit;
signal group_4_4_q_xor_2_5                             : bit;
signal group_4_4_q_xor_2_4                             : bit;
signal group_4_4_q_xor_2_3                             : bit;
signal group_4_4_q_xor_2_2                             : bit;
signal group_4_4_q_xor_2_1                             : bit;
signal group_4_4_q_xor_2_0                             : bit;
signal group_4_4_q_xor_1_9                             : bit;
signal group_4_4_q_xor_1_8                             : bit;
signal group_4_4_q_xor_1_7                             : bit;
signal group_4_4_q_xor_1_6                             : bit;
signal group_4_4_q_xor_1_5                             : bit;
signal group_4_4_q_xor_1_4                             : bit;
signal group_4_4_q_xor_1_3                             : bit;
signal group_4_4_q_xor_1_2                             : bit;
signal group_4_4_q_xor_1_1                             : bit;
signal group_4_4_q_xor_1_0                             : bit;
signal group_4_4_q_xor_0_9                             : bit;
signal group_4_4_q_xor_0_8                             : bit;
signal group_4_4_q_xor_0_7                             : bit;
signal group_4_4_q_xor_0_6                             : bit;
signal group_4_4_q_xor_0_5                             : bit;
signal group_4_4_q_xor_0_4                             : bit;
signal group_4_4_q_xor_0_3                             : bit;
signal group_4_4_q_xor_0_2                             : bit;
signal group_4_4_q_xor_0_1                             : bit;
signal group_4_4_q_xor_0_0                             : bit;
signal group_4_4_out_pad_top_mux_q11                   : bit;
signal group_4_4_out_pad_top_mux_q10                   : bit;
signal group_4_4_out_pad_top_mux_q03                   : bit;
signal group_4_4_out_pad_top_mux_q02                   : bit;
signal group_4_4_out_pad_top_mux_q01                   : bit;
signal group_4_4_out_pad_top_mux_q00                   : bit;
signal group_4_4_out_pad_mux_q11                       : bit;
signal group_4_4_out_pad_mux_q10                       : bit;
signal group_4_4_out_pad_mux_q03                       : bit;
signal group_4_4_out_pad_mux_q02                       : bit;
signal group_4_4_out_pad_mux_q01                       : bit;
signal group_4_4_out_pad_mux_q00                       : bit;
signal group_4_4_out_lut_scan                          : bit;
signal group_4_4_out_lut                               : bit;
signal group_4_4_out_clb                               : bit;
signal group_4_4_only_out_pad_rig                      : bit;
signal group_4_4_nq_mem_parity_9                       : bit;
signal group_4_4_nq_mem_parity_8                       : bit;
signal group_4_4_nq_mem_parity_7                       : bit;
signal group_4_4_nq_mem_parity_6                       : bit;
signal group_4_4_nq_mem_parity_5                       : bit;
signal group_4_4_nq_mem_parity_4                       : bit;
signal group_4_4_nq_mem_parity_3                       : bit;
signal group_4_4_nq_mem_parity_2                       : bit;
signal group_4_4_nq_mem_parity_1                       : bit;
signal group_4_4_nq_mem_parity_0                       : bit;
signal group_4_4_nq_mem_9                              : bit;
signal group_4_4_nq_mem_8                              : bit;
signal group_4_4_nq_mem_76                             : bit;
signal group_4_4_nq_mem_75                             : bit;
signal group_4_4_nq_mem_74                             : bit;
signal group_4_4_nq_mem_73                             : bit;
signal group_4_4_nq_mem_72                             : bit;
signal group_4_4_nq_mem_71                             : bit;
signal group_4_4_nq_mem_70                             : bit;
signal group_4_4_nq_mem_7                              : bit;
signal group_4_4_nq_mem_69                             : bit;
signal group_4_4_nq_mem_68                             : bit;
signal group_4_4_nq_mem_67                             : bit;
signal group_4_4_nq_mem_66                             : bit;
signal group_4_4_nq_mem_65                             : bit;
signal group_4_4_nq_mem_64                             : bit;
signal group_4_4_nq_mem_63                             : bit;
signal group_4_4_nq_mem_62                             : bit;
signal group_4_4_nq_mem_61                             : bit;
signal group_4_4_nq_mem_60                             : bit;
signal group_4_4_nq_mem_6                              : bit;
signal group_4_4_nq_mem_59                             : bit;
signal group_4_4_nq_mem_58                             : bit;
signal group_4_4_nq_mem_57                             : bit;
signal group_4_4_nq_mem_56                             : bit;
signal group_4_4_nq_mem_55                             : bit;
signal group_4_4_nq_mem_54                             : bit;
signal group_4_4_nq_mem_53                             : bit;
signal group_4_4_nq_mem_52                             : bit;
signal group_4_4_nq_mem_51                             : bit;
signal group_4_4_nq_mem_50                             : bit;
signal group_4_4_nq_mem_5                              : bit;
signal group_4_4_nq_mem_49                             : bit;
signal group_4_4_nq_mem_48                             : bit;
signal group_4_4_nq_mem_47                             : bit;
signal group_4_4_nq_mem_46                             : bit;
signal group_4_4_nq_mem_45                             : bit;
signal group_4_4_nq_mem_44                             : bit;
signal group_4_4_nq_mem_43                             : bit;
signal group_4_4_nq_mem_42                             : bit;
signal group_4_4_nq_mem_41                             : bit;
signal group_4_4_nq_mem_40                             : bit;
signal group_4_4_nq_mem_4                              : bit;
signal group_4_4_nq_mem_39                             : bit;
signal group_4_4_nq_mem_38                             : bit;
signal group_4_4_nq_mem_37                             : bit;
signal group_4_4_nq_mem_36                             : bit;
signal group_4_4_nq_mem_35                             : bit;
signal group_4_4_nq_mem_34                             : bit;
signal group_4_4_nq_mem_33                             : bit;
signal group_4_4_nq_mem_32                             : bit;
signal group_4_4_nq_mem_31                             : bit;
signal group_4_4_nq_mem_30                             : bit;
signal group_4_4_nq_mem_3                              : bit;
signal group_4_4_nq_mem_29                             : bit;
signal group_4_4_nq_mem_28                             : bit;
signal group_4_4_nq_mem_27                             : bit;
signal group_4_4_nq_mem_26                             : bit;
signal group_4_4_nq_mem_25                             : bit;
signal group_4_4_nq_mem_24                             : bit;
signal group_4_4_nq_mem_23                             : bit;
signal group_4_4_nq_mem_22                             : bit;
signal group_4_4_nq_mem_21                             : bit;
signal group_4_4_nq_mem_20                             : bit;
signal group_4_4_nq_mem_2                              : bit;
signal group_4_4_nq_mem_19                             : bit;
signal group_4_4_nq_mem_18                             : bit;
signal group_4_4_nq_mem_17                             : bit;
signal group_4_4_nq_mem_16                             : bit;
signal group_4_4_nq_mem_15                             : bit;
signal group_4_4_nq_mem_14                             : bit;
signal group_4_4_nq_mem_13                             : bit;
signal group_4_4_nq_mem_12                             : bit;
signal group_4_4_nq_mem_11                             : bit;
signal group_4_4_nq_mem_10                             : bit;
signal group_4_4_nq_mem_1                              : bit;
signal group_4_4_nq_mem_0                              : bit;
signal group_4_4_lut_mux_q21                           : bit;
signal group_4_4_lut_mux_q20                           : bit;
signal group_4_4_lut_mux_q13                           : bit;
signal group_4_4_lut_mux_q12                           : bit;
signal group_4_4_lut_mux_q11                           : bit;
signal group_4_4_lut_mux_q10                           : bit;
signal group_4_4_lut_mux_q07                           : bit;
signal group_4_4_lut_mux_q06                           : bit;
signal group_4_4_lut_mux_q05                           : bit;
signal group_4_4_lut_mux_q04                           : bit;
signal group_4_4_lut_mux_q03                           : bit;
signal group_4_4_lut_mux_q02                           : bit;
signal group_4_4_lut_mux_q01                           : bit;
signal group_4_4_lut_mux_q00                           : bit;
signal group_4_4_in_3                                  : bit;
signal group_4_4_in_0                                  : bit;
signal group_4_4_error_4567                            : bit;
signal group_4_4_error_01234567                        : bit;
signal group_4_4_error_0123                            : bit;
signal group_4_4_decoder_vertical_track_7_na3_x1_sig   : bit;
signal group_4_4_decoder_vertical_track_7_na3_x1_3_sig : bit;
signal group_4_4_decoder_vertical_track_7_na3_x1_2_sig : bit;
signal group_4_4_decoder_vertical_track_6_na3_x1_sig   : bit;
signal group_4_4_decoder_vertical_track_6_na3_x1_3_sig : bit;
signal group_4_4_decoder_vertical_track_6_na3_x1_2_sig : bit;
signal group_4_4_decoder_vertical_track_5_na3_x1_sig   : bit;
signal group_4_4_decoder_vertical_track_5_na3_x1_3_sig : bit;
signal group_4_4_decoder_vertical_track_5_na3_x1_2_sig : bit;
signal group_4_4_decoder_vertical_track_4_na3_x1_sig   : bit;
signal group_4_4_decoder_vertical_track_4_na3_x1_3_sig : bit;
signal group_4_4_decoder_vertical_track_4_na3_x1_2_sig : bit;
signal group_4_4_decoder_vertical_track_3_na3_x1_sig   : bit;
signal group_4_4_decoder_vertical_track_3_na3_x1_3_sig : bit;
signal group_4_4_decoder_vertical_track_3_na3_x1_2_sig : bit;
signal group_4_4_decoder_vertical_track_2_na3_x1_sig   : bit;
signal group_4_4_decoder_vertical_track_2_na3_x1_3_sig : bit;
signal group_4_4_decoder_vertical_track_2_na3_x1_2_sig : bit;
signal group_4_4_decoder_vertical_track_1_na3_x1_sig   : bit;
signal group_4_4_decoder_vertical_track_1_na3_x1_3_sig : bit;
signal group_4_4_decoder_vertical_track_1_na3_x1_2_sig : bit;
signal group_4_4_decoder_vertical_track_0_na3_x1_sig   : bit;
signal group_4_4_decoder_vertical_track_0_na3_x1_3_sig : bit;
signal group_4_4_decoder_vertical_track_0_na3_x1_2_sig : bit;
signal group_4_4_decoder_horizon_track_7_na3_x1_sig    : bit;
signal group_4_4_decoder_horizon_track_7_na3_x1_3_sig  : bit;
signal group_4_4_decoder_horizon_track_7_na3_x1_2_sig  : bit;
signal group_4_4_decoder_horizon_track_6_na3_x1_sig    : bit;
signal group_4_4_decoder_horizon_track_6_na3_x1_3_sig  : bit;
signal group_4_4_decoder_horizon_track_6_na3_x1_2_sig  : bit;
signal group_4_4_decoder_horizon_track_5_na3_x1_sig    : bit;
signal group_4_4_decoder_horizon_track_5_na3_x1_3_sig  : bit;
signal group_4_4_decoder_horizon_track_5_na3_x1_2_sig  : bit;
signal group_4_4_decoder_horizon_track_4_na3_x1_sig    : bit;
signal group_4_4_decoder_horizon_track_4_na3_x1_3_sig  : bit;
signal group_4_4_decoder_horizon_track_4_na3_x1_2_sig  : bit;
signal group_4_4_decoder_horizon_track_3_na3_x1_sig    : bit;
signal group_4_4_decoder_horizon_track_3_na3_x1_3_sig  : bit;
signal group_4_4_decoder_horizon_track_3_na3_x1_2_sig  : bit;
signal group_4_4_decoder_horizon_track_2_na3_x1_sig    : bit;
signal group_4_4_decoder_horizon_track_2_na3_x1_3_sig  : bit;
signal group_4_4_decoder_horizon_track_2_na3_x1_2_sig  : bit;
signal group_4_4_decoder_horizon_track_1_na3_x1_sig    : bit;
signal group_4_4_decoder_horizon_track_1_na3_x1_3_sig  : bit;
signal group_4_4_decoder_horizon_track_1_na3_x1_2_sig  : bit;
signal group_4_4_decoder_horizon_track_0_na3_x1_sig    : bit;
signal group_4_4_decoder_horizon_track_0_na3_x1_3_sig  : bit;
signal group_4_4_decoder_horizon_track_0_na3_x1_2_sig  : bit;
signal group_4_4_cmd_zero_lef_7                        : bit;
signal group_4_4_cmd_zero_lef_6                        : bit;
signal group_4_4_cmd_zero_lef_5                        : bit;
signal group_4_4_cmd_zero_lef_4                        : bit;
signal group_4_4_cmd_zero_lef_3                        : bit;
signal group_4_4_cmd_zero_lef_2                        : bit;
signal group_4_4_cmd_zero_lef_1                        : bit;
signal group_4_4_cmd_zero_lef_0                        : bit;
signal group_4_4_cmd_zero_bot_7                        : bit;
signal group_4_4_cmd_zero_bot_6                        : bit;
signal group_4_4_cmd_zero_bot_5                        : bit;
signal group_4_4_cmd_zero_bot_4                        : bit;
signal group_4_4_cmd_zero_bot_3                        : bit;
signal group_4_4_cmd_zero_bot_2                        : bit;
signal group_4_4_cmd_zero_bot_1                        : bit;
signal group_4_4_cmd_zero_bot_0                        : bit;
signal group_4_4_cmd_pin5_bot_7                        : bit;
signal group_4_4_cmd_pin5_bot_6                        : bit;
signal group_4_4_cmd_pin5_bot_5                        : bit;
signal group_4_4_cmd_pin5_bot_4                        : bit;
signal group_4_4_cmd_pin5_bot_3                        : bit;
signal group_4_4_cmd_pin5_bot_2                        : bit;
signal group_4_4_cmd_pin5_bot_1                        : bit;
signal group_4_4_cmd_pin5_bot_0                        : bit;
signal group_4_4_cmd_pin4_lef_7                        : bit;
signal group_4_4_cmd_pin4_lef_6                        : bit;
signal group_4_4_cmd_pin4_lef_5                        : bit;
signal group_4_4_cmd_pin4_lef_4                        : bit;
signal group_4_4_cmd_pin4_lef_3                        : bit;
signal group_4_4_cmd_pin4_lef_2                        : bit;
signal group_4_4_cmd_pin4_lef_1                        : bit;
signal group_4_4_cmd_pin4_lef_0                        : bit;
signal group_4_4_cmd_lef_bot_7                         : bit;
signal group_4_4_cmd_lef_bot_6                         : bit;
signal group_4_4_cmd_lef_bot_5                         : bit;
signal group_4_4_cmd_lef_bot_4                         : bit;
signal group_4_4_cmd_lef_bot_3                         : bit;
signal group_4_4_cmd_lef_bot_2                         : bit;
signal group_4_4_cmd_lef_bot_1                         : bit;
signal group_4_4_cmd_lef_bot_0                         : bit;
signal group_4_4_cmd_in_pad_top_lef_7                  : bit;
signal group_4_4_cmd_in_pad_top_lef_6                  : bit;
signal group_4_4_cmd_in_pad_top_lef_5                  : bit;
signal group_4_4_cmd_in_pad_top_lef_4                  : bit;
signal group_4_4_cmd_in_pad_top_lef_3                  : bit;
signal group_4_4_cmd_in_pad_top_lef_2                  : bit;
signal group_4_4_cmd_in_pad_top_lef_1                  : bit;
signal group_4_4_cmd_in_pad_top_lef_0                  : bit;
signal group_4_4_cmd_in_pad_rig_7                      : bit;
signal group_4_4_cmd_in_pad_rig_6                      : bit;
signal group_4_4_cmd_in_pad_rig_5                      : bit;
signal group_4_4_cmd_in_pad_rig_4                      : bit;
signal group_4_4_cmd_in_pad_rig_3                      : bit;
signal group_4_4_cmd_in_pad_rig_2                      : bit;
signal group_4_4_cmd_in_pad_rig_1                      : bit;
signal group_4_4_cmd_in_pad_rig_0                      : bit;
signal group_4_4_cmd_bot_lef_7                         : bit;
signal group_4_4_cmd_bot_lef_6                         : bit;
signal group_4_4_cmd_bot_lef_5                         : bit;
signal group_4_4_cmd_bot_lef_4                         : bit;
signal group_4_4_cmd_bot_lef_3                         : bit;
signal group_4_4_cmd_bot_lef_2                         : bit;
signal group_4_4_cmd_bot_lef_1                         : bit;
signal group_4_4_cmd_bot_lef_0                         : bit;
signal group_4_4_clb_in3_mux_q11                       : bit;
signal group_4_4_clb_in3_mux_q10                       : bit;
signal group_4_4_clb_in3_mux_q03                       : bit;
signal group_4_4_clb_in3_mux_q02                       : bit;
signal group_4_4_clb_in3_mux_q01                       : bit;
signal group_4_4_clb_in3_mux_q00                       : bit;
signal group_4_4_clb_in0_mux_q11                       : bit;
signal group_4_4_clb_in0_mux_q10                       : bit;
signal group_4_4_clb_in0_mux_q03                       : bit;
signal group_4_4_clb_in0_mux_q02                       : bit;
signal group_4_4_clb_in0_mux_q01                       : bit;
signal group_4_4_clb_in0_mux_q00                       : bit;
signal group_4_3_strobe_9                              : bit;
signal group_4_3_strobe_8                              : bit;
signal group_4_3_strobe_7                              : bit;
signal group_4_3_strobe_6                              : bit;
signal group_4_3_strobe_5                              : bit;
signal group_4_3_strobe_4                              : bit;
signal group_4_3_strobe_3                              : bit;
signal group_4_3_strobe_2                              : bit;
signal group_4_3_strobe_1                              : bit;
signal group_4_3_strobe_0                              : bit;
signal group_4_3_sig_zero_vert_7                       : bit;
signal group_4_3_sig_zero_vert_6                       : bit;
signal group_4_3_sig_zero_vert_5                       : bit;
signal group_4_3_sig_zero_vert_4                       : bit;
signal group_4_3_sig_zero_vert_3                       : bit;
signal group_4_3_sig_zero_vert_2                       : bit;
signal group_4_3_sig_zero_vert_1                       : bit;
signal group_4_3_sig_zero_vert_0                       : bit;
signal group_4_3_sig_zero_horiz_7                      : bit;
signal group_4_3_sig_zero_horiz_6                      : bit;
signal group_4_3_sig_zero_horiz_5                      : bit;
signal group_4_3_sig_zero_horiz_4                      : bit;
signal group_4_3_sig_zero_horiz_3                      : bit;
signal group_4_3_sig_zero_horiz_2                      : bit;
signal group_4_3_sig_zero_horiz_1                      : bit;
signal group_4_3_sig_zero_horiz_0                      : bit;
signal group_4_3_sig_error_9                           : bit;
signal group_4_3_sig_error_8                           : bit;
signal group_4_3_sig_error_7                           : bit;
signal group_4_3_sig_error_6                           : bit;
signal group_4_3_sig_error_5                           : bit;
signal group_4_3_sig_error_4                           : bit;
signal group_4_3_sig_error_3                           : bit;
signal group_4_3_sig_error_2                           : bit;
signal group_4_3_sig_error_1                           : bit;
signal group_4_3_sig_error_0                           : bit;
signal group_4_3_scout                                 : bit;
signal group_4_3_q_xor_6_8                             : bit;
signal group_4_3_q_xor_6_7                             : bit;
signal group_4_3_q_xor_6_6                             : bit;
signal group_4_3_q_xor_6_5                             : bit;
signal group_4_3_q_xor_6_4                             : bit;
signal group_4_3_q_xor_6_3                             : bit;
signal group_4_3_q_xor_6_2                             : bit;
signal group_4_3_q_xor_6_1                             : bit;
signal group_4_3_q_xor_6_0                             : bit;
signal group_4_3_q_xor_5_8                             : bit;
signal group_4_3_q_xor_5_7                             : bit;
signal group_4_3_q_xor_5_6                             : bit;
signal group_4_3_q_xor_5_5                             : bit;
signal group_4_3_q_xor_5_4                             : bit;
signal group_4_3_q_xor_5_3                             : bit;
signal group_4_3_q_xor_5_2                             : bit;
signal group_4_3_q_xor_5_1                             : bit;
signal group_4_3_q_xor_5_0                             : bit;
signal group_4_3_q_xor_4_8                             : bit;
signal group_4_3_q_xor_4_7                             : bit;
signal group_4_3_q_xor_4_6                             : bit;
signal group_4_3_q_xor_4_5                             : bit;
signal group_4_3_q_xor_4_4                             : bit;
signal group_4_3_q_xor_4_3                             : bit;
signal group_4_3_q_xor_4_2                             : bit;
signal group_4_3_q_xor_4_1                             : bit;
signal group_4_3_q_xor_4_0                             : bit;
signal group_4_3_q_xor_3_9                             : bit;
signal group_4_3_q_xor_3_8                             : bit;
signal group_4_3_q_xor_3_7                             : bit;
signal group_4_3_q_xor_3_6                             : bit;
signal group_4_3_q_xor_3_5                             : bit;
signal group_4_3_q_xor_3_4                             : bit;
signal group_4_3_q_xor_3_3                             : bit;
signal group_4_3_q_xor_3_2                             : bit;
signal group_4_3_q_xor_3_1                             : bit;
signal group_4_3_q_xor_3_0                             : bit;
signal group_4_3_q_xor_2_9                             : bit;
signal group_4_3_q_xor_2_8                             : bit;
signal group_4_3_q_xor_2_7                             : bit;
signal group_4_3_q_xor_2_6                             : bit;
signal group_4_3_q_xor_2_5                             : bit;
signal group_4_3_q_xor_2_4                             : bit;
signal group_4_3_q_xor_2_3                             : bit;
signal group_4_3_q_xor_2_2                             : bit;
signal group_4_3_q_xor_2_1                             : bit;
signal group_4_3_q_xor_2_0                             : bit;
signal group_4_3_q_xor_1_9                             : bit;
signal group_4_3_q_xor_1_8                             : bit;
signal group_4_3_q_xor_1_7                             : bit;
signal group_4_3_q_xor_1_6                             : bit;
signal group_4_3_q_xor_1_5                             : bit;
signal group_4_3_q_xor_1_4                             : bit;
signal group_4_3_q_xor_1_3                             : bit;
signal group_4_3_q_xor_1_2                             : bit;
signal group_4_3_q_xor_1_1                             : bit;
signal group_4_3_q_xor_1_0                             : bit;
signal group_4_3_q_xor_0_9                             : bit;
signal group_4_3_q_xor_0_8                             : bit;
signal group_4_3_q_xor_0_7                             : bit;
signal group_4_3_q_xor_0_6                             : bit;
signal group_4_3_q_xor_0_5                             : bit;
signal group_4_3_q_xor_0_4                             : bit;
signal group_4_3_q_xor_0_3                             : bit;
signal group_4_3_q_xor_0_2                             : bit;
signal group_4_3_q_xor_0_1                             : bit;
signal group_4_3_q_xor_0_0                             : bit;
signal group_4_3_out_pad_mux_q11                       : bit;
signal group_4_3_out_pad_mux_q10                       : bit;
signal group_4_3_out_pad_mux_q03                       : bit;
signal group_4_3_out_pad_mux_q02                       : bit;
signal group_4_3_out_pad_mux_q01                       : bit;
signal group_4_3_out_pad_mux_q00                       : bit;
signal group_4_3_out_lut_scan                          : bit;
signal group_4_3_out_lut                               : bit;
signal group_4_3_out_clb                               : bit;
signal group_4_3_only_out_pad                          : bit;
signal group_4_3_nq_mem_parity_9                       : bit;
signal group_4_3_nq_mem_parity_8                       : bit;
signal group_4_3_nq_mem_parity_7                       : bit;
signal group_4_3_nq_mem_parity_6                       : bit;
signal group_4_3_nq_mem_parity_5                       : bit;
signal group_4_3_nq_mem_parity_4                       : bit;
signal group_4_3_nq_mem_parity_3                       : bit;
signal group_4_3_nq_mem_parity_2                       : bit;
signal group_4_3_nq_mem_parity_1                       : bit;
signal group_4_3_nq_mem_parity_0                       : bit;
signal group_4_3_nq_mem_9                              : bit;
signal group_4_3_nq_mem_8                              : bit;
signal group_4_3_nq_mem_76                             : bit;
signal group_4_3_nq_mem_75                             : bit;
signal group_4_3_nq_mem_74                             : bit;
signal group_4_3_nq_mem_73                             : bit;
signal group_4_3_nq_mem_72                             : bit;
signal group_4_3_nq_mem_71                             : bit;
signal group_4_3_nq_mem_70                             : bit;
signal group_4_3_nq_mem_7                              : bit;
signal group_4_3_nq_mem_69                             : bit;
signal group_4_3_nq_mem_68                             : bit;
signal group_4_3_nq_mem_67                             : bit;
signal group_4_3_nq_mem_66                             : bit;
signal group_4_3_nq_mem_65                             : bit;
signal group_4_3_nq_mem_64                             : bit;
signal group_4_3_nq_mem_63                             : bit;
signal group_4_3_nq_mem_62                             : bit;
signal group_4_3_nq_mem_61                             : bit;
signal group_4_3_nq_mem_60                             : bit;
signal group_4_3_nq_mem_6                              : bit;
signal group_4_3_nq_mem_59                             : bit;
signal group_4_3_nq_mem_58                             : bit;
signal group_4_3_nq_mem_57                             : bit;
signal group_4_3_nq_mem_56                             : bit;
signal group_4_3_nq_mem_55                             : bit;
signal group_4_3_nq_mem_54                             : bit;
signal group_4_3_nq_mem_53                             : bit;
signal group_4_3_nq_mem_52                             : bit;
signal group_4_3_nq_mem_51                             : bit;
signal group_4_3_nq_mem_50                             : bit;
signal group_4_3_nq_mem_5                              : bit;
signal group_4_3_nq_mem_49                             : bit;
signal group_4_3_nq_mem_48                             : bit;
signal group_4_3_nq_mem_47                             : bit;
signal group_4_3_nq_mem_46                             : bit;
signal group_4_3_nq_mem_45                             : bit;
signal group_4_3_nq_mem_44                             : bit;
signal group_4_3_nq_mem_43                             : bit;
signal group_4_3_nq_mem_42                             : bit;
signal group_4_3_nq_mem_41                             : bit;
signal group_4_3_nq_mem_40                             : bit;
signal group_4_3_nq_mem_4                              : bit;
signal group_4_3_nq_mem_39                             : bit;
signal group_4_3_nq_mem_38                             : bit;
signal group_4_3_nq_mem_37                             : bit;
signal group_4_3_nq_mem_36                             : bit;
signal group_4_3_nq_mem_35                             : bit;
signal group_4_3_nq_mem_34                             : bit;
signal group_4_3_nq_mem_33                             : bit;
signal group_4_3_nq_mem_32                             : bit;
signal group_4_3_nq_mem_31                             : bit;
signal group_4_3_nq_mem_30                             : bit;
signal group_4_3_nq_mem_3                              : bit;
signal group_4_3_nq_mem_29                             : bit;
signal group_4_3_nq_mem_28                             : bit;
signal group_4_3_nq_mem_27                             : bit;
signal group_4_3_nq_mem_26                             : bit;
signal group_4_3_nq_mem_25                             : bit;
signal group_4_3_nq_mem_24                             : bit;
signal group_4_3_nq_mem_23                             : bit;
signal group_4_3_nq_mem_22                             : bit;
signal group_4_3_nq_mem_21                             : bit;
signal group_4_3_nq_mem_20                             : bit;
signal group_4_3_nq_mem_2                              : bit;
signal group_4_3_nq_mem_19                             : bit;
signal group_4_3_nq_mem_18                             : bit;
signal group_4_3_nq_mem_17                             : bit;
signal group_4_3_nq_mem_16                             : bit;
signal group_4_3_nq_mem_15                             : bit;
signal group_4_3_nq_mem_14                             : bit;
signal group_4_3_nq_mem_13                             : bit;
signal group_4_3_nq_mem_12                             : bit;
signal group_4_3_nq_mem_11                             : bit;
signal group_4_3_nq_mem_10                             : bit;
signal group_4_3_nq_mem_1                              : bit;
signal group_4_3_nq_mem_0                              : bit;
signal group_4_3_lut_mux_q21                           : bit;
signal group_4_3_lut_mux_q20                           : bit;
signal group_4_3_lut_mux_q13                           : bit;
signal group_4_3_lut_mux_q12                           : bit;
signal group_4_3_lut_mux_q11                           : bit;
signal group_4_3_lut_mux_q10                           : bit;
signal group_4_3_lut_mux_q07                           : bit;
signal group_4_3_lut_mux_q06                           : bit;
signal group_4_3_lut_mux_q05                           : bit;
signal group_4_3_lut_mux_q04                           : bit;
signal group_4_3_lut_mux_q03                           : bit;
signal group_4_3_lut_mux_q02                           : bit;
signal group_4_3_lut_mux_q01                           : bit;
signal group_4_3_lut_mux_q00                           : bit;
signal group_4_3_in_3                                  : bit;
signal group_4_3_in_0                                  : bit;
signal group_4_3_error_4567                            : bit;
signal group_4_3_error_01234567                        : bit;
signal group_4_3_error_0123                            : bit;
signal group_4_3_decoder_vertical_track_7_na3_x1_sig   : bit;
signal group_4_3_decoder_vertical_track_7_na3_x1_2_sig : bit;
signal group_4_3_decoder_vertical_track_6_na3_x1_sig   : bit;
signal group_4_3_decoder_vertical_track_6_na3_x1_2_sig : bit;
signal group_4_3_decoder_vertical_track_5_na3_x1_sig   : bit;
signal group_4_3_decoder_vertical_track_5_na3_x1_2_sig : bit;
signal group_4_3_decoder_vertical_track_4_na3_x1_sig   : bit;
signal group_4_3_decoder_vertical_track_4_na3_x1_2_sig : bit;
signal group_4_3_decoder_vertical_track_3_na3_x1_sig   : bit;
signal group_4_3_decoder_vertical_track_3_na3_x1_2_sig : bit;
signal group_4_3_decoder_vertical_track_2_na3_x1_sig   : bit;
signal group_4_3_decoder_vertical_track_2_na3_x1_2_sig : bit;
signal group_4_3_decoder_vertical_track_1_na3_x1_sig   : bit;
signal group_4_3_decoder_vertical_track_1_na3_x1_2_sig : bit;
signal group_4_3_decoder_vertical_track_0_na3_x1_sig   : bit;
signal group_4_3_decoder_vertical_track_0_na3_x1_2_sig : bit;
signal group_4_3_decoder_horizon_track_7_na3_x1_sig    : bit;
signal group_4_3_decoder_horizon_track_7_na3_x1_2_sig  : bit;
signal group_4_3_decoder_horizon_track_6_na3_x1_sig    : bit;
signal group_4_3_decoder_horizon_track_6_na3_x1_2_sig  : bit;
signal group_4_3_decoder_horizon_track_5_na3_x1_sig    : bit;
signal group_4_3_decoder_horizon_track_5_na3_x1_2_sig  : bit;
signal group_4_3_decoder_horizon_track_4_na3_x1_sig    : bit;
signal group_4_3_decoder_horizon_track_4_na3_x1_2_sig  : bit;
signal group_4_3_decoder_horizon_track_3_na3_x1_sig    : bit;
signal group_4_3_decoder_horizon_track_3_na3_x1_2_sig  : bit;
signal group_4_3_decoder_horizon_track_2_na3_x1_sig    : bit;
signal group_4_3_decoder_horizon_track_2_na3_x1_2_sig  : bit;
signal group_4_3_decoder_horizon_track_1_na3_x1_sig    : bit;
signal group_4_3_decoder_horizon_track_1_na3_x1_2_sig  : bit;
signal group_4_3_decoder_horizon_track_0_na3_x1_sig    : bit;
signal group_4_3_decoder_horizon_track_0_na3_x1_2_sig  : bit;
signal group_4_3_cmd_zero_lef_7                        : bit;
signal group_4_3_cmd_zero_lef_6                        : bit;
signal group_4_3_cmd_zero_lef_5                        : bit;
signal group_4_3_cmd_zero_lef_4                        : bit;
signal group_4_3_cmd_zero_lef_3                        : bit;
signal group_4_3_cmd_zero_lef_2                        : bit;
signal group_4_3_cmd_zero_lef_1                        : bit;
signal group_4_3_cmd_zero_lef_0                        : bit;
signal group_4_3_cmd_zero_bot_7                        : bit;
signal group_4_3_cmd_zero_bot_6                        : bit;
signal group_4_3_cmd_zero_bot_5                        : bit;
signal group_4_3_cmd_zero_bot_4                        : bit;
signal group_4_3_cmd_zero_bot_3                        : bit;
signal group_4_3_cmd_zero_bot_2                        : bit;
signal group_4_3_cmd_zero_bot_1                        : bit;
signal group_4_3_cmd_zero_bot_0                        : bit;
signal group_4_3_cmd_top_lef_7                         : bit;
signal group_4_3_cmd_top_lef_6                         : bit;
signal group_4_3_cmd_top_lef_5                         : bit;
signal group_4_3_cmd_top_lef_4                         : bit;
signal group_4_3_cmd_top_lef_3                         : bit;
signal group_4_3_cmd_top_lef_2                         : bit;
signal group_4_3_cmd_top_lef_1                         : bit;
signal group_4_3_cmd_top_lef_0                         : bit;
signal group_4_3_cmd_top_bot_7                         : bit;
signal group_4_3_cmd_top_bot_6                         : bit;
signal group_4_3_cmd_top_bot_5                         : bit;
signal group_4_3_cmd_top_bot_4                         : bit;
signal group_4_3_cmd_top_bot_3                         : bit;
signal group_4_3_cmd_top_bot_2                         : bit;
signal group_4_3_cmd_top_bot_1                         : bit;
signal group_4_3_cmd_top_bot_0                         : bit;
signal group_4_3_cmd_pin5_bot_7                        : bit;
signal group_4_3_cmd_pin5_bot_6                        : bit;
signal group_4_3_cmd_pin5_bot_5                        : bit;
signal group_4_3_cmd_pin5_bot_4                        : bit;
signal group_4_3_cmd_pin5_bot_3                        : bit;
signal group_4_3_cmd_pin5_bot_2                        : bit;
signal group_4_3_cmd_pin5_bot_1                        : bit;
signal group_4_3_cmd_pin5_bot_0                        : bit;
signal group_4_3_cmd_pin4_lef_7                        : bit;
signal group_4_3_cmd_pin4_lef_6                        : bit;
signal group_4_3_cmd_pin4_lef_5                        : bit;
signal group_4_3_cmd_pin4_lef_4                        : bit;
signal group_4_3_cmd_pin4_lef_3                        : bit;
signal group_4_3_cmd_pin4_lef_2                        : bit;
signal group_4_3_cmd_pin4_lef_1                        : bit;
signal group_4_3_cmd_pin4_lef_0                        : bit;
signal group_4_3_cmd_lef_bot_7                         : bit;
signal group_4_3_cmd_lef_bot_6                         : bit;
signal group_4_3_cmd_lef_bot_5                         : bit;
signal group_4_3_cmd_lef_bot_4                         : bit;
signal group_4_3_cmd_lef_bot_3                         : bit;
signal group_4_3_cmd_lef_bot_2                         : bit;
signal group_4_3_cmd_lef_bot_1                         : bit;
signal group_4_3_cmd_lef_bot_0                         : bit;
signal group_4_3_cmd_in_pad_7                          : bit;
signal group_4_3_cmd_in_pad_6                          : bit;
signal group_4_3_cmd_in_pad_5                          : bit;
signal group_4_3_cmd_in_pad_4                          : bit;
signal group_4_3_cmd_in_pad_3                          : bit;
signal group_4_3_cmd_in_pad_2                          : bit;
signal group_4_3_cmd_in_pad_1                          : bit;
signal group_4_3_cmd_in_pad_0                          : bit;
signal group_4_3_cmd_bot_lef_7                         : bit;
signal group_4_3_cmd_bot_lef_6                         : bit;
signal group_4_3_cmd_bot_lef_5                         : bit;
signal group_4_3_cmd_bot_lef_4                         : bit;
signal group_4_3_cmd_bot_lef_3                         : bit;
signal group_4_3_cmd_bot_lef_2                         : bit;
signal group_4_3_cmd_bot_lef_1                         : bit;
signal group_4_3_cmd_bot_lef_0                         : bit;
signal group_4_3_clb_topside_in1_mux_q11               : bit;
signal group_4_3_clb_topside_in1_mux_q10               : bit;
signal group_4_3_clb_topside_in1_mux_q03               : bit;
signal group_4_3_clb_topside_in1_mux_q02               : bit;
signal group_4_3_clb_topside_in1_mux_q01               : bit;
signal group_4_3_clb_topside_in1_mux_q00               : bit;
signal group_4_3_clb_in3_mux_q11                       : bit;
signal group_4_3_clb_in3_mux_q10                       : bit;
signal group_4_3_clb_in3_mux_q03                       : bit;
signal group_4_3_clb_in3_mux_q02                       : bit;
signal group_4_3_clb_in3_mux_q01                       : bit;
signal group_4_3_clb_in3_mux_q00                       : bit;
signal group_4_3_clb_in0_mux_q11                       : bit;
signal group_4_3_clb_in0_mux_q10                       : bit;
signal group_4_3_clb_in0_mux_q03                       : bit;
signal group_4_3_clb_in0_mux_q02                       : bit;
signal group_4_3_clb_in0_mux_q01                       : bit;
signal group_4_3_clb_in0_mux_q00                       : bit;
signal group_4_2_strobe_9                              : bit;
signal group_4_2_strobe_8                              : bit;
signal group_4_2_strobe_7                              : bit;
signal group_4_2_strobe_6                              : bit;
signal group_4_2_strobe_5                              : bit;
signal group_4_2_strobe_4                              : bit;
signal group_4_2_strobe_3                              : bit;
signal group_4_2_strobe_2                              : bit;
signal group_4_2_strobe_1                              : bit;
signal group_4_2_strobe_0                              : bit;
signal group_4_2_sig_zero_vert_7                       : bit;
signal group_4_2_sig_zero_vert_6                       : bit;
signal group_4_2_sig_zero_vert_5                       : bit;
signal group_4_2_sig_zero_vert_4                       : bit;
signal group_4_2_sig_zero_vert_3                       : bit;
signal group_4_2_sig_zero_vert_2                       : bit;
signal group_4_2_sig_zero_vert_1                       : bit;
signal group_4_2_sig_zero_vert_0                       : bit;
signal group_4_2_sig_zero_horiz_7                      : bit;
signal group_4_2_sig_zero_horiz_6                      : bit;
signal group_4_2_sig_zero_horiz_5                      : bit;
signal group_4_2_sig_zero_horiz_4                      : bit;
signal group_4_2_sig_zero_horiz_3                      : bit;
signal group_4_2_sig_zero_horiz_2                      : bit;
signal group_4_2_sig_zero_horiz_1                      : bit;
signal group_4_2_sig_zero_horiz_0                      : bit;
signal group_4_2_sig_error_9                           : bit;
signal group_4_2_sig_error_8                           : bit;
signal group_4_2_sig_error_7                           : bit;
signal group_4_2_sig_error_6                           : bit;
signal group_4_2_sig_error_5                           : bit;
signal group_4_2_sig_error_4                           : bit;
signal group_4_2_sig_error_3                           : bit;
signal group_4_2_sig_error_2                           : bit;
signal group_4_2_sig_error_1                           : bit;
signal group_4_2_sig_error_0                           : bit;
signal group_4_2_scout                                 : bit;
signal group_4_2_q_xor_6_8                             : bit;
signal group_4_2_q_xor_6_7                             : bit;
signal group_4_2_q_xor_6_6                             : bit;
signal group_4_2_q_xor_6_5                             : bit;
signal group_4_2_q_xor_6_4                             : bit;
signal group_4_2_q_xor_6_3                             : bit;
signal group_4_2_q_xor_6_2                             : bit;
signal group_4_2_q_xor_6_1                             : bit;
signal group_4_2_q_xor_6_0                             : bit;
signal group_4_2_q_xor_5_8                             : bit;
signal group_4_2_q_xor_5_7                             : bit;
signal group_4_2_q_xor_5_6                             : bit;
signal group_4_2_q_xor_5_5                             : bit;
signal group_4_2_q_xor_5_4                             : bit;
signal group_4_2_q_xor_5_3                             : bit;
signal group_4_2_q_xor_5_2                             : bit;
signal group_4_2_q_xor_5_1                             : bit;
signal group_4_2_q_xor_5_0                             : bit;
signal group_4_2_q_xor_4_8                             : bit;
signal group_4_2_q_xor_4_7                             : bit;
signal group_4_2_q_xor_4_6                             : bit;
signal group_4_2_q_xor_4_5                             : bit;
signal group_4_2_q_xor_4_4                             : bit;
signal group_4_2_q_xor_4_3                             : bit;
signal group_4_2_q_xor_4_2                             : bit;
signal group_4_2_q_xor_4_1                             : bit;
signal group_4_2_q_xor_4_0                             : bit;
signal group_4_2_q_xor_3_9                             : bit;
signal group_4_2_q_xor_3_8                             : bit;
signal group_4_2_q_xor_3_7                             : bit;
signal group_4_2_q_xor_3_6                             : bit;
signal group_4_2_q_xor_3_5                             : bit;
signal group_4_2_q_xor_3_4                             : bit;
signal group_4_2_q_xor_3_3                             : bit;
signal group_4_2_q_xor_3_2                             : bit;
signal group_4_2_q_xor_3_1                             : bit;
signal group_4_2_q_xor_3_0                             : bit;
signal group_4_2_q_xor_2_9                             : bit;
signal group_4_2_q_xor_2_8                             : bit;
signal group_4_2_q_xor_2_7                             : bit;
signal group_4_2_q_xor_2_6                             : bit;
signal group_4_2_q_xor_2_5                             : bit;
signal group_4_2_q_xor_2_4                             : bit;
signal group_4_2_q_xor_2_3                             : bit;
signal group_4_2_q_xor_2_2                             : bit;
signal group_4_2_q_xor_2_1                             : bit;
signal group_4_2_q_xor_2_0                             : bit;
signal group_4_2_q_xor_1_9                             : bit;
signal group_4_2_q_xor_1_8                             : bit;
signal group_4_2_q_xor_1_7                             : bit;
signal group_4_2_q_xor_1_6                             : bit;
signal group_4_2_q_xor_1_5                             : bit;
signal group_4_2_q_xor_1_4                             : bit;
signal group_4_2_q_xor_1_3                             : bit;
signal group_4_2_q_xor_1_2                             : bit;
signal group_4_2_q_xor_1_1                             : bit;
signal group_4_2_q_xor_1_0                             : bit;
signal group_4_2_q_xor_0_9                             : bit;
signal group_4_2_q_xor_0_8                             : bit;
signal group_4_2_q_xor_0_7                             : bit;
signal group_4_2_q_xor_0_6                             : bit;
signal group_4_2_q_xor_0_5                             : bit;
signal group_4_2_q_xor_0_4                             : bit;
signal group_4_2_q_xor_0_3                             : bit;
signal group_4_2_q_xor_0_2                             : bit;
signal group_4_2_q_xor_0_1                             : bit;
signal group_4_2_q_xor_0_0                             : bit;
signal group_4_2_out_pad_mux_q11                       : bit;
signal group_4_2_out_pad_mux_q10                       : bit;
signal group_4_2_out_pad_mux_q03                       : bit;
signal group_4_2_out_pad_mux_q02                       : bit;
signal group_4_2_out_pad_mux_q01                       : bit;
signal group_4_2_out_pad_mux_q00                       : bit;
signal group_4_2_out_lut_scan                          : bit;
signal group_4_2_out_lut                               : bit;
signal group_4_2_out_clb                               : bit;
signal group_4_2_only_out_pad                          : bit;
signal group_4_2_nq_mem_parity_9                       : bit;
signal group_4_2_nq_mem_parity_8                       : bit;
signal group_4_2_nq_mem_parity_7                       : bit;
signal group_4_2_nq_mem_parity_6                       : bit;
signal group_4_2_nq_mem_parity_5                       : bit;
signal group_4_2_nq_mem_parity_4                       : bit;
signal group_4_2_nq_mem_parity_3                       : bit;
signal group_4_2_nq_mem_parity_2                       : bit;
signal group_4_2_nq_mem_parity_1                       : bit;
signal group_4_2_nq_mem_parity_0                       : bit;
signal group_4_2_nq_mem_9                              : bit;
signal group_4_2_nq_mem_8                              : bit;
signal group_4_2_nq_mem_76                             : bit;
signal group_4_2_nq_mem_75                             : bit;
signal group_4_2_nq_mem_74                             : bit;
signal group_4_2_nq_mem_73                             : bit;
signal group_4_2_nq_mem_72                             : bit;
signal group_4_2_nq_mem_71                             : bit;
signal group_4_2_nq_mem_70                             : bit;
signal group_4_2_nq_mem_7                              : bit;
signal group_4_2_nq_mem_69                             : bit;
signal group_4_2_nq_mem_68                             : bit;
signal group_4_2_nq_mem_67                             : bit;
signal group_4_2_nq_mem_66                             : bit;
signal group_4_2_nq_mem_65                             : bit;
signal group_4_2_nq_mem_64                             : bit;
signal group_4_2_nq_mem_63                             : bit;
signal group_4_2_nq_mem_62                             : bit;
signal group_4_2_nq_mem_61                             : bit;
signal group_4_2_nq_mem_60                             : bit;
signal group_4_2_nq_mem_6                              : bit;
signal group_4_2_nq_mem_59                             : bit;
signal group_4_2_nq_mem_58                             : bit;
signal group_4_2_nq_mem_57                             : bit;
signal group_4_2_nq_mem_56                             : bit;
signal group_4_2_nq_mem_55                             : bit;
signal group_4_2_nq_mem_54                             : bit;
signal group_4_2_nq_mem_53                             : bit;
signal group_4_2_nq_mem_52                             : bit;
signal group_4_2_nq_mem_51                             : bit;
signal group_4_2_nq_mem_50                             : bit;
signal group_4_2_nq_mem_5                              : bit;
signal group_4_2_nq_mem_49                             : bit;
signal group_4_2_nq_mem_48                             : bit;
signal group_4_2_nq_mem_47                             : bit;
signal group_4_2_nq_mem_46                             : bit;
signal group_4_2_nq_mem_45                             : bit;
signal group_4_2_nq_mem_44                             : bit;
signal group_4_2_nq_mem_43                             : bit;
signal group_4_2_nq_mem_42                             : bit;
signal group_4_2_nq_mem_41                             : bit;
signal group_4_2_nq_mem_40                             : bit;
signal group_4_2_nq_mem_4                              : bit;
signal group_4_2_nq_mem_39                             : bit;
signal group_4_2_nq_mem_38                             : bit;
signal group_4_2_nq_mem_37                             : bit;
signal group_4_2_nq_mem_36                             : bit;
signal group_4_2_nq_mem_35                             : bit;
signal group_4_2_nq_mem_34                             : bit;
signal group_4_2_nq_mem_33                             : bit;
signal group_4_2_nq_mem_32                             : bit;
signal group_4_2_nq_mem_31                             : bit;
signal group_4_2_nq_mem_30                             : bit;
signal group_4_2_nq_mem_3                              : bit;
signal group_4_2_nq_mem_29                             : bit;
signal group_4_2_nq_mem_28                             : bit;
signal group_4_2_nq_mem_27                             : bit;
signal group_4_2_nq_mem_26                             : bit;
signal group_4_2_nq_mem_25                             : bit;
signal group_4_2_nq_mem_24                             : bit;
signal group_4_2_nq_mem_23                             : bit;
signal group_4_2_nq_mem_22                             : bit;
signal group_4_2_nq_mem_21                             : bit;
signal group_4_2_nq_mem_20                             : bit;
signal group_4_2_nq_mem_2                              : bit;
signal group_4_2_nq_mem_19                             : bit;
signal group_4_2_nq_mem_18                             : bit;
signal group_4_2_nq_mem_17                             : bit;
signal group_4_2_nq_mem_16                             : bit;
signal group_4_2_nq_mem_15                             : bit;
signal group_4_2_nq_mem_14                             : bit;
signal group_4_2_nq_mem_13                             : bit;
signal group_4_2_nq_mem_12                             : bit;
signal group_4_2_nq_mem_11                             : bit;
signal group_4_2_nq_mem_10                             : bit;
signal group_4_2_nq_mem_1                              : bit;
signal group_4_2_nq_mem_0                              : bit;
signal group_4_2_lut_mux_q21                           : bit;
signal group_4_2_lut_mux_q20                           : bit;
signal group_4_2_lut_mux_q13                           : bit;
signal group_4_2_lut_mux_q12                           : bit;
signal group_4_2_lut_mux_q11                           : bit;
signal group_4_2_lut_mux_q10                           : bit;
signal group_4_2_lut_mux_q07                           : bit;
signal group_4_2_lut_mux_q06                           : bit;
signal group_4_2_lut_mux_q05                           : bit;
signal group_4_2_lut_mux_q04                           : bit;
signal group_4_2_lut_mux_q03                           : bit;
signal group_4_2_lut_mux_q02                           : bit;
signal group_4_2_lut_mux_q01                           : bit;
signal group_4_2_lut_mux_q00                           : bit;
signal group_4_2_in_3                                  : bit;
signal group_4_2_in_0                                  : bit;
signal group_4_2_error_4567                            : bit;
signal group_4_2_error_01234567                        : bit;
signal group_4_2_error_0123                            : bit;
signal group_4_2_decoder_vertical_track_7_na3_x1_sig   : bit;
signal group_4_2_decoder_vertical_track_7_na3_x1_2_sig : bit;
signal group_4_2_decoder_vertical_track_6_na3_x1_sig   : bit;
signal group_4_2_decoder_vertical_track_6_na3_x1_2_sig : bit;
signal group_4_2_decoder_vertical_track_5_na3_x1_sig   : bit;
signal group_4_2_decoder_vertical_track_5_na3_x1_2_sig : bit;
signal group_4_2_decoder_vertical_track_4_na3_x1_sig   : bit;
signal group_4_2_decoder_vertical_track_4_na3_x1_2_sig : bit;
signal group_4_2_decoder_vertical_track_3_na3_x1_sig   : bit;
signal group_4_2_decoder_vertical_track_3_na3_x1_2_sig : bit;
signal group_4_2_decoder_vertical_track_2_na3_x1_sig   : bit;
signal group_4_2_decoder_vertical_track_2_na3_x1_2_sig : bit;
signal group_4_2_decoder_vertical_track_1_na3_x1_sig   : bit;
signal group_4_2_decoder_vertical_track_1_na3_x1_2_sig : bit;
signal group_4_2_decoder_vertical_track_0_na3_x1_sig   : bit;
signal group_4_2_decoder_vertical_track_0_na3_x1_2_sig : bit;
signal group_4_2_decoder_horizon_track_7_na3_x1_sig    : bit;
signal group_4_2_decoder_horizon_track_7_na3_x1_2_sig  : bit;
signal group_4_2_decoder_horizon_track_6_na3_x1_sig    : bit;
signal group_4_2_decoder_horizon_track_6_na3_x1_2_sig  : bit;
signal group_4_2_decoder_horizon_track_5_na3_x1_sig    : bit;
signal group_4_2_decoder_horizon_track_5_na3_x1_2_sig  : bit;
signal group_4_2_decoder_horizon_track_4_na3_x1_sig    : bit;
signal group_4_2_decoder_horizon_track_4_na3_x1_2_sig  : bit;
signal group_4_2_decoder_horizon_track_3_na3_x1_sig    : bit;
signal group_4_2_decoder_horizon_track_3_na3_x1_2_sig  : bit;
signal group_4_2_decoder_horizon_track_2_na3_x1_sig    : bit;
signal group_4_2_decoder_horizon_track_2_na3_x1_2_sig  : bit;
signal group_4_2_decoder_horizon_track_1_na3_x1_sig    : bit;
signal group_4_2_decoder_horizon_track_1_na3_x1_2_sig  : bit;
signal group_4_2_decoder_horizon_track_0_na3_x1_sig    : bit;
signal group_4_2_decoder_horizon_track_0_na3_x1_2_sig  : bit;
signal group_4_2_cmd_zero_lef_7                        : bit;
signal group_4_2_cmd_zero_lef_6                        : bit;
signal group_4_2_cmd_zero_lef_5                        : bit;
signal group_4_2_cmd_zero_lef_4                        : bit;
signal group_4_2_cmd_zero_lef_3                        : bit;
signal group_4_2_cmd_zero_lef_2                        : bit;
signal group_4_2_cmd_zero_lef_1                        : bit;
signal group_4_2_cmd_zero_lef_0                        : bit;
signal group_4_2_cmd_zero_bot_7                        : bit;
signal group_4_2_cmd_zero_bot_6                        : bit;
signal group_4_2_cmd_zero_bot_5                        : bit;
signal group_4_2_cmd_zero_bot_4                        : bit;
signal group_4_2_cmd_zero_bot_3                        : bit;
signal group_4_2_cmd_zero_bot_2                        : bit;
signal group_4_2_cmd_zero_bot_1                        : bit;
signal group_4_2_cmd_zero_bot_0                        : bit;
signal group_4_2_cmd_top_lef_7                         : bit;
signal group_4_2_cmd_top_lef_6                         : bit;
signal group_4_2_cmd_top_lef_5                         : bit;
signal group_4_2_cmd_top_lef_4                         : bit;
signal group_4_2_cmd_top_lef_3                         : bit;
signal group_4_2_cmd_top_lef_2                         : bit;
signal group_4_2_cmd_top_lef_1                         : bit;
signal group_4_2_cmd_top_lef_0                         : bit;
signal group_4_2_cmd_top_bot_7                         : bit;
signal group_4_2_cmd_top_bot_6                         : bit;
signal group_4_2_cmd_top_bot_5                         : bit;
signal group_4_2_cmd_top_bot_4                         : bit;
signal group_4_2_cmd_top_bot_3                         : bit;
signal group_4_2_cmd_top_bot_2                         : bit;
signal group_4_2_cmd_top_bot_1                         : bit;
signal group_4_2_cmd_top_bot_0                         : bit;
signal group_4_2_cmd_pin5_bot_7                        : bit;
signal group_4_2_cmd_pin5_bot_6                        : bit;
signal group_4_2_cmd_pin5_bot_5                        : bit;
signal group_4_2_cmd_pin5_bot_4                        : bit;
signal group_4_2_cmd_pin5_bot_3                        : bit;
signal group_4_2_cmd_pin5_bot_2                        : bit;
signal group_4_2_cmd_pin5_bot_1                        : bit;
signal group_4_2_cmd_pin5_bot_0                        : bit;
signal group_4_2_cmd_pin4_lef_7                        : bit;
signal group_4_2_cmd_pin4_lef_6                        : bit;
signal group_4_2_cmd_pin4_lef_5                        : bit;
signal group_4_2_cmd_pin4_lef_4                        : bit;
signal group_4_2_cmd_pin4_lef_3                        : bit;
signal group_4_2_cmd_pin4_lef_2                        : bit;
signal group_4_2_cmd_pin4_lef_1                        : bit;
signal group_4_2_cmd_pin4_lef_0                        : bit;
signal group_4_2_cmd_lef_bot_7                         : bit;
signal group_4_2_cmd_lef_bot_6                         : bit;
signal group_4_2_cmd_lef_bot_5                         : bit;
signal group_4_2_cmd_lef_bot_4                         : bit;
signal group_4_2_cmd_lef_bot_3                         : bit;
signal group_4_2_cmd_lef_bot_2                         : bit;
signal group_4_2_cmd_lef_bot_1                         : bit;
signal group_4_2_cmd_lef_bot_0                         : bit;
signal group_4_2_cmd_in_pad_7                          : bit;
signal group_4_2_cmd_in_pad_6                          : bit;
signal group_4_2_cmd_in_pad_5                          : bit;
signal group_4_2_cmd_in_pad_4                          : bit;
signal group_4_2_cmd_in_pad_3                          : bit;
signal group_4_2_cmd_in_pad_2                          : bit;
signal group_4_2_cmd_in_pad_1                          : bit;
signal group_4_2_cmd_in_pad_0                          : bit;
signal group_4_2_cmd_bot_lef_7                         : bit;
signal group_4_2_cmd_bot_lef_6                         : bit;
signal group_4_2_cmd_bot_lef_5                         : bit;
signal group_4_2_cmd_bot_lef_4                         : bit;
signal group_4_2_cmd_bot_lef_3                         : bit;
signal group_4_2_cmd_bot_lef_2                         : bit;
signal group_4_2_cmd_bot_lef_1                         : bit;
signal group_4_2_cmd_bot_lef_0                         : bit;
signal group_4_2_clb_topside_in1_mux_q11               : bit;
signal group_4_2_clb_topside_in1_mux_q10               : bit;
signal group_4_2_clb_topside_in1_mux_q03               : bit;
signal group_4_2_clb_topside_in1_mux_q02               : bit;
signal group_4_2_clb_topside_in1_mux_q01               : bit;
signal group_4_2_clb_topside_in1_mux_q00               : bit;
signal group_4_2_clb_in3_mux_q11                       : bit;
signal group_4_2_clb_in3_mux_q10                       : bit;
signal group_4_2_clb_in3_mux_q03                       : bit;
signal group_4_2_clb_in3_mux_q02                       : bit;
signal group_4_2_clb_in3_mux_q01                       : bit;
signal group_4_2_clb_in3_mux_q00                       : bit;
signal group_4_2_clb_in0_mux_q11                       : bit;
signal group_4_2_clb_in0_mux_q10                       : bit;
signal group_4_2_clb_in0_mux_q03                       : bit;
signal group_4_2_clb_in0_mux_q02                       : bit;
signal group_4_2_clb_in0_mux_q01                       : bit;
signal group_4_2_clb_in0_mux_q00                       : bit;
signal group_4_1_strobe_9                              : bit;
signal group_4_1_strobe_8                              : bit;
signal group_4_1_strobe_7                              : bit;
signal group_4_1_strobe_6                              : bit;
signal group_4_1_strobe_5                              : bit;
signal group_4_1_strobe_4                              : bit;
signal group_4_1_strobe_3                              : bit;
signal group_4_1_strobe_2                              : bit;
signal group_4_1_strobe_1                              : bit;
signal group_4_1_strobe_0                              : bit;
signal group_4_1_sig_zero_vert_7                       : bit;
signal group_4_1_sig_zero_vert_6                       : bit;
signal group_4_1_sig_zero_vert_5                       : bit;
signal group_4_1_sig_zero_vert_4                       : bit;
signal group_4_1_sig_zero_vert_3                       : bit;
signal group_4_1_sig_zero_vert_2                       : bit;
signal group_4_1_sig_zero_vert_1                       : bit;
signal group_4_1_sig_zero_vert_0                       : bit;
signal group_4_1_sig_zero_horiz_7                      : bit;
signal group_4_1_sig_zero_horiz_6                      : bit;
signal group_4_1_sig_zero_horiz_5                      : bit;
signal group_4_1_sig_zero_horiz_4                      : bit;
signal group_4_1_sig_zero_horiz_3                      : bit;
signal group_4_1_sig_zero_horiz_2                      : bit;
signal group_4_1_sig_zero_horiz_1                      : bit;
signal group_4_1_sig_zero_horiz_0                      : bit;
signal group_4_1_sig_error_9                           : bit;
signal group_4_1_sig_error_8                           : bit;
signal group_4_1_sig_error_7                           : bit;
signal group_4_1_sig_error_6                           : bit;
signal group_4_1_sig_error_5                           : bit;
signal group_4_1_sig_error_4                           : bit;
signal group_4_1_sig_error_3                           : bit;
signal group_4_1_sig_error_2                           : bit;
signal group_4_1_sig_error_1                           : bit;
signal group_4_1_sig_error_0                           : bit;
signal group_4_1_scout                                 : bit;
signal group_4_1_q_xor_6_8                             : bit;
signal group_4_1_q_xor_6_7                             : bit;
signal group_4_1_q_xor_6_6                             : bit;
signal group_4_1_q_xor_6_5                             : bit;
signal group_4_1_q_xor_6_4                             : bit;
signal group_4_1_q_xor_6_3                             : bit;
signal group_4_1_q_xor_6_2                             : bit;
signal group_4_1_q_xor_6_1                             : bit;
signal group_4_1_q_xor_6_0                             : bit;
signal group_4_1_q_xor_5_8                             : bit;
signal group_4_1_q_xor_5_7                             : bit;
signal group_4_1_q_xor_5_6                             : bit;
signal group_4_1_q_xor_5_5                             : bit;
signal group_4_1_q_xor_5_4                             : bit;
signal group_4_1_q_xor_5_3                             : bit;
signal group_4_1_q_xor_5_2                             : bit;
signal group_4_1_q_xor_5_1                             : bit;
signal group_4_1_q_xor_5_0                             : bit;
signal group_4_1_q_xor_4_8                             : bit;
signal group_4_1_q_xor_4_7                             : bit;
signal group_4_1_q_xor_4_6                             : bit;
signal group_4_1_q_xor_4_5                             : bit;
signal group_4_1_q_xor_4_4                             : bit;
signal group_4_1_q_xor_4_3                             : bit;
signal group_4_1_q_xor_4_2                             : bit;
signal group_4_1_q_xor_4_1                             : bit;
signal group_4_1_q_xor_4_0                             : bit;
signal group_4_1_q_xor_3_9                             : bit;
signal group_4_1_q_xor_3_8                             : bit;
signal group_4_1_q_xor_3_7                             : bit;
signal group_4_1_q_xor_3_6                             : bit;
signal group_4_1_q_xor_3_5                             : bit;
signal group_4_1_q_xor_3_4                             : bit;
signal group_4_1_q_xor_3_3                             : bit;
signal group_4_1_q_xor_3_2                             : bit;
signal group_4_1_q_xor_3_1                             : bit;
signal group_4_1_q_xor_3_0                             : bit;
signal group_4_1_q_xor_2_9                             : bit;
signal group_4_1_q_xor_2_8                             : bit;
signal group_4_1_q_xor_2_7                             : bit;
signal group_4_1_q_xor_2_6                             : bit;
signal group_4_1_q_xor_2_5                             : bit;
signal group_4_1_q_xor_2_4                             : bit;
signal group_4_1_q_xor_2_3                             : bit;
signal group_4_1_q_xor_2_2                             : bit;
signal group_4_1_q_xor_2_1                             : bit;
signal group_4_1_q_xor_2_0                             : bit;
signal group_4_1_q_xor_1_9                             : bit;
signal group_4_1_q_xor_1_8                             : bit;
signal group_4_1_q_xor_1_7                             : bit;
signal group_4_1_q_xor_1_6                             : bit;
signal group_4_1_q_xor_1_5                             : bit;
signal group_4_1_q_xor_1_4                             : bit;
signal group_4_1_q_xor_1_3                             : bit;
signal group_4_1_q_xor_1_2                             : bit;
signal group_4_1_q_xor_1_1                             : bit;
signal group_4_1_q_xor_1_0                             : bit;
signal group_4_1_q_xor_0_9                             : bit;
signal group_4_1_q_xor_0_8                             : bit;
signal group_4_1_q_xor_0_7                             : bit;
signal group_4_1_q_xor_0_6                             : bit;
signal group_4_1_q_xor_0_5                             : bit;
signal group_4_1_q_xor_0_4                             : bit;
signal group_4_1_q_xor_0_3                             : bit;
signal group_4_1_q_xor_0_2                             : bit;
signal group_4_1_q_xor_0_1                             : bit;
signal group_4_1_q_xor_0_0                             : bit;
signal group_4_1_out_pad_mux_q11                       : bit;
signal group_4_1_out_pad_mux_q10                       : bit;
signal group_4_1_out_pad_mux_q03                       : bit;
signal group_4_1_out_pad_mux_q02                       : bit;
signal group_4_1_out_pad_mux_q01                       : bit;
signal group_4_1_out_pad_mux_q00                       : bit;
signal group_4_1_out_lut_scan                          : bit;
signal group_4_1_out_lut                               : bit;
signal group_4_1_out_clb                               : bit;
signal group_4_1_only_out_pad                          : bit;
signal group_4_1_nq_mem_parity_9                       : bit;
signal group_4_1_nq_mem_parity_8                       : bit;
signal group_4_1_nq_mem_parity_7                       : bit;
signal group_4_1_nq_mem_parity_6                       : bit;
signal group_4_1_nq_mem_parity_5                       : bit;
signal group_4_1_nq_mem_parity_4                       : bit;
signal group_4_1_nq_mem_parity_3                       : bit;
signal group_4_1_nq_mem_parity_2                       : bit;
signal group_4_1_nq_mem_parity_1                       : bit;
signal group_4_1_nq_mem_parity_0                       : bit;
signal group_4_1_nq_mem_9                              : bit;
signal group_4_1_nq_mem_8                              : bit;
signal group_4_1_nq_mem_76                             : bit;
signal group_4_1_nq_mem_75                             : bit;
signal group_4_1_nq_mem_74                             : bit;
signal group_4_1_nq_mem_73                             : bit;
signal group_4_1_nq_mem_72                             : bit;
signal group_4_1_nq_mem_71                             : bit;
signal group_4_1_nq_mem_70                             : bit;
signal group_4_1_nq_mem_7                              : bit;
signal group_4_1_nq_mem_69                             : bit;
signal group_4_1_nq_mem_68                             : bit;
signal group_4_1_nq_mem_67                             : bit;
signal group_4_1_nq_mem_66                             : bit;
signal group_4_1_nq_mem_65                             : bit;
signal group_4_1_nq_mem_64                             : bit;
signal group_4_1_nq_mem_63                             : bit;
signal group_4_1_nq_mem_62                             : bit;
signal group_4_1_nq_mem_61                             : bit;
signal group_4_1_nq_mem_60                             : bit;
signal group_4_1_nq_mem_6                              : bit;
signal group_4_1_nq_mem_59                             : bit;
signal group_4_1_nq_mem_58                             : bit;
signal group_4_1_nq_mem_57                             : bit;
signal group_4_1_nq_mem_56                             : bit;
signal group_4_1_nq_mem_55                             : bit;
signal group_4_1_nq_mem_54                             : bit;
signal group_4_1_nq_mem_53                             : bit;
signal group_4_1_nq_mem_52                             : bit;
signal group_4_1_nq_mem_51                             : bit;
signal group_4_1_nq_mem_50                             : bit;
signal group_4_1_nq_mem_5                              : bit;
signal group_4_1_nq_mem_49                             : bit;
signal group_4_1_nq_mem_48                             : bit;
signal group_4_1_nq_mem_47                             : bit;
signal group_4_1_nq_mem_46                             : bit;
signal group_4_1_nq_mem_45                             : bit;
signal group_4_1_nq_mem_44                             : bit;
signal group_4_1_nq_mem_43                             : bit;
signal group_4_1_nq_mem_42                             : bit;
signal group_4_1_nq_mem_41                             : bit;
signal group_4_1_nq_mem_40                             : bit;
signal group_4_1_nq_mem_4                              : bit;
signal group_4_1_nq_mem_39                             : bit;
signal group_4_1_nq_mem_38                             : bit;
signal group_4_1_nq_mem_37                             : bit;
signal group_4_1_nq_mem_36                             : bit;
signal group_4_1_nq_mem_35                             : bit;
signal group_4_1_nq_mem_34                             : bit;
signal group_4_1_nq_mem_33                             : bit;
signal group_4_1_nq_mem_32                             : bit;
signal group_4_1_nq_mem_31                             : bit;
signal group_4_1_nq_mem_30                             : bit;
signal group_4_1_nq_mem_3                              : bit;
signal group_4_1_nq_mem_29                             : bit;
signal group_4_1_nq_mem_28                             : bit;
signal group_4_1_nq_mem_27                             : bit;
signal group_4_1_nq_mem_26                             : bit;
signal group_4_1_nq_mem_25                             : bit;
signal group_4_1_nq_mem_24                             : bit;
signal group_4_1_nq_mem_23                             : bit;
signal group_4_1_nq_mem_22                             : bit;
signal group_4_1_nq_mem_21                             : bit;
signal group_4_1_nq_mem_20                             : bit;
signal group_4_1_nq_mem_2                              : bit;
signal group_4_1_nq_mem_19                             : bit;
signal group_4_1_nq_mem_18                             : bit;
signal group_4_1_nq_mem_17                             : bit;
signal group_4_1_nq_mem_16                             : bit;
signal group_4_1_nq_mem_15                             : bit;
signal group_4_1_nq_mem_14                             : bit;
signal group_4_1_nq_mem_13                             : bit;
signal group_4_1_nq_mem_12                             : bit;
signal group_4_1_nq_mem_11                             : bit;
signal group_4_1_nq_mem_10                             : bit;
signal group_4_1_nq_mem_1                              : bit;
signal group_4_1_nq_mem_0                              : bit;
signal group_4_1_lut_mux_q21                           : bit;
signal group_4_1_lut_mux_q20                           : bit;
signal group_4_1_lut_mux_q13                           : bit;
signal group_4_1_lut_mux_q12                           : bit;
signal group_4_1_lut_mux_q11                           : bit;
signal group_4_1_lut_mux_q10                           : bit;
signal group_4_1_lut_mux_q07                           : bit;
signal group_4_1_lut_mux_q06                           : bit;
signal group_4_1_lut_mux_q05                           : bit;
signal group_4_1_lut_mux_q04                           : bit;
signal group_4_1_lut_mux_q03                           : bit;
signal group_4_1_lut_mux_q02                           : bit;
signal group_4_1_lut_mux_q01                           : bit;
signal group_4_1_lut_mux_q00                           : bit;
signal group_4_1_in_3                                  : bit;
signal group_4_1_in_0                                  : bit;
signal group_4_1_error_4567                            : bit;
signal group_4_1_error_01234567                        : bit;
signal group_4_1_error_0123                            : bit;
signal group_4_1_decoder_vertical_track_7_na3_x1_sig   : bit;
signal group_4_1_decoder_vertical_track_7_na3_x1_3_sig : bit;
signal group_4_1_decoder_vertical_track_7_na3_x1_2_sig : bit;
signal group_4_1_decoder_vertical_track_6_na3_x1_sig   : bit;
signal group_4_1_decoder_vertical_track_6_na3_x1_3_sig : bit;
signal group_4_1_decoder_vertical_track_6_na3_x1_2_sig : bit;
signal group_4_1_decoder_vertical_track_5_na3_x1_sig   : bit;
signal group_4_1_decoder_vertical_track_5_na3_x1_3_sig : bit;
signal group_4_1_decoder_vertical_track_5_na3_x1_2_sig : bit;
signal group_4_1_decoder_vertical_track_4_na3_x1_sig   : bit;
signal group_4_1_decoder_vertical_track_4_na3_x1_3_sig : bit;
signal group_4_1_decoder_vertical_track_4_na3_x1_2_sig : bit;
signal group_4_1_decoder_vertical_track_3_na3_x1_sig   : bit;
signal group_4_1_decoder_vertical_track_3_na3_x1_3_sig : bit;
signal group_4_1_decoder_vertical_track_3_na3_x1_2_sig : bit;
signal group_4_1_decoder_vertical_track_2_na3_x1_sig   : bit;
signal group_4_1_decoder_vertical_track_2_na3_x1_3_sig : bit;
signal group_4_1_decoder_vertical_track_2_na3_x1_2_sig : bit;
signal group_4_1_decoder_vertical_track_1_na3_x1_sig   : bit;
signal group_4_1_decoder_vertical_track_1_na3_x1_3_sig : bit;
signal group_4_1_decoder_vertical_track_1_na3_x1_2_sig : bit;
signal group_4_1_decoder_vertical_track_0_na3_x1_sig   : bit;
signal group_4_1_decoder_vertical_track_0_na3_x1_3_sig : bit;
signal group_4_1_decoder_vertical_track_0_na3_x1_2_sig : bit;
signal group_4_1_decoder_horizon_track_7_na3_x1_sig    : bit;
signal group_4_1_decoder_horizon_track_7_na3_x1_2_sig  : bit;
signal group_4_1_decoder_horizon_track_6_na3_x1_sig    : bit;
signal group_4_1_decoder_horizon_track_6_na3_x1_2_sig  : bit;
signal group_4_1_decoder_horizon_track_5_na3_x1_sig    : bit;
signal group_4_1_decoder_horizon_track_5_na3_x1_2_sig  : bit;
signal group_4_1_decoder_horizon_track_4_na3_x1_sig    : bit;
signal group_4_1_decoder_horizon_track_4_na3_x1_2_sig  : bit;
signal group_4_1_decoder_horizon_track_3_na3_x1_sig    : bit;
signal group_4_1_decoder_horizon_track_3_na3_x1_2_sig  : bit;
signal group_4_1_decoder_horizon_track_2_na3_x1_sig    : bit;
signal group_4_1_decoder_horizon_track_2_na3_x1_2_sig  : bit;
signal group_4_1_decoder_horizon_track_1_na3_x1_sig    : bit;
signal group_4_1_decoder_horizon_track_1_na3_x1_2_sig  : bit;
signal group_4_1_decoder_horizon_track_0_na3_x1_sig    : bit;
signal group_4_1_decoder_horizon_track_0_na3_x1_2_sig  : bit;
signal group_4_1_cmd_zero_lef_7                        : bit;
signal group_4_1_cmd_zero_lef_6                        : bit;
signal group_4_1_cmd_zero_lef_5                        : bit;
signal group_4_1_cmd_zero_lef_4                        : bit;
signal group_4_1_cmd_zero_lef_3                        : bit;
signal group_4_1_cmd_zero_lef_2                        : bit;
signal group_4_1_cmd_zero_lef_1                        : bit;
signal group_4_1_cmd_zero_lef_0                        : bit;
signal group_4_1_cmd_zero_bot_7                        : bit;
signal group_4_1_cmd_zero_bot_6                        : bit;
signal group_4_1_cmd_zero_bot_5                        : bit;
signal group_4_1_cmd_zero_bot_4                        : bit;
signal group_4_1_cmd_zero_bot_3                        : bit;
signal group_4_1_cmd_zero_bot_2                        : bit;
signal group_4_1_cmd_zero_bot_1                        : bit;
signal group_4_1_cmd_zero_bot_0                        : bit;
signal group_4_1_cmd_top_lef_7                         : bit;
signal group_4_1_cmd_top_lef_6                         : bit;
signal group_4_1_cmd_top_lef_5                         : bit;
signal group_4_1_cmd_top_lef_4                         : bit;
signal group_4_1_cmd_top_lef_3                         : bit;
signal group_4_1_cmd_top_lef_2                         : bit;
signal group_4_1_cmd_top_lef_1                         : bit;
signal group_4_1_cmd_top_lef_0                         : bit;
signal group_4_1_cmd_top_bot_7                         : bit;
signal group_4_1_cmd_top_bot_6                         : bit;
signal group_4_1_cmd_top_bot_5                         : bit;
signal group_4_1_cmd_top_bot_4                         : bit;
signal group_4_1_cmd_top_bot_3                         : bit;
signal group_4_1_cmd_top_bot_2                         : bit;
signal group_4_1_cmd_top_bot_1                         : bit;
signal group_4_1_cmd_top_bot_0                         : bit;
signal group_4_1_cmd_pin5_bot_7                        : bit;
signal group_4_1_cmd_pin5_bot_6                        : bit;
signal group_4_1_cmd_pin5_bot_5                        : bit;
signal group_4_1_cmd_pin5_bot_4                        : bit;
signal group_4_1_cmd_pin5_bot_3                        : bit;
signal group_4_1_cmd_pin5_bot_2                        : bit;
signal group_4_1_cmd_pin5_bot_1                        : bit;
signal group_4_1_cmd_pin5_bot_0                        : bit;
signal group_4_1_cmd_pin4_lef_7                        : bit;
signal group_4_1_cmd_pin4_lef_6                        : bit;
signal group_4_1_cmd_pin4_lef_5                        : bit;
signal group_4_1_cmd_pin4_lef_4                        : bit;
signal group_4_1_cmd_pin4_lef_3                        : bit;
signal group_4_1_cmd_pin4_lef_2                        : bit;
signal group_4_1_cmd_pin4_lef_1                        : bit;
signal group_4_1_cmd_pin4_lef_0                        : bit;
signal group_4_1_cmd_lef_bot_7                         : bit;
signal group_4_1_cmd_lef_bot_6                         : bit;
signal group_4_1_cmd_lef_bot_5                         : bit;
signal group_4_1_cmd_lef_bot_4                         : bit;
signal group_4_1_cmd_lef_bot_3                         : bit;
signal group_4_1_cmd_lef_bot_2                         : bit;
signal group_4_1_cmd_lef_bot_1                         : bit;
signal group_4_1_cmd_lef_bot_0                         : bit;
signal group_4_1_cmd_in_pad_7                          : bit;
signal group_4_1_cmd_in_pad_6                          : bit;
signal group_4_1_cmd_in_pad_5                          : bit;
signal group_4_1_cmd_in_pad_4                          : bit;
signal group_4_1_cmd_in_pad_3                          : bit;
signal group_4_1_cmd_in_pad_2                          : bit;
signal group_4_1_cmd_in_pad_1                          : bit;
signal group_4_1_cmd_in_pad_0                          : bit;
signal group_4_1_cmd_bot_lef_7                         : bit;
signal group_4_1_cmd_bot_lef_6                         : bit;
signal group_4_1_cmd_bot_lef_5                         : bit;
signal group_4_1_cmd_bot_lef_4                         : bit;
signal group_4_1_cmd_bot_lef_3                         : bit;
signal group_4_1_cmd_bot_lef_2                         : bit;
signal group_4_1_cmd_bot_lef_1                         : bit;
signal group_4_1_cmd_bot_lef_0                         : bit;
signal group_4_1_clb_topside_in1_mux_q11               : bit;
signal group_4_1_clb_topside_in1_mux_q10               : bit;
signal group_4_1_clb_topside_in1_mux_q03               : bit;
signal group_4_1_clb_topside_in1_mux_q02               : bit;
signal group_4_1_clb_topside_in1_mux_q01               : bit;
signal group_4_1_clb_topside_in1_mux_q00               : bit;
signal group_4_1_clb_in3_mux_q11                       : bit;
signal group_4_1_clb_in3_mux_q10                       : bit;
signal group_4_1_clb_in3_mux_q03                       : bit;
signal group_4_1_clb_in3_mux_q02                       : bit;
signal group_4_1_clb_in3_mux_q01                       : bit;
signal group_4_1_clb_in3_mux_q00                       : bit;
signal group_4_1_clb_in0_mux_q11                       : bit;
signal group_4_1_clb_in0_mux_q10                       : bit;
signal group_4_1_clb_in0_mux_q03                       : bit;
signal group_4_1_clb_in0_mux_q02                       : bit;
signal group_4_1_clb_in0_mux_q01                       : bit;
signal group_4_1_clb_in0_mux_q00                       : bit;
signal group_4_0_strobe_3                              : bit;
signal group_4_0_strobe_2                              : bit;
signal group_4_0_strobe_1                              : bit;
signal group_4_0_strobe_0                              : bit;
signal group_4_0_sig_zero_horiz_7                      : bit;
signal group_4_0_sig_zero_horiz_6                      : bit;
signal group_4_0_sig_zero_horiz_5                      : bit;
signal group_4_0_sig_zero_horiz_4                      : bit;
signal group_4_0_sig_zero_horiz_3                      : bit;
signal group_4_0_sig_zero_horiz_2                      : bit;
signal group_4_0_sig_zero_horiz_1                      : bit;
signal group_4_0_sig_zero_horiz_0                      : bit;
signal group_4_0_sig_error_3                           : bit;
signal group_4_0_sig_error_2                           : bit;
signal group_4_0_sig_error_1                           : bit;
signal group_4_0_sig_error_0                           : bit;
signal group_4_0_q_xor_6_2                             : bit;
signal group_4_0_q_xor_6_1                             : bit;
signal group_4_0_q_xor_6_0                             : bit;
signal group_4_0_q_xor_5_2                             : bit;
signal group_4_0_q_xor_5_1                             : bit;
signal group_4_0_q_xor_5_0                             : bit;
signal group_4_0_q_xor_4_3                             : bit;
signal group_4_0_q_xor_4_2                             : bit;
signal group_4_0_q_xor_4_1                             : bit;
signal group_4_0_q_xor_4_0                             : bit;
signal group_4_0_q_xor_3_3                             : bit;
signal group_4_0_q_xor_3_2                             : bit;
signal group_4_0_q_xor_3_1                             : bit;
signal group_4_0_q_xor_3_0                             : bit;
signal group_4_0_q_xor_2_3                             : bit;
signal group_4_0_q_xor_2_2                             : bit;
signal group_4_0_q_xor_2_1                             : bit;
signal group_4_0_q_xor_2_0                             : bit;
signal group_4_0_q_xor_1_3                             : bit;
signal group_4_0_q_xor_1_2                             : bit;
signal group_4_0_q_xor_1_1                             : bit;
signal group_4_0_q_xor_1_0                             : bit;
signal group_4_0_q_xor_0_3                             : bit;
signal group_4_0_q_xor_0_2                             : bit;
signal group_4_0_q_xor_0_1                             : bit;
signal group_4_0_q_xor_0_0                             : bit;
signal group_4_0_out_pad_mux_q11                       : bit;
signal group_4_0_out_pad_mux_q10                       : bit;
signal group_4_0_out_pad_mux_q03                       : bit;
signal group_4_0_out_pad_mux_q02                       : bit;
signal group_4_0_out_pad_mux_q01                       : bit;
signal group_4_0_out_pad_mux_q00                       : bit;
signal group_4_0_nq_mem_parity_3                       : bit;
signal group_4_0_nq_mem_parity_2                       : bit;
signal group_4_0_nq_mem_parity_1                       : bit;
signal group_4_0_nq_mem_parity_0                       : bit;
signal group_4_0_nq_mem_9                              : bit;
signal group_4_0_nq_mem_8                              : bit;
signal group_4_0_nq_mem_7                              : bit;
signal group_4_0_nq_mem_6                              : bit;
signal group_4_0_nq_mem_5                              : bit;
signal group_4_0_nq_mem_4                              : bit;
signal group_4_0_nq_mem_3                              : bit;
signal group_4_0_nq_mem_29                             : bit;
signal group_4_0_nq_mem_28                             : bit;
signal group_4_0_nq_mem_27                             : bit;
signal group_4_0_nq_mem_26                             : bit;
signal group_4_0_nq_mem_25                             : bit;
signal group_4_0_nq_mem_24                             : bit;
signal group_4_0_nq_mem_23                             : bit;
signal group_4_0_nq_mem_22                             : bit;
signal group_4_0_nq_mem_21                             : bit;
signal group_4_0_nq_mem_20                             : bit;
signal group_4_0_nq_mem_2                              : bit;
signal group_4_0_nq_mem_19                             : bit;
signal group_4_0_nq_mem_18                             : bit;
signal group_4_0_nq_mem_17                             : bit;
signal group_4_0_nq_mem_16                             : bit;
signal group_4_0_nq_mem_15                             : bit;
signal group_4_0_nq_mem_14                             : bit;
signal group_4_0_nq_mem_13                             : bit;
signal group_4_0_nq_mem_12                             : bit;
signal group_4_0_nq_mem_11                             : bit;
signal group_4_0_nq_mem_10                             : bit;
signal group_4_0_nq_mem_1                              : bit;
signal group_4_0_nq_mem_0                              : bit;
signal group_4_0_error_0123                            : bit;
signal group_4_0_decoder_horizon_track_7_na3_x1_sig    : bit;
signal group_4_0_decoder_horizon_track_7_na3_x1_4_sig  : bit;
signal group_4_0_decoder_horizon_track_7_na3_x1_3_sig  : bit;
signal group_4_0_decoder_horizon_track_7_na3_x1_2_sig  : bit;
signal group_4_0_decoder_horizon_track_6_na3_x1_sig    : bit;
signal group_4_0_decoder_horizon_track_6_na3_x1_4_sig  : bit;
signal group_4_0_decoder_horizon_track_6_na3_x1_3_sig  : bit;
signal group_4_0_decoder_horizon_track_6_na3_x1_2_sig  : bit;
signal group_4_0_decoder_horizon_track_5_na3_x1_sig    : bit;
signal group_4_0_decoder_horizon_track_5_na3_x1_4_sig  : bit;
signal group_4_0_decoder_horizon_track_5_na3_x1_3_sig  : bit;
signal group_4_0_decoder_horizon_track_5_na3_x1_2_sig  : bit;
signal group_4_0_decoder_horizon_track_4_na3_x1_sig    : bit;
signal group_4_0_decoder_horizon_track_4_na3_x1_4_sig  : bit;
signal group_4_0_decoder_horizon_track_4_na3_x1_3_sig  : bit;
signal group_4_0_decoder_horizon_track_4_na3_x1_2_sig  : bit;
signal group_4_0_decoder_horizon_track_3_na3_x1_sig    : bit;
signal group_4_0_decoder_horizon_track_3_na3_x1_4_sig  : bit;
signal group_4_0_decoder_horizon_track_3_na3_x1_3_sig  : bit;
signal group_4_0_decoder_horizon_track_3_na3_x1_2_sig  : bit;
signal group_4_0_decoder_horizon_track_2_na3_x1_sig    : bit;
signal group_4_0_decoder_horizon_track_2_na3_x1_4_sig  : bit;
signal group_4_0_decoder_horizon_track_2_na3_x1_3_sig  : bit;
signal group_4_0_decoder_horizon_track_2_na3_x1_2_sig  : bit;
signal group_4_0_decoder_horizon_track_1_na3_x1_sig    : bit;
signal group_4_0_decoder_horizon_track_1_na3_x1_4_sig  : bit;
signal group_4_0_decoder_horizon_track_1_na3_x1_3_sig  : bit;
signal group_4_0_decoder_horizon_track_1_na3_x1_2_sig  : bit;
signal group_4_0_decoder_horizon_track_0_na3_x1_sig    : bit;
signal group_4_0_decoder_horizon_track_0_na3_x1_4_sig  : bit;
signal group_4_0_decoder_horizon_track_0_na3_x1_3_sig  : bit;
signal group_4_0_decoder_horizon_track_0_na3_x1_2_sig  : bit;
signal group_4_0_cmd_zero_lef_7                        : bit;
signal group_4_0_cmd_zero_lef_6                        : bit;
signal group_4_0_cmd_zero_lef_5                        : bit;
signal group_4_0_cmd_zero_lef_4                        : bit;
signal group_4_0_cmd_zero_lef_3                        : bit;
signal group_4_0_cmd_zero_lef_2                        : bit;
signal group_4_0_cmd_zero_lef_1                        : bit;
signal group_4_0_cmd_zero_lef_0                        : bit;
signal group_4_0_cmd_top_lef_7                         : bit;
signal group_4_0_cmd_top_lef_6                         : bit;
signal group_4_0_cmd_top_lef_5                         : bit;
signal group_4_0_cmd_top_lef_4                         : bit;
signal group_4_0_cmd_top_lef_3                         : bit;
signal group_4_0_cmd_top_lef_2                         : bit;
signal group_4_0_cmd_top_lef_1                         : bit;
signal group_4_0_cmd_top_lef_0                         : bit;
signal group_4_0_cmd_inpad_lef_7                       : bit;
signal group_4_0_cmd_inpad_lef_6                       : bit;
signal group_4_0_cmd_inpad_lef_5                       : bit;
signal group_4_0_cmd_inpad_lef_4                       : bit;
signal group_4_0_cmd_inpad_lef_3                       : bit;
signal group_4_0_cmd_inpad_lef_2                       : bit;
signal group_4_0_cmd_inpad_lef_1                       : bit;
signal group_4_0_cmd_inpad_lef_0                       : bit;
signal group_4_0_clb_topside_in2_mux_q11               : bit;
signal group_4_0_clb_topside_in2_mux_q10               : bit;
signal group_4_0_clb_topside_in2_mux_q03               : bit;
signal group_4_0_clb_topside_in2_mux_q02               : bit;
signal group_4_0_clb_topside_in2_mux_q01               : bit;
signal group_4_0_clb_topside_in2_mux_q00               : bit;
signal group_3_4_strobe_9                              : bit;
signal group_3_4_strobe_8                              : bit;
signal group_3_4_strobe_7                              : bit;
signal group_3_4_strobe_6                              : bit;
signal group_3_4_strobe_5                              : bit;
signal group_3_4_strobe_4                              : bit;
signal group_3_4_strobe_3                              : bit;
signal group_3_4_strobe_2                              : bit;
signal group_3_4_strobe_1                              : bit;
signal group_3_4_strobe_0                              : bit;
signal group_3_4_sig_zero_vert_7                       : bit;
signal group_3_4_sig_zero_vert_6                       : bit;
signal group_3_4_sig_zero_vert_5                       : bit;
signal group_3_4_sig_zero_vert_4                       : bit;
signal group_3_4_sig_zero_vert_3                       : bit;
signal group_3_4_sig_zero_vert_2                       : bit;
signal group_3_4_sig_zero_vert_1                       : bit;
signal group_3_4_sig_zero_vert_0                       : bit;
signal group_3_4_sig_zero_horiz_7                      : bit;
signal group_3_4_sig_zero_horiz_6                      : bit;
signal group_3_4_sig_zero_horiz_5                      : bit;
signal group_3_4_sig_zero_horiz_4                      : bit;
signal group_3_4_sig_zero_horiz_3                      : bit;
signal group_3_4_sig_zero_horiz_2                      : bit;
signal group_3_4_sig_zero_horiz_1                      : bit;
signal group_3_4_sig_zero_horiz_0                      : bit;
signal group_3_4_sig_error_9                           : bit;
signal group_3_4_sig_error_8                           : bit;
signal group_3_4_sig_error_7                           : bit;
signal group_3_4_sig_error_6                           : bit;
signal group_3_4_sig_error_5                           : bit;
signal group_3_4_sig_error_4                           : bit;
signal group_3_4_sig_error_3                           : bit;
signal group_3_4_sig_error_2                           : bit;
signal group_3_4_sig_error_1                           : bit;
signal group_3_4_sig_error_0                           : bit;
signal group_3_4_q_xor_6_8                             : bit;
signal group_3_4_q_xor_6_7                             : bit;
signal group_3_4_q_xor_6_6                             : bit;
signal group_3_4_q_xor_6_5                             : bit;
signal group_3_4_q_xor_6_4                             : bit;
signal group_3_4_q_xor_6_3                             : bit;
signal group_3_4_q_xor_6_2                             : bit;
signal group_3_4_q_xor_6_1                             : bit;
signal group_3_4_q_xor_6_0                             : bit;
signal group_3_4_q_xor_5_8                             : bit;
signal group_3_4_q_xor_5_7                             : bit;
signal group_3_4_q_xor_5_6                             : bit;
signal group_3_4_q_xor_5_5                             : bit;
signal group_3_4_q_xor_5_4                             : bit;
signal group_3_4_q_xor_5_3                             : bit;
signal group_3_4_q_xor_5_2                             : bit;
signal group_3_4_q_xor_5_1                             : bit;
signal group_3_4_q_xor_5_0                             : bit;
signal group_3_4_q_xor_4_8                             : bit;
signal group_3_4_q_xor_4_7                             : bit;
signal group_3_4_q_xor_4_6                             : bit;
signal group_3_4_q_xor_4_5                             : bit;
signal group_3_4_q_xor_4_4                             : bit;
signal group_3_4_q_xor_4_3                             : bit;
signal group_3_4_q_xor_4_2                             : bit;
signal group_3_4_q_xor_4_1                             : bit;
signal group_3_4_q_xor_4_0                             : bit;
signal group_3_4_q_xor_3_9                             : bit;
signal group_3_4_q_xor_3_8                             : bit;
signal group_3_4_q_xor_3_7                             : bit;
signal group_3_4_q_xor_3_6                             : bit;
signal group_3_4_q_xor_3_5                             : bit;
signal group_3_4_q_xor_3_4                             : bit;
signal group_3_4_q_xor_3_3                             : bit;
signal group_3_4_q_xor_3_2                             : bit;
signal group_3_4_q_xor_3_1                             : bit;
signal group_3_4_q_xor_3_0                             : bit;
signal group_3_4_q_xor_2_9                             : bit;
signal group_3_4_q_xor_2_8                             : bit;
signal group_3_4_q_xor_2_7                             : bit;
signal group_3_4_q_xor_2_6                             : bit;
signal group_3_4_q_xor_2_5                             : bit;
signal group_3_4_q_xor_2_4                             : bit;
signal group_3_4_q_xor_2_3                             : bit;
signal group_3_4_q_xor_2_2                             : bit;
signal group_3_4_q_xor_2_1                             : bit;
signal group_3_4_q_xor_2_0                             : bit;
signal group_3_4_q_xor_1_9                             : bit;
signal group_3_4_q_xor_1_8                             : bit;
signal group_3_4_q_xor_1_7                             : bit;
signal group_3_4_q_xor_1_6                             : bit;
signal group_3_4_q_xor_1_5                             : bit;
signal group_3_4_q_xor_1_4                             : bit;
signal group_3_4_q_xor_1_3                             : bit;
signal group_3_4_q_xor_1_2                             : bit;
signal group_3_4_q_xor_1_1                             : bit;
signal group_3_4_q_xor_1_0                             : bit;
signal group_3_4_q_xor_0_9                             : bit;
signal group_3_4_q_xor_0_8                             : bit;
signal group_3_4_q_xor_0_7                             : bit;
signal group_3_4_q_xor_0_6                             : bit;
signal group_3_4_q_xor_0_5                             : bit;
signal group_3_4_q_xor_0_4                             : bit;
signal group_3_4_q_xor_0_3                             : bit;
signal group_3_4_q_xor_0_2                             : bit;
signal group_3_4_q_xor_0_1                             : bit;
signal group_3_4_q_xor_0_0                             : bit;
signal group_3_4_out_pad_mux_q11                       : bit;
signal group_3_4_out_pad_mux_q10                       : bit;
signal group_3_4_out_pad_mux_q03                       : bit;
signal group_3_4_out_pad_mux_q02                       : bit;
signal group_3_4_out_pad_mux_q01                       : bit;
signal group_3_4_out_pad_mux_q00                       : bit;
signal group_3_4_out_lut_scan                          : bit;
signal group_3_4_out_lut                               : bit;
signal group_3_4_out_clb                               : bit;
signal group_3_4_nq_mem_parity_9                       : bit;
signal group_3_4_nq_mem_parity_8                       : bit;
signal group_3_4_nq_mem_parity_7                       : bit;
signal group_3_4_nq_mem_parity_6                       : bit;
signal group_3_4_nq_mem_parity_5                       : bit;
signal group_3_4_nq_mem_parity_4                       : bit;
signal group_3_4_nq_mem_parity_3                       : bit;
signal group_3_4_nq_mem_parity_2                       : bit;
signal group_3_4_nq_mem_parity_1                       : bit;
signal group_3_4_nq_mem_parity_0                       : bit;
signal group_3_4_nq_mem_9                              : bit;
signal group_3_4_nq_mem_8                              : bit;
signal group_3_4_nq_mem_76                             : bit;
signal group_3_4_nq_mem_75                             : bit;
signal group_3_4_nq_mem_74                             : bit;
signal group_3_4_nq_mem_73                             : bit;
signal group_3_4_nq_mem_72                             : bit;
signal group_3_4_nq_mem_71                             : bit;
signal group_3_4_nq_mem_70                             : bit;
signal group_3_4_nq_mem_7                              : bit;
signal group_3_4_nq_mem_69                             : bit;
signal group_3_4_nq_mem_68                             : bit;
signal group_3_4_nq_mem_67                             : bit;
signal group_3_4_nq_mem_66                             : bit;
signal group_3_4_nq_mem_65                             : bit;
signal group_3_4_nq_mem_64                             : bit;
signal group_3_4_nq_mem_63                             : bit;
signal group_3_4_nq_mem_62                             : bit;
signal group_3_4_nq_mem_61                             : bit;
signal group_3_4_nq_mem_60                             : bit;
signal group_3_4_nq_mem_6                              : bit;
signal group_3_4_nq_mem_59                             : bit;
signal group_3_4_nq_mem_58                             : bit;
signal group_3_4_nq_mem_57                             : bit;
signal group_3_4_nq_mem_56                             : bit;
signal group_3_4_nq_mem_55                             : bit;
signal group_3_4_nq_mem_54                             : bit;
signal group_3_4_nq_mem_53                             : bit;
signal group_3_4_nq_mem_52                             : bit;
signal group_3_4_nq_mem_51                             : bit;
signal group_3_4_nq_mem_50                             : bit;
signal group_3_4_nq_mem_5                              : bit;
signal group_3_4_nq_mem_49                             : bit;
signal group_3_4_nq_mem_48                             : bit;
signal group_3_4_nq_mem_47                             : bit;
signal group_3_4_nq_mem_46                             : bit;
signal group_3_4_nq_mem_45                             : bit;
signal group_3_4_nq_mem_44                             : bit;
signal group_3_4_nq_mem_43                             : bit;
signal group_3_4_nq_mem_42                             : bit;
signal group_3_4_nq_mem_41                             : bit;
signal group_3_4_nq_mem_40                             : bit;
signal group_3_4_nq_mem_4                              : bit;
signal group_3_4_nq_mem_39                             : bit;
signal group_3_4_nq_mem_38                             : bit;
signal group_3_4_nq_mem_37                             : bit;
signal group_3_4_nq_mem_36                             : bit;
signal group_3_4_nq_mem_35                             : bit;
signal group_3_4_nq_mem_34                             : bit;
signal group_3_4_nq_mem_33                             : bit;
signal group_3_4_nq_mem_32                             : bit;
signal group_3_4_nq_mem_31                             : bit;
signal group_3_4_nq_mem_30                             : bit;
signal group_3_4_nq_mem_3                              : bit;
signal group_3_4_nq_mem_29                             : bit;
signal group_3_4_nq_mem_28                             : bit;
signal group_3_4_nq_mem_27                             : bit;
signal group_3_4_nq_mem_26                             : bit;
signal group_3_4_nq_mem_25                             : bit;
signal group_3_4_nq_mem_24                             : bit;
signal group_3_4_nq_mem_23                             : bit;
signal group_3_4_nq_mem_22                             : bit;
signal group_3_4_nq_mem_21                             : bit;
signal group_3_4_nq_mem_20                             : bit;
signal group_3_4_nq_mem_2                              : bit;
signal group_3_4_nq_mem_19                             : bit;
signal group_3_4_nq_mem_18                             : bit;
signal group_3_4_nq_mem_17                             : bit;
signal group_3_4_nq_mem_16                             : bit;
signal group_3_4_nq_mem_15                             : bit;
signal group_3_4_nq_mem_14                             : bit;
signal group_3_4_nq_mem_13                             : bit;
signal group_3_4_nq_mem_12                             : bit;
signal group_3_4_nq_mem_11                             : bit;
signal group_3_4_nq_mem_10                             : bit;
signal group_3_4_nq_mem_1                              : bit;
signal group_3_4_nq_mem_0                              : bit;
signal group_3_4_lut_mux_q21                           : bit;
signal group_3_4_lut_mux_q20                           : bit;
signal group_3_4_lut_mux_q13                           : bit;
signal group_3_4_lut_mux_q12                           : bit;
signal group_3_4_lut_mux_q11                           : bit;
signal group_3_4_lut_mux_q10                           : bit;
signal group_3_4_lut_mux_q07                           : bit;
signal group_3_4_lut_mux_q06                           : bit;
signal group_3_4_lut_mux_q05                           : bit;
signal group_3_4_lut_mux_q04                           : bit;
signal group_3_4_lut_mux_q03                           : bit;
signal group_3_4_lut_mux_q02                           : bit;
signal group_3_4_lut_mux_q01                           : bit;
signal group_3_4_lut_mux_q00                           : bit;
signal group_3_4_in_3                                  : bit;
signal group_3_4_in_0                                  : bit;
signal group_3_4_error_4567                            : bit;
signal group_3_4_error_01234567                        : bit;
signal group_3_4_error_0123                            : bit;
signal group_3_4_decoder_vertical_track_7_na3_x1_sig   : bit;
signal group_3_4_decoder_vertical_track_7_na3_x1_2_sig : bit;
signal group_3_4_decoder_vertical_track_6_na3_x1_sig   : bit;
signal group_3_4_decoder_vertical_track_6_na3_x1_2_sig : bit;
signal group_3_4_decoder_vertical_track_5_na3_x1_sig   : bit;
signal group_3_4_decoder_vertical_track_5_na3_x1_2_sig : bit;
signal group_3_4_decoder_vertical_track_4_na3_x1_sig   : bit;
signal group_3_4_decoder_vertical_track_4_na3_x1_2_sig : bit;
signal group_3_4_decoder_vertical_track_3_na3_x1_sig   : bit;
signal group_3_4_decoder_vertical_track_3_na3_x1_2_sig : bit;
signal group_3_4_decoder_vertical_track_2_na3_x1_sig   : bit;
signal group_3_4_decoder_vertical_track_2_na3_x1_2_sig : bit;
signal group_3_4_decoder_vertical_track_1_na3_x1_sig   : bit;
signal group_3_4_decoder_vertical_track_1_na3_x1_2_sig : bit;
signal group_3_4_decoder_vertical_track_0_na3_x1_sig   : bit;
signal group_3_4_decoder_vertical_track_0_na3_x1_2_sig : bit;
signal group_3_4_decoder_horizon_track_7_na3_x1_sig    : bit;
signal group_3_4_decoder_horizon_track_7_na3_x1_2_sig  : bit;
signal group_3_4_decoder_horizon_track_6_na3_x1_sig    : bit;
signal group_3_4_decoder_horizon_track_6_na3_x1_2_sig  : bit;
signal group_3_4_decoder_horizon_track_5_na3_x1_sig    : bit;
signal group_3_4_decoder_horizon_track_5_na3_x1_2_sig  : bit;
signal group_3_4_decoder_horizon_track_4_na3_x1_sig    : bit;
signal group_3_4_decoder_horizon_track_4_na3_x1_2_sig  : bit;
signal group_3_4_decoder_horizon_track_3_na3_x1_sig    : bit;
signal group_3_4_decoder_horizon_track_3_na3_x1_2_sig  : bit;
signal group_3_4_decoder_horizon_track_2_na3_x1_sig    : bit;
signal group_3_4_decoder_horizon_track_2_na3_x1_2_sig  : bit;
signal group_3_4_decoder_horizon_track_1_na3_x1_sig    : bit;
signal group_3_4_decoder_horizon_track_1_na3_x1_2_sig  : bit;
signal group_3_4_decoder_horizon_track_0_na3_x1_sig    : bit;
signal group_3_4_decoder_horizon_track_0_na3_x1_2_sig  : bit;
signal group_3_4_cmd_zero_lef_7                        : bit;
signal group_3_4_cmd_zero_lef_6                        : bit;
signal group_3_4_cmd_zero_lef_5                        : bit;
signal group_3_4_cmd_zero_lef_4                        : bit;
signal group_3_4_cmd_zero_lef_3                        : bit;
signal group_3_4_cmd_zero_lef_2                        : bit;
signal group_3_4_cmd_zero_lef_1                        : bit;
signal group_3_4_cmd_zero_lef_0                        : bit;
signal group_3_4_cmd_zero_bot_7                        : bit;
signal group_3_4_cmd_zero_bot_6                        : bit;
signal group_3_4_cmd_zero_bot_5                        : bit;
signal group_3_4_cmd_zero_bot_4                        : bit;
signal group_3_4_cmd_zero_bot_3                        : bit;
signal group_3_4_cmd_zero_bot_2                        : bit;
signal group_3_4_cmd_zero_bot_1                        : bit;
signal group_3_4_cmd_zero_bot_0                        : bit;
signal group_3_4_cmd_rig_lef_7                         : bit;
signal group_3_4_cmd_rig_lef_6                         : bit;
signal group_3_4_cmd_rig_lef_5                         : bit;
signal group_3_4_cmd_rig_lef_4                         : bit;
signal group_3_4_cmd_rig_lef_3                         : bit;
signal group_3_4_cmd_rig_lef_2                         : bit;
signal group_3_4_cmd_rig_lef_1                         : bit;
signal group_3_4_cmd_rig_lef_0                         : bit;
signal group_3_4_cmd_rig_bot_7                         : bit;
signal group_3_4_cmd_rig_bot_6                         : bit;
signal group_3_4_cmd_rig_bot_5                         : bit;
signal group_3_4_cmd_rig_bot_4                         : bit;
signal group_3_4_cmd_rig_bot_3                         : bit;
signal group_3_4_cmd_rig_bot_2                         : bit;
signal group_3_4_cmd_rig_bot_1                         : bit;
signal group_3_4_cmd_rig_bot_0                         : bit;
signal group_3_4_cmd_pin5_bot_7                        : bit;
signal group_3_4_cmd_pin5_bot_6                        : bit;
signal group_3_4_cmd_pin5_bot_5                        : bit;
signal group_3_4_cmd_pin5_bot_4                        : bit;
signal group_3_4_cmd_pin5_bot_3                        : bit;
signal group_3_4_cmd_pin5_bot_2                        : bit;
signal group_3_4_cmd_pin5_bot_1                        : bit;
signal group_3_4_cmd_pin5_bot_0                        : bit;
signal group_3_4_cmd_pin4_lef_7                        : bit;
signal group_3_4_cmd_pin4_lef_6                        : bit;
signal group_3_4_cmd_pin4_lef_5                        : bit;
signal group_3_4_cmd_pin4_lef_4                        : bit;
signal group_3_4_cmd_pin4_lef_3                        : bit;
signal group_3_4_cmd_pin4_lef_2                        : bit;
signal group_3_4_cmd_pin4_lef_1                        : bit;
signal group_3_4_cmd_pin4_lef_0                        : bit;
signal group_3_4_cmd_lef_bot_7                         : bit;
signal group_3_4_cmd_lef_bot_6                         : bit;
signal group_3_4_cmd_lef_bot_5                         : bit;
signal group_3_4_cmd_lef_bot_4                         : bit;
signal group_3_4_cmd_lef_bot_3                         : bit;
signal group_3_4_cmd_lef_bot_2                         : bit;
signal group_3_4_cmd_lef_bot_1                         : bit;
signal group_3_4_cmd_lef_bot_0                         : bit;
signal group_3_4_cmd_in_pad_7                          : bit;
signal group_3_4_cmd_in_pad_6                          : bit;
signal group_3_4_cmd_in_pad_5                          : bit;
signal group_3_4_cmd_in_pad_4                          : bit;
signal group_3_4_cmd_in_pad_3                          : bit;
signal group_3_4_cmd_in_pad_2                          : bit;
signal group_3_4_cmd_in_pad_1                          : bit;
signal group_3_4_cmd_in_pad_0                          : bit;
signal group_3_4_cmd_bot_lef_7                         : bit;
signal group_3_4_cmd_bot_lef_6                         : bit;
signal group_3_4_cmd_bot_lef_5                         : bit;
signal group_3_4_cmd_bot_lef_4                         : bit;
signal group_3_4_cmd_bot_lef_3                         : bit;
signal group_3_4_cmd_bot_lef_2                         : bit;
signal group_3_4_cmd_bot_lef_1                         : bit;
signal group_3_4_cmd_bot_lef_0                         : bit;
signal group_3_4_clb_rightside_in2_mux_q11             : bit;
signal group_3_4_clb_rightside_in2_mux_q10             : bit;
signal group_3_4_clb_rightside_in2_mux_q03             : bit;
signal group_3_4_clb_rightside_in2_mux_q02             : bit;
signal group_3_4_clb_rightside_in2_mux_q01             : bit;
signal group_3_4_clb_rightside_in2_mux_q00             : bit;
signal group_3_4_clb_in3_mux_q11                       : bit;
signal group_3_4_clb_in3_mux_q10                       : bit;
signal group_3_4_clb_in3_mux_q03                       : bit;
signal group_3_4_clb_in3_mux_q02                       : bit;
signal group_3_4_clb_in3_mux_q01                       : bit;
signal group_3_4_clb_in3_mux_q00                       : bit;
signal group_3_4_clb_in0_mux_q11                       : bit;
signal group_3_4_clb_in0_mux_q10                       : bit;
signal group_3_4_clb_in0_mux_q03                       : bit;
signal group_3_4_clb_in0_mux_q02                       : bit;
signal group_3_4_clb_in0_mux_q01                       : bit;
signal group_3_4_clb_in0_mux_q00                       : bit;
signal group_3_3_strobe_9                              : bit;
signal group_3_3_strobe_8                              : bit;
signal group_3_3_strobe_7                              : bit;
signal group_3_3_strobe_6                              : bit;
signal group_3_3_strobe_5                              : bit;
signal group_3_3_strobe_4                              : bit;
signal group_3_3_strobe_3                              : bit;
signal group_3_3_strobe_2                              : bit;
signal group_3_3_strobe_1                              : bit;
signal group_3_3_strobe_0                              : bit;
signal group_3_3_sig_zero_vert_7                       : bit;
signal group_3_3_sig_zero_vert_6                       : bit;
signal group_3_3_sig_zero_vert_5                       : bit;
signal group_3_3_sig_zero_vert_4                       : bit;
signal group_3_3_sig_zero_vert_3                       : bit;
signal group_3_3_sig_zero_vert_2                       : bit;
signal group_3_3_sig_zero_vert_1                       : bit;
signal group_3_3_sig_zero_vert_0                       : bit;
signal group_3_3_sig_zero_horiz_7                      : bit;
signal group_3_3_sig_zero_horiz_6                      : bit;
signal group_3_3_sig_zero_horiz_5                      : bit;
signal group_3_3_sig_zero_horiz_4                      : bit;
signal group_3_3_sig_zero_horiz_3                      : bit;
signal group_3_3_sig_zero_horiz_2                      : bit;
signal group_3_3_sig_zero_horiz_1                      : bit;
signal group_3_3_sig_zero_horiz_0                      : bit;
signal group_3_3_sig_error_9                           : bit;
signal group_3_3_sig_error_8                           : bit;
signal group_3_3_sig_error_7                           : bit;
signal group_3_3_sig_error_6                           : bit;
signal group_3_3_sig_error_5                           : bit;
signal group_3_3_sig_error_4                           : bit;
signal group_3_3_sig_error_3                           : bit;
signal group_3_3_sig_error_2                           : bit;
signal group_3_3_sig_error_1                           : bit;
signal group_3_3_sig_error_0                           : bit;
signal group_3_3_q_xor_6_8                             : bit;
signal group_3_3_q_xor_6_7                             : bit;
signal group_3_3_q_xor_6_6                             : bit;
signal group_3_3_q_xor_6_5                             : bit;
signal group_3_3_q_xor_6_4                             : bit;
signal group_3_3_q_xor_6_3                             : bit;
signal group_3_3_q_xor_6_2                             : bit;
signal group_3_3_q_xor_6_1                             : bit;
signal group_3_3_q_xor_6_0                             : bit;
signal group_3_3_q_xor_5_8                             : bit;
signal group_3_3_q_xor_5_7                             : bit;
signal group_3_3_q_xor_5_6                             : bit;
signal group_3_3_q_xor_5_5                             : bit;
signal group_3_3_q_xor_5_4                             : bit;
signal group_3_3_q_xor_5_3                             : bit;
signal group_3_3_q_xor_5_2                             : bit;
signal group_3_3_q_xor_5_1                             : bit;
signal group_3_3_q_xor_5_0                             : bit;
signal group_3_3_q_xor_4_8                             : bit;
signal group_3_3_q_xor_4_7                             : bit;
signal group_3_3_q_xor_4_6                             : bit;
signal group_3_3_q_xor_4_5                             : bit;
signal group_3_3_q_xor_4_4                             : bit;
signal group_3_3_q_xor_4_3                             : bit;
signal group_3_3_q_xor_4_2                             : bit;
signal group_3_3_q_xor_4_1                             : bit;
signal group_3_3_q_xor_4_0                             : bit;
signal group_3_3_q_xor_3_9                             : bit;
signal group_3_3_q_xor_3_8                             : bit;
signal group_3_3_q_xor_3_7                             : bit;
signal group_3_3_q_xor_3_6                             : bit;
signal group_3_3_q_xor_3_5                             : bit;
signal group_3_3_q_xor_3_4                             : bit;
signal group_3_3_q_xor_3_3                             : bit;
signal group_3_3_q_xor_3_2                             : bit;
signal group_3_3_q_xor_3_1                             : bit;
signal group_3_3_q_xor_3_0                             : bit;
signal group_3_3_q_xor_2_9                             : bit;
signal group_3_3_q_xor_2_8                             : bit;
signal group_3_3_q_xor_2_7                             : bit;
signal group_3_3_q_xor_2_6                             : bit;
signal group_3_3_q_xor_2_5                             : bit;
signal group_3_3_q_xor_2_4                             : bit;
signal group_3_3_q_xor_2_3                             : bit;
signal group_3_3_q_xor_2_2                             : bit;
signal group_3_3_q_xor_2_1                             : bit;
signal group_3_3_q_xor_2_0                             : bit;
signal group_3_3_q_xor_1_9                             : bit;
signal group_3_3_q_xor_1_8                             : bit;
signal group_3_3_q_xor_1_7                             : bit;
signal group_3_3_q_xor_1_6                             : bit;
signal group_3_3_q_xor_1_5                             : bit;
signal group_3_3_q_xor_1_4                             : bit;
signal group_3_3_q_xor_1_3                             : bit;
signal group_3_3_q_xor_1_2                             : bit;
signal group_3_3_q_xor_1_1                             : bit;
signal group_3_3_q_xor_1_0                             : bit;
signal group_3_3_q_xor_0_9                             : bit;
signal group_3_3_q_xor_0_8                             : bit;
signal group_3_3_q_xor_0_7                             : bit;
signal group_3_3_q_xor_0_6                             : bit;
signal group_3_3_q_xor_0_5                             : bit;
signal group_3_3_q_xor_0_4                             : bit;
signal group_3_3_q_xor_0_3                             : bit;
signal group_3_3_q_xor_0_2                             : bit;
signal group_3_3_q_xor_0_1                             : bit;
signal group_3_3_q_xor_0_0                             : bit;
signal group_3_3_out_lut_scan                          : bit;
signal group_3_3_out_lut                               : bit;
signal group_3_3_out_clb                               : bit;
signal group_3_3_nq_mem_parity_9                       : bit;
signal group_3_3_nq_mem_parity_8                       : bit;
signal group_3_3_nq_mem_parity_7                       : bit;
signal group_3_3_nq_mem_parity_6                       : bit;
signal group_3_3_nq_mem_parity_5                       : bit;
signal group_3_3_nq_mem_parity_4                       : bit;
signal group_3_3_nq_mem_parity_3                       : bit;
signal group_3_3_nq_mem_parity_2                       : bit;
signal group_3_3_nq_mem_parity_1                       : bit;
signal group_3_3_nq_mem_parity_0                       : bit;
signal group_3_3_nq_mem_9                              : bit;
signal group_3_3_nq_mem_8                              : bit;
signal group_3_3_nq_mem_76                             : bit;
signal group_3_3_nq_mem_75                             : bit;
signal group_3_3_nq_mem_74                             : bit;
signal group_3_3_nq_mem_73                             : bit;
signal group_3_3_nq_mem_72                             : bit;
signal group_3_3_nq_mem_71                             : bit;
signal group_3_3_nq_mem_70                             : bit;
signal group_3_3_nq_mem_7                              : bit;
signal group_3_3_nq_mem_69                             : bit;
signal group_3_3_nq_mem_68                             : bit;
signal group_3_3_nq_mem_67                             : bit;
signal group_3_3_nq_mem_66                             : bit;
signal group_3_3_nq_mem_65                             : bit;
signal group_3_3_nq_mem_64                             : bit;
signal group_3_3_nq_mem_63                             : bit;
signal group_3_3_nq_mem_62                             : bit;
signal group_3_3_nq_mem_61                             : bit;
signal group_3_3_nq_mem_60                             : bit;
signal group_3_3_nq_mem_6                              : bit;
signal group_3_3_nq_mem_59                             : bit;
signal group_3_3_nq_mem_58                             : bit;
signal group_3_3_nq_mem_57                             : bit;
signal group_3_3_nq_mem_56                             : bit;
signal group_3_3_nq_mem_55                             : bit;
signal group_3_3_nq_mem_54                             : bit;
signal group_3_3_nq_mem_53                             : bit;
signal group_3_3_nq_mem_52                             : bit;
signal group_3_3_nq_mem_51                             : bit;
signal group_3_3_nq_mem_50                             : bit;
signal group_3_3_nq_mem_5                              : bit;
signal group_3_3_nq_mem_49                             : bit;
signal group_3_3_nq_mem_48                             : bit;
signal group_3_3_nq_mem_47                             : bit;
signal group_3_3_nq_mem_46                             : bit;
signal group_3_3_nq_mem_45                             : bit;
signal group_3_3_nq_mem_44                             : bit;
signal group_3_3_nq_mem_43                             : bit;
signal group_3_3_nq_mem_42                             : bit;
signal group_3_3_nq_mem_41                             : bit;
signal group_3_3_nq_mem_40                             : bit;
signal group_3_3_nq_mem_4                              : bit;
signal group_3_3_nq_mem_39                             : bit;
signal group_3_3_nq_mem_38                             : bit;
signal group_3_3_nq_mem_37                             : bit;
signal group_3_3_nq_mem_36                             : bit;
signal group_3_3_nq_mem_35                             : bit;
signal group_3_3_nq_mem_34                             : bit;
signal group_3_3_nq_mem_33                             : bit;
signal group_3_3_nq_mem_32                             : bit;
signal group_3_3_nq_mem_31                             : bit;
signal group_3_3_nq_mem_30                             : bit;
signal group_3_3_nq_mem_3                              : bit;
signal group_3_3_nq_mem_29                             : bit;
signal group_3_3_nq_mem_28                             : bit;
signal group_3_3_nq_mem_27                             : bit;
signal group_3_3_nq_mem_26                             : bit;
signal group_3_3_nq_mem_25                             : bit;
signal group_3_3_nq_mem_24                             : bit;
signal group_3_3_nq_mem_23                             : bit;
signal group_3_3_nq_mem_22                             : bit;
signal group_3_3_nq_mem_21                             : bit;
signal group_3_3_nq_mem_20                             : bit;
signal group_3_3_nq_mem_2                              : bit;
signal group_3_3_nq_mem_19                             : bit;
signal group_3_3_nq_mem_18                             : bit;
signal group_3_3_nq_mem_17                             : bit;
signal group_3_3_nq_mem_16                             : bit;
signal group_3_3_nq_mem_15                             : bit;
signal group_3_3_nq_mem_14                             : bit;
signal group_3_3_nq_mem_13                             : bit;
signal group_3_3_nq_mem_12                             : bit;
signal group_3_3_nq_mem_11                             : bit;
signal group_3_3_nq_mem_10                             : bit;
signal group_3_3_nq_mem_1                              : bit;
signal group_3_3_nq_mem_0                              : bit;
signal group_3_3_lut_mux_q21                           : bit;
signal group_3_3_lut_mux_q20                           : bit;
signal group_3_3_lut_mux_q13                           : bit;
signal group_3_3_lut_mux_q12                           : bit;
signal group_3_3_lut_mux_q11                           : bit;
signal group_3_3_lut_mux_q10                           : bit;
signal group_3_3_lut_mux_q07                           : bit;
signal group_3_3_lut_mux_q06                           : bit;
signal group_3_3_lut_mux_q05                           : bit;
signal group_3_3_lut_mux_q04                           : bit;
signal group_3_3_lut_mux_q03                           : bit;
signal group_3_3_lut_mux_q02                           : bit;
signal group_3_3_lut_mux_q01                           : bit;
signal group_3_3_lut_mux_q00                           : bit;
signal group_3_3_in_3                                  : bit;
signal group_3_3_in_0                                  : bit;
signal group_3_3_error_4567                            : bit;
signal group_3_3_error_01234567                        : bit;
signal group_3_3_error_0123                            : bit;
signal group_3_3_cmd_zero_lef_7                        : bit;
signal group_3_3_cmd_zero_lef_6                        : bit;
signal group_3_3_cmd_zero_lef_5                        : bit;
signal group_3_3_cmd_zero_lef_4                        : bit;
signal group_3_3_cmd_zero_lef_3                        : bit;
signal group_3_3_cmd_zero_lef_2                        : bit;
signal group_3_3_cmd_zero_lef_1                        : bit;
signal group_3_3_cmd_zero_lef_0                        : bit;
signal group_3_3_cmd_zero_bot_7                        : bit;
signal group_3_3_cmd_zero_bot_6                        : bit;
signal group_3_3_cmd_zero_bot_5                        : bit;
signal group_3_3_cmd_zero_bot_4                        : bit;
signal group_3_3_cmd_zero_bot_3                        : bit;
signal group_3_3_cmd_zero_bot_2                        : bit;
signal group_3_3_cmd_zero_bot_1                        : bit;
signal group_3_3_cmd_zero_bot_0                        : bit;
signal group_3_3_cmd_top_lef_7                         : bit;
signal group_3_3_cmd_top_lef_6                         : bit;
signal group_3_3_cmd_top_lef_5                         : bit;
signal group_3_3_cmd_top_lef_4                         : bit;
signal group_3_3_cmd_top_lef_3                         : bit;
signal group_3_3_cmd_top_lef_2                         : bit;
signal group_3_3_cmd_top_lef_1                         : bit;
signal group_3_3_cmd_top_lef_0                         : bit;
signal group_3_3_cmd_top_bot_7                         : bit;
signal group_3_3_cmd_top_bot_6                         : bit;
signal group_3_3_cmd_top_bot_5                         : bit;
signal group_3_3_cmd_top_bot_4                         : bit;
signal group_3_3_cmd_top_bot_3                         : bit;
signal group_3_3_cmd_top_bot_2                         : bit;
signal group_3_3_cmd_top_bot_1                         : bit;
signal group_3_3_cmd_top_bot_0                         : bit;
signal group_3_3_cmd_rig_lef_7                         : bit;
signal group_3_3_cmd_rig_lef_6                         : bit;
signal group_3_3_cmd_rig_lef_5                         : bit;
signal group_3_3_cmd_rig_lef_4                         : bit;
signal group_3_3_cmd_rig_lef_3                         : bit;
signal group_3_3_cmd_rig_lef_2                         : bit;
signal group_3_3_cmd_rig_lef_1                         : bit;
signal group_3_3_cmd_rig_lef_0                         : bit;
signal group_3_3_cmd_rig_bot_7                         : bit;
signal group_3_3_cmd_rig_bot_6                         : bit;
signal group_3_3_cmd_rig_bot_5                         : bit;
signal group_3_3_cmd_rig_bot_4                         : bit;
signal group_3_3_cmd_rig_bot_3                         : bit;
signal group_3_3_cmd_rig_bot_2                         : bit;
signal group_3_3_cmd_rig_bot_1                         : bit;
signal group_3_3_cmd_rig_bot_0                         : bit;
signal group_3_3_cmd_pin5_bot_7                        : bit;
signal group_3_3_cmd_pin5_bot_6                        : bit;
signal group_3_3_cmd_pin5_bot_5                        : bit;
signal group_3_3_cmd_pin5_bot_4                        : bit;
signal group_3_3_cmd_pin5_bot_3                        : bit;
signal group_3_3_cmd_pin5_bot_2                        : bit;
signal group_3_3_cmd_pin5_bot_1                        : bit;
signal group_3_3_cmd_pin5_bot_0                        : bit;
signal group_3_3_cmd_pin4_lef_7                        : bit;
signal group_3_3_cmd_pin4_lef_6                        : bit;
signal group_3_3_cmd_pin4_lef_5                        : bit;
signal group_3_3_cmd_pin4_lef_4                        : bit;
signal group_3_3_cmd_pin4_lef_3                        : bit;
signal group_3_3_cmd_pin4_lef_2                        : bit;
signal group_3_3_cmd_pin4_lef_1                        : bit;
signal group_3_3_cmd_pin4_lef_0                        : bit;
signal group_3_3_cmd_lef_bot_7                         : bit;
signal group_3_3_cmd_lef_bot_6                         : bit;
signal group_3_3_cmd_lef_bot_5                         : bit;
signal group_3_3_cmd_lef_bot_4                         : bit;
signal group_3_3_cmd_lef_bot_3                         : bit;
signal group_3_3_cmd_lef_bot_2                         : bit;
signal group_3_3_cmd_lef_bot_1                         : bit;
signal group_3_3_cmd_lef_bot_0                         : bit;
signal group_3_3_cmd_bot_lef_7                         : bit;
signal group_3_3_cmd_bot_lef_6                         : bit;
signal group_3_3_cmd_bot_lef_5                         : bit;
signal group_3_3_cmd_bot_lef_4                         : bit;
signal group_3_3_cmd_bot_lef_3                         : bit;
signal group_3_3_cmd_bot_lef_2                         : bit;
signal group_3_3_cmd_bot_lef_1                         : bit;
signal group_3_3_cmd_bot_lef_0                         : bit;
signal group_3_3_clb_topside_in1_mux_q11               : bit;
signal group_3_3_clb_topside_in1_mux_q10               : bit;
signal group_3_3_clb_topside_in1_mux_q03               : bit;
signal group_3_3_clb_topside_in1_mux_q02               : bit;
signal group_3_3_clb_topside_in1_mux_q01               : bit;
signal group_3_3_clb_topside_in1_mux_q00               : bit;
signal group_3_3_clb_rightside_in2_mux_q11             : bit;
signal group_3_3_clb_rightside_in2_mux_q10             : bit;
signal group_3_3_clb_rightside_in2_mux_q03             : bit;
signal group_3_3_clb_rightside_in2_mux_q02             : bit;
signal group_3_3_clb_rightside_in2_mux_q01             : bit;
signal group_3_3_clb_rightside_in2_mux_q00             : bit;
signal group_3_3_clb_in3_mux_q11                       : bit;
signal group_3_3_clb_in3_mux_q10                       : bit;
signal group_3_3_clb_in3_mux_q03                       : bit;
signal group_3_3_clb_in3_mux_q02                       : bit;
signal group_3_3_clb_in3_mux_q01                       : bit;
signal group_3_3_clb_in3_mux_q00                       : bit;
signal group_3_3_clb_in0_mux_q11                       : bit;
signal group_3_3_clb_in0_mux_q10                       : bit;
signal group_3_3_clb_in0_mux_q03                       : bit;
signal group_3_3_clb_in0_mux_q02                       : bit;
signal group_3_3_clb_in0_mux_q01                       : bit;
signal group_3_3_clb_in0_mux_q00                       : bit;
signal group_3_2_strobe_9                              : bit;
signal group_3_2_strobe_8                              : bit;
signal group_3_2_strobe_7                              : bit;
signal group_3_2_strobe_6                              : bit;
signal group_3_2_strobe_5                              : bit;
signal group_3_2_strobe_4                              : bit;
signal group_3_2_strobe_3                              : bit;
signal group_3_2_strobe_2                              : bit;
signal group_3_2_strobe_1                              : bit;
signal group_3_2_strobe_0                              : bit;
signal group_3_2_sig_zero_vert_7                       : bit;
signal group_3_2_sig_zero_vert_6                       : bit;
signal group_3_2_sig_zero_vert_5                       : bit;
signal group_3_2_sig_zero_vert_4                       : bit;
signal group_3_2_sig_zero_vert_3                       : bit;
signal group_3_2_sig_zero_vert_2                       : bit;
signal group_3_2_sig_zero_vert_1                       : bit;
signal group_3_2_sig_zero_vert_0                       : bit;
signal group_3_2_sig_zero_horiz_7                      : bit;
signal group_3_2_sig_zero_horiz_6                      : bit;
signal group_3_2_sig_zero_horiz_5                      : bit;
signal group_3_2_sig_zero_horiz_4                      : bit;
signal group_3_2_sig_zero_horiz_3                      : bit;
signal group_3_2_sig_zero_horiz_2                      : bit;
signal group_3_2_sig_zero_horiz_1                      : bit;
signal group_3_2_sig_zero_horiz_0                      : bit;
signal group_3_2_sig_error_9                           : bit;
signal group_3_2_sig_error_8                           : bit;
signal group_3_2_sig_error_7                           : bit;
signal group_3_2_sig_error_6                           : bit;
signal group_3_2_sig_error_5                           : bit;
signal group_3_2_sig_error_4                           : bit;
signal group_3_2_sig_error_3                           : bit;
signal group_3_2_sig_error_2                           : bit;
signal group_3_2_sig_error_1                           : bit;
signal group_3_2_sig_error_0                           : bit;
signal group_3_2_q_xor_6_8                             : bit;
signal group_3_2_q_xor_6_7                             : bit;
signal group_3_2_q_xor_6_6                             : bit;
signal group_3_2_q_xor_6_5                             : bit;
signal group_3_2_q_xor_6_4                             : bit;
signal group_3_2_q_xor_6_3                             : bit;
signal group_3_2_q_xor_6_2                             : bit;
signal group_3_2_q_xor_6_1                             : bit;
signal group_3_2_q_xor_6_0                             : bit;
signal group_3_2_q_xor_5_8                             : bit;
signal group_3_2_q_xor_5_7                             : bit;
signal group_3_2_q_xor_5_6                             : bit;
signal group_3_2_q_xor_5_5                             : bit;
signal group_3_2_q_xor_5_4                             : bit;
signal group_3_2_q_xor_5_3                             : bit;
signal group_3_2_q_xor_5_2                             : bit;
signal group_3_2_q_xor_5_1                             : bit;
signal group_3_2_q_xor_5_0                             : bit;
signal group_3_2_q_xor_4_8                             : bit;
signal group_3_2_q_xor_4_7                             : bit;
signal group_3_2_q_xor_4_6                             : bit;
signal group_3_2_q_xor_4_5                             : bit;
signal group_3_2_q_xor_4_4                             : bit;
signal group_3_2_q_xor_4_3                             : bit;
signal group_3_2_q_xor_4_2                             : bit;
signal group_3_2_q_xor_4_1                             : bit;
signal group_3_2_q_xor_4_0                             : bit;
signal group_3_2_q_xor_3_9                             : bit;
signal group_3_2_q_xor_3_8                             : bit;
signal group_3_2_q_xor_3_7                             : bit;
signal group_3_2_q_xor_3_6                             : bit;
signal group_3_2_q_xor_3_5                             : bit;
signal group_3_2_q_xor_3_4                             : bit;
signal group_3_2_q_xor_3_3                             : bit;
signal group_3_2_q_xor_3_2                             : bit;
signal group_3_2_q_xor_3_1                             : bit;
signal group_3_2_q_xor_3_0                             : bit;
signal group_3_2_q_xor_2_9                             : bit;
signal group_3_2_q_xor_2_8                             : bit;
signal group_3_2_q_xor_2_7                             : bit;
signal group_3_2_q_xor_2_6                             : bit;
signal group_3_2_q_xor_2_5                             : bit;
signal group_3_2_q_xor_2_4                             : bit;
signal group_3_2_q_xor_2_3                             : bit;
signal group_3_2_q_xor_2_2                             : bit;
signal group_3_2_q_xor_2_1                             : bit;
signal group_3_2_q_xor_2_0                             : bit;
signal group_3_2_q_xor_1_9                             : bit;
signal group_3_2_q_xor_1_8                             : bit;
signal group_3_2_q_xor_1_7                             : bit;
signal group_3_2_q_xor_1_6                             : bit;
signal group_3_2_q_xor_1_5                             : bit;
signal group_3_2_q_xor_1_4                             : bit;
signal group_3_2_q_xor_1_3                             : bit;
signal group_3_2_q_xor_1_2                             : bit;
signal group_3_2_q_xor_1_1                             : bit;
signal group_3_2_q_xor_1_0                             : bit;
signal group_3_2_q_xor_0_9                             : bit;
signal group_3_2_q_xor_0_8                             : bit;
signal group_3_2_q_xor_0_7                             : bit;
signal group_3_2_q_xor_0_6                             : bit;
signal group_3_2_q_xor_0_5                             : bit;
signal group_3_2_q_xor_0_4                             : bit;
signal group_3_2_q_xor_0_3                             : bit;
signal group_3_2_q_xor_0_2                             : bit;
signal group_3_2_q_xor_0_1                             : bit;
signal group_3_2_q_xor_0_0                             : bit;
signal group_3_2_out_lut_scan                          : bit;
signal group_3_2_out_lut                               : bit;
signal group_3_2_out_clb                               : bit;
signal group_3_2_nq_mem_parity_9                       : bit;
signal group_3_2_nq_mem_parity_8                       : bit;
signal group_3_2_nq_mem_parity_7                       : bit;
signal group_3_2_nq_mem_parity_6                       : bit;
signal group_3_2_nq_mem_parity_5                       : bit;
signal group_3_2_nq_mem_parity_4                       : bit;
signal group_3_2_nq_mem_parity_3                       : bit;
signal group_3_2_nq_mem_parity_2                       : bit;
signal group_3_2_nq_mem_parity_1                       : bit;
signal group_3_2_nq_mem_parity_0                       : bit;
signal group_3_2_nq_mem_9                              : bit;
signal group_3_2_nq_mem_8                              : bit;
signal group_3_2_nq_mem_76                             : bit;
signal group_3_2_nq_mem_75                             : bit;
signal group_3_2_nq_mem_74                             : bit;
signal group_3_2_nq_mem_73                             : bit;
signal group_3_2_nq_mem_72                             : bit;
signal group_3_2_nq_mem_71                             : bit;
signal group_3_2_nq_mem_70                             : bit;
signal group_3_2_nq_mem_7                              : bit;
signal group_3_2_nq_mem_69                             : bit;
signal group_3_2_nq_mem_68                             : bit;
signal group_3_2_nq_mem_67                             : bit;
signal group_3_2_nq_mem_66                             : bit;
signal group_3_2_nq_mem_65                             : bit;
signal group_3_2_nq_mem_64                             : bit;
signal group_3_2_nq_mem_63                             : bit;
signal group_3_2_nq_mem_62                             : bit;
signal group_3_2_nq_mem_61                             : bit;
signal group_3_2_nq_mem_60                             : bit;
signal group_3_2_nq_mem_6                              : bit;
signal group_3_2_nq_mem_59                             : bit;
signal group_3_2_nq_mem_58                             : bit;
signal group_3_2_nq_mem_57                             : bit;
signal group_3_2_nq_mem_56                             : bit;
signal group_3_2_nq_mem_55                             : bit;
signal group_3_2_nq_mem_54                             : bit;
signal group_3_2_nq_mem_53                             : bit;
signal group_3_2_nq_mem_52                             : bit;
signal group_3_2_nq_mem_51                             : bit;
signal group_3_2_nq_mem_50                             : bit;
signal group_3_2_nq_mem_5                              : bit;
signal group_3_2_nq_mem_49                             : bit;
signal group_3_2_nq_mem_48                             : bit;
signal group_3_2_nq_mem_47                             : bit;
signal group_3_2_nq_mem_46                             : bit;
signal group_3_2_nq_mem_45                             : bit;
signal group_3_2_nq_mem_44                             : bit;
signal group_3_2_nq_mem_43                             : bit;
signal group_3_2_nq_mem_42                             : bit;
signal group_3_2_nq_mem_41                             : bit;
signal group_3_2_nq_mem_40                             : bit;
signal group_3_2_nq_mem_4                              : bit;
signal group_3_2_nq_mem_39                             : bit;
signal group_3_2_nq_mem_38                             : bit;
signal group_3_2_nq_mem_37                             : bit;
signal group_3_2_nq_mem_36                             : bit;
signal group_3_2_nq_mem_35                             : bit;
signal group_3_2_nq_mem_34                             : bit;
signal group_3_2_nq_mem_33                             : bit;
signal group_3_2_nq_mem_32                             : bit;
signal group_3_2_nq_mem_31                             : bit;
signal group_3_2_nq_mem_30                             : bit;
signal group_3_2_nq_mem_3                              : bit;
signal group_3_2_nq_mem_29                             : bit;
signal group_3_2_nq_mem_28                             : bit;
signal group_3_2_nq_mem_27                             : bit;
signal group_3_2_nq_mem_26                             : bit;
signal group_3_2_nq_mem_25                             : bit;
signal group_3_2_nq_mem_24                             : bit;
signal group_3_2_nq_mem_23                             : bit;
signal group_3_2_nq_mem_22                             : bit;
signal group_3_2_nq_mem_21                             : bit;
signal group_3_2_nq_mem_20                             : bit;
signal group_3_2_nq_mem_2                              : bit;
signal group_3_2_nq_mem_19                             : bit;
signal group_3_2_nq_mem_18                             : bit;
signal group_3_2_nq_mem_17                             : bit;
signal group_3_2_nq_mem_16                             : bit;
signal group_3_2_nq_mem_15                             : bit;
signal group_3_2_nq_mem_14                             : bit;
signal group_3_2_nq_mem_13                             : bit;
signal group_3_2_nq_mem_12                             : bit;
signal group_3_2_nq_mem_11                             : bit;
signal group_3_2_nq_mem_10                             : bit;
signal group_3_2_nq_mem_1                              : bit;
signal group_3_2_nq_mem_0                              : bit;
signal group_3_2_lut_mux_q21                           : bit;
signal group_3_2_lut_mux_q20                           : bit;
signal group_3_2_lut_mux_q13                           : bit;
signal group_3_2_lut_mux_q12                           : bit;
signal group_3_2_lut_mux_q11                           : bit;
signal group_3_2_lut_mux_q10                           : bit;
signal group_3_2_lut_mux_q07                           : bit;
signal group_3_2_lut_mux_q06                           : bit;
signal group_3_2_lut_mux_q05                           : bit;
signal group_3_2_lut_mux_q04                           : bit;
signal group_3_2_lut_mux_q03                           : bit;
signal group_3_2_lut_mux_q02                           : bit;
signal group_3_2_lut_mux_q01                           : bit;
signal group_3_2_lut_mux_q00                           : bit;
signal group_3_2_in_3                                  : bit;
signal group_3_2_in_0                                  : bit;
signal group_3_2_error_4567                            : bit;
signal group_3_2_error_01234567                        : bit;
signal group_3_2_error_0123                            : bit;
signal group_3_2_cmd_zero_lef_7                        : bit;
signal group_3_2_cmd_zero_lef_6                        : bit;
signal group_3_2_cmd_zero_lef_5                        : bit;
signal group_3_2_cmd_zero_lef_4                        : bit;
signal group_3_2_cmd_zero_lef_3                        : bit;
signal group_3_2_cmd_zero_lef_2                        : bit;
signal group_3_2_cmd_zero_lef_1                        : bit;
signal group_3_2_cmd_zero_lef_0                        : bit;
signal group_3_2_cmd_zero_bot_7                        : bit;
signal group_3_2_cmd_zero_bot_6                        : bit;
signal group_3_2_cmd_zero_bot_5                        : bit;
signal group_3_2_cmd_zero_bot_4                        : bit;
signal group_3_2_cmd_zero_bot_3                        : bit;
signal group_3_2_cmd_zero_bot_2                        : bit;
signal group_3_2_cmd_zero_bot_1                        : bit;
signal group_3_2_cmd_zero_bot_0                        : bit;
signal group_3_2_cmd_top_lef_7                         : bit;
signal group_3_2_cmd_top_lef_6                         : bit;
signal group_3_2_cmd_top_lef_5                         : bit;
signal group_3_2_cmd_top_lef_4                         : bit;
signal group_3_2_cmd_top_lef_3                         : bit;
signal group_3_2_cmd_top_lef_2                         : bit;
signal group_3_2_cmd_top_lef_1                         : bit;
signal group_3_2_cmd_top_lef_0                         : bit;
signal group_3_2_cmd_top_bot_7                         : bit;
signal group_3_2_cmd_top_bot_6                         : bit;
signal group_3_2_cmd_top_bot_5                         : bit;
signal group_3_2_cmd_top_bot_4                         : bit;
signal group_3_2_cmd_top_bot_3                         : bit;
signal group_3_2_cmd_top_bot_2                         : bit;
signal group_3_2_cmd_top_bot_1                         : bit;
signal group_3_2_cmd_top_bot_0                         : bit;
signal group_3_2_cmd_rig_lef_7                         : bit;
signal group_3_2_cmd_rig_lef_6                         : bit;
signal group_3_2_cmd_rig_lef_5                         : bit;
signal group_3_2_cmd_rig_lef_4                         : bit;
signal group_3_2_cmd_rig_lef_3                         : bit;
signal group_3_2_cmd_rig_lef_2                         : bit;
signal group_3_2_cmd_rig_lef_1                         : bit;
signal group_3_2_cmd_rig_lef_0                         : bit;
signal group_3_2_cmd_rig_bot_7                         : bit;
signal group_3_2_cmd_rig_bot_6                         : bit;
signal group_3_2_cmd_rig_bot_5                         : bit;
signal group_3_2_cmd_rig_bot_4                         : bit;
signal group_3_2_cmd_rig_bot_3                         : bit;
signal group_3_2_cmd_rig_bot_2                         : bit;
signal group_3_2_cmd_rig_bot_1                         : bit;
signal group_3_2_cmd_rig_bot_0                         : bit;
signal group_3_2_cmd_pin5_bot_7                        : bit;
signal group_3_2_cmd_pin5_bot_6                        : bit;
signal group_3_2_cmd_pin5_bot_5                        : bit;
signal group_3_2_cmd_pin5_bot_4                        : bit;
signal group_3_2_cmd_pin5_bot_3                        : bit;
signal group_3_2_cmd_pin5_bot_2                        : bit;
signal group_3_2_cmd_pin5_bot_1                        : bit;
signal group_3_2_cmd_pin5_bot_0                        : bit;
signal group_3_2_cmd_pin4_lef_7                        : bit;
signal group_3_2_cmd_pin4_lef_6                        : bit;
signal group_3_2_cmd_pin4_lef_5                        : bit;
signal group_3_2_cmd_pin4_lef_4                        : bit;
signal group_3_2_cmd_pin4_lef_3                        : bit;
signal group_3_2_cmd_pin4_lef_2                        : bit;
signal group_3_2_cmd_pin4_lef_1                        : bit;
signal group_3_2_cmd_pin4_lef_0                        : bit;
signal group_3_2_cmd_lef_bot_7                         : bit;
signal group_3_2_cmd_lef_bot_6                         : bit;
signal group_3_2_cmd_lef_bot_5                         : bit;
signal group_3_2_cmd_lef_bot_4                         : bit;
signal group_3_2_cmd_lef_bot_3                         : bit;
signal group_3_2_cmd_lef_bot_2                         : bit;
signal group_3_2_cmd_lef_bot_1                         : bit;
signal group_3_2_cmd_lef_bot_0                         : bit;
signal group_3_2_cmd_bot_lef_7                         : bit;
signal group_3_2_cmd_bot_lef_6                         : bit;
signal group_3_2_cmd_bot_lef_5                         : bit;
signal group_3_2_cmd_bot_lef_4                         : bit;
signal group_3_2_cmd_bot_lef_3                         : bit;
signal group_3_2_cmd_bot_lef_2                         : bit;
signal group_3_2_cmd_bot_lef_1                         : bit;
signal group_3_2_cmd_bot_lef_0                         : bit;
signal group_3_2_clb_topside_in1_mux_q11               : bit;
signal group_3_2_clb_topside_in1_mux_q10               : bit;
signal group_3_2_clb_topside_in1_mux_q03               : bit;
signal group_3_2_clb_topside_in1_mux_q02               : bit;
signal group_3_2_clb_topside_in1_mux_q01               : bit;
signal group_3_2_clb_topside_in1_mux_q00               : bit;
signal group_3_2_clb_rightside_in2_mux_q11             : bit;
signal group_3_2_clb_rightside_in2_mux_q10             : bit;
signal group_3_2_clb_rightside_in2_mux_q03             : bit;
signal group_3_2_clb_rightside_in2_mux_q02             : bit;
signal group_3_2_clb_rightside_in2_mux_q01             : bit;
signal group_3_2_clb_rightside_in2_mux_q00             : bit;
signal group_3_2_clb_in3_mux_q11                       : bit;
signal group_3_2_clb_in3_mux_q10                       : bit;
signal group_3_2_clb_in3_mux_q03                       : bit;
signal group_3_2_clb_in3_mux_q02                       : bit;
signal group_3_2_clb_in3_mux_q01                       : bit;
signal group_3_2_clb_in3_mux_q00                       : bit;
signal group_3_2_clb_in0_mux_q11                       : bit;
signal group_3_2_clb_in0_mux_q10                       : bit;
signal group_3_2_clb_in0_mux_q03                       : bit;
signal group_3_2_clb_in0_mux_q02                       : bit;
signal group_3_2_clb_in0_mux_q01                       : bit;
signal group_3_2_clb_in0_mux_q00                       : bit;
signal group_3_1_strobe_9                              : bit;
signal group_3_1_strobe_8                              : bit;
signal group_3_1_strobe_7                              : bit;
signal group_3_1_strobe_6                              : bit;
signal group_3_1_strobe_5                              : bit;
signal group_3_1_strobe_4                              : bit;
signal group_3_1_strobe_3                              : bit;
signal group_3_1_strobe_2                              : bit;
signal group_3_1_strobe_1                              : bit;
signal group_3_1_strobe_0                              : bit;
signal group_3_1_sig_zero_vert_7                       : bit;
signal group_3_1_sig_zero_vert_6                       : bit;
signal group_3_1_sig_zero_vert_5                       : bit;
signal group_3_1_sig_zero_vert_4                       : bit;
signal group_3_1_sig_zero_vert_3                       : bit;
signal group_3_1_sig_zero_vert_2                       : bit;
signal group_3_1_sig_zero_vert_1                       : bit;
signal group_3_1_sig_zero_vert_0                       : bit;
signal group_3_1_sig_zero_horiz_7                      : bit;
signal group_3_1_sig_zero_horiz_6                      : bit;
signal group_3_1_sig_zero_horiz_5                      : bit;
signal group_3_1_sig_zero_horiz_4                      : bit;
signal group_3_1_sig_zero_horiz_3                      : bit;
signal group_3_1_sig_zero_horiz_2                      : bit;
signal group_3_1_sig_zero_horiz_1                      : bit;
signal group_3_1_sig_zero_horiz_0                      : bit;
signal group_3_1_sig_error_9                           : bit;
signal group_3_1_sig_error_8                           : bit;
signal group_3_1_sig_error_7                           : bit;
signal group_3_1_sig_error_6                           : bit;
signal group_3_1_sig_error_5                           : bit;
signal group_3_1_sig_error_4                           : bit;
signal group_3_1_sig_error_3                           : bit;
signal group_3_1_sig_error_2                           : bit;
signal group_3_1_sig_error_1                           : bit;
signal group_3_1_sig_error_0                           : bit;
signal group_3_1_q_xor_6_8                             : bit;
signal group_3_1_q_xor_6_7                             : bit;
signal group_3_1_q_xor_6_6                             : bit;
signal group_3_1_q_xor_6_5                             : bit;
signal group_3_1_q_xor_6_4                             : bit;
signal group_3_1_q_xor_6_3                             : bit;
signal group_3_1_q_xor_6_2                             : bit;
signal group_3_1_q_xor_6_1                             : bit;
signal group_3_1_q_xor_6_0                             : bit;
signal group_3_1_q_xor_5_8                             : bit;
signal group_3_1_q_xor_5_7                             : bit;
signal group_3_1_q_xor_5_6                             : bit;
signal group_3_1_q_xor_5_5                             : bit;
signal group_3_1_q_xor_5_4                             : bit;
signal group_3_1_q_xor_5_3                             : bit;
signal group_3_1_q_xor_5_2                             : bit;
signal group_3_1_q_xor_5_1                             : bit;
signal group_3_1_q_xor_5_0                             : bit;
signal group_3_1_q_xor_4_8                             : bit;
signal group_3_1_q_xor_4_7                             : bit;
signal group_3_1_q_xor_4_6                             : bit;
signal group_3_1_q_xor_4_5                             : bit;
signal group_3_1_q_xor_4_4                             : bit;
signal group_3_1_q_xor_4_3                             : bit;
signal group_3_1_q_xor_4_2                             : bit;
signal group_3_1_q_xor_4_1                             : bit;
signal group_3_1_q_xor_4_0                             : bit;
signal group_3_1_q_xor_3_9                             : bit;
signal group_3_1_q_xor_3_8                             : bit;
signal group_3_1_q_xor_3_7                             : bit;
signal group_3_1_q_xor_3_6                             : bit;
signal group_3_1_q_xor_3_5                             : bit;
signal group_3_1_q_xor_3_4                             : bit;
signal group_3_1_q_xor_3_3                             : bit;
signal group_3_1_q_xor_3_2                             : bit;
signal group_3_1_q_xor_3_1                             : bit;
signal group_3_1_q_xor_3_0                             : bit;
signal group_3_1_q_xor_2_9                             : bit;
signal group_3_1_q_xor_2_8                             : bit;
signal group_3_1_q_xor_2_7                             : bit;
signal group_3_1_q_xor_2_6                             : bit;
signal group_3_1_q_xor_2_5                             : bit;
signal group_3_1_q_xor_2_4                             : bit;
signal group_3_1_q_xor_2_3                             : bit;
signal group_3_1_q_xor_2_2                             : bit;
signal group_3_1_q_xor_2_1                             : bit;
signal group_3_1_q_xor_2_0                             : bit;
signal group_3_1_q_xor_1_9                             : bit;
signal group_3_1_q_xor_1_8                             : bit;
signal group_3_1_q_xor_1_7                             : bit;
signal group_3_1_q_xor_1_6                             : bit;
signal group_3_1_q_xor_1_5                             : bit;
signal group_3_1_q_xor_1_4                             : bit;
signal group_3_1_q_xor_1_3                             : bit;
signal group_3_1_q_xor_1_2                             : bit;
signal group_3_1_q_xor_1_1                             : bit;
signal group_3_1_q_xor_1_0                             : bit;
signal group_3_1_q_xor_0_9                             : bit;
signal group_3_1_q_xor_0_8                             : bit;
signal group_3_1_q_xor_0_7                             : bit;
signal group_3_1_q_xor_0_6                             : bit;
signal group_3_1_q_xor_0_5                             : bit;
signal group_3_1_q_xor_0_4                             : bit;
signal group_3_1_q_xor_0_3                             : bit;
signal group_3_1_q_xor_0_2                             : bit;
signal group_3_1_q_xor_0_1                             : bit;
signal group_3_1_q_xor_0_0                             : bit;
signal group_3_1_out_lut_scan                          : bit;
signal group_3_1_out_lut                               : bit;
signal group_3_1_out_clb                               : bit;
signal group_3_1_nq_mem_parity_9                       : bit;
signal group_3_1_nq_mem_parity_8                       : bit;
signal group_3_1_nq_mem_parity_7                       : bit;
signal group_3_1_nq_mem_parity_6                       : bit;
signal group_3_1_nq_mem_parity_5                       : bit;
signal group_3_1_nq_mem_parity_4                       : bit;
signal group_3_1_nq_mem_parity_3                       : bit;
signal group_3_1_nq_mem_parity_2                       : bit;
signal group_3_1_nq_mem_parity_1                       : bit;
signal group_3_1_nq_mem_parity_0                       : bit;
signal group_3_1_nq_mem_9                              : bit;
signal group_3_1_nq_mem_8                              : bit;
signal group_3_1_nq_mem_76                             : bit;
signal group_3_1_nq_mem_75                             : bit;
signal group_3_1_nq_mem_74                             : bit;
signal group_3_1_nq_mem_73                             : bit;
signal group_3_1_nq_mem_72                             : bit;
signal group_3_1_nq_mem_71                             : bit;
signal group_3_1_nq_mem_70                             : bit;
signal group_3_1_nq_mem_7                              : bit;
signal group_3_1_nq_mem_69                             : bit;
signal group_3_1_nq_mem_68                             : bit;
signal group_3_1_nq_mem_67                             : bit;
signal group_3_1_nq_mem_66                             : bit;
signal group_3_1_nq_mem_65                             : bit;
signal group_3_1_nq_mem_64                             : bit;
signal group_3_1_nq_mem_63                             : bit;
signal group_3_1_nq_mem_62                             : bit;
signal group_3_1_nq_mem_61                             : bit;
signal group_3_1_nq_mem_60                             : bit;
signal group_3_1_nq_mem_6                              : bit;
signal group_3_1_nq_mem_59                             : bit;
signal group_3_1_nq_mem_58                             : bit;
signal group_3_1_nq_mem_57                             : bit;
signal group_3_1_nq_mem_56                             : bit;
signal group_3_1_nq_mem_55                             : bit;
signal group_3_1_nq_mem_54                             : bit;
signal group_3_1_nq_mem_53                             : bit;
signal group_3_1_nq_mem_52                             : bit;
signal group_3_1_nq_mem_51                             : bit;
signal group_3_1_nq_mem_50                             : bit;
signal group_3_1_nq_mem_5                              : bit;
signal group_3_1_nq_mem_49                             : bit;
signal group_3_1_nq_mem_48                             : bit;
signal group_3_1_nq_mem_47                             : bit;
signal group_3_1_nq_mem_46                             : bit;
signal group_3_1_nq_mem_45                             : bit;
signal group_3_1_nq_mem_44                             : bit;
signal group_3_1_nq_mem_43                             : bit;
signal group_3_1_nq_mem_42                             : bit;
signal group_3_1_nq_mem_41                             : bit;
signal group_3_1_nq_mem_40                             : bit;
signal group_3_1_nq_mem_4                              : bit;
signal group_3_1_nq_mem_39                             : bit;
signal group_3_1_nq_mem_38                             : bit;
signal group_3_1_nq_mem_37                             : bit;
signal group_3_1_nq_mem_36                             : bit;
signal group_3_1_nq_mem_35                             : bit;
signal group_3_1_nq_mem_34                             : bit;
signal group_3_1_nq_mem_33                             : bit;
signal group_3_1_nq_mem_32                             : bit;
signal group_3_1_nq_mem_31                             : bit;
signal group_3_1_nq_mem_30                             : bit;
signal group_3_1_nq_mem_3                              : bit;
signal group_3_1_nq_mem_29                             : bit;
signal group_3_1_nq_mem_28                             : bit;
signal group_3_1_nq_mem_27                             : bit;
signal group_3_1_nq_mem_26                             : bit;
signal group_3_1_nq_mem_25                             : bit;
signal group_3_1_nq_mem_24                             : bit;
signal group_3_1_nq_mem_23                             : bit;
signal group_3_1_nq_mem_22                             : bit;
signal group_3_1_nq_mem_21                             : bit;
signal group_3_1_nq_mem_20                             : bit;
signal group_3_1_nq_mem_2                              : bit;
signal group_3_1_nq_mem_19                             : bit;
signal group_3_1_nq_mem_18                             : bit;
signal group_3_1_nq_mem_17                             : bit;
signal group_3_1_nq_mem_16                             : bit;
signal group_3_1_nq_mem_15                             : bit;
signal group_3_1_nq_mem_14                             : bit;
signal group_3_1_nq_mem_13                             : bit;
signal group_3_1_nq_mem_12                             : bit;
signal group_3_1_nq_mem_11                             : bit;
signal group_3_1_nq_mem_10                             : bit;
signal group_3_1_nq_mem_1                              : bit;
signal group_3_1_nq_mem_0                              : bit;
signal group_3_1_lut_mux_q21                           : bit;
signal group_3_1_lut_mux_q20                           : bit;
signal group_3_1_lut_mux_q13                           : bit;
signal group_3_1_lut_mux_q12                           : bit;
signal group_3_1_lut_mux_q11                           : bit;
signal group_3_1_lut_mux_q10                           : bit;
signal group_3_1_lut_mux_q07                           : bit;
signal group_3_1_lut_mux_q06                           : bit;
signal group_3_1_lut_mux_q05                           : bit;
signal group_3_1_lut_mux_q04                           : bit;
signal group_3_1_lut_mux_q03                           : bit;
signal group_3_1_lut_mux_q02                           : bit;
signal group_3_1_lut_mux_q01                           : bit;
signal group_3_1_lut_mux_q00                           : bit;
signal group_3_1_in_3                                  : bit;
signal group_3_1_in_0                                  : bit;
signal group_3_1_error_4567                            : bit;
signal group_3_1_error_01234567                        : bit;
signal group_3_1_error_0123                            : bit;
signal group_3_1_decoder_vertical_track_7_na3_x1_sig   : bit;
signal group_3_1_decoder_vertical_track_7_na3_x1_2_sig : bit;
signal group_3_1_decoder_vertical_track_6_na3_x1_sig   : bit;
signal group_3_1_decoder_vertical_track_6_na3_x1_2_sig : bit;
signal group_3_1_decoder_vertical_track_5_na3_x1_sig   : bit;
signal group_3_1_decoder_vertical_track_5_na3_x1_2_sig : bit;
signal group_3_1_decoder_vertical_track_4_na3_x1_sig   : bit;
signal group_3_1_decoder_vertical_track_4_na3_x1_2_sig : bit;
signal group_3_1_decoder_vertical_track_3_na3_x1_sig   : bit;
signal group_3_1_decoder_vertical_track_3_na3_x1_2_sig : bit;
signal group_3_1_decoder_vertical_track_2_na3_x1_sig   : bit;
signal group_3_1_decoder_vertical_track_2_na3_x1_2_sig : bit;
signal group_3_1_decoder_vertical_track_1_na3_x1_sig   : bit;
signal group_3_1_decoder_vertical_track_1_na3_x1_2_sig : bit;
signal group_3_1_decoder_vertical_track_0_na3_x1_sig   : bit;
signal group_3_1_decoder_vertical_track_0_na3_x1_2_sig : bit;
signal group_3_1_cmd_zero_lef_7                        : bit;
signal group_3_1_cmd_zero_lef_6                        : bit;
signal group_3_1_cmd_zero_lef_5                        : bit;
signal group_3_1_cmd_zero_lef_4                        : bit;
signal group_3_1_cmd_zero_lef_3                        : bit;
signal group_3_1_cmd_zero_lef_2                        : bit;
signal group_3_1_cmd_zero_lef_1                        : bit;
signal group_3_1_cmd_zero_lef_0                        : bit;
signal group_3_1_cmd_zero_bot_7                        : bit;
signal group_3_1_cmd_zero_bot_6                        : bit;
signal group_3_1_cmd_zero_bot_5                        : bit;
signal group_3_1_cmd_zero_bot_4                        : bit;
signal group_3_1_cmd_zero_bot_3                        : bit;
signal group_3_1_cmd_zero_bot_2                        : bit;
signal group_3_1_cmd_zero_bot_1                        : bit;
signal group_3_1_cmd_zero_bot_0                        : bit;
signal group_3_1_cmd_top_lef_7                         : bit;
signal group_3_1_cmd_top_lef_6                         : bit;
signal group_3_1_cmd_top_lef_5                         : bit;
signal group_3_1_cmd_top_lef_4                         : bit;
signal group_3_1_cmd_top_lef_3                         : bit;
signal group_3_1_cmd_top_lef_2                         : bit;
signal group_3_1_cmd_top_lef_1                         : bit;
signal group_3_1_cmd_top_lef_0                         : bit;
signal group_3_1_cmd_top_bot_7                         : bit;
signal group_3_1_cmd_top_bot_6                         : bit;
signal group_3_1_cmd_top_bot_5                         : bit;
signal group_3_1_cmd_top_bot_4                         : bit;
signal group_3_1_cmd_top_bot_3                         : bit;
signal group_3_1_cmd_top_bot_2                         : bit;
signal group_3_1_cmd_top_bot_1                         : bit;
signal group_3_1_cmd_top_bot_0                         : bit;
signal group_3_1_cmd_rig_lef_7                         : bit;
signal group_3_1_cmd_rig_lef_6                         : bit;
signal group_3_1_cmd_rig_lef_5                         : bit;
signal group_3_1_cmd_rig_lef_4                         : bit;
signal group_3_1_cmd_rig_lef_3                         : bit;
signal group_3_1_cmd_rig_lef_2                         : bit;
signal group_3_1_cmd_rig_lef_1                         : bit;
signal group_3_1_cmd_rig_lef_0                         : bit;
signal group_3_1_cmd_rig_bot_7                         : bit;
signal group_3_1_cmd_rig_bot_6                         : bit;
signal group_3_1_cmd_rig_bot_5                         : bit;
signal group_3_1_cmd_rig_bot_4                         : bit;
signal group_3_1_cmd_rig_bot_3                         : bit;
signal group_3_1_cmd_rig_bot_2                         : bit;
signal group_3_1_cmd_rig_bot_1                         : bit;
signal group_3_1_cmd_rig_bot_0                         : bit;
signal group_3_1_cmd_pin5_bot_7                        : bit;
signal group_3_1_cmd_pin5_bot_6                        : bit;
signal group_3_1_cmd_pin5_bot_5                        : bit;
signal group_3_1_cmd_pin5_bot_4                        : bit;
signal group_3_1_cmd_pin5_bot_3                        : bit;
signal group_3_1_cmd_pin5_bot_2                        : bit;
signal group_3_1_cmd_pin5_bot_1                        : bit;
signal group_3_1_cmd_pin5_bot_0                        : bit;
signal group_3_1_cmd_pin4_lef_7                        : bit;
signal group_3_1_cmd_pin4_lef_6                        : bit;
signal group_3_1_cmd_pin4_lef_5                        : bit;
signal group_3_1_cmd_pin4_lef_4                        : bit;
signal group_3_1_cmd_pin4_lef_3                        : bit;
signal group_3_1_cmd_pin4_lef_2                        : bit;
signal group_3_1_cmd_pin4_lef_1                        : bit;
signal group_3_1_cmd_pin4_lef_0                        : bit;
signal group_3_1_cmd_lef_bot_7                         : bit;
signal group_3_1_cmd_lef_bot_6                         : bit;
signal group_3_1_cmd_lef_bot_5                         : bit;
signal group_3_1_cmd_lef_bot_4                         : bit;
signal group_3_1_cmd_lef_bot_3                         : bit;
signal group_3_1_cmd_lef_bot_2                         : bit;
signal group_3_1_cmd_lef_bot_1                         : bit;
signal group_3_1_cmd_lef_bot_0                         : bit;
signal group_3_1_cmd_bot_lef_7                         : bit;
signal group_3_1_cmd_bot_lef_6                         : bit;
signal group_3_1_cmd_bot_lef_5                         : bit;
signal group_3_1_cmd_bot_lef_4                         : bit;
signal group_3_1_cmd_bot_lef_3                         : bit;
signal group_3_1_cmd_bot_lef_2                         : bit;
signal group_3_1_cmd_bot_lef_1                         : bit;
signal group_3_1_cmd_bot_lef_0                         : bit;
signal group_3_1_clb_topside_in1_mux_q11               : bit;
signal group_3_1_clb_topside_in1_mux_q10               : bit;
signal group_3_1_clb_topside_in1_mux_q03               : bit;
signal group_3_1_clb_topside_in1_mux_q02               : bit;
signal group_3_1_clb_topside_in1_mux_q01               : bit;
signal group_3_1_clb_topside_in1_mux_q00               : bit;
signal group_3_1_clb_rightside_in2_mux_q11             : bit;
signal group_3_1_clb_rightside_in2_mux_q10             : bit;
signal group_3_1_clb_rightside_in2_mux_q03             : bit;
signal group_3_1_clb_rightside_in2_mux_q02             : bit;
signal group_3_1_clb_rightside_in2_mux_q01             : bit;
signal group_3_1_clb_rightside_in2_mux_q00             : bit;
signal group_3_1_clb_in3_mux_q11                       : bit;
signal group_3_1_clb_in3_mux_q10                       : bit;
signal group_3_1_clb_in3_mux_q03                       : bit;
signal group_3_1_clb_in3_mux_q02                       : bit;
signal group_3_1_clb_in3_mux_q01                       : bit;
signal group_3_1_clb_in3_mux_q00                       : bit;
signal group_3_1_clb_in0_mux_q11                       : bit;
signal group_3_1_clb_in0_mux_q10                       : bit;
signal group_3_1_clb_in0_mux_q03                       : bit;
signal group_3_1_clb_in0_mux_q02                       : bit;
signal group_3_1_clb_in0_mux_q01                       : bit;
signal group_3_1_clb_in0_mux_q00                       : bit;
signal group_3_0_strobe_3                              : bit;
signal group_3_0_strobe_2                              : bit;
signal group_3_0_strobe_1                              : bit;
signal group_3_0_strobe_0                              : bit;
signal group_3_0_sig_zero_horiz_7                      : bit;
signal group_3_0_sig_zero_horiz_6                      : bit;
signal group_3_0_sig_zero_horiz_5                      : bit;
signal group_3_0_sig_zero_horiz_4                      : bit;
signal group_3_0_sig_zero_horiz_3                      : bit;
signal group_3_0_sig_zero_horiz_2                      : bit;
signal group_3_0_sig_zero_horiz_1                      : bit;
signal group_3_0_sig_zero_horiz_0                      : bit;
signal group_3_0_sig_error_3                           : bit;
signal group_3_0_sig_error_2                           : bit;
signal group_3_0_sig_error_1                           : bit;
signal group_3_0_sig_error_0                           : bit;
signal group_3_0_q_xor_6_2                             : bit;
signal group_3_0_q_xor_6_1                             : bit;
signal group_3_0_q_xor_6_0                             : bit;
signal group_3_0_q_xor_5_2                             : bit;
signal group_3_0_q_xor_5_1                             : bit;
signal group_3_0_q_xor_5_0                             : bit;
signal group_3_0_q_xor_4_3                             : bit;
signal group_3_0_q_xor_4_2                             : bit;
signal group_3_0_q_xor_4_1                             : bit;
signal group_3_0_q_xor_4_0                             : bit;
signal group_3_0_q_xor_3_3                             : bit;
signal group_3_0_q_xor_3_2                             : bit;
signal group_3_0_q_xor_3_1                             : bit;
signal group_3_0_q_xor_3_0                             : bit;
signal group_3_0_q_xor_2_3                             : bit;
signal group_3_0_q_xor_2_2                             : bit;
signal group_3_0_q_xor_2_1                             : bit;
signal group_3_0_q_xor_2_0                             : bit;
signal group_3_0_q_xor_1_3                             : bit;
signal group_3_0_q_xor_1_2                             : bit;
signal group_3_0_q_xor_1_1                             : bit;
signal group_3_0_q_xor_1_0                             : bit;
signal group_3_0_q_xor_0_3                             : bit;
signal group_3_0_q_xor_0_2                             : bit;
signal group_3_0_q_xor_0_1                             : bit;
signal group_3_0_q_xor_0_0                             : bit;
signal group_3_0_out_pad_mux_q11                       : bit;
signal group_3_0_out_pad_mux_q10                       : bit;
signal group_3_0_out_pad_mux_q03                       : bit;
signal group_3_0_out_pad_mux_q02                       : bit;
signal group_3_0_out_pad_mux_q01                       : bit;
signal group_3_0_out_pad_mux_q00                       : bit;
signal group_3_0_nq_mem_parity_3                       : bit;
signal group_3_0_nq_mem_parity_2                       : bit;
signal group_3_0_nq_mem_parity_1                       : bit;
signal group_3_0_nq_mem_parity_0                       : bit;
signal group_3_0_nq_mem_9                              : bit;
signal group_3_0_nq_mem_8                              : bit;
signal group_3_0_nq_mem_7                              : bit;
signal group_3_0_nq_mem_6                              : bit;
signal group_3_0_nq_mem_5                              : bit;
signal group_3_0_nq_mem_4                              : bit;
signal group_3_0_nq_mem_3                              : bit;
signal group_3_0_nq_mem_29                             : bit;
signal group_3_0_nq_mem_28                             : bit;
signal group_3_0_nq_mem_27                             : bit;
signal group_3_0_nq_mem_26                             : bit;
signal group_3_0_nq_mem_25                             : bit;
signal group_3_0_nq_mem_24                             : bit;
signal group_3_0_nq_mem_23                             : bit;
signal group_3_0_nq_mem_22                             : bit;
signal group_3_0_nq_mem_21                             : bit;
signal group_3_0_nq_mem_20                             : bit;
signal group_3_0_nq_mem_2                              : bit;
signal group_3_0_nq_mem_19                             : bit;
signal group_3_0_nq_mem_18                             : bit;
signal group_3_0_nq_mem_17                             : bit;
signal group_3_0_nq_mem_16                             : bit;
signal group_3_0_nq_mem_15                             : bit;
signal group_3_0_nq_mem_14                             : bit;
signal group_3_0_nq_mem_13                             : bit;
signal group_3_0_nq_mem_12                             : bit;
signal group_3_0_nq_mem_11                             : bit;
signal group_3_0_nq_mem_10                             : bit;
signal group_3_0_nq_mem_1                              : bit;
signal group_3_0_nq_mem_0                              : bit;
signal group_3_0_error_0123                            : bit;
signal group_3_0_decoder_horizon_track_7_na3_x1_sig    : bit;
signal group_3_0_decoder_horizon_track_7_na3_x1_3_sig  : bit;
signal group_3_0_decoder_horizon_track_7_na3_x1_2_sig  : bit;
signal group_3_0_decoder_horizon_track_6_na3_x1_sig    : bit;
signal group_3_0_decoder_horizon_track_6_na3_x1_3_sig  : bit;
signal group_3_0_decoder_horizon_track_6_na3_x1_2_sig  : bit;
signal group_3_0_decoder_horizon_track_5_na3_x1_sig    : bit;
signal group_3_0_decoder_horizon_track_5_na3_x1_3_sig  : bit;
signal group_3_0_decoder_horizon_track_5_na3_x1_2_sig  : bit;
signal group_3_0_decoder_horizon_track_4_na3_x1_sig    : bit;
signal group_3_0_decoder_horizon_track_4_na3_x1_3_sig  : bit;
signal group_3_0_decoder_horizon_track_4_na3_x1_2_sig  : bit;
signal group_3_0_decoder_horizon_track_3_na3_x1_sig    : bit;
signal group_3_0_decoder_horizon_track_3_na3_x1_3_sig  : bit;
signal group_3_0_decoder_horizon_track_3_na3_x1_2_sig  : bit;
signal group_3_0_decoder_horizon_track_2_na3_x1_sig    : bit;
signal group_3_0_decoder_horizon_track_2_na3_x1_3_sig  : bit;
signal group_3_0_decoder_horizon_track_2_na3_x1_2_sig  : bit;
signal group_3_0_decoder_horizon_track_1_na3_x1_sig    : bit;
signal group_3_0_decoder_horizon_track_1_na3_x1_3_sig  : bit;
signal group_3_0_decoder_horizon_track_1_na3_x1_2_sig  : bit;
signal group_3_0_decoder_horizon_track_0_na3_x1_sig    : bit;
signal group_3_0_decoder_horizon_track_0_na3_x1_3_sig  : bit;
signal group_3_0_decoder_horizon_track_0_na3_x1_2_sig  : bit;
signal group_3_0_cmd_zero_lef_7                        : bit;
signal group_3_0_cmd_zero_lef_6                        : bit;
signal group_3_0_cmd_zero_lef_5                        : bit;
signal group_3_0_cmd_zero_lef_4                        : bit;
signal group_3_0_cmd_zero_lef_3                        : bit;
signal group_3_0_cmd_zero_lef_2                        : bit;
signal group_3_0_cmd_zero_lef_1                        : bit;
signal group_3_0_cmd_zero_lef_0                        : bit;
signal group_3_0_cmd_top_lef_7                         : bit;
signal group_3_0_cmd_top_lef_6                         : bit;
signal group_3_0_cmd_top_lef_5                         : bit;
signal group_3_0_cmd_top_lef_4                         : bit;
signal group_3_0_cmd_top_lef_3                         : bit;
signal group_3_0_cmd_top_lef_2                         : bit;
signal group_3_0_cmd_top_lef_1                         : bit;
signal group_3_0_cmd_top_lef_0                         : bit;
signal group_3_0_cmd_rig_lef_7                         : bit;
signal group_3_0_cmd_rig_lef_6                         : bit;
signal group_3_0_cmd_rig_lef_5                         : bit;
signal group_3_0_cmd_rig_lef_4                         : bit;
signal group_3_0_cmd_rig_lef_3                         : bit;
signal group_3_0_cmd_rig_lef_2                         : bit;
signal group_3_0_cmd_rig_lef_1                         : bit;
signal group_3_0_cmd_rig_lef_0                         : bit;
signal group_3_0_cmd_inpad_lef_7                       : bit;
signal group_3_0_cmd_inpad_lef_6                       : bit;
signal group_3_0_cmd_inpad_lef_5                       : bit;
signal group_3_0_cmd_inpad_lef_4                       : bit;
signal group_3_0_cmd_inpad_lef_3                       : bit;
signal group_3_0_cmd_inpad_lef_2                       : bit;
signal group_3_0_cmd_inpad_lef_1                       : bit;
signal group_3_0_cmd_inpad_lef_0                       : bit;
signal group_3_0_clb_topside_in2_mux_q11               : bit;
signal group_3_0_clb_topside_in2_mux_q10               : bit;
signal group_3_0_clb_topside_in2_mux_q03               : bit;
signal group_3_0_clb_topside_in2_mux_q02               : bit;
signal group_3_0_clb_topside_in2_mux_q01               : bit;
signal group_3_0_clb_topside_in2_mux_q00               : bit;
signal group_2_4_strobe_9                              : bit;
signal group_2_4_strobe_8                              : bit;
signal group_2_4_strobe_7                              : bit;
signal group_2_4_strobe_6                              : bit;
signal group_2_4_strobe_5                              : bit;
signal group_2_4_strobe_4                              : bit;
signal group_2_4_strobe_3                              : bit;
signal group_2_4_strobe_2                              : bit;
signal group_2_4_strobe_1                              : bit;
signal group_2_4_strobe_0                              : bit;
signal group_2_4_sig_zero_vert_7                       : bit;
signal group_2_4_sig_zero_vert_6                       : bit;
signal group_2_4_sig_zero_vert_5                       : bit;
signal group_2_4_sig_zero_vert_4                       : bit;
signal group_2_4_sig_zero_vert_3                       : bit;
signal group_2_4_sig_zero_vert_2                       : bit;
signal group_2_4_sig_zero_vert_1                       : bit;
signal group_2_4_sig_zero_vert_0                       : bit;
signal group_2_4_sig_zero_horiz_7                      : bit;
signal group_2_4_sig_zero_horiz_6                      : bit;
signal group_2_4_sig_zero_horiz_5                      : bit;
signal group_2_4_sig_zero_horiz_4                      : bit;
signal group_2_4_sig_zero_horiz_3                      : bit;
signal group_2_4_sig_zero_horiz_2                      : bit;
signal group_2_4_sig_zero_horiz_1                      : bit;
signal group_2_4_sig_zero_horiz_0                      : bit;
signal group_2_4_sig_error_9                           : bit;
signal group_2_4_sig_error_8                           : bit;
signal group_2_4_sig_error_7                           : bit;
signal group_2_4_sig_error_6                           : bit;
signal group_2_4_sig_error_5                           : bit;
signal group_2_4_sig_error_4                           : bit;
signal group_2_4_sig_error_3                           : bit;
signal group_2_4_sig_error_2                           : bit;
signal group_2_4_sig_error_1                           : bit;
signal group_2_4_sig_error_0                           : bit;
signal group_2_4_q_xor_6_8                             : bit;
signal group_2_4_q_xor_6_7                             : bit;
signal group_2_4_q_xor_6_6                             : bit;
signal group_2_4_q_xor_6_5                             : bit;
signal group_2_4_q_xor_6_4                             : bit;
signal group_2_4_q_xor_6_3                             : bit;
signal group_2_4_q_xor_6_2                             : bit;
signal group_2_4_q_xor_6_1                             : bit;
signal group_2_4_q_xor_6_0                             : bit;
signal group_2_4_q_xor_5_8                             : bit;
signal group_2_4_q_xor_5_7                             : bit;
signal group_2_4_q_xor_5_6                             : bit;
signal group_2_4_q_xor_5_5                             : bit;
signal group_2_4_q_xor_5_4                             : bit;
signal group_2_4_q_xor_5_3                             : bit;
signal group_2_4_q_xor_5_2                             : bit;
signal group_2_4_q_xor_5_1                             : bit;
signal group_2_4_q_xor_5_0                             : bit;
signal group_2_4_q_xor_4_8                             : bit;
signal group_2_4_q_xor_4_7                             : bit;
signal group_2_4_q_xor_4_6                             : bit;
signal group_2_4_q_xor_4_5                             : bit;
signal group_2_4_q_xor_4_4                             : bit;
signal group_2_4_q_xor_4_3                             : bit;
signal group_2_4_q_xor_4_2                             : bit;
signal group_2_4_q_xor_4_1                             : bit;
signal group_2_4_q_xor_4_0                             : bit;
signal group_2_4_q_xor_3_9                             : bit;
signal group_2_4_q_xor_3_8                             : bit;
signal group_2_4_q_xor_3_7                             : bit;
signal group_2_4_q_xor_3_6                             : bit;
signal group_2_4_q_xor_3_5                             : bit;
signal group_2_4_q_xor_3_4                             : bit;
signal group_2_4_q_xor_3_3                             : bit;
signal group_2_4_q_xor_3_2                             : bit;
signal group_2_4_q_xor_3_1                             : bit;
signal group_2_4_q_xor_3_0                             : bit;
signal group_2_4_q_xor_2_9                             : bit;
signal group_2_4_q_xor_2_8                             : bit;
signal group_2_4_q_xor_2_7                             : bit;
signal group_2_4_q_xor_2_6                             : bit;
signal group_2_4_q_xor_2_5                             : bit;
signal group_2_4_q_xor_2_4                             : bit;
signal group_2_4_q_xor_2_3                             : bit;
signal group_2_4_q_xor_2_2                             : bit;
signal group_2_4_q_xor_2_1                             : bit;
signal group_2_4_q_xor_2_0                             : bit;
signal group_2_4_q_xor_1_9                             : bit;
signal group_2_4_q_xor_1_8                             : bit;
signal group_2_4_q_xor_1_7                             : bit;
signal group_2_4_q_xor_1_6                             : bit;
signal group_2_4_q_xor_1_5                             : bit;
signal group_2_4_q_xor_1_4                             : bit;
signal group_2_4_q_xor_1_3                             : bit;
signal group_2_4_q_xor_1_2                             : bit;
signal group_2_4_q_xor_1_1                             : bit;
signal group_2_4_q_xor_1_0                             : bit;
signal group_2_4_q_xor_0_9                             : bit;
signal group_2_4_q_xor_0_8                             : bit;
signal group_2_4_q_xor_0_7                             : bit;
signal group_2_4_q_xor_0_6                             : bit;
signal group_2_4_q_xor_0_5                             : bit;
signal group_2_4_q_xor_0_4                             : bit;
signal group_2_4_q_xor_0_3                             : bit;
signal group_2_4_q_xor_0_2                             : bit;
signal group_2_4_q_xor_0_1                             : bit;
signal group_2_4_q_xor_0_0                             : bit;
signal group_2_4_out_pad_mux_q11                       : bit;
signal group_2_4_out_pad_mux_q10                       : bit;
signal group_2_4_out_pad_mux_q03                       : bit;
signal group_2_4_out_pad_mux_q02                       : bit;
signal group_2_4_out_pad_mux_q01                       : bit;
signal group_2_4_out_pad_mux_q00                       : bit;
signal group_2_4_out_lut_scan                          : bit;
signal group_2_4_out_lut                               : bit;
signal group_2_4_out_clb                               : bit;
signal group_2_4_nq_mem_parity_9                       : bit;
signal group_2_4_nq_mem_parity_8                       : bit;
signal group_2_4_nq_mem_parity_7                       : bit;
signal group_2_4_nq_mem_parity_6                       : bit;
signal group_2_4_nq_mem_parity_5                       : bit;
signal group_2_4_nq_mem_parity_4                       : bit;
signal group_2_4_nq_mem_parity_3                       : bit;
signal group_2_4_nq_mem_parity_2                       : bit;
signal group_2_4_nq_mem_parity_1                       : bit;
signal group_2_4_nq_mem_parity_0                       : bit;
signal group_2_4_nq_mem_9                              : bit;
signal group_2_4_nq_mem_8                              : bit;
signal group_2_4_nq_mem_76                             : bit;
signal group_2_4_nq_mem_75                             : bit;
signal group_2_4_nq_mem_74                             : bit;
signal group_2_4_nq_mem_73                             : bit;
signal group_2_4_nq_mem_72                             : bit;
signal group_2_4_nq_mem_71                             : bit;
signal group_2_4_nq_mem_70                             : bit;
signal group_2_4_nq_mem_7                              : bit;
signal group_2_4_nq_mem_69                             : bit;
signal group_2_4_nq_mem_68                             : bit;
signal group_2_4_nq_mem_67                             : bit;
signal group_2_4_nq_mem_66                             : bit;
signal group_2_4_nq_mem_65                             : bit;
signal group_2_4_nq_mem_64                             : bit;
signal group_2_4_nq_mem_63                             : bit;
signal group_2_4_nq_mem_62                             : bit;
signal group_2_4_nq_mem_61                             : bit;
signal group_2_4_nq_mem_60                             : bit;
signal group_2_4_nq_mem_6                              : bit;
signal group_2_4_nq_mem_59                             : bit;
signal group_2_4_nq_mem_58                             : bit;
signal group_2_4_nq_mem_57                             : bit;
signal group_2_4_nq_mem_56                             : bit;
signal group_2_4_nq_mem_55                             : bit;
signal group_2_4_nq_mem_54                             : bit;
signal group_2_4_nq_mem_53                             : bit;
signal group_2_4_nq_mem_52                             : bit;
signal group_2_4_nq_mem_51                             : bit;
signal group_2_4_nq_mem_50                             : bit;
signal group_2_4_nq_mem_5                              : bit;
signal group_2_4_nq_mem_49                             : bit;
signal group_2_4_nq_mem_48                             : bit;
signal group_2_4_nq_mem_47                             : bit;
signal group_2_4_nq_mem_46                             : bit;
signal group_2_4_nq_mem_45                             : bit;
signal group_2_4_nq_mem_44                             : bit;
signal group_2_4_nq_mem_43                             : bit;
signal group_2_4_nq_mem_42                             : bit;
signal group_2_4_nq_mem_41                             : bit;
signal group_2_4_nq_mem_40                             : bit;
signal group_2_4_nq_mem_4                              : bit;
signal group_2_4_nq_mem_39                             : bit;
signal group_2_4_nq_mem_38                             : bit;
signal group_2_4_nq_mem_37                             : bit;
signal group_2_4_nq_mem_36                             : bit;
signal group_2_4_nq_mem_35                             : bit;
signal group_2_4_nq_mem_34                             : bit;
signal group_2_4_nq_mem_33                             : bit;
signal group_2_4_nq_mem_32                             : bit;
signal group_2_4_nq_mem_31                             : bit;
signal group_2_4_nq_mem_30                             : bit;
signal group_2_4_nq_mem_3                              : bit;
signal group_2_4_nq_mem_29                             : bit;
signal group_2_4_nq_mem_28                             : bit;
signal group_2_4_nq_mem_27                             : bit;
signal group_2_4_nq_mem_26                             : bit;
signal group_2_4_nq_mem_25                             : bit;
signal group_2_4_nq_mem_24                             : bit;
signal group_2_4_nq_mem_23                             : bit;
signal group_2_4_nq_mem_22                             : bit;
signal group_2_4_nq_mem_21                             : bit;
signal group_2_4_nq_mem_20                             : bit;
signal group_2_4_nq_mem_2                              : bit;
signal group_2_4_nq_mem_19                             : bit;
signal group_2_4_nq_mem_18                             : bit;
signal group_2_4_nq_mem_17                             : bit;
signal group_2_4_nq_mem_16                             : bit;
signal group_2_4_nq_mem_15                             : bit;
signal group_2_4_nq_mem_14                             : bit;
signal group_2_4_nq_mem_13                             : bit;
signal group_2_4_nq_mem_12                             : bit;
signal group_2_4_nq_mem_11                             : bit;
signal group_2_4_nq_mem_10                             : bit;
signal group_2_4_nq_mem_1                              : bit;
signal group_2_4_nq_mem_0                              : bit;
signal group_2_4_lut_mux_q21                           : bit;
signal group_2_4_lut_mux_q20                           : bit;
signal group_2_4_lut_mux_q13                           : bit;
signal group_2_4_lut_mux_q12                           : bit;
signal group_2_4_lut_mux_q11                           : bit;
signal group_2_4_lut_mux_q10                           : bit;
signal group_2_4_lut_mux_q07                           : bit;
signal group_2_4_lut_mux_q06                           : bit;
signal group_2_4_lut_mux_q05                           : bit;
signal group_2_4_lut_mux_q04                           : bit;
signal group_2_4_lut_mux_q03                           : bit;
signal group_2_4_lut_mux_q02                           : bit;
signal group_2_4_lut_mux_q01                           : bit;
signal group_2_4_lut_mux_q00                           : bit;
signal group_2_4_in_3                                  : bit;
signal group_2_4_in_0                                  : bit;
signal group_2_4_error_4567                            : bit;
signal group_2_4_error_01234567                        : bit;
signal group_2_4_error_0123                            : bit;
signal group_2_4_decoder_vertical_track_7_na3_x1_sig   : bit;
signal group_2_4_decoder_vertical_track_7_na3_x1_2_sig : bit;
signal group_2_4_decoder_vertical_track_6_na3_x1_sig   : bit;
signal group_2_4_decoder_vertical_track_6_na3_x1_2_sig : bit;
signal group_2_4_decoder_vertical_track_5_na3_x1_sig   : bit;
signal group_2_4_decoder_vertical_track_5_na3_x1_2_sig : bit;
signal group_2_4_decoder_vertical_track_4_na3_x1_sig   : bit;
signal group_2_4_decoder_vertical_track_4_na3_x1_2_sig : bit;
signal group_2_4_decoder_vertical_track_3_na3_x1_sig   : bit;
signal group_2_4_decoder_vertical_track_3_na3_x1_2_sig : bit;
signal group_2_4_decoder_vertical_track_2_na3_x1_sig   : bit;
signal group_2_4_decoder_vertical_track_2_na3_x1_2_sig : bit;
signal group_2_4_decoder_vertical_track_1_na3_x1_sig   : bit;
signal group_2_4_decoder_vertical_track_1_na3_x1_2_sig : bit;
signal group_2_4_decoder_vertical_track_0_na3_x1_sig   : bit;
signal group_2_4_decoder_vertical_track_0_na3_x1_2_sig : bit;
signal group_2_4_decoder_horizon_track_7_na3_x1_sig    : bit;
signal group_2_4_decoder_horizon_track_7_na3_x1_2_sig  : bit;
signal group_2_4_decoder_horizon_track_6_na3_x1_sig    : bit;
signal group_2_4_decoder_horizon_track_6_na3_x1_2_sig  : bit;
signal group_2_4_decoder_horizon_track_5_na3_x1_sig    : bit;
signal group_2_4_decoder_horizon_track_5_na3_x1_2_sig  : bit;
signal group_2_4_decoder_horizon_track_4_na3_x1_sig    : bit;
signal group_2_4_decoder_horizon_track_4_na3_x1_2_sig  : bit;
signal group_2_4_decoder_horizon_track_3_na3_x1_sig    : bit;
signal group_2_4_decoder_horizon_track_3_na3_x1_2_sig  : bit;
signal group_2_4_decoder_horizon_track_2_na3_x1_sig    : bit;
signal group_2_4_decoder_horizon_track_2_na3_x1_2_sig  : bit;
signal group_2_4_decoder_horizon_track_1_na3_x1_sig    : bit;
signal group_2_4_decoder_horizon_track_1_na3_x1_2_sig  : bit;
signal group_2_4_decoder_horizon_track_0_na3_x1_sig    : bit;
signal group_2_4_decoder_horizon_track_0_na3_x1_2_sig  : bit;
signal group_2_4_cmd_zero_lef_7                        : bit;
signal group_2_4_cmd_zero_lef_6                        : bit;
signal group_2_4_cmd_zero_lef_5                        : bit;
signal group_2_4_cmd_zero_lef_4                        : bit;
signal group_2_4_cmd_zero_lef_3                        : bit;
signal group_2_4_cmd_zero_lef_2                        : bit;
signal group_2_4_cmd_zero_lef_1                        : bit;
signal group_2_4_cmd_zero_lef_0                        : bit;
signal group_2_4_cmd_zero_bot_7                        : bit;
signal group_2_4_cmd_zero_bot_6                        : bit;
signal group_2_4_cmd_zero_bot_5                        : bit;
signal group_2_4_cmd_zero_bot_4                        : bit;
signal group_2_4_cmd_zero_bot_3                        : bit;
signal group_2_4_cmd_zero_bot_2                        : bit;
signal group_2_4_cmd_zero_bot_1                        : bit;
signal group_2_4_cmd_zero_bot_0                        : bit;
signal group_2_4_cmd_rig_lef_7                         : bit;
signal group_2_4_cmd_rig_lef_6                         : bit;
signal group_2_4_cmd_rig_lef_5                         : bit;
signal group_2_4_cmd_rig_lef_4                         : bit;
signal group_2_4_cmd_rig_lef_3                         : bit;
signal group_2_4_cmd_rig_lef_2                         : bit;
signal group_2_4_cmd_rig_lef_1                         : bit;
signal group_2_4_cmd_rig_lef_0                         : bit;
signal group_2_4_cmd_rig_bot_7                         : bit;
signal group_2_4_cmd_rig_bot_6                         : bit;
signal group_2_4_cmd_rig_bot_5                         : bit;
signal group_2_4_cmd_rig_bot_4                         : bit;
signal group_2_4_cmd_rig_bot_3                         : bit;
signal group_2_4_cmd_rig_bot_2                         : bit;
signal group_2_4_cmd_rig_bot_1                         : bit;
signal group_2_4_cmd_rig_bot_0                         : bit;
signal group_2_4_cmd_pin5_bot_7                        : bit;
signal group_2_4_cmd_pin5_bot_6                        : bit;
signal group_2_4_cmd_pin5_bot_5                        : bit;
signal group_2_4_cmd_pin5_bot_4                        : bit;
signal group_2_4_cmd_pin5_bot_3                        : bit;
signal group_2_4_cmd_pin5_bot_2                        : bit;
signal group_2_4_cmd_pin5_bot_1                        : bit;
signal group_2_4_cmd_pin5_bot_0                        : bit;
signal group_2_4_cmd_pin4_lef_7                        : bit;
signal group_2_4_cmd_pin4_lef_6                        : bit;
signal group_2_4_cmd_pin4_lef_5                        : bit;
signal group_2_4_cmd_pin4_lef_4                        : bit;
signal group_2_4_cmd_pin4_lef_3                        : bit;
signal group_2_4_cmd_pin4_lef_2                        : bit;
signal group_2_4_cmd_pin4_lef_1                        : bit;
signal group_2_4_cmd_pin4_lef_0                        : bit;
signal group_2_4_cmd_lef_bot_7                         : bit;
signal group_2_4_cmd_lef_bot_6                         : bit;
signal group_2_4_cmd_lef_bot_5                         : bit;
signal group_2_4_cmd_lef_bot_4                         : bit;
signal group_2_4_cmd_lef_bot_3                         : bit;
signal group_2_4_cmd_lef_bot_2                         : bit;
signal group_2_4_cmd_lef_bot_1                         : bit;
signal group_2_4_cmd_lef_bot_0                         : bit;
signal group_2_4_cmd_in_pad_7                          : bit;
signal group_2_4_cmd_in_pad_6                          : bit;
signal group_2_4_cmd_in_pad_5                          : bit;
signal group_2_4_cmd_in_pad_4                          : bit;
signal group_2_4_cmd_in_pad_3                          : bit;
signal group_2_4_cmd_in_pad_2                          : bit;
signal group_2_4_cmd_in_pad_1                          : bit;
signal group_2_4_cmd_in_pad_0                          : bit;
signal group_2_4_cmd_bot_lef_7                         : bit;
signal group_2_4_cmd_bot_lef_6                         : bit;
signal group_2_4_cmd_bot_lef_5                         : bit;
signal group_2_4_cmd_bot_lef_4                         : bit;
signal group_2_4_cmd_bot_lef_3                         : bit;
signal group_2_4_cmd_bot_lef_2                         : bit;
signal group_2_4_cmd_bot_lef_1                         : bit;
signal group_2_4_cmd_bot_lef_0                         : bit;
signal group_2_4_clb_rightside_in2_mux_q11             : bit;
signal group_2_4_clb_rightside_in2_mux_q10             : bit;
signal group_2_4_clb_rightside_in2_mux_q03             : bit;
signal group_2_4_clb_rightside_in2_mux_q02             : bit;
signal group_2_4_clb_rightside_in2_mux_q01             : bit;
signal group_2_4_clb_rightside_in2_mux_q00             : bit;
signal group_2_4_clb_in3_mux_q11                       : bit;
signal group_2_4_clb_in3_mux_q10                       : bit;
signal group_2_4_clb_in3_mux_q03                       : bit;
signal group_2_4_clb_in3_mux_q02                       : bit;
signal group_2_4_clb_in3_mux_q01                       : bit;
signal group_2_4_clb_in3_mux_q00                       : bit;
signal group_2_4_clb_in0_mux_q11                       : bit;
signal group_2_4_clb_in0_mux_q10                       : bit;
signal group_2_4_clb_in0_mux_q03                       : bit;
signal group_2_4_clb_in0_mux_q02                       : bit;
signal group_2_4_clb_in0_mux_q01                       : bit;
signal group_2_4_clb_in0_mux_q00                       : bit;
signal group_2_3_strobe_9                              : bit;
signal group_2_3_strobe_8                              : bit;
signal group_2_3_strobe_7                              : bit;
signal group_2_3_strobe_6                              : bit;
signal group_2_3_strobe_5                              : bit;
signal group_2_3_strobe_4                              : bit;
signal group_2_3_strobe_3                              : bit;
signal group_2_3_strobe_2                              : bit;
signal group_2_3_strobe_1                              : bit;
signal group_2_3_strobe_0                              : bit;
signal group_2_3_sig_zero_vert_7                       : bit;
signal group_2_3_sig_zero_vert_6                       : bit;
signal group_2_3_sig_zero_vert_5                       : bit;
signal group_2_3_sig_zero_vert_4                       : bit;
signal group_2_3_sig_zero_vert_3                       : bit;
signal group_2_3_sig_zero_vert_2                       : bit;
signal group_2_3_sig_zero_vert_1                       : bit;
signal group_2_3_sig_zero_vert_0                       : bit;
signal group_2_3_sig_zero_horiz_7                      : bit;
signal group_2_3_sig_zero_horiz_6                      : bit;
signal group_2_3_sig_zero_horiz_5                      : bit;
signal group_2_3_sig_zero_horiz_4                      : bit;
signal group_2_3_sig_zero_horiz_3                      : bit;
signal group_2_3_sig_zero_horiz_2                      : bit;
signal group_2_3_sig_zero_horiz_1                      : bit;
signal group_2_3_sig_zero_horiz_0                      : bit;
signal group_2_3_sig_error_9                           : bit;
signal group_2_3_sig_error_8                           : bit;
signal group_2_3_sig_error_7                           : bit;
signal group_2_3_sig_error_6                           : bit;
signal group_2_3_sig_error_5                           : bit;
signal group_2_3_sig_error_4                           : bit;
signal group_2_3_sig_error_3                           : bit;
signal group_2_3_sig_error_2                           : bit;
signal group_2_3_sig_error_1                           : bit;
signal group_2_3_sig_error_0                           : bit;
signal group_2_3_q_xor_6_8                             : bit;
signal group_2_3_q_xor_6_7                             : bit;
signal group_2_3_q_xor_6_6                             : bit;
signal group_2_3_q_xor_6_5                             : bit;
signal group_2_3_q_xor_6_4                             : bit;
signal group_2_3_q_xor_6_3                             : bit;
signal group_2_3_q_xor_6_2                             : bit;
signal group_2_3_q_xor_6_1                             : bit;
signal group_2_3_q_xor_6_0                             : bit;
signal group_2_3_q_xor_5_8                             : bit;
signal group_2_3_q_xor_5_7                             : bit;
signal group_2_3_q_xor_5_6                             : bit;
signal group_2_3_q_xor_5_5                             : bit;
signal group_2_3_q_xor_5_4                             : bit;
signal group_2_3_q_xor_5_3                             : bit;
signal group_2_3_q_xor_5_2                             : bit;
signal group_2_3_q_xor_5_1                             : bit;
signal group_2_3_q_xor_5_0                             : bit;
signal group_2_3_q_xor_4_8                             : bit;
signal group_2_3_q_xor_4_7                             : bit;
signal group_2_3_q_xor_4_6                             : bit;
signal group_2_3_q_xor_4_5                             : bit;
signal group_2_3_q_xor_4_4                             : bit;
signal group_2_3_q_xor_4_3                             : bit;
signal group_2_3_q_xor_4_2                             : bit;
signal group_2_3_q_xor_4_1                             : bit;
signal group_2_3_q_xor_4_0                             : bit;
signal group_2_3_q_xor_3_9                             : bit;
signal group_2_3_q_xor_3_8                             : bit;
signal group_2_3_q_xor_3_7                             : bit;
signal group_2_3_q_xor_3_6                             : bit;
signal group_2_3_q_xor_3_5                             : bit;
signal group_2_3_q_xor_3_4                             : bit;
signal group_2_3_q_xor_3_3                             : bit;
signal group_2_3_q_xor_3_2                             : bit;
signal group_2_3_q_xor_3_1                             : bit;
signal group_2_3_q_xor_3_0                             : bit;
signal group_2_3_q_xor_2_9                             : bit;
signal group_2_3_q_xor_2_8                             : bit;
signal group_2_3_q_xor_2_7                             : bit;
signal group_2_3_q_xor_2_6                             : bit;
signal group_2_3_q_xor_2_5                             : bit;
signal group_2_3_q_xor_2_4                             : bit;
signal group_2_3_q_xor_2_3                             : bit;
signal group_2_3_q_xor_2_2                             : bit;
signal group_2_3_q_xor_2_1                             : bit;
signal group_2_3_q_xor_2_0                             : bit;
signal group_2_3_q_xor_1_9                             : bit;
signal group_2_3_q_xor_1_8                             : bit;
signal group_2_3_q_xor_1_7                             : bit;
signal group_2_3_q_xor_1_6                             : bit;
signal group_2_3_q_xor_1_5                             : bit;
signal group_2_3_q_xor_1_4                             : bit;
signal group_2_3_q_xor_1_3                             : bit;
signal group_2_3_q_xor_1_2                             : bit;
signal group_2_3_q_xor_1_1                             : bit;
signal group_2_3_q_xor_1_0                             : bit;
signal group_2_3_q_xor_0_9                             : bit;
signal group_2_3_q_xor_0_8                             : bit;
signal group_2_3_q_xor_0_7                             : bit;
signal group_2_3_q_xor_0_6                             : bit;
signal group_2_3_q_xor_0_5                             : bit;
signal group_2_3_q_xor_0_4                             : bit;
signal group_2_3_q_xor_0_3                             : bit;
signal group_2_3_q_xor_0_2                             : bit;
signal group_2_3_q_xor_0_1                             : bit;
signal group_2_3_q_xor_0_0                             : bit;
signal group_2_3_out_lut_scan                          : bit;
signal group_2_3_out_lut                               : bit;
signal group_2_3_out_clb                               : bit;
signal group_2_3_nq_mem_parity_9                       : bit;
signal group_2_3_nq_mem_parity_8                       : bit;
signal group_2_3_nq_mem_parity_7                       : bit;
signal group_2_3_nq_mem_parity_6                       : bit;
signal group_2_3_nq_mem_parity_5                       : bit;
signal group_2_3_nq_mem_parity_4                       : bit;
signal group_2_3_nq_mem_parity_3                       : bit;
signal group_2_3_nq_mem_parity_2                       : bit;
signal group_2_3_nq_mem_parity_1                       : bit;
signal group_2_3_nq_mem_parity_0                       : bit;
signal group_2_3_nq_mem_9                              : bit;
signal group_2_3_nq_mem_8                              : bit;
signal group_2_3_nq_mem_76                             : bit;
signal group_2_3_nq_mem_75                             : bit;
signal group_2_3_nq_mem_74                             : bit;
signal group_2_3_nq_mem_73                             : bit;
signal group_2_3_nq_mem_72                             : bit;
signal group_2_3_nq_mem_71                             : bit;
signal group_2_3_nq_mem_70                             : bit;
signal group_2_3_nq_mem_7                              : bit;
signal group_2_3_nq_mem_69                             : bit;
signal group_2_3_nq_mem_68                             : bit;
signal group_2_3_nq_mem_67                             : bit;
signal group_2_3_nq_mem_66                             : bit;
signal group_2_3_nq_mem_65                             : bit;
signal group_2_3_nq_mem_64                             : bit;
signal group_2_3_nq_mem_63                             : bit;
signal group_2_3_nq_mem_62                             : bit;
signal group_2_3_nq_mem_61                             : bit;
signal group_2_3_nq_mem_60                             : bit;
signal group_2_3_nq_mem_6                              : bit;
signal group_2_3_nq_mem_59                             : bit;
signal group_2_3_nq_mem_58                             : bit;
signal group_2_3_nq_mem_57                             : bit;
signal group_2_3_nq_mem_56                             : bit;
signal group_2_3_nq_mem_55                             : bit;
signal group_2_3_nq_mem_54                             : bit;
signal group_2_3_nq_mem_53                             : bit;
signal group_2_3_nq_mem_52                             : bit;
signal group_2_3_nq_mem_51                             : bit;
signal group_2_3_nq_mem_50                             : bit;
signal group_2_3_nq_mem_5                              : bit;
signal group_2_3_nq_mem_49                             : bit;
signal group_2_3_nq_mem_48                             : bit;
signal group_2_3_nq_mem_47                             : bit;
signal group_2_3_nq_mem_46                             : bit;
signal group_2_3_nq_mem_45                             : bit;
signal group_2_3_nq_mem_44                             : bit;
signal group_2_3_nq_mem_43                             : bit;
signal group_2_3_nq_mem_42                             : bit;
signal group_2_3_nq_mem_41                             : bit;
signal group_2_3_nq_mem_40                             : bit;
signal group_2_3_nq_mem_4                              : bit;
signal group_2_3_nq_mem_39                             : bit;
signal group_2_3_nq_mem_38                             : bit;
signal group_2_3_nq_mem_37                             : bit;
signal group_2_3_nq_mem_36                             : bit;
signal group_2_3_nq_mem_35                             : bit;
signal group_2_3_nq_mem_34                             : bit;
signal group_2_3_nq_mem_33                             : bit;
signal group_2_3_nq_mem_32                             : bit;
signal group_2_3_nq_mem_31                             : bit;
signal group_2_3_nq_mem_30                             : bit;
signal group_2_3_nq_mem_3                              : bit;
signal group_2_3_nq_mem_29                             : bit;
signal group_2_3_nq_mem_28                             : bit;
signal group_2_3_nq_mem_27                             : bit;
signal group_2_3_nq_mem_26                             : bit;
signal group_2_3_nq_mem_25                             : bit;
signal group_2_3_nq_mem_24                             : bit;
signal group_2_3_nq_mem_23                             : bit;
signal group_2_3_nq_mem_22                             : bit;
signal group_2_3_nq_mem_21                             : bit;
signal group_2_3_nq_mem_20                             : bit;
signal group_2_3_nq_mem_2                              : bit;
signal group_2_3_nq_mem_19                             : bit;
signal group_2_3_nq_mem_18                             : bit;
signal group_2_3_nq_mem_17                             : bit;
signal group_2_3_nq_mem_16                             : bit;
signal group_2_3_nq_mem_15                             : bit;
signal group_2_3_nq_mem_14                             : bit;
signal group_2_3_nq_mem_13                             : bit;
signal group_2_3_nq_mem_12                             : bit;
signal group_2_3_nq_mem_11                             : bit;
signal group_2_3_nq_mem_10                             : bit;
signal group_2_3_nq_mem_1                              : bit;
signal group_2_3_nq_mem_0                              : bit;
signal group_2_3_lut_mux_q21                           : bit;
signal group_2_3_lut_mux_q20                           : bit;
signal group_2_3_lut_mux_q13                           : bit;
signal group_2_3_lut_mux_q12                           : bit;
signal group_2_3_lut_mux_q11                           : bit;
signal group_2_3_lut_mux_q10                           : bit;
signal group_2_3_lut_mux_q07                           : bit;
signal group_2_3_lut_mux_q06                           : bit;
signal group_2_3_lut_mux_q05                           : bit;
signal group_2_3_lut_mux_q04                           : bit;
signal group_2_3_lut_mux_q03                           : bit;
signal group_2_3_lut_mux_q02                           : bit;
signal group_2_3_lut_mux_q01                           : bit;
signal group_2_3_lut_mux_q00                           : bit;
signal group_2_3_in_3                                  : bit;
signal group_2_3_in_0                                  : bit;
signal group_2_3_error_4567                            : bit;
signal group_2_3_error_01234567                        : bit;
signal group_2_3_error_0123                            : bit;
signal group_2_3_cmd_zero_lef_7                        : bit;
signal group_2_3_cmd_zero_lef_6                        : bit;
signal group_2_3_cmd_zero_lef_5                        : bit;
signal group_2_3_cmd_zero_lef_4                        : bit;
signal group_2_3_cmd_zero_lef_3                        : bit;
signal group_2_3_cmd_zero_lef_2                        : bit;
signal group_2_3_cmd_zero_lef_1                        : bit;
signal group_2_3_cmd_zero_lef_0                        : bit;
signal group_2_3_cmd_zero_bot_7                        : bit;
signal group_2_3_cmd_zero_bot_6                        : bit;
signal group_2_3_cmd_zero_bot_5                        : bit;
signal group_2_3_cmd_zero_bot_4                        : bit;
signal group_2_3_cmd_zero_bot_3                        : bit;
signal group_2_3_cmd_zero_bot_2                        : bit;
signal group_2_3_cmd_zero_bot_1                        : bit;
signal group_2_3_cmd_zero_bot_0                        : bit;
signal group_2_3_cmd_top_lef_7                         : bit;
signal group_2_3_cmd_top_lef_6                         : bit;
signal group_2_3_cmd_top_lef_5                         : bit;
signal group_2_3_cmd_top_lef_4                         : bit;
signal group_2_3_cmd_top_lef_3                         : bit;
signal group_2_3_cmd_top_lef_2                         : bit;
signal group_2_3_cmd_top_lef_1                         : bit;
signal group_2_3_cmd_top_lef_0                         : bit;
signal group_2_3_cmd_top_bot_7                         : bit;
signal group_2_3_cmd_top_bot_6                         : bit;
signal group_2_3_cmd_top_bot_5                         : bit;
signal group_2_3_cmd_top_bot_4                         : bit;
signal group_2_3_cmd_top_bot_3                         : bit;
signal group_2_3_cmd_top_bot_2                         : bit;
signal group_2_3_cmd_top_bot_1                         : bit;
signal group_2_3_cmd_top_bot_0                         : bit;
signal group_2_3_cmd_rig_lef_7                         : bit;
signal group_2_3_cmd_rig_lef_6                         : bit;
signal group_2_3_cmd_rig_lef_5                         : bit;
signal group_2_3_cmd_rig_lef_4                         : bit;
signal group_2_3_cmd_rig_lef_3                         : bit;
signal group_2_3_cmd_rig_lef_2                         : bit;
signal group_2_3_cmd_rig_lef_1                         : bit;
signal group_2_3_cmd_rig_lef_0                         : bit;
signal group_2_3_cmd_rig_bot_7                         : bit;
signal group_2_3_cmd_rig_bot_6                         : bit;
signal group_2_3_cmd_rig_bot_5                         : bit;
signal group_2_3_cmd_rig_bot_4                         : bit;
signal group_2_3_cmd_rig_bot_3                         : bit;
signal group_2_3_cmd_rig_bot_2                         : bit;
signal group_2_3_cmd_rig_bot_1                         : bit;
signal group_2_3_cmd_rig_bot_0                         : bit;
signal group_2_3_cmd_pin5_bot_7                        : bit;
signal group_2_3_cmd_pin5_bot_6                        : bit;
signal group_2_3_cmd_pin5_bot_5                        : bit;
signal group_2_3_cmd_pin5_bot_4                        : bit;
signal group_2_3_cmd_pin5_bot_3                        : bit;
signal group_2_3_cmd_pin5_bot_2                        : bit;
signal group_2_3_cmd_pin5_bot_1                        : bit;
signal group_2_3_cmd_pin5_bot_0                        : bit;
signal group_2_3_cmd_pin4_lef_7                        : bit;
signal group_2_3_cmd_pin4_lef_6                        : bit;
signal group_2_3_cmd_pin4_lef_5                        : bit;
signal group_2_3_cmd_pin4_lef_4                        : bit;
signal group_2_3_cmd_pin4_lef_3                        : bit;
signal group_2_3_cmd_pin4_lef_2                        : bit;
signal group_2_3_cmd_pin4_lef_1                        : bit;
signal group_2_3_cmd_pin4_lef_0                        : bit;
signal group_2_3_cmd_lef_bot_7                         : bit;
signal group_2_3_cmd_lef_bot_6                         : bit;
signal group_2_3_cmd_lef_bot_5                         : bit;
signal group_2_3_cmd_lef_bot_4                         : bit;
signal group_2_3_cmd_lef_bot_3                         : bit;
signal group_2_3_cmd_lef_bot_2                         : bit;
signal group_2_3_cmd_lef_bot_1                         : bit;
signal group_2_3_cmd_lef_bot_0                         : bit;
signal group_2_3_cmd_bot_lef_7                         : bit;
signal group_2_3_cmd_bot_lef_6                         : bit;
signal group_2_3_cmd_bot_lef_5                         : bit;
signal group_2_3_cmd_bot_lef_4                         : bit;
signal group_2_3_cmd_bot_lef_3                         : bit;
signal group_2_3_cmd_bot_lef_2                         : bit;
signal group_2_3_cmd_bot_lef_1                         : bit;
signal group_2_3_cmd_bot_lef_0                         : bit;
signal group_2_3_clb_topside_in1_mux_q11               : bit;
signal group_2_3_clb_topside_in1_mux_q10               : bit;
signal group_2_3_clb_topside_in1_mux_q03               : bit;
signal group_2_3_clb_topside_in1_mux_q02               : bit;
signal group_2_3_clb_topside_in1_mux_q01               : bit;
signal group_2_3_clb_topside_in1_mux_q00               : bit;
signal group_2_3_clb_rightside_in2_mux_q11             : bit;
signal group_2_3_clb_rightside_in2_mux_q10             : bit;
signal group_2_3_clb_rightside_in2_mux_q03             : bit;
signal group_2_3_clb_rightside_in2_mux_q02             : bit;
signal group_2_3_clb_rightside_in2_mux_q01             : bit;
signal group_2_3_clb_rightside_in2_mux_q00             : bit;
signal group_2_3_clb_in3_mux_q11                       : bit;
signal group_2_3_clb_in3_mux_q10                       : bit;
signal group_2_3_clb_in3_mux_q03                       : bit;
signal group_2_3_clb_in3_mux_q02                       : bit;
signal group_2_3_clb_in3_mux_q01                       : bit;
signal group_2_3_clb_in3_mux_q00                       : bit;
signal group_2_3_clb_in0_mux_q11                       : bit;
signal group_2_3_clb_in0_mux_q10                       : bit;
signal group_2_3_clb_in0_mux_q03                       : bit;
signal group_2_3_clb_in0_mux_q02                       : bit;
signal group_2_3_clb_in0_mux_q01                       : bit;
signal group_2_3_clb_in0_mux_q00                       : bit;
signal group_2_2_strobe_9                              : bit;
signal group_2_2_strobe_8                              : bit;
signal group_2_2_strobe_7                              : bit;
signal group_2_2_strobe_6                              : bit;
signal group_2_2_strobe_5                              : bit;
signal group_2_2_strobe_4                              : bit;
signal group_2_2_strobe_3                              : bit;
signal group_2_2_strobe_2                              : bit;
signal group_2_2_strobe_1                              : bit;
signal group_2_2_strobe_0                              : bit;
signal group_2_2_sig_zero_vert_7                       : bit;
signal group_2_2_sig_zero_vert_6                       : bit;
signal group_2_2_sig_zero_vert_5                       : bit;
signal group_2_2_sig_zero_vert_4                       : bit;
signal group_2_2_sig_zero_vert_3                       : bit;
signal group_2_2_sig_zero_vert_2                       : bit;
signal group_2_2_sig_zero_vert_1                       : bit;
signal group_2_2_sig_zero_vert_0                       : bit;
signal group_2_2_sig_zero_horiz_7                      : bit;
signal group_2_2_sig_zero_horiz_6                      : bit;
signal group_2_2_sig_zero_horiz_5                      : bit;
signal group_2_2_sig_zero_horiz_4                      : bit;
signal group_2_2_sig_zero_horiz_3                      : bit;
signal group_2_2_sig_zero_horiz_2                      : bit;
signal group_2_2_sig_zero_horiz_1                      : bit;
signal group_2_2_sig_zero_horiz_0                      : bit;
signal group_2_2_sig_error_9                           : bit;
signal group_2_2_sig_error_8                           : bit;
signal group_2_2_sig_error_7                           : bit;
signal group_2_2_sig_error_6                           : bit;
signal group_2_2_sig_error_5                           : bit;
signal group_2_2_sig_error_4                           : bit;
signal group_2_2_sig_error_3                           : bit;
signal group_2_2_sig_error_2                           : bit;
signal group_2_2_sig_error_1                           : bit;
signal group_2_2_sig_error_0                           : bit;
signal group_2_2_q_xor_6_8                             : bit;
signal group_2_2_q_xor_6_7                             : bit;
signal group_2_2_q_xor_6_6                             : bit;
signal group_2_2_q_xor_6_5                             : bit;
signal group_2_2_q_xor_6_4                             : bit;
signal group_2_2_q_xor_6_3                             : bit;
signal group_2_2_q_xor_6_2                             : bit;
signal group_2_2_q_xor_6_1                             : bit;
signal group_2_2_q_xor_6_0                             : bit;
signal group_2_2_q_xor_5_8                             : bit;
signal group_2_2_q_xor_5_7                             : bit;
signal group_2_2_q_xor_5_6                             : bit;
signal group_2_2_q_xor_5_5                             : bit;
signal group_2_2_q_xor_5_4                             : bit;
signal group_2_2_q_xor_5_3                             : bit;
signal group_2_2_q_xor_5_2                             : bit;
signal group_2_2_q_xor_5_1                             : bit;
signal group_2_2_q_xor_5_0                             : bit;
signal group_2_2_q_xor_4_8                             : bit;
signal group_2_2_q_xor_4_7                             : bit;
signal group_2_2_q_xor_4_6                             : bit;
signal group_2_2_q_xor_4_5                             : bit;
signal group_2_2_q_xor_4_4                             : bit;
signal group_2_2_q_xor_4_3                             : bit;
signal group_2_2_q_xor_4_2                             : bit;
signal group_2_2_q_xor_4_1                             : bit;
signal group_2_2_q_xor_4_0                             : bit;
signal group_2_2_q_xor_3_9                             : bit;
signal group_2_2_q_xor_3_8                             : bit;
signal group_2_2_q_xor_3_7                             : bit;
signal group_2_2_q_xor_3_6                             : bit;
signal group_2_2_q_xor_3_5                             : bit;
signal group_2_2_q_xor_3_4                             : bit;
signal group_2_2_q_xor_3_3                             : bit;
signal group_2_2_q_xor_3_2                             : bit;
signal group_2_2_q_xor_3_1                             : bit;
signal group_2_2_q_xor_3_0                             : bit;
signal group_2_2_q_xor_2_9                             : bit;
signal group_2_2_q_xor_2_8                             : bit;
signal group_2_2_q_xor_2_7                             : bit;
signal group_2_2_q_xor_2_6                             : bit;
signal group_2_2_q_xor_2_5                             : bit;
signal group_2_2_q_xor_2_4                             : bit;
signal group_2_2_q_xor_2_3                             : bit;
signal group_2_2_q_xor_2_2                             : bit;
signal group_2_2_q_xor_2_1                             : bit;
signal group_2_2_q_xor_2_0                             : bit;
signal group_2_2_q_xor_1_9                             : bit;
signal group_2_2_q_xor_1_8                             : bit;
signal group_2_2_q_xor_1_7                             : bit;
signal group_2_2_q_xor_1_6                             : bit;
signal group_2_2_q_xor_1_5                             : bit;
signal group_2_2_q_xor_1_4                             : bit;
signal group_2_2_q_xor_1_3                             : bit;
signal group_2_2_q_xor_1_2                             : bit;
signal group_2_2_q_xor_1_1                             : bit;
signal group_2_2_q_xor_1_0                             : bit;
signal group_2_2_q_xor_0_9                             : bit;
signal group_2_2_q_xor_0_8                             : bit;
signal group_2_2_q_xor_0_7                             : bit;
signal group_2_2_q_xor_0_6                             : bit;
signal group_2_2_q_xor_0_5                             : bit;
signal group_2_2_q_xor_0_4                             : bit;
signal group_2_2_q_xor_0_3                             : bit;
signal group_2_2_q_xor_0_2                             : bit;
signal group_2_2_q_xor_0_1                             : bit;
signal group_2_2_q_xor_0_0                             : bit;
signal group_2_2_out_lut_scan                          : bit;
signal group_2_2_out_lut                               : bit;
signal group_2_2_out_clb                               : bit;
signal group_2_2_nq_mem_parity_9                       : bit;
signal group_2_2_nq_mem_parity_8                       : bit;
signal group_2_2_nq_mem_parity_7                       : bit;
signal group_2_2_nq_mem_parity_6                       : bit;
signal group_2_2_nq_mem_parity_5                       : bit;
signal group_2_2_nq_mem_parity_4                       : bit;
signal group_2_2_nq_mem_parity_3                       : bit;
signal group_2_2_nq_mem_parity_2                       : bit;
signal group_2_2_nq_mem_parity_1                       : bit;
signal group_2_2_nq_mem_parity_0                       : bit;
signal group_2_2_nq_mem_9                              : bit;
signal group_2_2_nq_mem_8                              : bit;
signal group_2_2_nq_mem_76                             : bit;
signal group_2_2_nq_mem_75                             : bit;
signal group_2_2_nq_mem_74                             : bit;
signal group_2_2_nq_mem_73                             : bit;
signal group_2_2_nq_mem_72                             : bit;
signal group_2_2_nq_mem_71                             : bit;
signal group_2_2_nq_mem_70                             : bit;
signal group_2_2_nq_mem_7                              : bit;
signal group_2_2_nq_mem_69                             : bit;
signal group_2_2_nq_mem_68                             : bit;
signal group_2_2_nq_mem_67                             : bit;
signal group_2_2_nq_mem_66                             : bit;
signal group_2_2_nq_mem_65                             : bit;
signal group_2_2_nq_mem_64                             : bit;
signal group_2_2_nq_mem_63                             : bit;
signal group_2_2_nq_mem_62                             : bit;
signal group_2_2_nq_mem_61                             : bit;
signal group_2_2_nq_mem_60                             : bit;
signal group_2_2_nq_mem_6                              : bit;
signal group_2_2_nq_mem_59                             : bit;
signal group_2_2_nq_mem_58                             : bit;
signal group_2_2_nq_mem_57                             : bit;
signal group_2_2_nq_mem_56                             : bit;
signal group_2_2_nq_mem_55                             : bit;
signal group_2_2_nq_mem_54                             : bit;
signal group_2_2_nq_mem_53                             : bit;
signal group_2_2_nq_mem_52                             : bit;
signal group_2_2_nq_mem_51                             : bit;
signal group_2_2_nq_mem_50                             : bit;
signal group_2_2_nq_mem_5                              : bit;
signal group_2_2_nq_mem_49                             : bit;
signal group_2_2_nq_mem_48                             : bit;
signal group_2_2_nq_mem_47                             : bit;
signal group_2_2_nq_mem_46                             : bit;
signal group_2_2_nq_mem_45                             : bit;
signal group_2_2_nq_mem_44                             : bit;
signal group_2_2_nq_mem_43                             : bit;
signal group_2_2_nq_mem_42                             : bit;
signal group_2_2_nq_mem_41                             : bit;
signal group_2_2_nq_mem_40                             : bit;
signal group_2_2_nq_mem_4                              : bit;
signal group_2_2_nq_mem_39                             : bit;
signal group_2_2_nq_mem_38                             : bit;
signal group_2_2_nq_mem_37                             : bit;
signal group_2_2_nq_mem_36                             : bit;
signal group_2_2_nq_mem_35                             : bit;
signal group_2_2_nq_mem_34                             : bit;
signal group_2_2_nq_mem_33                             : bit;
signal group_2_2_nq_mem_32                             : bit;
signal group_2_2_nq_mem_31                             : bit;
signal group_2_2_nq_mem_30                             : bit;
signal group_2_2_nq_mem_3                              : bit;
signal group_2_2_nq_mem_29                             : bit;
signal group_2_2_nq_mem_28                             : bit;
signal group_2_2_nq_mem_27                             : bit;
signal group_2_2_nq_mem_26                             : bit;
signal group_2_2_nq_mem_25                             : bit;
signal group_2_2_nq_mem_24                             : bit;
signal group_2_2_nq_mem_23                             : bit;
signal group_2_2_nq_mem_22                             : bit;
signal group_2_2_nq_mem_21                             : bit;
signal group_2_2_nq_mem_20                             : bit;
signal group_2_2_nq_mem_2                              : bit;
signal group_2_2_nq_mem_19                             : bit;
signal group_2_2_nq_mem_18                             : bit;
signal group_2_2_nq_mem_17                             : bit;
signal group_2_2_nq_mem_16                             : bit;
signal group_2_2_nq_mem_15                             : bit;
signal group_2_2_nq_mem_14                             : bit;
signal group_2_2_nq_mem_13                             : bit;
signal group_2_2_nq_mem_12                             : bit;
signal group_2_2_nq_mem_11                             : bit;
signal group_2_2_nq_mem_10                             : bit;
signal group_2_2_nq_mem_1                              : bit;
signal group_2_2_nq_mem_0                              : bit;
signal group_2_2_lut_mux_q21                           : bit;
signal group_2_2_lut_mux_q20                           : bit;
signal group_2_2_lut_mux_q13                           : bit;
signal group_2_2_lut_mux_q12                           : bit;
signal group_2_2_lut_mux_q11                           : bit;
signal group_2_2_lut_mux_q10                           : bit;
signal group_2_2_lut_mux_q07                           : bit;
signal group_2_2_lut_mux_q06                           : bit;
signal group_2_2_lut_mux_q05                           : bit;
signal group_2_2_lut_mux_q04                           : bit;
signal group_2_2_lut_mux_q03                           : bit;
signal group_2_2_lut_mux_q02                           : bit;
signal group_2_2_lut_mux_q01                           : bit;
signal group_2_2_lut_mux_q00                           : bit;
signal group_2_2_in_3                                  : bit;
signal group_2_2_in_0                                  : bit;
signal group_2_2_error_4567                            : bit;
signal group_2_2_error_01234567                        : bit;
signal group_2_2_error_0123                            : bit;
signal group_2_2_cmd_zero_lef_7                        : bit;
signal group_2_2_cmd_zero_lef_6                        : bit;
signal group_2_2_cmd_zero_lef_5                        : bit;
signal group_2_2_cmd_zero_lef_4                        : bit;
signal group_2_2_cmd_zero_lef_3                        : bit;
signal group_2_2_cmd_zero_lef_2                        : bit;
signal group_2_2_cmd_zero_lef_1                        : bit;
signal group_2_2_cmd_zero_lef_0                        : bit;
signal group_2_2_cmd_zero_bot_7                        : bit;
signal group_2_2_cmd_zero_bot_6                        : bit;
signal group_2_2_cmd_zero_bot_5                        : bit;
signal group_2_2_cmd_zero_bot_4                        : bit;
signal group_2_2_cmd_zero_bot_3                        : bit;
signal group_2_2_cmd_zero_bot_2                        : bit;
signal group_2_2_cmd_zero_bot_1                        : bit;
signal group_2_2_cmd_zero_bot_0                        : bit;
signal group_2_2_cmd_top_lef_7                         : bit;
signal group_2_2_cmd_top_lef_6                         : bit;
signal group_2_2_cmd_top_lef_5                         : bit;
signal group_2_2_cmd_top_lef_4                         : bit;
signal group_2_2_cmd_top_lef_3                         : bit;
signal group_2_2_cmd_top_lef_2                         : bit;
signal group_2_2_cmd_top_lef_1                         : bit;
signal group_2_2_cmd_top_lef_0                         : bit;
signal group_2_2_cmd_top_bot_7                         : bit;
signal group_2_2_cmd_top_bot_6                         : bit;
signal group_2_2_cmd_top_bot_5                         : bit;
signal group_2_2_cmd_top_bot_4                         : bit;
signal group_2_2_cmd_top_bot_3                         : bit;
signal group_2_2_cmd_top_bot_2                         : bit;
signal group_2_2_cmd_top_bot_1                         : bit;
signal group_2_2_cmd_top_bot_0                         : bit;
signal group_2_2_cmd_rig_lef_7                         : bit;
signal group_2_2_cmd_rig_lef_6                         : bit;
signal group_2_2_cmd_rig_lef_5                         : bit;
signal group_2_2_cmd_rig_lef_4                         : bit;
signal group_2_2_cmd_rig_lef_3                         : bit;
signal group_2_2_cmd_rig_lef_2                         : bit;
signal group_2_2_cmd_rig_lef_1                         : bit;
signal group_2_2_cmd_rig_lef_0                         : bit;
signal group_2_2_cmd_rig_bot_7                         : bit;
signal group_2_2_cmd_rig_bot_6                         : bit;
signal group_2_2_cmd_rig_bot_5                         : bit;
signal group_2_2_cmd_rig_bot_4                         : bit;
signal group_2_2_cmd_rig_bot_3                         : bit;
signal group_2_2_cmd_rig_bot_2                         : bit;
signal group_2_2_cmd_rig_bot_1                         : bit;
signal group_2_2_cmd_rig_bot_0                         : bit;
signal group_2_2_cmd_pin5_bot_7                        : bit;
signal group_2_2_cmd_pin5_bot_6                        : bit;
signal group_2_2_cmd_pin5_bot_5                        : bit;
signal group_2_2_cmd_pin5_bot_4                        : bit;
signal group_2_2_cmd_pin5_bot_3                        : bit;
signal group_2_2_cmd_pin5_bot_2                        : bit;
signal group_2_2_cmd_pin5_bot_1                        : bit;
signal group_2_2_cmd_pin5_bot_0                        : bit;
signal group_2_2_cmd_pin4_lef_7                        : bit;
signal group_2_2_cmd_pin4_lef_6                        : bit;
signal group_2_2_cmd_pin4_lef_5                        : bit;
signal group_2_2_cmd_pin4_lef_4                        : bit;
signal group_2_2_cmd_pin4_lef_3                        : bit;
signal group_2_2_cmd_pin4_lef_2                        : bit;
signal group_2_2_cmd_pin4_lef_1                        : bit;
signal group_2_2_cmd_pin4_lef_0                        : bit;
signal group_2_2_cmd_lef_bot_7                         : bit;
signal group_2_2_cmd_lef_bot_6                         : bit;
signal group_2_2_cmd_lef_bot_5                         : bit;
signal group_2_2_cmd_lef_bot_4                         : bit;
signal group_2_2_cmd_lef_bot_3                         : bit;
signal group_2_2_cmd_lef_bot_2                         : bit;
signal group_2_2_cmd_lef_bot_1                         : bit;
signal group_2_2_cmd_lef_bot_0                         : bit;
signal group_2_2_cmd_bot_lef_7                         : bit;
signal group_2_2_cmd_bot_lef_6                         : bit;
signal group_2_2_cmd_bot_lef_5                         : bit;
signal group_2_2_cmd_bot_lef_4                         : bit;
signal group_2_2_cmd_bot_lef_3                         : bit;
signal group_2_2_cmd_bot_lef_2                         : bit;
signal group_2_2_cmd_bot_lef_1                         : bit;
signal group_2_2_cmd_bot_lef_0                         : bit;
signal group_2_2_clb_topside_in1_mux_q11               : bit;
signal group_2_2_clb_topside_in1_mux_q10               : bit;
signal group_2_2_clb_topside_in1_mux_q03               : bit;
signal group_2_2_clb_topside_in1_mux_q02               : bit;
signal group_2_2_clb_topside_in1_mux_q01               : bit;
signal group_2_2_clb_topside_in1_mux_q00               : bit;
signal group_2_2_clb_rightside_in2_mux_q11             : bit;
signal group_2_2_clb_rightside_in2_mux_q10             : bit;
signal group_2_2_clb_rightside_in2_mux_q03             : bit;
signal group_2_2_clb_rightside_in2_mux_q02             : bit;
signal group_2_2_clb_rightside_in2_mux_q01             : bit;
signal group_2_2_clb_rightside_in2_mux_q00             : bit;
signal group_2_2_clb_in3_mux_q11                       : bit;
signal group_2_2_clb_in3_mux_q10                       : bit;
signal group_2_2_clb_in3_mux_q03                       : bit;
signal group_2_2_clb_in3_mux_q02                       : bit;
signal group_2_2_clb_in3_mux_q01                       : bit;
signal group_2_2_clb_in3_mux_q00                       : bit;
signal group_2_2_clb_in0_mux_q11                       : bit;
signal group_2_2_clb_in0_mux_q10                       : bit;
signal group_2_2_clb_in0_mux_q03                       : bit;
signal group_2_2_clb_in0_mux_q02                       : bit;
signal group_2_2_clb_in0_mux_q01                       : bit;
signal group_2_2_clb_in0_mux_q00                       : bit;
signal group_2_1_strobe_9                              : bit;
signal group_2_1_strobe_8                              : bit;
signal group_2_1_strobe_7                              : bit;
signal group_2_1_strobe_6                              : bit;
signal group_2_1_strobe_5                              : bit;
signal group_2_1_strobe_4                              : bit;
signal group_2_1_strobe_3                              : bit;
signal group_2_1_strobe_2                              : bit;
signal group_2_1_strobe_1                              : bit;
signal group_2_1_strobe_0                              : bit;
signal group_2_1_sig_zero_vert_7                       : bit;
signal group_2_1_sig_zero_vert_6                       : bit;
signal group_2_1_sig_zero_vert_5                       : bit;
signal group_2_1_sig_zero_vert_4                       : bit;
signal group_2_1_sig_zero_vert_3                       : bit;
signal group_2_1_sig_zero_vert_2                       : bit;
signal group_2_1_sig_zero_vert_1                       : bit;
signal group_2_1_sig_zero_vert_0                       : bit;
signal group_2_1_sig_zero_horiz_7                      : bit;
signal group_2_1_sig_zero_horiz_6                      : bit;
signal group_2_1_sig_zero_horiz_5                      : bit;
signal group_2_1_sig_zero_horiz_4                      : bit;
signal group_2_1_sig_zero_horiz_3                      : bit;
signal group_2_1_sig_zero_horiz_2                      : bit;
signal group_2_1_sig_zero_horiz_1                      : bit;
signal group_2_1_sig_zero_horiz_0                      : bit;
signal group_2_1_sig_error_9                           : bit;
signal group_2_1_sig_error_8                           : bit;
signal group_2_1_sig_error_7                           : bit;
signal group_2_1_sig_error_6                           : bit;
signal group_2_1_sig_error_5                           : bit;
signal group_2_1_sig_error_4                           : bit;
signal group_2_1_sig_error_3                           : bit;
signal group_2_1_sig_error_2                           : bit;
signal group_2_1_sig_error_1                           : bit;
signal group_2_1_sig_error_0                           : bit;
signal group_2_1_q_xor_6_8                             : bit;
signal group_2_1_q_xor_6_7                             : bit;
signal group_2_1_q_xor_6_6                             : bit;
signal group_2_1_q_xor_6_5                             : bit;
signal group_2_1_q_xor_6_4                             : bit;
signal group_2_1_q_xor_6_3                             : bit;
signal group_2_1_q_xor_6_2                             : bit;
signal group_2_1_q_xor_6_1                             : bit;
signal group_2_1_q_xor_6_0                             : bit;
signal group_2_1_q_xor_5_8                             : bit;
signal group_2_1_q_xor_5_7                             : bit;
signal group_2_1_q_xor_5_6                             : bit;
signal group_2_1_q_xor_5_5                             : bit;
signal group_2_1_q_xor_5_4                             : bit;
signal group_2_1_q_xor_5_3                             : bit;
signal group_2_1_q_xor_5_2                             : bit;
signal group_2_1_q_xor_5_1                             : bit;
signal group_2_1_q_xor_5_0                             : bit;
signal group_2_1_q_xor_4_8                             : bit;
signal group_2_1_q_xor_4_7                             : bit;
signal group_2_1_q_xor_4_6                             : bit;
signal group_2_1_q_xor_4_5                             : bit;
signal group_2_1_q_xor_4_4                             : bit;
signal group_2_1_q_xor_4_3                             : bit;
signal group_2_1_q_xor_4_2                             : bit;
signal group_2_1_q_xor_4_1                             : bit;
signal group_2_1_q_xor_4_0                             : bit;
signal group_2_1_q_xor_3_9                             : bit;
signal group_2_1_q_xor_3_8                             : bit;
signal group_2_1_q_xor_3_7                             : bit;
signal group_2_1_q_xor_3_6                             : bit;
signal group_2_1_q_xor_3_5                             : bit;
signal group_2_1_q_xor_3_4                             : bit;
signal group_2_1_q_xor_3_3                             : bit;
signal group_2_1_q_xor_3_2                             : bit;
signal group_2_1_q_xor_3_1                             : bit;
signal group_2_1_q_xor_3_0                             : bit;
signal group_2_1_q_xor_2_9                             : bit;
signal group_2_1_q_xor_2_8                             : bit;
signal group_2_1_q_xor_2_7                             : bit;
signal group_2_1_q_xor_2_6                             : bit;
signal group_2_1_q_xor_2_5                             : bit;
signal group_2_1_q_xor_2_4                             : bit;
signal group_2_1_q_xor_2_3                             : bit;
signal group_2_1_q_xor_2_2                             : bit;
signal group_2_1_q_xor_2_1                             : bit;
signal group_2_1_q_xor_2_0                             : bit;
signal group_2_1_q_xor_1_9                             : bit;
signal group_2_1_q_xor_1_8                             : bit;
signal group_2_1_q_xor_1_7                             : bit;
signal group_2_1_q_xor_1_6                             : bit;
signal group_2_1_q_xor_1_5                             : bit;
signal group_2_1_q_xor_1_4                             : bit;
signal group_2_1_q_xor_1_3                             : bit;
signal group_2_1_q_xor_1_2                             : bit;
signal group_2_1_q_xor_1_1                             : bit;
signal group_2_1_q_xor_1_0                             : bit;
signal group_2_1_q_xor_0_9                             : bit;
signal group_2_1_q_xor_0_8                             : bit;
signal group_2_1_q_xor_0_7                             : bit;
signal group_2_1_q_xor_0_6                             : bit;
signal group_2_1_q_xor_0_5                             : bit;
signal group_2_1_q_xor_0_4                             : bit;
signal group_2_1_q_xor_0_3                             : bit;
signal group_2_1_q_xor_0_2                             : bit;
signal group_2_1_q_xor_0_1                             : bit;
signal group_2_1_q_xor_0_0                             : bit;
signal group_2_1_out_lut_scan                          : bit;
signal group_2_1_out_lut                               : bit;
signal group_2_1_out_clb                               : bit;
signal group_2_1_nq_mem_parity_9                       : bit;
signal group_2_1_nq_mem_parity_8                       : bit;
signal group_2_1_nq_mem_parity_7                       : bit;
signal group_2_1_nq_mem_parity_6                       : bit;
signal group_2_1_nq_mem_parity_5                       : bit;
signal group_2_1_nq_mem_parity_4                       : bit;
signal group_2_1_nq_mem_parity_3                       : bit;
signal group_2_1_nq_mem_parity_2                       : bit;
signal group_2_1_nq_mem_parity_1                       : bit;
signal group_2_1_nq_mem_parity_0                       : bit;
signal group_2_1_nq_mem_9                              : bit;
signal group_2_1_nq_mem_8                              : bit;
signal group_2_1_nq_mem_76                             : bit;
signal group_2_1_nq_mem_75                             : bit;
signal group_2_1_nq_mem_74                             : bit;
signal group_2_1_nq_mem_73                             : bit;
signal group_2_1_nq_mem_72                             : bit;
signal group_2_1_nq_mem_71                             : bit;
signal group_2_1_nq_mem_70                             : bit;
signal group_2_1_nq_mem_7                              : bit;
signal group_2_1_nq_mem_69                             : bit;
signal group_2_1_nq_mem_68                             : bit;
signal group_2_1_nq_mem_67                             : bit;
signal group_2_1_nq_mem_66                             : bit;
signal group_2_1_nq_mem_65                             : bit;
signal group_2_1_nq_mem_64                             : bit;
signal group_2_1_nq_mem_63                             : bit;
signal group_2_1_nq_mem_62                             : bit;
signal group_2_1_nq_mem_61                             : bit;
signal group_2_1_nq_mem_60                             : bit;
signal group_2_1_nq_mem_6                              : bit;
signal group_2_1_nq_mem_59                             : bit;
signal group_2_1_nq_mem_58                             : bit;
signal group_2_1_nq_mem_57                             : bit;
signal group_2_1_nq_mem_56                             : bit;
signal group_2_1_nq_mem_55                             : bit;
signal group_2_1_nq_mem_54                             : bit;
signal group_2_1_nq_mem_53                             : bit;
signal group_2_1_nq_mem_52                             : bit;
signal group_2_1_nq_mem_51                             : bit;
signal group_2_1_nq_mem_50                             : bit;
signal group_2_1_nq_mem_5                              : bit;
signal group_2_1_nq_mem_49                             : bit;
signal group_2_1_nq_mem_48                             : bit;
signal group_2_1_nq_mem_47                             : bit;
signal group_2_1_nq_mem_46                             : bit;
signal group_2_1_nq_mem_45                             : bit;
signal group_2_1_nq_mem_44                             : bit;
signal group_2_1_nq_mem_43                             : bit;
signal group_2_1_nq_mem_42                             : bit;
signal group_2_1_nq_mem_41                             : bit;
signal group_2_1_nq_mem_40                             : bit;
signal group_2_1_nq_mem_4                              : bit;
signal group_2_1_nq_mem_39                             : bit;
signal group_2_1_nq_mem_38                             : bit;
signal group_2_1_nq_mem_37                             : bit;
signal group_2_1_nq_mem_36                             : bit;
signal group_2_1_nq_mem_35                             : bit;
signal group_2_1_nq_mem_34                             : bit;
signal group_2_1_nq_mem_33                             : bit;
signal group_2_1_nq_mem_32                             : bit;
signal group_2_1_nq_mem_31                             : bit;
signal group_2_1_nq_mem_30                             : bit;
signal group_2_1_nq_mem_3                              : bit;
signal group_2_1_nq_mem_29                             : bit;
signal group_2_1_nq_mem_28                             : bit;
signal group_2_1_nq_mem_27                             : bit;
signal group_2_1_nq_mem_26                             : bit;
signal group_2_1_nq_mem_25                             : bit;
signal group_2_1_nq_mem_24                             : bit;
signal group_2_1_nq_mem_23                             : bit;
signal group_2_1_nq_mem_22                             : bit;
signal group_2_1_nq_mem_21                             : bit;
signal group_2_1_nq_mem_20                             : bit;
signal group_2_1_nq_mem_2                              : bit;
signal group_2_1_nq_mem_19                             : bit;
signal group_2_1_nq_mem_18                             : bit;
signal group_2_1_nq_mem_17                             : bit;
signal group_2_1_nq_mem_16                             : bit;
signal group_2_1_nq_mem_15                             : bit;
signal group_2_1_nq_mem_14                             : bit;
signal group_2_1_nq_mem_13                             : bit;
signal group_2_1_nq_mem_12                             : bit;
signal group_2_1_nq_mem_11                             : bit;
signal group_2_1_nq_mem_10                             : bit;
signal group_2_1_nq_mem_1                              : bit;
signal group_2_1_nq_mem_0                              : bit;
signal group_2_1_lut_mux_q21                           : bit;
signal group_2_1_lut_mux_q20                           : bit;
signal group_2_1_lut_mux_q13                           : bit;
signal group_2_1_lut_mux_q12                           : bit;
signal group_2_1_lut_mux_q11                           : bit;
signal group_2_1_lut_mux_q10                           : bit;
signal group_2_1_lut_mux_q07                           : bit;
signal group_2_1_lut_mux_q06                           : bit;
signal group_2_1_lut_mux_q05                           : bit;
signal group_2_1_lut_mux_q04                           : bit;
signal group_2_1_lut_mux_q03                           : bit;
signal group_2_1_lut_mux_q02                           : bit;
signal group_2_1_lut_mux_q01                           : bit;
signal group_2_1_lut_mux_q00                           : bit;
signal group_2_1_in_3                                  : bit;
signal group_2_1_in_0                                  : bit;
signal group_2_1_error_4567                            : bit;
signal group_2_1_error_01234567                        : bit;
signal group_2_1_error_0123                            : bit;
signal group_2_1_decoder_vertical_track_7_na3_x1_sig   : bit;
signal group_2_1_decoder_vertical_track_7_na3_x1_2_sig : bit;
signal group_2_1_decoder_vertical_track_6_na3_x1_sig   : bit;
signal group_2_1_decoder_vertical_track_6_na3_x1_2_sig : bit;
signal group_2_1_decoder_vertical_track_5_na3_x1_sig   : bit;
signal group_2_1_decoder_vertical_track_5_na3_x1_2_sig : bit;
signal group_2_1_decoder_vertical_track_4_na3_x1_sig   : bit;
signal group_2_1_decoder_vertical_track_4_na3_x1_2_sig : bit;
signal group_2_1_decoder_vertical_track_3_na3_x1_sig   : bit;
signal group_2_1_decoder_vertical_track_3_na3_x1_2_sig : bit;
signal group_2_1_decoder_vertical_track_2_na3_x1_sig   : bit;
signal group_2_1_decoder_vertical_track_2_na3_x1_2_sig : bit;
signal group_2_1_decoder_vertical_track_1_na3_x1_sig   : bit;
signal group_2_1_decoder_vertical_track_1_na3_x1_2_sig : bit;
signal group_2_1_decoder_vertical_track_0_na3_x1_sig   : bit;
signal group_2_1_decoder_vertical_track_0_na3_x1_2_sig : bit;
signal group_2_1_cmd_zero_lef_7                        : bit;
signal group_2_1_cmd_zero_lef_6                        : bit;
signal group_2_1_cmd_zero_lef_5                        : bit;
signal group_2_1_cmd_zero_lef_4                        : bit;
signal group_2_1_cmd_zero_lef_3                        : bit;
signal group_2_1_cmd_zero_lef_2                        : bit;
signal group_2_1_cmd_zero_lef_1                        : bit;
signal group_2_1_cmd_zero_lef_0                        : bit;
signal group_2_1_cmd_zero_bot_7                        : bit;
signal group_2_1_cmd_zero_bot_6                        : bit;
signal group_2_1_cmd_zero_bot_5                        : bit;
signal group_2_1_cmd_zero_bot_4                        : bit;
signal group_2_1_cmd_zero_bot_3                        : bit;
signal group_2_1_cmd_zero_bot_2                        : bit;
signal group_2_1_cmd_zero_bot_1                        : bit;
signal group_2_1_cmd_zero_bot_0                        : bit;
signal group_2_1_cmd_top_lef_7                         : bit;
signal group_2_1_cmd_top_lef_6                         : bit;
signal group_2_1_cmd_top_lef_5                         : bit;
signal group_2_1_cmd_top_lef_4                         : bit;
signal group_2_1_cmd_top_lef_3                         : bit;
signal group_2_1_cmd_top_lef_2                         : bit;
signal group_2_1_cmd_top_lef_1                         : bit;
signal group_2_1_cmd_top_lef_0                         : bit;
signal group_2_1_cmd_top_bot_7                         : bit;
signal group_2_1_cmd_top_bot_6                         : bit;
signal group_2_1_cmd_top_bot_5                         : bit;
signal group_2_1_cmd_top_bot_4                         : bit;
signal group_2_1_cmd_top_bot_3                         : bit;
signal group_2_1_cmd_top_bot_2                         : bit;
signal group_2_1_cmd_top_bot_1                         : bit;
signal group_2_1_cmd_top_bot_0                         : bit;
signal group_2_1_cmd_rig_lef_7                         : bit;
signal group_2_1_cmd_rig_lef_6                         : bit;
signal group_2_1_cmd_rig_lef_5                         : bit;
signal group_2_1_cmd_rig_lef_4                         : bit;
signal group_2_1_cmd_rig_lef_3                         : bit;
signal group_2_1_cmd_rig_lef_2                         : bit;
signal group_2_1_cmd_rig_lef_1                         : bit;
signal group_2_1_cmd_rig_lef_0                         : bit;
signal group_2_1_cmd_rig_bot_7                         : bit;
signal group_2_1_cmd_rig_bot_6                         : bit;
signal group_2_1_cmd_rig_bot_5                         : bit;
signal group_2_1_cmd_rig_bot_4                         : bit;
signal group_2_1_cmd_rig_bot_3                         : bit;
signal group_2_1_cmd_rig_bot_2                         : bit;
signal group_2_1_cmd_rig_bot_1                         : bit;
signal group_2_1_cmd_rig_bot_0                         : bit;
signal group_2_1_cmd_pin5_bot_7                        : bit;
signal group_2_1_cmd_pin5_bot_6                        : bit;
signal group_2_1_cmd_pin5_bot_5                        : bit;
signal group_2_1_cmd_pin5_bot_4                        : bit;
signal group_2_1_cmd_pin5_bot_3                        : bit;
signal group_2_1_cmd_pin5_bot_2                        : bit;
signal group_2_1_cmd_pin5_bot_1                        : bit;
signal group_2_1_cmd_pin5_bot_0                        : bit;
signal group_2_1_cmd_pin4_lef_7                        : bit;
signal group_2_1_cmd_pin4_lef_6                        : bit;
signal group_2_1_cmd_pin4_lef_5                        : bit;
signal group_2_1_cmd_pin4_lef_4                        : bit;
signal group_2_1_cmd_pin4_lef_3                        : bit;
signal group_2_1_cmd_pin4_lef_2                        : bit;
signal group_2_1_cmd_pin4_lef_1                        : bit;
signal group_2_1_cmd_pin4_lef_0                        : bit;
signal group_2_1_cmd_lef_bot_7                         : bit;
signal group_2_1_cmd_lef_bot_6                         : bit;
signal group_2_1_cmd_lef_bot_5                         : bit;
signal group_2_1_cmd_lef_bot_4                         : bit;
signal group_2_1_cmd_lef_bot_3                         : bit;
signal group_2_1_cmd_lef_bot_2                         : bit;
signal group_2_1_cmd_lef_bot_1                         : bit;
signal group_2_1_cmd_lef_bot_0                         : bit;
signal group_2_1_cmd_bot_lef_7                         : bit;
signal group_2_1_cmd_bot_lef_6                         : bit;
signal group_2_1_cmd_bot_lef_5                         : bit;
signal group_2_1_cmd_bot_lef_4                         : bit;
signal group_2_1_cmd_bot_lef_3                         : bit;
signal group_2_1_cmd_bot_lef_2                         : bit;
signal group_2_1_cmd_bot_lef_1                         : bit;
signal group_2_1_cmd_bot_lef_0                         : bit;
signal group_2_1_clb_topside_in1_mux_q11               : bit;
signal group_2_1_clb_topside_in1_mux_q10               : bit;
signal group_2_1_clb_topside_in1_mux_q03               : bit;
signal group_2_1_clb_topside_in1_mux_q02               : bit;
signal group_2_1_clb_topside_in1_mux_q01               : bit;
signal group_2_1_clb_topside_in1_mux_q00               : bit;
signal group_2_1_clb_rightside_in2_mux_q11             : bit;
signal group_2_1_clb_rightside_in2_mux_q10             : bit;
signal group_2_1_clb_rightside_in2_mux_q03             : bit;
signal group_2_1_clb_rightside_in2_mux_q02             : bit;
signal group_2_1_clb_rightside_in2_mux_q01             : bit;
signal group_2_1_clb_rightside_in2_mux_q00             : bit;
signal group_2_1_clb_in3_mux_q11                       : bit;
signal group_2_1_clb_in3_mux_q10                       : bit;
signal group_2_1_clb_in3_mux_q03                       : bit;
signal group_2_1_clb_in3_mux_q02                       : bit;
signal group_2_1_clb_in3_mux_q01                       : bit;
signal group_2_1_clb_in3_mux_q00                       : bit;
signal group_2_1_clb_in0_mux_q11                       : bit;
signal group_2_1_clb_in0_mux_q10                       : bit;
signal group_2_1_clb_in0_mux_q03                       : bit;
signal group_2_1_clb_in0_mux_q02                       : bit;
signal group_2_1_clb_in0_mux_q01                       : bit;
signal group_2_1_clb_in0_mux_q00                       : bit;
signal group_2_0_strobe_3                              : bit;
signal group_2_0_strobe_2                              : bit;
signal group_2_0_strobe_1                              : bit;
signal group_2_0_strobe_0                              : bit;
signal group_2_0_sig_zero_horiz_7                      : bit;
signal group_2_0_sig_zero_horiz_6                      : bit;
signal group_2_0_sig_zero_horiz_5                      : bit;
signal group_2_0_sig_zero_horiz_4                      : bit;
signal group_2_0_sig_zero_horiz_3                      : bit;
signal group_2_0_sig_zero_horiz_2                      : bit;
signal group_2_0_sig_zero_horiz_1                      : bit;
signal group_2_0_sig_zero_horiz_0                      : bit;
signal group_2_0_sig_error_3                           : bit;
signal group_2_0_sig_error_2                           : bit;
signal group_2_0_sig_error_1                           : bit;
signal group_2_0_sig_error_0                           : bit;
signal group_2_0_q_xor_6_2                             : bit;
signal group_2_0_q_xor_6_1                             : bit;
signal group_2_0_q_xor_6_0                             : bit;
signal group_2_0_q_xor_5_2                             : bit;
signal group_2_0_q_xor_5_1                             : bit;
signal group_2_0_q_xor_5_0                             : bit;
signal group_2_0_q_xor_4_3                             : bit;
signal group_2_0_q_xor_4_2                             : bit;
signal group_2_0_q_xor_4_1                             : bit;
signal group_2_0_q_xor_4_0                             : bit;
signal group_2_0_q_xor_3_3                             : bit;
signal group_2_0_q_xor_3_2                             : bit;
signal group_2_0_q_xor_3_1                             : bit;
signal group_2_0_q_xor_3_0                             : bit;
signal group_2_0_q_xor_2_3                             : bit;
signal group_2_0_q_xor_2_2                             : bit;
signal group_2_0_q_xor_2_1                             : bit;
signal group_2_0_q_xor_2_0                             : bit;
signal group_2_0_q_xor_1_3                             : bit;
signal group_2_0_q_xor_1_2                             : bit;
signal group_2_0_q_xor_1_1                             : bit;
signal group_2_0_q_xor_1_0                             : bit;
signal group_2_0_q_xor_0_3                             : bit;
signal group_2_0_q_xor_0_2                             : bit;
signal group_2_0_q_xor_0_1                             : bit;
signal group_2_0_q_xor_0_0                             : bit;
signal group_2_0_out_pad_mux_q11                       : bit;
signal group_2_0_out_pad_mux_q10                       : bit;
signal group_2_0_out_pad_mux_q03                       : bit;
signal group_2_0_out_pad_mux_q02                       : bit;
signal group_2_0_out_pad_mux_q01                       : bit;
signal group_2_0_out_pad_mux_q00                       : bit;
signal group_2_0_nq_mem_parity_3                       : bit;
signal group_2_0_nq_mem_parity_2                       : bit;
signal group_2_0_nq_mem_parity_1                       : bit;
signal group_2_0_nq_mem_parity_0                       : bit;
signal group_2_0_nq_mem_9                              : bit;
signal group_2_0_nq_mem_8                              : bit;
signal group_2_0_nq_mem_7                              : bit;
signal group_2_0_nq_mem_6                              : bit;
signal group_2_0_nq_mem_5                              : bit;
signal group_2_0_nq_mem_4                              : bit;
signal group_2_0_nq_mem_3                              : bit;
signal group_2_0_nq_mem_29                             : bit;
signal group_2_0_nq_mem_28                             : bit;
signal group_2_0_nq_mem_27                             : bit;
signal group_2_0_nq_mem_26                             : bit;
signal group_2_0_nq_mem_25                             : bit;
signal group_2_0_nq_mem_24                             : bit;
signal group_2_0_nq_mem_23                             : bit;
signal group_2_0_nq_mem_22                             : bit;
signal group_2_0_nq_mem_21                             : bit;
signal group_2_0_nq_mem_20                             : bit;
signal group_2_0_nq_mem_2                              : bit;
signal group_2_0_nq_mem_19                             : bit;
signal group_2_0_nq_mem_18                             : bit;
signal group_2_0_nq_mem_17                             : bit;
signal group_2_0_nq_mem_16                             : bit;
signal group_2_0_nq_mem_15                             : bit;
signal group_2_0_nq_mem_14                             : bit;
signal group_2_0_nq_mem_13                             : bit;
signal group_2_0_nq_mem_12                             : bit;
signal group_2_0_nq_mem_11                             : bit;
signal group_2_0_nq_mem_10                             : bit;
signal group_2_0_nq_mem_1                              : bit;
signal group_2_0_nq_mem_0                              : bit;
signal group_2_0_error_0123                            : bit;
signal group_2_0_decoder_horizon_track_7_na3_x1_sig    : bit;
signal group_2_0_decoder_horizon_track_7_na3_x1_3_sig  : bit;
signal group_2_0_decoder_horizon_track_7_na3_x1_2_sig  : bit;
signal group_2_0_decoder_horizon_track_6_na3_x1_sig    : bit;
signal group_2_0_decoder_horizon_track_6_na3_x1_3_sig  : bit;
signal group_2_0_decoder_horizon_track_6_na3_x1_2_sig  : bit;
signal group_2_0_decoder_horizon_track_5_na3_x1_sig    : bit;
signal group_2_0_decoder_horizon_track_5_na3_x1_3_sig  : bit;
signal group_2_0_decoder_horizon_track_5_na3_x1_2_sig  : bit;
signal group_2_0_decoder_horizon_track_4_na3_x1_sig    : bit;
signal group_2_0_decoder_horizon_track_4_na3_x1_3_sig  : bit;
signal group_2_0_decoder_horizon_track_4_na3_x1_2_sig  : bit;
signal group_2_0_decoder_horizon_track_3_na3_x1_sig    : bit;
signal group_2_0_decoder_horizon_track_3_na3_x1_3_sig  : bit;
signal group_2_0_decoder_horizon_track_3_na3_x1_2_sig  : bit;
signal group_2_0_decoder_horizon_track_2_na3_x1_sig    : bit;
signal group_2_0_decoder_horizon_track_2_na3_x1_3_sig  : bit;
signal group_2_0_decoder_horizon_track_2_na3_x1_2_sig  : bit;
signal group_2_0_decoder_horizon_track_1_na3_x1_sig    : bit;
signal group_2_0_decoder_horizon_track_1_na3_x1_3_sig  : bit;
signal group_2_0_decoder_horizon_track_1_na3_x1_2_sig  : bit;
signal group_2_0_decoder_horizon_track_0_na3_x1_sig    : bit;
signal group_2_0_decoder_horizon_track_0_na3_x1_3_sig  : bit;
signal group_2_0_decoder_horizon_track_0_na3_x1_2_sig  : bit;
signal group_2_0_cmd_zero_lef_7                        : bit;
signal group_2_0_cmd_zero_lef_6                        : bit;
signal group_2_0_cmd_zero_lef_5                        : bit;
signal group_2_0_cmd_zero_lef_4                        : bit;
signal group_2_0_cmd_zero_lef_3                        : bit;
signal group_2_0_cmd_zero_lef_2                        : bit;
signal group_2_0_cmd_zero_lef_1                        : bit;
signal group_2_0_cmd_zero_lef_0                        : bit;
signal group_2_0_cmd_top_lef_7                         : bit;
signal group_2_0_cmd_top_lef_6                         : bit;
signal group_2_0_cmd_top_lef_5                         : bit;
signal group_2_0_cmd_top_lef_4                         : bit;
signal group_2_0_cmd_top_lef_3                         : bit;
signal group_2_0_cmd_top_lef_2                         : bit;
signal group_2_0_cmd_top_lef_1                         : bit;
signal group_2_0_cmd_top_lef_0                         : bit;
signal group_2_0_cmd_rig_lef_7                         : bit;
signal group_2_0_cmd_rig_lef_6                         : bit;
signal group_2_0_cmd_rig_lef_5                         : bit;
signal group_2_0_cmd_rig_lef_4                         : bit;
signal group_2_0_cmd_rig_lef_3                         : bit;
signal group_2_0_cmd_rig_lef_2                         : bit;
signal group_2_0_cmd_rig_lef_1                         : bit;
signal group_2_0_cmd_rig_lef_0                         : bit;
signal group_2_0_cmd_inpad_lef_7                       : bit;
signal group_2_0_cmd_inpad_lef_6                       : bit;
signal group_2_0_cmd_inpad_lef_5                       : bit;
signal group_2_0_cmd_inpad_lef_4                       : bit;
signal group_2_0_cmd_inpad_lef_3                       : bit;
signal group_2_0_cmd_inpad_lef_2                       : bit;
signal group_2_0_cmd_inpad_lef_1                       : bit;
signal group_2_0_cmd_inpad_lef_0                       : bit;
signal group_2_0_clb_topside_in2_mux_q11               : bit;
signal group_2_0_clb_topside_in2_mux_q10               : bit;
signal group_2_0_clb_topside_in2_mux_q03               : bit;
signal group_2_0_clb_topside_in2_mux_q02               : bit;
signal group_2_0_clb_topside_in2_mux_q01               : bit;
signal group_2_0_clb_topside_in2_mux_q00               : bit;
signal group_1_4_strobe_9                              : bit;
signal group_1_4_strobe_8                              : bit;
signal group_1_4_strobe_7                              : bit;
signal group_1_4_strobe_6                              : bit;
signal group_1_4_strobe_5                              : bit;
signal group_1_4_strobe_4                              : bit;
signal group_1_4_strobe_3                              : bit;
signal group_1_4_strobe_2                              : bit;
signal group_1_4_strobe_1                              : bit;
signal group_1_4_strobe_0                              : bit;
signal group_1_4_sig_zero_vert_7                       : bit;
signal group_1_4_sig_zero_vert_6                       : bit;
signal group_1_4_sig_zero_vert_5                       : bit;
signal group_1_4_sig_zero_vert_4                       : bit;
signal group_1_4_sig_zero_vert_3                       : bit;
signal group_1_4_sig_zero_vert_2                       : bit;
signal group_1_4_sig_zero_vert_1                       : bit;
signal group_1_4_sig_zero_vert_0                       : bit;
signal group_1_4_sig_zero_horiz_7                      : bit;
signal group_1_4_sig_zero_horiz_6                      : bit;
signal group_1_4_sig_zero_horiz_5                      : bit;
signal group_1_4_sig_zero_horiz_4                      : bit;
signal group_1_4_sig_zero_horiz_3                      : bit;
signal group_1_4_sig_zero_horiz_2                      : bit;
signal group_1_4_sig_zero_horiz_1                      : bit;
signal group_1_4_sig_zero_horiz_0                      : bit;
signal group_1_4_sig_error_9                           : bit;
signal group_1_4_sig_error_8                           : bit;
signal group_1_4_sig_error_7                           : bit;
signal group_1_4_sig_error_6                           : bit;
signal group_1_4_sig_error_5                           : bit;
signal group_1_4_sig_error_4                           : bit;
signal group_1_4_sig_error_3                           : bit;
signal group_1_4_sig_error_2                           : bit;
signal group_1_4_sig_error_1                           : bit;
signal group_1_4_sig_error_0                           : bit;
signal group_1_4_q_xor_6_8                             : bit;
signal group_1_4_q_xor_6_7                             : bit;
signal group_1_4_q_xor_6_6                             : bit;
signal group_1_4_q_xor_6_5                             : bit;
signal group_1_4_q_xor_6_4                             : bit;
signal group_1_4_q_xor_6_3                             : bit;
signal group_1_4_q_xor_6_2                             : bit;
signal group_1_4_q_xor_6_1                             : bit;
signal group_1_4_q_xor_6_0                             : bit;
signal group_1_4_q_xor_5_8                             : bit;
signal group_1_4_q_xor_5_7                             : bit;
signal group_1_4_q_xor_5_6                             : bit;
signal group_1_4_q_xor_5_5                             : bit;
signal group_1_4_q_xor_5_4                             : bit;
signal group_1_4_q_xor_5_3                             : bit;
signal group_1_4_q_xor_5_2                             : bit;
signal group_1_4_q_xor_5_1                             : bit;
signal group_1_4_q_xor_5_0                             : bit;
signal group_1_4_q_xor_4_8                             : bit;
signal group_1_4_q_xor_4_7                             : bit;
signal group_1_4_q_xor_4_6                             : bit;
signal group_1_4_q_xor_4_5                             : bit;
signal group_1_4_q_xor_4_4                             : bit;
signal group_1_4_q_xor_4_3                             : bit;
signal group_1_4_q_xor_4_2                             : bit;
signal group_1_4_q_xor_4_1                             : bit;
signal group_1_4_q_xor_4_0                             : bit;
signal group_1_4_q_xor_3_9                             : bit;
signal group_1_4_q_xor_3_8                             : bit;
signal group_1_4_q_xor_3_7                             : bit;
signal group_1_4_q_xor_3_6                             : bit;
signal group_1_4_q_xor_3_5                             : bit;
signal group_1_4_q_xor_3_4                             : bit;
signal group_1_4_q_xor_3_3                             : bit;
signal group_1_4_q_xor_3_2                             : bit;
signal group_1_4_q_xor_3_1                             : bit;
signal group_1_4_q_xor_3_0                             : bit;
signal group_1_4_q_xor_2_9                             : bit;
signal group_1_4_q_xor_2_8                             : bit;
signal group_1_4_q_xor_2_7                             : bit;
signal group_1_4_q_xor_2_6                             : bit;
signal group_1_4_q_xor_2_5                             : bit;
signal group_1_4_q_xor_2_4                             : bit;
signal group_1_4_q_xor_2_3                             : bit;
signal group_1_4_q_xor_2_2                             : bit;
signal group_1_4_q_xor_2_1                             : bit;
signal group_1_4_q_xor_2_0                             : bit;
signal group_1_4_q_xor_1_9                             : bit;
signal group_1_4_q_xor_1_8                             : bit;
signal group_1_4_q_xor_1_7                             : bit;
signal group_1_4_q_xor_1_6                             : bit;
signal group_1_4_q_xor_1_5                             : bit;
signal group_1_4_q_xor_1_4                             : bit;
signal group_1_4_q_xor_1_3                             : bit;
signal group_1_4_q_xor_1_2                             : bit;
signal group_1_4_q_xor_1_1                             : bit;
signal group_1_4_q_xor_1_0                             : bit;
signal group_1_4_q_xor_0_9                             : bit;
signal group_1_4_q_xor_0_8                             : bit;
signal group_1_4_q_xor_0_7                             : bit;
signal group_1_4_q_xor_0_6                             : bit;
signal group_1_4_q_xor_0_5                             : bit;
signal group_1_4_q_xor_0_4                             : bit;
signal group_1_4_q_xor_0_3                             : bit;
signal group_1_4_q_xor_0_2                             : bit;
signal group_1_4_q_xor_0_1                             : bit;
signal group_1_4_q_xor_0_0                             : bit;
signal group_1_4_out_pad_mux_q11                       : bit;
signal group_1_4_out_pad_mux_q10                       : bit;
signal group_1_4_out_pad_mux_q03                       : bit;
signal group_1_4_out_pad_mux_q02                       : bit;
signal group_1_4_out_pad_mux_q01                       : bit;
signal group_1_4_out_pad_mux_q00                       : bit;
signal group_1_4_out_lut_scan                          : bit;
signal group_1_4_out_lut                               : bit;
signal group_1_4_out_clb                               : bit;
signal group_1_4_nq_mem_parity_9                       : bit;
signal group_1_4_nq_mem_parity_8                       : bit;
signal group_1_4_nq_mem_parity_7                       : bit;
signal group_1_4_nq_mem_parity_6                       : bit;
signal group_1_4_nq_mem_parity_5                       : bit;
signal group_1_4_nq_mem_parity_4                       : bit;
signal group_1_4_nq_mem_parity_3                       : bit;
signal group_1_4_nq_mem_parity_2                       : bit;
signal group_1_4_nq_mem_parity_1                       : bit;
signal group_1_4_nq_mem_parity_0                       : bit;
signal group_1_4_nq_mem_9                              : bit;
signal group_1_4_nq_mem_8                              : bit;
signal group_1_4_nq_mem_76                             : bit;
signal group_1_4_nq_mem_75                             : bit;
signal group_1_4_nq_mem_74                             : bit;
signal group_1_4_nq_mem_73                             : bit;
signal group_1_4_nq_mem_72                             : bit;
signal group_1_4_nq_mem_71                             : bit;
signal group_1_4_nq_mem_70                             : bit;
signal group_1_4_nq_mem_7                              : bit;
signal group_1_4_nq_mem_69                             : bit;
signal group_1_4_nq_mem_68                             : bit;
signal group_1_4_nq_mem_67                             : bit;
signal group_1_4_nq_mem_66                             : bit;
signal group_1_4_nq_mem_65                             : bit;
signal group_1_4_nq_mem_64                             : bit;
signal group_1_4_nq_mem_63                             : bit;
signal group_1_4_nq_mem_62                             : bit;
signal group_1_4_nq_mem_61                             : bit;
signal group_1_4_nq_mem_60                             : bit;
signal group_1_4_nq_mem_6                              : bit;
signal group_1_4_nq_mem_59                             : bit;
signal group_1_4_nq_mem_58                             : bit;
signal group_1_4_nq_mem_57                             : bit;
signal group_1_4_nq_mem_56                             : bit;
signal group_1_4_nq_mem_55                             : bit;
signal group_1_4_nq_mem_54                             : bit;
signal group_1_4_nq_mem_53                             : bit;
signal group_1_4_nq_mem_52                             : bit;
signal group_1_4_nq_mem_51                             : bit;
signal group_1_4_nq_mem_50                             : bit;
signal group_1_4_nq_mem_5                              : bit;
signal group_1_4_nq_mem_49                             : bit;
signal group_1_4_nq_mem_48                             : bit;
signal group_1_4_nq_mem_47                             : bit;
signal group_1_4_nq_mem_46                             : bit;
signal group_1_4_nq_mem_45                             : bit;
signal group_1_4_nq_mem_44                             : bit;
signal group_1_4_nq_mem_43                             : bit;
signal group_1_4_nq_mem_42                             : bit;
signal group_1_4_nq_mem_41                             : bit;
signal group_1_4_nq_mem_40                             : bit;
signal group_1_4_nq_mem_4                              : bit;
signal group_1_4_nq_mem_39                             : bit;
signal group_1_4_nq_mem_38                             : bit;
signal group_1_4_nq_mem_37                             : bit;
signal group_1_4_nq_mem_36                             : bit;
signal group_1_4_nq_mem_35                             : bit;
signal group_1_4_nq_mem_34                             : bit;
signal group_1_4_nq_mem_33                             : bit;
signal group_1_4_nq_mem_32                             : bit;
signal group_1_4_nq_mem_31                             : bit;
signal group_1_4_nq_mem_30                             : bit;
signal group_1_4_nq_mem_3                              : bit;
signal group_1_4_nq_mem_29                             : bit;
signal group_1_4_nq_mem_28                             : bit;
signal group_1_4_nq_mem_27                             : bit;
signal group_1_4_nq_mem_26                             : bit;
signal group_1_4_nq_mem_25                             : bit;
signal group_1_4_nq_mem_24                             : bit;
signal group_1_4_nq_mem_23                             : bit;
signal group_1_4_nq_mem_22                             : bit;
signal group_1_4_nq_mem_21                             : bit;
signal group_1_4_nq_mem_20                             : bit;
signal group_1_4_nq_mem_2                              : bit;
signal group_1_4_nq_mem_19                             : bit;
signal group_1_4_nq_mem_18                             : bit;
signal group_1_4_nq_mem_17                             : bit;
signal group_1_4_nq_mem_16                             : bit;
signal group_1_4_nq_mem_15                             : bit;
signal group_1_4_nq_mem_14                             : bit;
signal group_1_4_nq_mem_13                             : bit;
signal group_1_4_nq_mem_12                             : bit;
signal group_1_4_nq_mem_11                             : bit;
signal group_1_4_nq_mem_10                             : bit;
signal group_1_4_nq_mem_1                              : bit;
signal group_1_4_nq_mem_0                              : bit;
signal group_1_4_lut_mux_q21                           : bit;
signal group_1_4_lut_mux_q20                           : bit;
signal group_1_4_lut_mux_q13                           : bit;
signal group_1_4_lut_mux_q12                           : bit;
signal group_1_4_lut_mux_q11                           : bit;
signal group_1_4_lut_mux_q10                           : bit;
signal group_1_4_lut_mux_q07                           : bit;
signal group_1_4_lut_mux_q06                           : bit;
signal group_1_4_lut_mux_q05                           : bit;
signal group_1_4_lut_mux_q04                           : bit;
signal group_1_4_lut_mux_q03                           : bit;
signal group_1_4_lut_mux_q02                           : bit;
signal group_1_4_lut_mux_q01                           : bit;
signal group_1_4_lut_mux_q00                           : bit;
signal group_1_4_in_3                                  : bit;
signal group_1_4_in_0                                  : bit;
signal group_1_4_error_4567                            : bit;
signal group_1_4_error_01234567                        : bit;
signal group_1_4_error_0123                            : bit;
signal group_1_4_decoder_vertical_track_7_na3_x1_sig   : bit;
signal group_1_4_decoder_vertical_track_7_na3_x1_2_sig : bit;
signal group_1_4_decoder_vertical_track_6_na3_x1_sig   : bit;
signal group_1_4_decoder_vertical_track_6_na3_x1_2_sig : bit;
signal group_1_4_decoder_vertical_track_5_na3_x1_sig   : bit;
signal group_1_4_decoder_vertical_track_5_na3_x1_2_sig : bit;
signal group_1_4_decoder_vertical_track_4_na3_x1_sig   : bit;
signal group_1_4_decoder_vertical_track_4_na3_x1_2_sig : bit;
signal group_1_4_decoder_vertical_track_3_na3_x1_sig   : bit;
signal group_1_4_decoder_vertical_track_3_na3_x1_2_sig : bit;
signal group_1_4_decoder_vertical_track_2_na3_x1_sig   : bit;
signal group_1_4_decoder_vertical_track_2_na3_x1_2_sig : bit;
signal group_1_4_decoder_vertical_track_1_na3_x1_sig   : bit;
signal group_1_4_decoder_vertical_track_1_na3_x1_2_sig : bit;
signal group_1_4_decoder_vertical_track_0_na3_x1_sig   : bit;
signal group_1_4_decoder_vertical_track_0_na3_x1_2_sig : bit;
signal group_1_4_decoder_horizon_track_7_na3_x1_sig    : bit;
signal group_1_4_decoder_horizon_track_7_na3_x1_3_sig  : bit;
signal group_1_4_decoder_horizon_track_7_na3_x1_2_sig  : bit;
signal group_1_4_decoder_horizon_track_6_na3_x1_sig    : bit;
signal group_1_4_decoder_horizon_track_6_na3_x1_3_sig  : bit;
signal group_1_4_decoder_horizon_track_6_na3_x1_2_sig  : bit;
signal group_1_4_decoder_horizon_track_5_na3_x1_sig    : bit;
signal group_1_4_decoder_horizon_track_5_na3_x1_3_sig  : bit;
signal group_1_4_decoder_horizon_track_5_na3_x1_2_sig  : bit;
signal group_1_4_decoder_horizon_track_4_na3_x1_sig    : bit;
signal group_1_4_decoder_horizon_track_4_na3_x1_3_sig  : bit;
signal group_1_4_decoder_horizon_track_4_na3_x1_2_sig  : bit;
signal group_1_4_decoder_horizon_track_3_na3_x1_sig    : bit;
signal group_1_4_decoder_horizon_track_3_na3_x1_3_sig  : bit;
signal group_1_4_decoder_horizon_track_3_na3_x1_2_sig  : bit;
signal group_1_4_decoder_horizon_track_2_na3_x1_sig    : bit;
signal group_1_4_decoder_horizon_track_2_na3_x1_3_sig  : bit;
signal group_1_4_decoder_horizon_track_2_na3_x1_2_sig  : bit;
signal group_1_4_decoder_horizon_track_1_na3_x1_sig    : bit;
signal group_1_4_decoder_horizon_track_1_na3_x1_3_sig  : bit;
signal group_1_4_decoder_horizon_track_1_na3_x1_2_sig  : bit;
signal group_1_4_decoder_horizon_track_0_na3_x1_sig    : bit;
signal group_1_4_decoder_horizon_track_0_na3_x1_3_sig  : bit;
signal group_1_4_decoder_horizon_track_0_na3_x1_2_sig  : bit;
signal group_1_4_cmd_zero_lef_7                        : bit;
signal group_1_4_cmd_zero_lef_6                        : bit;
signal group_1_4_cmd_zero_lef_5                        : bit;
signal group_1_4_cmd_zero_lef_4                        : bit;
signal group_1_4_cmd_zero_lef_3                        : bit;
signal group_1_4_cmd_zero_lef_2                        : bit;
signal group_1_4_cmd_zero_lef_1                        : bit;
signal group_1_4_cmd_zero_lef_0                        : bit;
signal group_1_4_cmd_zero_bot_7                        : bit;
signal group_1_4_cmd_zero_bot_6                        : bit;
signal group_1_4_cmd_zero_bot_5                        : bit;
signal group_1_4_cmd_zero_bot_4                        : bit;
signal group_1_4_cmd_zero_bot_3                        : bit;
signal group_1_4_cmd_zero_bot_2                        : bit;
signal group_1_4_cmd_zero_bot_1                        : bit;
signal group_1_4_cmd_zero_bot_0                        : bit;
signal group_1_4_cmd_rig_lef_7                         : bit;
signal group_1_4_cmd_rig_lef_6                         : bit;
signal group_1_4_cmd_rig_lef_5                         : bit;
signal group_1_4_cmd_rig_lef_4                         : bit;
signal group_1_4_cmd_rig_lef_3                         : bit;
signal group_1_4_cmd_rig_lef_2                         : bit;
signal group_1_4_cmd_rig_lef_1                         : bit;
signal group_1_4_cmd_rig_lef_0                         : bit;
signal group_1_4_cmd_rig_bot_7                         : bit;
signal group_1_4_cmd_rig_bot_6                         : bit;
signal group_1_4_cmd_rig_bot_5                         : bit;
signal group_1_4_cmd_rig_bot_4                         : bit;
signal group_1_4_cmd_rig_bot_3                         : bit;
signal group_1_4_cmd_rig_bot_2                         : bit;
signal group_1_4_cmd_rig_bot_1                         : bit;
signal group_1_4_cmd_rig_bot_0                         : bit;
signal group_1_4_cmd_pin5_bot_7                        : bit;
signal group_1_4_cmd_pin5_bot_6                        : bit;
signal group_1_4_cmd_pin5_bot_5                        : bit;
signal group_1_4_cmd_pin5_bot_4                        : bit;
signal group_1_4_cmd_pin5_bot_3                        : bit;
signal group_1_4_cmd_pin5_bot_2                        : bit;
signal group_1_4_cmd_pin5_bot_1                        : bit;
signal group_1_4_cmd_pin5_bot_0                        : bit;
signal group_1_4_cmd_pin4_lef_7                        : bit;
signal group_1_4_cmd_pin4_lef_6                        : bit;
signal group_1_4_cmd_pin4_lef_5                        : bit;
signal group_1_4_cmd_pin4_lef_4                        : bit;
signal group_1_4_cmd_pin4_lef_3                        : bit;
signal group_1_4_cmd_pin4_lef_2                        : bit;
signal group_1_4_cmd_pin4_lef_1                        : bit;
signal group_1_4_cmd_pin4_lef_0                        : bit;
signal group_1_4_cmd_lef_bot_7                         : bit;
signal group_1_4_cmd_lef_bot_6                         : bit;
signal group_1_4_cmd_lef_bot_5                         : bit;
signal group_1_4_cmd_lef_bot_4                         : bit;
signal group_1_4_cmd_lef_bot_3                         : bit;
signal group_1_4_cmd_lef_bot_2                         : bit;
signal group_1_4_cmd_lef_bot_1                         : bit;
signal group_1_4_cmd_lef_bot_0                         : bit;
signal group_1_4_cmd_inpad_lef_7                       : bit;
signal group_1_4_cmd_inpad_lef_6                       : bit;
signal group_1_4_cmd_inpad_lef_5                       : bit;
signal group_1_4_cmd_inpad_lef_4                       : bit;
signal group_1_4_cmd_inpad_lef_3                       : bit;
signal group_1_4_cmd_inpad_lef_2                       : bit;
signal group_1_4_cmd_inpad_lef_1                       : bit;
signal group_1_4_cmd_inpad_lef_0                       : bit;
signal group_1_4_cmd_bot_lef_7                         : bit;
signal group_1_4_cmd_bot_lef_6                         : bit;
signal group_1_4_cmd_bot_lef_5                         : bit;
signal group_1_4_cmd_bot_lef_4                         : bit;
signal group_1_4_cmd_bot_lef_3                         : bit;
signal group_1_4_cmd_bot_lef_2                         : bit;
signal group_1_4_cmd_bot_lef_1                         : bit;
signal group_1_4_cmd_bot_lef_0                         : bit;
signal group_1_4_clb_rightside_in2_mux_q11             : bit;
signal group_1_4_clb_rightside_in2_mux_q10             : bit;
signal group_1_4_clb_rightside_in2_mux_q03             : bit;
signal group_1_4_clb_rightside_in2_mux_q02             : bit;
signal group_1_4_clb_rightside_in2_mux_q01             : bit;
signal group_1_4_clb_rightside_in2_mux_q00             : bit;
signal group_1_4_clb_in3_mux_q11                       : bit;
signal group_1_4_clb_in3_mux_q10                       : bit;
signal group_1_4_clb_in3_mux_q03                       : bit;
signal group_1_4_clb_in3_mux_q02                       : bit;
signal group_1_4_clb_in3_mux_q01                       : bit;
signal group_1_4_clb_in3_mux_q00                       : bit;
signal group_1_4_clb_in0_mux_q11                       : bit;
signal group_1_4_clb_in0_mux_q10                       : bit;
signal group_1_4_clb_in0_mux_q03                       : bit;
signal group_1_4_clb_in0_mux_q02                       : bit;
signal group_1_4_clb_in0_mux_q01                       : bit;
signal group_1_4_clb_in0_mux_q00                       : bit;
signal group_1_3_strobe_9                              : bit;
signal group_1_3_strobe_8                              : bit;
signal group_1_3_strobe_7                              : bit;
signal group_1_3_strobe_6                              : bit;
signal group_1_3_strobe_5                              : bit;
signal group_1_3_strobe_4                              : bit;
signal group_1_3_strobe_3                              : bit;
signal group_1_3_strobe_2                              : bit;
signal group_1_3_strobe_1                              : bit;
signal group_1_3_strobe_0                              : bit;
signal group_1_3_sig_zero_vert_7                       : bit;
signal group_1_3_sig_zero_vert_6                       : bit;
signal group_1_3_sig_zero_vert_5                       : bit;
signal group_1_3_sig_zero_vert_4                       : bit;
signal group_1_3_sig_zero_vert_3                       : bit;
signal group_1_3_sig_zero_vert_2                       : bit;
signal group_1_3_sig_zero_vert_1                       : bit;
signal group_1_3_sig_zero_vert_0                       : bit;
signal group_1_3_sig_zero_horiz_7                      : bit;
signal group_1_3_sig_zero_horiz_6                      : bit;
signal group_1_3_sig_zero_horiz_5                      : bit;
signal group_1_3_sig_zero_horiz_4                      : bit;
signal group_1_3_sig_zero_horiz_3                      : bit;
signal group_1_3_sig_zero_horiz_2                      : bit;
signal group_1_3_sig_zero_horiz_1                      : bit;
signal group_1_3_sig_zero_horiz_0                      : bit;
signal group_1_3_sig_error_9                           : bit;
signal group_1_3_sig_error_8                           : bit;
signal group_1_3_sig_error_7                           : bit;
signal group_1_3_sig_error_6                           : bit;
signal group_1_3_sig_error_5                           : bit;
signal group_1_3_sig_error_4                           : bit;
signal group_1_3_sig_error_3                           : bit;
signal group_1_3_sig_error_2                           : bit;
signal group_1_3_sig_error_1                           : bit;
signal group_1_3_sig_error_0                           : bit;
signal group_1_3_q_xor_6_8                             : bit;
signal group_1_3_q_xor_6_7                             : bit;
signal group_1_3_q_xor_6_6                             : bit;
signal group_1_3_q_xor_6_5                             : bit;
signal group_1_3_q_xor_6_4                             : bit;
signal group_1_3_q_xor_6_3                             : bit;
signal group_1_3_q_xor_6_2                             : bit;
signal group_1_3_q_xor_6_1                             : bit;
signal group_1_3_q_xor_6_0                             : bit;
signal group_1_3_q_xor_5_8                             : bit;
signal group_1_3_q_xor_5_7                             : bit;
signal group_1_3_q_xor_5_6                             : bit;
signal group_1_3_q_xor_5_5                             : bit;
signal group_1_3_q_xor_5_4                             : bit;
signal group_1_3_q_xor_5_3                             : bit;
signal group_1_3_q_xor_5_2                             : bit;
signal group_1_3_q_xor_5_1                             : bit;
signal group_1_3_q_xor_5_0                             : bit;
signal group_1_3_q_xor_4_8                             : bit;
signal group_1_3_q_xor_4_7                             : bit;
signal group_1_3_q_xor_4_6                             : bit;
signal group_1_3_q_xor_4_5                             : bit;
signal group_1_3_q_xor_4_4                             : bit;
signal group_1_3_q_xor_4_3                             : bit;
signal group_1_3_q_xor_4_2                             : bit;
signal group_1_3_q_xor_4_1                             : bit;
signal group_1_3_q_xor_4_0                             : bit;
signal group_1_3_q_xor_3_9                             : bit;
signal group_1_3_q_xor_3_8                             : bit;
signal group_1_3_q_xor_3_7                             : bit;
signal group_1_3_q_xor_3_6                             : bit;
signal group_1_3_q_xor_3_5                             : bit;
signal group_1_3_q_xor_3_4                             : bit;
signal group_1_3_q_xor_3_3                             : bit;
signal group_1_3_q_xor_3_2                             : bit;
signal group_1_3_q_xor_3_1                             : bit;
signal group_1_3_q_xor_3_0                             : bit;
signal group_1_3_q_xor_2_9                             : bit;
signal group_1_3_q_xor_2_8                             : bit;
signal group_1_3_q_xor_2_7                             : bit;
signal group_1_3_q_xor_2_6                             : bit;
signal group_1_3_q_xor_2_5                             : bit;
signal group_1_3_q_xor_2_4                             : bit;
signal group_1_3_q_xor_2_3                             : bit;
signal group_1_3_q_xor_2_2                             : bit;
signal group_1_3_q_xor_2_1                             : bit;
signal group_1_3_q_xor_2_0                             : bit;
signal group_1_3_q_xor_1_9                             : bit;
signal group_1_3_q_xor_1_8                             : bit;
signal group_1_3_q_xor_1_7                             : bit;
signal group_1_3_q_xor_1_6                             : bit;
signal group_1_3_q_xor_1_5                             : bit;
signal group_1_3_q_xor_1_4                             : bit;
signal group_1_3_q_xor_1_3                             : bit;
signal group_1_3_q_xor_1_2                             : bit;
signal group_1_3_q_xor_1_1                             : bit;
signal group_1_3_q_xor_1_0                             : bit;
signal group_1_3_q_xor_0_9                             : bit;
signal group_1_3_q_xor_0_8                             : bit;
signal group_1_3_q_xor_0_7                             : bit;
signal group_1_3_q_xor_0_6                             : bit;
signal group_1_3_q_xor_0_5                             : bit;
signal group_1_3_q_xor_0_4                             : bit;
signal group_1_3_q_xor_0_3                             : bit;
signal group_1_3_q_xor_0_2                             : bit;
signal group_1_3_q_xor_0_1                             : bit;
signal group_1_3_q_xor_0_0                             : bit;
signal group_1_3_out_lut_scan                          : bit;
signal group_1_3_out_lut                               : bit;
signal group_1_3_out_clb                               : bit;
signal group_1_3_nq_mem_parity_9                       : bit;
signal group_1_3_nq_mem_parity_8                       : bit;
signal group_1_3_nq_mem_parity_7                       : bit;
signal group_1_3_nq_mem_parity_6                       : bit;
signal group_1_3_nq_mem_parity_5                       : bit;
signal group_1_3_nq_mem_parity_4                       : bit;
signal group_1_3_nq_mem_parity_3                       : bit;
signal group_1_3_nq_mem_parity_2                       : bit;
signal group_1_3_nq_mem_parity_1                       : bit;
signal group_1_3_nq_mem_parity_0                       : bit;
signal group_1_3_nq_mem_9                              : bit;
signal group_1_3_nq_mem_8                              : bit;
signal group_1_3_nq_mem_76                             : bit;
signal group_1_3_nq_mem_75                             : bit;
signal group_1_3_nq_mem_74                             : bit;
signal group_1_3_nq_mem_73                             : bit;
signal group_1_3_nq_mem_72                             : bit;
signal group_1_3_nq_mem_71                             : bit;
signal group_1_3_nq_mem_70                             : bit;
signal group_1_3_nq_mem_7                              : bit;
signal group_1_3_nq_mem_69                             : bit;
signal group_1_3_nq_mem_68                             : bit;
signal group_1_3_nq_mem_67                             : bit;
signal group_1_3_nq_mem_66                             : bit;
signal group_1_3_nq_mem_65                             : bit;
signal group_1_3_nq_mem_64                             : bit;
signal group_1_3_nq_mem_63                             : bit;
signal group_1_3_nq_mem_62                             : bit;
signal group_1_3_nq_mem_61                             : bit;
signal group_1_3_nq_mem_60                             : bit;
signal group_1_3_nq_mem_6                              : bit;
signal group_1_3_nq_mem_59                             : bit;
signal group_1_3_nq_mem_58                             : bit;
signal group_1_3_nq_mem_57                             : bit;
signal group_1_3_nq_mem_56                             : bit;
signal group_1_3_nq_mem_55                             : bit;
signal group_1_3_nq_mem_54                             : bit;
signal group_1_3_nq_mem_53                             : bit;
signal group_1_3_nq_mem_52                             : bit;
signal group_1_3_nq_mem_51                             : bit;
signal group_1_3_nq_mem_50                             : bit;
signal group_1_3_nq_mem_5                              : bit;
signal group_1_3_nq_mem_49                             : bit;
signal group_1_3_nq_mem_48                             : bit;
signal group_1_3_nq_mem_47                             : bit;
signal group_1_3_nq_mem_46                             : bit;
signal group_1_3_nq_mem_45                             : bit;
signal group_1_3_nq_mem_44                             : bit;
signal group_1_3_nq_mem_43                             : bit;
signal group_1_3_nq_mem_42                             : bit;
signal group_1_3_nq_mem_41                             : bit;
signal group_1_3_nq_mem_40                             : bit;
signal group_1_3_nq_mem_4                              : bit;
signal group_1_3_nq_mem_39                             : bit;
signal group_1_3_nq_mem_38                             : bit;
signal group_1_3_nq_mem_37                             : bit;
signal group_1_3_nq_mem_36                             : bit;
signal group_1_3_nq_mem_35                             : bit;
signal group_1_3_nq_mem_34                             : bit;
signal group_1_3_nq_mem_33                             : bit;
signal group_1_3_nq_mem_32                             : bit;
signal group_1_3_nq_mem_31                             : bit;
signal group_1_3_nq_mem_30                             : bit;
signal group_1_3_nq_mem_3                              : bit;
signal group_1_3_nq_mem_29                             : bit;
signal group_1_3_nq_mem_28                             : bit;
signal group_1_3_nq_mem_27                             : bit;
signal group_1_3_nq_mem_26                             : bit;
signal group_1_3_nq_mem_25                             : bit;
signal group_1_3_nq_mem_24                             : bit;
signal group_1_3_nq_mem_23                             : bit;
signal group_1_3_nq_mem_22                             : bit;
signal group_1_3_nq_mem_21                             : bit;
signal group_1_3_nq_mem_20                             : bit;
signal group_1_3_nq_mem_2                              : bit;
signal group_1_3_nq_mem_19                             : bit;
signal group_1_3_nq_mem_18                             : bit;
signal group_1_3_nq_mem_17                             : bit;
signal group_1_3_nq_mem_16                             : bit;
signal group_1_3_nq_mem_15                             : bit;
signal group_1_3_nq_mem_14                             : bit;
signal group_1_3_nq_mem_13                             : bit;
signal group_1_3_nq_mem_12                             : bit;
signal group_1_3_nq_mem_11                             : bit;
signal group_1_3_nq_mem_10                             : bit;
signal group_1_3_nq_mem_1                              : bit;
signal group_1_3_nq_mem_0                              : bit;
signal group_1_3_lut_mux_q21                           : bit;
signal group_1_3_lut_mux_q20                           : bit;
signal group_1_3_lut_mux_q13                           : bit;
signal group_1_3_lut_mux_q12                           : bit;
signal group_1_3_lut_mux_q11                           : bit;
signal group_1_3_lut_mux_q10                           : bit;
signal group_1_3_lut_mux_q07                           : bit;
signal group_1_3_lut_mux_q06                           : bit;
signal group_1_3_lut_mux_q05                           : bit;
signal group_1_3_lut_mux_q04                           : bit;
signal group_1_3_lut_mux_q03                           : bit;
signal group_1_3_lut_mux_q02                           : bit;
signal group_1_3_lut_mux_q01                           : bit;
signal group_1_3_lut_mux_q00                           : bit;
signal group_1_3_in_3                                  : bit;
signal group_1_3_in_0                                  : bit;
signal group_1_3_error_4567                            : bit;
signal group_1_3_error_01234567                        : bit;
signal group_1_3_error_0123                            : bit;
signal group_1_3_decoder_horizon_track_7_na3_x1_sig    : bit;
signal group_1_3_decoder_horizon_track_7_na3_x1_2_sig  : bit;
signal group_1_3_decoder_horizon_track_6_na3_x1_sig    : bit;
signal group_1_3_decoder_horizon_track_6_na3_x1_2_sig  : bit;
signal group_1_3_decoder_horizon_track_5_na3_x1_sig    : bit;
signal group_1_3_decoder_horizon_track_5_na3_x1_2_sig  : bit;
signal group_1_3_decoder_horizon_track_4_na3_x1_sig    : bit;
signal group_1_3_decoder_horizon_track_4_na3_x1_2_sig  : bit;
signal group_1_3_decoder_horizon_track_3_na3_x1_sig    : bit;
signal group_1_3_decoder_horizon_track_3_na3_x1_2_sig  : bit;
signal group_1_3_decoder_horizon_track_2_na3_x1_sig    : bit;
signal group_1_3_decoder_horizon_track_2_na3_x1_2_sig  : bit;
signal group_1_3_decoder_horizon_track_1_na3_x1_sig    : bit;
signal group_1_3_decoder_horizon_track_1_na3_x1_2_sig  : bit;
signal group_1_3_decoder_horizon_track_0_na3_x1_sig    : bit;
signal group_1_3_decoder_horizon_track_0_na3_x1_2_sig  : bit;
signal group_1_3_cmd_zero_lef_7                        : bit;
signal group_1_3_cmd_zero_lef_6                        : bit;
signal group_1_3_cmd_zero_lef_5                        : bit;
signal group_1_3_cmd_zero_lef_4                        : bit;
signal group_1_3_cmd_zero_lef_3                        : bit;
signal group_1_3_cmd_zero_lef_2                        : bit;
signal group_1_3_cmd_zero_lef_1                        : bit;
signal group_1_3_cmd_zero_lef_0                        : bit;
signal group_1_3_cmd_zero_bot_7                        : bit;
signal group_1_3_cmd_zero_bot_6                        : bit;
signal group_1_3_cmd_zero_bot_5                        : bit;
signal group_1_3_cmd_zero_bot_4                        : bit;
signal group_1_3_cmd_zero_bot_3                        : bit;
signal group_1_3_cmd_zero_bot_2                        : bit;
signal group_1_3_cmd_zero_bot_1                        : bit;
signal group_1_3_cmd_zero_bot_0                        : bit;
signal group_1_3_cmd_top_lef_7                         : bit;
signal group_1_3_cmd_top_lef_6                         : bit;
signal group_1_3_cmd_top_lef_5                         : bit;
signal group_1_3_cmd_top_lef_4                         : bit;
signal group_1_3_cmd_top_lef_3                         : bit;
signal group_1_3_cmd_top_lef_2                         : bit;
signal group_1_3_cmd_top_lef_1                         : bit;
signal group_1_3_cmd_top_lef_0                         : bit;
signal group_1_3_cmd_top_bot_7                         : bit;
signal group_1_3_cmd_top_bot_6                         : bit;
signal group_1_3_cmd_top_bot_5                         : bit;
signal group_1_3_cmd_top_bot_4                         : bit;
signal group_1_3_cmd_top_bot_3                         : bit;
signal group_1_3_cmd_top_bot_2                         : bit;
signal group_1_3_cmd_top_bot_1                         : bit;
signal group_1_3_cmd_top_bot_0                         : bit;
signal group_1_3_cmd_rig_lef_7                         : bit;
signal group_1_3_cmd_rig_lef_6                         : bit;
signal group_1_3_cmd_rig_lef_5                         : bit;
signal group_1_3_cmd_rig_lef_4                         : bit;
signal group_1_3_cmd_rig_lef_3                         : bit;
signal group_1_3_cmd_rig_lef_2                         : bit;
signal group_1_3_cmd_rig_lef_1                         : bit;
signal group_1_3_cmd_rig_lef_0                         : bit;
signal group_1_3_cmd_rig_bot_7                         : bit;
signal group_1_3_cmd_rig_bot_6                         : bit;
signal group_1_3_cmd_rig_bot_5                         : bit;
signal group_1_3_cmd_rig_bot_4                         : bit;
signal group_1_3_cmd_rig_bot_3                         : bit;
signal group_1_3_cmd_rig_bot_2                         : bit;
signal group_1_3_cmd_rig_bot_1                         : bit;
signal group_1_3_cmd_rig_bot_0                         : bit;
signal group_1_3_cmd_pin5_bot_7                        : bit;
signal group_1_3_cmd_pin5_bot_6                        : bit;
signal group_1_3_cmd_pin5_bot_5                        : bit;
signal group_1_3_cmd_pin5_bot_4                        : bit;
signal group_1_3_cmd_pin5_bot_3                        : bit;
signal group_1_3_cmd_pin5_bot_2                        : bit;
signal group_1_3_cmd_pin5_bot_1                        : bit;
signal group_1_3_cmd_pin5_bot_0                        : bit;
signal group_1_3_cmd_pin4_lef_7                        : bit;
signal group_1_3_cmd_pin4_lef_6                        : bit;
signal group_1_3_cmd_pin4_lef_5                        : bit;
signal group_1_3_cmd_pin4_lef_4                        : bit;
signal group_1_3_cmd_pin4_lef_3                        : bit;
signal group_1_3_cmd_pin4_lef_2                        : bit;
signal group_1_3_cmd_pin4_lef_1                        : bit;
signal group_1_3_cmd_pin4_lef_0                        : bit;
signal group_1_3_cmd_lef_bot_7                         : bit;
signal group_1_3_cmd_lef_bot_6                         : bit;
signal group_1_3_cmd_lef_bot_5                         : bit;
signal group_1_3_cmd_lef_bot_4                         : bit;
signal group_1_3_cmd_lef_bot_3                         : bit;
signal group_1_3_cmd_lef_bot_2                         : bit;
signal group_1_3_cmd_lef_bot_1                         : bit;
signal group_1_3_cmd_lef_bot_0                         : bit;
signal group_1_3_cmd_bot_lef_7                         : bit;
signal group_1_3_cmd_bot_lef_6                         : bit;
signal group_1_3_cmd_bot_lef_5                         : bit;
signal group_1_3_cmd_bot_lef_4                         : bit;
signal group_1_3_cmd_bot_lef_3                         : bit;
signal group_1_3_cmd_bot_lef_2                         : bit;
signal group_1_3_cmd_bot_lef_1                         : bit;
signal group_1_3_cmd_bot_lef_0                         : bit;
signal group_1_3_clb_topside_in1_mux_q11               : bit;
signal group_1_3_clb_topside_in1_mux_q10               : bit;
signal group_1_3_clb_topside_in1_mux_q03               : bit;
signal group_1_3_clb_topside_in1_mux_q02               : bit;
signal group_1_3_clb_topside_in1_mux_q01               : bit;
signal group_1_3_clb_topside_in1_mux_q00               : bit;
signal group_1_3_clb_rightside_in2_mux_q11             : bit;
signal group_1_3_clb_rightside_in2_mux_q10             : bit;
signal group_1_3_clb_rightside_in2_mux_q03             : bit;
signal group_1_3_clb_rightside_in2_mux_q02             : bit;
signal group_1_3_clb_rightside_in2_mux_q01             : bit;
signal group_1_3_clb_rightside_in2_mux_q00             : bit;
signal group_1_3_clb_in3_mux_q11                       : bit;
signal group_1_3_clb_in3_mux_q10                       : bit;
signal group_1_3_clb_in3_mux_q03                       : bit;
signal group_1_3_clb_in3_mux_q02                       : bit;
signal group_1_3_clb_in3_mux_q01                       : bit;
signal group_1_3_clb_in3_mux_q00                       : bit;
signal group_1_3_clb_in0_mux_q11                       : bit;
signal group_1_3_clb_in0_mux_q10                       : bit;
signal group_1_3_clb_in0_mux_q03                       : bit;
signal group_1_3_clb_in0_mux_q02                       : bit;
signal group_1_3_clb_in0_mux_q01                       : bit;
signal group_1_3_clb_in0_mux_q00                       : bit;
signal group_1_2_strobe_9                              : bit;
signal group_1_2_strobe_8                              : bit;
signal group_1_2_strobe_7                              : bit;
signal group_1_2_strobe_6                              : bit;
signal group_1_2_strobe_5                              : bit;
signal group_1_2_strobe_4                              : bit;
signal group_1_2_strobe_3                              : bit;
signal group_1_2_strobe_2                              : bit;
signal group_1_2_strobe_1                              : bit;
signal group_1_2_strobe_0                              : bit;
signal group_1_2_sig_zero_vert_7                       : bit;
signal group_1_2_sig_zero_vert_6                       : bit;
signal group_1_2_sig_zero_vert_5                       : bit;
signal group_1_2_sig_zero_vert_4                       : bit;
signal group_1_2_sig_zero_vert_3                       : bit;
signal group_1_2_sig_zero_vert_2                       : bit;
signal group_1_2_sig_zero_vert_1                       : bit;
signal group_1_2_sig_zero_vert_0                       : bit;
signal group_1_2_sig_zero_horiz_7                      : bit;
signal group_1_2_sig_zero_horiz_6                      : bit;
signal group_1_2_sig_zero_horiz_5                      : bit;
signal group_1_2_sig_zero_horiz_4                      : bit;
signal group_1_2_sig_zero_horiz_3                      : bit;
signal group_1_2_sig_zero_horiz_2                      : bit;
signal group_1_2_sig_zero_horiz_1                      : bit;
signal group_1_2_sig_zero_horiz_0                      : bit;
signal group_1_2_sig_error_9                           : bit;
signal group_1_2_sig_error_8                           : bit;
signal group_1_2_sig_error_7                           : bit;
signal group_1_2_sig_error_6                           : bit;
signal group_1_2_sig_error_5                           : bit;
signal group_1_2_sig_error_4                           : bit;
signal group_1_2_sig_error_3                           : bit;
signal group_1_2_sig_error_2                           : bit;
signal group_1_2_sig_error_1                           : bit;
signal group_1_2_sig_error_0                           : bit;
signal group_1_2_q_xor_6_8                             : bit;
signal group_1_2_q_xor_6_7                             : bit;
signal group_1_2_q_xor_6_6                             : bit;
signal group_1_2_q_xor_6_5                             : bit;
signal group_1_2_q_xor_6_4                             : bit;
signal group_1_2_q_xor_6_3                             : bit;
signal group_1_2_q_xor_6_2                             : bit;
signal group_1_2_q_xor_6_1                             : bit;
signal group_1_2_q_xor_6_0                             : bit;
signal group_1_2_q_xor_5_8                             : bit;
signal group_1_2_q_xor_5_7                             : bit;
signal group_1_2_q_xor_5_6                             : bit;
signal group_1_2_q_xor_5_5                             : bit;
signal group_1_2_q_xor_5_4                             : bit;
signal group_1_2_q_xor_5_3                             : bit;
signal group_1_2_q_xor_5_2                             : bit;
signal group_1_2_q_xor_5_1                             : bit;
signal group_1_2_q_xor_5_0                             : bit;
signal group_1_2_q_xor_4_8                             : bit;
signal group_1_2_q_xor_4_7                             : bit;
signal group_1_2_q_xor_4_6                             : bit;
signal group_1_2_q_xor_4_5                             : bit;
signal group_1_2_q_xor_4_4                             : bit;
signal group_1_2_q_xor_4_3                             : bit;
signal group_1_2_q_xor_4_2                             : bit;
signal group_1_2_q_xor_4_1                             : bit;
signal group_1_2_q_xor_4_0                             : bit;
signal group_1_2_q_xor_3_9                             : bit;
signal group_1_2_q_xor_3_8                             : bit;
signal group_1_2_q_xor_3_7                             : bit;
signal group_1_2_q_xor_3_6                             : bit;
signal group_1_2_q_xor_3_5                             : bit;
signal group_1_2_q_xor_3_4                             : bit;
signal group_1_2_q_xor_3_3                             : bit;
signal group_1_2_q_xor_3_2                             : bit;
signal group_1_2_q_xor_3_1                             : bit;
signal group_1_2_q_xor_3_0                             : bit;
signal group_1_2_q_xor_2_9                             : bit;
signal group_1_2_q_xor_2_8                             : bit;
signal group_1_2_q_xor_2_7                             : bit;
signal group_1_2_q_xor_2_6                             : bit;
signal group_1_2_q_xor_2_5                             : bit;
signal group_1_2_q_xor_2_4                             : bit;
signal group_1_2_q_xor_2_3                             : bit;
signal group_1_2_q_xor_2_2                             : bit;
signal group_1_2_q_xor_2_1                             : bit;
signal group_1_2_q_xor_2_0                             : bit;
signal group_1_2_q_xor_1_9                             : bit;
signal group_1_2_q_xor_1_8                             : bit;
signal group_1_2_q_xor_1_7                             : bit;
signal group_1_2_q_xor_1_6                             : bit;
signal group_1_2_q_xor_1_5                             : bit;
signal group_1_2_q_xor_1_4                             : bit;
signal group_1_2_q_xor_1_3                             : bit;
signal group_1_2_q_xor_1_2                             : bit;
signal group_1_2_q_xor_1_1                             : bit;
signal group_1_2_q_xor_1_0                             : bit;
signal group_1_2_q_xor_0_9                             : bit;
signal group_1_2_q_xor_0_8                             : bit;
signal group_1_2_q_xor_0_7                             : bit;
signal group_1_2_q_xor_0_6                             : bit;
signal group_1_2_q_xor_0_5                             : bit;
signal group_1_2_q_xor_0_4                             : bit;
signal group_1_2_q_xor_0_3                             : bit;
signal group_1_2_q_xor_0_2                             : bit;
signal group_1_2_q_xor_0_1                             : bit;
signal group_1_2_q_xor_0_0                             : bit;
signal group_1_2_out_lut_scan                          : bit;
signal group_1_2_out_lut                               : bit;
signal group_1_2_out_clb                               : bit;
signal group_1_2_nq_mem_parity_9                       : bit;
signal group_1_2_nq_mem_parity_8                       : bit;
signal group_1_2_nq_mem_parity_7                       : bit;
signal group_1_2_nq_mem_parity_6                       : bit;
signal group_1_2_nq_mem_parity_5                       : bit;
signal group_1_2_nq_mem_parity_4                       : bit;
signal group_1_2_nq_mem_parity_3                       : bit;
signal group_1_2_nq_mem_parity_2                       : bit;
signal group_1_2_nq_mem_parity_1                       : bit;
signal group_1_2_nq_mem_parity_0                       : bit;
signal group_1_2_nq_mem_9                              : bit;
signal group_1_2_nq_mem_8                              : bit;
signal group_1_2_nq_mem_76                             : bit;
signal group_1_2_nq_mem_75                             : bit;
signal group_1_2_nq_mem_74                             : bit;
signal group_1_2_nq_mem_73                             : bit;
signal group_1_2_nq_mem_72                             : bit;
signal group_1_2_nq_mem_71                             : bit;
signal group_1_2_nq_mem_70                             : bit;
signal group_1_2_nq_mem_7                              : bit;
signal group_1_2_nq_mem_69                             : bit;
signal group_1_2_nq_mem_68                             : bit;
signal group_1_2_nq_mem_67                             : bit;
signal group_1_2_nq_mem_66                             : bit;
signal group_1_2_nq_mem_65                             : bit;
signal group_1_2_nq_mem_64                             : bit;
signal group_1_2_nq_mem_63                             : bit;
signal group_1_2_nq_mem_62                             : bit;
signal group_1_2_nq_mem_61                             : bit;
signal group_1_2_nq_mem_60                             : bit;
signal group_1_2_nq_mem_6                              : bit;
signal group_1_2_nq_mem_59                             : bit;
signal group_1_2_nq_mem_58                             : bit;
signal group_1_2_nq_mem_57                             : bit;
signal group_1_2_nq_mem_56                             : bit;
signal group_1_2_nq_mem_55                             : bit;
signal group_1_2_nq_mem_54                             : bit;
signal group_1_2_nq_mem_53                             : bit;
signal group_1_2_nq_mem_52                             : bit;
signal group_1_2_nq_mem_51                             : bit;
signal group_1_2_nq_mem_50                             : bit;
signal group_1_2_nq_mem_5                              : bit;
signal group_1_2_nq_mem_49                             : bit;
signal group_1_2_nq_mem_48                             : bit;
signal group_1_2_nq_mem_47                             : bit;
signal group_1_2_nq_mem_46                             : bit;
signal group_1_2_nq_mem_45                             : bit;
signal group_1_2_nq_mem_44                             : bit;
signal group_1_2_nq_mem_43                             : bit;
signal group_1_2_nq_mem_42                             : bit;
signal group_1_2_nq_mem_41                             : bit;
signal group_1_2_nq_mem_40                             : bit;
signal group_1_2_nq_mem_4                              : bit;
signal group_1_2_nq_mem_39                             : bit;
signal group_1_2_nq_mem_38                             : bit;
signal group_1_2_nq_mem_37                             : bit;
signal group_1_2_nq_mem_36                             : bit;
signal group_1_2_nq_mem_35                             : bit;
signal group_1_2_nq_mem_34                             : bit;
signal group_1_2_nq_mem_33                             : bit;
signal group_1_2_nq_mem_32                             : bit;
signal group_1_2_nq_mem_31                             : bit;
signal group_1_2_nq_mem_30                             : bit;
signal group_1_2_nq_mem_3                              : bit;
signal group_1_2_nq_mem_29                             : bit;
signal group_1_2_nq_mem_28                             : bit;
signal group_1_2_nq_mem_27                             : bit;
signal group_1_2_nq_mem_26                             : bit;
signal group_1_2_nq_mem_25                             : bit;
signal group_1_2_nq_mem_24                             : bit;
signal group_1_2_nq_mem_23                             : bit;
signal group_1_2_nq_mem_22                             : bit;
signal group_1_2_nq_mem_21                             : bit;
signal group_1_2_nq_mem_20                             : bit;
signal group_1_2_nq_mem_2                              : bit;
signal group_1_2_nq_mem_19                             : bit;
signal group_1_2_nq_mem_18                             : bit;
signal group_1_2_nq_mem_17                             : bit;
signal group_1_2_nq_mem_16                             : bit;
signal group_1_2_nq_mem_15                             : bit;
signal group_1_2_nq_mem_14                             : bit;
signal group_1_2_nq_mem_13                             : bit;
signal group_1_2_nq_mem_12                             : bit;
signal group_1_2_nq_mem_11                             : bit;
signal group_1_2_nq_mem_10                             : bit;
signal group_1_2_nq_mem_1                              : bit;
signal group_1_2_nq_mem_0                              : bit;
signal group_1_2_lut_mux_q21                           : bit;
signal group_1_2_lut_mux_q20                           : bit;
signal group_1_2_lut_mux_q13                           : bit;
signal group_1_2_lut_mux_q12                           : bit;
signal group_1_2_lut_mux_q11                           : bit;
signal group_1_2_lut_mux_q10                           : bit;
signal group_1_2_lut_mux_q07                           : bit;
signal group_1_2_lut_mux_q06                           : bit;
signal group_1_2_lut_mux_q05                           : bit;
signal group_1_2_lut_mux_q04                           : bit;
signal group_1_2_lut_mux_q03                           : bit;
signal group_1_2_lut_mux_q02                           : bit;
signal group_1_2_lut_mux_q01                           : bit;
signal group_1_2_lut_mux_q00                           : bit;
signal group_1_2_in_3                                  : bit;
signal group_1_2_in_0                                  : bit;
signal group_1_2_error_4567                            : bit;
signal group_1_2_error_01234567                        : bit;
signal group_1_2_error_0123                            : bit;
signal group_1_2_decoder_horizon_track_7_na3_x1_sig    : bit;
signal group_1_2_decoder_horizon_track_7_na3_x1_2_sig  : bit;
signal group_1_2_decoder_horizon_track_6_na3_x1_sig    : bit;
signal group_1_2_decoder_horizon_track_6_na3_x1_2_sig  : bit;
signal group_1_2_decoder_horizon_track_5_na3_x1_sig    : bit;
signal group_1_2_decoder_horizon_track_5_na3_x1_2_sig  : bit;
signal group_1_2_decoder_horizon_track_4_na3_x1_sig    : bit;
signal group_1_2_decoder_horizon_track_4_na3_x1_2_sig  : bit;
signal group_1_2_decoder_horizon_track_3_na3_x1_sig    : bit;
signal group_1_2_decoder_horizon_track_3_na3_x1_2_sig  : bit;
signal group_1_2_decoder_horizon_track_2_na3_x1_sig    : bit;
signal group_1_2_decoder_horizon_track_2_na3_x1_2_sig  : bit;
signal group_1_2_decoder_horizon_track_1_na3_x1_sig    : bit;
signal group_1_2_decoder_horizon_track_1_na3_x1_2_sig  : bit;
signal group_1_2_decoder_horizon_track_0_na3_x1_sig    : bit;
signal group_1_2_decoder_horizon_track_0_na3_x1_2_sig  : bit;
signal group_1_2_cmd_zero_lef_7                        : bit;
signal group_1_2_cmd_zero_lef_6                        : bit;
signal group_1_2_cmd_zero_lef_5                        : bit;
signal group_1_2_cmd_zero_lef_4                        : bit;
signal group_1_2_cmd_zero_lef_3                        : bit;
signal group_1_2_cmd_zero_lef_2                        : bit;
signal group_1_2_cmd_zero_lef_1                        : bit;
signal group_1_2_cmd_zero_lef_0                        : bit;
signal group_1_2_cmd_zero_bot_7                        : bit;
signal group_1_2_cmd_zero_bot_6                        : bit;
signal group_1_2_cmd_zero_bot_5                        : bit;
signal group_1_2_cmd_zero_bot_4                        : bit;
signal group_1_2_cmd_zero_bot_3                        : bit;
signal group_1_2_cmd_zero_bot_2                        : bit;
signal group_1_2_cmd_zero_bot_1                        : bit;
signal group_1_2_cmd_zero_bot_0                        : bit;
signal group_1_2_cmd_top_lef_7                         : bit;
signal group_1_2_cmd_top_lef_6                         : bit;
signal group_1_2_cmd_top_lef_5                         : bit;
signal group_1_2_cmd_top_lef_4                         : bit;
signal group_1_2_cmd_top_lef_3                         : bit;
signal group_1_2_cmd_top_lef_2                         : bit;
signal group_1_2_cmd_top_lef_1                         : bit;
signal group_1_2_cmd_top_lef_0                         : bit;
signal group_1_2_cmd_top_bot_7                         : bit;
signal group_1_2_cmd_top_bot_6                         : bit;
signal group_1_2_cmd_top_bot_5                         : bit;
signal group_1_2_cmd_top_bot_4                         : bit;
signal group_1_2_cmd_top_bot_3                         : bit;
signal group_1_2_cmd_top_bot_2                         : bit;
signal group_1_2_cmd_top_bot_1                         : bit;
signal group_1_2_cmd_top_bot_0                         : bit;
signal group_1_2_cmd_rig_lef_7                         : bit;
signal group_1_2_cmd_rig_lef_6                         : bit;
signal group_1_2_cmd_rig_lef_5                         : bit;
signal group_1_2_cmd_rig_lef_4                         : bit;
signal group_1_2_cmd_rig_lef_3                         : bit;
signal group_1_2_cmd_rig_lef_2                         : bit;
signal group_1_2_cmd_rig_lef_1                         : bit;
signal group_1_2_cmd_rig_lef_0                         : bit;
signal group_1_2_cmd_rig_bot_7                         : bit;
signal group_1_2_cmd_rig_bot_6                         : bit;
signal group_1_2_cmd_rig_bot_5                         : bit;
signal group_1_2_cmd_rig_bot_4                         : bit;
signal group_1_2_cmd_rig_bot_3                         : bit;
signal group_1_2_cmd_rig_bot_2                         : bit;
signal group_1_2_cmd_rig_bot_1                         : bit;
signal group_1_2_cmd_rig_bot_0                         : bit;
signal group_1_2_cmd_pin5_bot_7                        : bit;
signal group_1_2_cmd_pin5_bot_6                        : bit;
signal group_1_2_cmd_pin5_bot_5                        : bit;
signal group_1_2_cmd_pin5_bot_4                        : bit;
signal group_1_2_cmd_pin5_bot_3                        : bit;
signal group_1_2_cmd_pin5_bot_2                        : bit;
signal group_1_2_cmd_pin5_bot_1                        : bit;
signal group_1_2_cmd_pin5_bot_0                        : bit;
signal group_1_2_cmd_pin4_lef_7                        : bit;
signal group_1_2_cmd_pin4_lef_6                        : bit;
signal group_1_2_cmd_pin4_lef_5                        : bit;
signal group_1_2_cmd_pin4_lef_4                        : bit;
signal group_1_2_cmd_pin4_lef_3                        : bit;
signal group_1_2_cmd_pin4_lef_2                        : bit;
signal group_1_2_cmd_pin4_lef_1                        : bit;
signal group_1_2_cmd_pin4_lef_0                        : bit;
signal group_1_2_cmd_lef_bot_7                         : bit;
signal group_1_2_cmd_lef_bot_6                         : bit;
signal group_1_2_cmd_lef_bot_5                         : bit;
signal group_1_2_cmd_lef_bot_4                         : bit;
signal group_1_2_cmd_lef_bot_3                         : bit;
signal group_1_2_cmd_lef_bot_2                         : bit;
signal group_1_2_cmd_lef_bot_1                         : bit;
signal group_1_2_cmd_lef_bot_0                         : bit;
signal group_1_2_cmd_bot_lef_7                         : bit;
signal group_1_2_cmd_bot_lef_6                         : bit;
signal group_1_2_cmd_bot_lef_5                         : bit;
signal group_1_2_cmd_bot_lef_4                         : bit;
signal group_1_2_cmd_bot_lef_3                         : bit;
signal group_1_2_cmd_bot_lef_2                         : bit;
signal group_1_2_cmd_bot_lef_1                         : bit;
signal group_1_2_cmd_bot_lef_0                         : bit;
signal group_1_2_clb_topside_in1_mux_q11               : bit;
signal group_1_2_clb_topside_in1_mux_q10               : bit;
signal group_1_2_clb_topside_in1_mux_q03               : bit;
signal group_1_2_clb_topside_in1_mux_q02               : bit;
signal group_1_2_clb_topside_in1_mux_q01               : bit;
signal group_1_2_clb_topside_in1_mux_q00               : bit;
signal group_1_2_clb_rightside_in2_mux_q11             : bit;
signal group_1_2_clb_rightside_in2_mux_q10             : bit;
signal group_1_2_clb_rightside_in2_mux_q03             : bit;
signal group_1_2_clb_rightside_in2_mux_q02             : bit;
signal group_1_2_clb_rightside_in2_mux_q01             : bit;
signal group_1_2_clb_rightside_in2_mux_q00             : bit;
signal group_1_2_clb_in3_mux_q11                       : bit;
signal group_1_2_clb_in3_mux_q10                       : bit;
signal group_1_2_clb_in3_mux_q03                       : bit;
signal group_1_2_clb_in3_mux_q02                       : bit;
signal group_1_2_clb_in3_mux_q01                       : bit;
signal group_1_2_clb_in3_mux_q00                       : bit;
signal group_1_2_clb_in0_mux_q11                       : bit;
signal group_1_2_clb_in0_mux_q10                       : bit;
signal group_1_2_clb_in0_mux_q03                       : bit;
signal group_1_2_clb_in0_mux_q02                       : bit;
signal group_1_2_clb_in0_mux_q01                       : bit;
signal group_1_2_clb_in0_mux_q00                       : bit;
signal group_1_1_strobe_9                              : bit;
signal group_1_1_strobe_8                              : bit;
signal group_1_1_strobe_7                              : bit;
signal group_1_1_strobe_6                              : bit;
signal group_1_1_strobe_5                              : bit;
signal group_1_1_strobe_4                              : bit;
signal group_1_1_strobe_3                              : bit;
signal group_1_1_strobe_2                              : bit;
signal group_1_1_strobe_1                              : bit;
signal group_1_1_strobe_0                              : bit;
signal group_1_1_sig_zero_vert_7                       : bit;
signal group_1_1_sig_zero_vert_6                       : bit;
signal group_1_1_sig_zero_vert_5                       : bit;
signal group_1_1_sig_zero_vert_4                       : bit;
signal group_1_1_sig_zero_vert_3                       : bit;
signal group_1_1_sig_zero_vert_2                       : bit;
signal group_1_1_sig_zero_vert_1                       : bit;
signal group_1_1_sig_zero_vert_0                       : bit;
signal group_1_1_sig_zero_horiz_7                      : bit;
signal group_1_1_sig_zero_horiz_6                      : bit;
signal group_1_1_sig_zero_horiz_5                      : bit;
signal group_1_1_sig_zero_horiz_4                      : bit;
signal group_1_1_sig_zero_horiz_3                      : bit;
signal group_1_1_sig_zero_horiz_2                      : bit;
signal group_1_1_sig_zero_horiz_1                      : bit;
signal group_1_1_sig_zero_horiz_0                      : bit;
signal group_1_1_sig_error_9                           : bit;
signal group_1_1_sig_error_8                           : bit;
signal group_1_1_sig_error_7                           : bit;
signal group_1_1_sig_error_6                           : bit;
signal group_1_1_sig_error_5                           : bit;
signal group_1_1_sig_error_4                           : bit;
signal group_1_1_sig_error_3                           : bit;
signal group_1_1_sig_error_2                           : bit;
signal group_1_1_sig_error_1                           : bit;
signal group_1_1_sig_error_0                           : bit;
signal group_1_1_q_xor_6_8                             : bit;
signal group_1_1_q_xor_6_7                             : bit;
signal group_1_1_q_xor_6_6                             : bit;
signal group_1_1_q_xor_6_5                             : bit;
signal group_1_1_q_xor_6_4                             : bit;
signal group_1_1_q_xor_6_3                             : bit;
signal group_1_1_q_xor_6_2                             : bit;
signal group_1_1_q_xor_6_1                             : bit;
signal group_1_1_q_xor_6_0                             : bit;
signal group_1_1_q_xor_5_8                             : bit;
signal group_1_1_q_xor_5_7                             : bit;
signal group_1_1_q_xor_5_6                             : bit;
signal group_1_1_q_xor_5_5                             : bit;
signal group_1_1_q_xor_5_4                             : bit;
signal group_1_1_q_xor_5_3                             : bit;
signal group_1_1_q_xor_5_2                             : bit;
signal group_1_1_q_xor_5_1                             : bit;
signal group_1_1_q_xor_5_0                             : bit;
signal group_1_1_q_xor_4_8                             : bit;
signal group_1_1_q_xor_4_7                             : bit;
signal group_1_1_q_xor_4_6                             : bit;
signal group_1_1_q_xor_4_5                             : bit;
signal group_1_1_q_xor_4_4                             : bit;
signal group_1_1_q_xor_4_3                             : bit;
signal group_1_1_q_xor_4_2                             : bit;
signal group_1_1_q_xor_4_1                             : bit;
signal group_1_1_q_xor_4_0                             : bit;
signal group_1_1_q_xor_3_9                             : bit;
signal group_1_1_q_xor_3_8                             : bit;
signal group_1_1_q_xor_3_7                             : bit;
signal group_1_1_q_xor_3_6                             : bit;
signal group_1_1_q_xor_3_5                             : bit;
signal group_1_1_q_xor_3_4                             : bit;
signal group_1_1_q_xor_3_3                             : bit;
signal group_1_1_q_xor_3_2                             : bit;
signal group_1_1_q_xor_3_1                             : bit;
signal group_1_1_q_xor_3_0                             : bit;
signal group_1_1_q_xor_2_9                             : bit;
signal group_1_1_q_xor_2_8                             : bit;
signal group_1_1_q_xor_2_7                             : bit;
signal group_1_1_q_xor_2_6                             : bit;
signal group_1_1_q_xor_2_5                             : bit;
signal group_1_1_q_xor_2_4                             : bit;
signal group_1_1_q_xor_2_3                             : bit;
signal group_1_1_q_xor_2_2                             : bit;
signal group_1_1_q_xor_2_1                             : bit;
signal group_1_1_q_xor_2_0                             : bit;
signal group_1_1_q_xor_1_9                             : bit;
signal group_1_1_q_xor_1_8                             : bit;
signal group_1_1_q_xor_1_7                             : bit;
signal group_1_1_q_xor_1_6                             : bit;
signal group_1_1_q_xor_1_5                             : bit;
signal group_1_1_q_xor_1_4                             : bit;
signal group_1_1_q_xor_1_3                             : bit;
signal group_1_1_q_xor_1_2                             : bit;
signal group_1_1_q_xor_1_1                             : bit;
signal group_1_1_q_xor_1_0                             : bit;
signal group_1_1_q_xor_0_9                             : bit;
signal group_1_1_q_xor_0_8                             : bit;
signal group_1_1_q_xor_0_7                             : bit;
signal group_1_1_q_xor_0_6                             : bit;
signal group_1_1_q_xor_0_5                             : bit;
signal group_1_1_q_xor_0_4                             : bit;
signal group_1_1_q_xor_0_3                             : bit;
signal group_1_1_q_xor_0_2                             : bit;
signal group_1_1_q_xor_0_1                             : bit;
signal group_1_1_q_xor_0_0                             : bit;
signal group_1_1_out_lut_scan                          : bit;
signal group_1_1_out_lut                               : bit;
signal group_1_1_out_clb                               : bit;
signal group_1_1_nq_mem_parity_9                       : bit;
signal group_1_1_nq_mem_parity_8                       : bit;
signal group_1_1_nq_mem_parity_7                       : bit;
signal group_1_1_nq_mem_parity_6                       : bit;
signal group_1_1_nq_mem_parity_5                       : bit;
signal group_1_1_nq_mem_parity_4                       : bit;
signal group_1_1_nq_mem_parity_3                       : bit;
signal group_1_1_nq_mem_parity_2                       : bit;
signal group_1_1_nq_mem_parity_1                       : bit;
signal group_1_1_nq_mem_parity_0                       : bit;
signal group_1_1_nq_mem_9                              : bit;
signal group_1_1_nq_mem_8                              : bit;
signal group_1_1_nq_mem_76                             : bit;
signal group_1_1_nq_mem_75                             : bit;
signal group_1_1_nq_mem_74                             : bit;
signal group_1_1_nq_mem_73                             : bit;
signal group_1_1_nq_mem_72                             : bit;
signal group_1_1_nq_mem_71                             : bit;
signal group_1_1_nq_mem_70                             : bit;
signal group_1_1_nq_mem_7                              : bit;
signal group_1_1_nq_mem_69                             : bit;
signal group_1_1_nq_mem_68                             : bit;
signal group_1_1_nq_mem_67                             : bit;
signal group_1_1_nq_mem_66                             : bit;
signal group_1_1_nq_mem_65                             : bit;
signal group_1_1_nq_mem_64                             : bit;
signal group_1_1_nq_mem_63                             : bit;
signal group_1_1_nq_mem_62                             : bit;
signal group_1_1_nq_mem_61                             : bit;
signal group_1_1_nq_mem_60                             : bit;
signal group_1_1_nq_mem_6                              : bit;
signal group_1_1_nq_mem_59                             : bit;
signal group_1_1_nq_mem_58                             : bit;
signal group_1_1_nq_mem_57                             : bit;
signal group_1_1_nq_mem_56                             : bit;
signal group_1_1_nq_mem_55                             : bit;
signal group_1_1_nq_mem_54                             : bit;
signal group_1_1_nq_mem_53                             : bit;
signal group_1_1_nq_mem_52                             : bit;
signal group_1_1_nq_mem_51                             : bit;
signal group_1_1_nq_mem_50                             : bit;
signal group_1_1_nq_mem_5                              : bit;
signal group_1_1_nq_mem_49                             : bit;
signal group_1_1_nq_mem_48                             : bit;
signal group_1_1_nq_mem_47                             : bit;
signal group_1_1_nq_mem_46                             : bit;
signal group_1_1_nq_mem_45                             : bit;
signal group_1_1_nq_mem_44                             : bit;
signal group_1_1_nq_mem_43                             : bit;
signal group_1_1_nq_mem_42                             : bit;
signal group_1_1_nq_mem_41                             : bit;
signal group_1_1_nq_mem_40                             : bit;
signal group_1_1_nq_mem_4                              : bit;
signal group_1_1_nq_mem_39                             : bit;
signal group_1_1_nq_mem_38                             : bit;
signal group_1_1_nq_mem_37                             : bit;
signal group_1_1_nq_mem_36                             : bit;
signal group_1_1_nq_mem_35                             : bit;
signal group_1_1_nq_mem_34                             : bit;
signal group_1_1_nq_mem_33                             : bit;
signal group_1_1_nq_mem_32                             : bit;
signal group_1_1_nq_mem_31                             : bit;
signal group_1_1_nq_mem_30                             : bit;
signal group_1_1_nq_mem_3                              : bit;
signal group_1_1_nq_mem_29                             : bit;
signal group_1_1_nq_mem_28                             : bit;
signal group_1_1_nq_mem_27                             : bit;
signal group_1_1_nq_mem_26                             : bit;
signal group_1_1_nq_mem_25                             : bit;
signal group_1_1_nq_mem_24                             : bit;
signal group_1_1_nq_mem_23                             : bit;
signal group_1_1_nq_mem_22                             : bit;
signal group_1_1_nq_mem_21                             : bit;
signal group_1_1_nq_mem_20                             : bit;
signal group_1_1_nq_mem_2                              : bit;
signal group_1_1_nq_mem_19                             : bit;
signal group_1_1_nq_mem_18                             : bit;
signal group_1_1_nq_mem_17                             : bit;
signal group_1_1_nq_mem_16                             : bit;
signal group_1_1_nq_mem_15                             : bit;
signal group_1_1_nq_mem_14                             : bit;
signal group_1_1_nq_mem_13                             : bit;
signal group_1_1_nq_mem_12                             : bit;
signal group_1_1_nq_mem_11                             : bit;
signal group_1_1_nq_mem_10                             : bit;
signal group_1_1_nq_mem_1                              : bit;
signal group_1_1_nq_mem_0                              : bit;
signal group_1_1_lut_mux_q21                           : bit;
signal group_1_1_lut_mux_q20                           : bit;
signal group_1_1_lut_mux_q13                           : bit;
signal group_1_1_lut_mux_q12                           : bit;
signal group_1_1_lut_mux_q11                           : bit;
signal group_1_1_lut_mux_q10                           : bit;
signal group_1_1_lut_mux_q07                           : bit;
signal group_1_1_lut_mux_q06                           : bit;
signal group_1_1_lut_mux_q05                           : bit;
signal group_1_1_lut_mux_q04                           : bit;
signal group_1_1_lut_mux_q03                           : bit;
signal group_1_1_lut_mux_q02                           : bit;
signal group_1_1_lut_mux_q01                           : bit;
signal group_1_1_lut_mux_q00                           : bit;
signal group_1_1_in_3                                  : bit;
signal group_1_1_in_0                                  : bit;
signal group_1_1_error_4567                            : bit;
signal group_1_1_error_01234567                        : bit;
signal group_1_1_error_0123                            : bit;
signal group_1_1_decoder_vertical_track_7_na3_x1_sig   : bit;
signal group_1_1_decoder_vertical_track_7_na3_x1_2_sig : bit;
signal group_1_1_decoder_vertical_track_6_na3_x1_sig   : bit;
signal group_1_1_decoder_vertical_track_6_na3_x1_2_sig : bit;
signal group_1_1_decoder_vertical_track_5_na3_x1_sig   : bit;
signal group_1_1_decoder_vertical_track_5_na3_x1_2_sig : bit;
signal group_1_1_decoder_vertical_track_4_na3_x1_sig   : bit;
signal group_1_1_decoder_vertical_track_4_na3_x1_2_sig : bit;
signal group_1_1_decoder_vertical_track_3_na3_x1_sig   : bit;
signal group_1_1_decoder_vertical_track_3_na3_x1_2_sig : bit;
signal group_1_1_decoder_vertical_track_2_na3_x1_sig   : bit;
signal group_1_1_decoder_vertical_track_2_na3_x1_2_sig : bit;
signal group_1_1_decoder_vertical_track_1_na3_x1_sig   : bit;
signal group_1_1_decoder_vertical_track_1_na3_x1_2_sig : bit;
signal group_1_1_decoder_vertical_track_0_na3_x1_sig   : bit;
signal group_1_1_decoder_vertical_track_0_na3_x1_2_sig : bit;
signal group_1_1_decoder_horizon_track_7_na3_x1_sig    : bit;
signal group_1_1_decoder_horizon_track_7_na3_x1_2_sig  : bit;
signal group_1_1_decoder_horizon_track_6_na3_x1_sig    : bit;
signal group_1_1_decoder_horizon_track_6_na3_x1_2_sig  : bit;
signal group_1_1_decoder_horizon_track_5_na3_x1_sig    : bit;
signal group_1_1_decoder_horizon_track_5_na3_x1_2_sig  : bit;
signal group_1_1_decoder_horizon_track_4_na3_x1_sig    : bit;
signal group_1_1_decoder_horizon_track_4_na3_x1_2_sig  : bit;
signal group_1_1_decoder_horizon_track_3_na3_x1_sig    : bit;
signal group_1_1_decoder_horizon_track_3_na3_x1_2_sig  : bit;
signal group_1_1_decoder_horizon_track_2_na3_x1_sig    : bit;
signal group_1_1_decoder_horizon_track_2_na3_x1_2_sig  : bit;
signal group_1_1_decoder_horizon_track_1_na3_x1_sig    : bit;
signal group_1_1_decoder_horizon_track_1_na3_x1_2_sig  : bit;
signal group_1_1_decoder_horizon_track_0_na3_x1_sig    : bit;
signal group_1_1_decoder_horizon_track_0_na3_x1_2_sig  : bit;
signal group_1_1_cmd_zero_lef_7                        : bit;
signal group_1_1_cmd_zero_lef_6                        : bit;
signal group_1_1_cmd_zero_lef_5                        : bit;
signal group_1_1_cmd_zero_lef_4                        : bit;
signal group_1_1_cmd_zero_lef_3                        : bit;
signal group_1_1_cmd_zero_lef_2                        : bit;
signal group_1_1_cmd_zero_lef_1                        : bit;
signal group_1_1_cmd_zero_lef_0                        : bit;
signal group_1_1_cmd_zero_bot_7                        : bit;
signal group_1_1_cmd_zero_bot_6                        : bit;
signal group_1_1_cmd_zero_bot_5                        : bit;
signal group_1_1_cmd_zero_bot_4                        : bit;
signal group_1_1_cmd_zero_bot_3                        : bit;
signal group_1_1_cmd_zero_bot_2                        : bit;
signal group_1_1_cmd_zero_bot_1                        : bit;
signal group_1_1_cmd_zero_bot_0                        : bit;
signal group_1_1_cmd_top_lef_7                         : bit;
signal group_1_1_cmd_top_lef_6                         : bit;
signal group_1_1_cmd_top_lef_5                         : bit;
signal group_1_1_cmd_top_lef_4                         : bit;
signal group_1_1_cmd_top_lef_3                         : bit;
signal group_1_1_cmd_top_lef_2                         : bit;
signal group_1_1_cmd_top_lef_1                         : bit;
signal group_1_1_cmd_top_lef_0                         : bit;
signal group_1_1_cmd_top_bot_7                         : bit;
signal group_1_1_cmd_top_bot_6                         : bit;
signal group_1_1_cmd_top_bot_5                         : bit;
signal group_1_1_cmd_top_bot_4                         : bit;
signal group_1_1_cmd_top_bot_3                         : bit;
signal group_1_1_cmd_top_bot_2                         : bit;
signal group_1_1_cmd_top_bot_1                         : bit;
signal group_1_1_cmd_top_bot_0                         : bit;
signal group_1_1_cmd_rig_lef_7                         : bit;
signal group_1_1_cmd_rig_lef_6                         : bit;
signal group_1_1_cmd_rig_lef_5                         : bit;
signal group_1_1_cmd_rig_lef_4                         : bit;
signal group_1_1_cmd_rig_lef_3                         : bit;
signal group_1_1_cmd_rig_lef_2                         : bit;
signal group_1_1_cmd_rig_lef_1                         : bit;
signal group_1_1_cmd_rig_lef_0                         : bit;
signal group_1_1_cmd_rig_bot_7                         : bit;
signal group_1_1_cmd_rig_bot_6                         : bit;
signal group_1_1_cmd_rig_bot_5                         : bit;
signal group_1_1_cmd_rig_bot_4                         : bit;
signal group_1_1_cmd_rig_bot_3                         : bit;
signal group_1_1_cmd_rig_bot_2                         : bit;
signal group_1_1_cmd_rig_bot_1                         : bit;
signal group_1_1_cmd_rig_bot_0                         : bit;
signal group_1_1_cmd_pin5_bot_7                        : bit;
signal group_1_1_cmd_pin5_bot_6                        : bit;
signal group_1_1_cmd_pin5_bot_5                        : bit;
signal group_1_1_cmd_pin5_bot_4                        : bit;
signal group_1_1_cmd_pin5_bot_3                        : bit;
signal group_1_1_cmd_pin5_bot_2                        : bit;
signal group_1_1_cmd_pin5_bot_1                        : bit;
signal group_1_1_cmd_pin5_bot_0                        : bit;
signal group_1_1_cmd_pin4_lef_7                        : bit;
signal group_1_1_cmd_pin4_lef_6                        : bit;
signal group_1_1_cmd_pin4_lef_5                        : bit;
signal group_1_1_cmd_pin4_lef_4                        : bit;
signal group_1_1_cmd_pin4_lef_3                        : bit;
signal group_1_1_cmd_pin4_lef_2                        : bit;
signal group_1_1_cmd_pin4_lef_1                        : bit;
signal group_1_1_cmd_pin4_lef_0                        : bit;
signal group_1_1_cmd_lef_bot_7                         : bit;
signal group_1_1_cmd_lef_bot_6                         : bit;
signal group_1_1_cmd_lef_bot_5                         : bit;
signal group_1_1_cmd_lef_bot_4                         : bit;
signal group_1_1_cmd_lef_bot_3                         : bit;
signal group_1_1_cmd_lef_bot_2                         : bit;
signal group_1_1_cmd_lef_bot_1                         : bit;
signal group_1_1_cmd_lef_bot_0                         : bit;
signal group_1_1_cmd_bot_lef_7                         : bit;
signal group_1_1_cmd_bot_lef_6                         : bit;
signal group_1_1_cmd_bot_lef_5                         : bit;
signal group_1_1_cmd_bot_lef_4                         : bit;
signal group_1_1_cmd_bot_lef_3                         : bit;
signal group_1_1_cmd_bot_lef_2                         : bit;
signal group_1_1_cmd_bot_lef_1                         : bit;
signal group_1_1_cmd_bot_lef_0                         : bit;
signal group_1_1_clb_topside_in1_mux_q11               : bit;
signal group_1_1_clb_topside_in1_mux_q10               : bit;
signal group_1_1_clb_topside_in1_mux_q03               : bit;
signal group_1_1_clb_topside_in1_mux_q02               : bit;
signal group_1_1_clb_topside_in1_mux_q01               : bit;
signal group_1_1_clb_topside_in1_mux_q00               : bit;
signal group_1_1_clb_rightside_in2_mux_q11             : bit;
signal group_1_1_clb_rightside_in2_mux_q10             : bit;
signal group_1_1_clb_rightside_in2_mux_q03             : bit;
signal group_1_1_clb_rightside_in2_mux_q02             : bit;
signal group_1_1_clb_rightside_in2_mux_q01             : bit;
signal group_1_1_clb_rightside_in2_mux_q00             : bit;
signal group_1_1_clb_in3_mux_q11                       : bit;
signal group_1_1_clb_in3_mux_q10                       : bit;
signal group_1_1_clb_in3_mux_q03                       : bit;
signal group_1_1_clb_in3_mux_q02                       : bit;
signal group_1_1_clb_in3_mux_q01                       : bit;
signal group_1_1_clb_in3_mux_q00                       : bit;
signal group_1_1_clb_in0_mux_q11                       : bit;
signal group_1_1_clb_in0_mux_q10                       : bit;
signal group_1_1_clb_in0_mux_q03                       : bit;
signal group_1_1_clb_in0_mux_q02                       : bit;
signal group_1_1_clb_in0_mux_q01                       : bit;
signal group_1_1_clb_in0_mux_q00                       : bit;
signal group_1_0_strobe_3                              : bit;
signal group_1_0_strobe_2                              : bit;
signal group_1_0_strobe_1                              : bit;
signal group_1_0_strobe_0                              : bit;
signal group_1_0_sig_zero_horiz_7                      : bit;
signal group_1_0_sig_zero_horiz_6                      : bit;
signal group_1_0_sig_zero_horiz_5                      : bit;
signal group_1_0_sig_zero_horiz_4                      : bit;
signal group_1_0_sig_zero_horiz_3                      : bit;
signal group_1_0_sig_zero_horiz_2                      : bit;
signal group_1_0_sig_zero_horiz_1                      : bit;
signal group_1_0_sig_zero_horiz_0                      : bit;
signal group_1_0_sig_error_3                           : bit;
signal group_1_0_sig_error_2                           : bit;
signal group_1_0_sig_error_1                           : bit;
signal group_1_0_sig_error_0                           : bit;
signal group_1_0_q_xor_6_2                             : bit;
signal group_1_0_q_xor_6_1                             : bit;
signal group_1_0_q_xor_6_0                             : bit;
signal group_1_0_q_xor_5_2                             : bit;
signal group_1_0_q_xor_5_1                             : bit;
signal group_1_0_q_xor_5_0                             : bit;
signal group_1_0_q_xor_4_3                             : bit;
signal group_1_0_q_xor_4_2                             : bit;
signal group_1_0_q_xor_4_1                             : bit;
signal group_1_0_q_xor_4_0                             : bit;
signal group_1_0_q_xor_3_3                             : bit;
signal group_1_0_q_xor_3_2                             : bit;
signal group_1_0_q_xor_3_1                             : bit;
signal group_1_0_q_xor_3_0                             : bit;
signal group_1_0_q_xor_2_3                             : bit;
signal group_1_0_q_xor_2_2                             : bit;
signal group_1_0_q_xor_2_1                             : bit;
signal group_1_0_q_xor_2_0                             : bit;
signal group_1_0_q_xor_1_3                             : bit;
signal group_1_0_q_xor_1_2                             : bit;
signal group_1_0_q_xor_1_1                             : bit;
signal group_1_0_q_xor_1_0                             : bit;
signal group_1_0_q_xor_0_3                             : bit;
signal group_1_0_q_xor_0_2                             : bit;
signal group_1_0_q_xor_0_1                             : bit;
signal group_1_0_q_xor_0_0                             : bit;
signal group_1_0_out_pad_mux_q11                       : bit;
signal group_1_0_out_pad_mux_q10                       : bit;
signal group_1_0_out_pad_mux_q03                       : bit;
signal group_1_0_out_pad_mux_q02                       : bit;
signal group_1_0_out_pad_mux_q01                       : bit;
signal group_1_0_out_pad_mux_q00                       : bit;
signal group_1_0_nq_mem_parity_3                       : bit;
signal group_1_0_nq_mem_parity_2                       : bit;
signal group_1_0_nq_mem_parity_1                       : bit;
signal group_1_0_nq_mem_parity_0                       : bit;
signal group_1_0_nq_mem_9                              : bit;
signal group_1_0_nq_mem_8                              : bit;
signal group_1_0_nq_mem_7                              : bit;
signal group_1_0_nq_mem_6                              : bit;
signal group_1_0_nq_mem_5                              : bit;
signal group_1_0_nq_mem_4                              : bit;
signal group_1_0_nq_mem_3                              : bit;
signal group_1_0_nq_mem_29                             : bit;
signal group_1_0_nq_mem_28                             : bit;
signal group_1_0_nq_mem_27                             : bit;
signal group_1_0_nq_mem_26                             : bit;
signal group_1_0_nq_mem_25                             : bit;
signal group_1_0_nq_mem_24                             : bit;
signal group_1_0_nq_mem_23                             : bit;
signal group_1_0_nq_mem_22                             : bit;
signal group_1_0_nq_mem_21                             : bit;
signal group_1_0_nq_mem_20                             : bit;
signal group_1_0_nq_mem_2                              : bit;
signal group_1_0_nq_mem_19                             : bit;
signal group_1_0_nq_mem_18                             : bit;
signal group_1_0_nq_mem_17                             : bit;
signal group_1_0_nq_mem_16                             : bit;
signal group_1_0_nq_mem_15                             : bit;
signal group_1_0_nq_mem_14                             : bit;
signal group_1_0_nq_mem_13                             : bit;
signal group_1_0_nq_mem_12                             : bit;
signal group_1_0_nq_mem_11                             : bit;
signal group_1_0_nq_mem_10                             : bit;
signal group_1_0_nq_mem_1                              : bit;
signal group_1_0_nq_mem_0                              : bit;
signal group_1_0_decoder_horizon_track_7_na3_x1_sig    : bit;
signal group_1_0_decoder_horizon_track_7_na3_x1_4_sig  : bit;
signal group_1_0_decoder_horizon_track_7_na3_x1_3_sig  : bit;
signal group_1_0_decoder_horizon_track_7_na3_x1_2_sig  : bit;
signal group_1_0_decoder_horizon_track_6_na3_x1_sig    : bit;
signal group_1_0_decoder_horizon_track_6_na3_x1_4_sig  : bit;
signal group_1_0_decoder_horizon_track_6_na3_x1_3_sig  : bit;
signal group_1_0_decoder_horizon_track_6_na3_x1_2_sig  : bit;
signal group_1_0_decoder_horizon_track_5_na3_x1_sig    : bit;
signal group_1_0_decoder_horizon_track_5_na3_x1_4_sig  : bit;
signal group_1_0_decoder_horizon_track_5_na3_x1_3_sig  : bit;
signal group_1_0_decoder_horizon_track_5_na3_x1_2_sig  : bit;
signal group_1_0_decoder_horizon_track_4_na3_x1_sig    : bit;
signal group_1_0_decoder_horizon_track_4_na3_x1_4_sig  : bit;
signal group_1_0_decoder_horizon_track_4_na3_x1_3_sig  : bit;
signal group_1_0_decoder_horizon_track_4_na3_x1_2_sig  : bit;
signal group_1_0_decoder_horizon_track_3_na3_x1_sig    : bit;
signal group_1_0_decoder_horizon_track_3_na3_x1_4_sig  : bit;
signal group_1_0_decoder_horizon_track_3_na3_x1_3_sig  : bit;
signal group_1_0_decoder_horizon_track_3_na3_x1_2_sig  : bit;
signal group_1_0_decoder_horizon_track_2_na3_x1_sig    : bit;
signal group_1_0_decoder_horizon_track_2_na3_x1_4_sig  : bit;
signal group_1_0_decoder_horizon_track_2_na3_x1_3_sig  : bit;
signal group_1_0_decoder_horizon_track_2_na3_x1_2_sig  : bit;
signal group_1_0_decoder_horizon_track_1_na3_x1_sig    : bit;
signal group_1_0_decoder_horizon_track_1_na3_x1_4_sig  : bit;
signal group_1_0_decoder_horizon_track_1_na3_x1_3_sig  : bit;
signal group_1_0_decoder_horizon_track_1_na3_x1_2_sig  : bit;
signal group_1_0_decoder_horizon_track_0_na3_x1_sig    : bit;
signal group_1_0_decoder_horizon_track_0_na3_x1_4_sig  : bit;
signal group_1_0_decoder_horizon_track_0_na3_x1_3_sig  : bit;
signal group_1_0_decoder_horizon_track_0_na3_x1_2_sig  : bit;
signal group_1_0_cmd_zero_lef_7                        : bit;
signal group_1_0_cmd_zero_lef_6                        : bit;
signal group_1_0_cmd_zero_lef_5                        : bit;
signal group_1_0_cmd_zero_lef_4                        : bit;
signal group_1_0_cmd_zero_lef_3                        : bit;
signal group_1_0_cmd_zero_lef_2                        : bit;
signal group_1_0_cmd_zero_lef_1                        : bit;
signal group_1_0_cmd_zero_lef_0                        : bit;
signal group_1_0_cmd_top_lef_7                         : bit;
signal group_1_0_cmd_top_lef_6                         : bit;
signal group_1_0_cmd_top_lef_5                         : bit;
signal group_1_0_cmd_top_lef_4                         : bit;
signal group_1_0_cmd_top_lef_3                         : bit;
signal group_1_0_cmd_top_lef_2                         : bit;
signal group_1_0_cmd_top_lef_1                         : bit;
signal group_1_0_cmd_top_lef_0                         : bit;
signal group_1_0_cmd_rig_lef_7                         : bit;
signal group_1_0_cmd_rig_lef_6                         : bit;
signal group_1_0_cmd_rig_lef_5                         : bit;
signal group_1_0_cmd_rig_lef_4                         : bit;
signal group_1_0_cmd_rig_lef_3                         : bit;
signal group_1_0_cmd_rig_lef_2                         : bit;
signal group_1_0_cmd_rig_lef_1                         : bit;
signal group_1_0_cmd_rig_lef_0                         : bit;
signal group_1_0_cmd_inpad_lef_7                       : bit;
signal group_1_0_cmd_inpad_lef_6                       : bit;
signal group_1_0_cmd_inpad_lef_5                       : bit;
signal group_1_0_cmd_inpad_lef_4                       : bit;
signal group_1_0_cmd_inpad_lef_3                       : bit;
signal group_1_0_cmd_inpad_lef_2                       : bit;
signal group_1_0_cmd_inpad_lef_1                       : bit;
signal group_1_0_cmd_inpad_lef_0                       : bit;
signal group_1_0_clb_topside_in2_mux_q11               : bit;
signal group_1_0_clb_topside_in2_mux_q10               : bit;
signal group_1_0_clb_topside_in2_mux_q03               : bit;
signal group_1_0_clb_topside_in2_mux_q02               : bit;
signal group_1_0_clb_topside_in2_mux_q01               : bit;
signal group_1_0_clb_topside_in2_mux_q00               : bit;
signal group_0_4_strobe_3                              : bit;
signal group_0_4_strobe_2                              : bit;
signal group_0_4_strobe_1                              : bit;
signal group_0_4_strobe_0                              : bit;
signal group_0_4_sig_zero_vert_7                       : bit;
signal group_0_4_sig_zero_vert_6                       : bit;
signal group_0_4_sig_zero_vert_5                       : bit;
signal group_0_4_sig_zero_vert_4                       : bit;
signal group_0_4_sig_zero_vert_3                       : bit;
signal group_0_4_sig_zero_vert_2                       : bit;
signal group_0_4_sig_zero_vert_1                       : bit;
signal group_0_4_sig_zero_vert_0                       : bit;
signal group_0_4_sig_error_3                           : bit;
signal group_0_4_sig_error_2                           : bit;
signal group_0_4_sig_error_1                           : bit;
signal group_0_4_sig_error_0                           : bit;
signal group_0_4_q_xor_6_2                             : bit;
signal group_0_4_q_xor_6_1                             : bit;
signal group_0_4_q_xor_6_0                             : bit;
signal group_0_4_q_xor_5_2                             : bit;
signal group_0_4_q_xor_5_1                             : bit;
signal group_0_4_q_xor_5_0                             : bit;
signal group_0_4_q_xor_4_3                             : bit;
signal group_0_4_q_xor_4_2                             : bit;
signal group_0_4_q_xor_4_1                             : bit;
signal group_0_4_q_xor_4_0                             : bit;
signal group_0_4_q_xor_3_3                             : bit;
signal group_0_4_q_xor_3_2                             : bit;
signal group_0_4_q_xor_3_1                             : bit;
signal group_0_4_q_xor_3_0                             : bit;
signal group_0_4_q_xor_2_3                             : bit;
signal group_0_4_q_xor_2_2                             : bit;
signal group_0_4_q_xor_2_1                             : bit;
signal group_0_4_q_xor_2_0                             : bit;
signal group_0_4_q_xor_1_3                             : bit;
signal group_0_4_q_xor_1_2                             : bit;
signal group_0_4_q_xor_1_1                             : bit;
signal group_0_4_q_xor_1_0                             : bit;
signal group_0_4_q_xor_0_3                             : bit;
signal group_0_4_q_xor_0_2                             : bit;
signal group_0_4_q_xor_0_1                             : bit;
signal group_0_4_q_xor_0_0                             : bit;
signal group_0_4_out_pad_mux_q11                       : bit;
signal group_0_4_out_pad_mux_q10                       : bit;
signal group_0_4_out_pad_mux_q03                       : bit;
signal group_0_4_out_pad_mux_q02                       : bit;
signal group_0_4_out_pad_mux_q01                       : bit;
signal group_0_4_out_pad_mux_q00                       : bit;
signal group_0_4_nq_mem_parity_3                       : bit;
signal group_0_4_nq_mem_parity_2                       : bit;
signal group_0_4_nq_mem_parity_1                       : bit;
signal group_0_4_nq_mem_parity_0                       : bit;
signal group_0_4_nq_mem_9                              : bit;
signal group_0_4_nq_mem_8                              : bit;
signal group_0_4_nq_mem_7                              : bit;
signal group_0_4_nq_mem_6                              : bit;
signal group_0_4_nq_mem_5                              : bit;
signal group_0_4_nq_mem_4                              : bit;
signal group_0_4_nq_mem_3                              : bit;
signal group_0_4_nq_mem_29                             : bit;
signal group_0_4_nq_mem_28                             : bit;
signal group_0_4_nq_mem_27                             : bit;
signal group_0_4_nq_mem_26                             : bit;
signal group_0_4_nq_mem_25                             : bit;
signal group_0_4_nq_mem_24                             : bit;
signal group_0_4_nq_mem_23                             : bit;
signal group_0_4_nq_mem_22                             : bit;
signal group_0_4_nq_mem_21                             : bit;
signal group_0_4_nq_mem_20                             : bit;
signal group_0_4_nq_mem_2                              : bit;
signal group_0_4_nq_mem_19                             : bit;
signal group_0_4_nq_mem_18                             : bit;
signal group_0_4_nq_mem_17                             : bit;
signal group_0_4_nq_mem_16                             : bit;
signal group_0_4_nq_mem_15                             : bit;
signal group_0_4_nq_mem_14                             : bit;
signal group_0_4_nq_mem_13                             : bit;
signal group_0_4_nq_mem_12                             : bit;
signal group_0_4_nq_mem_11                             : bit;
signal group_0_4_nq_mem_10                             : bit;
signal group_0_4_nq_mem_1                              : bit;
signal group_0_4_nq_mem_0                              : bit;
signal group_0_4_decoder_vertical_track_7_na3_x1_sig   : bit;
signal group_0_4_decoder_vertical_track_7_na3_x1_4_sig : bit;
signal group_0_4_decoder_vertical_track_7_na3_x1_3_sig : bit;
signal group_0_4_decoder_vertical_track_7_na3_x1_2_sig : bit;
signal group_0_4_decoder_vertical_track_6_na3_x1_sig   : bit;
signal group_0_4_decoder_vertical_track_6_na3_x1_4_sig : bit;
signal group_0_4_decoder_vertical_track_6_na3_x1_3_sig : bit;
signal group_0_4_decoder_vertical_track_6_na3_x1_2_sig : bit;
signal group_0_4_decoder_vertical_track_5_na3_x1_sig   : bit;
signal group_0_4_decoder_vertical_track_5_na3_x1_4_sig : bit;
signal group_0_4_decoder_vertical_track_5_na3_x1_3_sig : bit;
signal group_0_4_decoder_vertical_track_5_na3_x1_2_sig : bit;
signal group_0_4_decoder_vertical_track_4_na3_x1_sig   : bit;
signal group_0_4_decoder_vertical_track_4_na3_x1_4_sig : bit;
signal group_0_4_decoder_vertical_track_4_na3_x1_3_sig : bit;
signal group_0_4_decoder_vertical_track_4_na3_x1_2_sig : bit;
signal group_0_4_decoder_vertical_track_3_na3_x1_sig   : bit;
signal group_0_4_decoder_vertical_track_3_na3_x1_4_sig : bit;
signal group_0_4_decoder_vertical_track_3_na3_x1_3_sig : bit;
signal group_0_4_decoder_vertical_track_3_na3_x1_2_sig : bit;
signal group_0_4_decoder_vertical_track_2_na3_x1_sig   : bit;
signal group_0_4_decoder_vertical_track_2_na3_x1_4_sig : bit;
signal group_0_4_decoder_vertical_track_2_na3_x1_3_sig : bit;
signal group_0_4_decoder_vertical_track_2_na3_x1_2_sig : bit;
signal group_0_4_decoder_vertical_track_1_na3_x1_sig   : bit;
signal group_0_4_decoder_vertical_track_1_na3_x1_4_sig : bit;
signal group_0_4_decoder_vertical_track_1_na3_x1_3_sig : bit;
signal group_0_4_decoder_vertical_track_1_na3_x1_2_sig : bit;
signal group_0_4_decoder_vertical_track_0_na3_x1_sig   : bit;
signal group_0_4_decoder_vertical_track_0_na3_x1_4_sig : bit;
signal group_0_4_decoder_vertical_track_0_na3_x1_3_sig : bit;
signal group_0_4_decoder_vertical_track_0_na3_x1_2_sig : bit;
signal group_0_4_cmd_zero_bot_7                        : bit;
signal group_0_4_cmd_zero_bot_6                        : bit;
signal group_0_4_cmd_zero_bot_5                        : bit;
signal group_0_4_cmd_zero_bot_4                        : bit;
signal group_0_4_cmd_zero_bot_3                        : bit;
signal group_0_4_cmd_zero_bot_2                        : bit;
signal group_0_4_cmd_zero_bot_1                        : bit;
signal group_0_4_cmd_zero_bot_0                        : bit;
signal group_0_4_cmd_rig_bot_7                         : bit;
signal group_0_4_cmd_rig_bot_6                         : bit;
signal group_0_4_cmd_rig_bot_5                         : bit;
signal group_0_4_cmd_rig_bot_4                         : bit;
signal group_0_4_cmd_rig_bot_3                         : bit;
signal group_0_4_cmd_rig_bot_2                         : bit;
signal group_0_4_cmd_rig_bot_1                         : bit;
signal group_0_4_cmd_rig_bot_0                         : bit;
signal group_0_4_cmd_inpad_bot_7                       : bit;
signal group_0_4_cmd_inpad_bot_6                       : bit;
signal group_0_4_cmd_inpad_bot_5                       : bit;
signal group_0_4_cmd_inpad_bot_4                       : bit;
signal group_0_4_cmd_inpad_bot_3                       : bit;
signal group_0_4_cmd_inpad_bot_2                       : bit;
signal group_0_4_cmd_inpad_bot_1                       : bit;
signal group_0_4_cmd_inpad_bot_0                       : bit;
signal group_0_4_clb_rightside_in2_mux_q11             : bit;
signal group_0_4_clb_rightside_in2_mux_q10             : bit;
signal group_0_4_clb_rightside_in2_mux_q03             : bit;
signal group_0_4_clb_rightside_in2_mux_q02             : bit;
signal group_0_4_clb_rightside_in2_mux_q01             : bit;
signal group_0_4_clb_rightside_in2_mux_q00             : bit;
signal group_0_3_strobe_3                              : bit;
signal group_0_3_strobe_2                              : bit;
signal group_0_3_strobe_1                              : bit;
signal group_0_3_strobe_0                              : bit;
signal group_0_3_sig_zero_vert_7                       : bit;
signal group_0_3_sig_zero_vert_6                       : bit;
signal group_0_3_sig_zero_vert_5                       : bit;
signal group_0_3_sig_zero_vert_4                       : bit;
signal group_0_3_sig_zero_vert_3                       : bit;
signal group_0_3_sig_zero_vert_2                       : bit;
signal group_0_3_sig_zero_vert_1                       : bit;
signal group_0_3_sig_zero_vert_0                       : bit;
signal group_0_3_sig_error_3                           : bit;
signal group_0_3_sig_error_2                           : bit;
signal group_0_3_sig_error_1                           : bit;
signal group_0_3_sig_error_0                           : bit;
signal group_0_3_q_xor_6_2                             : bit;
signal group_0_3_q_xor_6_1                             : bit;
signal group_0_3_q_xor_6_0                             : bit;
signal group_0_3_q_xor_5_2                             : bit;
signal group_0_3_q_xor_5_1                             : bit;
signal group_0_3_q_xor_5_0                             : bit;
signal group_0_3_q_xor_4_3                             : bit;
signal group_0_3_q_xor_4_2                             : bit;
signal group_0_3_q_xor_4_1                             : bit;
signal group_0_3_q_xor_4_0                             : bit;
signal group_0_3_q_xor_3_3                             : bit;
signal group_0_3_q_xor_3_2                             : bit;
signal group_0_3_q_xor_3_1                             : bit;
signal group_0_3_q_xor_3_0                             : bit;
signal group_0_3_q_xor_2_3                             : bit;
signal group_0_3_q_xor_2_2                             : bit;
signal group_0_3_q_xor_2_1                             : bit;
signal group_0_3_q_xor_2_0                             : bit;
signal group_0_3_q_xor_1_3                             : bit;
signal group_0_3_q_xor_1_2                             : bit;
signal group_0_3_q_xor_1_1                             : bit;
signal group_0_3_q_xor_1_0                             : bit;
signal group_0_3_q_xor_0_3                             : bit;
signal group_0_3_q_xor_0_2                             : bit;
signal group_0_3_q_xor_0_1                             : bit;
signal group_0_3_q_xor_0_0                             : bit;
signal group_0_3_out_pad_mux_q11                       : bit;
signal group_0_3_out_pad_mux_q10                       : bit;
signal group_0_3_out_pad_mux_q03                       : bit;
signal group_0_3_out_pad_mux_q02                       : bit;
signal group_0_3_out_pad_mux_q01                       : bit;
signal group_0_3_out_pad_mux_q00                       : bit;
signal group_0_3_nq_mem_parity_3                       : bit;
signal group_0_3_nq_mem_parity_2                       : bit;
signal group_0_3_nq_mem_parity_1                       : bit;
signal group_0_3_nq_mem_parity_0                       : bit;
signal group_0_3_nq_mem_9                              : bit;
signal group_0_3_nq_mem_8                              : bit;
signal group_0_3_nq_mem_7                              : bit;
signal group_0_3_nq_mem_6                              : bit;
signal group_0_3_nq_mem_5                              : bit;
signal group_0_3_nq_mem_4                              : bit;
signal group_0_3_nq_mem_3                              : bit;
signal group_0_3_nq_mem_29                             : bit;
signal group_0_3_nq_mem_28                             : bit;
signal group_0_3_nq_mem_27                             : bit;
signal group_0_3_nq_mem_26                             : bit;
signal group_0_3_nq_mem_25                             : bit;
signal group_0_3_nq_mem_24                             : bit;
signal group_0_3_nq_mem_23                             : bit;
signal group_0_3_nq_mem_22                             : bit;
signal group_0_3_nq_mem_21                             : bit;
signal group_0_3_nq_mem_20                             : bit;
signal group_0_3_nq_mem_2                              : bit;
signal group_0_3_nq_mem_19                             : bit;
signal group_0_3_nq_mem_18                             : bit;
signal group_0_3_nq_mem_17                             : bit;
signal group_0_3_nq_mem_16                             : bit;
signal group_0_3_nq_mem_15                             : bit;
signal group_0_3_nq_mem_14                             : bit;
signal group_0_3_nq_mem_13                             : bit;
signal group_0_3_nq_mem_12                             : bit;
signal group_0_3_nq_mem_11                             : bit;
signal group_0_3_nq_mem_10                             : bit;
signal group_0_3_nq_mem_1                              : bit;
signal group_0_3_nq_mem_0                              : bit;
signal group_0_3_decoder_vertical_track_7_na3_x1_sig   : bit;
signal group_0_3_decoder_vertical_track_7_na3_x1_3_sig : bit;
signal group_0_3_decoder_vertical_track_7_na3_x1_2_sig : bit;
signal group_0_3_decoder_vertical_track_6_na3_x1_sig   : bit;
signal group_0_3_decoder_vertical_track_6_na3_x1_3_sig : bit;
signal group_0_3_decoder_vertical_track_6_na3_x1_2_sig : bit;
signal group_0_3_decoder_vertical_track_5_na3_x1_sig   : bit;
signal group_0_3_decoder_vertical_track_5_na3_x1_3_sig : bit;
signal group_0_3_decoder_vertical_track_5_na3_x1_2_sig : bit;
signal group_0_3_decoder_vertical_track_4_na3_x1_sig   : bit;
signal group_0_3_decoder_vertical_track_4_na3_x1_3_sig : bit;
signal group_0_3_decoder_vertical_track_4_na3_x1_2_sig : bit;
signal group_0_3_decoder_vertical_track_3_na3_x1_sig   : bit;
signal group_0_3_decoder_vertical_track_3_na3_x1_3_sig : bit;
signal group_0_3_decoder_vertical_track_3_na3_x1_2_sig : bit;
signal group_0_3_decoder_vertical_track_2_na3_x1_sig   : bit;
signal group_0_3_decoder_vertical_track_2_na3_x1_3_sig : bit;
signal group_0_3_decoder_vertical_track_2_na3_x1_2_sig : bit;
signal group_0_3_decoder_vertical_track_1_na3_x1_sig   : bit;
signal group_0_3_decoder_vertical_track_1_na3_x1_3_sig : bit;
signal group_0_3_decoder_vertical_track_1_na3_x1_2_sig : bit;
signal group_0_3_decoder_vertical_track_0_na3_x1_sig   : bit;
signal group_0_3_decoder_vertical_track_0_na3_x1_3_sig : bit;
signal group_0_3_decoder_vertical_track_0_na3_x1_2_sig : bit;
signal group_0_3_cmd_zero_bot_7                        : bit;
signal group_0_3_cmd_zero_bot_6                        : bit;
signal group_0_3_cmd_zero_bot_5                        : bit;
signal group_0_3_cmd_zero_bot_4                        : bit;
signal group_0_3_cmd_zero_bot_3                        : bit;
signal group_0_3_cmd_zero_bot_2                        : bit;
signal group_0_3_cmd_zero_bot_1                        : bit;
signal group_0_3_cmd_zero_bot_0                        : bit;
signal group_0_3_cmd_top_bot_7                         : bit;
signal group_0_3_cmd_top_bot_6                         : bit;
signal group_0_3_cmd_top_bot_5                         : bit;
signal group_0_3_cmd_top_bot_4                         : bit;
signal group_0_3_cmd_top_bot_3                         : bit;
signal group_0_3_cmd_top_bot_2                         : bit;
signal group_0_3_cmd_top_bot_1                         : bit;
signal group_0_3_cmd_top_bot_0                         : bit;
signal group_0_3_cmd_rig_bot_7                         : bit;
signal group_0_3_cmd_rig_bot_6                         : bit;
signal group_0_3_cmd_rig_bot_5                         : bit;
signal group_0_3_cmd_rig_bot_4                         : bit;
signal group_0_3_cmd_rig_bot_3                         : bit;
signal group_0_3_cmd_rig_bot_2                         : bit;
signal group_0_3_cmd_rig_bot_1                         : bit;
signal group_0_3_cmd_rig_bot_0                         : bit;
signal group_0_3_cmd_inpad_bot_7                       : bit;
signal group_0_3_cmd_inpad_bot_6                       : bit;
signal group_0_3_cmd_inpad_bot_5                       : bit;
signal group_0_3_cmd_inpad_bot_4                       : bit;
signal group_0_3_cmd_inpad_bot_3                       : bit;
signal group_0_3_cmd_inpad_bot_2                       : bit;
signal group_0_3_cmd_inpad_bot_1                       : bit;
signal group_0_3_cmd_inpad_bot_0                       : bit;
signal group_0_3_clb_rightside_in2_mux_q11             : bit;
signal group_0_3_clb_rightside_in2_mux_q10             : bit;
signal group_0_3_clb_rightside_in2_mux_q03             : bit;
signal group_0_3_clb_rightside_in2_mux_q02             : bit;
signal group_0_3_clb_rightside_in2_mux_q01             : bit;
signal group_0_3_clb_rightside_in2_mux_q00             : bit;
signal group_0_2_strobe_3                              : bit;
signal group_0_2_strobe_2                              : bit;
signal group_0_2_strobe_1                              : bit;
signal group_0_2_strobe_0                              : bit;
signal group_0_2_sig_zero_vert_7                       : bit;
signal group_0_2_sig_zero_vert_6                       : bit;
signal group_0_2_sig_zero_vert_5                       : bit;
signal group_0_2_sig_zero_vert_4                       : bit;
signal group_0_2_sig_zero_vert_3                       : bit;
signal group_0_2_sig_zero_vert_2                       : bit;
signal group_0_2_sig_zero_vert_1                       : bit;
signal group_0_2_sig_zero_vert_0                       : bit;
signal group_0_2_sig_error_3                           : bit;
signal group_0_2_sig_error_2                           : bit;
signal group_0_2_sig_error_1                           : bit;
signal group_0_2_sig_error_0                           : bit;
signal group_0_2_q_xor_6_2                             : bit;
signal group_0_2_q_xor_6_1                             : bit;
signal group_0_2_q_xor_6_0                             : bit;
signal group_0_2_q_xor_5_2                             : bit;
signal group_0_2_q_xor_5_1                             : bit;
signal group_0_2_q_xor_5_0                             : bit;
signal group_0_2_q_xor_4_3                             : bit;
signal group_0_2_q_xor_4_2                             : bit;
signal group_0_2_q_xor_4_1                             : bit;
signal group_0_2_q_xor_4_0                             : bit;
signal group_0_2_q_xor_3_3                             : bit;
signal group_0_2_q_xor_3_2                             : bit;
signal group_0_2_q_xor_3_1                             : bit;
signal group_0_2_q_xor_3_0                             : bit;
signal group_0_2_q_xor_2_3                             : bit;
signal group_0_2_q_xor_2_2                             : bit;
signal group_0_2_q_xor_2_1                             : bit;
signal group_0_2_q_xor_2_0                             : bit;
signal group_0_2_q_xor_1_3                             : bit;
signal group_0_2_q_xor_1_2                             : bit;
signal group_0_2_q_xor_1_1                             : bit;
signal group_0_2_q_xor_1_0                             : bit;
signal group_0_2_q_xor_0_3                             : bit;
signal group_0_2_q_xor_0_2                             : bit;
signal group_0_2_q_xor_0_1                             : bit;
signal group_0_2_q_xor_0_0                             : bit;
signal group_0_2_out_pad_mux_q11                       : bit;
signal group_0_2_out_pad_mux_q10                       : bit;
signal group_0_2_out_pad_mux_q03                       : bit;
signal group_0_2_out_pad_mux_q02                       : bit;
signal group_0_2_out_pad_mux_q01                       : bit;
signal group_0_2_out_pad_mux_q00                       : bit;
signal group_0_2_nq_mem_parity_3                       : bit;
signal group_0_2_nq_mem_parity_2                       : bit;
signal group_0_2_nq_mem_parity_1                       : bit;
signal group_0_2_nq_mem_parity_0                       : bit;
signal group_0_2_nq_mem_9                              : bit;
signal group_0_2_nq_mem_8                              : bit;
signal group_0_2_nq_mem_7                              : bit;
signal group_0_2_nq_mem_6                              : bit;
signal group_0_2_nq_mem_5                              : bit;
signal group_0_2_nq_mem_4                              : bit;
signal group_0_2_nq_mem_3                              : bit;
signal group_0_2_nq_mem_29                             : bit;
signal group_0_2_nq_mem_28                             : bit;
signal group_0_2_nq_mem_27                             : bit;
signal group_0_2_nq_mem_26                             : bit;
signal group_0_2_nq_mem_25                             : bit;
signal group_0_2_nq_mem_24                             : bit;
signal group_0_2_nq_mem_23                             : bit;
signal group_0_2_nq_mem_22                             : bit;
signal group_0_2_nq_mem_21                             : bit;
signal group_0_2_nq_mem_20                             : bit;
signal group_0_2_nq_mem_2                              : bit;
signal group_0_2_nq_mem_19                             : bit;
signal group_0_2_nq_mem_18                             : bit;
signal group_0_2_nq_mem_17                             : bit;
signal group_0_2_nq_mem_16                             : bit;
signal group_0_2_nq_mem_15                             : bit;
signal group_0_2_nq_mem_14                             : bit;
signal group_0_2_nq_mem_13                             : bit;
signal group_0_2_nq_mem_12                             : bit;
signal group_0_2_nq_mem_11                             : bit;
signal group_0_2_nq_mem_10                             : bit;
signal group_0_2_nq_mem_1                              : bit;
signal group_0_2_nq_mem_0                              : bit;
signal group_0_2_decoder_vertical_track_7_na3_x1_sig   : bit;
signal group_0_2_decoder_vertical_track_7_na3_x1_3_sig : bit;
signal group_0_2_decoder_vertical_track_7_na3_x1_2_sig : bit;
signal group_0_2_decoder_vertical_track_6_na3_x1_sig   : bit;
signal group_0_2_decoder_vertical_track_6_na3_x1_3_sig : bit;
signal group_0_2_decoder_vertical_track_6_na3_x1_2_sig : bit;
signal group_0_2_decoder_vertical_track_5_na3_x1_sig   : bit;
signal group_0_2_decoder_vertical_track_5_na3_x1_3_sig : bit;
signal group_0_2_decoder_vertical_track_5_na3_x1_2_sig : bit;
signal group_0_2_decoder_vertical_track_4_na3_x1_sig   : bit;
signal group_0_2_decoder_vertical_track_4_na3_x1_3_sig : bit;
signal group_0_2_decoder_vertical_track_4_na3_x1_2_sig : bit;
signal group_0_2_decoder_vertical_track_3_na3_x1_sig   : bit;
signal group_0_2_decoder_vertical_track_3_na3_x1_3_sig : bit;
signal group_0_2_decoder_vertical_track_3_na3_x1_2_sig : bit;
signal group_0_2_decoder_vertical_track_2_na3_x1_sig   : bit;
signal group_0_2_decoder_vertical_track_2_na3_x1_3_sig : bit;
signal group_0_2_decoder_vertical_track_2_na3_x1_2_sig : bit;
signal group_0_2_decoder_vertical_track_1_na3_x1_sig   : bit;
signal group_0_2_decoder_vertical_track_1_na3_x1_3_sig : bit;
signal group_0_2_decoder_vertical_track_1_na3_x1_2_sig : bit;
signal group_0_2_decoder_vertical_track_0_na3_x1_sig   : bit;
signal group_0_2_decoder_vertical_track_0_na3_x1_3_sig : bit;
signal group_0_2_decoder_vertical_track_0_na3_x1_2_sig : bit;
signal group_0_2_cmd_zero_bot_7                        : bit;
signal group_0_2_cmd_zero_bot_6                        : bit;
signal group_0_2_cmd_zero_bot_5                        : bit;
signal group_0_2_cmd_zero_bot_4                        : bit;
signal group_0_2_cmd_zero_bot_3                        : bit;
signal group_0_2_cmd_zero_bot_2                        : bit;
signal group_0_2_cmd_zero_bot_1                        : bit;
signal group_0_2_cmd_zero_bot_0                        : bit;
signal group_0_2_cmd_top_bot_7                         : bit;
signal group_0_2_cmd_top_bot_6                         : bit;
signal group_0_2_cmd_top_bot_5                         : bit;
signal group_0_2_cmd_top_bot_4                         : bit;
signal group_0_2_cmd_top_bot_3                         : bit;
signal group_0_2_cmd_top_bot_2                         : bit;
signal group_0_2_cmd_top_bot_1                         : bit;
signal group_0_2_cmd_top_bot_0                         : bit;
signal group_0_2_cmd_rig_bot_7                         : bit;
signal group_0_2_cmd_rig_bot_6                         : bit;
signal group_0_2_cmd_rig_bot_5                         : bit;
signal group_0_2_cmd_rig_bot_4                         : bit;
signal group_0_2_cmd_rig_bot_3                         : bit;
signal group_0_2_cmd_rig_bot_2                         : bit;
signal group_0_2_cmd_rig_bot_1                         : bit;
signal group_0_2_cmd_rig_bot_0                         : bit;
signal group_0_2_cmd_inpad_bot_7                       : bit;
signal group_0_2_cmd_inpad_bot_6                       : bit;
signal group_0_2_cmd_inpad_bot_5                       : bit;
signal group_0_2_cmd_inpad_bot_4                       : bit;
signal group_0_2_cmd_inpad_bot_3                       : bit;
signal group_0_2_cmd_inpad_bot_2                       : bit;
signal group_0_2_cmd_inpad_bot_1                       : bit;
signal group_0_2_cmd_inpad_bot_0                       : bit;
signal group_0_2_clb_rightside_in2_mux_q11             : bit;
signal group_0_2_clb_rightside_in2_mux_q10             : bit;
signal group_0_2_clb_rightside_in2_mux_q03             : bit;
signal group_0_2_clb_rightside_in2_mux_q02             : bit;
signal group_0_2_clb_rightside_in2_mux_q01             : bit;
signal group_0_2_clb_rightside_in2_mux_q00             : bit;
signal group_0_1_strobe_3                              : bit;
signal group_0_1_strobe_2                              : bit;
signal group_0_1_strobe_1                              : bit;
signal group_0_1_strobe_0                              : bit;
signal group_0_1_sig_zero_vert_7                       : bit;
signal group_0_1_sig_zero_vert_6                       : bit;
signal group_0_1_sig_zero_vert_5                       : bit;
signal group_0_1_sig_zero_vert_4                       : bit;
signal group_0_1_sig_zero_vert_3                       : bit;
signal group_0_1_sig_zero_vert_2                       : bit;
signal group_0_1_sig_zero_vert_1                       : bit;
signal group_0_1_sig_zero_vert_0                       : bit;
signal group_0_1_sig_error_3                           : bit;
signal group_0_1_sig_error_2                           : bit;
signal group_0_1_sig_error_1                           : bit;
signal group_0_1_sig_error_0                           : bit;
signal group_0_1_q_xor_6_2                             : bit;
signal group_0_1_q_xor_6_1                             : bit;
signal group_0_1_q_xor_6_0                             : bit;
signal group_0_1_q_xor_5_2                             : bit;
signal group_0_1_q_xor_5_1                             : bit;
signal group_0_1_q_xor_5_0                             : bit;
signal group_0_1_q_xor_4_3                             : bit;
signal group_0_1_q_xor_4_2                             : bit;
signal group_0_1_q_xor_4_1                             : bit;
signal group_0_1_q_xor_4_0                             : bit;
signal group_0_1_q_xor_3_3                             : bit;
signal group_0_1_q_xor_3_2                             : bit;
signal group_0_1_q_xor_3_1                             : bit;
signal group_0_1_q_xor_3_0                             : bit;
signal group_0_1_q_xor_2_3                             : bit;
signal group_0_1_q_xor_2_2                             : bit;
signal group_0_1_q_xor_2_1                             : bit;
signal group_0_1_q_xor_2_0                             : bit;
signal group_0_1_q_xor_1_3                             : bit;
signal group_0_1_q_xor_1_2                             : bit;
signal group_0_1_q_xor_1_1                             : bit;
signal group_0_1_q_xor_1_0                             : bit;
signal group_0_1_q_xor_0_3                             : bit;
signal group_0_1_q_xor_0_2                             : bit;
signal group_0_1_q_xor_0_1                             : bit;
signal group_0_1_q_xor_0_0                             : bit;
signal group_0_1_out_pad_mux_q11                       : bit;
signal group_0_1_out_pad_mux_q10                       : bit;
signal group_0_1_out_pad_mux_q03                       : bit;
signal group_0_1_out_pad_mux_q02                       : bit;
signal group_0_1_out_pad_mux_q01                       : bit;
signal group_0_1_out_pad_mux_q00                       : bit;
signal group_0_1_nq_mem_parity_3                       : bit;
signal group_0_1_nq_mem_parity_2                       : bit;
signal group_0_1_nq_mem_parity_1                       : bit;
signal group_0_1_nq_mem_parity_0                       : bit;
signal group_0_1_nq_mem_9                              : bit;
signal group_0_1_nq_mem_8                              : bit;
signal group_0_1_nq_mem_7                              : bit;
signal group_0_1_nq_mem_6                              : bit;
signal group_0_1_nq_mem_5                              : bit;
signal group_0_1_nq_mem_4                              : bit;
signal group_0_1_nq_mem_3                              : bit;
signal group_0_1_nq_mem_29                             : bit;
signal group_0_1_nq_mem_28                             : bit;
signal group_0_1_nq_mem_27                             : bit;
signal group_0_1_nq_mem_26                             : bit;
signal group_0_1_nq_mem_25                             : bit;
signal group_0_1_nq_mem_24                             : bit;
signal group_0_1_nq_mem_23                             : bit;
signal group_0_1_nq_mem_22                             : bit;
signal group_0_1_nq_mem_21                             : bit;
signal group_0_1_nq_mem_20                             : bit;
signal group_0_1_nq_mem_2                              : bit;
signal group_0_1_nq_mem_19                             : bit;
signal group_0_1_nq_mem_18                             : bit;
signal group_0_1_nq_mem_17                             : bit;
signal group_0_1_nq_mem_16                             : bit;
signal group_0_1_nq_mem_15                             : bit;
signal group_0_1_nq_mem_14                             : bit;
signal group_0_1_nq_mem_13                             : bit;
signal group_0_1_nq_mem_12                             : bit;
signal group_0_1_nq_mem_11                             : bit;
signal group_0_1_nq_mem_10                             : bit;
signal group_0_1_nq_mem_1                              : bit;
signal group_0_1_nq_mem_0                              : bit;
signal group_0_1_decoder_vertical_track_7_na3_x1_sig   : bit;
signal group_0_1_decoder_vertical_track_7_na3_x1_4_sig : bit;
signal group_0_1_decoder_vertical_track_7_na3_x1_3_sig : bit;
signal group_0_1_decoder_vertical_track_7_na3_x1_2_sig : bit;
signal group_0_1_decoder_vertical_track_6_na3_x1_sig   : bit;
signal group_0_1_decoder_vertical_track_6_na3_x1_4_sig : bit;
signal group_0_1_decoder_vertical_track_6_na3_x1_3_sig : bit;
signal group_0_1_decoder_vertical_track_6_na3_x1_2_sig : bit;
signal group_0_1_decoder_vertical_track_5_na3_x1_sig   : bit;
signal group_0_1_decoder_vertical_track_5_na3_x1_4_sig : bit;
signal group_0_1_decoder_vertical_track_5_na3_x1_3_sig : bit;
signal group_0_1_decoder_vertical_track_5_na3_x1_2_sig : bit;
signal group_0_1_decoder_vertical_track_4_na3_x1_sig   : bit;
signal group_0_1_decoder_vertical_track_4_na3_x1_4_sig : bit;
signal group_0_1_decoder_vertical_track_4_na3_x1_3_sig : bit;
signal group_0_1_decoder_vertical_track_4_na3_x1_2_sig : bit;
signal group_0_1_decoder_vertical_track_3_na3_x1_sig   : bit;
signal group_0_1_decoder_vertical_track_3_na3_x1_4_sig : bit;
signal group_0_1_decoder_vertical_track_3_na3_x1_3_sig : bit;
signal group_0_1_decoder_vertical_track_3_na3_x1_2_sig : bit;
signal group_0_1_decoder_vertical_track_2_na3_x1_sig   : bit;
signal group_0_1_decoder_vertical_track_2_na3_x1_4_sig : bit;
signal group_0_1_decoder_vertical_track_2_na3_x1_3_sig : bit;
signal group_0_1_decoder_vertical_track_2_na3_x1_2_sig : bit;
signal group_0_1_decoder_vertical_track_1_na3_x1_sig   : bit;
signal group_0_1_decoder_vertical_track_1_na3_x1_4_sig : bit;
signal group_0_1_decoder_vertical_track_1_na3_x1_3_sig : bit;
signal group_0_1_decoder_vertical_track_1_na3_x1_2_sig : bit;
signal group_0_1_decoder_vertical_track_0_na3_x1_sig   : bit;
signal group_0_1_decoder_vertical_track_0_na3_x1_4_sig : bit;
signal group_0_1_decoder_vertical_track_0_na3_x1_3_sig : bit;
signal group_0_1_decoder_vertical_track_0_na3_x1_2_sig : bit;
signal group_0_1_cmd_zero_bot_7                        : bit;
signal group_0_1_cmd_zero_bot_6                        : bit;
signal group_0_1_cmd_zero_bot_5                        : bit;
signal group_0_1_cmd_zero_bot_4                        : bit;
signal group_0_1_cmd_zero_bot_3                        : bit;
signal group_0_1_cmd_zero_bot_2                        : bit;
signal group_0_1_cmd_zero_bot_1                        : bit;
signal group_0_1_cmd_zero_bot_0                        : bit;
signal group_0_1_cmd_top_bot_7                         : bit;
signal group_0_1_cmd_top_bot_6                         : bit;
signal group_0_1_cmd_top_bot_5                         : bit;
signal group_0_1_cmd_top_bot_4                         : bit;
signal group_0_1_cmd_top_bot_3                         : bit;
signal group_0_1_cmd_top_bot_2                         : bit;
signal group_0_1_cmd_top_bot_1                         : bit;
signal group_0_1_cmd_top_bot_0                         : bit;
signal group_0_1_cmd_rig_bot_7                         : bit;
signal group_0_1_cmd_rig_bot_6                         : bit;
signal group_0_1_cmd_rig_bot_5                         : bit;
signal group_0_1_cmd_rig_bot_4                         : bit;
signal group_0_1_cmd_rig_bot_3                         : bit;
signal group_0_1_cmd_rig_bot_2                         : bit;
signal group_0_1_cmd_rig_bot_1                         : bit;
signal group_0_1_cmd_rig_bot_0                         : bit;
signal group_0_1_cmd_inpad_bot_7                       : bit;
signal group_0_1_cmd_inpad_bot_6                       : bit;
signal group_0_1_cmd_inpad_bot_5                       : bit;
signal group_0_1_cmd_inpad_bot_4                       : bit;
signal group_0_1_cmd_inpad_bot_3                       : bit;
signal group_0_1_cmd_inpad_bot_2                       : bit;
signal group_0_1_cmd_inpad_bot_1                       : bit;
signal group_0_1_cmd_inpad_bot_0                       : bit;
signal group_0_1_clb_rightside_in2_mux_q11             : bit;
signal group_0_1_clb_rightside_in2_mux_q10             : bit;
signal group_0_1_clb_rightside_in2_mux_q03             : bit;
signal group_0_1_clb_rightside_in2_mux_q02             : bit;
signal group_0_1_clb_rightside_in2_mux_q01             : bit;
signal group_0_1_clb_rightside_in2_mux_q00             : bit;
signal g_4_3_top_7                                     : bit;
signal g_4_3_top_6                                     : bit;
signal g_4_3_top_5                                     : bit;
signal g_4_3_top_4                                     : bit;
signal g_4_3_top_3                                     : bit;
signal g_4_3_top_2                                     : bit;
signal g_4_3_top_1                                     : bit;
signal g_4_3_top_0                                     : bit;
signal g_4_3_out_top                                   : bit;
signal g_4_3_column_top                                : bit;
signal g_4_3_cmd_lef_top_7                             : bit;
signal g_4_3_cmd_lef_top_6                             : bit;
signal g_4_3_cmd_lef_top_5                             : bit;
signal g_4_3_cmd_lef_top_4                             : bit;
signal g_4_3_cmd_lef_top_3                             : bit;
signal g_4_3_cmd_lef_top_2                             : bit;
signal g_4_3_cmd_lef_top_1                             : bit;
signal g_4_3_cmd_lef_top_0                             : bit;
signal g_4_3_cmd_bot_top_7                             : bit;
signal g_4_3_cmd_bot_top_6                             : bit;
signal g_4_3_cmd_bot_top_5                             : bit;
signal g_4_3_cmd_bot_top_4                             : bit;
signal g_4_3_cmd_bot_top_3                             : bit;
signal g_4_3_cmd_bot_top_2                             : bit;
signal g_4_3_cmd_bot_top_1                             : bit;
signal g_4_3_cmd_bot_top_0                             : bit;
signal g_4_2_top_7                                     : bit;
signal g_4_2_top_6                                     : bit;
signal g_4_2_top_5                                     : bit;
signal g_4_2_top_4                                     : bit;
signal g_4_2_top_3                                     : bit;
signal g_4_2_top_2                                     : bit;
signal g_4_2_top_1                                     : bit;
signal g_4_2_top_0                                     : bit;
signal g_4_2_out_top                                   : bit;
signal g_4_2_column_top                                : bit;
signal g_4_2_cmd_lef_top_7                             : bit;
signal g_4_2_cmd_lef_top_6                             : bit;
signal g_4_2_cmd_lef_top_5                             : bit;
signal g_4_2_cmd_lef_top_4                             : bit;
signal g_4_2_cmd_lef_top_3                             : bit;
signal g_4_2_cmd_lef_top_2                             : bit;
signal g_4_2_cmd_lef_top_1                             : bit;
signal g_4_2_cmd_lef_top_0                             : bit;
signal g_4_2_cmd_bot_top_7                             : bit;
signal g_4_2_cmd_bot_top_6                             : bit;
signal g_4_2_cmd_bot_top_5                             : bit;
signal g_4_2_cmd_bot_top_4                             : bit;
signal g_4_2_cmd_bot_top_3                             : bit;
signal g_4_2_cmd_bot_top_2                             : bit;
signal g_4_2_cmd_bot_top_1                             : bit;
signal g_4_2_cmd_bot_top_0                             : bit;
signal g_4_1_top_7                                     : bit;
signal g_4_1_top_6                                     : bit;
signal g_4_1_top_5                                     : bit;
signal g_4_1_top_4                                     : bit;
signal g_4_1_top_3                                     : bit;
signal g_4_1_top_2                                     : bit;
signal g_4_1_top_1                                     : bit;
signal g_4_1_top_0                                     : bit;
signal g_4_1_out_top                                   : bit;
signal g_4_1_column_top                                : bit;
signal g_4_1_cmd_lef_top_7                             : bit;
signal g_4_1_cmd_lef_top_6                             : bit;
signal g_4_1_cmd_lef_top_5                             : bit;
signal g_4_1_cmd_lef_top_4                             : bit;
signal g_4_1_cmd_lef_top_3                             : bit;
signal g_4_1_cmd_lef_top_2                             : bit;
signal g_4_1_cmd_lef_top_1                             : bit;
signal g_4_1_cmd_lef_top_0                             : bit;
signal g_4_1_cmd_bot_top_7                             : bit;
signal g_4_1_cmd_bot_top_6                             : bit;
signal g_4_1_cmd_bot_top_5                             : bit;
signal g_4_1_cmd_bot_top_4                             : bit;
signal g_4_1_cmd_bot_top_3                             : bit;
signal g_4_1_cmd_bot_top_2                             : bit;
signal g_4_1_cmd_bot_top_1                             : bit;
signal g_4_1_cmd_bot_top_0                             : bit;
signal g_4_0_top_7                                     : bit;
signal g_4_0_top_6                                     : bit;
signal g_4_0_top_5                                     : bit;
signal g_4_0_top_4                                     : bit;
signal g_4_0_top_3                                     : bit;
signal g_4_0_top_2                                     : bit;
signal g_4_0_top_1                                     : bit;
signal g_4_0_top_0                                     : bit;
signal g_4_0_out_top                                   : bit;
signal g_4_0_column_top                                : bit;
signal g_4_0_cmd_lef_top_7                             : bit;
signal g_4_0_cmd_lef_top_6                             : bit;
signal g_4_0_cmd_lef_top_5                             : bit;
signal g_4_0_cmd_lef_top_4                             : bit;
signal g_4_0_cmd_lef_top_3                             : bit;
signal g_4_0_cmd_lef_top_2                             : bit;
signal g_4_0_cmd_lef_top_1                             : bit;
signal g_4_0_cmd_lef_top_0                             : bit;
signal g_3_4_test_in                                   : bit;
signal g_3_4_strobe_9_rig                              : bit;
signal g_3_4_strobe_8_rig                              : bit;
signal g_3_4_strobe_7_rig                              : bit;
signal g_3_4_strobe_6_rig                              : bit;
signal g_3_4_strobe_5_rig                              : bit;
signal g_3_4_strobe_4_rig                              : bit;
signal g_3_4_strobe_3_rig                              : bit;
signal g_3_4_strobe_2_rig                              : bit;
signal g_3_4_strobe_1_rig                              : bit;
signal g_3_4_strobe_0_rig                              : bit;
signal g_3_4_scout                                     : bit;
signal g_3_4_rig_7                                     : bit;
signal g_3_4_rig_6                                     : bit;
signal g_3_4_rig_5                                     : bit;
signal g_3_4_rig_4                                     : bit;
signal g_3_4_rig_3                                     : bit;
signal g_3_4_rig_2                                     : bit;
signal g_3_4_rig_1                                     : bit;
signal g_3_4_rig_0                                     : bit;
signal g_3_4_out_rig                                   : bit;
signal g_3_4_error_rig                                 : bit;
signal g_3_4_cmd_lef_rig_7                             : bit;
signal g_3_4_cmd_lef_rig_6                             : bit;
signal g_3_4_cmd_lef_rig_5                             : bit;
signal g_3_4_cmd_lef_rig_4                             : bit;
signal g_3_4_cmd_lef_rig_3                             : bit;
signal g_3_4_cmd_lef_rig_2                             : bit;
signal g_3_4_cmd_lef_rig_1                             : bit;
signal g_3_4_cmd_lef_rig_0                             : bit;
signal g_3_4_cmd_bot_rig_7                             : bit;
signal g_3_4_cmd_bot_rig_6                             : bit;
signal g_3_4_cmd_bot_rig_5                             : bit;
signal g_3_4_cmd_bot_rig_4                             : bit;
signal g_3_4_cmd_bot_rig_3                             : bit;
signal g_3_4_cmd_bot_rig_2                             : bit;
signal g_3_4_cmd_bot_rig_1                             : bit;
signal g_3_4_cmd_bot_rig_0                             : bit;
signal g_3_3_top_7                                     : bit;
signal g_3_3_top_6                                     : bit;
signal g_3_3_top_5                                     : bit;
signal g_3_3_top_4                                     : bit;
signal g_3_3_top_3                                     : bit;
signal g_3_3_top_2                                     : bit;
signal g_3_3_top_1                                     : bit;
signal g_3_3_top_0                                     : bit;
signal g_3_3_test_in                                   : bit;
signal g_3_3_strobe_9_rig                              : bit;
signal g_3_3_strobe_8_rig                              : bit;
signal g_3_3_strobe_7_rig                              : bit;
signal g_3_3_strobe_6_rig                              : bit;
signal g_3_3_strobe_5_rig                              : bit;
signal g_3_3_strobe_4_rig                              : bit;
signal g_3_3_strobe_3_rig                              : bit;
signal g_3_3_strobe_2_rig                              : bit;
signal g_3_3_strobe_1_rig                              : bit;
signal g_3_3_strobe_0_rig                              : bit;
signal g_3_3_scout                                     : bit;
signal g_3_3_rig_7                                     : bit;
signal g_3_3_rig_6                                     : bit;
signal g_3_3_rig_5                                     : bit;
signal g_3_3_rig_4                                     : bit;
signal g_3_3_rig_3                                     : bit;
signal g_3_3_rig_2                                     : bit;
signal g_3_3_rig_1                                     : bit;
signal g_3_3_rig_0                                     : bit;
signal g_3_3_out_top                                   : bit;
signal g_3_3_out_rig                                   : bit;
signal g_3_3_error_rig                                 : bit;
signal g_3_3_column_top                                : bit;
signal g_3_3_cmd_top_rig_7                             : bit;
signal g_3_3_cmd_top_rig_6                             : bit;
signal g_3_3_cmd_top_rig_5                             : bit;
signal g_3_3_cmd_top_rig_4                             : bit;
signal g_3_3_cmd_top_rig_3                             : bit;
signal g_3_3_cmd_top_rig_2                             : bit;
signal g_3_3_cmd_top_rig_1                             : bit;
signal g_3_3_cmd_top_rig_0                             : bit;
signal g_3_3_cmd_rig_top_7                             : bit;
signal g_3_3_cmd_rig_top_6                             : bit;
signal g_3_3_cmd_rig_top_5                             : bit;
signal g_3_3_cmd_rig_top_4                             : bit;
signal g_3_3_cmd_rig_top_3                             : bit;
signal g_3_3_cmd_rig_top_2                             : bit;
signal g_3_3_cmd_rig_top_1                             : bit;
signal g_3_3_cmd_rig_top_0                             : bit;
signal g_3_3_cmd_lef_top_7                             : bit;
signal g_3_3_cmd_lef_top_6                             : bit;
signal g_3_3_cmd_lef_top_5                             : bit;
signal g_3_3_cmd_lef_top_4                             : bit;
signal g_3_3_cmd_lef_top_3                             : bit;
signal g_3_3_cmd_lef_top_2                             : bit;
signal g_3_3_cmd_lef_top_1                             : bit;
signal g_3_3_cmd_lef_top_0                             : bit;
signal g_3_3_cmd_lef_rig_7                             : bit;
signal g_3_3_cmd_lef_rig_6                             : bit;
signal g_3_3_cmd_lef_rig_5                             : bit;
signal g_3_3_cmd_lef_rig_4                             : bit;
signal g_3_3_cmd_lef_rig_3                             : bit;
signal g_3_3_cmd_lef_rig_2                             : bit;
signal g_3_3_cmd_lef_rig_1                             : bit;
signal g_3_3_cmd_lef_rig_0                             : bit;
signal g_3_3_cmd_bot_top_7                             : bit;
signal g_3_3_cmd_bot_top_6                             : bit;
signal g_3_3_cmd_bot_top_5                             : bit;
signal g_3_3_cmd_bot_top_4                             : bit;
signal g_3_3_cmd_bot_top_3                             : bit;
signal g_3_3_cmd_bot_top_2                             : bit;
signal g_3_3_cmd_bot_top_1                             : bit;
signal g_3_3_cmd_bot_top_0                             : bit;
signal g_3_3_cmd_bot_rig_7                             : bit;
signal g_3_3_cmd_bot_rig_6                             : bit;
signal g_3_3_cmd_bot_rig_5                             : bit;
signal g_3_3_cmd_bot_rig_4                             : bit;
signal g_3_3_cmd_bot_rig_3                             : bit;
signal g_3_3_cmd_bot_rig_2                             : bit;
signal g_3_3_cmd_bot_rig_1                             : bit;
signal g_3_3_cmd_bot_rig_0                             : bit;
signal g_3_2_top_7                                     : bit;
signal g_3_2_top_6                                     : bit;
signal g_3_2_top_5                                     : bit;
signal g_3_2_top_4                                     : bit;
signal g_3_2_top_3                                     : bit;
signal g_3_2_top_2                                     : bit;
signal g_3_2_top_1                                     : bit;
signal g_3_2_top_0                                     : bit;
signal g_3_2_test_in                                   : bit;
signal g_3_2_strobe_9_rig                              : bit;
signal g_3_2_strobe_8_rig                              : bit;
signal g_3_2_strobe_7_rig                              : bit;
signal g_3_2_strobe_6_rig                              : bit;
signal g_3_2_strobe_5_rig                              : bit;
signal g_3_2_strobe_4_rig                              : bit;
signal g_3_2_strobe_3_rig                              : bit;
signal g_3_2_strobe_2_rig                              : bit;
signal g_3_2_strobe_1_rig                              : bit;
signal g_3_2_strobe_0_rig                              : bit;
signal g_3_2_scout                                     : bit;
signal g_3_2_rig_7                                     : bit;
signal g_3_2_rig_6                                     : bit;
signal g_3_2_rig_5                                     : bit;
signal g_3_2_rig_4                                     : bit;
signal g_3_2_rig_3                                     : bit;
signal g_3_2_rig_2                                     : bit;
signal g_3_2_rig_1                                     : bit;
signal g_3_2_rig_0                                     : bit;
signal g_3_2_out_top                                   : bit;
signal g_3_2_out_rig                                   : bit;
signal g_3_2_error_rig                                 : bit;
signal g_3_2_column_top                                : bit;
signal g_3_2_cmd_top_rig_7                             : bit;
signal g_3_2_cmd_top_rig_6                             : bit;
signal g_3_2_cmd_top_rig_5                             : bit;
signal g_3_2_cmd_top_rig_4                             : bit;
signal g_3_2_cmd_top_rig_3                             : bit;
signal g_3_2_cmd_top_rig_2                             : bit;
signal g_3_2_cmd_top_rig_1                             : bit;
signal g_3_2_cmd_top_rig_0                             : bit;
signal g_3_2_cmd_rig_top_7                             : bit;
signal g_3_2_cmd_rig_top_6                             : bit;
signal g_3_2_cmd_rig_top_5                             : bit;
signal g_3_2_cmd_rig_top_4                             : bit;
signal g_3_2_cmd_rig_top_3                             : bit;
signal g_3_2_cmd_rig_top_2                             : bit;
signal g_3_2_cmd_rig_top_1                             : bit;
signal g_3_2_cmd_rig_top_0                             : bit;
signal g_3_2_cmd_lef_top_7                             : bit;
signal g_3_2_cmd_lef_top_6                             : bit;
signal g_3_2_cmd_lef_top_5                             : bit;
signal g_3_2_cmd_lef_top_4                             : bit;
signal g_3_2_cmd_lef_top_3                             : bit;
signal g_3_2_cmd_lef_top_2                             : bit;
signal g_3_2_cmd_lef_top_1                             : bit;
signal g_3_2_cmd_lef_top_0                             : bit;
signal g_3_2_cmd_lef_rig_7                             : bit;
signal g_3_2_cmd_lef_rig_6                             : bit;
signal g_3_2_cmd_lef_rig_5                             : bit;
signal g_3_2_cmd_lef_rig_4                             : bit;
signal g_3_2_cmd_lef_rig_3                             : bit;
signal g_3_2_cmd_lef_rig_2                             : bit;
signal g_3_2_cmd_lef_rig_1                             : bit;
signal g_3_2_cmd_lef_rig_0                             : bit;
signal g_3_2_cmd_bot_top_7                             : bit;
signal g_3_2_cmd_bot_top_6                             : bit;
signal g_3_2_cmd_bot_top_5                             : bit;
signal g_3_2_cmd_bot_top_4                             : bit;
signal g_3_2_cmd_bot_top_3                             : bit;
signal g_3_2_cmd_bot_top_2                             : bit;
signal g_3_2_cmd_bot_top_1                             : bit;
signal g_3_2_cmd_bot_top_0                             : bit;
signal g_3_2_cmd_bot_rig_7                             : bit;
signal g_3_2_cmd_bot_rig_6                             : bit;
signal g_3_2_cmd_bot_rig_5                             : bit;
signal g_3_2_cmd_bot_rig_4                             : bit;
signal g_3_2_cmd_bot_rig_3                             : bit;
signal g_3_2_cmd_bot_rig_2                             : bit;
signal g_3_2_cmd_bot_rig_1                             : bit;
signal g_3_2_cmd_bot_rig_0                             : bit;
signal g_3_1_top_7                                     : bit;
signal g_3_1_top_6                                     : bit;
signal g_3_1_top_5                                     : bit;
signal g_3_1_top_4                                     : bit;
signal g_3_1_top_3                                     : bit;
signal g_3_1_top_2                                     : bit;
signal g_3_1_top_1                                     : bit;
signal g_3_1_top_0                                     : bit;
signal g_3_1_test_in                                   : bit;
signal g_3_1_strobe_9_rig                              : bit;
signal g_3_1_strobe_8_rig                              : bit;
signal g_3_1_strobe_7_rig                              : bit;
signal g_3_1_strobe_6_rig                              : bit;
signal g_3_1_strobe_5_rig                              : bit;
signal g_3_1_strobe_4_rig                              : bit;
signal g_3_1_strobe_3_rig                              : bit;
signal g_3_1_strobe_2_rig                              : bit;
signal g_3_1_strobe_1_rig                              : bit;
signal g_3_1_strobe_0_rig                              : bit;
signal g_3_1_scout                                     : bit;
signal g_3_1_rig_7                                     : bit;
signal g_3_1_rig_6                                     : bit;
signal g_3_1_rig_5                                     : bit;
signal g_3_1_rig_4                                     : bit;
signal g_3_1_rig_3                                     : bit;
signal g_3_1_rig_2                                     : bit;
signal g_3_1_rig_1                                     : bit;
signal g_3_1_rig_0                                     : bit;
signal g_3_1_out_top                                   : bit;
signal g_3_1_out_rig                                   : bit;
signal g_3_1_error_rig                                 : bit;
signal g_3_1_column_top                                : bit;
signal g_3_1_cmd_top_rig_7                             : bit;
signal g_3_1_cmd_top_rig_6                             : bit;
signal g_3_1_cmd_top_rig_5                             : bit;
signal g_3_1_cmd_top_rig_4                             : bit;
signal g_3_1_cmd_top_rig_3                             : bit;
signal g_3_1_cmd_top_rig_2                             : bit;
signal g_3_1_cmd_top_rig_1                             : bit;
signal g_3_1_cmd_top_rig_0                             : bit;
signal g_3_1_cmd_rig_top_7                             : bit;
signal g_3_1_cmd_rig_top_6                             : bit;
signal g_3_1_cmd_rig_top_5                             : bit;
signal g_3_1_cmd_rig_top_4                             : bit;
signal g_3_1_cmd_rig_top_3                             : bit;
signal g_3_1_cmd_rig_top_2                             : bit;
signal g_3_1_cmd_rig_top_1                             : bit;
signal g_3_1_cmd_rig_top_0                             : bit;
signal g_3_1_cmd_lef_top_7                             : bit;
signal g_3_1_cmd_lef_top_6                             : bit;
signal g_3_1_cmd_lef_top_5                             : bit;
signal g_3_1_cmd_lef_top_4                             : bit;
signal g_3_1_cmd_lef_top_3                             : bit;
signal g_3_1_cmd_lef_top_2                             : bit;
signal g_3_1_cmd_lef_top_1                             : bit;
signal g_3_1_cmd_lef_top_0                             : bit;
signal g_3_1_cmd_lef_rig_7                             : bit;
signal g_3_1_cmd_lef_rig_6                             : bit;
signal g_3_1_cmd_lef_rig_5                             : bit;
signal g_3_1_cmd_lef_rig_4                             : bit;
signal g_3_1_cmd_lef_rig_3                             : bit;
signal g_3_1_cmd_lef_rig_2                             : bit;
signal g_3_1_cmd_lef_rig_1                             : bit;
signal g_3_1_cmd_lef_rig_0                             : bit;
signal g_3_1_cmd_bot_top_7                             : bit;
signal g_3_1_cmd_bot_top_6                             : bit;
signal g_3_1_cmd_bot_top_5                             : bit;
signal g_3_1_cmd_bot_top_4                             : bit;
signal g_3_1_cmd_bot_top_3                             : bit;
signal g_3_1_cmd_bot_top_2                             : bit;
signal g_3_1_cmd_bot_top_1                             : bit;
signal g_3_1_cmd_bot_top_0                             : bit;
signal g_3_1_cmd_bot_rig_7                             : bit;
signal g_3_1_cmd_bot_rig_6                             : bit;
signal g_3_1_cmd_bot_rig_5                             : bit;
signal g_3_1_cmd_bot_rig_4                             : bit;
signal g_3_1_cmd_bot_rig_3                             : bit;
signal g_3_1_cmd_bot_rig_2                             : bit;
signal g_3_1_cmd_bot_rig_1                             : bit;
signal g_3_1_cmd_bot_rig_0                             : bit;
signal g_3_0_top_7                                     : bit;
signal g_3_0_top_6                                     : bit;
signal g_3_0_top_5                                     : bit;
signal g_3_0_top_4                                     : bit;
signal g_3_0_top_3                                     : bit;
signal g_3_0_top_2                                     : bit;
signal g_3_0_top_1                                     : bit;
signal g_3_0_top_0                                     : bit;
signal g_3_0_strobe_3_rig                              : bit;
signal g_3_0_strobe_2_rig                              : bit;
signal g_3_0_strobe_1_rig                              : bit;
signal g_3_0_strobe_0_rig                              : bit;
signal g_3_0_rig_7                                     : bit;
signal g_3_0_rig_6                                     : bit;
signal g_3_0_rig_5                                     : bit;
signal g_3_0_rig_4                                     : bit;
signal g_3_0_rig_3                                     : bit;
signal g_3_0_rig_2                                     : bit;
signal g_3_0_rig_1                                     : bit;
signal g_3_0_rig_0                                     : bit;
signal g_3_0_out_top                                   : bit;
signal g_3_0_error_rig                                 : bit;
signal g_3_0_column_top                                : bit;
signal g_3_0_cmd_top_rig_7                             : bit;
signal g_3_0_cmd_top_rig_6                             : bit;
signal g_3_0_cmd_top_rig_5                             : bit;
signal g_3_0_cmd_top_rig_4                             : bit;
signal g_3_0_cmd_top_rig_3                             : bit;
signal g_3_0_cmd_top_rig_2                             : bit;
signal g_3_0_cmd_top_rig_1                             : bit;
signal g_3_0_cmd_top_rig_0                             : bit;
signal g_3_0_cmd_rig_top_7                             : bit;
signal g_3_0_cmd_rig_top_6                             : bit;
signal g_3_0_cmd_rig_top_5                             : bit;
signal g_3_0_cmd_rig_top_4                             : bit;
signal g_3_0_cmd_rig_top_3                             : bit;
signal g_3_0_cmd_rig_top_2                             : bit;
signal g_3_0_cmd_rig_top_1                             : bit;
signal g_3_0_cmd_rig_top_0                             : bit;
signal g_3_0_cmd_lef_top_7                             : bit;
signal g_3_0_cmd_lef_top_6                             : bit;
signal g_3_0_cmd_lef_top_5                             : bit;
signal g_3_0_cmd_lef_top_4                             : bit;
signal g_3_0_cmd_lef_top_3                             : bit;
signal g_3_0_cmd_lef_top_2                             : bit;
signal g_3_0_cmd_lef_top_1                             : bit;
signal g_3_0_cmd_lef_top_0                             : bit;
signal g_3_0_cmd_lef_rig_7                             : bit;
signal g_3_0_cmd_lef_rig_6                             : bit;
signal g_3_0_cmd_lef_rig_5                             : bit;
signal g_3_0_cmd_lef_rig_4                             : bit;
signal g_3_0_cmd_lef_rig_3                             : bit;
signal g_3_0_cmd_lef_rig_2                             : bit;
signal g_3_0_cmd_lef_rig_1                             : bit;
signal g_3_0_cmd_lef_rig_0                             : bit;
signal g_2_4_test_in                                   : bit;
signal g_2_4_strobe_9_rig                              : bit;
signal g_2_4_strobe_8_rig                              : bit;
signal g_2_4_strobe_7_rig                              : bit;
signal g_2_4_strobe_6_rig                              : bit;
signal g_2_4_strobe_5_rig                              : bit;
signal g_2_4_strobe_4_rig                              : bit;
signal g_2_4_strobe_3_rig                              : bit;
signal g_2_4_strobe_2_rig                              : bit;
signal g_2_4_strobe_1_rig                              : bit;
signal g_2_4_strobe_0_rig                              : bit;
signal g_2_4_scout                                     : bit;
signal g_2_4_rig_7                                     : bit;
signal g_2_4_rig_6                                     : bit;
signal g_2_4_rig_5                                     : bit;
signal g_2_4_rig_4                                     : bit;
signal g_2_4_rig_3                                     : bit;
signal g_2_4_rig_2                                     : bit;
signal g_2_4_rig_1                                     : bit;
signal g_2_4_rig_0                                     : bit;
signal g_2_4_out_rig                                   : bit;
signal g_2_4_error_rig                                 : bit;
signal g_2_4_cmd_lef_rig_7                             : bit;
signal g_2_4_cmd_lef_rig_6                             : bit;
signal g_2_4_cmd_lef_rig_5                             : bit;
signal g_2_4_cmd_lef_rig_4                             : bit;
signal g_2_4_cmd_lef_rig_3                             : bit;
signal g_2_4_cmd_lef_rig_2                             : bit;
signal g_2_4_cmd_lef_rig_1                             : bit;
signal g_2_4_cmd_lef_rig_0                             : bit;
signal g_2_4_cmd_bot_rig_7                             : bit;
signal g_2_4_cmd_bot_rig_6                             : bit;
signal g_2_4_cmd_bot_rig_5                             : bit;
signal g_2_4_cmd_bot_rig_4                             : bit;
signal g_2_4_cmd_bot_rig_3                             : bit;
signal g_2_4_cmd_bot_rig_2                             : bit;
signal g_2_4_cmd_bot_rig_1                             : bit;
signal g_2_4_cmd_bot_rig_0                             : bit;
signal g_2_3_top_7                                     : bit;
signal g_2_3_top_6                                     : bit;
signal g_2_3_top_5                                     : bit;
signal g_2_3_top_4                                     : bit;
signal g_2_3_top_3                                     : bit;
signal g_2_3_top_2                                     : bit;
signal g_2_3_top_1                                     : bit;
signal g_2_3_top_0                                     : bit;
signal g_2_3_test_in                                   : bit;
signal g_2_3_strobe_9_rig                              : bit;
signal g_2_3_strobe_8_rig                              : bit;
signal g_2_3_strobe_7_rig                              : bit;
signal g_2_3_strobe_6_rig                              : bit;
signal g_2_3_strobe_5_rig                              : bit;
signal g_2_3_strobe_4_rig                              : bit;
signal g_2_3_strobe_3_rig                              : bit;
signal g_2_3_strobe_2_rig                              : bit;
signal g_2_3_strobe_1_rig                              : bit;
signal g_2_3_strobe_0_rig                              : bit;
signal g_2_3_scout                                     : bit;
signal g_2_3_rig_7                                     : bit;
signal g_2_3_rig_6                                     : bit;
signal g_2_3_rig_5                                     : bit;
signal g_2_3_rig_4                                     : bit;
signal g_2_3_rig_3                                     : bit;
signal g_2_3_rig_2                                     : bit;
signal g_2_3_rig_1                                     : bit;
signal g_2_3_rig_0                                     : bit;
signal g_2_3_out_top                                   : bit;
signal g_2_3_out_rig                                   : bit;
signal g_2_3_error_rig                                 : bit;
signal g_2_3_column_top                                : bit;
signal g_2_3_cmd_top_rig_7                             : bit;
signal g_2_3_cmd_top_rig_6                             : bit;
signal g_2_3_cmd_top_rig_5                             : bit;
signal g_2_3_cmd_top_rig_4                             : bit;
signal g_2_3_cmd_top_rig_3                             : bit;
signal g_2_3_cmd_top_rig_2                             : bit;
signal g_2_3_cmd_top_rig_1                             : bit;
signal g_2_3_cmd_top_rig_0                             : bit;
signal g_2_3_cmd_rig_top_7                             : bit;
signal g_2_3_cmd_rig_top_6                             : bit;
signal g_2_3_cmd_rig_top_5                             : bit;
signal g_2_3_cmd_rig_top_4                             : bit;
signal g_2_3_cmd_rig_top_3                             : bit;
signal g_2_3_cmd_rig_top_2                             : bit;
signal g_2_3_cmd_rig_top_1                             : bit;
signal g_2_3_cmd_rig_top_0                             : bit;
signal g_2_3_cmd_lef_top_7                             : bit;
signal g_2_3_cmd_lef_top_6                             : bit;
signal g_2_3_cmd_lef_top_5                             : bit;
signal g_2_3_cmd_lef_top_4                             : bit;
signal g_2_3_cmd_lef_top_3                             : bit;
signal g_2_3_cmd_lef_top_2                             : bit;
signal g_2_3_cmd_lef_top_1                             : bit;
signal g_2_3_cmd_lef_top_0                             : bit;
signal g_2_3_cmd_lef_rig_7                             : bit;
signal g_2_3_cmd_lef_rig_6                             : bit;
signal g_2_3_cmd_lef_rig_5                             : bit;
signal g_2_3_cmd_lef_rig_4                             : bit;
signal g_2_3_cmd_lef_rig_3                             : bit;
signal g_2_3_cmd_lef_rig_2                             : bit;
signal g_2_3_cmd_lef_rig_1                             : bit;
signal g_2_3_cmd_lef_rig_0                             : bit;
signal g_2_3_cmd_bot_top_7                             : bit;
signal g_2_3_cmd_bot_top_6                             : bit;
signal g_2_3_cmd_bot_top_5                             : bit;
signal g_2_3_cmd_bot_top_4                             : bit;
signal g_2_3_cmd_bot_top_3                             : bit;
signal g_2_3_cmd_bot_top_2                             : bit;
signal g_2_3_cmd_bot_top_1                             : bit;
signal g_2_3_cmd_bot_top_0                             : bit;
signal g_2_3_cmd_bot_rig_7                             : bit;
signal g_2_3_cmd_bot_rig_6                             : bit;
signal g_2_3_cmd_bot_rig_5                             : bit;
signal g_2_3_cmd_bot_rig_4                             : bit;
signal g_2_3_cmd_bot_rig_3                             : bit;
signal g_2_3_cmd_bot_rig_2                             : bit;
signal g_2_3_cmd_bot_rig_1                             : bit;
signal g_2_3_cmd_bot_rig_0                             : bit;
signal g_2_2_top_7                                     : bit;
signal g_2_2_top_6                                     : bit;
signal g_2_2_top_5                                     : bit;
signal g_2_2_top_4                                     : bit;
signal g_2_2_top_3                                     : bit;
signal g_2_2_top_2                                     : bit;
signal g_2_2_top_1                                     : bit;
signal g_2_2_top_0                                     : bit;
signal g_2_2_test_in                                   : bit;
signal g_2_2_strobe_9_rig                              : bit;
signal g_2_2_strobe_8_rig                              : bit;
signal g_2_2_strobe_7_rig                              : bit;
signal g_2_2_strobe_6_rig                              : bit;
signal g_2_2_strobe_5_rig                              : bit;
signal g_2_2_strobe_4_rig                              : bit;
signal g_2_2_strobe_3_rig                              : bit;
signal g_2_2_strobe_2_rig                              : bit;
signal g_2_2_strobe_1_rig                              : bit;
signal g_2_2_strobe_0_rig                              : bit;
signal g_2_2_scout                                     : bit;
signal g_2_2_rig_7                                     : bit;
signal g_2_2_rig_6                                     : bit;
signal g_2_2_rig_5                                     : bit;
signal g_2_2_rig_4                                     : bit;
signal g_2_2_rig_3                                     : bit;
signal g_2_2_rig_2                                     : bit;
signal g_2_2_rig_1                                     : bit;
signal g_2_2_rig_0                                     : bit;
signal g_2_2_out_top                                   : bit;
signal g_2_2_out_rig                                   : bit;
signal g_2_2_error_rig                                 : bit;
signal g_2_2_column_top                                : bit;
signal g_2_2_cmd_top_rig_7                             : bit;
signal g_2_2_cmd_top_rig_6                             : bit;
signal g_2_2_cmd_top_rig_5                             : bit;
signal g_2_2_cmd_top_rig_4                             : bit;
signal g_2_2_cmd_top_rig_3                             : bit;
signal g_2_2_cmd_top_rig_2                             : bit;
signal g_2_2_cmd_top_rig_1                             : bit;
signal g_2_2_cmd_top_rig_0                             : bit;
signal g_2_2_cmd_rig_top_7                             : bit;
signal g_2_2_cmd_rig_top_6                             : bit;
signal g_2_2_cmd_rig_top_5                             : bit;
signal g_2_2_cmd_rig_top_4                             : bit;
signal g_2_2_cmd_rig_top_3                             : bit;
signal g_2_2_cmd_rig_top_2                             : bit;
signal g_2_2_cmd_rig_top_1                             : bit;
signal g_2_2_cmd_rig_top_0                             : bit;
signal g_2_2_cmd_lef_top_7                             : bit;
signal g_2_2_cmd_lef_top_6                             : bit;
signal g_2_2_cmd_lef_top_5                             : bit;
signal g_2_2_cmd_lef_top_4                             : bit;
signal g_2_2_cmd_lef_top_3                             : bit;
signal g_2_2_cmd_lef_top_2                             : bit;
signal g_2_2_cmd_lef_top_1                             : bit;
signal g_2_2_cmd_lef_top_0                             : bit;
signal g_2_2_cmd_lef_rig_7                             : bit;
signal g_2_2_cmd_lef_rig_6                             : bit;
signal g_2_2_cmd_lef_rig_5                             : bit;
signal g_2_2_cmd_lef_rig_4                             : bit;
signal g_2_2_cmd_lef_rig_3                             : bit;
signal g_2_2_cmd_lef_rig_2                             : bit;
signal g_2_2_cmd_lef_rig_1                             : bit;
signal g_2_2_cmd_lef_rig_0                             : bit;
signal g_2_2_cmd_bot_top_7                             : bit;
signal g_2_2_cmd_bot_top_6                             : bit;
signal g_2_2_cmd_bot_top_5                             : bit;
signal g_2_2_cmd_bot_top_4                             : bit;
signal g_2_2_cmd_bot_top_3                             : bit;
signal g_2_2_cmd_bot_top_2                             : bit;
signal g_2_2_cmd_bot_top_1                             : bit;
signal g_2_2_cmd_bot_top_0                             : bit;
signal g_2_2_cmd_bot_rig_7                             : bit;
signal g_2_2_cmd_bot_rig_6                             : bit;
signal g_2_2_cmd_bot_rig_5                             : bit;
signal g_2_2_cmd_bot_rig_4                             : bit;
signal g_2_2_cmd_bot_rig_3                             : bit;
signal g_2_2_cmd_bot_rig_2                             : bit;
signal g_2_2_cmd_bot_rig_1                             : bit;
signal g_2_2_cmd_bot_rig_0                             : bit;
signal g_2_1_top_7                                     : bit;
signal g_2_1_top_6                                     : bit;
signal g_2_1_top_5                                     : bit;
signal g_2_1_top_4                                     : bit;
signal g_2_1_top_3                                     : bit;
signal g_2_1_top_2                                     : bit;
signal g_2_1_top_1                                     : bit;
signal g_2_1_top_0                                     : bit;
signal g_2_1_test_in                                   : bit;
signal g_2_1_strobe_9_rig                              : bit;
signal g_2_1_strobe_8_rig                              : bit;
signal g_2_1_strobe_7_rig                              : bit;
signal g_2_1_strobe_6_rig                              : bit;
signal g_2_1_strobe_5_rig                              : bit;
signal g_2_1_strobe_4_rig                              : bit;
signal g_2_1_strobe_3_rig                              : bit;
signal g_2_1_strobe_2_rig                              : bit;
signal g_2_1_strobe_1_rig                              : bit;
signal g_2_1_strobe_0_rig                              : bit;
signal g_2_1_scout                                     : bit;
signal g_2_1_rig_7                                     : bit;
signal g_2_1_rig_6                                     : bit;
signal g_2_1_rig_5                                     : bit;
signal g_2_1_rig_4                                     : bit;
signal g_2_1_rig_3                                     : bit;
signal g_2_1_rig_2                                     : bit;
signal g_2_1_rig_1                                     : bit;
signal g_2_1_rig_0                                     : bit;
signal g_2_1_out_top                                   : bit;
signal g_2_1_out_rig                                   : bit;
signal g_2_1_error_rig                                 : bit;
signal g_2_1_column_top                                : bit;
signal g_2_1_cmd_top_rig_7                             : bit;
signal g_2_1_cmd_top_rig_6                             : bit;
signal g_2_1_cmd_top_rig_5                             : bit;
signal g_2_1_cmd_top_rig_4                             : bit;
signal g_2_1_cmd_top_rig_3                             : bit;
signal g_2_1_cmd_top_rig_2                             : bit;
signal g_2_1_cmd_top_rig_1                             : bit;
signal g_2_1_cmd_top_rig_0                             : bit;
signal g_2_1_cmd_rig_top_7                             : bit;
signal g_2_1_cmd_rig_top_6                             : bit;
signal g_2_1_cmd_rig_top_5                             : bit;
signal g_2_1_cmd_rig_top_4                             : bit;
signal g_2_1_cmd_rig_top_3                             : bit;
signal g_2_1_cmd_rig_top_2                             : bit;
signal g_2_1_cmd_rig_top_1                             : bit;
signal g_2_1_cmd_rig_top_0                             : bit;
signal g_2_1_cmd_lef_top_7                             : bit;
signal g_2_1_cmd_lef_top_6                             : bit;
signal g_2_1_cmd_lef_top_5                             : bit;
signal g_2_1_cmd_lef_top_4                             : bit;
signal g_2_1_cmd_lef_top_3                             : bit;
signal g_2_1_cmd_lef_top_2                             : bit;
signal g_2_1_cmd_lef_top_1                             : bit;
signal g_2_1_cmd_lef_top_0                             : bit;
signal g_2_1_cmd_lef_rig_7                             : bit;
signal g_2_1_cmd_lef_rig_6                             : bit;
signal g_2_1_cmd_lef_rig_5                             : bit;
signal g_2_1_cmd_lef_rig_4                             : bit;
signal g_2_1_cmd_lef_rig_3                             : bit;
signal g_2_1_cmd_lef_rig_2                             : bit;
signal g_2_1_cmd_lef_rig_1                             : bit;
signal g_2_1_cmd_lef_rig_0                             : bit;
signal g_2_1_cmd_bot_top_7                             : bit;
signal g_2_1_cmd_bot_top_6                             : bit;
signal g_2_1_cmd_bot_top_5                             : bit;
signal g_2_1_cmd_bot_top_4                             : bit;
signal g_2_1_cmd_bot_top_3                             : bit;
signal g_2_1_cmd_bot_top_2                             : bit;
signal g_2_1_cmd_bot_top_1                             : bit;
signal g_2_1_cmd_bot_top_0                             : bit;
signal g_2_1_cmd_bot_rig_7                             : bit;
signal g_2_1_cmd_bot_rig_6                             : bit;
signal g_2_1_cmd_bot_rig_5                             : bit;
signal g_2_1_cmd_bot_rig_4                             : bit;
signal g_2_1_cmd_bot_rig_3                             : bit;
signal g_2_1_cmd_bot_rig_2                             : bit;
signal g_2_1_cmd_bot_rig_1                             : bit;
signal g_2_1_cmd_bot_rig_0                             : bit;
signal g_2_0_top_7                                     : bit;
signal g_2_0_top_6                                     : bit;
signal g_2_0_top_5                                     : bit;
signal g_2_0_top_4                                     : bit;
signal g_2_0_top_3                                     : bit;
signal g_2_0_top_2                                     : bit;
signal g_2_0_top_1                                     : bit;
signal g_2_0_top_0                                     : bit;
signal g_2_0_strobe_3_rig                              : bit;
signal g_2_0_strobe_2_rig                              : bit;
signal g_2_0_strobe_1_rig                              : bit;
signal g_2_0_strobe_0_rig                              : bit;
signal g_2_0_rig_7                                     : bit;
signal g_2_0_rig_6                                     : bit;
signal g_2_0_rig_5                                     : bit;
signal g_2_0_rig_4                                     : bit;
signal g_2_0_rig_3                                     : bit;
signal g_2_0_rig_2                                     : bit;
signal g_2_0_rig_1                                     : bit;
signal g_2_0_rig_0                                     : bit;
signal g_2_0_out_top                                   : bit;
signal g_2_0_error_rig                                 : bit;
signal g_2_0_column_top                                : bit;
signal g_2_0_cmd_top_rig_7                             : bit;
signal g_2_0_cmd_top_rig_6                             : bit;
signal g_2_0_cmd_top_rig_5                             : bit;
signal g_2_0_cmd_top_rig_4                             : bit;
signal g_2_0_cmd_top_rig_3                             : bit;
signal g_2_0_cmd_top_rig_2                             : bit;
signal g_2_0_cmd_top_rig_1                             : bit;
signal g_2_0_cmd_top_rig_0                             : bit;
signal g_2_0_cmd_rig_top_7                             : bit;
signal g_2_0_cmd_rig_top_6                             : bit;
signal g_2_0_cmd_rig_top_5                             : bit;
signal g_2_0_cmd_rig_top_4                             : bit;
signal g_2_0_cmd_rig_top_3                             : bit;
signal g_2_0_cmd_rig_top_2                             : bit;
signal g_2_0_cmd_rig_top_1                             : bit;
signal g_2_0_cmd_rig_top_0                             : bit;
signal g_2_0_cmd_lef_top_7                             : bit;
signal g_2_0_cmd_lef_top_6                             : bit;
signal g_2_0_cmd_lef_top_5                             : bit;
signal g_2_0_cmd_lef_top_4                             : bit;
signal g_2_0_cmd_lef_top_3                             : bit;
signal g_2_0_cmd_lef_top_2                             : bit;
signal g_2_0_cmd_lef_top_1                             : bit;
signal g_2_0_cmd_lef_top_0                             : bit;
signal g_2_0_cmd_lef_rig_7                             : bit;
signal g_2_0_cmd_lef_rig_6                             : bit;
signal g_2_0_cmd_lef_rig_5                             : bit;
signal g_2_0_cmd_lef_rig_4                             : bit;
signal g_2_0_cmd_lef_rig_3                             : bit;
signal g_2_0_cmd_lef_rig_2                             : bit;
signal g_2_0_cmd_lef_rig_1                             : bit;
signal g_2_0_cmd_lef_rig_0                             : bit;
signal g_1_4_test_in                                   : bit;
signal g_1_4_strobe_9_rig                              : bit;
signal g_1_4_strobe_8_rig                              : bit;
signal g_1_4_strobe_7_rig                              : bit;
signal g_1_4_strobe_6_rig                              : bit;
signal g_1_4_strobe_5_rig                              : bit;
signal g_1_4_strobe_4_rig                              : bit;
signal g_1_4_strobe_3_rig                              : bit;
signal g_1_4_strobe_2_rig                              : bit;
signal g_1_4_strobe_1_rig                              : bit;
signal g_1_4_strobe_0_rig                              : bit;
signal g_1_4_scout                                     : bit;
signal g_1_4_rig_7                                     : bit;
signal g_1_4_rig_6                                     : bit;
signal g_1_4_rig_5                                     : bit;
signal g_1_4_rig_4                                     : bit;
signal g_1_4_rig_3                                     : bit;
signal g_1_4_rig_2                                     : bit;
signal g_1_4_rig_1                                     : bit;
signal g_1_4_rig_0                                     : bit;
signal g_1_4_out_rig                                   : bit;
signal g_1_4_error_rig                                 : bit;
signal g_1_4_cmd_lef_rig_7                             : bit;
signal g_1_4_cmd_lef_rig_6                             : bit;
signal g_1_4_cmd_lef_rig_5                             : bit;
signal g_1_4_cmd_lef_rig_4                             : bit;
signal g_1_4_cmd_lef_rig_3                             : bit;
signal g_1_4_cmd_lef_rig_2                             : bit;
signal g_1_4_cmd_lef_rig_1                             : bit;
signal g_1_4_cmd_lef_rig_0                             : bit;
signal g_1_4_cmd_bot_rig_7                             : bit;
signal g_1_4_cmd_bot_rig_6                             : bit;
signal g_1_4_cmd_bot_rig_5                             : bit;
signal g_1_4_cmd_bot_rig_4                             : bit;
signal g_1_4_cmd_bot_rig_3                             : bit;
signal g_1_4_cmd_bot_rig_2                             : bit;
signal g_1_4_cmd_bot_rig_1                             : bit;
signal g_1_4_cmd_bot_rig_0                             : bit;
signal g_1_3_top_7                                     : bit;
signal g_1_3_top_6                                     : bit;
signal g_1_3_top_5                                     : bit;
signal g_1_3_top_4                                     : bit;
signal g_1_3_top_3                                     : bit;
signal g_1_3_top_2                                     : bit;
signal g_1_3_top_1                                     : bit;
signal g_1_3_top_0                                     : bit;
signal g_1_3_test_in                                   : bit;
signal g_1_3_strobe_9_rig                              : bit;
signal g_1_3_strobe_8_rig                              : bit;
signal g_1_3_strobe_7_rig                              : bit;
signal g_1_3_strobe_6_rig                              : bit;
signal g_1_3_strobe_5_rig                              : bit;
signal g_1_3_strobe_4_rig                              : bit;
signal g_1_3_strobe_3_rig                              : bit;
signal g_1_3_strobe_2_rig                              : bit;
signal g_1_3_strobe_1_rig                              : bit;
signal g_1_3_strobe_0_rig                              : bit;
signal g_1_3_scout                                     : bit;
signal g_1_3_rig_7                                     : bit;
signal g_1_3_rig_6                                     : bit;
signal g_1_3_rig_5                                     : bit;
signal g_1_3_rig_4                                     : bit;
signal g_1_3_rig_3                                     : bit;
signal g_1_3_rig_2                                     : bit;
signal g_1_3_rig_1                                     : bit;
signal g_1_3_rig_0                                     : bit;
signal g_1_3_out_top                                   : bit;
signal g_1_3_out_rig                                   : bit;
signal g_1_3_error_rig                                 : bit;
signal g_1_3_column_top                                : bit;
signal g_1_3_cmd_top_rig_7                             : bit;
signal g_1_3_cmd_top_rig_6                             : bit;
signal g_1_3_cmd_top_rig_5                             : bit;
signal g_1_3_cmd_top_rig_4                             : bit;
signal g_1_3_cmd_top_rig_3                             : bit;
signal g_1_3_cmd_top_rig_2                             : bit;
signal g_1_3_cmd_top_rig_1                             : bit;
signal g_1_3_cmd_top_rig_0                             : bit;
signal g_1_3_cmd_rig_top_7                             : bit;
signal g_1_3_cmd_rig_top_6                             : bit;
signal g_1_3_cmd_rig_top_5                             : bit;
signal g_1_3_cmd_rig_top_4                             : bit;
signal g_1_3_cmd_rig_top_3                             : bit;
signal g_1_3_cmd_rig_top_2                             : bit;
signal g_1_3_cmd_rig_top_1                             : bit;
signal g_1_3_cmd_rig_top_0                             : bit;
signal g_1_3_cmd_lef_top_7                             : bit;
signal g_1_3_cmd_lef_top_6                             : bit;
signal g_1_3_cmd_lef_top_5                             : bit;
signal g_1_3_cmd_lef_top_4                             : bit;
signal g_1_3_cmd_lef_top_3                             : bit;
signal g_1_3_cmd_lef_top_2                             : bit;
signal g_1_3_cmd_lef_top_1                             : bit;
signal g_1_3_cmd_lef_top_0                             : bit;
signal g_1_3_cmd_lef_rig_7                             : bit;
signal g_1_3_cmd_lef_rig_6                             : bit;
signal g_1_3_cmd_lef_rig_5                             : bit;
signal g_1_3_cmd_lef_rig_4                             : bit;
signal g_1_3_cmd_lef_rig_3                             : bit;
signal g_1_3_cmd_lef_rig_2                             : bit;
signal g_1_3_cmd_lef_rig_1                             : bit;
signal g_1_3_cmd_lef_rig_0                             : bit;
signal g_1_3_cmd_bot_top_7                             : bit;
signal g_1_3_cmd_bot_top_6                             : bit;
signal g_1_3_cmd_bot_top_5                             : bit;
signal g_1_3_cmd_bot_top_4                             : bit;
signal g_1_3_cmd_bot_top_3                             : bit;
signal g_1_3_cmd_bot_top_2                             : bit;
signal g_1_3_cmd_bot_top_1                             : bit;
signal g_1_3_cmd_bot_top_0                             : bit;
signal g_1_3_cmd_bot_rig_7                             : bit;
signal g_1_3_cmd_bot_rig_6                             : bit;
signal g_1_3_cmd_bot_rig_5                             : bit;
signal g_1_3_cmd_bot_rig_4                             : bit;
signal g_1_3_cmd_bot_rig_3                             : bit;
signal g_1_3_cmd_bot_rig_2                             : bit;
signal g_1_3_cmd_bot_rig_1                             : bit;
signal g_1_3_cmd_bot_rig_0                             : bit;
signal g_1_2_top_7                                     : bit;
signal g_1_2_top_6                                     : bit;
signal g_1_2_top_5                                     : bit;
signal g_1_2_top_4                                     : bit;
signal g_1_2_top_3                                     : bit;
signal g_1_2_top_2                                     : bit;
signal g_1_2_top_1                                     : bit;
signal g_1_2_top_0                                     : bit;
signal g_1_2_test_in                                   : bit;
signal g_1_2_strobe_9_rig                              : bit;
signal g_1_2_strobe_8_rig                              : bit;
signal g_1_2_strobe_7_rig                              : bit;
signal g_1_2_strobe_6_rig                              : bit;
signal g_1_2_strobe_5_rig                              : bit;
signal g_1_2_strobe_4_rig                              : bit;
signal g_1_2_strobe_3_rig                              : bit;
signal g_1_2_strobe_2_rig                              : bit;
signal g_1_2_strobe_1_rig                              : bit;
signal g_1_2_strobe_0_rig                              : bit;
signal g_1_2_scout                                     : bit;
signal g_1_2_rig_7                                     : bit;
signal g_1_2_rig_6                                     : bit;
signal g_1_2_rig_5                                     : bit;
signal g_1_2_rig_4                                     : bit;
signal g_1_2_rig_3                                     : bit;
signal g_1_2_rig_2                                     : bit;
signal g_1_2_rig_1                                     : bit;
signal g_1_2_rig_0                                     : bit;
signal g_1_2_out_top                                   : bit;
signal g_1_2_out_rig                                   : bit;
signal g_1_2_error_rig                                 : bit;
signal g_1_2_column_top                                : bit;
signal g_1_2_cmd_top_rig_7                             : bit;
signal g_1_2_cmd_top_rig_6                             : bit;
signal g_1_2_cmd_top_rig_5                             : bit;
signal g_1_2_cmd_top_rig_4                             : bit;
signal g_1_2_cmd_top_rig_3                             : bit;
signal g_1_2_cmd_top_rig_2                             : bit;
signal g_1_2_cmd_top_rig_1                             : bit;
signal g_1_2_cmd_top_rig_0                             : bit;
signal g_1_2_cmd_rig_top_7                             : bit;
signal g_1_2_cmd_rig_top_6                             : bit;
signal g_1_2_cmd_rig_top_5                             : bit;
signal g_1_2_cmd_rig_top_4                             : bit;
signal g_1_2_cmd_rig_top_3                             : bit;
signal g_1_2_cmd_rig_top_2                             : bit;
signal g_1_2_cmd_rig_top_1                             : bit;
signal g_1_2_cmd_rig_top_0                             : bit;
signal g_1_2_cmd_lef_top_7                             : bit;
signal g_1_2_cmd_lef_top_6                             : bit;
signal g_1_2_cmd_lef_top_5                             : bit;
signal g_1_2_cmd_lef_top_4                             : bit;
signal g_1_2_cmd_lef_top_3                             : bit;
signal g_1_2_cmd_lef_top_2                             : bit;
signal g_1_2_cmd_lef_top_1                             : bit;
signal g_1_2_cmd_lef_top_0                             : bit;
signal g_1_2_cmd_lef_rig_7                             : bit;
signal g_1_2_cmd_lef_rig_6                             : bit;
signal g_1_2_cmd_lef_rig_5                             : bit;
signal g_1_2_cmd_lef_rig_4                             : bit;
signal g_1_2_cmd_lef_rig_3                             : bit;
signal g_1_2_cmd_lef_rig_2                             : bit;
signal g_1_2_cmd_lef_rig_1                             : bit;
signal g_1_2_cmd_lef_rig_0                             : bit;
signal g_1_2_cmd_bot_top_7                             : bit;
signal g_1_2_cmd_bot_top_6                             : bit;
signal g_1_2_cmd_bot_top_5                             : bit;
signal g_1_2_cmd_bot_top_4                             : bit;
signal g_1_2_cmd_bot_top_3                             : bit;
signal g_1_2_cmd_bot_top_2                             : bit;
signal g_1_2_cmd_bot_top_1                             : bit;
signal g_1_2_cmd_bot_top_0                             : bit;
signal g_1_2_cmd_bot_rig_7                             : bit;
signal g_1_2_cmd_bot_rig_6                             : bit;
signal g_1_2_cmd_bot_rig_5                             : bit;
signal g_1_2_cmd_bot_rig_4                             : bit;
signal g_1_2_cmd_bot_rig_3                             : bit;
signal g_1_2_cmd_bot_rig_2                             : bit;
signal g_1_2_cmd_bot_rig_1                             : bit;
signal g_1_2_cmd_bot_rig_0                             : bit;
signal g_1_1_top_7                                     : bit;
signal g_1_1_top_6                                     : bit;
signal g_1_1_top_5                                     : bit;
signal g_1_1_top_4                                     : bit;
signal g_1_1_top_3                                     : bit;
signal g_1_1_top_2                                     : bit;
signal g_1_1_top_1                                     : bit;
signal g_1_1_top_0                                     : bit;
signal g_1_1_test_in                                   : bit;
signal g_1_1_strobe_9_rig                              : bit;
signal g_1_1_strobe_8_rig                              : bit;
signal g_1_1_strobe_7_rig                              : bit;
signal g_1_1_strobe_6_rig                              : bit;
signal g_1_1_strobe_5_rig                              : bit;
signal g_1_1_strobe_4_rig                              : bit;
signal g_1_1_strobe_3_rig                              : bit;
signal g_1_1_strobe_2_rig                              : bit;
signal g_1_1_strobe_1_rig                              : bit;
signal g_1_1_strobe_0_rig                              : bit;
signal g_1_1_scout                                     : bit;
signal g_1_1_rig_7                                     : bit;
signal g_1_1_rig_6                                     : bit;
signal g_1_1_rig_5                                     : bit;
signal g_1_1_rig_4                                     : bit;
signal g_1_1_rig_3                                     : bit;
signal g_1_1_rig_2                                     : bit;
signal g_1_1_rig_1                                     : bit;
signal g_1_1_rig_0                                     : bit;
signal g_1_1_out_top                                   : bit;
signal g_1_1_out_rig                                   : bit;
signal g_1_1_error_rig                                 : bit;
signal g_1_1_column_top                                : bit;
signal g_1_1_cmd_top_rig_7                             : bit;
signal g_1_1_cmd_top_rig_6                             : bit;
signal g_1_1_cmd_top_rig_5                             : bit;
signal g_1_1_cmd_top_rig_4                             : bit;
signal g_1_1_cmd_top_rig_3                             : bit;
signal g_1_1_cmd_top_rig_2                             : bit;
signal g_1_1_cmd_top_rig_1                             : bit;
signal g_1_1_cmd_top_rig_0                             : bit;
signal g_1_1_cmd_rig_top_7                             : bit;
signal g_1_1_cmd_rig_top_6                             : bit;
signal g_1_1_cmd_rig_top_5                             : bit;
signal g_1_1_cmd_rig_top_4                             : bit;
signal g_1_1_cmd_rig_top_3                             : bit;
signal g_1_1_cmd_rig_top_2                             : bit;
signal g_1_1_cmd_rig_top_1                             : bit;
signal g_1_1_cmd_rig_top_0                             : bit;
signal g_1_1_cmd_lef_top_7                             : bit;
signal g_1_1_cmd_lef_top_6                             : bit;
signal g_1_1_cmd_lef_top_5                             : bit;
signal g_1_1_cmd_lef_top_4                             : bit;
signal g_1_1_cmd_lef_top_3                             : bit;
signal g_1_1_cmd_lef_top_2                             : bit;
signal g_1_1_cmd_lef_top_1                             : bit;
signal g_1_1_cmd_lef_top_0                             : bit;
signal g_1_1_cmd_lef_rig_7                             : bit;
signal g_1_1_cmd_lef_rig_6                             : bit;
signal g_1_1_cmd_lef_rig_5                             : bit;
signal g_1_1_cmd_lef_rig_4                             : bit;
signal g_1_1_cmd_lef_rig_3                             : bit;
signal g_1_1_cmd_lef_rig_2                             : bit;
signal g_1_1_cmd_lef_rig_1                             : bit;
signal g_1_1_cmd_lef_rig_0                             : bit;
signal g_1_1_cmd_bot_top_7                             : bit;
signal g_1_1_cmd_bot_top_6                             : bit;
signal g_1_1_cmd_bot_top_5                             : bit;
signal g_1_1_cmd_bot_top_4                             : bit;
signal g_1_1_cmd_bot_top_3                             : bit;
signal g_1_1_cmd_bot_top_2                             : bit;
signal g_1_1_cmd_bot_top_1                             : bit;
signal g_1_1_cmd_bot_top_0                             : bit;
signal g_1_1_cmd_bot_rig_7                             : bit;
signal g_1_1_cmd_bot_rig_6                             : bit;
signal g_1_1_cmd_bot_rig_5                             : bit;
signal g_1_1_cmd_bot_rig_4                             : bit;
signal g_1_1_cmd_bot_rig_3                             : bit;
signal g_1_1_cmd_bot_rig_2                             : bit;
signal g_1_1_cmd_bot_rig_1                             : bit;
signal g_1_1_cmd_bot_rig_0                             : bit;
signal g_1_0_top_7                                     : bit;
signal g_1_0_top_6                                     : bit;
signal g_1_0_top_5                                     : bit;
signal g_1_0_top_4                                     : bit;
signal g_1_0_top_3                                     : bit;
signal g_1_0_top_2                                     : bit;
signal g_1_0_top_1                                     : bit;
signal g_1_0_top_0                                     : bit;
signal g_1_0_strobe_3_rig                              : bit;
signal g_1_0_strobe_2_rig                              : bit;
signal g_1_0_strobe_1_rig                              : bit;
signal g_1_0_strobe_0_rig                              : bit;
signal g_1_0_rig_7                                     : bit;
signal g_1_0_rig_6                                     : bit;
signal g_1_0_rig_5                                     : bit;
signal g_1_0_rig_4                                     : bit;
signal g_1_0_rig_3                                     : bit;
signal g_1_0_rig_2                                     : bit;
signal g_1_0_rig_1                                     : bit;
signal g_1_0_rig_0                                     : bit;
signal g_1_0_out_top                                   : bit;
signal g_1_0_error_rig                                 : bit;
signal g_1_0_column_top                                : bit;
signal g_1_0_cmd_top_rig_7                             : bit;
signal g_1_0_cmd_top_rig_6                             : bit;
signal g_1_0_cmd_top_rig_5                             : bit;
signal g_1_0_cmd_top_rig_4                             : bit;
signal g_1_0_cmd_top_rig_3                             : bit;
signal g_1_0_cmd_top_rig_2                             : bit;
signal g_1_0_cmd_top_rig_1                             : bit;
signal g_1_0_cmd_top_rig_0                             : bit;
signal g_1_0_cmd_rig_top_7                             : bit;
signal g_1_0_cmd_rig_top_6                             : bit;
signal g_1_0_cmd_rig_top_5                             : bit;
signal g_1_0_cmd_rig_top_4                             : bit;
signal g_1_0_cmd_rig_top_3                             : bit;
signal g_1_0_cmd_rig_top_2                             : bit;
signal g_1_0_cmd_rig_top_1                             : bit;
signal g_1_0_cmd_rig_top_0                             : bit;
signal g_1_0_cmd_lef_top_7                             : bit;
signal g_1_0_cmd_lef_top_6                             : bit;
signal g_1_0_cmd_lef_top_5                             : bit;
signal g_1_0_cmd_lef_top_4                             : bit;
signal g_1_0_cmd_lef_top_3                             : bit;
signal g_1_0_cmd_lef_top_2                             : bit;
signal g_1_0_cmd_lef_top_1                             : bit;
signal g_1_0_cmd_lef_top_0                             : bit;
signal g_1_0_cmd_lef_rig_7                             : bit;
signal g_1_0_cmd_lef_rig_6                             : bit;
signal g_1_0_cmd_lef_rig_5                             : bit;
signal g_1_0_cmd_lef_rig_4                             : bit;
signal g_1_0_cmd_lef_rig_3                             : bit;
signal g_1_0_cmd_lef_rig_2                             : bit;
signal g_1_0_cmd_lef_rig_1                             : bit;
signal g_1_0_cmd_lef_rig_0                             : bit;
signal g_0_4_strobe_9_rig                              : bit;
signal g_0_4_strobe_8_rig                              : bit;
signal g_0_4_strobe_7_rig                              : bit;
signal g_0_4_strobe_6_rig                              : bit;
signal g_0_4_strobe_5_rig                              : bit;
signal g_0_4_strobe_4_rig                              : bit;
signal g_0_4_strobe_3_rig                              : bit;
signal g_0_4_strobe_2_rig                              : bit;
signal g_0_4_strobe_1_rig                              : bit;
signal g_0_4_strobe_0_rig                              : bit;
signal g_0_4_scout                                     : bit;
signal g_0_4_rig_7                                     : bit;
signal g_0_4_rig_6                                     : bit;
signal g_0_4_rig_5                                     : bit;
signal g_0_4_rig_4                                     : bit;
signal g_0_4_rig_3                                     : bit;
signal g_0_4_rig_2                                     : bit;
signal g_0_4_rig_1                                     : bit;
signal g_0_4_rig_0                                     : bit;
signal g_0_4_out_rig                                   : bit;
signal g_0_4_error_rig                                 : bit;
signal g_0_4_cmd_bot_rig_7                             : bit;
signal g_0_4_cmd_bot_rig_6                             : bit;
signal g_0_4_cmd_bot_rig_5                             : bit;
signal g_0_4_cmd_bot_rig_4                             : bit;
signal g_0_4_cmd_bot_rig_3                             : bit;
signal g_0_4_cmd_bot_rig_2                             : bit;
signal g_0_4_cmd_bot_rig_1                             : bit;
signal g_0_4_cmd_bot_rig_0                             : bit;
signal g_0_3_top_7                                     : bit;
signal g_0_3_top_6                                     : bit;
signal g_0_3_top_5                                     : bit;
signal g_0_3_top_4                                     : bit;
signal g_0_3_top_3                                     : bit;
signal g_0_3_top_2                                     : bit;
signal g_0_3_top_1                                     : bit;
signal g_0_3_top_0                                     : bit;
signal g_0_3_strobe_9_rig                              : bit;
signal g_0_3_strobe_8_rig                              : bit;
signal g_0_3_strobe_7_rig                              : bit;
signal g_0_3_strobe_6_rig                              : bit;
signal g_0_3_strobe_5_rig                              : bit;
signal g_0_3_strobe_4_rig                              : bit;
signal g_0_3_strobe_3_rig                              : bit;
signal g_0_3_strobe_2_rig                              : bit;
signal g_0_3_strobe_1_rig                              : bit;
signal g_0_3_strobe_0_rig                              : bit;
signal g_0_3_scout                                     : bit;
signal g_0_3_rig_7                                     : bit;
signal g_0_3_rig_6                                     : bit;
signal g_0_3_rig_5                                     : bit;
signal g_0_3_rig_4                                     : bit;
signal g_0_3_rig_3                                     : bit;
signal g_0_3_rig_2                                     : bit;
signal g_0_3_rig_1                                     : bit;
signal g_0_3_rig_0                                     : bit;
signal g_0_3_out_rig                                   : bit;
signal g_0_3_error_rig                                 : bit;
signal g_0_3_column_top                                : bit;
signal g_0_3_cmd_top_rig_7                             : bit;
signal g_0_3_cmd_top_rig_6                             : bit;
signal g_0_3_cmd_top_rig_5                             : bit;
signal g_0_3_cmd_top_rig_4                             : bit;
signal g_0_3_cmd_top_rig_3                             : bit;
signal g_0_3_cmd_top_rig_2                             : bit;
signal g_0_3_cmd_top_rig_1                             : bit;
signal g_0_3_cmd_top_rig_0                             : bit;
signal g_0_3_cmd_rig_top_7                             : bit;
signal g_0_3_cmd_rig_top_6                             : bit;
signal g_0_3_cmd_rig_top_5                             : bit;
signal g_0_3_cmd_rig_top_4                             : bit;
signal g_0_3_cmd_rig_top_3                             : bit;
signal g_0_3_cmd_rig_top_2                             : bit;
signal g_0_3_cmd_rig_top_1                             : bit;
signal g_0_3_cmd_rig_top_0                             : bit;
signal g_0_3_cmd_bot_top_7                             : bit;
signal g_0_3_cmd_bot_top_6                             : bit;
signal g_0_3_cmd_bot_top_5                             : bit;
signal g_0_3_cmd_bot_top_4                             : bit;
signal g_0_3_cmd_bot_top_3                             : bit;
signal g_0_3_cmd_bot_top_2                             : bit;
signal g_0_3_cmd_bot_top_1                             : bit;
signal g_0_3_cmd_bot_top_0                             : bit;
signal g_0_3_cmd_bot_rig_7                             : bit;
signal g_0_3_cmd_bot_rig_6                             : bit;
signal g_0_3_cmd_bot_rig_5                             : bit;
signal g_0_3_cmd_bot_rig_4                             : bit;
signal g_0_3_cmd_bot_rig_3                             : bit;
signal g_0_3_cmd_bot_rig_2                             : bit;
signal g_0_3_cmd_bot_rig_1                             : bit;
signal g_0_3_cmd_bot_rig_0                             : bit;
signal g_0_2_top_7                                     : bit;
signal g_0_2_top_6                                     : bit;
signal g_0_2_top_5                                     : bit;
signal g_0_2_top_4                                     : bit;
signal g_0_2_top_3                                     : bit;
signal g_0_2_top_2                                     : bit;
signal g_0_2_top_1                                     : bit;
signal g_0_2_top_0                                     : bit;
signal g_0_2_strobe_9_rig                              : bit;
signal g_0_2_strobe_8_rig                              : bit;
signal g_0_2_strobe_7_rig                              : bit;
signal g_0_2_strobe_6_rig                              : bit;
signal g_0_2_strobe_5_rig                              : bit;
signal g_0_2_strobe_4_rig                              : bit;
signal g_0_2_strobe_3_rig                              : bit;
signal g_0_2_strobe_2_rig                              : bit;
signal g_0_2_strobe_1_rig                              : bit;
signal g_0_2_strobe_0_rig                              : bit;
signal g_0_2_scout                                     : bit;
signal g_0_2_rig_7                                     : bit;
signal g_0_2_rig_6                                     : bit;
signal g_0_2_rig_5                                     : bit;
signal g_0_2_rig_4                                     : bit;
signal g_0_2_rig_3                                     : bit;
signal g_0_2_rig_2                                     : bit;
signal g_0_2_rig_1                                     : bit;
signal g_0_2_rig_0                                     : bit;
signal g_0_2_out_rig                                   : bit;
signal g_0_2_error_rig                                 : bit;
signal g_0_2_column_top                                : bit;
signal g_0_2_cmd_top_rig_7                             : bit;
signal g_0_2_cmd_top_rig_6                             : bit;
signal g_0_2_cmd_top_rig_5                             : bit;
signal g_0_2_cmd_top_rig_4                             : bit;
signal g_0_2_cmd_top_rig_3                             : bit;
signal g_0_2_cmd_top_rig_2                             : bit;
signal g_0_2_cmd_top_rig_1                             : bit;
signal g_0_2_cmd_top_rig_0                             : bit;
signal g_0_2_cmd_rig_top_7                             : bit;
signal g_0_2_cmd_rig_top_6                             : bit;
signal g_0_2_cmd_rig_top_5                             : bit;
signal g_0_2_cmd_rig_top_4                             : bit;
signal g_0_2_cmd_rig_top_3                             : bit;
signal g_0_2_cmd_rig_top_2                             : bit;
signal g_0_2_cmd_rig_top_1                             : bit;
signal g_0_2_cmd_rig_top_0                             : bit;
signal g_0_2_cmd_bot_top_7                             : bit;
signal g_0_2_cmd_bot_top_6                             : bit;
signal g_0_2_cmd_bot_top_5                             : bit;
signal g_0_2_cmd_bot_top_4                             : bit;
signal g_0_2_cmd_bot_top_3                             : bit;
signal g_0_2_cmd_bot_top_2                             : bit;
signal g_0_2_cmd_bot_top_1                             : bit;
signal g_0_2_cmd_bot_top_0                             : bit;
signal g_0_2_cmd_bot_rig_7                             : bit;
signal g_0_2_cmd_bot_rig_6                             : bit;
signal g_0_2_cmd_bot_rig_5                             : bit;
signal g_0_2_cmd_bot_rig_4                             : bit;
signal g_0_2_cmd_bot_rig_3                             : bit;
signal g_0_2_cmd_bot_rig_2                             : bit;
signal g_0_2_cmd_bot_rig_1                             : bit;
signal g_0_2_cmd_bot_rig_0                             : bit;
signal g_0_1_top_7                                     : bit;
signal g_0_1_top_6                                     : bit;
signal g_0_1_top_5                                     : bit;
signal g_0_1_top_4                                     : bit;
signal g_0_1_top_3                                     : bit;
signal g_0_1_top_2                                     : bit;
signal g_0_1_top_1                                     : bit;
signal g_0_1_top_0                                     : bit;
signal g_0_1_strobe_9_rig                              : bit;
signal g_0_1_strobe_8_rig                              : bit;
signal g_0_1_strobe_7_rig                              : bit;
signal g_0_1_strobe_6_rig                              : bit;
signal g_0_1_strobe_5_rig                              : bit;
signal g_0_1_strobe_4_rig                              : bit;
signal g_0_1_strobe_3_rig                              : bit;
signal g_0_1_strobe_2_rig                              : bit;
signal g_0_1_strobe_1_rig                              : bit;
signal g_0_1_strobe_0_rig                              : bit;
signal g_0_1_scout                                     : bit;
signal g_0_1_rig_7                                     : bit;
signal g_0_1_rig_6                                     : bit;
signal g_0_1_rig_5                                     : bit;
signal g_0_1_rig_4                                     : bit;
signal g_0_1_rig_3                                     : bit;
signal g_0_1_rig_2                                     : bit;
signal g_0_1_rig_1                                     : bit;
signal g_0_1_rig_0                                     : bit;
signal g_0_1_out_rig                                   : bit;
signal g_0_1_error_rig                                 : bit;
signal g_0_1_column_top                                : bit;
signal g_0_1_cmd_top_rig_7                             : bit;
signal g_0_1_cmd_top_rig_6                             : bit;
signal g_0_1_cmd_top_rig_5                             : bit;
signal g_0_1_cmd_top_rig_4                             : bit;
signal g_0_1_cmd_top_rig_3                             : bit;
signal g_0_1_cmd_top_rig_2                             : bit;
signal g_0_1_cmd_top_rig_1                             : bit;
signal g_0_1_cmd_top_rig_0                             : bit;
signal g_0_1_cmd_rig_top_7                             : bit;
signal g_0_1_cmd_rig_top_6                             : bit;
signal g_0_1_cmd_rig_top_5                             : bit;
signal g_0_1_cmd_rig_top_4                             : bit;
signal g_0_1_cmd_rig_top_3                             : bit;
signal g_0_1_cmd_rig_top_2                             : bit;
signal g_0_1_cmd_rig_top_1                             : bit;
signal g_0_1_cmd_rig_top_0                             : bit;
signal g_0_1_cmd_bot_top_7                             : bit;
signal g_0_1_cmd_bot_top_6                             : bit;
signal g_0_1_cmd_bot_top_5                             : bit;
signal g_0_1_cmd_bot_top_4                             : bit;
signal g_0_1_cmd_bot_top_3                             : bit;
signal g_0_1_cmd_bot_top_2                             : bit;
signal g_0_1_cmd_bot_top_1                             : bit;
signal g_0_1_cmd_bot_top_0                             : bit;
signal g_0_1_cmd_bot_rig_7                             : bit;
signal g_0_1_cmd_bot_rig_6                             : bit;
signal g_0_1_cmd_bot_rig_5                             : bit;
signal g_0_1_cmd_bot_rig_4                             : bit;
signal g_0_1_cmd_bot_rig_3                             : bit;
signal g_0_1_cmd_bot_rig_2                             : bit;
signal g_0_1_cmd_bot_rig_1                             : bit;
signal g_0_1_cmd_bot_rig_0                             : bit;
signal g_0_0_top_7                                     : bit;
signal g_0_0_top_6                                     : bit;
signal g_0_0_top_5                                     : bit;
signal g_0_0_top_4                                     : bit;
signal g_0_0_top_3                                     : bit;
signal g_0_0_top_2                                     : bit;
signal g_0_0_top_1                                     : bit;
signal g_0_0_top_0                                     : bit;
signal g_0_0_strobe_3_rig                              : bit;
signal g_0_0_strobe_2_rig                              : bit;
signal g_0_0_strobe_1_rig                              : bit;
signal g_0_0_strobe_0_rig                              : bit;
signal g_0_0_rig_7                                     : bit;
signal g_0_0_rig_6                                     : bit;
signal g_0_0_rig_5                                     : bit;
signal g_0_0_rig_4                                     : bit;
signal g_0_0_rig_3                                     : bit;
signal g_0_0_rig_2                                     : bit;
signal g_0_0_rig_1                                     : bit;
signal g_0_0_rig_0                                     : bit;
signal g_0_0_cmd_top_rig_7                             : bit;
signal g_0_0_cmd_top_rig_6                             : bit;
signal g_0_0_cmd_top_rig_5                             : bit;
signal g_0_0_cmd_top_rig_4                             : bit;
signal g_0_0_cmd_top_rig_3                             : bit;
signal g_0_0_cmd_top_rig_2                             : bit;
signal g_0_0_cmd_top_rig_1                             : bit;
signal g_0_0_cmd_top_rig_0                             : bit;
signal g_0_0_cmd_rig_top_7                             : bit;
signal g_0_0_cmd_rig_top_6                             : bit;
signal g_0_0_cmd_rig_top_5                             : bit;
signal g_0_0_cmd_rig_top_4                             : bit;
signal g_0_0_cmd_rig_top_3                             : bit;
signal g_0_0_cmd_rig_top_2                             : bit;
signal g_0_0_cmd_rig_top_1                             : bit;
signal g_0_0_cmd_rig_top_0                             : bit;

begin

group_4_4_mux_scan : mx2_x2
   port map (
      cmd => test_4,
      i0  => group_4_4_out_lut,
      i1  => g_3_4_scout,
      q   => group_4_4_out_lut_scan,
      vdd => vdd,
      vss => vss
   );

group_4_4_buf_test : buf_x2
   port map (
      i   => test_4,
      q   => g_3_4_test_in,
      vdd => vdd,
      vss => vss
   );

group_4_4_mux_outpadrig_scout : mx2_x2
   port map (
      cmd => test_4,
      i0  => group_4_4_only_out_pad_rig,
      i1  => group_4_4_scout,
      q   => rig_out_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_flip_flop_clb : sff1_x4
   port map (
      ck  => clk_top_x4,
      i   => group_4_4_out_lut_scan,
      q   => group_4_4_scout,
      vdd => vdd,
      vss => vss
   );

group_4_4_mux_out : mx2_x2
   port map (
      cmd => group_4_4_nq_mem_16,
      i0  => group_4_4_out_lut,
      i1  => group_4_4_scout,
      q   => group_4_4_out_clb,
      vdd => vdd,
      vss => vss
   );

group_4_4_zero_horiz_0 : zero_x0
   port map (
      nq  => group_4_4_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_4_4_cmd_zero_lef_0,
      i   => group_4_4_sig_zero_horiz_0,
      q   => g_3_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_pin4_lef_0 : ts_x4
   port map (
      cmd => group_4_4_cmd_pin4_lef_0,
      i   => group_4_4_out_clb,
      q   => g_3_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_bot_lef_0 : ts_x4
   port map (
      cmd => group_4_4_cmd_bot_lef_0,
      i   => g_4_3_top_0,
      q   => g_3_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_in_pad_top_0 : ts_x4
   port map (
      cmd => group_4_4_cmd_in_pad_top_lef_0,
      i   => top_in_4,
      q   => g_3_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_zero_horiz_1 : zero_x0
   port map (
      nq  => group_4_4_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_4_4_cmd_zero_lef_1,
      i   => group_4_4_sig_zero_horiz_1,
      q   => g_3_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_pin4_lef_1 : ts_x4
   port map (
      cmd => group_4_4_cmd_pin4_lef_1,
      i   => group_4_4_out_clb,
      q   => g_3_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_bot_lef_1 : ts_x4
   port map (
      cmd => group_4_4_cmd_bot_lef_1,
      i   => g_4_3_top_1,
      q   => g_3_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_in_pad_top_1 : ts_x4
   port map (
      cmd => group_4_4_cmd_in_pad_top_lef_1,
      i   => top_in_4,
      q   => g_3_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_zero_horiz_2 : zero_x0
   port map (
      nq  => group_4_4_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_4_4_cmd_zero_lef_2,
      i   => group_4_4_sig_zero_horiz_2,
      q   => g_3_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_pin4_lef_2 : ts_x4
   port map (
      cmd => group_4_4_cmd_pin4_lef_2,
      i   => group_4_4_out_clb,
      q   => g_3_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_bot_lef_2 : ts_x4
   port map (
      cmd => group_4_4_cmd_bot_lef_2,
      i   => g_4_3_top_2,
      q   => g_3_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_in_pad_top_2 : ts_x4
   port map (
      cmd => group_4_4_cmd_in_pad_top_lef_2,
      i   => top_in_4,
      q   => g_3_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_zero_horiz_3 : zero_x0
   port map (
      nq  => group_4_4_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_4_4_cmd_zero_lef_3,
      i   => group_4_4_sig_zero_horiz_3,
      q   => g_3_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_pin4_lef_3 : ts_x4
   port map (
      cmd => group_4_4_cmd_pin4_lef_3,
      i   => group_4_4_out_clb,
      q   => g_3_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_bot_lef_3 : ts_x4
   port map (
      cmd => group_4_4_cmd_bot_lef_3,
      i   => g_4_3_top_3,
      q   => g_3_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_in_pad_top_3 : ts_x4
   port map (
      cmd => group_4_4_cmd_in_pad_top_lef_3,
      i   => top_in_4,
      q   => g_3_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_zero_horiz_4 : zero_x0
   port map (
      nq  => group_4_4_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_4_4_cmd_zero_lef_4,
      i   => group_4_4_sig_zero_horiz_4,
      q   => g_3_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_pin4_lef_4 : ts_x4
   port map (
      cmd => group_4_4_cmd_pin4_lef_4,
      i   => group_4_4_out_clb,
      q   => g_3_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_bot_lef_4 : ts_x4
   port map (
      cmd => group_4_4_cmd_bot_lef_4,
      i   => g_4_3_top_4,
      q   => g_3_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_in_pad_top_4 : ts_x4
   port map (
      cmd => group_4_4_cmd_in_pad_top_lef_4,
      i   => top_in_4,
      q   => g_3_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_zero_horiz_5 : zero_x0
   port map (
      nq  => group_4_4_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_4_4_cmd_zero_lef_5,
      i   => group_4_4_sig_zero_horiz_5,
      q   => g_3_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_pin4_lef_5 : ts_x4
   port map (
      cmd => group_4_4_cmd_pin4_lef_5,
      i   => group_4_4_out_clb,
      q   => g_3_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_bot_lef_5 : ts_x4
   port map (
      cmd => group_4_4_cmd_bot_lef_5,
      i   => g_4_3_top_5,
      q   => g_3_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_in_pad_top_5 : ts_x4
   port map (
      cmd => group_4_4_cmd_in_pad_top_lef_5,
      i   => top_in_4,
      q   => g_3_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_zero_horiz_6 : zero_x0
   port map (
      nq  => group_4_4_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_4_4_cmd_zero_lef_6,
      i   => group_4_4_sig_zero_horiz_6,
      q   => g_3_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_pin4_lef_6 : ts_x4
   port map (
      cmd => group_4_4_cmd_pin4_lef_6,
      i   => group_4_4_out_clb,
      q   => g_3_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_bot_lef_6 : ts_x4
   port map (
      cmd => group_4_4_cmd_bot_lef_6,
      i   => g_4_3_top_6,
      q   => g_3_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_in_pad_top_6 : ts_x4
   port map (
      cmd => group_4_4_cmd_in_pad_top_lef_6,
      i   => top_in_4,
      q   => g_3_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_zero_horiz_7 : zero_x0
   port map (
      nq  => group_4_4_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_4_4_cmd_zero_lef_7,
      i   => group_4_4_sig_zero_horiz_7,
      q   => g_3_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_pin4_lef_7 : ts_x4
   port map (
      cmd => group_4_4_cmd_pin4_lef_7,
      i   => group_4_4_out_clb,
      q   => g_3_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_bot_lef_7 : ts_x4
   port map (
      cmd => group_4_4_cmd_bot_lef_7,
      i   => g_4_3_top_7,
      q   => g_3_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_in_pad_top_7 : ts_x4
   port map (
      cmd => group_4_4_cmd_in_pad_top_lef_7,
      i   => top_in_4,
      q   => g_3_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_zero_vert_0 : zero_x0
   port map (
      nq  => group_4_4_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_4_4_cmd_zero_bot_0,
      i   => group_4_4_sig_zero_vert_0,
      q   => g_4_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_pin5_bot_0 : ts_x4
   port map (
      cmd => group_4_4_cmd_pin5_bot_0,
      i   => group_4_4_out_clb,
      q   => g_4_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_lef_bot_0 : ts_x4
   port map (
      cmd => group_4_4_cmd_lef_bot_0,
      i   => g_3_4_rig_0,
      q   => g_4_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_in_pad_rig0 : ts_x4
   port map (
      cmd => group_4_4_cmd_in_pad_rig_0,
      i   => rig_in_4,
      q   => g_4_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_zero_vert_1 : zero_x0
   port map (
      nq  => group_4_4_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_4_4_cmd_zero_bot_1,
      i   => group_4_4_sig_zero_vert_1,
      q   => g_4_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_pin5_bot_1 : ts_x4
   port map (
      cmd => group_4_4_cmd_pin5_bot_1,
      i   => group_4_4_out_clb,
      q   => g_4_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_lef_bot_1 : ts_x4
   port map (
      cmd => group_4_4_cmd_lef_bot_1,
      i   => g_3_4_rig_1,
      q   => g_4_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_in_pad_rig1 : ts_x4
   port map (
      cmd => group_4_4_cmd_in_pad_rig_1,
      i   => rig_in_4,
      q   => g_4_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_zero_vert_2 : zero_x0
   port map (
      nq  => group_4_4_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_4_4_cmd_zero_bot_2,
      i   => group_4_4_sig_zero_vert_2,
      q   => g_4_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_pin5_bot_2 : ts_x4
   port map (
      cmd => group_4_4_cmd_pin5_bot_2,
      i   => group_4_4_out_clb,
      q   => g_4_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_lef_bot_2 : ts_x4
   port map (
      cmd => group_4_4_cmd_lef_bot_2,
      i   => g_3_4_rig_2,
      q   => g_4_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_in_pad_rig2 : ts_x4
   port map (
      cmd => group_4_4_cmd_in_pad_rig_2,
      i   => rig_in_4,
      q   => g_4_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_zero_vert_3 : zero_x0
   port map (
      nq  => group_4_4_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_4_4_cmd_zero_bot_3,
      i   => group_4_4_sig_zero_vert_3,
      q   => g_4_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_pin5_bot_3 : ts_x4
   port map (
      cmd => group_4_4_cmd_pin5_bot_3,
      i   => group_4_4_out_clb,
      q   => g_4_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_lef_bot_3 : ts_x4
   port map (
      cmd => group_4_4_cmd_lef_bot_3,
      i   => g_3_4_rig_3,
      q   => g_4_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_in_pad_rig3 : ts_x4
   port map (
      cmd => group_4_4_cmd_in_pad_rig_3,
      i   => rig_in_4,
      q   => g_4_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_zero_vert_4 : zero_x0
   port map (
      nq  => group_4_4_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_4_4_cmd_zero_bot_4,
      i   => group_4_4_sig_zero_vert_4,
      q   => g_4_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_pin5_bot_4 : ts_x4
   port map (
      cmd => group_4_4_cmd_pin5_bot_4,
      i   => group_4_4_out_clb,
      q   => g_4_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_lef_bot_4 : ts_x4
   port map (
      cmd => group_4_4_cmd_lef_bot_4,
      i   => g_3_4_rig_4,
      q   => g_4_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_in_pad_rig4 : ts_x4
   port map (
      cmd => group_4_4_cmd_in_pad_rig_4,
      i   => rig_in_4,
      q   => g_4_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_zero_vert_5 : zero_x0
   port map (
      nq  => group_4_4_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_4_4_cmd_zero_bot_5,
      i   => group_4_4_sig_zero_vert_5,
      q   => g_4_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_pin5_bot_5 : ts_x4
   port map (
      cmd => group_4_4_cmd_pin5_bot_5,
      i   => group_4_4_out_clb,
      q   => g_4_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_lef_bot_5 : ts_x4
   port map (
      cmd => group_4_4_cmd_lef_bot_5,
      i   => g_3_4_rig_5,
      q   => g_4_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_in_pad_rig5 : ts_x4
   port map (
      cmd => group_4_4_cmd_in_pad_rig_5,
      i   => rig_in_4,
      q   => g_4_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_zero_vert_6 : zero_x0
   port map (
      nq  => group_4_4_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_4_4_cmd_zero_bot_6,
      i   => group_4_4_sig_zero_vert_6,
      q   => g_4_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_pin5_bot_6 : ts_x4
   port map (
      cmd => group_4_4_cmd_pin5_bot_6,
      i   => group_4_4_out_clb,
      q   => g_4_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_lef_bot_6 : ts_x4
   port map (
      cmd => group_4_4_cmd_lef_bot_6,
      i   => g_3_4_rig_6,
      q   => g_4_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_in_pad_rig6 : ts_x4
   port map (
      cmd => group_4_4_cmd_in_pad_rig_6,
      i   => rig_in_4,
      q   => g_4_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_zero_vert_7 : zero_x0
   port map (
      nq  => group_4_4_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_4_4_cmd_zero_bot_7,
      i   => group_4_4_sig_zero_vert_7,
      q   => g_4_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_pin5_bot_7 : ts_x4
   port map (
      cmd => group_4_4_cmd_pin5_bot_7,
      i   => group_4_4_out_clb,
      q   => g_4_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_lef_bot_7 : ts_x4
   port map (
      cmd => group_4_4_cmd_lef_bot_7,
      i   => g_3_4_rig_7,
      q   => g_4_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_ts_in_pad_rig7 : ts_x4
   port map (
      cmd => group_4_4_cmd_in_pad_rig_7,
      i   => rig_in_4,
      q   => g_4_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_mem_0 : sram_x1
   port map (
      d      => data_x4(0),
      nq     => group_4_4_nq_mem_0,
      strobe => group_4_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_1 : sram_x1
   port map (
      d      => data_x4(1),
      nq     => group_4_4_nq_mem_1,
      strobe => group_4_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_2 : sram_x1
   port map (
      d      => data_x4(2),
      nq     => group_4_4_nq_mem_2,
      strobe => group_4_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_3 : sram_x1
   port map (
      d      => data_x4(3),
      nq     => group_4_4_nq_mem_3,
      strobe => group_4_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_4 : sram_x1
   port map (
      d      => data_x4(4),
      nq     => group_4_4_nq_mem_4,
      strobe => group_4_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_5 : sram_x1
   port map (
      d      => data_x4(5),
      nq     => group_4_4_nq_mem_5,
      strobe => group_4_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_6 : sram_x1
   port map (
      d      => data_x4(6),
      nq     => group_4_4_nq_mem_6,
      strobe => group_4_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_7 : sram_x1
   port map (
      d      => data_x4(7),
      nq     => group_4_4_nq_mem_7,
      strobe => group_4_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_8 : sram_x1
   port map (
      d      => data_x4(0),
      nq     => group_4_4_nq_mem_8,
      strobe => group_4_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_9 : sram_x1
   port map (
      d      => data_x4(1),
      nq     => group_4_4_nq_mem_9,
      strobe => group_4_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_10 : sram_x1
   port map (
      d      => data_x4(2),
      nq     => group_4_4_nq_mem_10,
      strobe => group_4_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_11 : sram_x1
   port map (
      d      => data_x4(3),
      nq     => group_4_4_nq_mem_11,
      strobe => group_4_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_12 : sram_x1
   port map (
      d      => data_x4(4),
      nq     => group_4_4_nq_mem_12,
      strobe => group_4_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_13 : sram_x1
   port map (
      d      => data_x4(5),
      nq     => group_4_4_nq_mem_13,
      strobe => group_4_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_14 : sram_x1
   port map (
      d      => data_x4(6),
      nq     => group_4_4_nq_mem_14,
      strobe => group_4_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_15 : sram_x1
   port map (
      d      => data_x4(7),
      nq     => group_4_4_nq_mem_15,
      strobe => group_4_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_16 : sram_x1
   port map (
      d      => data_x4(0),
      nq     => group_4_4_nq_mem_16,
      strobe => group_4_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_17 : sram_x1
   port map (
      d      => data_x4(1),
      nq     => group_4_4_nq_mem_17,
      strobe => group_4_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_18 : sram_x1
   port map (
      d      => data_x4(2),
      nq     => group_4_4_nq_mem_18,
      strobe => group_4_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_19 : sram_x1
   port map (
      d      => data_x4(3),
      nq     => group_4_4_nq_mem_19,
      strobe => group_4_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_20 : sram_x1
   port map (
      d      => data_x4(4),
      nq     => group_4_4_nq_mem_20,
      strobe => group_4_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_21 : sram_x1
   port map (
      d      => data_x4(5),
      nq     => group_4_4_nq_mem_21,
      strobe => group_4_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_22 : sram_x1
   port map (
      d      => data_x4(6),
      nq     => group_4_4_nq_mem_22,
      strobe => group_4_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_23 : sram_x1
   port map (
      d      => data_x4(7),
      nq     => group_4_4_nq_mem_23,
      strobe => group_4_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_24 : sram_x1
   port map (
      d      => data_x4(0),
      nq     => group_4_4_nq_mem_24,
      strobe => group_4_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_25 : sram_x1
   port map (
      d      => data_x4(1),
      nq     => group_4_4_nq_mem_25,
      strobe => group_4_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_26 : sram_x1
   port map (
      d      => data_x4(2),
      nq     => group_4_4_nq_mem_26,
      strobe => group_4_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_27 : sram_x1
   port map (
      d      => data_x4(3),
      nq     => group_4_4_nq_mem_27,
      strobe => group_4_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_28 : sram_x1
   port map (
      d      => data_x4(4),
      nq     => group_4_4_nq_mem_28,
      strobe => group_4_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_29 : sram_x1
   port map (
      d      => data_x4(5),
      nq     => group_4_4_nq_mem_29,
      strobe => group_4_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_30 : sram_x1
   port map (
      d      => data_x4(6),
      nq     => group_4_4_nq_mem_30,
      strobe => group_4_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_31 : sram_x1
   port map (
      d      => data_x4(7),
      nq     => group_4_4_nq_mem_31,
      strobe => group_4_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_32 : sram_x1
   port map (
      d      => data_x4(0),
      nq     => group_4_4_nq_mem_32,
      strobe => group_4_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_33 : sram_x1
   port map (
      d      => data_x4(1),
      nq     => group_4_4_nq_mem_33,
      strobe => group_4_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_34 : sram_x1
   port map (
      d      => data_x4(2),
      nq     => group_4_4_nq_mem_34,
      strobe => group_4_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_35 : sram_x1
   port map (
      d      => data_x4(3),
      nq     => group_4_4_nq_mem_35,
      strobe => group_4_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_36 : sram_x1
   port map (
      d      => data_x4(4),
      nq     => group_4_4_nq_mem_36,
      strobe => group_4_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_37 : sram_x1
   port map (
      d      => data_x4(5),
      nq     => group_4_4_nq_mem_37,
      strobe => group_4_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_38 : sram_x1
   port map (
      d      => data_x4(6),
      nq     => group_4_4_nq_mem_38,
      strobe => group_4_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_39 : sram_x1
   port map (
      d      => data_x4(7),
      nq     => group_4_4_nq_mem_39,
      strobe => group_4_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_40 : sram_x1
   port map (
      d      => data_x4(0),
      nq     => group_4_4_nq_mem_40,
      strobe => group_4_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_41 : sram_x1
   port map (
      d      => data_x4(1),
      nq     => group_4_4_nq_mem_41,
      strobe => group_4_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_42 : sram_x1
   port map (
      d      => data_x4(2),
      nq     => group_4_4_nq_mem_42,
      strobe => group_4_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_43 : sram_x1
   port map (
      d      => data_x4(3),
      nq     => group_4_4_nq_mem_43,
      strobe => group_4_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_44 : sram_x1
   port map (
      d      => data_x4(4),
      nq     => group_4_4_nq_mem_44,
      strobe => group_4_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_45 : sram_x1
   port map (
      d      => data_x4(5),
      nq     => group_4_4_nq_mem_45,
      strobe => group_4_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_46 : sram_x1
   port map (
      d      => data_x4(6),
      nq     => group_4_4_nq_mem_46,
      strobe => group_4_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_47 : sram_x1
   port map (
      d      => data_x4(7),
      nq     => group_4_4_nq_mem_47,
      strobe => group_4_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_48 : sram_x1
   port map (
      d      => data_x4(0),
      nq     => group_4_4_nq_mem_48,
      strobe => group_4_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_49 : sram_x1
   port map (
      d      => data_x4(1),
      nq     => group_4_4_nq_mem_49,
      strobe => group_4_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_50 : sram_x1
   port map (
      d      => data_x4(2),
      nq     => group_4_4_nq_mem_50,
      strobe => group_4_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_51 : sram_x1
   port map (
      d      => data_x4(3),
      nq     => group_4_4_nq_mem_51,
      strobe => group_4_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_52 : sram_x1
   port map (
      d      => data_x4(4),
      nq     => group_4_4_nq_mem_52,
      strobe => group_4_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_53 : sram_x1
   port map (
      d      => data_x4(5),
      nq     => group_4_4_nq_mem_53,
      strobe => group_4_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_54 : sram_x1
   port map (
      d      => data_x4(6),
      nq     => group_4_4_nq_mem_54,
      strobe => group_4_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_55 : sram_x1
   port map (
      d      => data_x4(7),
      nq     => group_4_4_nq_mem_55,
      strobe => group_4_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_56 : sram_x1
   port map (
      d      => data_x4(0),
      nq     => group_4_4_nq_mem_56,
      strobe => group_4_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_57 : sram_x1
   port map (
      d      => data_x4(1),
      nq     => group_4_4_nq_mem_57,
      strobe => group_4_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_58 : sram_x1
   port map (
      d      => data_x4(2),
      nq     => group_4_4_nq_mem_58,
      strobe => group_4_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_59 : sram_x1
   port map (
      d      => data_x4(3),
      nq     => group_4_4_nq_mem_59,
      strobe => group_4_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_60 : sram_x1
   port map (
      d      => data_x4(4),
      nq     => group_4_4_nq_mem_60,
      strobe => group_4_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_61 : sram_x1
   port map (
      d      => data_x4(5),
      nq     => group_4_4_nq_mem_61,
      strobe => group_4_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_62 : sram_x1
   port map (
      d      => data_x4(6),
      nq     => group_4_4_nq_mem_62,
      strobe => group_4_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_63 : sram_x1
   port map (
      d      => data_x4(7),
      nq     => group_4_4_nq_mem_63,
      strobe => group_4_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_64 : sram_x1
   port map (
      d      => data_x4(0),
      nq     => group_4_4_nq_mem_64,
      strobe => group_4_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_65 : sram_x1
   port map (
      d      => data_x4(1),
      nq     => group_4_4_nq_mem_65,
      strobe => group_4_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_66 : sram_x1
   port map (
      d      => data_x4(2),
      nq     => group_4_4_nq_mem_66,
      strobe => group_4_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_67 : sram_x1
   port map (
      d      => data_x4(3),
      nq     => group_4_4_nq_mem_67,
      strobe => group_4_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_68 : sram_x1
   port map (
      d      => data_x4(4),
      nq     => group_4_4_nq_mem_68,
      strobe => group_4_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_69 : sram_x1
   port map (
      d      => data_x4(5),
      nq     => group_4_4_nq_mem_69,
      strobe => group_4_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_70 : sram_x1
   port map (
      d      => data_x4(6),
      nq     => group_4_4_nq_mem_70,
      strobe => group_4_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_71 : sram_x1
   port map (
      d      => data_x4(7),
      nq     => group_4_4_nq_mem_71,
      strobe => group_4_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_72 : sram_x1
   port map (
      d      => data_x4(0),
      nq     => group_4_4_nq_mem_72,
      strobe => group_4_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_73 : sram_x1
   port map (
      d      => data_x4(1),
      nq     => group_4_4_nq_mem_73,
      strobe => group_4_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_74 : sram_x1
   port map (
      d      => data_x4(2),
      nq     => group_4_4_nq_mem_74,
      strobe => group_4_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_75 : sram_x1
   port map (
      d      => data_x4(3),
      nq     => group_4_4_nq_mem_75,
      strobe => group_4_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_mem_76 : sram_x1
   port map (
      d      => data_x4(4),
      nq     => group_4_4_nq_mem_76,
      strobe => group_4_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_parity_0 : sram_x1
   port map (
      d      => data_x4(8),
      nq     => group_4_4_nq_mem_parity_0,
      strobe => group_4_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_parity_1 : sram_x1
   port map (
      d      => data_x4(8),
      nq     => group_4_4_nq_mem_parity_1,
      strobe => group_4_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_parity_2 : sram_x1
   port map (
      d      => data_x4(8),
      nq     => group_4_4_nq_mem_parity_2,
      strobe => group_4_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_parity_3 : sram_x1
   port map (
      d      => data_x4(8),
      nq     => group_4_4_nq_mem_parity_3,
      strobe => group_4_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_parity_4 : sram_x1
   port map (
      d      => data_x4(8),
      nq     => group_4_4_nq_mem_parity_4,
      strobe => group_4_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_parity_5 : sram_x1
   port map (
      d      => data_x4(8),
      nq     => group_4_4_nq_mem_parity_5,
      strobe => group_4_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_parity_6 : sram_x1
   port map (
      d      => data_x4(8),
      nq     => group_4_4_nq_mem_parity_6,
      strobe => group_4_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_parity_7 : sram_x1
   port map (
      d      => data_x4(8),
      nq     => group_4_4_nq_mem_parity_7,
      strobe => group_4_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_parity_8 : sram_x1
   port map (
      d      => data_x4(8),
      nq     => group_4_4_nq_mem_parity_8,
      strobe => group_4_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_parity_9 : sram_x1
   port map (
      d      => data_x4(8),
      nq     => group_4_4_nq_mem_parity_9,
      strobe => group_4_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_4_xor_0_0 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_0,
      i1  => group_4_4_nq_mem_1,
      q   => group_4_4_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_1_0 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_2,
      i1  => group_4_4_nq_mem_3,
      q   => group_4_4_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_2_0 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_4,
      i1  => group_4_4_nq_mem_5,
      q   => group_4_4_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_3_0 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_6,
      i1  => group_4_4_nq_mem_7,
      q   => group_4_4_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_4_0 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_0_0,
      i1  => group_4_4_q_xor_1_0,
      q   => group_4_4_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_5_0 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_2_0,
      i1  => group_4_4_q_xor_3_0,
      q   => group_4_4_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_6_0 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_4_0,
      i1  => group_4_4_q_xor_5_0,
      q   => group_4_4_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_7_0 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_6_0,
      i1  => group_4_4_nq_mem_parity_0,
      q   => group_4_4_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_0_1 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_8,
      i1  => group_4_4_nq_mem_9,
      q   => group_4_4_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_1_1 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_10,
      i1  => group_4_4_nq_mem_11,
      q   => group_4_4_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_2_1 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_12,
      i1  => group_4_4_nq_mem_13,
      q   => group_4_4_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_3_1 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_14,
      i1  => group_4_4_nq_mem_15,
      q   => group_4_4_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_4_1 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_0_1,
      i1  => group_4_4_q_xor_1_1,
      q   => group_4_4_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_5_1 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_2_1,
      i1  => group_4_4_q_xor_3_1,
      q   => group_4_4_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_6_1 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_4_1,
      i1  => group_4_4_q_xor_5_1,
      q   => group_4_4_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_7_1 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_6_1,
      i1  => group_4_4_nq_mem_parity_1,
      q   => group_4_4_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_0_2 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_16,
      i1  => group_4_4_nq_mem_17,
      q   => group_4_4_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_1_2 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_18,
      i1  => group_4_4_nq_mem_19,
      q   => group_4_4_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_2_2 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_20,
      i1  => group_4_4_nq_mem_21,
      q   => group_4_4_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_3_2 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_22,
      i1  => group_4_4_nq_mem_23,
      q   => group_4_4_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_4_2 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_0_2,
      i1  => group_4_4_q_xor_1_2,
      q   => group_4_4_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_5_2 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_2_2,
      i1  => group_4_4_q_xor_3_2,
      q   => group_4_4_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_6_2 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_4_2,
      i1  => group_4_4_q_xor_5_2,
      q   => group_4_4_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_7_2 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_6_2,
      i1  => group_4_4_nq_mem_parity_2,
      q   => group_4_4_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_0_3 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_24,
      i1  => group_4_4_nq_mem_25,
      q   => group_4_4_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_1_3 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_26,
      i1  => group_4_4_nq_mem_27,
      q   => group_4_4_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_2_3 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_28,
      i1  => group_4_4_nq_mem_29,
      q   => group_4_4_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_3_3 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_30,
      i1  => group_4_4_nq_mem_31,
      q   => group_4_4_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_4_3 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_0_3,
      i1  => group_4_4_q_xor_1_3,
      q   => group_4_4_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_5_3 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_2_3,
      i1  => group_4_4_q_xor_3_3,
      q   => group_4_4_q_xor_5_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_6_3 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_4_3,
      i1  => group_4_4_q_xor_5_3,
      q   => group_4_4_q_xor_6_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_7_3 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_6_3,
      i1  => group_4_4_nq_mem_parity_3,
      q   => group_4_4_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_0_4 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_32,
      i1  => group_4_4_nq_mem_33,
      q   => group_4_4_q_xor_0_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_1_4 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_34,
      i1  => group_4_4_nq_mem_35,
      q   => group_4_4_q_xor_1_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_2_4 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_36,
      i1  => group_4_4_nq_mem_37,
      q   => group_4_4_q_xor_2_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_3_4 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_38,
      i1  => group_4_4_nq_mem_39,
      q   => group_4_4_q_xor_3_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_4_4 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_0_4,
      i1  => group_4_4_q_xor_1_4,
      q   => group_4_4_q_xor_4_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_5_4 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_2_4,
      i1  => group_4_4_q_xor_3_4,
      q   => group_4_4_q_xor_5_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_6_4 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_4_4,
      i1  => group_4_4_q_xor_5_4,
      q   => group_4_4_q_xor_6_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_7_4 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_6_4,
      i1  => group_4_4_nq_mem_parity_4,
      q   => group_4_4_sig_error_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_0_5 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_40,
      i1  => group_4_4_nq_mem_41,
      q   => group_4_4_q_xor_0_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_1_5 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_42,
      i1  => group_4_4_nq_mem_43,
      q   => group_4_4_q_xor_1_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_2_5 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_44,
      i1  => group_4_4_nq_mem_45,
      q   => group_4_4_q_xor_2_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_3_5 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_46,
      i1  => group_4_4_nq_mem_47,
      q   => group_4_4_q_xor_3_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_4_5 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_0_5,
      i1  => group_4_4_q_xor_1_5,
      q   => group_4_4_q_xor_4_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_5_5 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_2_5,
      i1  => group_4_4_q_xor_3_5,
      q   => group_4_4_q_xor_5_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_6_5 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_4_5,
      i1  => group_4_4_q_xor_5_5,
      q   => group_4_4_q_xor_6_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_7_5 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_6_5,
      i1  => group_4_4_nq_mem_parity_5,
      q   => group_4_4_sig_error_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_0_6 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_48,
      i1  => group_4_4_nq_mem_49,
      q   => group_4_4_q_xor_0_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_1_6 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_50,
      i1  => group_4_4_nq_mem_51,
      q   => group_4_4_q_xor_1_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_2_6 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_52,
      i1  => group_4_4_nq_mem_53,
      q   => group_4_4_q_xor_2_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_3_6 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_54,
      i1  => group_4_4_nq_mem_55,
      q   => group_4_4_q_xor_3_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_4_6 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_0_6,
      i1  => group_4_4_q_xor_1_6,
      q   => group_4_4_q_xor_4_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_5_6 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_2_6,
      i1  => group_4_4_q_xor_3_6,
      q   => group_4_4_q_xor_5_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_6_6 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_4_6,
      i1  => group_4_4_q_xor_5_6,
      q   => group_4_4_q_xor_6_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_7_6 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_6_6,
      i1  => group_4_4_nq_mem_parity_6,
      q   => group_4_4_sig_error_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_0_7 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_56,
      i1  => group_4_4_nq_mem_57,
      q   => group_4_4_q_xor_0_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_1_7 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_58,
      i1  => group_4_4_nq_mem_59,
      q   => group_4_4_q_xor_1_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_2_7 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_60,
      i1  => group_4_4_nq_mem_61,
      q   => group_4_4_q_xor_2_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_3_7 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_62,
      i1  => group_4_4_nq_mem_63,
      q   => group_4_4_q_xor_3_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_4_7 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_0_7,
      i1  => group_4_4_q_xor_1_7,
      q   => group_4_4_q_xor_4_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_5_7 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_2_7,
      i1  => group_4_4_q_xor_3_7,
      q   => group_4_4_q_xor_5_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_6_7 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_4_7,
      i1  => group_4_4_q_xor_5_7,
      q   => group_4_4_q_xor_6_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_7_7 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_6_7,
      i1  => group_4_4_nq_mem_parity_7,
      q   => group_4_4_sig_error_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_0_8 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_64,
      i1  => group_4_4_nq_mem_65,
      q   => group_4_4_q_xor_0_8,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_1_8 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_66,
      i1  => group_4_4_nq_mem_67,
      q   => group_4_4_q_xor_1_8,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_2_8 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_68,
      i1  => group_4_4_nq_mem_69,
      q   => group_4_4_q_xor_2_8,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_3_8 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_70,
      i1  => group_4_4_nq_mem_71,
      q   => group_4_4_q_xor_3_8,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_4_8 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_0_8,
      i1  => group_4_4_q_xor_1_8,
      q   => group_4_4_q_xor_4_8,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_5_8 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_2_8,
      i1  => group_4_4_q_xor_3_8,
      q   => group_4_4_q_xor_5_8,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_6_8 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_4_8,
      i1  => group_4_4_q_xor_5_8,
      q   => group_4_4_q_xor_6_8,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_7_8 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_6_8,
      i1  => group_4_4_nq_mem_parity_8,
      q   => group_4_4_sig_error_8,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_0_9 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_72,
      i1  => group_4_4_nq_mem_73,
      q   => group_4_4_q_xor_0_9,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_1_9 : xr2_x1
   port map (
      i0  => group_4_4_nq_mem_74,
      i1  => group_4_4_nq_mem_75,
      q   => group_4_4_q_xor_1_9,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_2_9 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_0_9,
      i1  => group_4_4_q_xor_1_9,
      q   => group_4_4_q_xor_2_9,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_3_9 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_2_9,
      i1  => group_4_4_nq_mem_76,
      q   => group_4_4_q_xor_3_9,
      vdd => vdd,
      vss => vss
   );

group_4_4_xor_4_9 : xr2_x1
   port map (
      i0  => group_4_4_q_xor_3_9,
      i1  => group_4_4_nq_mem_parity_9,
      q   => group_4_4_sig_error_9,
      vdd => vdd,
      vss => vss
   );

group_4_4_or_0 : o4_x2
   port map (
      i0  => group_4_4_sig_error_0,
      i1  => group_4_4_sig_error_1,
      i2  => group_4_4_sig_error_2,
      i3  => group_4_4_sig_error_3,
      q   => group_4_4_error_0123,
      vdd => vdd,
      vss => vss
   );

group_4_4_or_1 : o4_x2
   port map (
      i0  => group_4_4_sig_error_4,
      i1  => group_4_4_sig_error_5,
      i2  => group_4_4_sig_error_6,
      i3  => group_4_4_sig_error_7,
      q   => group_4_4_error_4567,
      vdd => vdd,
      vss => vss
   );

group_4_4_or_2 : o4_x2
   port map (
      i0  => group_4_4_sig_error_8,
      i1  => group_4_4_sig_error_9,
      i2  => group_4_4_error_0123,
      i3  => group_4_4_error_4567,
      q   => group_4_4_error_01234567,
      vdd => vdd,
      vss => vss
   );

group_4_4_or_3 : o2_x2
   port map (
      i0  => g_3_4_error_rig,
      i1  => group_4_4_error_01234567,
      q   => error_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_and_0 : a2_x2
   port map (
      i0  => g_3_4_strobe_0_rig,
      i1  => column_4,
      q   => group_4_4_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_and_1 : a2_x2
   port map (
      i0  => g_3_4_strobe_1_rig,
      i1  => column_4,
      q   => group_4_4_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_and_2 : a2_x2
   port map (
      i0  => g_3_4_strobe_2_rig,
      i1  => column_4,
      q   => group_4_4_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_and_3 : a2_x2
   port map (
      i0  => g_3_4_strobe_3_rig,
      i1  => column_4,
      q   => group_4_4_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_and_4 : a2_x2
   port map (
      i0  => g_3_4_strobe_4_rig,
      i1  => column_4,
      q   => group_4_4_strobe_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_and_5 : a2_x2
   port map (
      i0  => g_3_4_strobe_5_rig,
      i1  => column_4,
      q   => group_4_4_strobe_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_and_6 : a2_x2
   port map (
      i0  => g_3_4_strobe_6_rig,
      i1  => column_4,
      q   => group_4_4_strobe_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_and_7 : a2_x2
   port map (
      i0  => g_3_4_strobe_7_rig,
      i1  => column_4,
      q   => group_4_4_strobe_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_and_8 : a2_x2
   port map (
      i0  => g_3_4_strobe_8_rig,
      i1  => column_4,
      q   => group_4_4_strobe_8,
      vdd => vdd,
      vss => vss
   );

group_4_4_and_9 : a2_x2
   port map (
      i0  => g_3_4_strobe_9_rig,
      i1  => column_4,
      q   => group_4_4_strobe_9,
      vdd => vdd,
      vss => vss
   );

group_4_4_buffer_col : buf_x2
   port map (
      i   => column_4,
      q   => g_4_3_column_top,
      vdd => vdd,
      vss => vss
   );

group_4_4_buffer_data_0 : buf_x2
   port map (
      i   => data_x4(0),
      q   => g_4_3_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_4_4_buffer_data_1 : buf_x2
   port map (
      i   => data_x4(1),
      q   => g_4_3_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_4_4_buffer_data_2 : buf_x2
   port map (
      i   => data_x4(2),
      q   => g_4_3_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_4_4_buffer_data_3 : buf_x2
   port map (
      i   => data_x4(3),
      q   => g_4_3_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_4_4_buffer_data_4 : buf_x2
   port map (
      i   => data_x4(4),
      q   => g_4_3_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_4_4_buffer_data_5 : buf_x2
   port map (
      i   => data_x4(5),
      q   => g_4_3_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_4_4_buffer_data_6 : buf_x2
   port map (
      i   => data_x4(6),
      q   => g_4_3_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_4_4_buffer_data_7 : buf_x2
   port map (
      i   => data_x4(7),
      q   => g_4_3_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_4_4_buffer_data_8 : buf_x2
   port map (
      i   => data_x4(8),
      q   => g_4_3_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_76,
      nq  => group_4_4_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_75,
      nq  => group_4_4_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_74,
      nq  => group_4_4_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_7_q5_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_7_not_cmd(2),
      i1  => group_4_4_decoder_vertical_track_7_not_cmd(0),
      i2  => group_4_4_nq_mem_75,
      nq  => g_4_3_cmd_lef_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_7_not_cmd(2),
      i1  => group_4_4_nq_mem_74,
      i2  => group_4_4_nq_mem_75,
      nq  => g_4_3_cmd_bot_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_7_not_cmd(1),
      i1  => group_4_4_decoder_vertical_track_7_not_cmd(0),
      i2  => group_4_4_nq_mem_76,
      nq  => group_4_4_cmd_lef_bot_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_7_not_cmd(1),
      i1  => group_4_4_nq_mem_76,
      i2  => group_4_4_nq_mem_74,
      nq  => group_4_4_cmd_in_pad_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_4_4_nq_mem_75,
      i1  => group_4_4_decoder_vertical_track_7_not_cmd(0),
      i2  => group_4_4_nq_mem_76,
      nq  => group_4_4_cmd_pin5_bot_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_7_not_cmd(2),
      i1  => group_4_4_decoder_vertical_track_7_not_cmd(1),
      i2  => group_4_4_decoder_vertical_track_7_not_cmd(0),
      nq  => group_4_4_decoder_vertical_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_75,
      i1  => group_4_4_nq_mem_76,
      i2  => group_4_4_decoder_vertical_track_7_not_cmd(0),
      nq  => group_4_4_decoder_vertical_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_7_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_76,
      i1  => group_4_4_nq_mem_75,
      i2  => group_4_4_nq_mem_74,
      nq  => group_4_4_decoder_vertical_track_7_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_7_q0_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_7_na3_x1_3_sig,
      i1  => group_4_4_decoder_vertical_track_7_na3_x1_2_sig,
      i2  => group_4_4_decoder_vertical_track_7_na3_x1_sig,
      nq  => group_4_4_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_73,
      nq  => group_4_4_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_72,
      nq  => group_4_4_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_71,
      nq  => group_4_4_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_6_q5_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_6_not_cmd(2),
      i1  => group_4_4_decoder_vertical_track_6_not_cmd(0),
      i2  => group_4_4_nq_mem_72,
      nq  => g_4_3_cmd_lef_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_6_not_cmd(2),
      i1  => group_4_4_nq_mem_71,
      i2  => group_4_4_nq_mem_72,
      nq  => g_4_3_cmd_bot_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_6_not_cmd(1),
      i1  => group_4_4_decoder_vertical_track_6_not_cmd(0),
      i2  => group_4_4_nq_mem_73,
      nq  => group_4_4_cmd_lef_bot_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_6_not_cmd(1),
      i1  => group_4_4_nq_mem_73,
      i2  => group_4_4_nq_mem_71,
      nq  => group_4_4_cmd_in_pad_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_4_4_nq_mem_72,
      i1  => group_4_4_decoder_vertical_track_6_not_cmd(0),
      i2  => group_4_4_nq_mem_73,
      nq  => group_4_4_cmd_pin5_bot_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_6_not_cmd(2),
      i1  => group_4_4_decoder_vertical_track_6_not_cmd(1),
      i2  => group_4_4_decoder_vertical_track_6_not_cmd(0),
      nq  => group_4_4_decoder_vertical_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_72,
      i1  => group_4_4_nq_mem_73,
      i2  => group_4_4_decoder_vertical_track_6_not_cmd(0),
      nq  => group_4_4_decoder_vertical_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_6_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_73,
      i1  => group_4_4_nq_mem_72,
      i2  => group_4_4_nq_mem_71,
      nq  => group_4_4_decoder_vertical_track_6_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_6_q0_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_6_na3_x1_3_sig,
      i1  => group_4_4_decoder_vertical_track_6_na3_x1_2_sig,
      i2  => group_4_4_decoder_vertical_track_6_na3_x1_sig,
      nq  => group_4_4_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_70,
      nq  => group_4_4_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_69,
      nq  => group_4_4_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_68,
      nq  => group_4_4_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_5_q5_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_5_not_cmd(2),
      i1  => group_4_4_decoder_vertical_track_5_not_cmd(0),
      i2  => group_4_4_nq_mem_69,
      nq  => g_4_3_cmd_lef_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_5_not_cmd(2),
      i1  => group_4_4_nq_mem_68,
      i2  => group_4_4_nq_mem_69,
      nq  => g_4_3_cmd_bot_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_5_not_cmd(1),
      i1  => group_4_4_decoder_vertical_track_5_not_cmd(0),
      i2  => group_4_4_nq_mem_70,
      nq  => group_4_4_cmd_lef_bot_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_5_not_cmd(1),
      i1  => group_4_4_nq_mem_70,
      i2  => group_4_4_nq_mem_68,
      nq  => group_4_4_cmd_in_pad_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_4_4_nq_mem_69,
      i1  => group_4_4_decoder_vertical_track_5_not_cmd(0),
      i2  => group_4_4_nq_mem_70,
      nq  => group_4_4_cmd_pin5_bot_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_5_not_cmd(2),
      i1  => group_4_4_decoder_vertical_track_5_not_cmd(1),
      i2  => group_4_4_decoder_vertical_track_5_not_cmd(0),
      nq  => group_4_4_decoder_vertical_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_69,
      i1  => group_4_4_nq_mem_70,
      i2  => group_4_4_decoder_vertical_track_5_not_cmd(0),
      nq  => group_4_4_decoder_vertical_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_5_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_70,
      i1  => group_4_4_nq_mem_69,
      i2  => group_4_4_nq_mem_68,
      nq  => group_4_4_decoder_vertical_track_5_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_5_q0_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_5_na3_x1_3_sig,
      i1  => group_4_4_decoder_vertical_track_5_na3_x1_2_sig,
      i2  => group_4_4_decoder_vertical_track_5_na3_x1_sig,
      nq  => group_4_4_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_67,
      nq  => group_4_4_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_66,
      nq  => group_4_4_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_65,
      nq  => group_4_4_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_4_q5_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_4_not_cmd(2),
      i1  => group_4_4_decoder_vertical_track_4_not_cmd(0),
      i2  => group_4_4_nq_mem_66,
      nq  => g_4_3_cmd_lef_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_4_not_cmd(2),
      i1  => group_4_4_nq_mem_65,
      i2  => group_4_4_nq_mem_66,
      nq  => g_4_3_cmd_bot_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_4_not_cmd(1),
      i1  => group_4_4_decoder_vertical_track_4_not_cmd(0),
      i2  => group_4_4_nq_mem_67,
      nq  => group_4_4_cmd_lef_bot_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_4_not_cmd(1),
      i1  => group_4_4_nq_mem_67,
      i2  => group_4_4_nq_mem_65,
      nq  => group_4_4_cmd_in_pad_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_4_4_nq_mem_66,
      i1  => group_4_4_decoder_vertical_track_4_not_cmd(0),
      i2  => group_4_4_nq_mem_67,
      nq  => group_4_4_cmd_pin5_bot_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_4_not_cmd(2),
      i1  => group_4_4_decoder_vertical_track_4_not_cmd(1),
      i2  => group_4_4_decoder_vertical_track_4_not_cmd(0),
      nq  => group_4_4_decoder_vertical_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_66,
      i1  => group_4_4_nq_mem_67,
      i2  => group_4_4_decoder_vertical_track_4_not_cmd(0),
      nq  => group_4_4_decoder_vertical_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_4_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_67,
      i1  => group_4_4_nq_mem_66,
      i2  => group_4_4_nq_mem_65,
      nq  => group_4_4_decoder_vertical_track_4_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_4_q0_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_4_na3_x1_3_sig,
      i1  => group_4_4_decoder_vertical_track_4_na3_x1_2_sig,
      i2  => group_4_4_decoder_vertical_track_4_na3_x1_sig,
      nq  => group_4_4_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_64,
      nq  => group_4_4_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_63,
      nq  => group_4_4_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_62,
      nq  => group_4_4_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_3_q5_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_3_not_cmd(2),
      i1  => group_4_4_decoder_vertical_track_3_not_cmd(0),
      i2  => group_4_4_nq_mem_63,
      nq  => g_4_3_cmd_lef_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_3_not_cmd(2),
      i1  => group_4_4_nq_mem_62,
      i2  => group_4_4_nq_mem_63,
      nq  => g_4_3_cmd_bot_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_3_not_cmd(1),
      i1  => group_4_4_decoder_vertical_track_3_not_cmd(0),
      i2  => group_4_4_nq_mem_64,
      nq  => group_4_4_cmd_lef_bot_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_3_not_cmd(1),
      i1  => group_4_4_nq_mem_64,
      i2  => group_4_4_nq_mem_62,
      nq  => group_4_4_cmd_in_pad_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_4_4_nq_mem_63,
      i1  => group_4_4_decoder_vertical_track_3_not_cmd(0),
      i2  => group_4_4_nq_mem_64,
      nq  => group_4_4_cmd_pin5_bot_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_3_not_cmd(2),
      i1  => group_4_4_decoder_vertical_track_3_not_cmd(1),
      i2  => group_4_4_decoder_vertical_track_3_not_cmd(0),
      nq  => group_4_4_decoder_vertical_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_63,
      i1  => group_4_4_nq_mem_64,
      i2  => group_4_4_decoder_vertical_track_3_not_cmd(0),
      nq  => group_4_4_decoder_vertical_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_3_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_64,
      i1  => group_4_4_nq_mem_63,
      i2  => group_4_4_nq_mem_62,
      nq  => group_4_4_decoder_vertical_track_3_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_3_q0_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_3_na3_x1_3_sig,
      i1  => group_4_4_decoder_vertical_track_3_na3_x1_2_sig,
      i2  => group_4_4_decoder_vertical_track_3_na3_x1_sig,
      nq  => group_4_4_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_61,
      nq  => group_4_4_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_60,
      nq  => group_4_4_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_59,
      nq  => group_4_4_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_2_q5_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_2_not_cmd(2),
      i1  => group_4_4_decoder_vertical_track_2_not_cmd(0),
      i2  => group_4_4_nq_mem_60,
      nq  => g_4_3_cmd_lef_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_2_not_cmd(2),
      i1  => group_4_4_nq_mem_59,
      i2  => group_4_4_nq_mem_60,
      nq  => g_4_3_cmd_bot_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_2_not_cmd(1),
      i1  => group_4_4_decoder_vertical_track_2_not_cmd(0),
      i2  => group_4_4_nq_mem_61,
      nq  => group_4_4_cmd_lef_bot_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_2_not_cmd(1),
      i1  => group_4_4_nq_mem_61,
      i2  => group_4_4_nq_mem_59,
      nq  => group_4_4_cmd_in_pad_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_4_4_nq_mem_60,
      i1  => group_4_4_decoder_vertical_track_2_not_cmd(0),
      i2  => group_4_4_nq_mem_61,
      nq  => group_4_4_cmd_pin5_bot_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_2_not_cmd(2),
      i1  => group_4_4_decoder_vertical_track_2_not_cmd(1),
      i2  => group_4_4_decoder_vertical_track_2_not_cmd(0),
      nq  => group_4_4_decoder_vertical_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_60,
      i1  => group_4_4_nq_mem_61,
      i2  => group_4_4_decoder_vertical_track_2_not_cmd(0),
      nq  => group_4_4_decoder_vertical_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_2_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_61,
      i1  => group_4_4_nq_mem_60,
      i2  => group_4_4_nq_mem_59,
      nq  => group_4_4_decoder_vertical_track_2_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_2_q0_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_2_na3_x1_3_sig,
      i1  => group_4_4_decoder_vertical_track_2_na3_x1_2_sig,
      i2  => group_4_4_decoder_vertical_track_2_na3_x1_sig,
      nq  => group_4_4_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_58,
      nq  => group_4_4_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_57,
      nq  => group_4_4_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_56,
      nq  => group_4_4_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_1_q5_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_1_not_cmd(2),
      i1  => group_4_4_decoder_vertical_track_1_not_cmd(0),
      i2  => group_4_4_nq_mem_57,
      nq  => g_4_3_cmd_lef_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_1_not_cmd(2),
      i1  => group_4_4_nq_mem_56,
      i2  => group_4_4_nq_mem_57,
      nq  => g_4_3_cmd_bot_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_1_not_cmd(1),
      i1  => group_4_4_decoder_vertical_track_1_not_cmd(0),
      i2  => group_4_4_nq_mem_58,
      nq  => group_4_4_cmd_lef_bot_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_1_not_cmd(1),
      i1  => group_4_4_nq_mem_58,
      i2  => group_4_4_nq_mem_56,
      nq  => group_4_4_cmd_in_pad_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_4_4_nq_mem_57,
      i1  => group_4_4_decoder_vertical_track_1_not_cmd(0),
      i2  => group_4_4_nq_mem_58,
      nq  => group_4_4_cmd_pin5_bot_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_1_not_cmd(2),
      i1  => group_4_4_decoder_vertical_track_1_not_cmd(1),
      i2  => group_4_4_decoder_vertical_track_1_not_cmd(0),
      nq  => group_4_4_decoder_vertical_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_57,
      i1  => group_4_4_nq_mem_58,
      i2  => group_4_4_decoder_vertical_track_1_not_cmd(0),
      nq  => group_4_4_decoder_vertical_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_1_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_58,
      i1  => group_4_4_nq_mem_57,
      i2  => group_4_4_nq_mem_56,
      nq  => group_4_4_decoder_vertical_track_1_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_1_q0_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_1_na3_x1_3_sig,
      i1  => group_4_4_decoder_vertical_track_1_na3_x1_2_sig,
      i2  => group_4_4_decoder_vertical_track_1_na3_x1_sig,
      nq  => group_4_4_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_55,
      nq  => group_4_4_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_54,
      nq  => group_4_4_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_53,
      nq  => group_4_4_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_0_q5_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_0_not_cmd(2),
      i1  => group_4_4_decoder_vertical_track_0_not_cmd(0),
      i2  => group_4_4_nq_mem_54,
      nq  => g_4_3_cmd_lef_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_0_not_cmd(2),
      i1  => group_4_4_nq_mem_53,
      i2  => group_4_4_nq_mem_54,
      nq  => g_4_3_cmd_bot_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_0_not_cmd(1),
      i1  => group_4_4_decoder_vertical_track_0_not_cmd(0),
      i2  => group_4_4_nq_mem_55,
      nq  => group_4_4_cmd_lef_bot_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_0_not_cmd(1),
      i1  => group_4_4_nq_mem_55,
      i2  => group_4_4_nq_mem_53,
      nq  => group_4_4_cmd_in_pad_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_4_4_nq_mem_54,
      i1  => group_4_4_decoder_vertical_track_0_not_cmd(0),
      i2  => group_4_4_nq_mem_55,
      nq  => group_4_4_cmd_pin5_bot_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_0_not_cmd(2),
      i1  => group_4_4_decoder_vertical_track_0_not_cmd(1),
      i2  => group_4_4_decoder_vertical_track_0_not_cmd(0),
      nq  => group_4_4_decoder_vertical_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_54,
      i1  => group_4_4_nq_mem_55,
      i2  => group_4_4_decoder_vertical_track_0_not_cmd(0),
      nq  => group_4_4_decoder_vertical_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_0_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_55,
      i1  => group_4_4_nq_mem_54,
      i2  => group_4_4_nq_mem_53,
      nq  => group_4_4_decoder_vertical_track_0_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_vertical_track_0_q0_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_vertical_track_0_na3_x1_3_sig,
      i1  => group_4_4_decoder_vertical_track_0_na3_x1_2_sig,
      i2  => group_4_4_decoder_vertical_track_0_na3_x1_sig,
      nq  => group_4_4_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_out_pad_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_23,
      i0  => g_4_3_top_0,
      i1  => g_4_3_top_1,
      nq  => group_4_4_out_pad_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_4_out_pad_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_23,
      i0  => g_4_3_top_2,
      i1  => g_4_3_top_3,
      nq  => group_4_4_out_pad_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_4_out_pad_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_23,
      i0  => g_4_3_top_4,
      i1  => g_4_3_top_5,
      nq  => group_4_4_out_pad_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_4_out_pad_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_23,
      i0  => g_4_3_top_6,
      i1  => g_4_3_top_7,
      nq  => group_4_4_out_pad_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_4_out_pad_mux_mx10 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_24,
      i0  => group_4_4_out_pad_mux_q00,
      i1  => group_4_4_out_pad_mux_q01,
      nq  => group_4_4_out_pad_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_4_out_pad_mux_mx11 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_24,
      i0  => group_4_4_out_pad_mux_q02,
      i1  => group_4_4_out_pad_mux_q03,
      nq  => group_4_4_out_pad_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_4_out_pad_mux_mx20 : mx2_x2
   port map (
      cmd => group_4_4_nq_mem_25,
      i0  => group_4_4_out_pad_mux_q10,
      i1  => group_4_4_out_pad_mux_q11,
      q   => group_4_4_only_out_pad_rig,
      vdd => vdd,
      vss => vss
   );

group_4_4_clb_in3_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_26,
      i0  => g_4_3_top_0,
      i1  => g_4_3_top_1,
      nq  => group_4_4_clb_in3_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_4_clb_in3_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_26,
      i0  => g_4_3_top_2,
      i1  => g_4_3_top_3,
      nq  => group_4_4_clb_in3_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_4_clb_in3_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_26,
      i0  => g_4_3_top_4,
      i1  => g_4_3_top_5,
      nq  => group_4_4_clb_in3_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_4_clb_in3_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_26,
      i0  => g_4_3_top_6,
      i1  => g_4_3_top_7,
      nq  => group_4_4_clb_in3_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_4_clb_in3_mux_mx10 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_27,
      i0  => group_4_4_clb_in3_mux_q00,
      i1  => group_4_4_clb_in3_mux_q01,
      nq  => group_4_4_clb_in3_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_4_clb_in3_mux_mx11 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_27,
      i0  => group_4_4_clb_in3_mux_q02,
      i1  => group_4_4_clb_in3_mux_q03,
      nq  => group_4_4_clb_in3_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_4_clb_in3_mux_mx20 : mx2_x2
   port map (
      cmd => group_4_4_nq_mem_28,
      i0  => group_4_4_clb_in3_mux_q10,
      i1  => group_4_4_clb_in3_mux_q11,
      q   => group_4_4_in_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_52,
      nq  => group_4_4_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_51,
      nq  => group_4_4_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_50,
      nq  => group_4_4_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_7_q5_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_7_not_cmd(2),
      i1  => group_4_4_decoder_horizon_track_7_not_cmd(0),
      i2  => group_4_4_nq_mem_51,
      nq  => g_3_4_cmd_lef_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_7_not_cmd(2),
      i1  => group_4_4_nq_mem_50,
      i2  => group_4_4_nq_mem_51,
      nq  => g_3_4_cmd_bot_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_7_not_cmd(1),
      i1  => group_4_4_decoder_horizon_track_7_not_cmd(0),
      i2  => group_4_4_nq_mem_52,
      nq  => group_4_4_cmd_bot_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_7_not_cmd(1),
      i1  => group_4_4_nq_mem_52,
      i2  => group_4_4_nq_mem_50,
      nq  => group_4_4_cmd_in_pad_top_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_4_4_nq_mem_51,
      i1  => group_4_4_decoder_horizon_track_7_not_cmd(0),
      i2  => group_4_4_nq_mem_52,
      nq  => group_4_4_cmd_pin4_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_7_not_cmd(2),
      i1  => group_4_4_decoder_horizon_track_7_not_cmd(1),
      i2  => group_4_4_decoder_horizon_track_7_not_cmd(0),
      nq  => group_4_4_decoder_horizon_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_51,
      i1  => group_4_4_nq_mem_52,
      i2  => group_4_4_decoder_horizon_track_7_not_cmd(0),
      nq  => group_4_4_decoder_horizon_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_7_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_52,
      i1  => group_4_4_nq_mem_51,
      i2  => group_4_4_nq_mem_50,
      nq  => group_4_4_decoder_horizon_track_7_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_7_q0_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_7_na3_x1_3_sig,
      i1  => group_4_4_decoder_horizon_track_7_na3_x1_2_sig,
      i2  => group_4_4_decoder_horizon_track_7_na3_x1_sig,
      nq  => group_4_4_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_49,
      nq  => group_4_4_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_48,
      nq  => group_4_4_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_47,
      nq  => group_4_4_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_6_q5_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_6_not_cmd(2),
      i1  => group_4_4_decoder_horizon_track_6_not_cmd(0),
      i2  => group_4_4_nq_mem_48,
      nq  => g_3_4_cmd_lef_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_6_not_cmd(2),
      i1  => group_4_4_nq_mem_47,
      i2  => group_4_4_nq_mem_48,
      nq  => g_3_4_cmd_bot_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_6_not_cmd(1),
      i1  => group_4_4_decoder_horizon_track_6_not_cmd(0),
      i2  => group_4_4_nq_mem_49,
      nq  => group_4_4_cmd_bot_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_6_not_cmd(1),
      i1  => group_4_4_nq_mem_49,
      i2  => group_4_4_nq_mem_47,
      nq  => group_4_4_cmd_in_pad_top_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_4_4_nq_mem_48,
      i1  => group_4_4_decoder_horizon_track_6_not_cmd(0),
      i2  => group_4_4_nq_mem_49,
      nq  => group_4_4_cmd_pin4_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_6_not_cmd(2),
      i1  => group_4_4_decoder_horizon_track_6_not_cmd(1),
      i2  => group_4_4_decoder_horizon_track_6_not_cmd(0),
      nq  => group_4_4_decoder_horizon_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_48,
      i1  => group_4_4_nq_mem_49,
      i2  => group_4_4_decoder_horizon_track_6_not_cmd(0),
      nq  => group_4_4_decoder_horizon_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_6_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_49,
      i1  => group_4_4_nq_mem_48,
      i2  => group_4_4_nq_mem_47,
      nq  => group_4_4_decoder_horizon_track_6_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_6_q0_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_6_na3_x1_3_sig,
      i1  => group_4_4_decoder_horizon_track_6_na3_x1_2_sig,
      i2  => group_4_4_decoder_horizon_track_6_na3_x1_sig,
      nq  => group_4_4_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_46,
      nq  => group_4_4_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_45,
      nq  => group_4_4_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_44,
      nq  => group_4_4_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_5_q5_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_5_not_cmd(2),
      i1  => group_4_4_decoder_horizon_track_5_not_cmd(0),
      i2  => group_4_4_nq_mem_45,
      nq  => g_3_4_cmd_lef_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_5_not_cmd(2),
      i1  => group_4_4_nq_mem_44,
      i2  => group_4_4_nq_mem_45,
      nq  => g_3_4_cmd_bot_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_5_not_cmd(1),
      i1  => group_4_4_decoder_horizon_track_5_not_cmd(0),
      i2  => group_4_4_nq_mem_46,
      nq  => group_4_4_cmd_bot_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_5_not_cmd(1),
      i1  => group_4_4_nq_mem_46,
      i2  => group_4_4_nq_mem_44,
      nq  => group_4_4_cmd_in_pad_top_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_4_4_nq_mem_45,
      i1  => group_4_4_decoder_horizon_track_5_not_cmd(0),
      i2  => group_4_4_nq_mem_46,
      nq  => group_4_4_cmd_pin4_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_5_not_cmd(2),
      i1  => group_4_4_decoder_horizon_track_5_not_cmd(1),
      i2  => group_4_4_decoder_horizon_track_5_not_cmd(0),
      nq  => group_4_4_decoder_horizon_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_45,
      i1  => group_4_4_nq_mem_46,
      i2  => group_4_4_decoder_horizon_track_5_not_cmd(0),
      nq  => group_4_4_decoder_horizon_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_5_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_46,
      i1  => group_4_4_nq_mem_45,
      i2  => group_4_4_nq_mem_44,
      nq  => group_4_4_decoder_horizon_track_5_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_5_q0_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_5_na3_x1_3_sig,
      i1  => group_4_4_decoder_horizon_track_5_na3_x1_2_sig,
      i2  => group_4_4_decoder_horizon_track_5_na3_x1_sig,
      nq  => group_4_4_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_43,
      nq  => group_4_4_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_42,
      nq  => group_4_4_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_41,
      nq  => group_4_4_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_4_q5_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_4_not_cmd(2),
      i1  => group_4_4_decoder_horizon_track_4_not_cmd(0),
      i2  => group_4_4_nq_mem_42,
      nq  => g_3_4_cmd_lef_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_4_not_cmd(2),
      i1  => group_4_4_nq_mem_41,
      i2  => group_4_4_nq_mem_42,
      nq  => g_3_4_cmd_bot_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_4_not_cmd(1),
      i1  => group_4_4_decoder_horizon_track_4_not_cmd(0),
      i2  => group_4_4_nq_mem_43,
      nq  => group_4_4_cmd_bot_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_4_not_cmd(1),
      i1  => group_4_4_nq_mem_43,
      i2  => group_4_4_nq_mem_41,
      nq  => group_4_4_cmd_in_pad_top_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_4_4_nq_mem_42,
      i1  => group_4_4_decoder_horizon_track_4_not_cmd(0),
      i2  => group_4_4_nq_mem_43,
      nq  => group_4_4_cmd_pin4_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_4_not_cmd(2),
      i1  => group_4_4_decoder_horizon_track_4_not_cmd(1),
      i2  => group_4_4_decoder_horizon_track_4_not_cmd(0),
      nq  => group_4_4_decoder_horizon_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_42,
      i1  => group_4_4_nq_mem_43,
      i2  => group_4_4_decoder_horizon_track_4_not_cmd(0),
      nq  => group_4_4_decoder_horizon_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_4_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_43,
      i1  => group_4_4_nq_mem_42,
      i2  => group_4_4_nq_mem_41,
      nq  => group_4_4_decoder_horizon_track_4_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_4_q0_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_4_na3_x1_3_sig,
      i1  => group_4_4_decoder_horizon_track_4_na3_x1_2_sig,
      i2  => group_4_4_decoder_horizon_track_4_na3_x1_sig,
      nq  => group_4_4_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_40,
      nq  => group_4_4_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_39,
      nq  => group_4_4_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_38,
      nq  => group_4_4_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_3_q5_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_3_not_cmd(2),
      i1  => group_4_4_decoder_horizon_track_3_not_cmd(0),
      i2  => group_4_4_nq_mem_39,
      nq  => g_3_4_cmd_lef_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_3_not_cmd(2),
      i1  => group_4_4_nq_mem_38,
      i2  => group_4_4_nq_mem_39,
      nq  => g_3_4_cmd_bot_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_3_not_cmd(1),
      i1  => group_4_4_decoder_horizon_track_3_not_cmd(0),
      i2  => group_4_4_nq_mem_40,
      nq  => group_4_4_cmd_bot_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_3_not_cmd(1),
      i1  => group_4_4_nq_mem_40,
      i2  => group_4_4_nq_mem_38,
      nq  => group_4_4_cmd_in_pad_top_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_4_4_nq_mem_39,
      i1  => group_4_4_decoder_horizon_track_3_not_cmd(0),
      i2  => group_4_4_nq_mem_40,
      nq  => group_4_4_cmd_pin4_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_3_not_cmd(2),
      i1  => group_4_4_decoder_horizon_track_3_not_cmd(1),
      i2  => group_4_4_decoder_horizon_track_3_not_cmd(0),
      nq  => group_4_4_decoder_horizon_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_39,
      i1  => group_4_4_nq_mem_40,
      i2  => group_4_4_decoder_horizon_track_3_not_cmd(0),
      nq  => group_4_4_decoder_horizon_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_3_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_40,
      i1  => group_4_4_nq_mem_39,
      i2  => group_4_4_nq_mem_38,
      nq  => group_4_4_decoder_horizon_track_3_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_3_q0_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_3_na3_x1_3_sig,
      i1  => group_4_4_decoder_horizon_track_3_na3_x1_2_sig,
      i2  => group_4_4_decoder_horizon_track_3_na3_x1_sig,
      nq  => group_4_4_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_37,
      nq  => group_4_4_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_36,
      nq  => group_4_4_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_35,
      nq  => group_4_4_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_2_q5_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_2_not_cmd(2),
      i1  => group_4_4_decoder_horizon_track_2_not_cmd(0),
      i2  => group_4_4_nq_mem_36,
      nq  => g_3_4_cmd_lef_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_2_not_cmd(2),
      i1  => group_4_4_nq_mem_35,
      i2  => group_4_4_nq_mem_36,
      nq  => g_3_4_cmd_bot_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_2_not_cmd(1),
      i1  => group_4_4_decoder_horizon_track_2_not_cmd(0),
      i2  => group_4_4_nq_mem_37,
      nq  => group_4_4_cmd_bot_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_2_not_cmd(1),
      i1  => group_4_4_nq_mem_37,
      i2  => group_4_4_nq_mem_35,
      nq  => group_4_4_cmd_in_pad_top_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_4_4_nq_mem_36,
      i1  => group_4_4_decoder_horizon_track_2_not_cmd(0),
      i2  => group_4_4_nq_mem_37,
      nq  => group_4_4_cmd_pin4_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_2_not_cmd(2),
      i1  => group_4_4_decoder_horizon_track_2_not_cmd(1),
      i2  => group_4_4_decoder_horizon_track_2_not_cmd(0),
      nq  => group_4_4_decoder_horizon_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_36,
      i1  => group_4_4_nq_mem_37,
      i2  => group_4_4_decoder_horizon_track_2_not_cmd(0),
      nq  => group_4_4_decoder_horizon_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_2_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_37,
      i1  => group_4_4_nq_mem_36,
      i2  => group_4_4_nq_mem_35,
      nq  => group_4_4_decoder_horizon_track_2_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_2_q0_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_2_na3_x1_3_sig,
      i1  => group_4_4_decoder_horizon_track_2_na3_x1_2_sig,
      i2  => group_4_4_decoder_horizon_track_2_na3_x1_sig,
      nq  => group_4_4_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_34,
      nq  => group_4_4_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_33,
      nq  => group_4_4_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_32,
      nq  => group_4_4_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_1_q5_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_1_not_cmd(2),
      i1  => group_4_4_decoder_horizon_track_1_not_cmd(0),
      i2  => group_4_4_nq_mem_33,
      nq  => g_3_4_cmd_lef_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_1_not_cmd(2),
      i1  => group_4_4_nq_mem_32,
      i2  => group_4_4_nq_mem_33,
      nq  => g_3_4_cmd_bot_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_1_not_cmd(1),
      i1  => group_4_4_decoder_horizon_track_1_not_cmd(0),
      i2  => group_4_4_nq_mem_34,
      nq  => group_4_4_cmd_bot_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_1_not_cmd(1),
      i1  => group_4_4_nq_mem_34,
      i2  => group_4_4_nq_mem_32,
      nq  => group_4_4_cmd_in_pad_top_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_4_4_nq_mem_33,
      i1  => group_4_4_decoder_horizon_track_1_not_cmd(0),
      i2  => group_4_4_nq_mem_34,
      nq  => group_4_4_cmd_pin4_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_1_not_cmd(2),
      i1  => group_4_4_decoder_horizon_track_1_not_cmd(1),
      i2  => group_4_4_decoder_horizon_track_1_not_cmd(0),
      nq  => group_4_4_decoder_horizon_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_33,
      i1  => group_4_4_nq_mem_34,
      i2  => group_4_4_decoder_horizon_track_1_not_cmd(0),
      nq  => group_4_4_decoder_horizon_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_1_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_34,
      i1  => group_4_4_nq_mem_33,
      i2  => group_4_4_nq_mem_32,
      nq  => group_4_4_decoder_horizon_track_1_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_1_q0_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_1_na3_x1_3_sig,
      i1  => group_4_4_decoder_horizon_track_1_na3_x1_2_sig,
      i2  => group_4_4_decoder_horizon_track_1_na3_x1_sig,
      nq  => group_4_4_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_31,
      nq  => group_4_4_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_30,
      nq  => group_4_4_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_4_nq_mem_29,
      nq  => group_4_4_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_0_q5_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_0_not_cmd(2),
      i1  => group_4_4_decoder_horizon_track_0_not_cmd(0),
      i2  => group_4_4_nq_mem_30,
      nq  => g_3_4_cmd_lef_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_0_not_cmd(2),
      i1  => group_4_4_nq_mem_29,
      i2  => group_4_4_nq_mem_30,
      nq  => g_3_4_cmd_bot_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_0_not_cmd(1),
      i1  => group_4_4_decoder_horizon_track_0_not_cmd(0),
      i2  => group_4_4_nq_mem_31,
      nq  => group_4_4_cmd_bot_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_0_not_cmd(1),
      i1  => group_4_4_nq_mem_31,
      i2  => group_4_4_nq_mem_29,
      nq  => group_4_4_cmd_in_pad_top_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_4_4_nq_mem_30,
      i1  => group_4_4_decoder_horizon_track_0_not_cmd(0),
      i2  => group_4_4_nq_mem_31,
      nq  => group_4_4_cmd_pin4_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_0_not_cmd(2),
      i1  => group_4_4_decoder_horizon_track_0_not_cmd(1),
      i2  => group_4_4_decoder_horizon_track_0_not_cmd(0),
      nq  => group_4_4_decoder_horizon_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_30,
      i1  => group_4_4_nq_mem_31,
      i2  => group_4_4_decoder_horizon_track_0_not_cmd(0),
      nq  => group_4_4_decoder_horizon_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_0_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_4_nq_mem_31,
      i1  => group_4_4_nq_mem_30,
      i2  => group_4_4_nq_mem_29,
      nq  => group_4_4_decoder_horizon_track_0_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_4_decoder_horizon_track_0_q0_ins : na3_x1
   port map (
      i0  => group_4_4_decoder_horizon_track_0_na3_x1_3_sig,
      i1  => group_4_4_decoder_horizon_track_0_na3_x1_2_sig,
      i2  => group_4_4_decoder_horizon_track_0_na3_x1_sig,
      nq  => group_4_4_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_out_pad_top_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_20,
      i0  => g_3_4_rig_0,
      i1  => g_3_4_rig_1,
      nq  => group_4_4_out_pad_top_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_4_out_pad_top_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_20,
      i0  => g_3_4_rig_2,
      i1  => g_3_4_rig_3,
      nq  => group_4_4_out_pad_top_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_4_out_pad_top_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_20,
      i0  => g_3_4_rig_4,
      i1  => g_3_4_rig_5,
      nq  => group_4_4_out_pad_top_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_4_out_pad_top_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_20,
      i0  => g_3_4_rig_6,
      i1  => g_3_4_rig_7,
      nq  => group_4_4_out_pad_top_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_4_out_pad_top_mux_mx10 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_21,
      i0  => group_4_4_out_pad_top_mux_q00,
      i1  => group_4_4_out_pad_top_mux_q01,
      nq  => group_4_4_out_pad_top_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_4_out_pad_top_mux_mx11 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_21,
      i0  => group_4_4_out_pad_top_mux_q02,
      i1  => group_4_4_out_pad_top_mux_q03,
      nq  => group_4_4_out_pad_top_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_4_out_pad_top_mux_mx20 : mx2_x2
   port map (
      cmd => group_4_4_nq_mem_22,
      i0  => group_4_4_out_pad_top_mux_q10,
      i1  => group_4_4_out_pad_top_mux_q11,
      q   => top_out_4,
      vdd => vdd,
      vss => vss
   );

group_4_4_clb_in0_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_17,
      i0  => g_3_4_rig_0,
      i1  => g_3_4_rig_1,
      nq  => group_4_4_clb_in0_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_4_clb_in0_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_17,
      i0  => g_3_4_rig_2,
      i1  => g_3_4_rig_3,
      nq  => group_4_4_clb_in0_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_4_clb_in0_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_17,
      i0  => g_3_4_rig_4,
      i1  => g_3_4_rig_5,
      nq  => group_4_4_clb_in0_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_4_clb_in0_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_17,
      i0  => g_3_4_rig_6,
      i1  => g_3_4_rig_7,
      nq  => group_4_4_clb_in0_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_4_clb_in0_mux_mx10 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_18,
      i0  => group_4_4_clb_in0_mux_q00,
      i1  => group_4_4_clb_in0_mux_q01,
      nq  => group_4_4_clb_in0_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_4_clb_in0_mux_mx11 : nmx2_x1
   port map (
      cmd => group_4_4_nq_mem_18,
      i0  => group_4_4_clb_in0_mux_q02,
      i1  => group_4_4_clb_in0_mux_q03,
      nq  => group_4_4_clb_in0_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_4_clb_in0_mux_mx20 : mx2_x2
   port map (
      cmd => group_4_4_nq_mem_19,
      i0  => group_4_4_clb_in0_mux_q10,
      i1  => group_4_4_clb_in0_mux_q11,
      q   => group_4_4_in_0,
      vdd => vdd,
      vss => vss
   );

group_4_4_lut_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_4_in_3,
      i0  => group_4_4_nq_mem_0,
      i1  => group_4_4_nq_mem_1,
      nq  => group_4_4_lut_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_4_lut_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_4_in_3,
      i0  => group_4_4_nq_mem_2,
      i1  => group_4_4_nq_mem_3,
      nq  => group_4_4_lut_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_4_lut_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_4_in_3,
      i0  => group_4_4_nq_mem_4,
      i1  => group_4_4_nq_mem_5,
      nq  => group_4_4_lut_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_4_lut_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_4_in_3,
      i0  => group_4_4_nq_mem_6,
      i1  => group_4_4_nq_mem_7,
      nq  => group_4_4_lut_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_4_lut_mux_mx04 : nmx2_x1
   port map (
      cmd => group_4_4_in_3,
      i0  => group_4_4_nq_mem_8,
      i1  => group_4_4_nq_mem_9,
      nq  => group_4_4_lut_mux_q04,
      vdd => vdd,
      vss => vss
   );

group_4_4_lut_mux_mx05 : nmx2_x1
   port map (
      cmd => group_4_4_in_3,
      i0  => group_4_4_nq_mem_10,
      i1  => group_4_4_nq_mem_11,
      nq  => group_4_4_lut_mux_q05,
      vdd => vdd,
      vss => vss
   );

group_4_4_lut_mux_mx06 : nmx2_x1
   port map (
      cmd => group_4_4_in_3,
      i0  => group_4_4_nq_mem_12,
      i1  => group_4_4_nq_mem_13,
      nq  => group_4_4_lut_mux_q06,
      vdd => vdd,
      vss => vss
   );

group_4_4_lut_mux_mx07 : nmx2_x1
   port map (
      cmd => group_4_4_in_3,
      i0  => group_4_4_nq_mem_14,
      i1  => group_4_4_nq_mem_15,
      nq  => group_4_4_lut_mux_q07,
      vdd => vdd,
      vss => vss
   );

group_4_4_lut_mux_mx10 : nmx2_x1
   port map (
      cmd => g_3_4_out_rig,
      i0  => group_4_4_lut_mux_q00,
      i1  => group_4_4_lut_mux_q01,
      nq  => group_4_4_lut_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_4_lut_mux_mx11 : nmx2_x1
   port map (
      cmd => g_3_4_out_rig,
      i0  => group_4_4_lut_mux_q02,
      i1  => group_4_4_lut_mux_q03,
      nq  => group_4_4_lut_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_4_lut_mux_mx12 : nmx2_x1
   port map (
      cmd => g_3_4_out_rig,
      i0  => group_4_4_lut_mux_q04,
      i1  => group_4_4_lut_mux_q05,
      nq  => group_4_4_lut_mux_q12,
      vdd => vdd,
      vss => vss
   );

group_4_4_lut_mux_mx13 : nmx2_x1
   port map (
      cmd => g_3_4_out_rig,
      i0  => group_4_4_lut_mux_q06,
      i1  => group_4_4_lut_mux_q07,
      nq  => group_4_4_lut_mux_q13,
      vdd => vdd,
      vss => vss
   );

group_4_4_lut_mux_mx20 : nmx2_x1
   port map (
      cmd => g_4_3_out_top,
      i0  => group_4_4_lut_mux_q10,
      i1  => group_4_4_lut_mux_q11,
      nq  => group_4_4_lut_mux_q20,
      vdd => vdd,
      vss => vss
   );

group_4_4_lut_mux_mx21 : nmx2_x1
   port map (
      cmd => g_4_3_out_top,
      i0  => group_4_4_lut_mux_q12,
      i1  => group_4_4_lut_mux_q13,
      nq  => group_4_4_lut_mux_q21,
      vdd => vdd,
      vss => vss
   );

group_4_4_lut_mux_mx30 : nmx2_x1
   port map (
      cmd => group_4_4_in_0,
      i0  => group_4_4_lut_mux_q20,
      i1  => group_4_4_lut_mux_q21,
      nq  => group_4_4_out_lut,
      vdd => vdd,
      vss => vss
   );

group_4_3_mux_scan : mx2_x2
   port map (
      cmd => test_3,
      i0  => group_4_3_out_lut,
      i1  => g_3_3_scout,
      q   => group_4_3_out_lut_scan,
      vdd => vdd,
      vss => vss
   );

group_4_3_buf_test : buf_x2
   port map (
      i   => test_3,
      q   => g_3_3_test_in,
      vdd => vdd,
      vss => vss
   );

group_4_3_mux_outpad_scout : mx2_x2
   port map (
      cmd => test_3,
      i0  => group_4_3_only_out_pad,
      i1  => group_4_3_scout,
      q   => rig_out_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_flip_flop_clb : sff1_x4
   port map (
      ck  => clk_top_x4,
      i   => group_4_3_out_lut_scan,
      q   => group_4_3_scout,
      vdd => vdd,
      vss => vss
   );

group_4_3_mux_out : mx2_x2
   port map (
      cmd => group_4_3_nq_mem_16,
      i0  => group_4_3_out_lut,
      i1  => group_4_3_scout,
      q   => group_4_3_out_clb,
      vdd => vdd,
      vss => vss
   );

group_4_3_zero_horiz_0 : zero_x0
   port map (
      nq  => group_4_3_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_4_3_cmd_zero_lef_0,
      i   => group_4_3_sig_zero_horiz_0,
      q   => g_3_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_pin4_lef_0 : ts_x4
   port map (
      cmd => group_4_3_cmd_pin4_lef_0,
      i   => group_4_3_out_clb,
      q   => g_3_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_top_lef_0 : ts_x4
   port map (
      cmd => group_4_3_cmd_top_lef_0,
      i   => g_4_3_top_0,
      q   => g_3_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_bot_lef_0 : ts_x4
   port map (
      cmd => group_4_3_cmd_bot_lef_0,
      i   => g_4_2_top_0,
      q   => g_3_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_zero_horiz_1 : zero_x0
   port map (
      nq  => group_4_3_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_4_3_cmd_zero_lef_1,
      i   => group_4_3_sig_zero_horiz_1,
      q   => g_3_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_pin4_lef_1 : ts_x4
   port map (
      cmd => group_4_3_cmd_pin4_lef_1,
      i   => group_4_3_out_clb,
      q   => g_3_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_top_lef_1 : ts_x4
   port map (
      cmd => group_4_3_cmd_top_lef_1,
      i   => g_4_3_top_1,
      q   => g_3_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_bot_lef_1 : ts_x4
   port map (
      cmd => group_4_3_cmd_bot_lef_1,
      i   => g_4_2_top_1,
      q   => g_3_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_zero_horiz_2 : zero_x0
   port map (
      nq  => group_4_3_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_4_3_cmd_zero_lef_2,
      i   => group_4_3_sig_zero_horiz_2,
      q   => g_3_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_pin4_lef_2 : ts_x4
   port map (
      cmd => group_4_3_cmd_pin4_lef_2,
      i   => group_4_3_out_clb,
      q   => g_3_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_top_lef_2 : ts_x4
   port map (
      cmd => group_4_3_cmd_top_lef_2,
      i   => g_4_3_top_2,
      q   => g_3_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_bot_lef_2 : ts_x4
   port map (
      cmd => group_4_3_cmd_bot_lef_2,
      i   => g_4_2_top_2,
      q   => g_3_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_zero_horiz_3 : zero_x0
   port map (
      nq  => group_4_3_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_4_3_cmd_zero_lef_3,
      i   => group_4_3_sig_zero_horiz_3,
      q   => g_3_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_pin4_lef_3 : ts_x4
   port map (
      cmd => group_4_3_cmd_pin4_lef_3,
      i   => group_4_3_out_clb,
      q   => g_3_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_top_lef_3 : ts_x4
   port map (
      cmd => group_4_3_cmd_top_lef_3,
      i   => g_4_3_top_3,
      q   => g_3_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_bot_lef_3 : ts_x4
   port map (
      cmd => group_4_3_cmd_bot_lef_3,
      i   => g_4_2_top_3,
      q   => g_3_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_zero_horiz_4 : zero_x0
   port map (
      nq  => group_4_3_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_4_3_cmd_zero_lef_4,
      i   => group_4_3_sig_zero_horiz_4,
      q   => g_3_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_pin4_lef_4 : ts_x4
   port map (
      cmd => group_4_3_cmd_pin4_lef_4,
      i   => group_4_3_out_clb,
      q   => g_3_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_top_lef_4 : ts_x4
   port map (
      cmd => group_4_3_cmd_top_lef_4,
      i   => g_4_3_top_4,
      q   => g_3_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_bot_lef_4 : ts_x4
   port map (
      cmd => group_4_3_cmd_bot_lef_4,
      i   => g_4_2_top_4,
      q   => g_3_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_zero_horiz_5 : zero_x0
   port map (
      nq  => group_4_3_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_4_3_cmd_zero_lef_5,
      i   => group_4_3_sig_zero_horiz_5,
      q   => g_3_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_pin4_lef_5 : ts_x4
   port map (
      cmd => group_4_3_cmd_pin4_lef_5,
      i   => group_4_3_out_clb,
      q   => g_3_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_top_lef_5 : ts_x4
   port map (
      cmd => group_4_3_cmd_top_lef_5,
      i   => g_4_3_top_5,
      q   => g_3_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_bot_lef_5 : ts_x4
   port map (
      cmd => group_4_3_cmd_bot_lef_5,
      i   => g_4_2_top_5,
      q   => g_3_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_zero_horiz_6 : zero_x0
   port map (
      nq  => group_4_3_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_4_3_cmd_zero_lef_6,
      i   => group_4_3_sig_zero_horiz_6,
      q   => g_3_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_pin4_lef_6 : ts_x4
   port map (
      cmd => group_4_3_cmd_pin4_lef_6,
      i   => group_4_3_out_clb,
      q   => g_3_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_top_lef_6 : ts_x4
   port map (
      cmd => group_4_3_cmd_top_lef_6,
      i   => g_4_3_top_6,
      q   => g_3_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_bot_lef_6 : ts_x4
   port map (
      cmd => group_4_3_cmd_bot_lef_6,
      i   => g_4_2_top_6,
      q   => g_3_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_zero_horiz_7 : zero_x0
   port map (
      nq  => group_4_3_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_4_3_cmd_zero_lef_7,
      i   => group_4_3_sig_zero_horiz_7,
      q   => g_3_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_pin4_lef_7 : ts_x4
   port map (
      cmd => group_4_3_cmd_pin4_lef_7,
      i   => group_4_3_out_clb,
      q   => g_3_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_top_lef_7 : ts_x4
   port map (
      cmd => group_4_3_cmd_top_lef_7,
      i   => g_4_3_top_7,
      q   => g_3_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_bot_lef_7 : ts_x4
   port map (
      cmd => group_4_3_cmd_bot_lef_7,
      i   => g_4_2_top_7,
      q   => g_3_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_zero_vert_0 : zero_x0
   port map (
      nq  => group_4_3_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_4_3_cmd_zero_bot_0,
      i   => group_4_3_sig_zero_vert_0,
      q   => g_4_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_pin5_bot_0 : ts_x4
   port map (
      cmd => group_4_3_cmd_pin5_bot_0,
      i   => group_4_3_out_clb,
      q   => g_4_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_top_bot_0 : ts_x4
   port map (
      cmd => group_4_3_cmd_top_bot_0,
      i   => g_4_3_top_0,
      q   => g_4_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_lef_bot_0 : ts_x4
   port map (
      cmd => group_4_3_cmd_lef_bot_0,
      i   => g_3_3_rig_0,
      q   => g_4_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_in_pad_v0 : ts_x4
   port map (
      cmd => group_4_3_cmd_in_pad_0,
      i   => rig_in_3,
      q   => g_4_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_bot_top_0 : ts_x4
   port map (
      cmd => g_4_3_cmd_bot_top_0,
      i   => g_4_2_top_0,
      q   => g_4_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_lef_top_0 : ts_x4
   port map (
      cmd => g_4_3_cmd_lef_top_0,
      i   => g_3_3_rig_0,
      q   => g_4_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_zero_vert_1 : zero_x0
   port map (
      nq  => group_4_3_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_4_3_cmd_zero_bot_1,
      i   => group_4_3_sig_zero_vert_1,
      q   => g_4_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_pin5_bot_1 : ts_x4
   port map (
      cmd => group_4_3_cmd_pin5_bot_1,
      i   => group_4_3_out_clb,
      q   => g_4_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_top_bot_1 : ts_x4
   port map (
      cmd => group_4_3_cmd_top_bot_1,
      i   => g_4_3_top_1,
      q   => g_4_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_lef_bot_1 : ts_x4
   port map (
      cmd => group_4_3_cmd_lef_bot_1,
      i   => g_3_3_rig_1,
      q   => g_4_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_in_pad_v1 : ts_x4
   port map (
      cmd => group_4_3_cmd_in_pad_1,
      i   => rig_in_3,
      q   => g_4_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_bot_top_1 : ts_x4
   port map (
      cmd => g_4_3_cmd_bot_top_1,
      i   => g_4_2_top_1,
      q   => g_4_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_lef_top_1 : ts_x4
   port map (
      cmd => g_4_3_cmd_lef_top_1,
      i   => g_3_3_rig_1,
      q   => g_4_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_zero_vert_2 : zero_x0
   port map (
      nq  => group_4_3_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_4_3_cmd_zero_bot_2,
      i   => group_4_3_sig_zero_vert_2,
      q   => g_4_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_pin5_bot_2 : ts_x4
   port map (
      cmd => group_4_3_cmd_pin5_bot_2,
      i   => group_4_3_out_clb,
      q   => g_4_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_top_bot_2 : ts_x4
   port map (
      cmd => group_4_3_cmd_top_bot_2,
      i   => g_4_3_top_2,
      q   => g_4_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_lef_bot_2 : ts_x4
   port map (
      cmd => group_4_3_cmd_lef_bot_2,
      i   => g_3_3_rig_2,
      q   => g_4_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_in_pad_v2 : ts_x4
   port map (
      cmd => group_4_3_cmd_in_pad_2,
      i   => rig_in_3,
      q   => g_4_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_bot_top_2 : ts_x4
   port map (
      cmd => g_4_3_cmd_bot_top_2,
      i   => g_4_2_top_2,
      q   => g_4_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_lef_top_2 : ts_x4
   port map (
      cmd => g_4_3_cmd_lef_top_2,
      i   => g_3_3_rig_2,
      q   => g_4_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_zero_vert_3 : zero_x0
   port map (
      nq  => group_4_3_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_4_3_cmd_zero_bot_3,
      i   => group_4_3_sig_zero_vert_3,
      q   => g_4_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_pin5_bot_3 : ts_x4
   port map (
      cmd => group_4_3_cmd_pin5_bot_3,
      i   => group_4_3_out_clb,
      q   => g_4_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_top_bot_3 : ts_x4
   port map (
      cmd => group_4_3_cmd_top_bot_3,
      i   => g_4_3_top_3,
      q   => g_4_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_lef_bot_3 : ts_x4
   port map (
      cmd => group_4_3_cmd_lef_bot_3,
      i   => g_3_3_rig_3,
      q   => g_4_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_in_pad_v3 : ts_x4
   port map (
      cmd => group_4_3_cmd_in_pad_3,
      i   => rig_in_3,
      q   => g_4_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_bot_top_3 : ts_x4
   port map (
      cmd => g_4_3_cmd_bot_top_3,
      i   => g_4_2_top_3,
      q   => g_4_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_lef_top_3 : ts_x4
   port map (
      cmd => g_4_3_cmd_lef_top_3,
      i   => g_3_3_rig_3,
      q   => g_4_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_zero_vert_4 : zero_x0
   port map (
      nq  => group_4_3_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_4_3_cmd_zero_bot_4,
      i   => group_4_3_sig_zero_vert_4,
      q   => g_4_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_pin5_bot_4 : ts_x4
   port map (
      cmd => group_4_3_cmd_pin5_bot_4,
      i   => group_4_3_out_clb,
      q   => g_4_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_top_bot_4 : ts_x4
   port map (
      cmd => group_4_3_cmd_top_bot_4,
      i   => g_4_3_top_4,
      q   => g_4_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_lef_bot_4 : ts_x4
   port map (
      cmd => group_4_3_cmd_lef_bot_4,
      i   => g_3_3_rig_4,
      q   => g_4_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_in_pad_v4 : ts_x4
   port map (
      cmd => group_4_3_cmd_in_pad_4,
      i   => rig_in_3,
      q   => g_4_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_bot_top_4 : ts_x4
   port map (
      cmd => g_4_3_cmd_bot_top_4,
      i   => g_4_2_top_4,
      q   => g_4_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_lef_top_4 : ts_x4
   port map (
      cmd => g_4_3_cmd_lef_top_4,
      i   => g_3_3_rig_4,
      q   => g_4_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_zero_vert_5 : zero_x0
   port map (
      nq  => group_4_3_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_4_3_cmd_zero_bot_5,
      i   => group_4_3_sig_zero_vert_5,
      q   => g_4_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_pin5_bot_5 : ts_x4
   port map (
      cmd => group_4_3_cmd_pin5_bot_5,
      i   => group_4_3_out_clb,
      q   => g_4_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_top_bot_5 : ts_x4
   port map (
      cmd => group_4_3_cmd_top_bot_5,
      i   => g_4_3_top_5,
      q   => g_4_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_lef_bot_5 : ts_x4
   port map (
      cmd => group_4_3_cmd_lef_bot_5,
      i   => g_3_3_rig_5,
      q   => g_4_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_in_pad_v5 : ts_x4
   port map (
      cmd => group_4_3_cmd_in_pad_5,
      i   => rig_in_3,
      q   => g_4_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_bot_top_5 : ts_x4
   port map (
      cmd => g_4_3_cmd_bot_top_5,
      i   => g_4_2_top_5,
      q   => g_4_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_lef_top_5 : ts_x4
   port map (
      cmd => g_4_3_cmd_lef_top_5,
      i   => g_3_3_rig_5,
      q   => g_4_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_zero_vert_6 : zero_x0
   port map (
      nq  => group_4_3_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_4_3_cmd_zero_bot_6,
      i   => group_4_3_sig_zero_vert_6,
      q   => g_4_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_pin5_bot_6 : ts_x4
   port map (
      cmd => group_4_3_cmd_pin5_bot_6,
      i   => group_4_3_out_clb,
      q   => g_4_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_top_bot_6 : ts_x4
   port map (
      cmd => group_4_3_cmd_top_bot_6,
      i   => g_4_3_top_6,
      q   => g_4_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_lef_bot_6 : ts_x4
   port map (
      cmd => group_4_3_cmd_lef_bot_6,
      i   => g_3_3_rig_6,
      q   => g_4_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_in_pad_v6 : ts_x4
   port map (
      cmd => group_4_3_cmd_in_pad_6,
      i   => rig_in_3,
      q   => g_4_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_bot_top_6 : ts_x4
   port map (
      cmd => g_4_3_cmd_bot_top_6,
      i   => g_4_2_top_6,
      q   => g_4_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_lef_top_6 : ts_x4
   port map (
      cmd => g_4_3_cmd_lef_top_6,
      i   => g_3_3_rig_6,
      q   => g_4_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_zero_vert_7 : zero_x0
   port map (
      nq  => group_4_3_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_4_3_cmd_zero_bot_7,
      i   => group_4_3_sig_zero_vert_7,
      q   => g_4_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_pin5_bot_7 : ts_x4
   port map (
      cmd => group_4_3_cmd_pin5_bot_7,
      i   => group_4_3_out_clb,
      q   => g_4_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_top_bot_7 : ts_x4
   port map (
      cmd => group_4_3_cmd_top_bot_7,
      i   => g_4_3_top_7,
      q   => g_4_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_lef_bot_7 : ts_x4
   port map (
      cmd => group_4_3_cmd_lef_bot_7,
      i   => g_3_3_rig_7,
      q   => g_4_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_in_pad_v7 : ts_x4
   port map (
      cmd => group_4_3_cmd_in_pad_7,
      i   => rig_in_3,
      q   => g_4_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_bot_top_7 : ts_x4
   port map (
      cmd => g_4_3_cmd_bot_top_7,
      i   => g_4_2_top_7,
      q   => g_4_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_ts_lef_top_7 : ts_x4
   port map (
      cmd => g_4_3_cmd_lef_top_7,
      i   => g_3_3_rig_7,
      q   => g_4_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_mem_0 : sram_x1
   port map (
      d      => g_4_3_data_top(0),
      nq     => group_4_3_nq_mem_0,
      strobe => group_4_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_1 : sram_x1
   port map (
      d      => g_4_3_data_top(1),
      nq     => group_4_3_nq_mem_1,
      strobe => group_4_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_2 : sram_x1
   port map (
      d      => g_4_3_data_top(2),
      nq     => group_4_3_nq_mem_2,
      strobe => group_4_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_3 : sram_x1
   port map (
      d      => g_4_3_data_top(3),
      nq     => group_4_3_nq_mem_3,
      strobe => group_4_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_4 : sram_x1
   port map (
      d      => g_4_3_data_top(4),
      nq     => group_4_3_nq_mem_4,
      strobe => group_4_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_5 : sram_x1
   port map (
      d      => g_4_3_data_top(5),
      nq     => group_4_3_nq_mem_5,
      strobe => group_4_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_6 : sram_x1
   port map (
      d      => g_4_3_data_top(6),
      nq     => group_4_3_nq_mem_6,
      strobe => group_4_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_7 : sram_x1
   port map (
      d      => g_4_3_data_top(7),
      nq     => group_4_3_nq_mem_7,
      strobe => group_4_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_8 : sram_x1
   port map (
      d      => g_4_3_data_top(0),
      nq     => group_4_3_nq_mem_8,
      strobe => group_4_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_9 : sram_x1
   port map (
      d      => g_4_3_data_top(1),
      nq     => group_4_3_nq_mem_9,
      strobe => group_4_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_10 : sram_x1
   port map (
      d      => g_4_3_data_top(2),
      nq     => group_4_3_nq_mem_10,
      strobe => group_4_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_11 : sram_x1
   port map (
      d      => g_4_3_data_top(3),
      nq     => group_4_3_nq_mem_11,
      strobe => group_4_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_12 : sram_x1
   port map (
      d      => g_4_3_data_top(4),
      nq     => group_4_3_nq_mem_12,
      strobe => group_4_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_13 : sram_x1
   port map (
      d      => g_4_3_data_top(5),
      nq     => group_4_3_nq_mem_13,
      strobe => group_4_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_14 : sram_x1
   port map (
      d      => g_4_3_data_top(6),
      nq     => group_4_3_nq_mem_14,
      strobe => group_4_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_15 : sram_x1
   port map (
      d      => g_4_3_data_top(7),
      nq     => group_4_3_nq_mem_15,
      strobe => group_4_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_16 : sram_x1
   port map (
      d      => g_4_3_data_top(0),
      nq     => group_4_3_nq_mem_16,
      strobe => group_4_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_17 : sram_x1
   port map (
      d      => g_4_3_data_top(1),
      nq     => group_4_3_nq_mem_17,
      strobe => group_4_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_18 : sram_x1
   port map (
      d      => g_4_3_data_top(2),
      nq     => group_4_3_nq_mem_18,
      strobe => group_4_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_19 : sram_x1
   port map (
      d      => g_4_3_data_top(3),
      nq     => group_4_3_nq_mem_19,
      strobe => group_4_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_20 : sram_x1
   port map (
      d      => g_4_3_data_top(4),
      nq     => group_4_3_nq_mem_20,
      strobe => group_4_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_21 : sram_x1
   port map (
      d      => g_4_3_data_top(5),
      nq     => group_4_3_nq_mem_21,
      strobe => group_4_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_22 : sram_x1
   port map (
      d      => g_4_3_data_top(6),
      nq     => group_4_3_nq_mem_22,
      strobe => group_4_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_23 : sram_x1
   port map (
      d      => g_4_3_data_top(7),
      nq     => group_4_3_nq_mem_23,
      strobe => group_4_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_24 : sram_x1
   port map (
      d      => g_4_3_data_top(0),
      nq     => group_4_3_nq_mem_24,
      strobe => group_4_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_25 : sram_x1
   port map (
      d      => g_4_3_data_top(1),
      nq     => group_4_3_nq_mem_25,
      strobe => group_4_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_26 : sram_x1
   port map (
      d      => g_4_3_data_top(2),
      nq     => group_4_3_nq_mem_26,
      strobe => group_4_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_27 : sram_x1
   port map (
      d      => g_4_3_data_top(3),
      nq     => group_4_3_nq_mem_27,
      strobe => group_4_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_28 : sram_x1
   port map (
      d      => g_4_3_data_top(4),
      nq     => group_4_3_nq_mem_28,
      strobe => group_4_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_29 : sram_x1
   port map (
      d      => g_4_3_data_top(5),
      nq     => group_4_3_nq_mem_29,
      strobe => group_4_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_30 : sram_x1
   port map (
      d      => g_4_3_data_top(6),
      nq     => group_4_3_nq_mem_30,
      strobe => group_4_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_31 : sram_x1
   port map (
      d      => g_4_3_data_top(7),
      nq     => group_4_3_nq_mem_31,
      strobe => group_4_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_32 : sram_x1
   port map (
      d      => g_4_3_data_top(0),
      nq     => group_4_3_nq_mem_32,
      strobe => group_4_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_33 : sram_x1
   port map (
      d      => g_4_3_data_top(1),
      nq     => group_4_3_nq_mem_33,
      strobe => group_4_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_34 : sram_x1
   port map (
      d      => g_4_3_data_top(2),
      nq     => group_4_3_nq_mem_34,
      strobe => group_4_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_35 : sram_x1
   port map (
      d      => g_4_3_data_top(3),
      nq     => group_4_3_nq_mem_35,
      strobe => group_4_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_36 : sram_x1
   port map (
      d      => g_4_3_data_top(4),
      nq     => group_4_3_nq_mem_36,
      strobe => group_4_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_37 : sram_x1
   port map (
      d      => g_4_3_data_top(5),
      nq     => group_4_3_nq_mem_37,
      strobe => group_4_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_38 : sram_x1
   port map (
      d      => g_4_3_data_top(6),
      nq     => group_4_3_nq_mem_38,
      strobe => group_4_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_39 : sram_x1
   port map (
      d      => g_4_3_data_top(7),
      nq     => group_4_3_nq_mem_39,
      strobe => group_4_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_40 : sram_x1
   port map (
      d      => g_4_3_data_top(0),
      nq     => group_4_3_nq_mem_40,
      strobe => group_4_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_41 : sram_x1
   port map (
      d      => g_4_3_data_top(1),
      nq     => group_4_3_nq_mem_41,
      strobe => group_4_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_42 : sram_x1
   port map (
      d      => g_4_3_data_top(2),
      nq     => group_4_3_nq_mem_42,
      strobe => group_4_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_43 : sram_x1
   port map (
      d      => g_4_3_data_top(3),
      nq     => group_4_3_nq_mem_43,
      strobe => group_4_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_44 : sram_x1
   port map (
      d      => g_4_3_data_top(4),
      nq     => group_4_3_nq_mem_44,
      strobe => group_4_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_45 : sram_x1
   port map (
      d      => g_4_3_data_top(5),
      nq     => group_4_3_nq_mem_45,
      strobe => group_4_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_46 : sram_x1
   port map (
      d      => g_4_3_data_top(6),
      nq     => group_4_3_nq_mem_46,
      strobe => group_4_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_47 : sram_x1
   port map (
      d      => g_4_3_data_top(7),
      nq     => group_4_3_nq_mem_47,
      strobe => group_4_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_48 : sram_x1
   port map (
      d      => g_4_3_data_top(0),
      nq     => group_4_3_nq_mem_48,
      strobe => group_4_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_49 : sram_x1
   port map (
      d      => g_4_3_data_top(1),
      nq     => group_4_3_nq_mem_49,
      strobe => group_4_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_50 : sram_x1
   port map (
      d      => g_4_3_data_top(2),
      nq     => group_4_3_nq_mem_50,
      strobe => group_4_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_51 : sram_x1
   port map (
      d      => g_4_3_data_top(3),
      nq     => group_4_3_nq_mem_51,
      strobe => group_4_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_52 : sram_x1
   port map (
      d      => g_4_3_data_top(4),
      nq     => group_4_3_nq_mem_52,
      strobe => group_4_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_53 : sram_x1
   port map (
      d      => g_4_3_data_top(5),
      nq     => group_4_3_nq_mem_53,
      strobe => group_4_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_54 : sram_x1
   port map (
      d      => g_4_3_data_top(6),
      nq     => group_4_3_nq_mem_54,
      strobe => group_4_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_55 : sram_x1
   port map (
      d      => g_4_3_data_top(7),
      nq     => group_4_3_nq_mem_55,
      strobe => group_4_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_56 : sram_x1
   port map (
      d      => g_4_3_data_top(0),
      nq     => group_4_3_nq_mem_56,
      strobe => group_4_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_57 : sram_x1
   port map (
      d      => g_4_3_data_top(1),
      nq     => group_4_3_nq_mem_57,
      strobe => group_4_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_58 : sram_x1
   port map (
      d      => g_4_3_data_top(2),
      nq     => group_4_3_nq_mem_58,
      strobe => group_4_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_59 : sram_x1
   port map (
      d      => g_4_3_data_top(3),
      nq     => group_4_3_nq_mem_59,
      strobe => group_4_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_60 : sram_x1
   port map (
      d      => g_4_3_data_top(4),
      nq     => group_4_3_nq_mem_60,
      strobe => group_4_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_61 : sram_x1
   port map (
      d      => g_4_3_data_top(5),
      nq     => group_4_3_nq_mem_61,
      strobe => group_4_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_62 : sram_x1
   port map (
      d      => g_4_3_data_top(6),
      nq     => group_4_3_nq_mem_62,
      strobe => group_4_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_63 : sram_x1
   port map (
      d      => g_4_3_data_top(7),
      nq     => group_4_3_nq_mem_63,
      strobe => group_4_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_64 : sram_x1
   port map (
      d      => g_4_3_data_top(0),
      nq     => group_4_3_nq_mem_64,
      strobe => group_4_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_65 : sram_x1
   port map (
      d      => g_4_3_data_top(1),
      nq     => group_4_3_nq_mem_65,
      strobe => group_4_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_66 : sram_x1
   port map (
      d      => g_4_3_data_top(2),
      nq     => group_4_3_nq_mem_66,
      strobe => group_4_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_67 : sram_x1
   port map (
      d      => g_4_3_data_top(3),
      nq     => group_4_3_nq_mem_67,
      strobe => group_4_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_68 : sram_x1
   port map (
      d      => g_4_3_data_top(4),
      nq     => group_4_3_nq_mem_68,
      strobe => group_4_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_69 : sram_x1
   port map (
      d      => g_4_3_data_top(5),
      nq     => group_4_3_nq_mem_69,
      strobe => group_4_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_70 : sram_x1
   port map (
      d      => g_4_3_data_top(6),
      nq     => group_4_3_nq_mem_70,
      strobe => group_4_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_71 : sram_x1
   port map (
      d      => g_4_3_data_top(7),
      nq     => group_4_3_nq_mem_71,
      strobe => group_4_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_72 : sram_x1
   port map (
      d      => g_4_3_data_top(0),
      nq     => group_4_3_nq_mem_72,
      strobe => group_4_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_73 : sram_x1
   port map (
      d      => g_4_3_data_top(1),
      nq     => group_4_3_nq_mem_73,
      strobe => group_4_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_74 : sram_x1
   port map (
      d      => g_4_3_data_top(2),
      nq     => group_4_3_nq_mem_74,
      strobe => group_4_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_75 : sram_x1
   port map (
      d      => g_4_3_data_top(3),
      nq     => group_4_3_nq_mem_75,
      strobe => group_4_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_mem_76 : sram_x1
   port map (
      d      => g_4_3_data_top(4),
      nq     => group_4_3_nq_mem_76,
      strobe => group_4_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_parity_0 : sram_x1
   port map (
      d      => g_4_3_data_top(8),
      nq     => group_4_3_nq_mem_parity_0,
      strobe => group_4_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_parity_1 : sram_x1
   port map (
      d      => g_4_3_data_top(8),
      nq     => group_4_3_nq_mem_parity_1,
      strobe => group_4_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_parity_2 : sram_x1
   port map (
      d      => g_4_3_data_top(8),
      nq     => group_4_3_nq_mem_parity_2,
      strobe => group_4_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_parity_3 : sram_x1
   port map (
      d      => g_4_3_data_top(8),
      nq     => group_4_3_nq_mem_parity_3,
      strobe => group_4_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_parity_4 : sram_x1
   port map (
      d      => g_4_3_data_top(8),
      nq     => group_4_3_nq_mem_parity_4,
      strobe => group_4_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_parity_5 : sram_x1
   port map (
      d      => g_4_3_data_top(8),
      nq     => group_4_3_nq_mem_parity_5,
      strobe => group_4_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_parity_6 : sram_x1
   port map (
      d      => g_4_3_data_top(8),
      nq     => group_4_3_nq_mem_parity_6,
      strobe => group_4_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_parity_7 : sram_x1
   port map (
      d      => g_4_3_data_top(8),
      nq     => group_4_3_nq_mem_parity_7,
      strobe => group_4_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_parity_8 : sram_x1
   port map (
      d      => g_4_3_data_top(8),
      nq     => group_4_3_nq_mem_parity_8,
      strobe => group_4_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_parity_9 : sram_x1
   port map (
      d      => g_4_3_data_top(8),
      nq     => group_4_3_nq_mem_parity_9,
      strobe => group_4_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_3_xor_0_0 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_0,
      i1  => group_4_3_nq_mem_1,
      q   => group_4_3_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_1_0 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_2,
      i1  => group_4_3_nq_mem_3,
      q   => group_4_3_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_2_0 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_4,
      i1  => group_4_3_nq_mem_5,
      q   => group_4_3_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_3_0 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_6,
      i1  => group_4_3_nq_mem_7,
      q   => group_4_3_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_4_0 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_0_0,
      i1  => group_4_3_q_xor_1_0,
      q   => group_4_3_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_5_0 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_2_0,
      i1  => group_4_3_q_xor_3_0,
      q   => group_4_3_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_6_0 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_4_0,
      i1  => group_4_3_q_xor_5_0,
      q   => group_4_3_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_7_0 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_6_0,
      i1  => group_4_3_nq_mem_parity_0,
      q   => group_4_3_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_0_1 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_8,
      i1  => group_4_3_nq_mem_9,
      q   => group_4_3_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_1_1 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_10,
      i1  => group_4_3_nq_mem_11,
      q   => group_4_3_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_2_1 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_12,
      i1  => group_4_3_nq_mem_13,
      q   => group_4_3_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_3_1 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_14,
      i1  => group_4_3_nq_mem_15,
      q   => group_4_3_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_4_1 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_0_1,
      i1  => group_4_3_q_xor_1_1,
      q   => group_4_3_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_5_1 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_2_1,
      i1  => group_4_3_q_xor_3_1,
      q   => group_4_3_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_6_1 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_4_1,
      i1  => group_4_3_q_xor_5_1,
      q   => group_4_3_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_7_1 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_6_1,
      i1  => group_4_3_nq_mem_parity_1,
      q   => group_4_3_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_0_2 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_16,
      i1  => group_4_3_nq_mem_17,
      q   => group_4_3_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_1_2 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_18,
      i1  => group_4_3_nq_mem_19,
      q   => group_4_3_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_2_2 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_20,
      i1  => group_4_3_nq_mem_21,
      q   => group_4_3_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_3_2 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_22,
      i1  => group_4_3_nq_mem_23,
      q   => group_4_3_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_4_2 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_0_2,
      i1  => group_4_3_q_xor_1_2,
      q   => group_4_3_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_5_2 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_2_2,
      i1  => group_4_3_q_xor_3_2,
      q   => group_4_3_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_6_2 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_4_2,
      i1  => group_4_3_q_xor_5_2,
      q   => group_4_3_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_7_2 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_6_2,
      i1  => group_4_3_nq_mem_parity_2,
      q   => group_4_3_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_0_3 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_24,
      i1  => group_4_3_nq_mem_25,
      q   => group_4_3_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_1_3 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_26,
      i1  => group_4_3_nq_mem_27,
      q   => group_4_3_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_2_3 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_28,
      i1  => group_4_3_nq_mem_29,
      q   => group_4_3_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_3_3 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_30,
      i1  => group_4_3_nq_mem_31,
      q   => group_4_3_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_4_3 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_0_3,
      i1  => group_4_3_q_xor_1_3,
      q   => group_4_3_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_5_3 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_2_3,
      i1  => group_4_3_q_xor_3_3,
      q   => group_4_3_q_xor_5_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_6_3 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_4_3,
      i1  => group_4_3_q_xor_5_3,
      q   => group_4_3_q_xor_6_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_7_3 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_6_3,
      i1  => group_4_3_nq_mem_parity_3,
      q   => group_4_3_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_0_4 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_32,
      i1  => group_4_3_nq_mem_33,
      q   => group_4_3_q_xor_0_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_1_4 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_34,
      i1  => group_4_3_nq_mem_35,
      q   => group_4_3_q_xor_1_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_2_4 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_36,
      i1  => group_4_3_nq_mem_37,
      q   => group_4_3_q_xor_2_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_3_4 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_38,
      i1  => group_4_3_nq_mem_39,
      q   => group_4_3_q_xor_3_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_4_4 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_0_4,
      i1  => group_4_3_q_xor_1_4,
      q   => group_4_3_q_xor_4_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_5_4 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_2_4,
      i1  => group_4_3_q_xor_3_4,
      q   => group_4_3_q_xor_5_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_6_4 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_4_4,
      i1  => group_4_3_q_xor_5_4,
      q   => group_4_3_q_xor_6_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_7_4 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_6_4,
      i1  => group_4_3_nq_mem_parity_4,
      q   => group_4_3_sig_error_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_0_5 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_40,
      i1  => group_4_3_nq_mem_41,
      q   => group_4_3_q_xor_0_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_1_5 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_42,
      i1  => group_4_3_nq_mem_43,
      q   => group_4_3_q_xor_1_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_2_5 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_44,
      i1  => group_4_3_nq_mem_45,
      q   => group_4_3_q_xor_2_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_3_5 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_46,
      i1  => group_4_3_nq_mem_47,
      q   => group_4_3_q_xor_3_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_4_5 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_0_5,
      i1  => group_4_3_q_xor_1_5,
      q   => group_4_3_q_xor_4_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_5_5 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_2_5,
      i1  => group_4_3_q_xor_3_5,
      q   => group_4_3_q_xor_5_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_6_5 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_4_5,
      i1  => group_4_3_q_xor_5_5,
      q   => group_4_3_q_xor_6_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_7_5 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_6_5,
      i1  => group_4_3_nq_mem_parity_5,
      q   => group_4_3_sig_error_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_0_6 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_48,
      i1  => group_4_3_nq_mem_49,
      q   => group_4_3_q_xor_0_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_1_6 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_50,
      i1  => group_4_3_nq_mem_51,
      q   => group_4_3_q_xor_1_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_2_6 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_52,
      i1  => group_4_3_nq_mem_53,
      q   => group_4_3_q_xor_2_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_3_6 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_54,
      i1  => group_4_3_nq_mem_55,
      q   => group_4_3_q_xor_3_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_4_6 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_0_6,
      i1  => group_4_3_q_xor_1_6,
      q   => group_4_3_q_xor_4_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_5_6 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_2_6,
      i1  => group_4_3_q_xor_3_6,
      q   => group_4_3_q_xor_5_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_6_6 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_4_6,
      i1  => group_4_3_q_xor_5_6,
      q   => group_4_3_q_xor_6_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_7_6 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_6_6,
      i1  => group_4_3_nq_mem_parity_6,
      q   => group_4_3_sig_error_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_0_7 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_56,
      i1  => group_4_3_nq_mem_57,
      q   => group_4_3_q_xor_0_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_1_7 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_58,
      i1  => group_4_3_nq_mem_59,
      q   => group_4_3_q_xor_1_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_2_7 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_60,
      i1  => group_4_3_nq_mem_61,
      q   => group_4_3_q_xor_2_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_3_7 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_62,
      i1  => group_4_3_nq_mem_63,
      q   => group_4_3_q_xor_3_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_4_7 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_0_7,
      i1  => group_4_3_q_xor_1_7,
      q   => group_4_3_q_xor_4_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_5_7 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_2_7,
      i1  => group_4_3_q_xor_3_7,
      q   => group_4_3_q_xor_5_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_6_7 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_4_7,
      i1  => group_4_3_q_xor_5_7,
      q   => group_4_3_q_xor_6_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_7_7 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_6_7,
      i1  => group_4_3_nq_mem_parity_7,
      q   => group_4_3_sig_error_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_0_8 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_64,
      i1  => group_4_3_nq_mem_65,
      q   => group_4_3_q_xor_0_8,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_1_8 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_66,
      i1  => group_4_3_nq_mem_67,
      q   => group_4_3_q_xor_1_8,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_2_8 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_68,
      i1  => group_4_3_nq_mem_69,
      q   => group_4_3_q_xor_2_8,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_3_8 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_70,
      i1  => group_4_3_nq_mem_71,
      q   => group_4_3_q_xor_3_8,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_4_8 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_0_8,
      i1  => group_4_3_q_xor_1_8,
      q   => group_4_3_q_xor_4_8,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_5_8 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_2_8,
      i1  => group_4_3_q_xor_3_8,
      q   => group_4_3_q_xor_5_8,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_6_8 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_4_8,
      i1  => group_4_3_q_xor_5_8,
      q   => group_4_3_q_xor_6_8,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_7_8 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_6_8,
      i1  => group_4_3_nq_mem_parity_8,
      q   => group_4_3_sig_error_8,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_0_9 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_72,
      i1  => group_4_3_nq_mem_73,
      q   => group_4_3_q_xor_0_9,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_1_9 : xr2_x1
   port map (
      i0  => group_4_3_nq_mem_74,
      i1  => group_4_3_nq_mem_75,
      q   => group_4_3_q_xor_1_9,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_2_9 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_0_9,
      i1  => group_4_3_q_xor_1_9,
      q   => group_4_3_q_xor_2_9,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_3_9 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_2_9,
      i1  => group_4_3_nq_mem_76,
      q   => group_4_3_q_xor_3_9,
      vdd => vdd,
      vss => vss
   );

group_4_3_xor_4_9 : xr2_x1
   port map (
      i0  => group_4_3_q_xor_3_9,
      i1  => group_4_3_nq_mem_parity_9,
      q   => group_4_3_sig_error_9,
      vdd => vdd,
      vss => vss
   );

group_4_3_or_0 : o4_x2
   port map (
      i0  => group_4_3_sig_error_0,
      i1  => group_4_3_sig_error_1,
      i2  => group_4_3_sig_error_2,
      i3  => group_4_3_sig_error_3,
      q   => group_4_3_error_0123,
      vdd => vdd,
      vss => vss
   );

group_4_3_or_1 : o4_x2
   port map (
      i0  => group_4_3_sig_error_4,
      i1  => group_4_3_sig_error_5,
      i2  => group_4_3_sig_error_6,
      i3  => group_4_3_sig_error_7,
      q   => group_4_3_error_4567,
      vdd => vdd,
      vss => vss
   );

group_4_3_or_2 : o4_x2
   port map (
      i0  => group_4_3_sig_error_8,
      i1  => group_4_3_sig_error_9,
      i2  => group_4_3_error_0123,
      i3  => group_4_3_error_4567,
      q   => group_4_3_error_01234567,
      vdd => vdd,
      vss => vss
   );

group_4_3_or_3 : o2_x2
   port map (
      i0  => g_3_3_error_rig,
      i1  => group_4_3_error_01234567,
      q   => error_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_and_0 : a2_x2
   port map (
      i0  => g_3_3_strobe_0_rig,
      i1  => g_4_3_column_top,
      q   => group_4_3_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_and_1 : a2_x2
   port map (
      i0  => g_3_3_strobe_1_rig,
      i1  => g_4_3_column_top,
      q   => group_4_3_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_and_2 : a2_x2
   port map (
      i0  => g_3_3_strobe_2_rig,
      i1  => g_4_3_column_top,
      q   => group_4_3_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_and_3 : a2_x2
   port map (
      i0  => g_3_3_strobe_3_rig,
      i1  => g_4_3_column_top,
      q   => group_4_3_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_and_4 : a2_x2
   port map (
      i0  => g_3_3_strobe_4_rig,
      i1  => g_4_3_column_top,
      q   => group_4_3_strobe_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_and_5 : a2_x2
   port map (
      i0  => g_3_3_strobe_5_rig,
      i1  => g_4_3_column_top,
      q   => group_4_3_strobe_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_and_6 : a2_x2
   port map (
      i0  => g_3_3_strobe_6_rig,
      i1  => g_4_3_column_top,
      q   => group_4_3_strobe_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_and_7 : a2_x2
   port map (
      i0  => g_3_3_strobe_7_rig,
      i1  => g_4_3_column_top,
      q   => group_4_3_strobe_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_and_8 : a2_x2
   port map (
      i0  => g_3_3_strobe_8_rig,
      i1  => g_4_3_column_top,
      q   => group_4_3_strobe_8,
      vdd => vdd,
      vss => vss
   );

group_4_3_and_9 : a2_x2
   port map (
      i0  => g_3_3_strobe_9_rig,
      i1  => g_4_3_column_top,
      q   => group_4_3_strobe_9,
      vdd => vdd,
      vss => vss
   );

group_4_3_buffer_col : buf_x2
   port map (
      i   => g_4_3_column_top,
      q   => g_4_2_column_top,
      vdd => vdd,
      vss => vss
   );

group_4_3_buffer_data_0 : buf_x2
   port map (
      i   => g_4_3_data_top(0),
      q   => g_4_2_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_4_3_buffer_data_1 : buf_x2
   port map (
      i   => g_4_3_data_top(1),
      q   => g_4_2_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_4_3_buffer_data_2 : buf_x2
   port map (
      i   => g_4_3_data_top(2),
      q   => g_4_2_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_4_3_buffer_data_3 : buf_x2
   port map (
      i   => g_4_3_data_top(3),
      q   => g_4_2_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_4_3_buffer_data_4 : buf_x2
   port map (
      i   => g_4_3_data_top(4),
      q   => g_4_2_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_4_3_buffer_data_5 : buf_x2
   port map (
      i   => g_4_3_data_top(5),
      q   => g_4_2_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_4_3_buffer_data_6 : buf_x2
   port map (
      i   => g_4_3_data_top(6),
      q   => g_4_2_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_4_3_buffer_data_7 : buf_x2
   port map (
      i   => g_4_3_data_top(7),
      q   => g_4_2_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_4_3_buffer_data_8 : buf_x2
   port map (
      i   => g_4_3_data_top(8),
      q   => g_4_2_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_76,
      nq  => group_4_3_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_75,
      nq  => group_4_3_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_74,
      nq  => group_4_3_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_7_q6_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_7_not_cmd(1),
      i1  => group_4_3_decoder_vertical_track_7_not_cmd(2),
      i2  => group_4_3_nq_mem_74,
      nq  => g_4_2_cmd_lef_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_7_q5_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_7_not_cmd(0),
      i1  => group_4_3_decoder_vertical_track_7_not_cmd(2),
      i2  => group_4_3_nq_mem_75,
      nq  => g_4_2_cmd_bot_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_4_3_nq_mem_74,
      i1  => group_4_3_decoder_vertical_track_7_not_cmd(2),
      i2  => group_4_3_nq_mem_75,
      nq  => group_4_3_cmd_lef_bot_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_7_not_cmd(0),
      i1  => group_4_3_decoder_vertical_track_7_not_cmd(1),
      i2  => group_4_3_nq_mem_76,
      nq  => group_4_3_cmd_top_bot_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_7_not_cmd(1),
      i1  => group_4_3_nq_mem_76,
      i2  => group_4_3_nq_mem_74,
      nq  => group_4_3_cmd_in_pad_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_7_not_cmd(0),
      i1  => group_4_3_nq_mem_75,
      i2  => group_4_3_nq_mem_76,
      nq  => group_4_3_cmd_pin5_bot_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_7_not_cmd(1),
      i1  => group_4_3_decoder_vertical_track_7_not_cmd(0),
      i2  => group_4_3_decoder_vertical_track_7_not_cmd(2),
      nq  => group_4_3_decoder_vertical_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_3_nq_mem_75,
      i1  => group_4_3_nq_mem_74,
      i2  => group_4_3_nq_mem_76,
      nq  => group_4_3_decoder_vertical_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_7_q0_ins : na2_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_7_na3_x1_2_sig,
      i1  => group_4_3_decoder_vertical_track_7_na3_x1_sig,
      nq  => group_4_3_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_73,
      nq  => group_4_3_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_72,
      nq  => group_4_3_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_71,
      nq  => group_4_3_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_6_q6_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_6_not_cmd(1),
      i1  => group_4_3_decoder_vertical_track_6_not_cmd(2),
      i2  => group_4_3_nq_mem_71,
      nq  => g_4_2_cmd_lef_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_6_q5_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_6_not_cmd(0),
      i1  => group_4_3_decoder_vertical_track_6_not_cmd(2),
      i2  => group_4_3_nq_mem_72,
      nq  => g_4_2_cmd_bot_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_4_3_nq_mem_71,
      i1  => group_4_3_decoder_vertical_track_6_not_cmd(2),
      i2  => group_4_3_nq_mem_72,
      nq  => group_4_3_cmd_lef_bot_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_6_not_cmd(0),
      i1  => group_4_3_decoder_vertical_track_6_not_cmd(1),
      i2  => group_4_3_nq_mem_73,
      nq  => group_4_3_cmd_top_bot_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_6_not_cmd(1),
      i1  => group_4_3_nq_mem_73,
      i2  => group_4_3_nq_mem_71,
      nq  => group_4_3_cmd_in_pad_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_6_not_cmd(0),
      i1  => group_4_3_nq_mem_72,
      i2  => group_4_3_nq_mem_73,
      nq  => group_4_3_cmd_pin5_bot_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_6_not_cmd(1),
      i1  => group_4_3_decoder_vertical_track_6_not_cmd(0),
      i2  => group_4_3_decoder_vertical_track_6_not_cmd(2),
      nq  => group_4_3_decoder_vertical_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_3_nq_mem_72,
      i1  => group_4_3_nq_mem_71,
      i2  => group_4_3_nq_mem_73,
      nq  => group_4_3_decoder_vertical_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_6_q0_ins : na2_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_6_na3_x1_2_sig,
      i1  => group_4_3_decoder_vertical_track_6_na3_x1_sig,
      nq  => group_4_3_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_70,
      nq  => group_4_3_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_69,
      nq  => group_4_3_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_68,
      nq  => group_4_3_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_5_q6_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_5_not_cmd(1),
      i1  => group_4_3_decoder_vertical_track_5_not_cmd(2),
      i2  => group_4_3_nq_mem_68,
      nq  => g_4_2_cmd_lef_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_5_q5_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_5_not_cmd(0),
      i1  => group_4_3_decoder_vertical_track_5_not_cmd(2),
      i2  => group_4_3_nq_mem_69,
      nq  => g_4_2_cmd_bot_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_4_3_nq_mem_68,
      i1  => group_4_3_decoder_vertical_track_5_not_cmd(2),
      i2  => group_4_3_nq_mem_69,
      nq  => group_4_3_cmd_lef_bot_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_5_not_cmd(0),
      i1  => group_4_3_decoder_vertical_track_5_not_cmd(1),
      i2  => group_4_3_nq_mem_70,
      nq  => group_4_3_cmd_top_bot_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_5_not_cmd(1),
      i1  => group_4_3_nq_mem_70,
      i2  => group_4_3_nq_mem_68,
      nq  => group_4_3_cmd_in_pad_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_5_not_cmd(0),
      i1  => group_4_3_nq_mem_69,
      i2  => group_4_3_nq_mem_70,
      nq  => group_4_3_cmd_pin5_bot_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_5_not_cmd(1),
      i1  => group_4_3_decoder_vertical_track_5_not_cmd(0),
      i2  => group_4_3_decoder_vertical_track_5_not_cmd(2),
      nq  => group_4_3_decoder_vertical_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_3_nq_mem_69,
      i1  => group_4_3_nq_mem_68,
      i2  => group_4_3_nq_mem_70,
      nq  => group_4_3_decoder_vertical_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_5_q0_ins : na2_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_5_na3_x1_2_sig,
      i1  => group_4_3_decoder_vertical_track_5_na3_x1_sig,
      nq  => group_4_3_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_67,
      nq  => group_4_3_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_66,
      nq  => group_4_3_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_65,
      nq  => group_4_3_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_4_q6_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_4_not_cmd(1),
      i1  => group_4_3_decoder_vertical_track_4_not_cmd(2),
      i2  => group_4_3_nq_mem_65,
      nq  => g_4_2_cmd_lef_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_4_q5_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_4_not_cmd(0),
      i1  => group_4_3_decoder_vertical_track_4_not_cmd(2),
      i2  => group_4_3_nq_mem_66,
      nq  => g_4_2_cmd_bot_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_4_3_nq_mem_65,
      i1  => group_4_3_decoder_vertical_track_4_not_cmd(2),
      i2  => group_4_3_nq_mem_66,
      nq  => group_4_3_cmd_lef_bot_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_4_not_cmd(0),
      i1  => group_4_3_decoder_vertical_track_4_not_cmd(1),
      i2  => group_4_3_nq_mem_67,
      nq  => group_4_3_cmd_top_bot_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_4_not_cmd(1),
      i1  => group_4_3_nq_mem_67,
      i2  => group_4_3_nq_mem_65,
      nq  => group_4_3_cmd_in_pad_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_4_not_cmd(0),
      i1  => group_4_3_nq_mem_66,
      i2  => group_4_3_nq_mem_67,
      nq  => group_4_3_cmd_pin5_bot_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_4_not_cmd(1),
      i1  => group_4_3_decoder_vertical_track_4_not_cmd(0),
      i2  => group_4_3_decoder_vertical_track_4_not_cmd(2),
      nq  => group_4_3_decoder_vertical_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_3_nq_mem_66,
      i1  => group_4_3_nq_mem_65,
      i2  => group_4_3_nq_mem_67,
      nq  => group_4_3_decoder_vertical_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_4_q0_ins : na2_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_4_na3_x1_2_sig,
      i1  => group_4_3_decoder_vertical_track_4_na3_x1_sig,
      nq  => group_4_3_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_64,
      nq  => group_4_3_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_63,
      nq  => group_4_3_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_62,
      nq  => group_4_3_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_3_q6_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_3_not_cmd(1),
      i1  => group_4_3_decoder_vertical_track_3_not_cmd(2),
      i2  => group_4_3_nq_mem_62,
      nq  => g_4_2_cmd_lef_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_3_q5_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_3_not_cmd(0),
      i1  => group_4_3_decoder_vertical_track_3_not_cmd(2),
      i2  => group_4_3_nq_mem_63,
      nq  => g_4_2_cmd_bot_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_4_3_nq_mem_62,
      i1  => group_4_3_decoder_vertical_track_3_not_cmd(2),
      i2  => group_4_3_nq_mem_63,
      nq  => group_4_3_cmd_lef_bot_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_3_not_cmd(0),
      i1  => group_4_3_decoder_vertical_track_3_not_cmd(1),
      i2  => group_4_3_nq_mem_64,
      nq  => group_4_3_cmd_top_bot_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_3_not_cmd(1),
      i1  => group_4_3_nq_mem_64,
      i2  => group_4_3_nq_mem_62,
      nq  => group_4_3_cmd_in_pad_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_3_not_cmd(0),
      i1  => group_4_3_nq_mem_63,
      i2  => group_4_3_nq_mem_64,
      nq  => group_4_3_cmd_pin5_bot_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_3_not_cmd(1),
      i1  => group_4_3_decoder_vertical_track_3_not_cmd(0),
      i2  => group_4_3_decoder_vertical_track_3_not_cmd(2),
      nq  => group_4_3_decoder_vertical_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_3_nq_mem_63,
      i1  => group_4_3_nq_mem_62,
      i2  => group_4_3_nq_mem_64,
      nq  => group_4_3_decoder_vertical_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_3_q0_ins : na2_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_3_na3_x1_2_sig,
      i1  => group_4_3_decoder_vertical_track_3_na3_x1_sig,
      nq  => group_4_3_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_61,
      nq  => group_4_3_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_60,
      nq  => group_4_3_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_59,
      nq  => group_4_3_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_2_q6_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_2_not_cmd(1),
      i1  => group_4_3_decoder_vertical_track_2_not_cmd(2),
      i2  => group_4_3_nq_mem_59,
      nq  => g_4_2_cmd_lef_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_2_q5_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_2_not_cmd(0),
      i1  => group_4_3_decoder_vertical_track_2_not_cmd(2),
      i2  => group_4_3_nq_mem_60,
      nq  => g_4_2_cmd_bot_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_4_3_nq_mem_59,
      i1  => group_4_3_decoder_vertical_track_2_not_cmd(2),
      i2  => group_4_3_nq_mem_60,
      nq  => group_4_3_cmd_lef_bot_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_2_not_cmd(0),
      i1  => group_4_3_decoder_vertical_track_2_not_cmd(1),
      i2  => group_4_3_nq_mem_61,
      nq  => group_4_3_cmd_top_bot_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_2_not_cmd(1),
      i1  => group_4_3_nq_mem_61,
      i2  => group_4_3_nq_mem_59,
      nq  => group_4_3_cmd_in_pad_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_2_not_cmd(0),
      i1  => group_4_3_nq_mem_60,
      i2  => group_4_3_nq_mem_61,
      nq  => group_4_3_cmd_pin5_bot_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_2_not_cmd(1),
      i1  => group_4_3_decoder_vertical_track_2_not_cmd(0),
      i2  => group_4_3_decoder_vertical_track_2_not_cmd(2),
      nq  => group_4_3_decoder_vertical_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_3_nq_mem_60,
      i1  => group_4_3_nq_mem_59,
      i2  => group_4_3_nq_mem_61,
      nq  => group_4_3_decoder_vertical_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_2_q0_ins : na2_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_2_na3_x1_2_sig,
      i1  => group_4_3_decoder_vertical_track_2_na3_x1_sig,
      nq  => group_4_3_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_58,
      nq  => group_4_3_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_57,
      nq  => group_4_3_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_56,
      nq  => group_4_3_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_1_q6_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_1_not_cmd(1),
      i1  => group_4_3_decoder_vertical_track_1_not_cmd(2),
      i2  => group_4_3_nq_mem_56,
      nq  => g_4_2_cmd_lef_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_1_q5_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_1_not_cmd(0),
      i1  => group_4_3_decoder_vertical_track_1_not_cmd(2),
      i2  => group_4_3_nq_mem_57,
      nq  => g_4_2_cmd_bot_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_4_3_nq_mem_56,
      i1  => group_4_3_decoder_vertical_track_1_not_cmd(2),
      i2  => group_4_3_nq_mem_57,
      nq  => group_4_3_cmd_lef_bot_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_1_not_cmd(0),
      i1  => group_4_3_decoder_vertical_track_1_not_cmd(1),
      i2  => group_4_3_nq_mem_58,
      nq  => group_4_3_cmd_top_bot_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_1_not_cmd(1),
      i1  => group_4_3_nq_mem_58,
      i2  => group_4_3_nq_mem_56,
      nq  => group_4_3_cmd_in_pad_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_1_not_cmd(0),
      i1  => group_4_3_nq_mem_57,
      i2  => group_4_3_nq_mem_58,
      nq  => group_4_3_cmd_pin5_bot_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_1_not_cmd(1),
      i1  => group_4_3_decoder_vertical_track_1_not_cmd(0),
      i2  => group_4_3_decoder_vertical_track_1_not_cmd(2),
      nq  => group_4_3_decoder_vertical_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_3_nq_mem_57,
      i1  => group_4_3_nq_mem_56,
      i2  => group_4_3_nq_mem_58,
      nq  => group_4_3_decoder_vertical_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_1_q0_ins : na2_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_1_na3_x1_2_sig,
      i1  => group_4_3_decoder_vertical_track_1_na3_x1_sig,
      nq  => group_4_3_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_55,
      nq  => group_4_3_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_54,
      nq  => group_4_3_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_53,
      nq  => group_4_3_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_0_q6_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_0_not_cmd(1),
      i1  => group_4_3_decoder_vertical_track_0_not_cmd(2),
      i2  => group_4_3_nq_mem_53,
      nq  => g_4_2_cmd_lef_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_0_q5_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_0_not_cmd(0),
      i1  => group_4_3_decoder_vertical_track_0_not_cmd(2),
      i2  => group_4_3_nq_mem_54,
      nq  => g_4_2_cmd_bot_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_4_3_nq_mem_53,
      i1  => group_4_3_decoder_vertical_track_0_not_cmd(2),
      i2  => group_4_3_nq_mem_54,
      nq  => group_4_3_cmd_lef_bot_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_0_not_cmd(0),
      i1  => group_4_3_decoder_vertical_track_0_not_cmd(1),
      i2  => group_4_3_nq_mem_55,
      nq  => group_4_3_cmd_top_bot_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_0_not_cmd(1),
      i1  => group_4_3_nq_mem_55,
      i2  => group_4_3_nq_mem_53,
      nq  => group_4_3_cmd_in_pad_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_0_not_cmd(0),
      i1  => group_4_3_nq_mem_54,
      i2  => group_4_3_nq_mem_55,
      nq  => group_4_3_cmd_pin5_bot_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_0_not_cmd(1),
      i1  => group_4_3_decoder_vertical_track_0_not_cmd(0),
      i2  => group_4_3_decoder_vertical_track_0_not_cmd(2),
      nq  => group_4_3_decoder_vertical_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_3_nq_mem_54,
      i1  => group_4_3_nq_mem_53,
      i2  => group_4_3_nq_mem_55,
      nq  => group_4_3_decoder_vertical_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_vertical_track_0_q0_ins : na2_x1
   port map (
      i0  => group_4_3_decoder_vertical_track_0_na3_x1_2_sig,
      i1  => group_4_3_decoder_vertical_track_0_na3_x1_sig,
      nq  => group_4_3_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_out_pad_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_23,
      i0  => g_4_2_top_0,
      i1  => g_4_2_top_1,
      nq  => group_4_3_out_pad_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_3_out_pad_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_23,
      i0  => g_4_2_top_2,
      i1  => g_4_2_top_3,
      nq  => group_4_3_out_pad_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_3_out_pad_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_23,
      i0  => g_4_2_top_4,
      i1  => g_4_2_top_5,
      nq  => group_4_3_out_pad_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_3_out_pad_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_23,
      i0  => g_4_2_top_6,
      i1  => g_4_2_top_7,
      nq  => group_4_3_out_pad_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_3_out_pad_mux_mx10 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_24,
      i0  => group_4_3_out_pad_mux_q00,
      i1  => group_4_3_out_pad_mux_q01,
      nq  => group_4_3_out_pad_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_3_out_pad_mux_mx11 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_24,
      i0  => group_4_3_out_pad_mux_q02,
      i1  => group_4_3_out_pad_mux_q03,
      nq  => group_4_3_out_pad_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_3_out_pad_mux_mx20 : mx2_x2
   port map (
      cmd => group_4_3_nq_mem_25,
      i0  => group_4_3_out_pad_mux_q10,
      i1  => group_4_3_out_pad_mux_q11,
      q   => group_4_3_only_out_pad,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_in3_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_26,
      i0  => g_4_2_top_0,
      i1  => g_4_2_top_1,
      nq  => group_4_3_clb_in3_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_in3_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_26,
      i0  => g_4_2_top_2,
      i1  => g_4_2_top_3,
      nq  => group_4_3_clb_in3_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_in3_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_26,
      i0  => g_4_2_top_4,
      i1  => g_4_2_top_5,
      nq  => group_4_3_clb_in3_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_in3_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_26,
      i0  => g_4_2_top_6,
      i1  => g_4_2_top_7,
      nq  => group_4_3_clb_in3_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_in3_mux_mx10 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_27,
      i0  => group_4_3_clb_in3_mux_q00,
      i1  => group_4_3_clb_in3_mux_q01,
      nq  => group_4_3_clb_in3_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_in3_mux_mx11 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_27,
      i0  => group_4_3_clb_in3_mux_q02,
      i1  => group_4_3_clb_in3_mux_q03,
      nq  => group_4_3_clb_in3_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_in3_mux_mx20 : mx2_x2
   port map (
      cmd => group_4_3_nq_mem_28,
      i0  => group_4_3_clb_in3_mux_q10,
      i1  => group_4_3_clb_in3_mux_q11,
      q   => group_4_3_in_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_52,
      nq  => group_4_3_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_51,
      nq  => group_4_3_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_50,
      nq  => group_4_3_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_7_q6_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_7_not_cmd(1),
      i1  => group_4_3_decoder_horizon_track_7_not_cmd(2),
      i2  => group_4_3_nq_mem_50,
      nq  => g_3_3_cmd_lef_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_7_q5_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_7_not_cmd(0),
      i1  => group_4_3_decoder_horizon_track_7_not_cmd(2),
      i2  => group_4_3_nq_mem_51,
      nq  => g_3_3_cmd_bot_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_4_3_nq_mem_50,
      i1  => group_4_3_decoder_horizon_track_7_not_cmd(2),
      i2  => group_4_3_nq_mem_51,
      nq  => g_3_3_cmd_top_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_7_not_cmd(0),
      i1  => group_4_3_decoder_horizon_track_7_not_cmd(1),
      i2  => group_4_3_nq_mem_52,
      nq  => group_4_3_cmd_bot_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_7_not_cmd(1),
      i1  => group_4_3_nq_mem_52,
      i2  => group_4_3_nq_mem_50,
      nq  => group_4_3_cmd_top_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_7_not_cmd(0),
      i1  => group_4_3_nq_mem_51,
      i2  => group_4_3_nq_mem_52,
      nq  => group_4_3_cmd_pin4_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_7_not_cmd(1),
      i1  => group_4_3_decoder_horizon_track_7_not_cmd(0),
      i2  => group_4_3_decoder_horizon_track_7_not_cmd(2),
      nq  => group_4_3_decoder_horizon_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_3_nq_mem_51,
      i1  => group_4_3_nq_mem_50,
      i2  => group_4_3_nq_mem_52,
      nq  => group_4_3_decoder_horizon_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_7_q0_ins : na2_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_7_na3_x1_2_sig,
      i1  => group_4_3_decoder_horizon_track_7_na3_x1_sig,
      nq  => group_4_3_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_49,
      nq  => group_4_3_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_48,
      nq  => group_4_3_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_47,
      nq  => group_4_3_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_6_q6_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_6_not_cmd(1),
      i1  => group_4_3_decoder_horizon_track_6_not_cmd(2),
      i2  => group_4_3_nq_mem_47,
      nq  => g_3_3_cmd_lef_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_6_q5_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_6_not_cmd(0),
      i1  => group_4_3_decoder_horizon_track_6_not_cmd(2),
      i2  => group_4_3_nq_mem_48,
      nq  => g_3_3_cmd_bot_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_4_3_nq_mem_47,
      i1  => group_4_3_decoder_horizon_track_6_not_cmd(2),
      i2  => group_4_3_nq_mem_48,
      nq  => g_3_3_cmd_top_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_6_not_cmd(0),
      i1  => group_4_3_decoder_horizon_track_6_not_cmd(1),
      i2  => group_4_3_nq_mem_49,
      nq  => group_4_3_cmd_bot_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_6_not_cmd(1),
      i1  => group_4_3_nq_mem_49,
      i2  => group_4_3_nq_mem_47,
      nq  => group_4_3_cmd_top_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_6_not_cmd(0),
      i1  => group_4_3_nq_mem_48,
      i2  => group_4_3_nq_mem_49,
      nq  => group_4_3_cmd_pin4_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_6_not_cmd(1),
      i1  => group_4_3_decoder_horizon_track_6_not_cmd(0),
      i2  => group_4_3_decoder_horizon_track_6_not_cmd(2),
      nq  => group_4_3_decoder_horizon_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_3_nq_mem_48,
      i1  => group_4_3_nq_mem_47,
      i2  => group_4_3_nq_mem_49,
      nq  => group_4_3_decoder_horizon_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_6_q0_ins : na2_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_6_na3_x1_2_sig,
      i1  => group_4_3_decoder_horizon_track_6_na3_x1_sig,
      nq  => group_4_3_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_46,
      nq  => group_4_3_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_45,
      nq  => group_4_3_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_44,
      nq  => group_4_3_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_5_q6_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_5_not_cmd(1),
      i1  => group_4_3_decoder_horizon_track_5_not_cmd(2),
      i2  => group_4_3_nq_mem_44,
      nq  => g_3_3_cmd_lef_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_5_q5_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_5_not_cmd(0),
      i1  => group_4_3_decoder_horizon_track_5_not_cmd(2),
      i2  => group_4_3_nq_mem_45,
      nq  => g_3_3_cmd_bot_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_4_3_nq_mem_44,
      i1  => group_4_3_decoder_horizon_track_5_not_cmd(2),
      i2  => group_4_3_nq_mem_45,
      nq  => g_3_3_cmd_top_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_5_not_cmd(0),
      i1  => group_4_3_decoder_horizon_track_5_not_cmd(1),
      i2  => group_4_3_nq_mem_46,
      nq  => group_4_3_cmd_bot_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_5_not_cmd(1),
      i1  => group_4_3_nq_mem_46,
      i2  => group_4_3_nq_mem_44,
      nq  => group_4_3_cmd_top_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_5_not_cmd(0),
      i1  => group_4_3_nq_mem_45,
      i2  => group_4_3_nq_mem_46,
      nq  => group_4_3_cmd_pin4_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_5_not_cmd(1),
      i1  => group_4_3_decoder_horizon_track_5_not_cmd(0),
      i2  => group_4_3_decoder_horizon_track_5_not_cmd(2),
      nq  => group_4_3_decoder_horizon_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_3_nq_mem_45,
      i1  => group_4_3_nq_mem_44,
      i2  => group_4_3_nq_mem_46,
      nq  => group_4_3_decoder_horizon_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_5_q0_ins : na2_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_5_na3_x1_2_sig,
      i1  => group_4_3_decoder_horizon_track_5_na3_x1_sig,
      nq  => group_4_3_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_43,
      nq  => group_4_3_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_42,
      nq  => group_4_3_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_41,
      nq  => group_4_3_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_4_q6_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_4_not_cmd(1),
      i1  => group_4_3_decoder_horizon_track_4_not_cmd(2),
      i2  => group_4_3_nq_mem_41,
      nq  => g_3_3_cmd_lef_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_4_q5_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_4_not_cmd(0),
      i1  => group_4_3_decoder_horizon_track_4_not_cmd(2),
      i2  => group_4_3_nq_mem_42,
      nq  => g_3_3_cmd_bot_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_4_3_nq_mem_41,
      i1  => group_4_3_decoder_horizon_track_4_not_cmd(2),
      i2  => group_4_3_nq_mem_42,
      nq  => g_3_3_cmd_top_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_4_not_cmd(0),
      i1  => group_4_3_decoder_horizon_track_4_not_cmd(1),
      i2  => group_4_3_nq_mem_43,
      nq  => group_4_3_cmd_bot_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_4_not_cmd(1),
      i1  => group_4_3_nq_mem_43,
      i2  => group_4_3_nq_mem_41,
      nq  => group_4_3_cmd_top_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_4_not_cmd(0),
      i1  => group_4_3_nq_mem_42,
      i2  => group_4_3_nq_mem_43,
      nq  => group_4_3_cmd_pin4_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_4_not_cmd(1),
      i1  => group_4_3_decoder_horizon_track_4_not_cmd(0),
      i2  => group_4_3_decoder_horizon_track_4_not_cmd(2),
      nq  => group_4_3_decoder_horizon_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_3_nq_mem_42,
      i1  => group_4_3_nq_mem_41,
      i2  => group_4_3_nq_mem_43,
      nq  => group_4_3_decoder_horizon_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_4_q0_ins : na2_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_4_na3_x1_2_sig,
      i1  => group_4_3_decoder_horizon_track_4_na3_x1_sig,
      nq  => group_4_3_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_40,
      nq  => group_4_3_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_39,
      nq  => group_4_3_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_38,
      nq  => group_4_3_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_3_q6_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_3_not_cmd(1),
      i1  => group_4_3_decoder_horizon_track_3_not_cmd(2),
      i2  => group_4_3_nq_mem_38,
      nq  => g_3_3_cmd_lef_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_3_q5_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_3_not_cmd(0),
      i1  => group_4_3_decoder_horizon_track_3_not_cmd(2),
      i2  => group_4_3_nq_mem_39,
      nq  => g_3_3_cmd_bot_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_4_3_nq_mem_38,
      i1  => group_4_3_decoder_horizon_track_3_not_cmd(2),
      i2  => group_4_3_nq_mem_39,
      nq  => g_3_3_cmd_top_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_3_not_cmd(0),
      i1  => group_4_3_decoder_horizon_track_3_not_cmd(1),
      i2  => group_4_3_nq_mem_40,
      nq  => group_4_3_cmd_bot_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_3_not_cmd(1),
      i1  => group_4_3_nq_mem_40,
      i2  => group_4_3_nq_mem_38,
      nq  => group_4_3_cmd_top_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_3_not_cmd(0),
      i1  => group_4_3_nq_mem_39,
      i2  => group_4_3_nq_mem_40,
      nq  => group_4_3_cmd_pin4_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_3_not_cmd(1),
      i1  => group_4_3_decoder_horizon_track_3_not_cmd(0),
      i2  => group_4_3_decoder_horizon_track_3_not_cmd(2),
      nq  => group_4_3_decoder_horizon_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_3_nq_mem_39,
      i1  => group_4_3_nq_mem_38,
      i2  => group_4_3_nq_mem_40,
      nq  => group_4_3_decoder_horizon_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_3_q0_ins : na2_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_3_na3_x1_2_sig,
      i1  => group_4_3_decoder_horizon_track_3_na3_x1_sig,
      nq  => group_4_3_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_37,
      nq  => group_4_3_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_36,
      nq  => group_4_3_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_35,
      nq  => group_4_3_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_2_q6_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_2_not_cmd(1),
      i1  => group_4_3_decoder_horizon_track_2_not_cmd(2),
      i2  => group_4_3_nq_mem_35,
      nq  => g_3_3_cmd_lef_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_2_q5_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_2_not_cmd(0),
      i1  => group_4_3_decoder_horizon_track_2_not_cmd(2),
      i2  => group_4_3_nq_mem_36,
      nq  => g_3_3_cmd_bot_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_4_3_nq_mem_35,
      i1  => group_4_3_decoder_horizon_track_2_not_cmd(2),
      i2  => group_4_3_nq_mem_36,
      nq  => g_3_3_cmd_top_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_2_not_cmd(0),
      i1  => group_4_3_decoder_horizon_track_2_not_cmd(1),
      i2  => group_4_3_nq_mem_37,
      nq  => group_4_3_cmd_bot_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_2_not_cmd(1),
      i1  => group_4_3_nq_mem_37,
      i2  => group_4_3_nq_mem_35,
      nq  => group_4_3_cmd_top_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_2_not_cmd(0),
      i1  => group_4_3_nq_mem_36,
      i2  => group_4_3_nq_mem_37,
      nq  => group_4_3_cmd_pin4_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_2_not_cmd(1),
      i1  => group_4_3_decoder_horizon_track_2_not_cmd(0),
      i2  => group_4_3_decoder_horizon_track_2_not_cmd(2),
      nq  => group_4_3_decoder_horizon_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_3_nq_mem_36,
      i1  => group_4_3_nq_mem_35,
      i2  => group_4_3_nq_mem_37,
      nq  => group_4_3_decoder_horizon_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_2_q0_ins : na2_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_2_na3_x1_2_sig,
      i1  => group_4_3_decoder_horizon_track_2_na3_x1_sig,
      nq  => group_4_3_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_34,
      nq  => group_4_3_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_33,
      nq  => group_4_3_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_32,
      nq  => group_4_3_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_1_q6_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_1_not_cmd(1),
      i1  => group_4_3_decoder_horizon_track_1_not_cmd(2),
      i2  => group_4_3_nq_mem_32,
      nq  => g_3_3_cmd_lef_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_1_q5_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_1_not_cmd(0),
      i1  => group_4_3_decoder_horizon_track_1_not_cmd(2),
      i2  => group_4_3_nq_mem_33,
      nq  => g_3_3_cmd_bot_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_4_3_nq_mem_32,
      i1  => group_4_3_decoder_horizon_track_1_not_cmd(2),
      i2  => group_4_3_nq_mem_33,
      nq  => g_3_3_cmd_top_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_1_not_cmd(0),
      i1  => group_4_3_decoder_horizon_track_1_not_cmd(1),
      i2  => group_4_3_nq_mem_34,
      nq  => group_4_3_cmd_bot_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_1_not_cmd(1),
      i1  => group_4_3_nq_mem_34,
      i2  => group_4_3_nq_mem_32,
      nq  => group_4_3_cmd_top_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_1_not_cmd(0),
      i1  => group_4_3_nq_mem_33,
      i2  => group_4_3_nq_mem_34,
      nq  => group_4_3_cmd_pin4_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_1_not_cmd(1),
      i1  => group_4_3_decoder_horizon_track_1_not_cmd(0),
      i2  => group_4_3_decoder_horizon_track_1_not_cmd(2),
      nq  => group_4_3_decoder_horizon_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_3_nq_mem_33,
      i1  => group_4_3_nq_mem_32,
      i2  => group_4_3_nq_mem_34,
      nq  => group_4_3_decoder_horizon_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_1_q0_ins : na2_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_1_na3_x1_2_sig,
      i1  => group_4_3_decoder_horizon_track_1_na3_x1_sig,
      nq  => group_4_3_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_31,
      nq  => group_4_3_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_30,
      nq  => group_4_3_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_3_nq_mem_29,
      nq  => group_4_3_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_0_q6_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_0_not_cmd(1),
      i1  => group_4_3_decoder_horizon_track_0_not_cmd(2),
      i2  => group_4_3_nq_mem_29,
      nq  => g_3_3_cmd_lef_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_0_q5_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_0_not_cmd(0),
      i1  => group_4_3_decoder_horizon_track_0_not_cmd(2),
      i2  => group_4_3_nq_mem_30,
      nq  => g_3_3_cmd_bot_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_4_3_nq_mem_29,
      i1  => group_4_3_decoder_horizon_track_0_not_cmd(2),
      i2  => group_4_3_nq_mem_30,
      nq  => g_3_3_cmd_top_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_0_not_cmd(0),
      i1  => group_4_3_decoder_horizon_track_0_not_cmd(1),
      i2  => group_4_3_nq_mem_31,
      nq  => group_4_3_cmd_bot_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_0_not_cmd(1),
      i1  => group_4_3_nq_mem_31,
      i2  => group_4_3_nq_mem_29,
      nq  => group_4_3_cmd_top_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_0_not_cmd(0),
      i1  => group_4_3_nq_mem_30,
      i2  => group_4_3_nq_mem_31,
      nq  => group_4_3_cmd_pin4_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_0_not_cmd(1),
      i1  => group_4_3_decoder_horizon_track_0_not_cmd(0),
      i2  => group_4_3_decoder_horizon_track_0_not_cmd(2),
      nq  => group_4_3_decoder_horizon_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_3_nq_mem_30,
      i1  => group_4_3_nq_mem_29,
      i2  => group_4_3_nq_mem_31,
      nq  => group_4_3_decoder_horizon_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_3_decoder_horizon_track_0_q0_ins : na2_x1
   port map (
      i0  => group_4_3_decoder_horizon_track_0_na3_x1_2_sig,
      i1  => group_4_3_decoder_horizon_track_0_na3_x1_sig,
      nq  => group_4_3_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_topside_in1_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_20,
      i0  => g_3_3_rig_0,
      i1  => g_3_3_rig_1,
      nq  => group_4_3_clb_topside_in1_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_topside_in1_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_20,
      i0  => g_3_3_rig_2,
      i1  => g_3_3_rig_3,
      nq  => group_4_3_clb_topside_in1_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_topside_in1_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_20,
      i0  => g_3_3_rig_4,
      i1  => g_3_3_rig_5,
      nq  => group_4_3_clb_topside_in1_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_topside_in1_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_20,
      i0  => g_3_3_rig_6,
      i1  => g_3_3_rig_7,
      nq  => group_4_3_clb_topside_in1_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_topside_in1_mux_mx10 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_21,
      i0  => group_4_3_clb_topside_in1_mux_q00,
      i1  => group_4_3_clb_topside_in1_mux_q01,
      nq  => group_4_3_clb_topside_in1_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_topside_in1_mux_mx11 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_21,
      i0  => group_4_3_clb_topside_in1_mux_q02,
      i1  => group_4_3_clb_topside_in1_mux_q03,
      nq  => group_4_3_clb_topside_in1_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_topside_in1_mux_mx20 : mx2_x2
   port map (
      cmd => group_4_3_nq_mem_22,
      i0  => group_4_3_clb_topside_in1_mux_q10,
      i1  => group_4_3_clb_topside_in1_mux_q11,
      q   => g_4_3_out_top,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_in0_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_17,
      i0  => g_3_3_rig_0,
      i1  => g_3_3_rig_1,
      nq  => group_4_3_clb_in0_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_in0_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_17,
      i0  => g_3_3_rig_2,
      i1  => g_3_3_rig_3,
      nq  => group_4_3_clb_in0_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_in0_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_17,
      i0  => g_3_3_rig_4,
      i1  => g_3_3_rig_5,
      nq  => group_4_3_clb_in0_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_in0_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_17,
      i0  => g_3_3_rig_6,
      i1  => g_3_3_rig_7,
      nq  => group_4_3_clb_in0_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_in0_mux_mx10 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_18,
      i0  => group_4_3_clb_in0_mux_q00,
      i1  => group_4_3_clb_in0_mux_q01,
      nq  => group_4_3_clb_in0_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_in0_mux_mx11 : nmx2_x1
   port map (
      cmd => group_4_3_nq_mem_18,
      i0  => group_4_3_clb_in0_mux_q02,
      i1  => group_4_3_clb_in0_mux_q03,
      nq  => group_4_3_clb_in0_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_3_clb_in0_mux_mx20 : mx2_x2
   port map (
      cmd => group_4_3_nq_mem_19,
      i0  => group_4_3_clb_in0_mux_q10,
      i1  => group_4_3_clb_in0_mux_q11,
      q   => group_4_3_in_0,
      vdd => vdd,
      vss => vss
   );

group_4_3_lut_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_3_in_3,
      i0  => group_4_3_nq_mem_0,
      i1  => group_4_3_nq_mem_1,
      nq  => group_4_3_lut_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_3_lut_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_3_in_3,
      i0  => group_4_3_nq_mem_2,
      i1  => group_4_3_nq_mem_3,
      nq  => group_4_3_lut_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_3_lut_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_3_in_3,
      i0  => group_4_3_nq_mem_4,
      i1  => group_4_3_nq_mem_5,
      nq  => group_4_3_lut_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_3_lut_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_3_in_3,
      i0  => group_4_3_nq_mem_6,
      i1  => group_4_3_nq_mem_7,
      nq  => group_4_3_lut_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_3_lut_mux_mx04 : nmx2_x1
   port map (
      cmd => group_4_3_in_3,
      i0  => group_4_3_nq_mem_8,
      i1  => group_4_3_nq_mem_9,
      nq  => group_4_3_lut_mux_q04,
      vdd => vdd,
      vss => vss
   );

group_4_3_lut_mux_mx05 : nmx2_x1
   port map (
      cmd => group_4_3_in_3,
      i0  => group_4_3_nq_mem_10,
      i1  => group_4_3_nq_mem_11,
      nq  => group_4_3_lut_mux_q05,
      vdd => vdd,
      vss => vss
   );

group_4_3_lut_mux_mx06 : nmx2_x1
   port map (
      cmd => group_4_3_in_3,
      i0  => group_4_3_nq_mem_12,
      i1  => group_4_3_nq_mem_13,
      nq  => group_4_3_lut_mux_q06,
      vdd => vdd,
      vss => vss
   );

group_4_3_lut_mux_mx07 : nmx2_x1
   port map (
      cmd => group_4_3_in_3,
      i0  => group_4_3_nq_mem_14,
      i1  => group_4_3_nq_mem_15,
      nq  => group_4_3_lut_mux_q07,
      vdd => vdd,
      vss => vss
   );

group_4_3_lut_mux_mx10 : nmx2_x1
   port map (
      cmd => g_3_3_out_rig,
      i0  => group_4_3_lut_mux_q00,
      i1  => group_4_3_lut_mux_q01,
      nq  => group_4_3_lut_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_3_lut_mux_mx11 : nmx2_x1
   port map (
      cmd => g_3_3_out_rig,
      i0  => group_4_3_lut_mux_q02,
      i1  => group_4_3_lut_mux_q03,
      nq  => group_4_3_lut_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_3_lut_mux_mx12 : nmx2_x1
   port map (
      cmd => g_3_3_out_rig,
      i0  => group_4_3_lut_mux_q04,
      i1  => group_4_3_lut_mux_q05,
      nq  => group_4_3_lut_mux_q12,
      vdd => vdd,
      vss => vss
   );

group_4_3_lut_mux_mx13 : nmx2_x1
   port map (
      cmd => g_3_3_out_rig,
      i0  => group_4_3_lut_mux_q06,
      i1  => group_4_3_lut_mux_q07,
      nq  => group_4_3_lut_mux_q13,
      vdd => vdd,
      vss => vss
   );

group_4_3_lut_mux_mx20 : nmx2_x1
   port map (
      cmd => g_4_2_out_top,
      i0  => group_4_3_lut_mux_q10,
      i1  => group_4_3_lut_mux_q11,
      nq  => group_4_3_lut_mux_q20,
      vdd => vdd,
      vss => vss
   );

group_4_3_lut_mux_mx21 : nmx2_x1
   port map (
      cmd => g_4_2_out_top,
      i0  => group_4_3_lut_mux_q12,
      i1  => group_4_3_lut_mux_q13,
      nq  => group_4_3_lut_mux_q21,
      vdd => vdd,
      vss => vss
   );

group_4_3_lut_mux_mx30 : nmx2_x1
   port map (
      cmd => group_4_3_in_0,
      i0  => group_4_3_lut_mux_q20,
      i1  => group_4_3_lut_mux_q21,
      nq  => group_4_3_out_lut,
      vdd => vdd,
      vss => vss
   );

group_4_2_mux_scan : mx2_x2
   port map (
      cmd => test_2,
      i0  => group_4_2_out_lut,
      i1  => g_3_2_scout,
      q   => group_4_2_out_lut_scan,
      vdd => vdd,
      vss => vss
   );

group_4_2_buf_test : buf_x2
   port map (
      i   => test_2,
      q   => g_3_2_test_in,
      vdd => vdd,
      vss => vss
   );

group_4_2_mux_outpad_scout : mx2_x2
   port map (
      cmd => test_2,
      i0  => group_4_2_only_out_pad,
      i1  => group_4_2_scout,
      q   => rig_out_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_flip_flop_clb : sff1_x4
   port map (
      ck  => clk_bot_x4,
      i   => group_4_2_out_lut_scan,
      q   => group_4_2_scout,
      vdd => vdd,
      vss => vss
   );

group_4_2_mux_out : mx2_x2
   port map (
      cmd => group_4_2_nq_mem_16,
      i0  => group_4_2_out_lut,
      i1  => group_4_2_scout,
      q   => group_4_2_out_clb,
      vdd => vdd,
      vss => vss
   );

group_4_2_zero_horiz_0 : zero_x0
   port map (
      nq  => group_4_2_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_4_2_cmd_zero_lef_0,
      i   => group_4_2_sig_zero_horiz_0,
      q   => g_3_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_pin4_lef_0 : ts_x4
   port map (
      cmd => group_4_2_cmd_pin4_lef_0,
      i   => group_4_2_out_clb,
      q   => g_3_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_top_lef_0 : ts_x4
   port map (
      cmd => group_4_2_cmd_top_lef_0,
      i   => g_4_2_top_0,
      q   => g_3_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_bot_lef_0 : ts_x4
   port map (
      cmd => group_4_2_cmd_bot_lef_0,
      i   => g_4_1_top_0,
      q   => g_3_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_zero_horiz_1 : zero_x0
   port map (
      nq  => group_4_2_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_4_2_cmd_zero_lef_1,
      i   => group_4_2_sig_zero_horiz_1,
      q   => g_3_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_pin4_lef_1 : ts_x4
   port map (
      cmd => group_4_2_cmd_pin4_lef_1,
      i   => group_4_2_out_clb,
      q   => g_3_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_top_lef_1 : ts_x4
   port map (
      cmd => group_4_2_cmd_top_lef_1,
      i   => g_4_2_top_1,
      q   => g_3_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_bot_lef_1 : ts_x4
   port map (
      cmd => group_4_2_cmd_bot_lef_1,
      i   => g_4_1_top_1,
      q   => g_3_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_zero_horiz_2 : zero_x0
   port map (
      nq  => group_4_2_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_4_2_cmd_zero_lef_2,
      i   => group_4_2_sig_zero_horiz_2,
      q   => g_3_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_pin4_lef_2 : ts_x4
   port map (
      cmd => group_4_2_cmd_pin4_lef_2,
      i   => group_4_2_out_clb,
      q   => g_3_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_top_lef_2 : ts_x4
   port map (
      cmd => group_4_2_cmd_top_lef_2,
      i   => g_4_2_top_2,
      q   => g_3_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_bot_lef_2 : ts_x4
   port map (
      cmd => group_4_2_cmd_bot_lef_2,
      i   => g_4_1_top_2,
      q   => g_3_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_zero_horiz_3 : zero_x0
   port map (
      nq  => group_4_2_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_4_2_cmd_zero_lef_3,
      i   => group_4_2_sig_zero_horiz_3,
      q   => g_3_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_pin4_lef_3 : ts_x4
   port map (
      cmd => group_4_2_cmd_pin4_lef_3,
      i   => group_4_2_out_clb,
      q   => g_3_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_top_lef_3 : ts_x4
   port map (
      cmd => group_4_2_cmd_top_lef_3,
      i   => g_4_2_top_3,
      q   => g_3_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_bot_lef_3 : ts_x4
   port map (
      cmd => group_4_2_cmd_bot_lef_3,
      i   => g_4_1_top_3,
      q   => g_3_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_zero_horiz_4 : zero_x0
   port map (
      nq  => group_4_2_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_4_2_cmd_zero_lef_4,
      i   => group_4_2_sig_zero_horiz_4,
      q   => g_3_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_pin4_lef_4 : ts_x4
   port map (
      cmd => group_4_2_cmd_pin4_lef_4,
      i   => group_4_2_out_clb,
      q   => g_3_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_top_lef_4 : ts_x4
   port map (
      cmd => group_4_2_cmd_top_lef_4,
      i   => g_4_2_top_4,
      q   => g_3_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_bot_lef_4 : ts_x4
   port map (
      cmd => group_4_2_cmd_bot_lef_4,
      i   => g_4_1_top_4,
      q   => g_3_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_zero_horiz_5 : zero_x0
   port map (
      nq  => group_4_2_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_4_2_cmd_zero_lef_5,
      i   => group_4_2_sig_zero_horiz_5,
      q   => g_3_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_pin4_lef_5 : ts_x4
   port map (
      cmd => group_4_2_cmd_pin4_lef_5,
      i   => group_4_2_out_clb,
      q   => g_3_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_top_lef_5 : ts_x4
   port map (
      cmd => group_4_2_cmd_top_lef_5,
      i   => g_4_2_top_5,
      q   => g_3_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_bot_lef_5 : ts_x4
   port map (
      cmd => group_4_2_cmd_bot_lef_5,
      i   => g_4_1_top_5,
      q   => g_3_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_zero_horiz_6 : zero_x0
   port map (
      nq  => group_4_2_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_4_2_cmd_zero_lef_6,
      i   => group_4_2_sig_zero_horiz_6,
      q   => g_3_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_pin4_lef_6 : ts_x4
   port map (
      cmd => group_4_2_cmd_pin4_lef_6,
      i   => group_4_2_out_clb,
      q   => g_3_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_top_lef_6 : ts_x4
   port map (
      cmd => group_4_2_cmd_top_lef_6,
      i   => g_4_2_top_6,
      q   => g_3_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_bot_lef_6 : ts_x4
   port map (
      cmd => group_4_2_cmd_bot_lef_6,
      i   => g_4_1_top_6,
      q   => g_3_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_zero_horiz_7 : zero_x0
   port map (
      nq  => group_4_2_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_4_2_cmd_zero_lef_7,
      i   => group_4_2_sig_zero_horiz_7,
      q   => g_3_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_pin4_lef_7 : ts_x4
   port map (
      cmd => group_4_2_cmd_pin4_lef_7,
      i   => group_4_2_out_clb,
      q   => g_3_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_top_lef_7 : ts_x4
   port map (
      cmd => group_4_2_cmd_top_lef_7,
      i   => g_4_2_top_7,
      q   => g_3_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_bot_lef_7 : ts_x4
   port map (
      cmd => group_4_2_cmd_bot_lef_7,
      i   => g_4_1_top_7,
      q   => g_3_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_zero_vert_0 : zero_x0
   port map (
      nq  => group_4_2_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_4_2_cmd_zero_bot_0,
      i   => group_4_2_sig_zero_vert_0,
      q   => g_4_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_pin5_bot_0 : ts_x4
   port map (
      cmd => group_4_2_cmd_pin5_bot_0,
      i   => group_4_2_out_clb,
      q   => g_4_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_top_bot_0 : ts_x4
   port map (
      cmd => group_4_2_cmd_top_bot_0,
      i   => g_4_2_top_0,
      q   => g_4_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_lef_bot_0 : ts_x4
   port map (
      cmd => group_4_2_cmd_lef_bot_0,
      i   => g_3_2_rig_0,
      q   => g_4_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_in_pad_v0 : ts_x4
   port map (
      cmd => group_4_2_cmd_in_pad_0,
      i   => rig_in_2,
      q   => g_4_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_bot_top_0 : ts_x4
   port map (
      cmd => g_4_2_cmd_bot_top_0,
      i   => g_4_1_top_0,
      q   => g_4_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_lef_top_0 : ts_x4
   port map (
      cmd => g_4_2_cmd_lef_top_0,
      i   => g_3_2_rig_0,
      q   => g_4_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_zero_vert_1 : zero_x0
   port map (
      nq  => group_4_2_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_4_2_cmd_zero_bot_1,
      i   => group_4_2_sig_zero_vert_1,
      q   => g_4_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_pin5_bot_1 : ts_x4
   port map (
      cmd => group_4_2_cmd_pin5_bot_1,
      i   => group_4_2_out_clb,
      q   => g_4_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_top_bot_1 : ts_x4
   port map (
      cmd => group_4_2_cmd_top_bot_1,
      i   => g_4_2_top_1,
      q   => g_4_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_lef_bot_1 : ts_x4
   port map (
      cmd => group_4_2_cmd_lef_bot_1,
      i   => g_3_2_rig_1,
      q   => g_4_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_in_pad_v1 : ts_x4
   port map (
      cmd => group_4_2_cmd_in_pad_1,
      i   => rig_in_2,
      q   => g_4_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_bot_top_1 : ts_x4
   port map (
      cmd => g_4_2_cmd_bot_top_1,
      i   => g_4_1_top_1,
      q   => g_4_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_lef_top_1 : ts_x4
   port map (
      cmd => g_4_2_cmd_lef_top_1,
      i   => g_3_2_rig_1,
      q   => g_4_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_zero_vert_2 : zero_x0
   port map (
      nq  => group_4_2_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_4_2_cmd_zero_bot_2,
      i   => group_4_2_sig_zero_vert_2,
      q   => g_4_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_pin5_bot_2 : ts_x4
   port map (
      cmd => group_4_2_cmd_pin5_bot_2,
      i   => group_4_2_out_clb,
      q   => g_4_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_top_bot_2 : ts_x4
   port map (
      cmd => group_4_2_cmd_top_bot_2,
      i   => g_4_2_top_2,
      q   => g_4_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_lef_bot_2 : ts_x4
   port map (
      cmd => group_4_2_cmd_lef_bot_2,
      i   => g_3_2_rig_2,
      q   => g_4_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_in_pad_v2 : ts_x4
   port map (
      cmd => group_4_2_cmd_in_pad_2,
      i   => rig_in_2,
      q   => g_4_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_bot_top_2 : ts_x4
   port map (
      cmd => g_4_2_cmd_bot_top_2,
      i   => g_4_1_top_2,
      q   => g_4_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_lef_top_2 : ts_x4
   port map (
      cmd => g_4_2_cmd_lef_top_2,
      i   => g_3_2_rig_2,
      q   => g_4_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_zero_vert_3 : zero_x0
   port map (
      nq  => group_4_2_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_4_2_cmd_zero_bot_3,
      i   => group_4_2_sig_zero_vert_3,
      q   => g_4_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_pin5_bot_3 : ts_x4
   port map (
      cmd => group_4_2_cmd_pin5_bot_3,
      i   => group_4_2_out_clb,
      q   => g_4_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_top_bot_3 : ts_x4
   port map (
      cmd => group_4_2_cmd_top_bot_3,
      i   => g_4_2_top_3,
      q   => g_4_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_lef_bot_3 : ts_x4
   port map (
      cmd => group_4_2_cmd_lef_bot_3,
      i   => g_3_2_rig_3,
      q   => g_4_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_in_pad_v3 : ts_x4
   port map (
      cmd => group_4_2_cmd_in_pad_3,
      i   => rig_in_2,
      q   => g_4_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_bot_top_3 : ts_x4
   port map (
      cmd => g_4_2_cmd_bot_top_3,
      i   => g_4_1_top_3,
      q   => g_4_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_lef_top_3 : ts_x4
   port map (
      cmd => g_4_2_cmd_lef_top_3,
      i   => g_3_2_rig_3,
      q   => g_4_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_zero_vert_4 : zero_x0
   port map (
      nq  => group_4_2_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_4_2_cmd_zero_bot_4,
      i   => group_4_2_sig_zero_vert_4,
      q   => g_4_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_pin5_bot_4 : ts_x4
   port map (
      cmd => group_4_2_cmd_pin5_bot_4,
      i   => group_4_2_out_clb,
      q   => g_4_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_top_bot_4 : ts_x4
   port map (
      cmd => group_4_2_cmd_top_bot_4,
      i   => g_4_2_top_4,
      q   => g_4_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_lef_bot_4 : ts_x4
   port map (
      cmd => group_4_2_cmd_lef_bot_4,
      i   => g_3_2_rig_4,
      q   => g_4_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_in_pad_v4 : ts_x4
   port map (
      cmd => group_4_2_cmd_in_pad_4,
      i   => rig_in_2,
      q   => g_4_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_bot_top_4 : ts_x4
   port map (
      cmd => g_4_2_cmd_bot_top_4,
      i   => g_4_1_top_4,
      q   => g_4_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_lef_top_4 : ts_x4
   port map (
      cmd => g_4_2_cmd_lef_top_4,
      i   => g_3_2_rig_4,
      q   => g_4_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_zero_vert_5 : zero_x0
   port map (
      nq  => group_4_2_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_4_2_cmd_zero_bot_5,
      i   => group_4_2_sig_zero_vert_5,
      q   => g_4_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_pin5_bot_5 : ts_x4
   port map (
      cmd => group_4_2_cmd_pin5_bot_5,
      i   => group_4_2_out_clb,
      q   => g_4_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_top_bot_5 : ts_x4
   port map (
      cmd => group_4_2_cmd_top_bot_5,
      i   => g_4_2_top_5,
      q   => g_4_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_lef_bot_5 : ts_x4
   port map (
      cmd => group_4_2_cmd_lef_bot_5,
      i   => g_3_2_rig_5,
      q   => g_4_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_in_pad_v5 : ts_x4
   port map (
      cmd => group_4_2_cmd_in_pad_5,
      i   => rig_in_2,
      q   => g_4_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_bot_top_5 : ts_x4
   port map (
      cmd => g_4_2_cmd_bot_top_5,
      i   => g_4_1_top_5,
      q   => g_4_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_lef_top_5 : ts_x4
   port map (
      cmd => g_4_2_cmd_lef_top_5,
      i   => g_3_2_rig_5,
      q   => g_4_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_zero_vert_6 : zero_x0
   port map (
      nq  => group_4_2_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_4_2_cmd_zero_bot_6,
      i   => group_4_2_sig_zero_vert_6,
      q   => g_4_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_pin5_bot_6 : ts_x4
   port map (
      cmd => group_4_2_cmd_pin5_bot_6,
      i   => group_4_2_out_clb,
      q   => g_4_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_top_bot_6 : ts_x4
   port map (
      cmd => group_4_2_cmd_top_bot_6,
      i   => g_4_2_top_6,
      q   => g_4_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_lef_bot_6 : ts_x4
   port map (
      cmd => group_4_2_cmd_lef_bot_6,
      i   => g_3_2_rig_6,
      q   => g_4_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_in_pad_v6 : ts_x4
   port map (
      cmd => group_4_2_cmd_in_pad_6,
      i   => rig_in_2,
      q   => g_4_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_bot_top_6 : ts_x4
   port map (
      cmd => g_4_2_cmd_bot_top_6,
      i   => g_4_1_top_6,
      q   => g_4_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_lef_top_6 : ts_x4
   port map (
      cmd => g_4_2_cmd_lef_top_6,
      i   => g_3_2_rig_6,
      q   => g_4_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_zero_vert_7 : zero_x0
   port map (
      nq  => group_4_2_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_4_2_cmd_zero_bot_7,
      i   => group_4_2_sig_zero_vert_7,
      q   => g_4_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_pin5_bot_7 : ts_x4
   port map (
      cmd => group_4_2_cmd_pin5_bot_7,
      i   => group_4_2_out_clb,
      q   => g_4_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_top_bot_7 : ts_x4
   port map (
      cmd => group_4_2_cmd_top_bot_7,
      i   => g_4_2_top_7,
      q   => g_4_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_lef_bot_7 : ts_x4
   port map (
      cmd => group_4_2_cmd_lef_bot_7,
      i   => g_3_2_rig_7,
      q   => g_4_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_in_pad_v7 : ts_x4
   port map (
      cmd => group_4_2_cmd_in_pad_7,
      i   => rig_in_2,
      q   => g_4_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_bot_top_7 : ts_x4
   port map (
      cmd => g_4_2_cmd_bot_top_7,
      i   => g_4_1_top_7,
      q   => g_4_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_ts_lef_top_7 : ts_x4
   port map (
      cmd => g_4_2_cmd_lef_top_7,
      i   => g_3_2_rig_7,
      q   => g_4_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_mem_0 : sram_x1
   port map (
      d      => g_4_2_data_top(0),
      nq     => group_4_2_nq_mem_0,
      strobe => group_4_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_1 : sram_x1
   port map (
      d      => g_4_2_data_top(1),
      nq     => group_4_2_nq_mem_1,
      strobe => group_4_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_2 : sram_x1
   port map (
      d      => g_4_2_data_top(2),
      nq     => group_4_2_nq_mem_2,
      strobe => group_4_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_3 : sram_x1
   port map (
      d      => g_4_2_data_top(3),
      nq     => group_4_2_nq_mem_3,
      strobe => group_4_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_4 : sram_x1
   port map (
      d      => g_4_2_data_top(4),
      nq     => group_4_2_nq_mem_4,
      strobe => group_4_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_5 : sram_x1
   port map (
      d      => g_4_2_data_top(5),
      nq     => group_4_2_nq_mem_5,
      strobe => group_4_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_6 : sram_x1
   port map (
      d      => g_4_2_data_top(6),
      nq     => group_4_2_nq_mem_6,
      strobe => group_4_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_7 : sram_x1
   port map (
      d      => g_4_2_data_top(7),
      nq     => group_4_2_nq_mem_7,
      strobe => group_4_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_8 : sram_x1
   port map (
      d      => g_4_2_data_top(0),
      nq     => group_4_2_nq_mem_8,
      strobe => group_4_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_9 : sram_x1
   port map (
      d      => g_4_2_data_top(1),
      nq     => group_4_2_nq_mem_9,
      strobe => group_4_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_10 : sram_x1
   port map (
      d      => g_4_2_data_top(2),
      nq     => group_4_2_nq_mem_10,
      strobe => group_4_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_11 : sram_x1
   port map (
      d      => g_4_2_data_top(3),
      nq     => group_4_2_nq_mem_11,
      strobe => group_4_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_12 : sram_x1
   port map (
      d      => g_4_2_data_top(4),
      nq     => group_4_2_nq_mem_12,
      strobe => group_4_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_13 : sram_x1
   port map (
      d      => g_4_2_data_top(5),
      nq     => group_4_2_nq_mem_13,
      strobe => group_4_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_14 : sram_x1
   port map (
      d      => g_4_2_data_top(6),
      nq     => group_4_2_nq_mem_14,
      strobe => group_4_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_15 : sram_x1
   port map (
      d      => g_4_2_data_top(7),
      nq     => group_4_2_nq_mem_15,
      strobe => group_4_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_16 : sram_x1
   port map (
      d      => g_4_2_data_top(0),
      nq     => group_4_2_nq_mem_16,
      strobe => group_4_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_17 : sram_x1
   port map (
      d      => g_4_2_data_top(1),
      nq     => group_4_2_nq_mem_17,
      strobe => group_4_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_18 : sram_x1
   port map (
      d      => g_4_2_data_top(2),
      nq     => group_4_2_nq_mem_18,
      strobe => group_4_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_19 : sram_x1
   port map (
      d      => g_4_2_data_top(3),
      nq     => group_4_2_nq_mem_19,
      strobe => group_4_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_20 : sram_x1
   port map (
      d      => g_4_2_data_top(4),
      nq     => group_4_2_nq_mem_20,
      strobe => group_4_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_21 : sram_x1
   port map (
      d      => g_4_2_data_top(5),
      nq     => group_4_2_nq_mem_21,
      strobe => group_4_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_22 : sram_x1
   port map (
      d      => g_4_2_data_top(6),
      nq     => group_4_2_nq_mem_22,
      strobe => group_4_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_23 : sram_x1
   port map (
      d      => g_4_2_data_top(7),
      nq     => group_4_2_nq_mem_23,
      strobe => group_4_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_24 : sram_x1
   port map (
      d      => g_4_2_data_top(0),
      nq     => group_4_2_nq_mem_24,
      strobe => group_4_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_25 : sram_x1
   port map (
      d      => g_4_2_data_top(1),
      nq     => group_4_2_nq_mem_25,
      strobe => group_4_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_26 : sram_x1
   port map (
      d      => g_4_2_data_top(2),
      nq     => group_4_2_nq_mem_26,
      strobe => group_4_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_27 : sram_x1
   port map (
      d      => g_4_2_data_top(3),
      nq     => group_4_2_nq_mem_27,
      strobe => group_4_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_28 : sram_x1
   port map (
      d      => g_4_2_data_top(4),
      nq     => group_4_2_nq_mem_28,
      strobe => group_4_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_29 : sram_x1
   port map (
      d      => g_4_2_data_top(5),
      nq     => group_4_2_nq_mem_29,
      strobe => group_4_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_30 : sram_x1
   port map (
      d      => g_4_2_data_top(6),
      nq     => group_4_2_nq_mem_30,
      strobe => group_4_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_31 : sram_x1
   port map (
      d      => g_4_2_data_top(7),
      nq     => group_4_2_nq_mem_31,
      strobe => group_4_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_32 : sram_x1
   port map (
      d      => g_4_2_data_top(0),
      nq     => group_4_2_nq_mem_32,
      strobe => group_4_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_33 : sram_x1
   port map (
      d      => g_4_2_data_top(1),
      nq     => group_4_2_nq_mem_33,
      strobe => group_4_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_34 : sram_x1
   port map (
      d      => g_4_2_data_top(2),
      nq     => group_4_2_nq_mem_34,
      strobe => group_4_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_35 : sram_x1
   port map (
      d      => g_4_2_data_top(3),
      nq     => group_4_2_nq_mem_35,
      strobe => group_4_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_36 : sram_x1
   port map (
      d      => g_4_2_data_top(4),
      nq     => group_4_2_nq_mem_36,
      strobe => group_4_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_37 : sram_x1
   port map (
      d      => g_4_2_data_top(5),
      nq     => group_4_2_nq_mem_37,
      strobe => group_4_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_38 : sram_x1
   port map (
      d      => g_4_2_data_top(6),
      nq     => group_4_2_nq_mem_38,
      strobe => group_4_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_39 : sram_x1
   port map (
      d      => g_4_2_data_top(7),
      nq     => group_4_2_nq_mem_39,
      strobe => group_4_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_40 : sram_x1
   port map (
      d      => g_4_2_data_top(0),
      nq     => group_4_2_nq_mem_40,
      strobe => group_4_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_41 : sram_x1
   port map (
      d      => g_4_2_data_top(1),
      nq     => group_4_2_nq_mem_41,
      strobe => group_4_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_42 : sram_x1
   port map (
      d      => g_4_2_data_top(2),
      nq     => group_4_2_nq_mem_42,
      strobe => group_4_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_43 : sram_x1
   port map (
      d      => g_4_2_data_top(3),
      nq     => group_4_2_nq_mem_43,
      strobe => group_4_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_44 : sram_x1
   port map (
      d      => g_4_2_data_top(4),
      nq     => group_4_2_nq_mem_44,
      strobe => group_4_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_45 : sram_x1
   port map (
      d      => g_4_2_data_top(5),
      nq     => group_4_2_nq_mem_45,
      strobe => group_4_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_46 : sram_x1
   port map (
      d      => g_4_2_data_top(6),
      nq     => group_4_2_nq_mem_46,
      strobe => group_4_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_47 : sram_x1
   port map (
      d      => g_4_2_data_top(7),
      nq     => group_4_2_nq_mem_47,
      strobe => group_4_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_48 : sram_x1
   port map (
      d      => g_4_2_data_top(0),
      nq     => group_4_2_nq_mem_48,
      strobe => group_4_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_49 : sram_x1
   port map (
      d      => g_4_2_data_top(1),
      nq     => group_4_2_nq_mem_49,
      strobe => group_4_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_50 : sram_x1
   port map (
      d      => g_4_2_data_top(2),
      nq     => group_4_2_nq_mem_50,
      strobe => group_4_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_51 : sram_x1
   port map (
      d      => g_4_2_data_top(3),
      nq     => group_4_2_nq_mem_51,
      strobe => group_4_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_52 : sram_x1
   port map (
      d      => g_4_2_data_top(4),
      nq     => group_4_2_nq_mem_52,
      strobe => group_4_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_53 : sram_x1
   port map (
      d      => g_4_2_data_top(5),
      nq     => group_4_2_nq_mem_53,
      strobe => group_4_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_54 : sram_x1
   port map (
      d      => g_4_2_data_top(6),
      nq     => group_4_2_nq_mem_54,
      strobe => group_4_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_55 : sram_x1
   port map (
      d      => g_4_2_data_top(7),
      nq     => group_4_2_nq_mem_55,
      strobe => group_4_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_56 : sram_x1
   port map (
      d      => g_4_2_data_top(0),
      nq     => group_4_2_nq_mem_56,
      strobe => group_4_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_57 : sram_x1
   port map (
      d      => g_4_2_data_top(1),
      nq     => group_4_2_nq_mem_57,
      strobe => group_4_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_58 : sram_x1
   port map (
      d      => g_4_2_data_top(2),
      nq     => group_4_2_nq_mem_58,
      strobe => group_4_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_59 : sram_x1
   port map (
      d      => g_4_2_data_top(3),
      nq     => group_4_2_nq_mem_59,
      strobe => group_4_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_60 : sram_x1
   port map (
      d      => g_4_2_data_top(4),
      nq     => group_4_2_nq_mem_60,
      strobe => group_4_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_61 : sram_x1
   port map (
      d      => g_4_2_data_top(5),
      nq     => group_4_2_nq_mem_61,
      strobe => group_4_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_62 : sram_x1
   port map (
      d      => g_4_2_data_top(6),
      nq     => group_4_2_nq_mem_62,
      strobe => group_4_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_63 : sram_x1
   port map (
      d      => g_4_2_data_top(7),
      nq     => group_4_2_nq_mem_63,
      strobe => group_4_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_64 : sram_x1
   port map (
      d      => g_4_2_data_top(0),
      nq     => group_4_2_nq_mem_64,
      strobe => group_4_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_65 : sram_x1
   port map (
      d      => g_4_2_data_top(1),
      nq     => group_4_2_nq_mem_65,
      strobe => group_4_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_66 : sram_x1
   port map (
      d      => g_4_2_data_top(2),
      nq     => group_4_2_nq_mem_66,
      strobe => group_4_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_67 : sram_x1
   port map (
      d      => g_4_2_data_top(3),
      nq     => group_4_2_nq_mem_67,
      strobe => group_4_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_68 : sram_x1
   port map (
      d      => g_4_2_data_top(4),
      nq     => group_4_2_nq_mem_68,
      strobe => group_4_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_69 : sram_x1
   port map (
      d      => g_4_2_data_top(5),
      nq     => group_4_2_nq_mem_69,
      strobe => group_4_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_70 : sram_x1
   port map (
      d      => g_4_2_data_top(6),
      nq     => group_4_2_nq_mem_70,
      strobe => group_4_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_71 : sram_x1
   port map (
      d      => g_4_2_data_top(7),
      nq     => group_4_2_nq_mem_71,
      strobe => group_4_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_72 : sram_x1
   port map (
      d      => g_4_2_data_top(0),
      nq     => group_4_2_nq_mem_72,
      strobe => group_4_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_73 : sram_x1
   port map (
      d      => g_4_2_data_top(1),
      nq     => group_4_2_nq_mem_73,
      strobe => group_4_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_74 : sram_x1
   port map (
      d      => g_4_2_data_top(2),
      nq     => group_4_2_nq_mem_74,
      strobe => group_4_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_75 : sram_x1
   port map (
      d      => g_4_2_data_top(3),
      nq     => group_4_2_nq_mem_75,
      strobe => group_4_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_mem_76 : sram_x1
   port map (
      d      => g_4_2_data_top(4),
      nq     => group_4_2_nq_mem_76,
      strobe => group_4_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_parity_0 : sram_x1
   port map (
      d      => g_4_2_data_top(8),
      nq     => group_4_2_nq_mem_parity_0,
      strobe => group_4_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_parity_1 : sram_x1
   port map (
      d      => g_4_2_data_top(8),
      nq     => group_4_2_nq_mem_parity_1,
      strobe => group_4_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_parity_2 : sram_x1
   port map (
      d      => g_4_2_data_top(8),
      nq     => group_4_2_nq_mem_parity_2,
      strobe => group_4_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_parity_3 : sram_x1
   port map (
      d      => g_4_2_data_top(8),
      nq     => group_4_2_nq_mem_parity_3,
      strobe => group_4_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_parity_4 : sram_x1
   port map (
      d      => g_4_2_data_top(8),
      nq     => group_4_2_nq_mem_parity_4,
      strobe => group_4_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_parity_5 : sram_x1
   port map (
      d      => g_4_2_data_top(8),
      nq     => group_4_2_nq_mem_parity_5,
      strobe => group_4_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_parity_6 : sram_x1
   port map (
      d      => g_4_2_data_top(8),
      nq     => group_4_2_nq_mem_parity_6,
      strobe => group_4_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_parity_7 : sram_x1
   port map (
      d      => g_4_2_data_top(8),
      nq     => group_4_2_nq_mem_parity_7,
      strobe => group_4_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_parity_8 : sram_x1
   port map (
      d      => g_4_2_data_top(8),
      nq     => group_4_2_nq_mem_parity_8,
      strobe => group_4_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_parity_9 : sram_x1
   port map (
      d      => g_4_2_data_top(8),
      nq     => group_4_2_nq_mem_parity_9,
      strobe => group_4_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_2_xor_0_0 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_0,
      i1  => group_4_2_nq_mem_1,
      q   => group_4_2_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_1_0 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_2,
      i1  => group_4_2_nq_mem_3,
      q   => group_4_2_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_2_0 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_4,
      i1  => group_4_2_nq_mem_5,
      q   => group_4_2_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_3_0 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_6,
      i1  => group_4_2_nq_mem_7,
      q   => group_4_2_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_4_0 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_0_0,
      i1  => group_4_2_q_xor_1_0,
      q   => group_4_2_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_5_0 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_2_0,
      i1  => group_4_2_q_xor_3_0,
      q   => group_4_2_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_6_0 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_4_0,
      i1  => group_4_2_q_xor_5_0,
      q   => group_4_2_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_7_0 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_6_0,
      i1  => group_4_2_nq_mem_parity_0,
      q   => group_4_2_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_0_1 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_8,
      i1  => group_4_2_nq_mem_9,
      q   => group_4_2_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_1_1 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_10,
      i1  => group_4_2_nq_mem_11,
      q   => group_4_2_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_2_1 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_12,
      i1  => group_4_2_nq_mem_13,
      q   => group_4_2_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_3_1 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_14,
      i1  => group_4_2_nq_mem_15,
      q   => group_4_2_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_4_1 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_0_1,
      i1  => group_4_2_q_xor_1_1,
      q   => group_4_2_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_5_1 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_2_1,
      i1  => group_4_2_q_xor_3_1,
      q   => group_4_2_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_6_1 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_4_1,
      i1  => group_4_2_q_xor_5_1,
      q   => group_4_2_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_7_1 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_6_1,
      i1  => group_4_2_nq_mem_parity_1,
      q   => group_4_2_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_0_2 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_16,
      i1  => group_4_2_nq_mem_17,
      q   => group_4_2_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_1_2 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_18,
      i1  => group_4_2_nq_mem_19,
      q   => group_4_2_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_2_2 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_20,
      i1  => group_4_2_nq_mem_21,
      q   => group_4_2_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_3_2 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_22,
      i1  => group_4_2_nq_mem_23,
      q   => group_4_2_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_4_2 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_0_2,
      i1  => group_4_2_q_xor_1_2,
      q   => group_4_2_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_5_2 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_2_2,
      i1  => group_4_2_q_xor_3_2,
      q   => group_4_2_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_6_2 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_4_2,
      i1  => group_4_2_q_xor_5_2,
      q   => group_4_2_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_7_2 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_6_2,
      i1  => group_4_2_nq_mem_parity_2,
      q   => group_4_2_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_0_3 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_24,
      i1  => group_4_2_nq_mem_25,
      q   => group_4_2_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_1_3 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_26,
      i1  => group_4_2_nq_mem_27,
      q   => group_4_2_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_2_3 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_28,
      i1  => group_4_2_nq_mem_29,
      q   => group_4_2_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_3_3 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_30,
      i1  => group_4_2_nq_mem_31,
      q   => group_4_2_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_4_3 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_0_3,
      i1  => group_4_2_q_xor_1_3,
      q   => group_4_2_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_5_3 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_2_3,
      i1  => group_4_2_q_xor_3_3,
      q   => group_4_2_q_xor_5_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_6_3 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_4_3,
      i1  => group_4_2_q_xor_5_3,
      q   => group_4_2_q_xor_6_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_7_3 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_6_3,
      i1  => group_4_2_nq_mem_parity_3,
      q   => group_4_2_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_0_4 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_32,
      i1  => group_4_2_nq_mem_33,
      q   => group_4_2_q_xor_0_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_1_4 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_34,
      i1  => group_4_2_nq_mem_35,
      q   => group_4_2_q_xor_1_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_2_4 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_36,
      i1  => group_4_2_nq_mem_37,
      q   => group_4_2_q_xor_2_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_3_4 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_38,
      i1  => group_4_2_nq_mem_39,
      q   => group_4_2_q_xor_3_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_4_4 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_0_4,
      i1  => group_4_2_q_xor_1_4,
      q   => group_4_2_q_xor_4_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_5_4 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_2_4,
      i1  => group_4_2_q_xor_3_4,
      q   => group_4_2_q_xor_5_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_6_4 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_4_4,
      i1  => group_4_2_q_xor_5_4,
      q   => group_4_2_q_xor_6_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_7_4 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_6_4,
      i1  => group_4_2_nq_mem_parity_4,
      q   => group_4_2_sig_error_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_0_5 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_40,
      i1  => group_4_2_nq_mem_41,
      q   => group_4_2_q_xor_0_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_1_5 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_42,
      i1  => group_4_2_nq_mem_43,
      q   => group_4_2_q_xor_1_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_2_5 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_44,
      i1  => group_4_2_nq_mem_45,
      q   => group_4_2_q_xor_2_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_3_5 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_46,
      i1  => group_4_2_nq_mem_47,
      q   => group_4_2_q_xor_3_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_4_5 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_0_5,
      i1  => group_4_2_q_xor_1_5,
      q   => group_4_2_q_xor_4_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_5_5 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_2_5,
      i1  => group_4_2_q_xor_3_5,
      q   => group_4_2_q_xor_5_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_6_5 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_4_5,
      i1  => group_4_2_q_xor_5_5,
      q   => group_4_2_q_xor_6_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_7_5 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_6_5,
      i1  => group_4_2_nq_mem_parity_5,
      q   => group_4_2_sig_error_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_0_6 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_48,
      i1  => group_4_2_nq_mem_49,
      q   => group_4_2_q_xor_0_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_1_6 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_50,
      i1  => group_4_2_nq_mem_51,
      q   => group_4_2_q_xor_1_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_2_6 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_52,
      i1  => group_4_2_nq_mem_53,
      q   => group_4_2_q_xor_2_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_3_6 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_54,
      i1  => group_4_2_nq_mem_55,
      q   => group_4_2_q_xor_3_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_4_6 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_0_6,
      i1  => group_4_2_q_xor_1_6,
      q   => group_4_2_q_xor_4_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_5_6 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_2_6,
      i1  => group_4_2_q_xor_3_6,
      q   => group_4_2_q_xor_5_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_6_6 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_4_6,
      i1  => group_4_2_q_xor_5_6,
      q   => group_4_2_q_xor_6_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_7_6 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_6_6,
      i1  => group_4_2_nq_mem_parity_6,
      q   => group_4_2_sig_error_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_0_7 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_56,
      i1  => group_4_2_nq_mem_57,
      q   => group_4_2_q_xor_0_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_1_7 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_58,
      i1  => group_4_2_nq_mem_59,
      q   => group_4_2_q_xor_1_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_2_7 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_60,
      i1  => group_4_2_nq_mem_61,
      q   => group_4_2_q_xor_2_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_3_7 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_62,
      i1  => group_4_2_nq_mem_63,
      q   => group_4_2_q_xor_3_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_4_7 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_0_7,
      i1  => group_4_2_q_xor_1_7,
      q   => group_4_2_q_xor_4_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_5_7 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_2_7,
      i1  => group_4_2_q_xor_3_7,
      q   => group_4_2_q_xor_5_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_6_7 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_4_7,
      i1  => group_4_2_q_xor_5_7,
      q   => group_4_2_q_xor_6_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_7_7 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_6_7,
      i1  => group_4_2_nq_mem_parity_7,
      q   => group_4_2_sig_error_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_0_8 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_64,
      i1  => group_4_2_nq_mem_65,
      q   => group_4_2_q_xor_0_8,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_1_8 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_66,
      i1  => group_4_2_nq_mem_67,
      q   => group_4_2_q_xor_1_8,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_2_8 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_68,
      i1  => group_4_2_nq_mem_69,
      q   => group_4_2_q_xor_2_8,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_3_8 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_70,
      i1  => group_4_2_nq_mem_71,
      q   => group_4_2_q_xor_3_8,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_4_8 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_0_8,
      i1  => group_4_2_q_xor_1_8,
      q   => group_4_2_q_xor_4_8,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_5_8 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_2_8,
      i1  => group_4_2_q_xor_3_8,
      q   => group_4_2_q_xor_5_8,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_6_8 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_4_8,
      i1  => group_4_2_q_xor_5_8,
      q   => group_4_2_q_xor_6_8,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_7_8 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_6_8,
      i1  => group_4_2_nq_mem_parity_8,
      q   => group_4_2_sig_error_8,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_0_9 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_72,
      i1  => group_4_2_nq_mem_73,
      q   => group_4_2_q_xor_0_9,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_1_9 : xr2_x1
   port map (
      i0  => group_4_2_nq_mem_74,
      i1  => group_4_2_nq_mem_75,
      q   => group_4_2_q_xor_1_9,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_2_9 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_0_9,
      i1  => group_4_2_q_xor_1_9,
      q   => group_4_2_q_xor_2_9,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_3_9 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_2_9,
      i1  => group_4_2_nq_mem_76,
      q   => group_4_2_q_xor_3_9,
      vdd => vdd,
      vss => vss
   );

group_4_2_xor_4_9 : xr2_x1
   port map (
      i0  => group_4_2_q_xor_3_9,
      i1  => group_4_2_nq_mem_parity_9,
      q   => group_4_2_sig_error_9,
      vdd => vdd,
      vss => vss
   );

group_4_2_or_0 : o4_x2
   port map (
      i0  => group_4_2_sig_error_0,
      i1  => group_4_2_sig_error_1,
      i2  => group_4_2_sig_error_2,
      i3  => group_4_2_sig_error_3,
      q   => group_4_2_error_0123,
      vdd => vdd,
      vss => vss
   );

group_4_2_or_1 : o4_x2
   port map (
      i0  => group_4_2_sig_error_4,
      i1  => group_4_2_sig_error_5,
      i2  => group_4_2_sig_error_6,
      i3  => group_4_2_sig_error_7,
      q   => group_4_2_error_4567,
      vdd => vdd,
      vss => vss
   );

group_4_2_or_2 : o4_x2
   port map (
      i0  => group_4_2_sig_error_8,
      i1  => group_4_2_sig_error_9,
      i2  => group_4_2_error_0123,
      i3  => group_4_2_error_4567,
      q   => group_4_2_error_01234567,
      vdd => vdd,
      vss => vss
   );

group_4_2_or_3 : o2_x2
   port map (
      i0  => g_3_2_error_rig,
      i1  => group_4_2_error_01234567,
      q   => error_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_and_0 : a2_x2
   port map (
      i0  => g_3_2_strobe_0_rig,
      i1  => g_4_2_column_top,
      q   => group_4_2_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_and_1 : a2_x2
   port map (
      i0  => g_3_2_strobe_1_rig,
      i1  => g_4_2_column_top,
      q   => group_4_2_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_and_2 : a2_x2
   port map (
      i0  => g_3_2_strobe_2_rig,
      i1  => g_4_2_column_top,
      q   => group_4_2_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_and_3 : a2_x2
   port map (
      i0  => g_3_2_strobe_3_rig,
      i1  => g_4_2_column_top,
      q   => group_4_2_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_and_4 : a2_x2
   port map (
      i0  => g_3_2_strobe_4_rig,
      i1  => g_4_2_column_top,
      q   => group_4_2_strobe_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_and_5 : a2_x2
   port map (
      i0  => g_3_2_strobe_5_rig,
      i1  => g_4_2_column_top,
      q   => group_4_2_strobe_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_and_6 : a2_x2
   port map (
      i0  => g_3_2_strobe_6_rig,
      i1  => g_4_2_column_top,
      q   => group_4_2_strobe_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_and_7 : a2_x2
   port map (
      i0  => g_3_2_strobe_7_rig,
      i1  => g_4_2_column_top,
      q   => group_4_2_strobe_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_and_8 : a2_x2
   port map (
      i0  => g_3_2_strobe_8_rig,
      i1  => g_4_2_column_top,
      q   => group_4_2_strobe_8,
      vdd => vdd,
      vss => vss
   );

group_4_2_and_9 : a2_x2
   port map (
      i0  => g_3_2_strobe_9_rig,
      i1  => g_4_2_column_top,
      q   => group_4_2_strobe_9,
      vdd => vdd,
      vss => vss
   );

group_4_2_buffer_col : buf_x2
   port map (
      i   => g_4_2_column_top,
      q   => g_4_1_column_top,
      vdd => vdd,
      vss => vss
   );

group_4_2_buffer_data_0 : buf_x2
   port map (
      i   => g_4_2_data_top(0),
      q   => g_4_1_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_4_2_buffer_data_1 : buf_x2
   port map (
      i   => g_4_2_data_top(1),
      q   => g_4_1_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_4_2_buffer_data_2 : buf_x2
   port map (
      i   => g_4_2_data_top(2),
      q   => g_4_1_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_4_2_buffer_data_3 : buf_x2
   port map (
      i   => g_4_2_data_top(3),
      q   => g_4_1_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_4_2_buffer_data_4 : buf_x2
   port map (
      i   => g_4_2_data_top(4),
      q   => g_4_1_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_4_2_buffer_data_5 : buf_x2
   port map (
      i   => g_4_2_data_top(5),
      q   => g_4_1_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_4_2_buffer_data_6 : buf_x2
   port map (
      i   => g_4_2_data_top(6),
      q   => g_4_1_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_4_2_buffer_data_7 : buf_x2
   port map (
      i   => g_4_2_data_top(7),
      q   => g_4_1_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_4_2_buffer_data_8 : buf_x2
   port map (
      i   => g_4_2_data_top(8),
      q   => g_4_1_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_76,
      nq  => group_4_2_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_75,
      nq  => group_4_2_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_74,
      nq  => group_4_2_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_7_q6_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_7_not_cmd(1),
      i1  => group_4_2_decoder_vertical_track_7_not_cmd(2),
      i2  => group_4_2_nq_mem_74,
      nq  => g_4_1_cmd_lef_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_7_q5_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_7_not_cmd(0),
      i1  => group_4_2_decoder_vertical_track_7_not_cmd(2),
      i2  => group_4_2_nq_mem_75,
      nq  => g_4_1_cmd_bot_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_4_2_nq_mem_74,
      i1  => group_4_2_decoder_vertical_track_7_not_cmd(2),
      i2  => group_4_2_nq_mem_75,
      nq  => group_4_2_cmd_lef_bot_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_7_not_cmd(0),
      i1  => group_4_2_decoder_vertical_track_7_not_cmd(1),
      i2  => group_4_2_nq_mem_76,
      nq  => group_4_2_cmd_top_bot_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_7_not_cmd(1),
      i1  => group_4_2_nq_mem_76,
      i2  => group_4_2_nq_mem_74,
      nq  => group_4_2_cmd_in_pad_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_7_not_cmd(0),
      i1  => group_4_2_nq_mem_75,
      i2  => group_4_2_nq_mem_76,
      nq  => group_4_2_cmd_pin5_bot_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_7_not_cmd(1),
      i1  => group_4_2_decoder_vertical_track_7_not_cmd(0),
      i2  => group_4_2_decoder_vertical_track_7_not_cmd(2),
      nq  => group_4_2_decoder_vertical_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_2_nq_mem_75,
      i1  => group_4_2_nq_mem_74,
      i2  => group_4_2_nq_mem_76,
      nq  => group_4_2_decoder_vertical_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_7_q0_ins : na2_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_7_na3_x1_2_sig,
      i1  => group_4_2_decoder_vertical_track_7_na3_x1_sig,
      nq  => group_4_2_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_73,
      nq  => group_4_2_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_72,
      nq  => group_4_2_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_71,
      nq  => group_4_2_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_6_q6_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_6_not_cmd(1),
      i1  => group_4_2_decoder_vertical_track_6_not_cmd(2),
      i2  => group_4_2_nq_mem_71,
      nq  => g_4_1_cmd_lef_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_6_q5_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_6_not_cmd(0),
      i1  => group_4_2_decoder_vertical_track_6_not_cmd(2),
      i2  => group_4_2_nq_mem_72,
      nq  => g_4_1_cmd_bot_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_4_2_nq_mem_71,
      i1  => group_4_2_decoder_vertical_track_6_not_cmd(2),
      i2  => group_4_2_nq_mem_72,
      nq  => group_4_2_cmd_lef_bot_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_6_not_cmd(0),
      i1  => group_4_2_decoder_vertical_track_6_not_cmd(1),
      i2  => group_4_2_nq_mem_73,
      nq  => group_4_2_cmd_top_bot_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_6_not_cmd(1),
      i1  => group_4_2_nq_mem_73,
      i2  => group_4_2_nq_mem_71,
      nq  => group_4_2_cmd_in_pad_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_6_not_cmd(0),
      i1  => group_4_2_nq_mem_72,
      i2  => group_4_2_nq_mem_73,
      nq  => group_4_2_cmd_pin5_bot_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_6_not_cmd(1),
      i1  => group_4_2_decoder_vertical_track_6_not_cmd(0),
      i2  => group_4_2_decoder_vertical_track_6_not_cmd(2),
      nq  => group_4_2_decoder_vertical_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_2_nq_mem_72,
      i1  => group_4_2_nq_mem_71,
      i2  => group_4_2_nq_mem_73,
      nq  => group_4_2_decoder_vertical_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_6_q0_ins : na2_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_6_na3_x1_2_sig,
      i1  => group_4_2_decoder_vertical_track_6_na3_x1_sig,
      nq  => group_4_2_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_70,
      nq  => group_4_2_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_69,
      nq  => group_4_2_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_68,
      nq  => group_4_2_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_5_q6_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_5_not_cmd(1),
      i1  => group_4_2_decoder_vertical_track_5_not_cmd(2),
      i2  => group_4_2_nq_mem_68,
      nq  => g_4_1_cmd_lef_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_5_q5_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_5_not_cmd(0),
      i1  => group_4_2_decoder_vertical_track_5_not_cmd(2),
      i2  => group_4_2_nq_mem_69,
      nq  => g_4_1_cmd_bot_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_4_2_nq_mem_68,
      i1  => group_4_2_decoder_vertical_track_5_not_cmd(2),
      i2  => group_4_2_nq_mem_69,
      nq  => group_4_2_cmd_lef_bot_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_5_not_cmd(0),
      i1  => group_4_2_decoder_vertical_track_5_not_cmd(1),
      i2  => group_4_2_nq_mem_70,
      nq  => group_4_2_cmd_top_bot_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_5_not_cmd(1),
      i1  => group_4_2_nq_mem_70,
      i2  => group_4_2_nq_mem_68,
      nq  => group_4_2_cmd_in_pad_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_5_not_cmd(0),
      i1  => group_4_2_nq_mem_69,
      i2  => group_4_2_nq_mem_70,
      nq  => group_4_2_cmd_pin5_bot_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_5_not_cmd(1),
      i1  => group_4_2_decoder_vertical_track_5_not_cmd(0),
      i2  => group_4_2_decoder_vertical_track_5_not_cmd(2),
      nq  => group_4_2_decoder_vertical_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_2_nq_mem_69,
      i1  => group_4_2_nq_mem_68,
      i2  => group_4_2_nq_mem_70,
      nq  => group_4_2_decoder_vertical_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_5_q0_ins : na2_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_5_na3_x1_2_sig,
      i1  => group_4_2_decoder_vertical_track_5_na3_x1_sig,
      nq  => group_4_2_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_67,
      nq  => group_4_2_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_66,
      nq  => group_4_2_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_65,
      nq  => group_4_2_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_4_q6_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_4_not_cmd(1),
      i1  => group_4_2_decoder_vertical_track_4_not_cmd(2),
      i2  => group_4_2_nq_mem_65,
      nq  => g_4_1_cmd_lef_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_4_q5_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_4_not_cmd(0),
      i1  => group_4_2_decoder_vertical_track_4_not_cmd(2),
      i2  => group_4_2_nq_mem_66,
      nq  => g_4_1_cmd_bot_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_4_2_nq_mem_65,
      i1  => group_4_2_decoder_vertical_track_4_not_cmd(2),
      i2  => group_4_2_nq_mem_66,
      nq  => group_4_2_cmd_lef_bot_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_4_not_cmd(0),
      i1  => group_4_2_decoder_vertical_track_4_not_cmd(1),
      i2  => group_4_2_nq_mem_67,
      nq  => group_4_2_cmd_top_bot_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_4_not_cmd(1),
      i1  => group_4_2_nq_mem_67,
      i2  => group_4_2_nq_mem_65,
      nq  => group_4_2_cmd_in_pad_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_4_not_cmd(0),
      i1  => group_4_2_nq_mem_66,
      i2  => group_4_2_nq_mem_67,
      nq  => group_4_2_cmd_pin5_bot_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_4_not_cmd(1),
      i1  => group_4_2_decoder_vertical_track_4_not_cmd(0),
      i2  => group_4_2_decoder_vertical_track_4_not_cmd(2),
      nq  => group_4_2_decoder_vertical_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_2_nq_mem_66,
      i1  => group_4_2_nq_mem_65,
      i2  => group_4_2_nq_mem_67,
      nq  => group_4_2_decoder_vertical_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_4_q0_ins : na2_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_4_na3_x1_2_sig,
      i1  => group_4_2_decoder_vertical_track_4_na3_x1_sig,
      nq  => group_4_2_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_64,
      nq  => group_4_2_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_63,
      nq  => group_4_2_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_62,
      nq  => group_4_2_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_3_q6_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_3_not_cmd(1),
      i1  => group_4_2_decoder_vertical_track_3_not_cmd(2),
      i2  => group_4_2_nq_mem_62,
      nq  => g_4_1_cmd_lef_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_3_q5_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_3_not_cmd(0),
      i1  => group_4_2_decoder_vertical_track_3_not_cmd(2),
      i2  => group_4_2_nq_mem_63,
      nq  => g_4_1_cmd_bot_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_4_2_nq_mem_62,
      i1  => group_4_2_decoder_vertical_track_3_not_cmd(2),
      i2  => group_4_2_nq_mem_63,
      nq  => group_4_2_cmd_lef_bot_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_3_not_cmd(0),
      i1  => group_4_2_decoder_vertical_track_3_not_cmd(1),
      i2  => group_4_2_nq_mem_64,
      nq  => group_4_2_cmd_top_bot_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_3_not_cmd(1),
      i1  => group_4_2_nq_mem_64,
      i2  => group_4_2_nq_mem_62,
      nq  => group_4_2_cmd_in_pad_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_3_not_cmd(0),
      i1  => group_4_2_nq_mem_63,
      i2  => group_4_2_nq_mem_64,
      nq  => group_4_2_cmd_pin5_bot_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_3_not_cmd(1),
      i1  => group_4_2_decoder_vertical_track_3_not_cmd(0),
      i2  => group_4_2_decoder_vertical_track_3_not_cmd(2),
      nq  => group_4_2_decoder_vertical_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_2_nq_mem_63,
      i1  => group_4_2_nq_mem_62,
      i2  => group_4_2_nq_mem_64,
      nq  => group_4_2_decoder_vertical_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_3_q0_ins : na2_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_3_na3_x1_2_sig,
      i1  => group_4_2_decoder_vertical_track_3_na3_x1_sig,
      nq  => group_4_2_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_61,
      nq  => group_4_2_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_60,
      nq  => group_4_2_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_59,
      nq  => group_4_2_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_2_q6_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_2_not_cmd(1),
      i1  => group_4_2_decoder_vertical_track_2_not_cmd(2),
      i2  => group_4_2_nq_mem_59,
      nq  => g_4_1_cmd_lef_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_2_q5_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_2_not_cmd(0),
      i1  => group_4_2_decoder_vertical_track_2_not_cmd(2),
      i2  => group_4_2_nq_mem_60,
      nq  => g_4_1_cmd_bot_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_4_2_nq_mem_59,
      i1  => group_4_2_decoder_vertical_track_2_not_cmd(2),
      i2  => group_4_2_nq_mem_60,
      nq  => group_4_2_cmd_lef_bot_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_2_not_cmd(0),
      i1  => group_4_2_decoder_vertical_track_2_not_cmd(1),
      i2  => group_4_2_nq_mem_61,
      nq  => group_4_2_cmd_top_bot_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_2_not_cmd(1),
      i1  => group_4_2_nq_mem_61,
      i2  => group_4_2_nq_mem_59,
      nq  => group_4_2_cmd_in_pad_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_2_not_cmd(0),
      i1  => group_4_2_nq_mem_60,
      i2  => group_4_2_nq_mem_61,
      nq  => group_4_2_cmd_pin5_bot_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_2_not_cmd(1),
      i1  => group_4_2_decoder_vertical_track_2_not_cmd(0),
      i2  => group_4_2_decoder_vertical_track_2_not_cmd(2),
      nq  => group_4_2_decoder_vertical_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_2_nq_mem_60,
      i1  => group_4_2_nq_mem_59,
      i2  => group_4_2_nq_mem_61,
      nq  => group_4_2_decoder_vertical_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_2_q0_ins : na2_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_2_na3_x1_2_sig,
      i1  => group_4_2_decoder_vertical_track_2_na3_x1_sig,
      nq  => group_4_2_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_58,
      nq  => group_4_2_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_57,
      nq  => group_4_2_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_56,
      nq  => group_4_2_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_1_q6_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_1_not_cmd(1),
      i1  => group_4_2_decoder_vertical_track_1_not_cmd(2),
      i2  => group_4_2_nq_mem_56,
      nq  => g_4_1_cmd_lef_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_1_q5_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_1_not_cmd(0),
      i1  => group_4_2_decoder_vertical_track_1_not_cmd(2),
      i2  => group_4_2_nq_mem_57,
      nq  => g_4_1_cmd_bot_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_4_2_nq_mem_56,
      i1  => group_4_2_decoder_vertical_track_1_not_cmd(2),
      i2  => group_4_2_nq_mem_57,
      nq  => group_4_2_cmd_lef_bot_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_1_not_cmd(0),
      i1  => group_4_2_decoder_vertical_track_1_not_cmd(1),
      i2  => group_4_2_nq_mem_58,
      nq  => group_4_2_cmd_top_bot_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_1_not_cmd(1),
      i1  => group_4_2_nq_mem_58,
      i2  => group_4_2_nq_mem_56,
      nq  => group_4_2_cmd_in_pad_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_1_not_cmd(0),
      i1  => group_4_2_nq_mem_57,
      i2  => group_4_2_nq_mem_58,
      nq  => group_4_2_cmd_pin5_bot_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_1_not_cmd(1),
      i1  => group_4_2_decoder_vertical_track_1_not_cmd(0),
      i2  => group_4_2_decoder_vertical_track_1_not_cmd(2),
      nq  => group_4_2_decoder_vertical_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_2_nq_mem_57,
      i1  => group_4_2_nq_mem_56,
      i2  => group_4_2_nq_mem_58,
      nq  => group_4_2_decoder_vertical_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_1_q0_ins : na2_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_1_na3_x1_2_sig,
      i1  => group_4_2_decoder_vertical_track_1_na3_x1_sig,
      nq  => group_4_2_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_55,
      nq  => group_4_2_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_54,
      nq  => group_4_2_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_53,
      nq  => group_4_2_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_0_q6_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_0_not_cmd(1),
      i1  => group_4_2_decoder_vertical_track_0_not_cmd(2),
      i2  => group_4_2_nq_mem_53,
      nq  => g_4_1_cmd_lef_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_0_q5_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_0_not_cmd(0),
      i1  => group_4_2_decoder_vertical_track_0_not_cmd(2),
      i2  => group_4_2_nq_mem_54,
      nq  => g_4_1_cmd_bot_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_4_2_nq_mem_53,
      i1  => group_4_2_decoder_vertical_track_0_not_cmd(2),
      i2  => group_4_2_nq_mem_54,
      nq  => group_4_2_cmd_lef_bot_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_0_not_cmd(0),
      i1  => group_4_2_decoder_vertical_track_0_not_cmd(1),
      i2  => group_4_2_nq_mem_55,
      nq  => group_4_2_cmd_top_bot_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_0_not_cmd(1),
      i1  => group_4_2_nq_mem_55,
      i2  => group_4_2_nq_mem_53,
      nq  => group_4_2_cmd_in_pad_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_0_not_cmd(0),
      i1  => group_4_2_nq_mem_54,
      i2  => group_4_2_nq_mem_55,
      nq  => group_4_2_cmd_pin5_bot_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_0_not_cmd(1),
      i1  => group_4_2_decoder_vertical_track_0_not_cmd(0),
      i2  => group_4_2_decoder_vertical_track_0_not_cmd(2),
      nq  => group_4_2_decoder_vertical_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_2_nq_mem_54,
      i1  => group_4_2_nq_mem_53,
      i2  => group_4_2_nq_mem_55,
      nq  => group_4_2_decoder_vertical_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_vertical_track_0_q0_ins : na2_x1
   port map (
      i0  => group_4_2_decoder_vertical_track_0_na3_x1_2_sig,
      i1  => group_4_2_decoder_vertical_track_0_na3_x1_sig,
      nq  => group_4_2_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_out_pad_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_23,
      i0  => g_4_1_top_0,
      i1  => g_4_1_top_1,
      nq  => group_4_2_out_pad_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_2_out_pad_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_23,
      i0  => g_4_1_top_2,
      i1  => g_4_1_top_3,
      nq  => group_4_2_out_pad_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_2_out_pad_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_23,
      i0  => g_4_1_top_4,
      i1  => g_4_1_top_5,
      nq  => group_4_2_out_pad_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_2_out_pad_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_23,
      i0  => g_4_1_top_6,
      i1  => g_4_1_top_7,
      nq  => group_4_2_out_pad_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_2_out_pad_mux_mx10 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_24,
      i0  => group_4_2_out_pad_mux_q00,
      i1  => group_4_2_out_pad_mux_q01,
      nq  => group_4_2_out_pad_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_2_out_pad_mux_mx11 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_24,
      i0  => group_4_2_out_pad_mux_q02,
      i1  => group_4_2_out_pad_mux_q03,
      nq  => group_4_2_out_pad_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_2_out_pad_mux_mx20 : mx2_x2
   port map (
      cmd => group_4_2_nq_mem_25,
      i0  => group_4_2_out_pad_mux_q10,
      i1  => group_4_2_out_pad_mux_q11,
      q   => group_4_2_only_out_pad,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_in3_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_26,
      i0  => g_4_1_top_0,
      i1  => g_4_1_top_1,
      nq  => group_4_2_clb_in3_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_in3_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_26,
      i0  => g_4_1_top_2,
      i1  => g_4_1_top_3,
      nq  => group_4_2_clb_in3_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_in3_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_26,
      i0  => g_4_1_top_4,
      i1  => g_4_1_top_5,
      nq  => group_4_2_clb_in3_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_in3_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_26,
      i0  => g_4_1_top_6,
      i1  => g_4_1_top_7,
      nq  => group_4_2_clb_in3_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_in3_mux_mx10 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_27,
      i0  => group_4_2_clb_in3_mux_q00,
      i1  => group_4_2_clb_in3_mux_q01,
      nq  => group_4_2_clb_in3_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_in3_mux_mx11 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_27,
      i0  => group_4_2_clb_in3_mux_q02,
      i1  => group_4_2_clb_in3_mux_q03,
      nq  => group_4_2_clb_in3_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_in3_mux_mx20 : mx2_x2
   port map (
      cmd => group_4_2_nq_mem_28,
      i0  => group_4_2_clb_in3_mux_q10,
      i1  => group_4_2_clb_in3_mux_q11,
      q   => group_4_2_in_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_52,
      nq  => group_4_2_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_51,
      nq  => group_4_2_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_50,
      nq  => group_4_2_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_7_q6_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_7_not_cmd(1),
      i1  => group_4_2_decoder_horizon_track_7_not_cmd(2),
      i2  => group_4_2_nq_mem_50,
      nq  => g_3_2_cmd_lef_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_7_q5_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_7_not_cmd(0),
      i1  => group_4_2_decoder_horizon_track_7_not_cmd(2),
      i2  => group_4_2_nq_mem_51,
      nq  => g_3_2_cmd_bot_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_4_2_nq_mem_50,
      i1  => group_4_2_decoder_horizon_track_7_not_cmd(2),
      i2  => group_4_2_nq_mem_51,
      nq  => g_3_2_cmd_top_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_7_not_cmd(0),
      i1  => group_4_2_decoder_horizon_track_7_not_cmd(1),
      i2  => group_4_2_nq_mem_52,
      nq  => group_4_2_cmd_bot_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_7_not_cmd(1),
      i1  => group_4_2_nq_mem_52,
      i2  => group_4_2_nq_mem_50,
      nq  => group_4_2_cmd_top_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_7_not_cmd(0),
      i1  => group_4_2_nq_mem_51,
      i2  => group_4_2_nq_mem_52,
      nq  => group_4_2_cmd_pin4_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_7_not_cmd(1),
      i1  => group_4_2_decoder_horizon_track_7_not_cmd(0),
      i2  => group_4_2_decoder_horizon_track_7_not_cmd(2),
      nq  => group_4_2_decoder_horizon_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_2_nq_mem_51,
      i1  => group_4_2_nq_mem_50,
      i2  => group_4_2_nq_mem_52,
      nq  => group_4_2_decoder_horizon_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_7_q0_ins : na2_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_7_na3_x1_2_sig,
      i1  => group_4_2_decoder_horizon_track_7_na3_x1_sig,
      nq  => group_4_2_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_49,
      nq  => group_4_2_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_48,
      nq  => group_4_2_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_47,
      nq  => group_4_2_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_6_q6_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_6_not_cmd(1),
      i1  => group_4_2_decoder_horizon_track_6_not_cmd(2),
      i2  => group_4_2_nq_mem_47,
      nq  => g_3_2_cmd_lef_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_6_q5_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_6_not_cmd(0),
      i1  => group_4_2_decoder_horizon_track_6_not_cmd(2),
      i2  => group_4_2_nq_mem_48,
      nq  => g_3_2_cmd_bot_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_4_2_nq_mem_47,
      i1  => group_4_2_decoder_horizon_track_6_not_cmd(2),
      i2  => group_4_2_nq_mem_48,
      nq  => g_3_2_cmd_top_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_6_not_cmd(0),
      i1  => group_4_2_decoder_horizon_track_6_not_cmd(1),
      i2  => group_4_2_nq_mem_49,
      nq  => group_4_2_cmd_bot_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_6_not_cmd(1),
      i1  => group_4_2_nq_mem_49,
      i2  => group_4_2_nq_mem_47,
      nq  => group_4_2_cmd_top_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_6_not_cmd(0),
      i1  => group_4_2_nq_mem_48,
      i2  => group_4_2_nq_mem_49,
      nq  => group_4_2_cmd_pin4_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_6_not_cmd(1),
      i1  => group_4_2_decoder_horizon_track_6_not_cmd(0),
      i2  => group_4_2_decoder_horizon_track_6_not_cmd(2),
      nq  => group_4_2_decoder_horizon_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_2_nq_mem_48,
      i1  => group_4_2_nq_mem_47,
      i2  => group_4_2_nq_mem_49,
      nq  => group_4_2_decoder_horizon_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_6_q0_ins : na2_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_6_na3_x1_2_sig,
      i1  => group_4_2_decoder_horizon_track_6_na3_x1_sig,
      nq  => group_4_2_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_46,
      nq  => group_4_2_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_45,
      nq  => group_4_2_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_44,
      nq  => group_4_2_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_5_q6_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_5_not_cmd(1),
      i1  => group_4_2_decoder_horizon_track_5_not_cmd(2),
      i2  => group_4_2_nq_mem_44,
      nq  => g_3_2_cmd_lef_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_5_q5_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_5_not_cmd(0),
      i1  => group_4_2_decoder_horizon_track_5_not_cmd(2),
      i2  => group_4_2_nq_mem_45,
      nq  => g_3_2_cmd_bot_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_4_2_nq_mem_44,
      i1  => group_4_2_decoder_horizon_track_5_not_cmd(2),
      i2  => group_4_2_nq_mem_45,
      nq  => g_3_2_cmd_top_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_5_not_cmd(0),
      i1  => group_4_2_decoder_horizon_track_5_not_cmd(1),
      i2  => group_4_2_nq_mem_46,
      nq  => group_4_2_cmd_bot_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_5_not_cmd(1),
      i1  => group_4_2_nq_mem_46,
      i2  => group_4_2_nq_mem_44,
      nq  => group_4_2_cmd_top_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_5_not_cmd(0),
      i1  => group_4_2_nq_mem_45,
      i2  => group_4_2_nq_mem_46,
      nq  => group_4_2_cmd_pin4_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_5_not_cmd(1),
      i1  => group_4_2_decoder_horizon_track_5_not_cmd(0),
      i2  => group_4_2_decoder_horizon_track_5_not_cmd(2),
      nq  => group_4_2_decoder_horizon_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_2_nq_mem_45,
      i1  => group_4_2_nq_mem_44,
      i2  => group_4_2_nq_mem_46,
      nq  => group_4_2_decoder_horizon_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_5_q0_ins : na2_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_5_na3_x1_2_sig,
      i1  => group_4_2_decoder_horizon_track_5_na3_x1_sig,
      nq  => group_4_2_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_43,
      nq  => group_4_2_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_42,
      nq  => group_4_2_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_41,
      nq  => group_4_2_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_4_q6_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_4_not_cmd(1),
      i1  => group_4_2_decoder_horizon_track_4_not_cmd(2),
      i2  => group_4_2_nq_mem_41,
      nq  => g_3_2_cmd_lef_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_4_q5_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_4_not_cmd(0),
      i1  => group_4_2_decoder_horizon_track_4_not_cmd(2),
      i2  => group_4_2_nq_mem_42,
      nq  => g_3_2_cmd_bot_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_4_2_nq_mem_41,
      i1  => group_4_2_decoder_horizon_track_4_not_cmd(2),
      i2  => group_4_2_nq_mem_42,
      nq  => g_3_2_cmd_top_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_4_not_cmd(0),
      i1  => group_4_2_decoder_horizon_track_4_not_cmd(1),
      i2  => group_4_2_nq_mem_43,
      nq  => group_4_2_cmd_bot_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_4_not_cmd(1),
      i1  => group_4_2_nq_mem_43,
      i2  => group_4_2_nq_mem_41,
      nq  => group_4_2_cmd_top_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_4_not_cmd(0),
      i1  => group_4_2_nq_mem_42,
      i2  => group_4_2_nq_mem_43,
      nq  => group_4_2_cmd_pin4_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_4_not_cmd(1),
      i1  => group_4_2_decoder_horizon_track_4_not_cmd(0),
      i2  => group_4_2_decoder_horizon_track_4_not_cmd(2),
      nq  => group_4_2_decoder_horizon_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_2_nq_mem_42,
      i1  => group_4_2_nq_mem_41,
      i2  => group_4_2_nq_mem_43,
      nq  => group_4_2_decoder_horizon_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_4_q0_ins : na2_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_4_na3_x1_2_sig,
      i1  => group_4_2_decoder_horizon_track_4_na3_x1_sig,
      nq  => group_4_2_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_40,
      nq  => group_4_2_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_39,
      nq  => group_4_2_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_38,
      nq  => group_4_2_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_3_q6_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_3_not_cmd(1),
      i1  => group_4_2_decoder_horizon_track_3_not_cmd(2),
      i2  => group_4_2_nq_mem_38,
      nq  => g_3_2_cmd_lef_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_3_q5_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_3_not_cmd(0),
      i1  => group_4_2_decoder_horizon_track_3_not_cmd(2),
      i2  => group_4_2_nq_mem_39,
      nq  => g_3_2_cmd_bot_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_4_2_nq_mem_38,
      i1  => group_4_2_decoder_horizon_track_3_not_cmd(2),
      i2  => group_4_2_nq_mem_39,
      nq  => g_3_2_cmd_top_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_3_not_cmd(0),
      i1  => group_4_2_decoder_horizon_track_3_not_cmd(1),
      i2  => group_4_2_nq_mem_40,
      nq  => group_4_2_cmd_bot_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_3_not_cmd(1),
      i1  => group_4_2_nq_mem_40,
      i2  => group_4_2_nq_mem_38,
      nq  => group_4_2_cmd_top_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_3_not_cmd(0),
      i1  => group_4_2_nq_mem_39,
      i2  => group_4_2_nq_mem_40,
      nq  => group_4_2_cmd_pin4_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_3_not_cmd(1),
      i1  => group_4_2_decoder_horizon_track_3_not_cmd(0),
      i2  => group_4_2_decoder_horizon_track_3_not_cmd(2),
      nq  => group_4_2_decoder_horizon_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_2_nq_mem_39,
      i1  => group_4_2_nq_mem_38,
      i2  => group_4_2_nq_mem_40,
      nq  => group_4_2_decoder_horizon_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_3_q0_ins : na2_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_3_na3_x1_2_sig,
      i1  => group_4_2_decoder_horizon_track_3_na3_x1_sig,
      nq  => group_4_2_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_37,
      nq  => group_4_2_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_36,
      nq  => group_4_2_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_35,
      nq  => group_4_2_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_2_q6_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_2_not_cmd(1),
      i1  => group_4_2_decoder_horizon_track_2_not_cmd(2),
      i2  => group_4_2_nq_mem_35,
      nq  => g_3_2_cmd_lef_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_2_q5_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_2_not_cmd(0),
      i1  => group_4_2_decoder_horizon_track_2_not_cmd(2),
      i2  => group_4_2_nq_mem_36,
      nq  => g_3_2_cmd_bot_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_4_2_nq_mem_35,
      i1  => group_4_2_decoder_horizon_track_2_not_cmd(2),
      i2  => group_4_2_nq_mem_36,
      nq  => g_3_2_cmd_top_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_2_not_cmd(0),
      i1  => group_4_2_decoder_horizon_track_2_not_cmd(1),
      i2  => group_4_2_nq_mem_37,
      nq  => group_4_2_cmd_bot_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_2_not_cmd(1),
      i1  => group_4_2_nq_mem_37,
      i2  => group_4_2_nq_mem_35,
      nq  => group_4_2_cmd_top_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_2_not_cmd(0),
      i1  => group_4_2_nq_mem_36,
      i2  => group_4_2_nq_mem_37,
      nq  => group_4_2_cmd_pin4_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_2_not_cmd(1),
      i1  => group_4_2_decoder_horizon_track_2_not_cmd(0),
      i2  => group_4_2_decoder_horizon_track_2_not_cmd(2),
      nq  => group_4_2_decoder_horizon_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_2_nq_mem_36,
      i1  => group_4_2_nq_mem_35,
      i2  => group_4_2_nq_mem_37,
      nq  => group_4_2_decoder_horizon_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_2_q0_ins : na2_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_2_na3_x1_2_sig,
      i1  => group_4_2_decoder_horizon_track_2_na3_x1_sig,
      nq  => group_4_2_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_34,
      nq  => group_4_2_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_33,
      nq  => group_4_2_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_32,
      nq  => group_4_2_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_1_q6_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_1_not_cmd(1),
      i1  => group_4_2_decoder_horizon_track_1_not_cmd(2),
      i2  => group_4_2_nq_mem_32,
      nq  => g_3_2_cmd_lef_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_1_q5_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_1_not_cmd(0),
      i1  => group_4_2_decoder_horizon_track_1_not_cmd(2),
      i2  => group_4_2_nq_mem_33,
      nq  => g_3_2_cmd_bot_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_4_2_nq_mem_32,
      i1  => group_4_2_decoder_horizon_track_1_not_cmd(2),
      i2  => group_4_2_nq_mem_33,
      nq  => g_3_2_cmd_top_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_1_not_cmd(0),
      i1  => group_4_2_decoder_horizon_track_1_not_cmd(1),
      i2  => group_4_2_nq_mem_34,
      nq  => group_4_2_cmd_bot_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_1_not_cmd(1),
      i1  => group_4_2_nq_mem_34,
      i2  => group_4_2_nq_mem_32,
      nq  => group_4_2_cmd_top_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_1_not_cmd(0),
      i1  => group_4_2_nq_mem_33,
      i2  => group_4_2_nq_mem_34,
      nq  => group_4_2_cmd_pin4_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_1_not_cmd(1),
      i1  => group_4_2_decoder_horizon_track_1_not_cmd(0),
      i2  => group_4_2_decoder_horizon_track_1_not_cmd(2),
      nq  => group_4_2_decoder_horizon_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_2_nq_mem_33,
      i1  => group_4_2_nq_mem_32,
      i2  => group_4_2_nq_mem_34,
      nq  => group_4_2_decoder_horizon_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_1_q0_ins : na2_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_1_na3_x1_2_sig,
      i1  => group_4_2_decoder_horizon_track_1_na3_x1_sig,
      nq  => group_4_2_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_31,
      nq  => group_4_2_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_30,
      nq  => group_4_2_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_2_nq_mem_29,
      nq  => group_4_2_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_0_q6_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_0_not_cmd(1),
      i1  => group_4_2_decoder_horizon_track_0_not_cmd(2),
      i2  => group_4_2_nq_mem_29,
      nq  => g_3_2_cmd_lef_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_0_q5_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_0_not_cmd(0),
      i1  => group_4_2_decoder_horizon_track_0_not_cmd(2),
      i2  => group_4_2_nq_mem_30,
      nq  => g_3_2_cmd_bot_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_4_2_nq_mem_29,
      i1  => group_4_2_decoder_horizon_track_0_not_cmd(2),
      i2  => group_4_2_nq_mem_30,
      nq  => g_3_2_cmd_top_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_0_not_cmd(0),
      i1  => group_4_2_decoder_horizon_track_0_not_cmd(1),
      i2  => group_4_2_nq_mem_31,
      nq  => group_4_2_cmd_bot_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_0_not_cmd(1),
      i1  => group_4_2_nq_mem_31,
      i2  => group_4_2_nq_mem_29,
      nq  => group_4_2_cmd_top_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_0_not_cmd(0),
      i1  => group_4_2_nq_mem_30,
      i2  => group_4_2_nq_mem_31,
      nq  => group_4_2_cmd_pin4_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_0_not_cmd(1),
      i1  => group_4_2_decoder_horizon_track_0_not_cmd(0),
      i2  => group_4_2_decoder_horizon_track_0_not_cmd(2),
      nq  => group_4_2_decoder_horizon_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_2_nq_mem_30,
      i1  => group_4_2_nq_mem_29,
      i2  => group_4_2_nq_mem_31,
      nq  => group_4_2_decoder_horizon_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_2_decoder_horizon_track_0_q0_ins : na2_x1
   port map (
      i0  => group_4_2_decoder_horizon_track_0_na3_x1_2_sig,
      i1  => group_4_2_decoder_horizon_track_0_na3_x1_sig,
      nq  => group_4_2_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_topside_in1_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_20,
      i0  => g_3_2_rig_0,
      i1  => g_3_2_rig_1,
      nq  => group_4_2_clb_topside_in1_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_topside_in1_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_20,
      i0  => g_3_2_rig_2,
      i1  => g_3_2_rig_3,
      nq  => group_4_2_clb_topside_in1_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_topside_in1_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_20,
      i0  => g_3_2_rig_4,
      i1  => g_3_2_rig_5,
      nq  => group_4_2_clb_topside_in1_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_topside_in1_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_20,
      i0  => g_3_2_rig_6,
      i1  => g_3_2_rig_7,
      nq  => group_4_2_clb_topside_in1_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_topside_in1_mux_mx10 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_21,
      i0  => group_4_2_clb_topside_in1_mux_q00,
      i1  => group_4_2_clb_topside_in1_mux_q01,
      nq  => group_4_2_clb_topside_in1_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_topside_in1_mux_mx11 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_21,
      i0  => group_4_2_clb_topside_in1_mux_q02,
      i1  => group_4_2_clb_topside_in1_mux_q03,
      nq  => group_4_2_clb_topside_in1_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_topside_in1_mux_mx20 : mx2_x2
   port map (
      cmd => group_4_2_nq_mem_22,
      i0  => group_4_2_clb_topside_in1_mux_q10,
      i1  => group_4_2_clb_topside_in1_mux_q11,
      q   => g_4_2_out_top,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_in0_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_17,
      i0  => g_3_2_rig_0,
      i1  => g_3_2_rig_1,
      nq  => group_4_2_clb_in0_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_in0_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_17,
      i0  => g_3_2_rig_2,
      i1  => g_3_2_rig_3,
      nq  => group_4_2_clb_in0_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_in0_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_17,
      i0  => g_3_2_rig_4,
      i1  => g_3_2_rig_5,
      nq  => group_4_2_clb_in0_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_in0_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_17,
      i0  => g_3_2_rig_6,
      i1  => g_3_2_rig_7,
      nq  => group_4_2_clb_in0_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_in0_mux_mx10 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_18,
      i0  => group_4_2_clb_in0_mux_q00,
      i1  => group_4_2_clb_in0_mux_q01,
      nq  => group_4_2_clb_in0_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_in0_mux_mx11 : nmx2_x1
   port map (
      cmd => group_4_2_nq_mem_18,
      i0  => group_4_2_clb_in0_mux_q02,
      i1  => group_4_2_clb_in0_mux_q03,
      nq  => group_4_2_clb_in0_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_2_clb_in0_mux_mx20 : mx2_x2
   port map (
      cmd => group_4_2_nq_mem_19,
      i0  => group_4_2_clb_in0_mux_q10,
      i1  => group_4_2_clb_in0_mux_q11,
      q   => group_4_2_in_0,
      vdd => vdd,
      vss => vss
   );

group_4_2_lut_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_2_in_3,
      i0  => group_4_2_nq_mem_0,
      i1  => group_4_2_nq_mem_1,
      nq  => group_4_2_lut_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_2_lut_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_2_in_3,
      i0  => group_4_2_nq_mem_2,
      i1  => group_4_2_nq_mem_3,
      nq  => group_4_2_lut_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_2_lut_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_2_in_3,
      i0  => group_4_2_nq_mem_4,
      i1  => group_4_2_nq_mem_5,
      nq  => group_4_2_lut_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_2_lut_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_2_in_3,
      i0  => group_4_2_nq_mem_6,
      i1  => group_4_2_nq_mem_7,
      nq  => group_4_2_lut_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_2_lut_mux_mx04 : nmx2_x1
   port map (
      cmd => group_4_2_in_3,
      i0  => group_4_2_nq_mem_8,
      i1  => group_4_2_nq_mem_9,
      nq  => group_4_2_lut_mux_q04,
      vdd => vdd,
      vss => vss
   );

group_4_2_lut_mux_mx05 : nmx2_x1
   port map (
      cmd => group_4_2_in_3,
      i0  => group_4_2_nq_mem_10,
      i1  => group_4_2_nq_mem_11,
      nq  => group_4_2_lut_mux_q05,
      vdd => vdd,
      vss => vss
   );

group_4_2_lut_mux_mx06 : nmx2_x1
   port map (
      cmd => group_4_2_in_3,
      i0  => group_4_2_nq_mem_12,
      i1  => group_4_2_nq_mem_13,
      nq  => group_4_2_lut_mux_q06,
      vdd => vdd,
      vss => vss
   );

group_4_2_lut_mux_mx07 : nmx2_x1
   port map (
      cmd => group_4_2_in_3,
      i0  => group_4_2_nq_mem_14,
      i1  => group_4_2_nq_mem_15,
      nq  => group_4_2_lut_mux_q07,
      vdd => vdd,
      vss => vss
   );

group_4_2_lut_mux_mx10 : nmx2_x1
   port map (
      cmd => g_3_2_out_rig,
      i0  => group_4_2_lut_mux_q00,
      i1  => group_4_2_lut_mux_q01,
      nq  => group_4_2_lut_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_2_lut_mux_mx11 : nmx2_x1
   port map (
      cmd => g_3_2_out_rig,
      i0  => group_4_2_lut_mux_q02,
      i1  => group_4_2_lut_mux_q03,
      nq  => group_4_2_lut_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_2_lut_mux_mx12 : nmx2_x1
   port map (
      cmd => g_3_2_out_rig,
      i0  => group_4_2_lut_mux_q04,
      i1  => group_4_2_lut_mux_q05,
      nq  => group_4_2_lut_mux_q12,
      vdd => vdd,
      vss => vss
   );

group_4_2_lut_mux_mx13 : nmx2_x1
   port map (
      cmd => g_3_2_out_rig,
      i0  => group_4_2_lut_mux_q06,
      i1  => group_4_2_lut_mux_q07,
      nq  => group_4_2_lut_mux_q13,
      vdd => vdd,
      vss => vss
   );

group_4_2_lut_mux_mx20 : nmx2_x1
   port map (
      cmd => g_4_1_out_top,
      i0  => group_4_2_lut_mux_q10,
      i1  => group_4_2_lut_mux_q11,
      nq  => group_4_2_lut_mux_q20,
      vdd => vdd,
      vss => vss
   );

group_4_2_lut_mux_mx21 : nmx2_x1
   port map (
      cmd => g_4_1_out_top,
      i0  => group_4_2_lut_mux_q12,
      i1  => group_4_2_lut_mux_q13,
      nq  => group_4_2_lut_mux_q21,
      vdd => vdd,
      vss => vss
   );

group_4_2_lut_mux_mx30 : nmx2_x1
   port map (
      cmd => group_4_2_in_0,
      i0  => group_4_2_lut_mux_q20,
      i1  => group_4_2_lut_mux_q21,
      nq  => group_4_2_out_lut,
      vdd => vdd,
      vss => vss
   );

group_4_1_mux_scan : mx2_x2
   port map (
      cmd => test_1,
      i0  => group_4_1_out_lut,
      i1  => g_3_1_scout,
      q   => group_4_1_out_lut_scan,
      vdd => vdd,
      vss => vss
   );

group_4_1_buf_test : buf_x2
   port map (
      i   => test_1,
      q   => g_3_1_test_in,
      vdd => vdd,
      vss => vss
   );

group_4_1_mux_outpad_scout : mx2_x2
   port map (
      cmd => test_1,
      i0  => group_4_1_only_out_pad,
      i1  => group_4_1_scout,
      q   => rig_out_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_flip_flop_clb : sff1_x4
   port map (
      ck  => clk_bot_x4,
      i   => group_4_1_out_lut_scan,
      q   => group_4_1_scout,
      vdd => vdd,
      vss => vss
   );

group_4_1_mux_out : mx2_x2
   port map (
      cmd => group_4_1_nq_mem_16,
      i0  => group_4_1_out_lut,
      i1  => group_4_1_scout,
      q   => group_4_1_out_clb,
      vdd => vdd,
      vss => vss
   );

group_4_1_zero_horiz_0 : zero_x0
   port map (
      nq  => group_4_1_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_4_1_cmd_zero_lef_0,
      i   => group_4_1_sig_zero_horiz_0,
      q   => g_3_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_pin4_lef_0 : ts_x4
   port map (
      cmd => group_4_1_cmd_pin4_lef_0,
      i   => group_4_1_out_clb,
      q   => g_3_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_top_lef_0 : ts_x4
   port map (
      cmd => group_4_1_cmd_top_lef_0,
      i   => g_4_1_top_0,
      q   => g_3_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_bot_lef_0 : ts_x4
   port map (
      cmd => group_4_1_cmd_bot_lef_0,
      i   => g_4_0_top_0,
      q   => g_3_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_zero_horiz_1 : zero_x0
   port map (
      nq  => group_4_1_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_4_1_cmd_zero_lef_1,
      i   => group_4_1_sig_zero_horiz_1,
      q   => g_3_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_pin4_lef_1 : ts_x4
   port map (
      cmd => group_4_1_cmd_pin4_lef_1,
      i   => group_4_1_out_clb,
      q   => g_3_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_top_lef_1 : ts_x4
   port map (
      cmd => group_4_1_cmd_top_lef_1,
      i   => g_4_1_top_1,
      q   => g_3_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_bot_lef_1 : ts_x4
   port map (
      cmd => group_4_1_cmd_bot_lef_1,
      i   => g_4_0_top_1,
      q   => g_3_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_zero_horiz_2 : zero_x0
   port map (
      nq  => group_4_1_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_4_1_cmd_zero_lef_2,
      i   => group_4_1_sig_zero_horiz_2,
      q   => g_3_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_pin4_lef_2 : ts_x4
   port map (
      cmd => group_4_1_cmd_pin4_lef_2,
      i   => group_4_1_out_clb,
      q   => g_3_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_top_lef_2 : ts_x4
   port map (
      cmd => group_4_1_cmd_top_lef_2,
      i   => g_4_1_top_2,
      q   => g_3_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_bot_lef_2 : ts_x4
   port map (
      cmd => group_4_1_cmd_bot_lef_2,
      i   => g_4_0_top_2,
      q   => g_3_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_zero_horiz_3 : zero_x0
   port map (
      nq  => group_4_1_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_4_1_cmd_zero_lef_3,
      i   => group_4_1_sig_zero_horiz_3,
      q   => g_3_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_pin4_lef_3 : ts_x4
   port map (
      cmd => group_4_1_cmd_pin4_lef_3,
      i   => group_4_1_out_clb,
      q   => g_3_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_top_lef_3 : ts_x4
   port map (
      cmd => group_4_1_cmd_top_lef_3,
      i   => g_4_1_top_3,
      q   => g_3_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_bot_lef_3 : ts_x4
   port map (
      cmd => group_4_1_cmd_bot_lef_3,
      i   => g_4_0_top_3,
      q   => g_3_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_zero_horiz_4 : zero_x0
   port map (
      nq  => group_4_1_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_4_1_cmd_zero_lef_4,
      i   => group_4_1_sig_zero_horiz_4,
      q   => g_3_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_pin4_lef_4 : ts_x4
   port map (
      cmd => group_4_1_cmd_pin4_lef_4,
      i   => group_4_1_out_clb,
      q   => g_3_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_top_lef_4 : ts_x4
   port map (
      cmd => group_4_1_cmd_top_lef_4,
      i   => g_4_1_top_4,
      q   => g_3_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_bot_lef_4 : ts_x4
   port map (
      cmd => group_4_1_cmd_bot_lef_4,
      i   => g_4_0_top_4,
      q   => g_3_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_zero_horiz_5 : zero_x0
   port map (
      nq  => group_4_1_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_4_1_cmd_zero_lef_5,
      i   => group_4_1_sig_zero_horiz_5,
      q   => g_3_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_pin4_lef_5 : ts_x4
   port map (
      cmd => group_4_1_cmd_pin4_lef_5,
      i   => group_4_1_out_clb,
      q   => g_3_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_top_lef_5 : ts_x4
   port map (
      cmd => group_4_1_cmd_top_lef_5,
      i   => g_4_1_top_5,
      q   => g_3_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_bot_lef_5 : ts_x4
   port map (
      cmd => group_4_1_cmd_bot_lef_5,
      i   => g_4_0_top_5,
      q   => g_3_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_zero_horiz_6 : zero_x0
   port map (
      nq  => group_4_1_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_4_1_cmd_zero_lef_6,
      i   => group_4_1_sig_zero_horiz_6,
      q   => g_3_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_pin4_lef_6 : ts_x4
   port map (
      cmd => group_4_1_cmd_pin4_lef_6,
      i   => group_4_1_out_clb,
      q   => g_3_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_top_lef_6 : ts_x4
   port map (
      cmd => group_4_1_cmd_top_lef_6,
      i   => g_4_1_top_6,
      q   => g_3_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_bot_lef_6 : ts_x4
   port map (
      cmd => group_4_1_cmd_bot_lef_6,
      i   => g_4_0_top_6,
      q   => g_3_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_zero_horiz_7 : zero_x0
   port map (
      nq  => group_4_1_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_4_1_cmd_zero_lef_7,
      i   => group_4_1_sig_zero_horiz_7,
      q   => g_3_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_pin4_lef_7 : ts_x4
   port map (
      cmd => group_4_1_cmd_pin4_lef_7,
      i   => group_4_1_out_clb,
      q   => g_3_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_top_lef_7 : ts_x4
   port map (
      cmd => group_4_1_cmd_top_lef_7,
      i   => g_4_1_top_7,
      q   => g_3_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_bot_lef_7 : ts_x4
   port map (
      cmd => group_4_1_cmd_bot_lef_7,
      i   => g_4_0_top_7,
      q   => g_3_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_zero_vert_0 : zero_x0
   port map (
      nq  => group_4_1_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_4_1_cmd_zero_bot_0,
      i   => group_4_1_sig_zero_vert_0,
      q   => g_4_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_pin5_bot_0 : ts_x4
   port map (
      cmd => group_4_1_cmd_pin5_bot_0,
      i   => group_4_1_out_clb,
      q   => g_4_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_top_bot_0 : ts_x4
   port map (
      cmd => group_4_1_cmd_top_bot_0,
      i   => g_4_1_top_0,
      q   => g_4_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_lef_bot_0 : ts_x4
   port map (
      cmd => group_4_1_cmd_lef_bot_0,
      i   => g_3_1_rig_0,
      q   => g_4_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_in_pad_v0 : ts_x4
   port map (
      cmd => group_4_1_cmd_in_pad_0,
      i   => rig_in_1,
      q   => g_4_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_bot_top_0 : ts_x4
   port map (
      cmd => g_4_1_cmd_bot_top_0,
      i   => g_4_0_top_0,
      q   => g_4_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_lef_top_0 : ts_x4
   port map (
      cmd => g_4_1_cmd_lef_top_0,
      i   => g_3_1_rig_0,
      q   => g_4_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_zero_vert_1 : zero_x0
   port map (
      nq  => group_4_1_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_4_1_cmd_zero_bot_1,
      i   => group_4_1_sig_zero_vert_1,
      q   => g_4_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_pin5_bot_1 : ts_x4
   port map (
      cmd => group_4_1_cmd_pin5_bot_1,
      i   => group_4_1_out_clb,
      q   => g_4_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_top_bot_1 : ts_x4
   port map (
      cmd => group_4_1_cmd_top_bot_1,
      i   => g_4_1_top_1,
      q   => g_4_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_lef_bot_1 : ts_x4
   port map (
      cmd => group_4_1_cmd_lef_bot_1,
      i   => g_3_1_rig_1,
      q   => g_4_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_in_pad_v1 : ts_x4
   port map (
      cmd => group_4_1_cmd_in_pad_1,
      i   => rig_in_1,
      q   => g_4_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_bot_top_1 : ts_x4
   port map (
      cmd => g_4_1_cmd_bot_top_1,
      i   => g_4_0_top_1,
      q   => g_4_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_lef_top_1 : ts_x4
   port map (
      cmd => g_4_1_cmd_lef_top_1,
      i   => g_3_1_rig_1,
      q   => g_4_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_zero_vert_2 : zero_x0
   port map (
      nq  => group_4_1_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_4_1_cmd_zero_bot_2,
      i   => group_4_1_sig_zero_vert_2,
      q   => g_4_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_pin5_bot_2 : ts_x4
   port map (
      cmd => group_4_1_cmd_pin5_bot_2,
      i   => group_4_1_out_clb,
      q   => g_4_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_top_bot_2 : ts_x4
   port map (
      cmd => group_4_1_cmd_top_bot_2,
      i   => g_4_1_top_2,
      q   => g_4_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_lef_bot_2 : ts_x4
   port map (
      cmd => group_4_1_cmd_lef_bot_2,
      i   => g_3_1_rig_2,
      q   => g_4_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_in_pad_v2 : ts_x4
   port map (
      cmd => group_4_1_cmd_in_pad_2,
      i   => rig_in_1,
      q   => g_4_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_bot_top_2 : ts_x4
   port map (
      cmd => g_4_1_cmd_bot_top_2,
      i   => g_4_0_top_2,
      q   => g_4_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_lef_top_2 : ts_x4
   port map (
      cmd => g_4_1_cmd_lef_top_2,
      i   => g_3_1_rig_2,
      q   => g_4_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_zero_vert_3 : zero_x0
   port map (
      nq  => group_4_1_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_4_1_cmd_zero_bot_3,
      i   => group_4_1_sig_zero_vert_3,
      q   => g_4_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_pin5_bot_3 : ts_x4
   port map (
      cmd => group_4_1_cmd_pin5_bot_3,
      i   => group_4_1_out_clb,
      q   => g_4_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_top_bot_3 : ts_x4
   port map (
      cmd => group_4_1_cmd_top_bot_3,
      i   => g_4_1_top_3,
      q   => g_4_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_lef_bot_3 : ts_x4
   port map (
      cmd => group_4_1_cmd_lef_bot_3,
      i   => g_3_1_rig_3,
      q   => g_4_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_in_pad_v3 : ts_x4
   port map (
      cmd => group_4_1_cmd_in_pad_3,
      i   => rig_in_1,
      q   => g_4_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_bot_top_3 : ts_x4
   port map (
      cmd => g_4_1_cmd_bot_top_3,
      i   => g_4_0_top_3,
      q   => g_4_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_lef_top_3 : ts_x4
   port map (
      cmd => g_4_1_cmd_lef_top_3,
      i   => g_3_1_rig_3,
      q   => g_4_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_zero_vert_4 : zero_x0
   port map (
      nq  => group_4_1_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_4_1_cmd_zero_bot_4,
      i   => group_4_1_sig_zero_vert_4,
      q   => g_4_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_pin5_bot_4 : ts_x4
   port map (
      cmd => group_4_1_cmd_pin5_bot_4,
      i   => group_4_1_out_clb,
      q   => g_4_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_top_bot_4 : ts_x4
   port map (
      cmd => group_4_1_cmd_top_bot_4,
      i   => g_4_1_top_4,
      q   => g_4_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_lef_bot_4 : ts_x4
   port map (
      cmd => group_4_1_cmd_lef_bot_4,
      i   => g_3_1_rig_4,
      q   => g_4_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_in_pad_v4 : ts_x4
   port map (
      cmd => group_4_1_cmd_in_pad_4,
      i   => rig_in_1,
      q   => g_4_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_bot_top_4 : ts_x4
   port map (
      cmd => g_4_1_cmd_bot_top_4,
      i   => g_4_0_top_4,
      q   => g_4_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_lef_top_4 : ts_x4
   port map (
      cmd => g_4_1_cmd_lef_top_4,
      i   => g_3_1_rig_4,
      q   => g_4_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_zero_vert_5 : zero_x0
   port map (
      nq  => group_4_1_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_4_1_cmd_zero_bot_5,
      i   => group_4_1_sig_zero_vert_5,
      q   => g_4_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_pin5_bot_5 : ts_x4
   port map (
      cmd => group_4_1_cmd_pin5_bot_5,
      i   => group_4_1_out_clb,
      q   => g_4_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_top_bot_5 : ts_x4
   port map (
      cmd => group_4_1_cmd_top_bot_5,
      i   => g_4_1_top_5,
      q   => g_4_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_lef_bot_5 : ts_x4
   port map (
      cmd => group_4_1_cmd_lef_bot_5,
      i   => g_3_1_rig_5,
      q   => g_4_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_in_pad_v5 : ts_x4
   port map (
      cmd => group_4_1_cmd_in_pad_5,
      i   => rig_in_1,
      q   => g_4_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_bot_top_5 : ts_x4
   port map (
      cmd => g_4_1_cmd_bot_top_5,
      i   => g_4_0_top_5,
      q   => g_4_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_lef_top_5 : ts_x4
   port map (
      cmd => g_4_1_cmd_lef_top_5,
      i   => g_3_1_rig_5,
      q   => g_4_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_zero_vert_6 : zero_x0
   port map (
      nq  => group_4_1_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_4_1_cmd_zero_bot_6,
      i   => group_4_1_sig_zero_vert_6,
      q   => g_4_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_pin5_bot_6 : ts_x4
   port map (
      cmd => group_4_1_cmd_pin5_bot_6,
      i   => group_4_1_out_clb,
      q   => g_4_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_top_bot_6 : ts_x4
   port map (
      cmd => group_4_1_cmd_top_bot_6,
      i   => g_4_1_top_6,
      q   => g_4_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_lef_bot_6 : ts_x4
   port map (
      cmd => group_4_1_cmd_lef_bot_6,
      i   => g_3_1_rig_6,
      q   => g_4_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_in_pad_v6 : ts_x4
   port map (
      cmd => group_4_1_cmd_in_pad_6,
      i   => rig_in_1,
      q   => g_4_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_bot_top_6 : ts_x4
   port map (
      cmd => g_4_1_cmd_bot_top_6,
      i   => g_4_0_top_6,
      q   => g_4_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_lef_top_6 : ts_x4
   port map (
      cmd => g_4_1_cmd_lef_top_6,
      i   => g_3_1_rig_6,
      q   => g_4_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_zero_vert_7 : zero_x0
   port map (
      nq  => group_4_1_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_4_1_cmd_zero_bot_7,
      i   => group_4_1_sig_zero_vert_7,
      q   => g_4_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_pin5_bot_7 : ts_x4
   port map (
      cmd => group_4_1_cmd_pin5_bot_7,
      i   => group_4_1_out_clb,
      q   => g_4_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_top_bot_7 : ts_x4
   port map (
      cmd => group_4_1_cmd_top_bot_7,
      i   => g_4_1_top_7,
      q   => g_4_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_lef_bot_7 : ts_x4
   port map (
      cmd => group_4_1_cmd_lef_bot_7,
      i   => g_3_1_rig_7,
      q   => g_4_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_in_pad_v7 : ts_x4
   port map (
      cmd => group_4_1_cmd_in_pad_7,
      i   => rig_in_1,
      q   => g_4_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_bot_top_7 : ts_x4
   port map (
      cmd => g_4_1_cmd_bot_top_7,
      i   => g_4_0_top_7,
      q   => g_4_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_ts_lef_top_7 : ts_x4
   port map (
      cmd => g_4_1_cmd_lef_top_7,
      i   => g_3_1_rig_7,
      q   => g_4_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_mem_0 : sram_x1
   port map (
      d      => g_4_1_data_top(0),
      nq     => group_4_1_nq_mem_0,
      strobe => group_4_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_1 : sram_x1
   port map (
      d      => g_4_1_data_top(1),
      nq     => group_4_1_nq_mem_1,
      strobe => group_4_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_2 : sram_x1
   port map (
      d      => g_4_1_data_top(2),
      nq     => group_4_1_nq_mem_2,
      strobe => group_4_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_3 : sram_x1
   port map (
      d      => g_4_1_data_top(3),
      nq     => group_4_1_nq_mem_3,
      strobe => group_4_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_4 : sram_x1
   port map (
      d      => g_4_1_data_top(4),
      nq     => group_4_1_nq_mem_4,
      strobe => group_4_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_5 : sram_x1
   port map (
      d      => g_4_1_data_top(5),
      nq     => group_4_1_nq_mem_5,
      strobe => group_4_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_6 : sram_x1
   port map (
      d      => g_4_1_data_top(6),
      nq     => group_4_1_nq_mem_6,
      strobe => group_4_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_7 : sram_x1
   port map (
      d      => g_4_1_data_top(7),
      nq     => group_4_1_nq_mem_7,
      strobe => group_4_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_8 : sram_x1
   port map (
      d      => g_4_1_data_top(0),
      nq     => group_4_1_nq_mem_8,
      strobe => group_4_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_9 : sram_x1
   port map (
      d      => g_4_1_data_top(1),
      nq     => group_4_1_nq_mem_9,
      strobe => group_4_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_10 : sram_x1
   port map (
      d      => g_4_1_data_top(2),
      nq     => group_4_1_nq_mem_10,
      strobe => group_4_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_11 : sram_x1
   port map (
      d      => g_4_1_data_top(3),
      nq     => group_4_1_nq_mem_11,
      strobe => group_4_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_12 : sram_x1
   port map (
      d      => g_4_1_data_top(4),
      nq     => group_4_1_nq_mem_12,
      strobe => group_4_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_13 : sram_x1
   port map (
      d      => g_4_1_data_top(5),
      nq     => group_4_1_nq_mem_13,
      strobe => group_4_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_14 : sram_x1
   port map (
      d      => g_4_1_data_top(6),
      nq     => group_4_1_nq_mem_14,
      strobe => group_4_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_15 : sram_x1
   port map (
      d      => g_4_1_data_top(7),
      nq     => group_4_1_nq_mem_15,
      strobe => group_4_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_16 : sram_x1
   port map (
      d      => g_4_1_data_top(0),
      nq     => group_4_1_nq_mem_16,
      strobe => group_4_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_17 : sram_x1
   port map (
      d      => g_4_1_data_top(1),
      nq     => group_4_1_nq_mem_17,
      strobe => group_4_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_18 : sram_x1
   port map (
      d      => g_4_1_data_top(2),
      nq     => group_4_1_nq_mem_18,
      strobe => group_4_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_19 : sram_x1
   port map (
      d      => g_4_1_data_top(3),
      nq     => group_4_1_nq_mem_19,
      strobe => group_4_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_20 : sram_x1
   port map (
      d      => g_4_1_data_top(4),
      nq     => group_4_1_nq_mem_20,
      strobe => group_4_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_21 : sram_x1
   port map (
      d      => g_4_1_data_top(5),
      nq     => group_4_1_nq_mem_21,
      strobe => group_4_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_22 : sram_x1
   port map (
      d      => g_4_1_data_top(6),
      nq     => group_4_1_nq_mem_22,
      strobe => group_4_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_23 : sram_x1
   port map (
      d      => g_4_1_data_top(7),
      nq     => group_4_1_nq_mem_23,
      strobe => group_4_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_24 : sram_x1
   port map (
      d      => g_4_1_data_top(0),
      nq     => group_4_1_nq_mem_24,
      strobe => group_4_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_25 : sram_x1
   port map (
      d      => g_4_1_data_top(1),
      nq     => group_4_1_nq_mem_25,
      strobe => group_4_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_26 : sram_x1
   port map (
      d      => g_4_1_data_top(2),
      nq     => group_4_1_nq_mem_26,
      strobe => group_4_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_27 : sram_x1
   port map (
      d      => g_4_1_data_top(3),
      nq     => group_4_1_nq_mem_27,
      strobe => group_4_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_28 : sram_x1
   port map (
      d      => g_4_1_data_top(4),
      nq     => group_4_1_nq_mem_28,
      strobe => group_4_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_29 : sram_x1
   port map (
      d      => g_4_1_data_top(5),
      nq     => group_4_1_nq_mem_29,
      strobe => group_4_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_30 : sram_x1
   port map (
      d      => g_4_1_data_top(6),
      nq     => group_4_1_nq_mem_30,
      strobe => group_4_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_31 : sram_x1
   port map (
      d      => g_4_1_data_top(7),
      nq     => group_4_1_nq_mem_31,
      strobe => group_4_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_32 : sram_x1
   port map (
      d      => g_4_1_data_top(0),
      nq     => group_4_1_nq_mem_32,
      strobe => group_4_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_33 : sram_x1
   port map (
      d      => g_4_1_data_top(1),
      nq     => group_4_1_nq_mem_33,
      strobe => group_4_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_34 : sram_x1
   port map (
      d      => g_4_1_data_top(2),
      nq     => group_4_1_nq_mem_34,
      strobe => group_4_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_35 : sram_x1
   port map (
      d      => g_4_1_data_top(3),
      nq     => group_4_1_nq_mem_35,
      strobe => group_4_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_36 : sram_x1
   port map (
      d      => g_4_1_data_top(4),
      nq     => group_4_1_nq_mem_36,
      strobe => group_4_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_37 : sram_x1
   port map (
      d      => g_4_1_data_top(5),
      nq     => group_4_1_nq_mem_37,
      strobe => group_4_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_38 : sram_x1
   port map (
      d      => g_4_1_data_top(6),
      nq     => group_4_1_nq_mem_38,
      strobe => group_4_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_39 : sram_x1
   port map (
      d      => g_4_1_data_top(7),
      nq     => group_4_1_nq_mem_39,
      strobe => group_4_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_40 : sram_x1
   port map (
      d      => g_4_1_data_top(0),
      nq     => group_4_1_nq_mem_40,
      strobe => group_4_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_41 : sram_x1
   port map (
      d      => g_4_1_data_top(1),
      nq     => group_4_1_nq_mem_41,
      strobe => group_4_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_42 : sram_x1
   port map (
      d      => g_4_1_data_top(2),
      nq     => group_4_1_nq_mem_42,
      strobe => group_4_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_43 : sram_x1
   port map (
      d      => g_4_1_data_top(3),
      nq     => group_4_1_nq_mem_43,
      strobe => group_4_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_44 : sram_x1
   port map (
      d      => g_4_1_data_top(4),
      nq     => group_4_1_nq_mem_44,
      strobe => group_4_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_45 : sram_x1
   port map (
      d      => g_4_1_data_top(5),
      nq     => group_4_1_nq_mem_45,
      strobe => group_4_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_46 : sram_x1
   port map (
      d      => g_4_1_data_top(6),
      nq     => group_4_1_nq_mem_46,
      strobe => group_4_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_47 : sram_x1
   port map (
      d      => g_4_1_data_top(7),
      nq     => group_4_1_nq_mem_47,
      strobe => group_4_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_48 : sram_x1
   port map (
      d      => g_4_1_data_top(0),
      nq     => group_4_1_nq_mem_48,
      strobe => group_4_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_49 : sram_x1
   port map (
      d      => g_4_1_data_top(1),
      nq     => group_4_1_nq_mem_49,
      strobe => group_4_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_50 : sram_x1
   port map (
      d      => g_4_1_data_top(2),
      nq     => group_4_1_nq_mem_50,
      strobe => group_4_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_51 : sram_x1
   port map (
      d      => g_4_1_data_top(3),
      nq     => group_4_1_nq_mem_51,
      strobe => group_4_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_52 : sram_x1
   port map (
      d      => g_4_1_data_top(4),
      nq     => group_4_1_nq_mem_52,
      strobe => group_4_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_53 : sram_x1
   port map (
      d      => g_4_1_data_top(5),
      nq     => group_4_1_nq_mem_53,
      strobe => group_4_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_54 : sram_x1
   port map (
      d      => g_4_1_data_top(6),
      nq     => group_4_1_nq_mem_54,
      strobe => group_4_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_55 : sram_x1
   port map (
      d      => g_4_1_data_top(7),
      nq     => group_4_1_nq_mem_55,
      strobe => group_4_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_56 : sram_x1
   port map (
      d      => g_4_1_data_top(0),
      nq     => group_4_1_nq_mem_56,
      strobe => group_4_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_57 : sram_x1
   port map (
      d      => g_4_1_data_top(1),
      nq     => group_4_1_nq_mem_57,
      strobe => group_4_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_58 : sram_x1
   port map (
      d      => g_4_1_data_top(2),
      nq     => group_4_1_nq_mem_58,
      strobe => group_4_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_59 : sram_x1
   port map (
      d      => g_4_1_data_top(3),
      nq     => group_4_1_nq_mem_59,
      strobe => group_4_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_60 : sram_x1
   port map (
      d      => g_4_1_data_top(4),
      nq     => group_4_1_nq_mem_60,
      strobe => group_4_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_61 : sram_x1
   port map (
      d      => g_4_1_data_top(5),
      nq     => group_4_1_nq_mem_61,
      strobe => group_4_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_62 : sram_x1
   port map (
      d      => g_4_1_data_top(6),
      nq     => group_4_1_nq_mem_62,
      strobe => group_4_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_63 : sram_x1
   port map (
      d      => g_4_1_data_top(7),
      nq     => group_4_1_nq_mem_63,
      strobe => group_4_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_64 : sram_x1
   port map (
      d      => g_4_1_data_top(0),
      nq     => group_4_1_nq_mem_64,
      strobe => group_4_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_65 : sram_x1
   port map (
      d      => g_4_1_data_top(1),
      nq     => group_4_1_nq_mem_65,
      strobe => group_4_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_66 : sram_x1
   port map (
      d      => g_4_1_data_top(2),
      nq     => group_4_1_nq_mem_66,
      strobe => group_4_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_67 : sram_x1
   port map (
      d      => g_4_1_data_top(3),
      nq     => group_4_1_nq_mem_67,
      strobe => group_4_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_68 : sram_x1
   port map (
      d      => g_4_1_data_top(4),
      nq     => group_4_1_nq_mem_68,
      strobe => group_4_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_69 : sram_x1
   port map (
      d      => g_4_1_data_top(5),
      nq     => group_4_1_nq_mem_69,
      strobe => group_4_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_70 : sram_x1
   port map (
      d      => g_4_1_data_top(6),
      nq     => group_4_1_nq_mem_70,
      strobe => group_4_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_71 : sram_x1
   port map (
      d      => g_4_1_data_top(7),
      nq     => group_4_1_nq_mem_71,
      strobe => group_4_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_72 : sram_x1
   port map (
      d      => g_4_1_data_top(0),
      nq     => group_4_1_nq_mem_72,
      strobe => group_4_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_73 : sram_x1
   port map (
      d      => g_4_1_data_top(1),
      nq     => group_4_1_nq_mem_73,
      strobe => group_4_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_74 : sram_x1
   port map (
      d      => g_4_1_data_top(2),
      nq     => group_4_1_nq_mem_74,
      strobe => group_4_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_75 : sram_x1
   port map (
      d      => g_4_1_data_top(3),
      nq     => group_4_1_nq_mem_75,
      strobe => group_4_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_mem_76 : sram_x1
   port map (
      d      => g_4_1_data_top(4),
      nq     => group_4_1_nq_mem_76,
      strobe => group_4_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_parity_0 : sram_x1
   port map (
      d      => g_4_1_data_top(8),
      nq     => group_4_1_nq_mem_parity_0,
      strobe => group_4_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_parity_1 : sram_x1
   port map (
      d      => g_4_1_data_top(8),
      nq     => group_4_1_nq_mem_parity_1,
      strobe => group_4_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_parity_2 : sram_x1
   port map (
      d      => g_4_1_data_top(8),
      nq     => group_4_1_nq_mem_parity_2,
      strobe => group_4_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_parity_3 : sram_x1
   port map (
      d      => g_4_1_data_top(8),
      nq     => group_4_1_nq_mem_parity_3,
      strobe => group_4_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_parity_4 : sram_x1
   port map (
      d      => g_4_1_data_top(8),
      nq     => group_4_1_nq_mem_parity_4,
      strobe => group_4_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_parity_5 : sram_x1
   port map (
      d      => g_4_1_data_top(8),
      nq     => group_4_1_nq_mem_parity_5,
      strobe => group_4_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_parity_6 : sram_x1
   port map (
      d      => g_4_1_data_top(8),
      nq     => group_4_1_nq_mem_parity_6,
      strobe => group_4_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_parity_7 : sram_x1
   port map (
      d      => g_4_1_data_top(8),
      nq     => group_4_1_nq_mem_parity_7,
      strobe => group_4_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_parity_8 : sram_x1
   port map (
      d      => g_4_1_data_top(8),
      nq     => group_4_1_nq_mem_parity_8,
      strobe => group_4_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_parity_9 : sram_x1
   port map (
      d      => g_4_1_data_top(8),
      nq     => group_4_1_nq_mem_parity_9,
      strobe => group_4_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_4_1_xor_0_0 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_0,
      i1  => group_4_1_nq_mem_1,
      q   => group_4_1_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_1_0 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_2,
      i1  => group_4_1_nq_mem_3,
      q   => group_4_1_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_2_0 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_4,
      i1  => group_4_1_nq_mem_5,
      q   => group_4_1_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_3_0 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_6,
      i1  => group_4_1_nq_mem_7,
      q   => group_4_1_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_4_0 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_0_0,
      i1  => group_4_1_q_xor_1_0,
      q   => group_4_1_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_5_0 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_2_0,
      i1  => group_4_1_q_xor_3_0,
      q   => group_4_1_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_6_0 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_4_0,
      i1  => group_4_1_q_xor_5_0,
      q   => group_4_1_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_7_0 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_6_0,
      i1  => group_4_1_nq_mem_parity_0,
      q   => group_4_1_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_0_1 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_8,
      i1  => group_4_1_nq_mem_9,
      q   => group_4_1_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_1_1 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_10,
      i1  => group_4_1_nq_mem_11,
      q   => group_4_1_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_2_1 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_12,
      i1  => group_4_1_nq_mem_13,
      q   => group_4_1_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_3_1 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_14,
      i1  => group_4_1_nq_mem_15,
      q   => group_4_1_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_4_1 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_0_1,
      i1  => group_4_1_q_xor_1_1,
      q   => group_4_1_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_5_1 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_2_1,
      i1  => group_4_1_q_xor_3_1,
      q   => group_4_1_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_6_1 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_4_1,
      i1  => group_4_1_q_xor_5_1,
      q   => group_4_1_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_7_1 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_6_1,
      i1  => group_4_1_nq_mem_parity_1,
      q   => group_4_1_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_0_2 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_16,
      i1  => group_4_1_nq_mem_17,
      q   => group_4_1_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_1_2 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_18,
      i1  => group_4_1_nq_mem_19,
      q   => group_4_1_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_2_2 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_20,
      i1  => group_4_1_nq_mem_21,
      q   => group_4_1_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_3_2 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_22,
      i1  => group_4_1_nq_mem_23,
      q   => group_4_1_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_4_2 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_0_2,
      i1  => group_4_1_q_xor_1_2,
      q   => group_4_1_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_5_2 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_2_2,
      i1  => group_4_1_q_xor_3_2,
      q   => group_4_1_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_6_2 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_4_2,
      i1  => group_4_1_q_xor_5_2,
      q   => group_4_1_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_7_2 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_6_2,
      i1  => group_4_1_nq_mem_parity_2,
      q   => group_4_1_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_0_3 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_24,
      i1  => group_4_1_nq_mem_25,
      q   => group_4_1_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_1_3 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_26,
      i1  => group_4_1_nq_mem_27,
      q   => group_4_1_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_2_3 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_28,
      i1  => group_4_1_nq_mem_29,
      q   => group_4_1_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_3_3 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_30,
      i1  => group_4_1_nq_mem_31,
      q   => group_4_1_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_4_3 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_0_3,
      i1  => group_4_1_q_xor_1_3,
      q   => group_4_1_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_5_3 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_2_3,
      i1  => group_4_1_q_xor_3_3,
      q   => group_4_1_q_xor_5_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_6_3 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_4_3,
      i1  => group_4_1_q_xor_5_3,
      q   => group_4_1_q_xor_6_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_7_3 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_6_3,
      i1  => group_4_1_nq_mem_parity_3,
      q   => group_4_1_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_0_4 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_32,
      i1  => group_4_1_nq_mem_33,
      q   => group_4_1_q_xor_0_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_1_4 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_34,
      i1  => group_4_1_nq_mem_35,
      q   => group_4_1_q_xor_1_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_2_4 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_36,
      i1  => group_4_1_nq_mem_37,
      q   => group_4_1_q_xor_2_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_3_4 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_38,
      i1  => group_4_1_nq_mem_39,
      q   => group_4_1_q_xor_3_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_4_4 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_0_4,
      i1  => group_4_1_q_xor_1_4,
      q   => group_4_1_q_xor_4_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_5_4 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_2_4,
      i1  => group_4_1_q_xor_3_4,
      q   => group_4_1_q_xor_5_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_6_4 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_4_4,
      i1  => group_4_1_q_xor_5_4,
      q   => group_4_1_q_xor_6_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_7_4 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_6_4,
      i1  => group_4_1_nq_mem_parity_4,
      q   => group_4_1_sig_error_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_0_5 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_40,
      i1  => group_4_1_nq_mem_41,
      q   => group_4_1_q_xor_0_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_1_5 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_42,
      i1  => group_4_1_nq_mem_43,
      q   => group_4_1_q_xor_1_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_2_5 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_44,
      i1  => group_4_1_nq_mem_45,
      q   => group_4_1_q_xor_2_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_3_5 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_46,
      i1  => group_4_1_nq_mem_47,
      q   => group_4_1_q_xor_3_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_4_5 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_0_5,
      i1  => group_4_1_q_xor_1_5,
      q   => group_4_1_q_xor_4_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_5_5 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_2_5,
      i1  => group_4_1_q_xor_3_5,
      q   => group_4_1_q_xor_5_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_6_5 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_4_5,
      i1  => group_4_1_q_xor_5_5,
      q   => group_4_1_q_xor_6_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_7_5 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_6_5,
      i1  => group_4_1_nq_mem_parity_5,
      q   => group_4_1_sig_error_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_0_6 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_48,
      i1  => group_4_1_nq_mem_49,
      q   => group_4_1_q_xor_0_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_1_6 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_50,
      i1  => group_4_1_nq_mem_51,
      q   => group_4_1_q_xor_1_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_2_6 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_52,
      i1  => group_4_1_nq_mem_53,
      q   => group_4_1_q_xor_2_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_3_6 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_54,
      i1  => group_4_1_nq_mem_55,
      q   => group_4_1_q_xor_3_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_4_6 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_0_6,
      i1  => group_4_1_q_xor_1_6,
      q   => group_4_1_q_xor_4_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_5_6 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_2_6,
      i1  => group_4_1_q_xor_3_6,
      q   => group_4_1_q_xor_5_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_6_6 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_4_6,
      i1  => group_4_1_q_xor_5_6,
      q   => group_4_1_q_xor_6_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_7_6 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_6_6,
      i1  => group_4_1_nq_mem_parity_6,
      q   => group_4_1_sig_error_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_0_7 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_56,
      i1  => group_4_1_nq_mem_57,
      q   => group_4_1_q_xor_0_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_1_7 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_58,
      i1  => group_4_1_nq_mem_59,
      q   => group_4_1_q_xor_1_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_2_7 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_60,
      i1  => group_4_1_nq_mem_61,
      q   => group_4_1_q_xor_2_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_3_7 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_62,
      i1  => group_4_1_nq_mem_63,
      q   => group_4_1_q_xor_3_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_4_7 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_0_7,
      i1  => group_4_1_q_xor_1_7,
      q   => group_4_1_q_xor_4_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_5_7 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_2_7,
      i1  => group_4_1_q_xor_3_7,
      q   => group_4_1_q_xor_5_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_6_7 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_4_7,
      i1  => group_4_1_q_xor_5_7,
      q   => group_4_1_q_xor_6_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_7_7 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_6_7,
      i1  => group_4_1_nq_mem_parity_7,
      q   => group_4_1_sig_error_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_0_8 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_64,
      i1  => group_4_1_nq_mem_65,
      q   => group_4_1_q_xor_0_8,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_1_8 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_66,
      i1  => group_4_1_nq_mem_67,
      q   => group_4_1_q_xor_1_8,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_2_8 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_68,
      i1  => group_4_1_nq_mem_69,
      q   => group_4_1_q_xor_2_8,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_3_8 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_70,
      i1  => group_4_1_nq_mem_71,
      q   => group_4_1_q_xor_3_8,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_4_8 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_0_8,
      i1  => group_4_1_q_xor_1_8,
      q   => group_4_1_q_xor_4_8,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_5_8 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_2_8,
      i1  => group_4_1_q_xor_3_8,
      q   => group_4_1_q_xor_5_8,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_6_8 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_4_8,
      i1  => group_4_1_q_xor_5_8,
      q   => group_4_1_q_xor_6_8,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_7_8 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_6_8,
      i1  => group_4_1_nq_mem_parity_8,
      q   => group_4_1_sig_error_8,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_0_9 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_72,
      i1  => group_4_1_nq_mem_73,
      q   => group_4_1_q_xor_0_9,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_1_9 : xr2_x1
   port map (
      i0  => group_4_1_nq_mem_74,
      i1  => group_4_1_nq_mem_75,
      q   => group_4_1_q_xor_1_9,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_2_9 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_0_9,
      i1  => group_4_1_q_xor_1_9,
      q   => group_4_1_q_xor_2_9,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_3_9 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_2_9,
      i1  => group_4_1_nq_mem_76,
      q   => group_4_1_q_xor_3_9,
      vdd => vdd,
      vss => vss
   );

group_4_1_xor_4_9 : xr2_x1
   port map (
      i0  => group_4_1_q_xor_3_9,
      i1  => group_4_1_nq_mem_parity_9,
      q   => group_4_1_sig_error_9,
      vdd => vdd,
      vss => vss
   );

group_4_1_or_0 : o4_x2
   port map (
      i0  => group_4_1_sig_error_0,
      i1  => group_4_1_sig_error_1,
      i2  => group_4_1_sig_error_2,
      i3  => group_4_1_sig_error_3,
      q   => group_4_1_error_0123,
      vdd => vdd,
      vss => vss
   );

group_4_1_or_1 : o4_x2
   port map (
      i0  => group_4_1_sig_error_4,
      i1  => group_4_1_sig_error_5,
      i2  => group_4_1_sig_error_6,
      i3  => group_4_1_sig_error_7,
      q   => group_4_1_error_4567,
      vdd => vdd,
      vss => vss
   );

group_4_1_or_2 : o4_x2
   port map (
      i0  => group_4_1_sig_error_8,
      i1  => group_4_1_sig_error_9,
      i2  => group_4_1_error_0123,
      i3  => group_4_1_error_4567,
      q   => group_4_1_error_01234567,
      vdd => vdd,
      vss => vss
   );

group_4_1_or_3 : o2_x2
   port map (
      i0  => g_3_1_error_rig,
      i1  => group_4_1_error_01234567,
      q   => error_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_and_0 : a2_x2
   port map (
      i0  => g_3_1_strobe_0_rig,
      i1  => g_4_1_column_top,
      q   => group_4_1_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_and_1 : a2_x2
   port map (
      i0  => g_3_1_strobe_1_rig,
      i1  => g_4_1_column_top,
      q   => group_4_1_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_and_2 : a2_x2
   port map (
      i0  => g_3_1_strobe_2_rig,
      i1  => g_4_1_column_top,
      q   => group_4_1_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_and_3 : a2_x2
   port map (
      i0  => g_3_1_strobe_3_rig,
      i1  => g_4_1_column_top,
      q   => group_4_1_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_and_4 : a2_x2
   port map (
      i0  => g_3_1_strobe_4_rig,
      i1  => g_4_1_column_top,
      q   => group_4_1_strobe_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_and_5 : a2_x2
   port map (
      i0  => g_3_1_strobe_5_rig,
      i1  => g_4_1_column_top,
      q   => group_4_1_strobe_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_and_6 : a2_x2
   port map (
      i0  => g_3_1_strobe_6_rig,
      i1  => g_4_1_column_top,
      q   => group_4_1_strobe_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_and_7 : a2_x2
   port map (
      i0  => g_3_1_strobe_7_rig,
      i1  => g_4_1_column_top,
      q   => group_4_1_strobe_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_and_8 : a2_x2
   port map (
      i0  => g_3_1_strobe_8_rig,
      i1  => g_4_1_column_top,
      q   => group_4_1_strobe_8,
      vdd => vdd,
      vss => vss
   );

group_4_1_and_9 : a2_x2
   port map (
      i0  => g_3_1_strobe_9_rig,
      i1  => g_4_1_column_top,
      q   => group_4_1_strobe_9,
      vdd => vdd,
      vss => vss
   );

group_4_1_buffer_col : buf_x2
   port map (
      i   => g_4_1_column_top,
      q   => g_4_0_column_top,
      vdd => vdd,
      vss => vss
   );

group_4_1_buffer_data_0 : buf_x2
   port map (
      i   => g_4_1_data_top(0),
      q   => g_4_0_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_4_1_buffer_data_1 : buf_x2
   port map (
      i   => g_4_1_data_top(1),
      q   => g_4_0_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_4_1_buffer_data_2 : buf_x2
   port map (
      i   => g_4_1_data_top(2),
      q   => g_4_0_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_4_1_buffer_data_3 : buf_x2
   port map (
      i   => g_4_1_data_top(3),
      q   => g_4_0_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_4_1_buffer_data_4 : buf_x2
   port map (
      i   => g_4_1_data_top(4),
      q   => g_4_0_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_4_1_buffer_data_5 : buf_x2
   port map (
      i   => g_4_1_data_top(5),
      q   => g_4_0_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_4_1_buffer_data_6 : buf_x2
   port map (
      i   => g_4_1_data_top(6),
      q   => g_4_0_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_4_1_buffer_data_7 : buf_x2
   port map (
      i   => g_4_1_data_top(7),
      q   => g_4_0_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_4_1_buffer_data_8 : buf_x2
   port map (
      i   => g_4_1_data_top(8),
      q   => g_4_0_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_76,
      nq  => group_4_1_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_75,
      nq  => group_4_1_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_74,
      nq  => group_4_1_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_7_q5_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_7_not_cmd(2),
      i1  => group_4_1_decoder_vertical_track_7_not_cmd(0),
      i2  => group_4_1_nq_mem_75,
      nq  => g_4_0_cmd_lef_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_7_not_cmd(2),
      i1  => group_4_1_nq_mem_74,
      i2  => group_4_1_nq_mem_75,
      nq  => group_4_1_cmd_lef_bot_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_7_not_cmd(1),
      i1  => group_4_1_decoder_vertical_track_7_not_cmd(0),
      i2  => group_4_1_nq_mem_76,
      nq  => group_4_1_cmd_top_bot_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_7_not_cmd(1),
      i1  => group_4_1_nq_mem_76,
      i2  => group_4_1_nq_mem_74,
      nq  => group_4_1_cmd_in_pad_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_4_1_nq_mem_75,
      i1  => group_4_1_decoder_vertical_track_7_not_cmd(0),
      i2  => group_4_1_nq_mem_76,
      nq  => group_4_1_cmd_pin5_bot_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_7_not_cmd(2),
      i1  => group_4_1_decoder_vertical_track_7_not_cmd(1),
      i2  => group_4_1_decoder_vertical_track_7_not_cmd(0),
      nq  => group_4_1_decoder_vertical_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_75,
      i1  => group_4_1_nq_mem_76,
      i2  => group_4_1_decoder_vertical_track_7_not_cmd(0),
      nq  => group_4_1_decoder_vertical_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_7_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_76,
      i1  => group_4_1_nq_mem_75,
      i2  => group_4_1_nq_mem_74,
      nq  => group_4_1_decoder_vertical_track_7_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_7_q0_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_7_na3_x1_3_sig,
      i1  => group_4_1_decoder_vertical_track_7_na3_x1_2_sig,
      i2  => group_4_1_decoder_vertical_track_7_na3_x1_sig,
      nq  => group_4_1_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_73,
      nq  => group_4_1_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_72,
      nq  => group_4_1_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_71,
      nq  => group_4_1_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_6_q5_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_6_not_cmd(2),
      i1  => group_4_1_decoder_vertical_track_6_not_cmd(0),
      i2  => group_4_1_nq_mem_72,
      nq  => g_4_0_cmd_lef_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_6_not_cmd(2),
      i1  => group_4_1_nq_mem_71,
      i2  => group_4_1_nq_mem_72,
      nq  => group_4_1_cmd_lef_bot_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_6_not_cmd(1),
      i1  => group_4_1_decoder_vertical_track_6_not_cmd(0),
      i2  => group_4_1_nq_mem_73,
      nq  => group_4_1_cmd_top_bot_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_6_not_cmd(1),
      i1  => group_4_1_nq_mem_73,
      i2  => group_4_1_nq_mem_71,
      nq  => group_4_1_cmd_in_pad_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_4_1_nq_mem_72,
      i1  => group_4_1_decoder_vertical_track_6_not_cmd(0),
      i2  => group_4_1_nq_mem_73,
      nq  => group_4_1_cmd_pin5_bot_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_6_not_cmd(2),
      i1  => group_4_1_decoder_vertical_track_6_not_cmd(1),
      i2  => group_4_1_decoder_vertical_track_6_not_cmd(0),
      nq  => group_4_1_decoder_vertical_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_72,
      i1  => group_4_1_nq_mem_73,
      i2  => group_4_1_decoder_vertical_track_6_not_cmd(0),
      nq  => group_4_1_decoder_vertical_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_6_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_73,
      i1  => group_4_1_nq_mem_72,
      i2  => group_4_1_nq_mem_71,
      nq  => group_4_1_decoder_vertical_track_6_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_6_q0_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_6_na3_x1_3_sig,
      i1  => group_4_1_decoder_vertical_track_6_na3_x1_2_sig,
      i2  => group_4_1_decoder_vertical_track_6_na3_x1_sig,
      nq  => group_4_1_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_70,
      nq  => group_4_1_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_69,
      nq  => group_4_1_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_68,
      nq  => group_4_1_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_5_q5_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_5_not_cmd(2),
      i1  => group_4_1_decoder_vertical_track_5_not_cmd(0),
      i2  => group_4_1_nq_mem_69,
      nq  => g_4_0_cmd_lef_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_5_not_cmd(2),
      i1  => group_4_1_nq_mem_68,
      i2  => group_4_1_nq_mem_69,
      nq  => group_4_1_cmd_lef_bot_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_5_not_cmd(1),
      i1  => group_4_1_decoder_vertical_track_5_not_cmd(0),
      i2  => group_4_1_nq_mem_70,
      nq  => group_4_1_cmd_top_bot_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_5_not_cmd(1),
      i1  => group_4_1_nq_mem_70,
      i2  => group_4_1_nq_mem_68,
      nq  => group_4_1_cmd_in_pad_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_4_1_nq_mem_69,
      i1  => group_4_1_decoder_vertical_track_5_not_cmd(0),
      i2  => group_4_1_nq_mem_70,
      nq  => group_4_1_cmd_pin5_bot_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_5_not_cmd(2),
      i1  => group_4_1_decoder_vertical_track_5_not_cmd(1),
      i2  => group_4_1_decoder_vertical_track_5_not_cmd(0),
      nq  => group_4_1_decoder_vertical_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_69,
      i1  => group_4_1_nq_mem_70,
      i2  => group_4_1_decoder_vertical_track_5_not_cmd(0),
      nq  => group_4_1_decoder_vertical_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_5_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_70,
      i1  => group_4_1_nq_mem_69,
      i2  => group_4_1_nq_mem_68,
      nq  => group_4_1_decoder_vertical_track_5_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_5_q0_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_5_na3_x1_3_sig,
      i1  => group_4_1_decoder_vertical_track_5_na3_x1_2_sig,
      i2  => group_4_1_decoder_vertical_track_5_na3_x1_sig,
      nq  => group_4_1_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_67,
      nq  => group_4_1_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_66,
      nq  => group_4_1_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_65,
      nq  => group_4_1_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_4_q5_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_4_not_cmd(2),
      i1  => group_4_1_decoder_vertical_track_4_not_cmd(0),
      i2  => group_4_1_nq_mem_66,
      nq  => g_4_0_cmd_lef_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_4_not_cmd(2),
      i1  => group_4_1_nq_mem_65,
      i2  => group_4_1_nq_mem_66,
      nq  => group_4_1_cmd_lef_bot_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_4_not_cmd(1),
      i1  => group_4_1_decoder_vertical_track_4_not_cmd(0),
      i2  => group_4_1_nq_mem_67,
      nq  => group_4_1_cmd_top_bot_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_4_not_cmd(1),
      i1  => group_4_1_nq_mem_67,
      i2  => group_4_1_nq_mem_65,
      nq  => group_4_1_cmd_in_pad_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_4_1_nq_mem_66,
      i1  => group_4_1_decoder_vertical_track_4_not_cmd(0),
      i2  => group_4_1_nq_mem_67,
      nq  => group_4_1_cmd_pin5_bot_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_4_not_cmd(2),
      i1  => group_4_1_decoder_vertical_track_4_not_cmd(1),
      i2  => group_4_1_decoder_vertical_track_4_not_cmd(0),
      nq  => group_4_1_decoder_vertical_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_66,
      i1  => group_4_1_nq_mem_67,
      i2  => group_4_1_decoder_vertical_track_4_not_cmd(0),
      nq  => group_4_1_decoder_vertical_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_4_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_67,
      i1  => group_4_1_nq_mem_66,
      i2  => group_4_1_nq_mem_65,
      nq  => group_4_1_decoder_vertical_track_4_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_4_q0_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_4_na3_x1_3_sig,
      i1  => group_4_1_decoder_vertical_track_4_na3_x1_2_sig,
      i2  => group_4_1_decoder_vertical_track_4_na3_x1_sig,
      nq  => group_4_1_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_64,
      nq  => group_4_1_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_63,
      nq  => group_4_1_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_62,
      nq  => group_4_1_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_3_q5_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_3_not_cmd(2),
      i1  => group_4_1_decoder_vertical_track_3_not_cmd(0),
      i2  => group_4_1_nq_mem_63,
      nq  => g_4_0_cmd_lef_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_3_not_cmd(2),
      i1  => group_4_1_nq_mem_62,
      i2  => group_4_1_nq_mem_63,
      nq  => group_4_1_cmd_lef_bot_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_3_not_cmd(1),
      i1  => group_4_1_decoder_vertical_track_3_not_cmd(0),
      i2  => group_4_1_nq_mem_64,
      nq  => group_4_1_cmd_top_bot_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_3_not_cmd(1),
      i1  => group_4_1_nq_mem_64,
      i2  => group_4_1_nq_mem_62,
      nq  => group_4_1_cmd_in_pad_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_4_1_nq_mem_63,
      i1  => group_4_1_decoder_vertical_track_3_not_cmd(0),
      i2  => group_4_1_nq_mem_64,
      nq  => group_4_1_cmd_pin5_bot_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_3_not_cmd(2),
      i1  => group_4_1_decoder_vertical_track_3_not_cmd(1),
      i2  => group_4_1_decoder_vertical_track_3_not_cmd(0),
      nq  => group_4_1_decoder_vertical_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_63,
      i1  => group_4_1_nq_mem_64,
      i2  => group_4_1_decoder_vertical_track_3_not_cmd(0),
      nq  => group_4_1_decoder_vertical_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_3_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_64,
      i1  => group_4_1_nq_mem_63,
      i2  => group_4_1_nq_mem_62,
      nq  => group_4_1_decoder_vertical_track_3_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_3_q0_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_3_na3_x1_3_sig,
      i1  => group_4_1_decoder_vertical_track_3_na3_x1_2_sig,
      i2  => group_4_1_decoder_vertical_track_3_na3_x1_sig,
      nq  => group_4_1_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_61,
      nq  => group_4_1_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_60,
      nq  => group_4_1_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_59,
      nq  => group_4_1_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_2_q5_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_2_not_cmd(2),
      i1  => group_4_1_decoder_vertical_track_2_not_cmd(0),
      i2  => group_4_1_nq_mem_60,
      nq  => g_4_0_cmd_lef_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_2_not_cmd(2),
      i1  => group_4_1_nq_mem_59,
      i2  => group_4_1_nq_mem_60,
      nq  => group_4_1_cmd_lef_bot_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_2_not_cmd(1),
      i1  => group_4_1_decoder_vertical_track_2_not_cmd(0),
      i2  => group_4_1_nq_mem_61,
      nq  => group_4_1_cmd_top_bot_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_2_not_cmd(1),
      i1  => group_4_1_nq_mem_61,
      i2  => group_4_1_nq_mem_59,
      nq  => group_4_1_cmd_in_pad_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_4_1_nq_mem_60,
      i1  => group_4_1_decoder_vertical_track_2_not_cmd(0),
      i2  => group_4_1_nq_mem_61,
      nq  => group_4_1_cmd_pin5_bot_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_2_not_cmd(2),
      i1  => group_4_1_decoder_vertical_track_2_not_cmd(1),
      i2  => group_4_1_decoder_vertical_track_2_not_cmd(0),
      nq  => group_4_1_decoder_vertical_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_60,
      i1  => group_4_1_nq_mem_61,
      i2  => group_4_1_decoder_vertical_track_2_not_cmd(0),
      nq  => group_4_1_decoder_vertical_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_2_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_61,
      i1  => group_4_1_nq_mem_60,
      i2  => group_4_1_nq_mem_59,
      nq  => group_4_1_decoder_vertical_track_2_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_2_q0_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_2_na3_x1_3_sig,
      i1  => group_4_1_decoder_vertical_track_2_na3_x1_2_sig,
      i2  => group_4_1_decoder_vertical_track_2_na3_x1_sig,
      nq  => group_4_1_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_58,
      nq  => group_4_1_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_57,
      nq  => group_4_1_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_56,
      nq  => group_4_1_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_1_q5_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_1_not_cmd(2),
      i1  => group_4_1_decoder_vertical_track_1_not_cmd(0),
      i2  => group_4_1_nq_mem_57,
      nq  => g_4_0_cmd_lef_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_1_not_cmd(2),
      i1  => group_4_1_nq_mem_56,
      i2  => group_4_1_nq_mem_57,
      nq  => group_4_1_cmd_lef_bot_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_1_not_cmd(1),
      i1  => group_4_1_decoder_vertical_track_1_not_cmd(0),
      i2  => group_4_1_nq_mem_58,
      nq  => group_4_1_cmd_top_bot_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_1_not_cmd(1),
      i1  => group_4_1_nq_mem_58,
      i2  => group_4_1_nq_mem_56,
      nq  => group_4_1_cmd_in_pad_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_4_1_nq_mem_57,
      i1  => group_4_1_decoder_vertical_track_1_not_cmd(0),
      i2  => group_4_1_nq_mem_58,
      nq  => group_4_1_cmd_pin5_bot_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_1_not_cmd(2),
      i1  => group_4_1_decoder_vertical_track_1_not_cmd(1),
      i2  => group_4_1_decoder_vertical_track_1_not_cmd(0),
      nq  => group_4_1_decoder_vertical_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_57,
      i1  => group_4_1_nq_mem_58,
      i2  => group_4_1_decoder_vertical_track_1_not_cmd(0),
      nq  => group_4_1_decoder_vertical_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_1_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_58,
      i1  => group_4_1_nq_mem_57,
      i2  => group_4_1_nq_mem_56,
      nq  => group_4_1_decoder_vertical_track_1_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_1_q0_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_1_na3_x1_3_sig,
      i1  => group_4_1_decoder_vertical_track_1_na3_x1_2_sig,
      i2  => group_4_1_decoder_vertical_track_1_na3_x1_sig,
      nq  => group_4_1_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_55,
      nq  => group_4_1_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_54,
      nq  => group_4_1_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_53,
      nq  => group_4_1_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_0_q5_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_0_not_cmd(2),
      i1  => group_4_1_decoder_vertical_track_0_not_cmd(0),
      i2  => group_4_1_nq_mem_54,
      nq  => g_4_0_cmd_lef_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_0_not_cmd(2),
      i1  => group_4_1_nq_mem_53,
      i2  => group_4_1_nq_mem_54,
      nq  => group_4_1_cmd_lef_bot_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_0_not_cmd(1),
      i1  => group_4_1_decoder_vertical_track_0_not_cmd(0),
      i2  => group_4_1_nq_mem_55,
      nq  => group_4_1_cmd_top_bot_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_0_not_cmd(1),
      i1  => group_4_1_nq_mem_55,
      i2  => group_4_1_nq_mem_53,
      nq  => group_4_1_cmd_in_pad_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_4_1_nq_mem_54,
      i1  => group_4_1_decoder_vertical_track_0_not_cmd(0),
      i2  => group_4_1_nq_mem_55,
      nq  => group_4_1_cmd_pin5_bot_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_0_not_cmd(2),
      i1  => group_4_1_decoder_vertical_track_0_not_cmd(1),
      i2  => group_4_1_decoder_vertical_track_0_not_cmd(0),
      nq  => group_4_1_decoder_vertical_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_54,
      i1  => group_4_1_nq_mem_55,
      i2  => group_4_1_decoder_vertical_track_0_not_cmd(0),
      nq  => group_4_1_decoder_vertical_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_0_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_55,
      i1  => group_4_1_nq_mem_54,
      i2  => group_4_1_nq_mem_53,
      nq  => group_4_1_decoder_vertical_track_0_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_vertical_track_0_q0_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_vertical_track_0_na3_x1_3_sig,
      i1  => group_4_1_decoder_vertical_track_0_na3_x1_2_sig,
      i2  => group_4_1_decoder_vertical_track_0_na3_x1_sig,
      nq  => group_4_1_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_out_pad_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_23,
      i0  => g_4_0_top_0,
      i1  => g_4_0_top_1,
      nq  => group_4_1_out_pad_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_1_out_pad_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_23,
      i0  => g_4_0_top_2,
      i1  => g_4_0_top_3,
      nq  => group_4_1_out_pad_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_1_out_pad_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_23,
      i0  => g_4_0_top_4,
      i1  => g_4_0_top_5,
      nq  => group_4_1_out_pad_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_1_out_pad_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_23,
      i0  => g_4_0_top_6,
      i1  => g_4_0_top_7,
      nq  => group_4_1_out_pad_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_1_out_pad_mux_mx10 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_24,
      i0  => group_4_1_out_pad_mux_q00,
      i1  => group_4_1_out_pad_mux_q01,
      nq  => group_4_1_out_pad_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_1_out_pad_mux_mx11 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_24,
      i0  => group_4_1_out_pad_mux_q02,
      i1  => group_4_1_out_pad_mux_q03,
      nq  => group_4_1_out_pad_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_1_out_pad_mux_mx20 : mx2_x2
   port map (
      cmd => group_4_1_nq_mem_25,
      i0  => group_4_1_out_pad_mux_q10,
      i1  => group_4_1_out_pad_mux_q11,
      q   => group_4_1_only_out_pad,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_in3_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_26,
      i0  => g_4_0_top_0,
      i1  => g_4_0_top_1,
      nq  => group_4_1_clb_in3_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_in3_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_26,
      i0  => g_4_0_top_2,
      i1  => g_4_0_top_3,
      nq  => group_4_1_clb_in3_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_in3_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_26,
      i0  => g_4_0_top_4,
      i1  => g_4_0_top_5,
      nq  => group_4_1_clb_in3_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_in3_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_26,
      i0  => g_4_0_top_6,
      i1  => g_4_0_top_7,
      nq  => group_4_1_clb_in3_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_in3_mux_mx10 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_27,
      i0  => group_4_1_clb_in3_mux_q00,
      i1  => group_4_1_clb_in3_mux_q01,
      nq  => group_4_1_clb_in3_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_in3_mux_mx11 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_27,
      i0  => group_4_1_clb_in3_mux_q02,
      i1  => group_4_1_clb_in3_mux_q03,
      nq  => group_4_1_clb_in3_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_in3_mux_mx20 : mx2_x2
   port map (
      cmd => group_4_1_nq_mem_28,
      i0  => group_4_1_clb_in3_mux_q10,
      i1  => group_4_1_clb_in3_mux_q11,
      q   => group_4_1_in_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_52,
      nq  => group_4_1_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_51,
      nq  => group_4_1_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_50,
      nq  => group_4_1_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_7_q6_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_7_not_cmd(1),
      i1  => group_4_1_decoder_horizon_track_7_not_cmd(2),
      i2  => group_4_1_nq_mem_50,
      nq  => g_3_1_cmd_lef_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_7_q5_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_7_not_cmd(0),
      i1  => group_4_1_decoder_horizon_track_7_not_cmd(2),
      i2  => group_4_1_nq_mem_51,
      nq  => g_3_1_cmd_bot_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_4_1_nq_mem_50,
      i1  => group_4_1_decoder_horizon_track_7_not_cmd(2),
      i2  => group_4_1_nq_mem_51,
      nq  => g_3_1_cmd_top_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_7_not_cmd(0),
      i1  => group_4_1_decoder_horizon_track_7_not_cmd(1),
      i2  => group_4_1_nq_mem_52,
      nq  => group_4_1_cmd_bot_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_7_not_cmd(1),
      i1  => group_4_1_nq_mem_52,
      i2  => group_4_1_nq_mem_50,
      nq  => group_4_1_cmd_top_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_7_not_cmd(0),
      i1  => group_4_1_nq_mem_51,
      i2  => group_4_1_nq_mem_52,
      nq  => group_4_1_cmd_pin4_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_7_not_cmd(1),
      i1  => group_4_1_decoder_horizon_track_7_not_cmd(0),
      i2  => group_4_1_decoder_horizon_track_7_not_cmd(2),
      nq  => group_4_1_decoder_horizon_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_51,
      i1  => group_4_1_nq_mem_50,
      i2  => group_4_1_nq_mem_52,
      nq  => group_4_1_decoder_horizon_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_7_q0_ins : na2_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_7_na3_x1_2_sig,
      i1  => group_4_1_decoder_horizon_track_7_na3_x1_sig,
      nq  => group_4_1_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_49,
      nq  => group_4_1_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_48,
      nq  => group_4_1_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_47,
      nq  => group_4_1_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_6_q6_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_6_not_cmd(1),
      i1  => group_4_1_decoder_horizon_track_6_not_cmd(2),
      i2  => group_4_1_nq_mem_47,
      nq  => g_3_1_cmd_lef_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_6_q5_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_6_not_cmd(0),
      i1  => group_4_1_decoder_horizon_track_6_not_cmd(2),
      i2  => group_4_1_nq_mem_48,
      nq  => g_3_1_cmd_bot_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_4_1_nq_mem_47,
      i1  => group_4_1_decoder_horizon_track_6_not_cmd(2),
      i2  => group_4_1_nq_mem_48,
      nq  => g_3_1_cmd_top_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_6_not_cmd(0),
      i1  => group_4_1_decoder_horizon_track_6_not_cmd(1),
      i2  => group_4_1_nq_mem_49,
      nq  => group_4_1_cmd_bot_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_6_not_cmd(1),
      i1  => group_4_1_nq_mem_49,
      i2  => group_4_1_nq_mem_47,
      nq  => group_4_1_cmd_top_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_6_not_cmd(0),
      i1  => group_4_1_nq_mem_48,
      i2  => group_4_1_nq_mem_49,
      nq  => group_4_1_cmd_pin4_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_6_not_cmd(1),
      i1  => group_4_1_decoder_horizon_track_6_not_cmd(0),
      i2  => group_4_1_decoder_horizon_track_6_not_cmd(2),
      nq  => group_4_1_decoder_horizon_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_48,
      i1  => group_4_1_nq_mem_47,
      i2  => group_4_1_nq_mem_49,
      nq  => group_4_1_decoder_horizon_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_6_q0_ins : na2_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_6_na3_x1_2_sig,
      i1  => group_4_1_decoder_horizon_track_6_na3_x1_sig,
      nq  => group_4_1_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_46,
      nq  => group_4_1_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_45,
      nq  => group_4_1_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_44,
      nq  => group_4_1_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_5_q6_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_5_not_cmd(1),
      i1  => group_4_1_decoder_horizon_track_5_not_cmd(2),
      i2  => group_4_1_nq_mem_44,
      nq  => g_3_1_cmd_lef_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_5_q5_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_5_not_cmd(0),
      i1  => group_4_1_decoder_horizon_track_5_not_cmd(2),
      i2  => group_4_1_nq_mem_45,
      nq  => g_3_1_cmd_bot_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_4_1_nq_mem_44,
      i1  => group_4_1_decoder_horizon_track_5_not_cmd(2),
      i2  => group_4_1_nq_mem_45,
      nq  => g_3_1_cmd_top_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_5_not_cmd(0),
      i1  => group_4_1_decoder_horizon_track_5_not_cmd(1),
      i2  => group_4_1_nq_mem_46,
      nq  => group_4_1_cmd_bot_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_5_not_cmd(1),
      i1  => group_4_1_nq_mem_46,
      i2  => group_4_1_nq_mem_44,
      nq  => group_4_1_cmd_top_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_5_not_cmd(0),
      i1  => group_4_1_nq_mem_45,
      i2  => group_4_1_nq_mem_46,
      nq  => group_4_1_cmd_pin4_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_5_not_cmd(1),
      i1  => group_4_1_decoder_horizon_track_5_not_cmd(0),
      i2  => group_4_1_decoder_horizon_track_5_not_cmd(2),
      nq  => group_4_1_decoder_horizon_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_45,
      i1  => group_4_1_nq_mem_44,
      i2  => group_4_1_nq_mem_46,
      nq  => group_4_1_decoder_horizon_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_5_q0_ins : na2_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_5_na3_x1_2_sig,
      i1  => group_4_1_decoder_horizon_track_5_na3_x1_sig,
      nq  => group_4_1_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_43,
      nq  => group_4_1_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_42,
      nq  => group_4_1_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_41,
      nq  => group_4_1_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_4_q6_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_4_not_cmd(1),
      i1  => group_4_1_decoder_horizon_track_4_not_cmd(2),
      i2  => group_4_1_nq_mem_41,
      nq  => g_3_1_cmd_lef_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_4_q5_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_4_not_cmd(0),
      i1  => group_4_1_decoder_horizon_track_4_not_cmd(2),
      i2  => group_4_1_nq_mem_42,
      nq  => g_3_1_cmd_bot_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_4_1_nq_mem_41,
      i1  => group_4_1_decoder_horizon_track_4_not_cmd(2),
      i2  => group_4_1_nq_mem_42,
      nq  => g_3_1_cmd_top_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_4_not_cmd(0),
      i1  => group_4_1_decoder_horizon_track_4_not_cmd(1),
      i2  => group_4_1_nq_mem_43,
      nq  => group_4_1_cmd_bot_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_4_not_cmd(1),
      i1  => group_4_1_nq_mem_43,
      i2  => group_4_1_nq_mem_41,
      nq  => group_4_1_cmd_top_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_4_not_cmd(0),
      i1  => group_4_1_nq_mem_42,
      i2  => group_4_1_nq_mem_43,
      nq  => group_4_1_cmd_pin4_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_4_not_cmd(1),
      i1  => group_4_1_decoder_horizon_track_4_not_cmd(0),
      i2  => group_4_1_decoder_horizon_track_4_not_cmd(2),
      nq  => group_4_1_decoder_horizon_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_42,
      i1  => group_4_1_nq_mem_41,
      i2  => group_4_1_nq_mem_43,
      nq  => group_4_1_decoder_horizon_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_4_q0_ins : na2_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_4_na3_x1_2_sig,
      i1  => group_4_1_decoder_horizon_track_4_na3_x1_sig,
      nq  => group_4_1_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_40,
      nq  => group_4_1_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_39,
      nq  => group_4_1_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_38,
      nq  => group_4_1_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_3_q6_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_3_not_cmd(1),
      i1  => group_4_1_decoder_horizon_track_3_not_cmd(2),
      i2  => group_4_1_nq_mem_38,
      nq  => g_3_1_cmd_lef_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_3_q5_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_3_not_cmd(0),
      i1  => group_4_1_decoder_horizon_track_3_not_cmd(2),
      i2  => group_4_1_nq_mem_39,
      nq  => g_3_1_cmd_bot_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_4_1_nq_mem_38,
      i1  => group_4_1_decoder_horizon_track_3_not_cmd(2),
      i2  => group_4_1_nq_mem_39,
      nq  => g_3_1_cmd_top_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_3_not_cmd(0),
      i1  => group_4_1_decoder_horizon_track_3_not_cmd(1),
      i2  => group_4_1_nq_mem_40,
      nq  => group_4_1_cmd_bot_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_3_not_cmd(1),
      i1  => group_4_1_nq_mem_40,
      i2  => group_4_1_nq_mem_38,
      nq  => group_4_1_cmd_top_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_3_not_cmd(0),
      i1  => group_4_1_nq_mem_39,
      i2  => group_4_1_nq_mem_40,
      nq  => group_4_1_cmd_pin4_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_3_not_cmd(1),
      i1  => group_4_1_decoder_horizon_track_3_not_cmd(0),
      i2  => group_4_1_decoder_horizon_track_3_not_cmd(2),
      nq  => group_4_1_decoder_horizon_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_39,
      i1  => group_4_1_nq_mem_38,
      i2  => group_4_1_nq_mem_40,
      nq  => group_4_1_decoder_horizon_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_3_q0_ins : na2_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_3_na3_x1_2_sig,
      i1  => group_4_1_decoder_horizon_track_3_na3_x1_sig,
      nq  => group_4_1_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_37,
      nq  => group_4_1_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_36,
      nq  => group_4_1_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_35,
      nq  => group_4_1_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_2_q6_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_2_not_cmd(1),
      i1  => group_4_1_decoder_horizon_track_2_not_cmd(2),
      i2  => group_4_1_nq_mem_35,
      nq  => g_3_1_cmd_lef_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_2_q5_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_2_not_cmd(0),
      i1  => group_4_1_decoder_horizon_track_2_not_cmd(2),
      i2  => group_4_1_nq_mem_36,
      nq  => g_3_1_cmd_bot_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_4_1_nq_mem_35,
      i1  => group_4_1_decoder_horizon_track_2_not_cmd(2),
      i2  => group_4_1_nq_mem_36,
      nq  => g_3_1_cmd_top_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_2_not_cmd(0),
      i1  => group_4_1_decoder_horizon_track_2_not_cmd(1),
      i2  => group_4_1_nq_mem_37,
      nq  => group_4_1_cmd_bot_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_2_not_cmd(1),
      i1  => group_4_1_nq_mem_37,
      i2  => group_4_1_nq_mem_35,
      nq  => group_4_1_cmd_top_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_2_not_cmd(0),
      i1  => group_4_1_nq_mem_36,
      i2  => group_4_1_nq_mem_37,
      nq  => group_4_1_cmd_pin4_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_2_not_cmd(1),
      i1  => group_4_1_decoder_horizon_track_2_not_cmd(0),
      i2  => group_4_1_decoder_horizon_track_2_not_cmd(2),
      nq  => group_4_1_decoder_horizon_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_36,
      i1  => group_4_1_nq_mem_35,
      i2  => group_4_1_nq_mem_37,
      nq  => group_4_1_decoder_horizon_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_2_q0_ins : na2_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_2_na3_x1_2_sig,
      i1  => group_4_1_decoder_horizon_track_2_na3_x1_sig,
      nq  => group_4_1_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_34,
      nq  => group_4_1_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_33,
      nq  => group_4_1_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_32,
      nq  => group_4_1_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_1_q6_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_1_not_cmd(1),
      i1  => group_4_1_decoder_horizon_track_1_not_cmd(2),
      i2  => group_4_1_nq_mem_32,
      nq  => g_3_1_cmd_lef_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_1_q5_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_1_not_cmd(0),
      i1  => group_4_1_decoder_horizon_track_1_not_cmd(2),
      i2  => group_4_1_nq_mem_33,
      nq  => g_3_1_cmd_bot_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_4_1_nq_mem_32,
      i1  => group_4_1_decoder_horizon_track_1_not_cmd(2),
      i2  => group_4_1_nq_mem_33,
      nq  => g_3_1_cmd_top_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_1_not_cmd(0),
      i1  => group_4_1_decoder_horizon_track_1_not_cmd(1),
      i2  => group_4_1_nq_mem_34,
      nq  => group_4_1_cmd_bot_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_1_not_cmd(1),
      i1  => group_4_1_nq_mem_34,
      i2  => group_4_1_nq_mem_32,
      nq  => group_4_1_cmd_top_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_1_not_cmd(0),
      i1  => group_4_1_nq_mem_33,
      i2  => group_4_1_nq_mem_34,
      nq  => group_4_1_cmd_pin4_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_1_not_cmd(1),
      i1  => group_4_1_decoder_horizon_track_1_not_cmd(0),
      i2  => group_4_1_decoder_horizon_track_1_not_cmd(2),
      nq  => group_4_1_decoder_horizon_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_33,
      i1  => group_4_1_nq_mem_32,
      i2  => group_4_1_nq_mem_34,
      nq  => group_4_1_decoder_horizon_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_1_q0_ins : na2_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_1_na3_x1_2_sig,
      i1  => group_4_1_decoder_horizon_track_1_na3_x1_sig,
      nq  => group_4_1_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_31,
      nq  => group_4_1_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_30,
      nq  => group_4_1_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_1_nq_mem_29,
      nq  => group_4_1_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_0_q6_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_0_not_cmd(1),
      i1  => group_4_1_decoder_horizon_track_0_not_cmd(2),
      i2  => group_4_1_nq_mem_29,
      nq  => g_3_1_cmd_lef_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_0_q5_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_0_not_cmd(0),
      i1  => group_4_1_decoder_horizon_track_0_not_cmd(2),
      i2  => group_4_1_nq_mem_30,
      nq  => g_3_1_cmd_bot_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_4_1_nq_mem_29,
      i1  => group_4_1_decoder_horizon_track_0_not_cmd(2),
      i2  => group_4_1_nq_mem_30,
      nq  => g_3_1_cmd_top_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_0_not_cmd(0),
      i1  => group_4_1_decoder_horizon_track_0_not_cmd(1),
      i2  => group_4_1_nq_mem_31,
      nq  => group_4_1_cmd_bot_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_0_not_cmd(1),
      i1  => group_4_1_nq_mem_31,
      i2  => group_4_1_nq_mem_29,
      nq  => group_4_1_cmd_top_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_0_not_cmd(0),
      i1  => group_4_1_nq_mem_30,
      i2  => group_4_1_nq_mem_31,
      nq  => group_4_1_cmd_pin4_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_0_not_cmd(1),
      i1  => group_4_1_decoder_horizon_track_0_not_cmd(0),
      i2  => group_4_1_decoder_horizon_track_0_not_cmd(2),
      nq  => group_4_1_decoder_horizon_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_1_nq_mem_30,
      i1  => group_4_1_nq_mem_29,
      i2  => group_4_1_nq_mem_31,
      nq  => group_4_1_decoder_horizon_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_1_decoder_horizon_track_0_q0_ins : na2_x1
   port map (
      i0  => group_4_1_decoder_horizon_track_0_na3_x1_2_sig,
      i1  => group_4_1_decoder_horizon_track_0_na3_x1_sig,
      nq  => group_4_1_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_topside_in1_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_20,
      i0  => g_3_1_rig_0,
      i1  => g_3_1_rig_1,
      nq  => group_4_1_clb_topside_in1_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_topside_in1_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_20,
      i0  => g_3_1_rig_2,
      i1  => g_3_1_rig_3,
      nq  => group_4_1_clb_topside_in1_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_topside_in1_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_20,
      i0  => g_3_1_rig_4,
      i1  => g_3_1_rig_5,
      nq  => group_4_1_clb_topside_in1_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_topside_in1_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_20,
      i0  => g_3_1_rig_6,
      i1  => g_3_1_rig_7,
      nq  => group_4_1_clb_topside_in1_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_topside_in1_mux_mx10 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_21,
      i0  => group_4_1_clb_topside_in1_mux_q00,
      i1  => group_4_1_clb_topside_in1_mux_q01,
      nq  => group_4_1_clb_topside_in1_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_topside_in1_mux_mx11 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_21,
      i0  => group_4_1_clb_topside_in1_mux_q02,
      i1  => group_4_1_clb_topside_in1_mux_q03,
      nq  => group_4_1_clb_topside_in1_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_topside_in1_mux_mx20 : mx2_x2
   port map (
      cmd => group_4_1_nq_mem_22,
      i0  => group_4_1_clb_topside_in1_mux_q10,
      i1  => group_4_1_clb_topside_in1_mux_q11,
      q   => g_4_1_out_top,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_in0_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_17,
      i0  => g_3_1_rig_0,
      i1  => g_3_1_rig_1,
      nq  => group_4_1_clb_in0_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_in0_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_17,
      i0  => g_3_1_rig_2,
      i1  => g_3_1_rig_3,
      nq  => group_4_1_clb_in0_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_in0_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_17,
      i0  => g_3_1_rig_4,
      i1  => g_3_1_rig_5,
      nq  => group_4_1_clb_in0_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_in0_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_17,
      i0  => g_3_1_rig_6,
      i1  => g_3_1_rig_7,
      nq  => group_4_1_clb_in0_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_in0_mux_mx10 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_18,
      i0  => group_4_1_clb_in0_mux_q00,
      i1  => group_4_1_clb_in0_mux_q01,
      nq  => group_4_1_clb_in0_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_in0_mux_mx11 : nmx2_x1
   port map (
      cmd => group_4_1_nq_mem_18,
      i0  => group_4_1_clb_in0_mux_q02,
      i1  => group_4_1_clb_in0_mux_q03,
      nq  => group_4_1_clb_in0_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_1_clb_in0_mux_mx20 : mx2_x2
   port map (
      cmd => group_4_1_nq_mem_19,
      i0  => group_4_1_clb_in0_mux_q10,
      i1  => group_4_1_clb_in0_mux_q11,
      q   => group_4_1_in_0,
      vdd => vdd,
      vss => vss
   );

group_4_1_lut_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_1_in_3,
      i0  => group_4_1_nq_mem_0,
      i1  => group_4_1_nq_mem_1,
      nq  => group_4_1_lut_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_1_lut_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_1_in_3,
      i0  => group_4_1_nq_mem_2,
      i1  => group_4_1_nq_mem_3,
      nq  => group_4_1_lut_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_1_lut_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_1_in_3,
      i0  => group_4_1_nq_mem_4,
      i1  => group_4_1_nq_mem_5,
      nq  => group_4_1_lut_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_1_lut_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_1_in_3,
      i0  => group_4_1_nq_mem_6,
      i1  => group_4_1_nq_mem_7,
      nq  => group_4_1_lut_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_1_lut_mux_mx04 : nmx2_x1
   port map (
      cmd => group_4_1_in_3,
      i0  => group_4_1_nq_mem_8,
      i1  => group_4_1_nq_mem_9,
      nq  => group_4_1_lut_mux_q04,
      vdd => vdd,
      vss => vss
   );

group_4_1_lut_mux_mx05 : nmx2_x1
   port map (
      cmd => group_4_1_in_3,
      i0  => group_4_1_nq_mem_10,
      i1  => group_4_1_nq_mem_11,
      nq  => group_4_1_lut_mux_q05,
      vdd => vdd,
      vss => vss
   );

group_4_1_lut_mux_mx06 : nmx2_x1
   port map (
      cmd => group_4_1_in_3,
      i0  => group_4_1_nq_mem_12,
      i1  => group_4_1_nq_mem_13,
      nq  => group_4_1_lut_mux_q06,
      vdd => vdd,
      vss => vss
   );

group_4_1_lut_mux_mx07 : nmx2_x1
   port map (
      cmd => group_4_1_in_3,
      i0  => group_4_1_nq_mem_14,
      i1  => group_4_1_nq_mem_15,
      nq  => group_4_1_lut_mux_q07,
      vdd => vdd,
      vss => vss
   );

group_4_1_lut_mux_mx10 : nmx2_x1
   port map (
      cmd => g_3_1_out_rig,
      i0  => group_4_1_lut_mux_q00,
      i1  => group_4_1_lut_mux_q01,
      nq  => group_4_1_lut_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_1_lut_mux_mx11 : nmx2_x1
   port map (
      cmd => g_3_1_out_rig,
      i0  => group_4_1_lut_mux_q02,
      i1  => group_4_1_lut_mux_q03,
      nq  => group_4_1_lut_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_1_lut_mux_mx12 : nmx2_x1
   port map (
      cmd => g_3_1_out_rig,
      i0  => group_4_1_lut_mux_q04,
      i1  => group_4_1_lut_mux_q05,
      nq  => group_4_1_lut_mux_q12,
      vdd => vdd,
      vss => vss
   );

group_4_1_lut_mux_mx13 : nmx2_x1
   port map (
      cmd => g_3_1_out_rig,
      i0  => group_4_1_lut_mux_q06,
      i1  => group_4_1_lut_mux_q07,
      nq  => group_4_1_lut_mux_q13,
      vdd => vdd,
      vss => vss
   );

group_4_1_lut_mux_mx20 : nmx2_x1
   port map (
      cmd => g_4_0_out_top,
      i0  => group_4_1_lut_mux_q10,
      i1  => group_4_1_lut_mux_q11,
      nq  => group_4_1_lut_mux_q20,
      vdd => vdd,
      vss => vss
   );

group_4_1_lut_mux_mx21 : nmx2_x1
   port map (
      cmd => g_4_0_out_top,
      i0  => group_4_1_lut_mux_q12,
      i1  => group_4_1_lut_mux_q13,
      nq  => group_4_1_lut_mux_q21,
      vdd => vdd,
      vss => vss
   );

group_4_1_lut_mux_mx30 : nmx2_x1
   port map (
      cmd => group_4_1_in_0,
      i0  => group_4_1_lut_mux_q20,
      i1  => group_4_1_lut_mux_q21,
      nq  => group_4_1_out_lut,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_lef_top_0 : ts_x4
   port map (
      cmd => g_4_0_cmd_lef_top_0,
      i   => g_3_0_rig_0,
      q   => g_4_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_lef_top_1 : ts_x4
   port map (
      cmd => g_4_0_cmd_lef_top_1,
      i   => g_3_0_rig_1,
      q   => g_4_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_lef_top_2 : ts_x4
   port map (
      cmd => g_4_0_cmd_lef_top_2,
      i   => g_3_0_rig_2,
      q   => g_4_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_lef_top_3 : ts_x4
   port map (
      cmd => g_4_0_cmd_lef_top_3,
      i   => g_3_0_rig_3,
      q   => g_4_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_lef_top_4 : ts_x4
   port map (
      cmd => g_4_0_cmd_lef_top_4,
      i   => g_3_0_rig_4,
      q   => g_4_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_lef_top_5 : ts_x4
   port map (
      cmd => g_4_0_cmd_lef_top_5,
      i   => g_3_0_rig_5,
      q   => g_4_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_lef_top_6 : ts_x4
   port map (
      cmd => g_4_0_cmd_lef_top_6,
      i   => g_3_0_rig_6,
      q   => g_4_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_lef_top_7 : ts_x4
   port map (
      cmd => g_4_0_cmd_lef_top_7,
      i   => g_3_0_rig_7,
      q   => g_4_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_4_0_zero_horiz_0 : zero_x0
   port map (
      nq  => group_4_0_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_4_0_cmd_zero_lef_0,
      i   => group_4_0_sig_zero_horiz_0,
      q   => g_3_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_inpad_lef_0 : ts_x4
   port map (
      cmd => group_4_0_cmd_inpad_lef_0,
      i   => bot_in_4,
      q   => g_3_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_top_lef_0 : ts_x4
   port map (
      cmd => group_4_0_cmd_top_lef_0,
      i   => g_4_0_top_0,
      q   => g_3_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_zero_horiz_1 : zero_x0
   port map (
      nq  => group_4_0_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_4_0_cmd_zero_lef_1,
      i   => group_4_0_sig_zero_horiz_1,
      q   => g_3_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_inpad_lef_1 : ts_x4
   port map (
      cmd => group_4_0_cmd_inpad_lef_1,
      i   => bot_in_4,
      q   => g_3_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_top_lef_1 : ts_x4
   port map (
      cmd => group_4_0_cmd_top_lef_1,
      i   => g_4_0_top_1,
      q   => g_3_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_zero_horiz_2 : zero_x0
   port map (
      nq  => group_4_0_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_4_0_cmd_zero_lef_2,
      i   => group_4_0_sig_zero_horiz_2,
      q   => g_3_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_inpad_lef_2 : ts_x4
   port map (
      cmd => group_4_0_cmd_inpad_lef_2,
      i   => bot_in_4,
      q   => g_3_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_top_lef_2 : ts_x4
   port map (
      cmd => group_4_0_cmd_top_lef_2,
      i   => g_4_0_top_2,
      q   => g_3_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_zero_horiz_3 : zero_x0
   port map (
      nq  => group_4_0_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_4_0_cmd_zero_lef_3,
      i   => group_4_0_sig_zero_horiz_3,
      q   => g_3_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_inpad_lef_3 : ts_x4
   port map (
      cmd => group_4_0_cmd_inpad_lef_3,
      i   => bot_in_4,
      q   => g_3_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_top_lef_3 : ts_x4
   port map (
      cmd => group_4_0_cmd_top_lef_3,
      i   => g_4_0_top_3,
      q   => g_3_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_0_zero_horiz_4 : zero_x0
   port map (
      nq  => group_4_0_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_4_0_cmd_zero_lef_4,
      i   => group_4_0_sig_zero_horiz_4,
      q   => g_3_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_inpad_lef_4 : ts_x4
   port map (
      cmd => group_4_0_cmd_inpad_lef_4,
      i   => bot_in_4,
      q   => g_3_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_top_lef_4 : ts_x4
   port map (
      cmd => group_4_0_cmd_top_lef_4,
      i   => g_4_0_top_4,
      q   => g_3_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_0_zero_horiz_5 : zero_x0
   port map (
      nq  => group_4_0_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_4_0_cmd_zero_lef_5,
      i   => group_4_0_sig_zero_horiz_5,
      q   => g_3_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_inpad_lef_5 : ts_x4
   port map (
      cmd => group_4_0_cmd_inpad_lef_5,
      i   => bot_in_4,
      q   => g_3_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_top_lef_5 : ts_x4
   port map (
      cmd => group_4_0_cmd_top_lef_5,
      i   => g_4_0_top_5,
      q   => g_3_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_0_zero_horiz_6 : zero_x0
   port map (
      nq  => group_4_0_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_4_0_cmd_zero_lef_6,
      i   => group_4_0_sig_zero_horiz_6,
      q   => g_3_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_inpad_lef_6 : ts_x4
   port map (
      cmd => group_4_0_cmd_inpad_lef_6,
      i   => bot_in_4,
      q   => g_3_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_top_lef_6 : ts_x4
   port map (
      cmd => group_4_0_cmd_top_lef_6,
      i   => g_4_0_top_6,
      q   => g_3_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_0_zero_horiz_7 : zero_x0
   port map (
      nq  => group_4_0_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_4_0_cmd_zero_lef_7,
      i   => group_4_0_sig_zero_horiz_7,
      q   => g_3_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_inpad_lef_7 : ts_x4
   port map (
      cmd => group_4_0_cmd_inpad_lef_7,
      i   => bot_in_4,
      q   => g_3_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_0_ts_top_lef_7 : ts_x4
   port map (
      cmd => group_4_0_cmd_top_lef_7,
      i   => g_4_0_top_7,
      q   => g_3_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_0_mem_0 : sram_x1
   port map (
      d      => g_4_0_data_top(0),
      nq     => group_4_0_nq_mem_0,
      strobe => group_4_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_1 : sram_x1
   port map (
      d      => g_4_0_data_top(1),
      nq     => group_4_0_nq_mem_1,
      strobe => group_4_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_2 : sram_x1
   port map (
      d      => g_4_0_data_top(2),
      nq     => group_4_0_nq_mem_2,
      strobe => group_4_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_3 : sram_x1
   port map (
      d      => g_4_0_data_top(3),
      nq     => group_4_0_nq_mem_3,
      strobe => group_4_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_4 : sram_x1
   port map (
      d      => g_4_0_data_top(4),
      nq     => group_4_0_nq_mem_4,
      strobe => group_4_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_5 : sram_x1
   port map (
      d      => g_4_0_data_top(5),
      nq     => group_4_0_nq_mem_5,
      strobe => group_4_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_6 : sram_x1
   port map (
      d      => g_4_0_data_top(6),
      nq     => group_4_0_nq_mem_6,
      strobe => group_4_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_7 : sram_x1
   port map (
      d      => g_4_0_data_top(7),
      nq     => group_4_0_nq_mem_7,
      strobe => group_4_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_8 : sram_x1
   port map (
      d      => g_4_0_data_top(0),
      nq     => group_4_0_nq_mem_8,
      strobe => group_4_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_9 : sram_x1
   port map (
      d      => g_4_0_data_top(1),
      nq     => group_4_0_nq_mem_9,
      strobe => group_4_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_10 : sram_x1
   port map (
      d      => g_4_0_data_top(2),
      nq     => group_4_0_nq_mem_10,
      strobe => group_4_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_11 : sram_x1
   port map (
      d      => g_4_0_data_top(3),
      nq     => group_4_0_nq_mem_11,
      strobe => group_4_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_12 : sram_x1
   port map (
      d      => g_4_0_data_top(4),
      nq     => group_4_0_nq_mem_12,
      strobe => group_4_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_13 : sram_x1
   port map (
      d      => g_4_0_data_top(5),
      nq     => group_4_0_nq_mem_13,
      strobe => group_4_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_14 : sram_x1
   port map (
      d      => g_4_0_data_top(6),
      nq     => group_4_0_nq_mem_14,
      strobe => group_4_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_15 : sram_x1
   port map (
      d      => g_4_0_data_top(7),
      nq     => group_4_0_nq_mem_15,
      strobe => group_4_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_16 : sram_x1
   port map (
      d      => g_4_0_data_top(0),
      nq     => group_4_0_nq_mem_16,
      strobe => group_4_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_17 : sram_x1
   port map (
      d      => g_4_0_data_top(1),
      nq     => group_4_0_nq_mem_17,
      strobe => group_4_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_18 : sram_x1
   port map (
      d      => g_4_0_data_top(2),
      nq     => group_4_0_nq_mem_18,
      strobe => group_4_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_19 : sram_x1
   port map (
      d      => g_4_0_data_top(3),
      nq     => group_4_0_nq_mem_19,
      strobe => group_4_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_20 : sram_x1
   port map (
      d      => g_4_0_data_top(4),
      nq     => group_4_0_nq_mem_20,
      strobe => group_4_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_21 : sram_x1
   port map (
      d      => g_4_0_data_top(5),
      nq     => group_4_0_nq_mem_21,
      strobe => group_4_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_22 : sram_x1
   port map (
      d      => g_4_0_data_top(6),
      nq     => group_4_0_nq_mem_22,
      strobe => group_4_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_23 : sram_x1
   port map (
      d      => g_4_0_data_top(7),
      nq     => group_4_0_nq_mem_23,
      strobe => group_4_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_24 : sram_x1
   port map (
      d      => g_4_0_data_top(0),
      nq     => group_4_0_nq_mem_24,
      strobe => group_4_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_25 : sram_x1
   port map (
      d      => g_4_0_data_top(1),
      nq     => group_4_0_nq_mem_25,
      strobe => group_4_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_26 : sram_x1
   port map (
      d      => g_4_0_data_top(2),
      nq     => group_4_0_nq_mem_26,
      strobe => group_4_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_27 : sram_x1
   port map (
      d      => g_4_0_data_top(3),
      nq     => group_4_0_nq_mem_27,
      strobe => group_4_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_28 : sram_x1
   port map (
      d      => g_4_0_data_top(4),
      nq     => group_4_0_nq_mem_28,
      strobe => group_4_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_mem_29 : sram_x1
   port map (
      d      => g_4_0_data_top(5),
      nq     => group_4_0_nq_mem_29,
      strobe => group_4_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_parity_0 : sram_x1
   port map (
      d      => g_4_0_data_top(8),
      nq     => group_4_0_nq_mem_parity_0,
      strobe => group_4_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_parity_1 : sram_x1
   port map (
      d      => g_4_0_data_top(8),
      nq     => group_4_0_nq_mem_parity_1,
      strobe => group_4_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_parity_2 : sram_x1
   port map (
      d      => g_4_0_data_top(8),
      nq     => group_4_0_nq_mem_parity_2,
      strobe => group_4_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_parity_3 : sram_x1
   port map (
      d      => g_4_0_data_top(8),
      nq     => group_4_0_nq_mem_parity_3,
      strobe => group_4_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_4_0_xor_0_0 : xr2_x1
   port map (
      i0  => group_4_0_nq_mem_0,
      i1  => group_4_0_nq_mem_1,
      q   => group_4_0_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_1_0 : xr2_x1
   port map (
      i0  => group_4_0_nq_mem_2,
      i1  => group_4_0_nq_mem_3,
      q   => group_4_0_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_2_0 : xr2_x1
   port map (
      i0  => group_4_0_nq_mem_4,
      i1  => group_4_0_nq_mem_5,
      q   => group_4_0_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_3_0 : xr2_x1
   port map (
      i0  => group_4_0_nq_mem_6,
      i1  => group_4_0_nq_mem_7,
      q   => group_4_0_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_4_0 : xr2_x1
   port map (
      i0  => group_4_0_q_xor_0_0,
      i1  => group_4_0_q_xor_1_0,
      q   => group_4_0_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_5_0 : xr2_x1
   port map (
      i0  => group_4_0_q_xor_2_0,
      i1  => group_4_0_q_xor_3_0,
      q   => group_4_0_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_6_0 : xr2_x1
   port map (
      i0  => group_4_0_q_xor_4_0,
      i1  => group_4_0_q_xor_5_0,
      q   => group_4_0_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_7_0 : xr2_x1
   port map (
      i0  => group_4_0_q_xor_6_0,
      i1  => group_4_0_nq_mem_parity_0,
      q   => group_4_0_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_0_1 : xr2_x1
   port map (
      i0  => group_4_0_nq_mem_8,
      i1  => group_4_0_nq_mem_9,
      q   => group_4_0_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_1_1 : xr2_x1
   port map (
      i0  => group_4_0_nq_mem_10,
      i1  => group_4_0_nq_mem_11,
      q   => group_4_0_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_2_1 : xr2_x1
   port map (
      i0  => group_4_0_nq_mem_12,
      i1  => group_4_0_nq_mem_13,
      q   => group_4_0_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_3_1 : xr2_x1
   port map (
      i0  => group_4_0_nq_mem_14,
      i1  => group_4_0_nq_mem_15,
      q   => group_4_0_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_4_1 : xr2_x1
   port map (
      i0  => group_4_0_q_xor_0_1,
      i1  => group_4_0_q_xor_1_1,
      q   => group_4_0_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_5_1 : xr2_x1
   port map (
      i0  => group_4_0_q_xor_2_1,
      i1  => group_4_0_q_xor_3_1,
      q   => group_4_0_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_6_1 : xr2_x1
   port map (
      i0  => group_4_0_q_xor_4_1,
      i1  => group_4_0_q_xor_5_1,
      q   => group_4_0_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_7_1 : xr2_x1
   port map (
      i0  => group_4_0_q_xor_6_1,
      i1  => group_4_0_nq_mem_parity_1,
      q   => group_4_0_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_0_2 : xr2_x1
   port map (
      i0  => group_4_0_nq_mem_16,
      i1  => group_4_0_nq_mem_17,
      q   => group_4_0_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_1_2 : xr2_x1
   port map (
      i0  => group_4_0_nq_mem_18,
      i1  => group_4_0_nq_mem_19,
      q   => group_4_0_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_2_2 : xr2_x1
   port map (
      i0  => group_4_0_nq_mem_20,
      i1  => group_4_0_nq_mem_21,
      q   => group_4_0_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_3_2 : xr2_x1
   port map (
      i0  => group_4_0_nq_mem_22,
      i1  => group_4_0_nq_mem_23,
      q   => group_4_0_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_4_2 : xr2_x1
   port map (
      i0  => group_4_0_q_xor_0_2,
      i1  => group_4_0_q_xor_1_2,
      q   => group_4_0_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_5_2 : xr2_x1
   port map (
      i0  => group_4_0_q_xor_2_2,
      i1  => group_4_0_q_xor_3_2,
      q   => group_4_0_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_6_2 : xr2_x1
   port map (
      i0  => group_4_0_q_xor_4_2,
      i1  => group_4_0_q_xor_5_2,
      q   => group_4_0_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_7_2 : xr2_x1
   port map (
      i0  => group_4_0_q_xor_6_2,
      i1  => group_4_0_nq_mem_parity_2,
      q   => group_4_0_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_0_3 : xr2_x1
   port map (
      i0  => group_4_0_nq_mem_24,
      i1  => group_4_0_nq_mem_25,
      q   => group_4_0_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_1_3 : xr2_x1
   port map (
      i0  => group_4_0_nq_mem_26,
      i1  => group_4_0_nq_mem_27,
      q   => group_4_0_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_2_3 : xr2_x1
   port map (
      i0  => group_4_0_nq_mem_28,
      i1  => group_4_0_nq_mem_29,
      q   => group_4_0_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_3_3 : xr2_x1
   port map (
      i0  => group_4_0_q_xor_0_3,
      i1  => group_4_0_q_xor_1_3,
      q   => group_4_0_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_4_3 : xr2_x1
   port map (
      i0  => group_4_0_q_xor_3_3,
      i1  => group_4_0_q_xor_2_3,
      q   => group_4_0_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_4_0_xor_5_3 : xr2_x1
   port map (
      i0  => group_4_0_q_xor_4_3,
      i1  => group_4_0_nq_mem_parity_3,
      q   => group_4_0_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_4_0_or_0 : o4_x2
   port map (
      i0  => group_4_0_sig_error_0,
      i1  => group_4_0_sig_error_1,
      i2  => group_4_0_sig_error_2,
      i3  => group_4_0_sig_error_3,
      q   => group_4_0_error_0123,
      vdd => vdd,
      vss => vss
   );

group_4_0_or_fin : o2_x2
   port map (
      i0  => g_3_0_error_rig,
      i1  => group_4_0_error_0123,
      q   => error_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_and_0 : a2_x2
   port map (
      i0  => g_3_0_strobe_0_rig,
      i1  => g_4_0_column_top,
      q   => group_4_0_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_and_1 : a2_x2
   port map (
      i0  => g_3_0_strobe_1_rig,
      i1  => g_4_0_column_top,
      q   => group_4_0_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_and_2 : a2_x2
   port map (
      i0  => g_3_0_strobe_2_rig,
      i1  => g_4_0_column_top,
      q   => group_4_0_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_and_3 : a2_x2
   port map (
      i0  => g_3_0_strobe_3_rig,
      i1  => g_4_0_column_top,
      q   => group_4_0_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_29,
      nq  => group_4_0_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_28,
      nq  => group_4_0_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_27,
      nq  => group_4_0_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_7_not_cmd(2),
      i1  => group_4_0_nq_mem_27,
      i2  => group_4_0_nq_mem_28,
      nq  => g_3_0_cmd_lef_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_7_not_cmd(0),
      i1  => group_4_0_decoder_horizon_track_7_not_cmd(1),
      i2  => group_4_0_nq_mem_29,
      nq  => g_3_0_cmd_top_rig_7,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_4_0_nq_mem_29,
      i1  => group_4_0_decoder_horizon_track_7_not_cmd(1),
      i2  => group_4_0_nq_mem_27,
      nq  => group_4_0_cmd_top_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_7_not_cmd(0),
      i1  => group_4_0_nq_mem_28,
      i2  => group_4_0_nq_mem_29,
      nq  => group_4_0_cmd_inpad_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_7_not_cmd(0),
      i1  => group_4_0_decoder_horizon_track_7_not_cmd(2),
      i2  => group_4_0_decoder_horizon_track_7_not_cmd(1),
      nq  => group_4_0_decoder_horizon_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_29,
      i1  => group_4_0_nq_mem_27,
      i2  => group_4_0_decoder_horizon_track_7_not_cmd(1),
      nq  => group_4_0_decoder_horizon_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_7_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_27,
      i1  => group_4_0_nq_mem_29,
      i2  => group_4_0_nq_mem_28,
      nq  => group_4_0_decoder_horizon_track_7_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_7_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_29,
      i1  => group_4_0_nq_mem_28,
      i2  => group_4_0_decoder_horizon_track_7_not_cmd(0),
      nq  => group_4_0_decoder_horizon_track_7_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_7_q0_ins : na4_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_7_na3_x1_4_sig,
      i1  => group_4_0_decoder_horizon_track_7_na3_x1_3_sig,
      i2  => group_4_0_decoder_horizon_track_7_na3_x1_2_sig,
      i3  => group_4_0_decoder_horizon_track_7_na3_x1_sig,
      nq  => group_4_0_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_26,
      nq  => group_4_0_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_25,
      nq  => group_4_0_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_24,
      nq  => group_4_0_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_6_not_cmd(2),
      i1  => group_4_0_nq_mem_24,
      i2  => group_4_0_nq_mem_25,
      nq  => g_3_0_cmd_lef_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_6_not_cmd(0),
      i1  => group_4_0_decoder_horizon_track_6_not_cmd(1),
      i2  => group_4_0_nq_mem_26,
      nq  => g_3_0_cmd_top_rig_6,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_4_0_nq_mem_26,
      i1  => group_4_0_decoder_horizon_track_6_not_cmd(1),
      i2  => group_4_0_nq_mem_24,
      nq  => group_4_0_cmd_top_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_6_not_cmd(0),
      i1  => group_4_0_nq_mem_25,
      i2  => group_4_0_nq_mem_26,
      nq  => group_4_0_cmd_inpad_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_6_not_cmd(0),
      i1  => group_4_0_decoder_horizon_track_6_not_cmd(2),
      i2  => group_4_0_decoder_horizon_track_6_not_cmd(1),
      nq  => group_4_0_decoder_horizon_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_26,
      i1  => group_4_0_nq_mem_24,
      i2  => group_4_0_decoder_horizon_track_6_not_cmd(1),
      nq  => group_4_0_decoder_horizon_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_6_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_24,
      i1  => group_4_0_nq_mem_26,
      i2  => group_4_0_nq_mem_25,
      nq  => group_4_0_decoder_horizon_track_6_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_6_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_26,
      i1  => group_4_0_nq_mem_25,
      i2  => group_4_0_decoder_horizon_track_6_not_cmd(0),
      nq  => group_4_0_decoder_horizon_track_6_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_6_q0_ins : na4_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_6_na3_x1_4_sig,
      i1  => group_4_0_decoder_horizon_track_6_na3_x1_3_sig,
      i2  => group_4_0_decoder_horizon_track_6_na3_x1_2_sig,
      i3  => group_4_0_decoder_horizon_track_6_na3_x1_sig,
      nq  => group_4_0_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_23,
      nq  => group_4_0_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_22,
      nq  => group_4_0_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_21,
      nq  => group_4_0_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_5_not_cmd(2),
      i1  => group_4_0_nq_mem_21,
      i2  => group_4_0_nq_mem_22,
      nq  => g_3_0_cmd_lef_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_5_not_cmd(0),
      i1  => group_4_0_decoder_horizon_track_5_not_cmd(1),
      i2  => group_4_0_nq_mem_23,
      nq  => g_3_0_cmd_top_rig_5,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_4_0_nq_mem_23,
      i1  => group_4_0_decoder_horizon_track_5_not_cmd(1),
      i2  => group_4_0_nq_mem_21,
      nq  => group_4_0_cmd_top_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_5_not_cmd(0),
      i1  => group_4_0_nq_mem_22,
      i2  => group_4_0_nq_mem_23,
      nq  => group_4_0_cmd_inpad_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_5_not_cmd(0),
      i1  => group_4_0_decoder_horizon_track_5_not_cmd(2),
      i2  => group_4_0_decoder_horizon_track_5_not_cmd(1),
      nq  => group_4_0_decoder_horizon_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_23,
      i1  => group_4_0_nq_mem_21,
      i2  => group_4_0_decoder_horizon_track_5_not_cmd(1),
      nq  => group_4_0_decoder_horizon_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_5_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_21,
      i1  => group_4_0_nq_mem_23,
      i2  => group_4_0_nq_mem_22,
      nq  => group_4_0_decoder_horizon_track_5_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_5_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_23,
      i1  => group_4_0_nq_mem_22,
      i2  => group_4_0_decoder_horizon_track_5_not_cmd(0),
      nq  => group_4_0_decoder_horizon_track_5_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_5_q0_ins : na4_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_5_na3_x1_4_sig,
      i1  => group_4_0_decoder_horizon_track_5_na3_x1_3_sig,
      i2  => group_4_0_decoder_horizon_track_5_na3_x1_2_sig,
      i3  => group_4_0_decoder_horizon_track_5_na3_x1_sig,
      nq  => group_4_0_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_20,
      nq  => group_4_0_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_19,
      nq  => group_4_0_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_18,
      nq  => group_4_0_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_4_not_cmd(2),
      i1  => group_4_0_nq_mem_18,
      i2  => group_4_0_nq_mem_19,
      nq  => g_3_0_cmd_lef_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_4_not_cmd(0),
      i1  => group_4_0_decoder_horizon_track_4_not_cmd(1),
      i2  => group_4_0_nq_mem_20,
      nq  => g_3_0_cmd_top_rig_4,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_4_0_nq_mem_20,
      i1  => group_4_0_decoder_horizon_track_4_not_cmd(1),
      i2  => group_4_0_nq_mem_18,
      nq  => group_4_0_cmd_top_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_4_not_cmd(0),
      i1  => group_4_0_nq_mem_19,
      i2  => group_4_0_nq_mem_20,
      nq  => group_4_0_cmd_inpad_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_4_not_cmd(0),
      i1  => group_4_0_decoder_horizon_track_4_not_cmd(2),
      i2  => group_4_0_decoder_horizon_track_4_not_cmd(1),
      nq  => group_4_0_decoder_horizon_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_20,
      i1  => group_4_0_nq_mem_18,
      i2  => group_4_0_decoder_horizon_track_4_not_cmd(1),
      nq  => group_4_0_decoder_horizon_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_4_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_18,
      i1  => group_4_0_nq_mem_20,
      i2  => group_4_0_nq_mem_19,
      nq  => group_4_0_decoder_horizon_track_4_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_4_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_20,
      i1  => group_4_0_nq_mem_19,
      i2  => group_4_0_decoder_horizon_track_4_not_cmd(0),
      nq  => group_4_0_decoder_horizon_track_4_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_4_q0_ins : na4_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_4_na3_x1_4_sig,
      i1  => group_4_0_decoder_horizon_track_4_na3_x1_3_sig,
      i2  => group_4_0_decoder_horizon_track_4_na3_x1_2_sig,
      i3  => group_4_0_decoder_horizon_track_4_na3_x1_sig,
      nq  => group_4_0_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_17,
      nq  => group_4_0_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_16,
      nq  => group_4_0_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_15,
      nq  => group_4_0_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_3_not_cmd(2),
      i1  => group_4_0_nq_mem_15,
      i2  => group_4_0_nq_mem_16,
      nq  => g_3_0_cmd_lef_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_3_not_cmd(0),
      i1  => group_4_0_decoder_horizon_track_3_not_cmd(1),
      i2  => group_4_0_nq_mem_17,
      nq  => g_3_0_cmd_top_rig_3,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_4_0_nq_mem_17,
      i1  => group_4_0_decoder_horizon_track_3_not_cmd(1),
      i2  => group_4_0_nq_mem_15,
      nq  => group_4_0_cmd_top_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_3_not_cmd(0),
      i1  => group_4_0_nq_mem_16,
      i2  => group_4_0_nq_mem_17,
      nq  => group_4_0_cmd_inpad_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_3_not_cmd(0),
      i1  => group_4_0_decoder_horizon_track_3_not_cmd(2),
      i2  => group_4_0_decoder_horizon_track_3_not_cmd(1),
      nq  => group_4_0_decoder_horizon_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_17,
      i1  => group_4_0_nq_mem_15,
      i2  => group_4_0_decoder_horizon_track_3_not_cmd(1),
      nq  => group_4_0_decoder_horizon_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_3_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_15,
      i1  => group_4_0_nq_mem_17,
      i2  => group_4_0_nq_mem_16,
      nq  => group_4_0_decoder_horizon_track_3_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_3_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_17,
      i1  => group_4_0_nq_mem_16,
      i2  => group_4_0_decoder_horizon_track_3_not_cmd(0),
      nq  => group_4_0_decoder_horizon_track_3_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_3_q0_ins : na4_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_3_na3_x1_4_sig,
      i1  => group_4_0_decoder_horizon_track_3_na3_x1_3_sig,
      i2  => group_4_0_decoder_horizon_track_3_na3_x1_2_sig,
      i3  => group_4_0_decoder_horizon_track_3_na3_x1_sig,
      nq  => group_4_0_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_14,
      nq  => group_4_0_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_13,
      nq  => group_4_0_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_12,
      nq  => group_4_0_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_2_not_cmd(2),
      i1  => group_4_0_nq_mem_12,
      i2  => group_4_0_nq_mem_13,
      nq  => g_3_0_cmd_lef_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_2_not_cmd(0),
      i1  => group_4_0_decoder_horizon_track_2_not_cmd(1),
      i2  => group_4_0_nq_mem_14,
      nq  => g_3_0_cmd_top_rig_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_4_0_nq_mem_14,
      i1  => group_4_0_decoder_horizon_track_2_not_cmd(1),
      i2  => group_4_0_nq_mem_12,
      nq  => group_4_0_cmd_top_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_2_not_cmd(0),
      i1  => group_4_0_nq_mem_13,
      i2  => group_4_0_nq_mem_14,
      nq  => group_4_0_cmd_inpad_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_2_not_cmd(0),
      i1  => group_4_0_decoder_horizon_track_2_not_cmd(2),
      i2  => group_4_0_decoder_horizon_track_2_not_cmd(1),
      nq  => group_4_0_decoder_horizon_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_14,
      i1  => group_4_0_nq_mem_12,
      i2  => group_4_0_decoder_horizon_track_2_not_cmd(1),
      nq  => group_4_0_decoder_horizon_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_2_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_12,
      i1  => group_4_0_nq_mem_14,
      i2  => group_4_0_nq_mem_13,
      nq  => group_4_0_decoder_horizon_track_2_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_2_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_14,
      i1  => group_4_0_nq_mem_13,
      i2  => group_4_0_decoder_horizon_track_2_not_cmd(0),
      nq  => group_4_0_decoder_horizon_track_2_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_2_q0_ins : na4_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_2_na3_x1_4_sig,
      i1  => group_4_0_decoder_horizon_track_2_na3_x1_3_sig,
      i2  => group_4_0_decoder_horizon_track_2_na3_x1_2_sig,
      i3  => group_4_0_decoder_horizon_track_2_na3_x1_sig,
      nq  => group_4_0_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_11,
      nq  => group_4_0_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_10,
      nq  => group_4_0_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_9,
      nq  => group_4_0_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_1_not_cmd(2),
      i1  => group_4_0_nq_mem_9,
      i2  => group_4_0_nq_mem_10,
      nq  => g_3_0_cmd_lef_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_1_not_cmd(0),
      i1  => group_4_0_decoder_horizon_track_1_not_cmd(1),
      i2  => group_4_0_nq_mem_11,
      nq  => g_3_0_cmd_top_rig_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_4_0_nq_mem_11,
      i1  => group_4_0_decoder_horizon_track_1_not_cmd(1),
      i2  => group_4_0_nq_mem_9,
      nq  => group_4_0_cmd_top_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_1_not_cmd(0),
      i1  => group_4_0_nq_mem_10,
      i2  => group_4_0_nq_mem_11,
      nq  => group_4_0_cmd_inpad_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_1_not_cmd(0),
      i1  => group_4_0_decoder_horizon_track_1_not_cmd(2),
      i2  => group_4_0_decoder_horizon_track_1_not_cmd(1),
      nq  => group_4_0_decoder_horizon_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_11,
      i1  => group_4_0_nq_mem_9,
      i2  => group_4_0_decoder_horizon_track_1_not_cmd(1),
      nq  => group_4_0_decoder_horizon_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_1_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_9,
      i1  => group_4_0_nq_mem_11,
      i2  => group_4_0_nq_mem_10,
      nq  => group_4_0_decoder_horizon_track_1_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_1_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_11,
      i1  => group_4_0_nq_mem_10,
      i2  => group_4_0_decoder_horizon_track_1_not_cmd(0),
      nq  => group_4_0_decoder_horizon_track_1_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_1_q0_ins : na4_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_1_na3_x1_4_sig,
      i1  => group_4_0_decoder_horizon_track_1_na3_x1_3_sig,
      i2  => group_4_0_decoder_horizon_track_1_na3_x1_2_sig,
      i3  => group_4_0_decoder_horizon_track_1_na3_x1_sig,
      nq  => group_4_0_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_8,
      nq  => group_4_0_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_7,
      nq  => group_4_0_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_4_0_nq_mem_6,
      nq  => group_4_0_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_0_not_cmd(2),
      i1  => group_4_0_nq_mem_6,
      i2  => group_4_0_nq_mem_7,
      nq  => g_3_0_cmd_lef_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_0_not_cmd(0),
      i1  => group_4_0_decoder_horizon_track_0_not_cmd(1),
      i2  => group_4_0_nq_mem_8,
      nq  => g_3_0_cmd_top_rig_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_4_0_nq_mem_8,
      i1  => group_4_0_decoder_horizon_track_0_not_cmd(1),
      i2  => group_4_0_nq_mem_6,
      nq  => group_4_0_cmd_top_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_0_not_cmd(0),
      i1  => group_4_0_nq_mem_7,
      i2  => group_4_0_nq_mem_8,
      nq  => group_4_0_cmd_inpad_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_0_not_cmd(0),
      i1  => group_4_0_decoder_horizon_track_0_not_cmd(2),
      i2  => group_4_0_decoder_horizon_track_0_not_cmd(1),
      nq  => group_4_0_decoder_horizon_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_8,
      i1  => group_4_0_nq_mem_6,
      i2  => group_4_0_decoder_horizon_track_0_not_cmd(1),
      nq  => group_4_0_decoder_horizon_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_0_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_6,
      i1  => group_4_0_nq_mem_8,
      i2  => group_4_0_nq_mem_7,
      nq  => group_4_0_decoder_horizon_track_0_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_0_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_4_0_nq_mem_8,
      i1  => group_4_0_nq_mem_7,
      i2  => group_4_0_decoder_horizon_track_0_not_cmd(0),
      nq  => group_4_0_decoder_horizon_track_0_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_4_0_decoder_horizon_track_0_q0_ins : na4_x1
   port map (
      i0  => group_4_0_decoder_horizon_track_0_na3_x1_4_sig,
      i1  => group_4_0_decoder_horizon_track_0_na3_x1_3_sig,
      i2  => group_4_0_decoder_horizon_track_0_na3_x1_2_sig,
      i3  => group_4_0_decoder_horizon_track_0_na3_x1_sig,
      nq  => group_4_0_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_4_0_out_pad_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_0_nq_mem_3,
      i0  => g_3_0_rig_0,
      i1  => g_3_0_rig_1,
      nq  => group_4_0_out_pad_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_0_out_pad_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_0_nq_mem_3,
      i0  => g_3_0_rig_2,
      i1  => g_3_0_rig_3,
      nq  => group_4_0_out_pad_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_0_out_pad_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_0_nq_mem_3,
      i0  => g_3_0_rig_4,
      i1  => g_3_0_rig_5,
      nq  => group_4_0_out_pad_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_0_out_pad_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_0_nq_mem_3,
      i0  => g_3_0_rig_6,
      i1  => g_3_0_rig_7,
      nq  => group_4_0_out_pad_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_0_out_pad_mux_mx10 : nmx2_x1
   port map (
      cmd => group_4_0_nq_mem_4,
      i0  => group_4_0_out_pad_mux_q00,
      i1  => group_4_0_out_pad_mux_q01,
      nq  => group_4_0_out_pad_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_0_out_pad_mux_mx11 : nmx2_x1
   port map (
      cmd => group_4_0_nq_mem_4,
      i0  => group_4_0_out_pad_mux_q02,
      i1  => group_4_0_out_pad_mux_q03,
      nq  => group_4_0_out_pad_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_0_out_pad_mux_mx20 : mx2_x2
   port map (
      cmd => group_4_0_nq_mem_5,
      i0  => group_4_0_out_pad_mux_q10,
      i1  => group_4_0_out_pad_mux_q11,
      q   => bot_out_4,
      vdd => vdd,
      vss => vss
   );

group_4_0_clb_topside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_4_0_nq_mem_0,
      i0  => g_3_0_rig_0,
      i1  => g_3_0_rig_1,
      nq  => group_4_0_clb_topside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_4_0_clb_topside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_4_0_nq_mem_0,
      i0  => g_3_0_rig_2,
      i1  => g_3_0_rig_3,
      nq  => group_4_0_clb_topside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_4_0_clb_topside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_4_0_nq_mem_0,
      i0  => g_3_0_rig_4,
      i1  => g_3_0_rig_5,
      nq  => group_4_0_clb_topside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_4_0_clb_topside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_4_0_nq_mem_0,
      i0  => g_3_0_rig_6,
      i1  => g_3_0_rig_7,
      nq  => group_4_0_clb_topside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_4_0_clb_topside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_4_0_nq_mem_1,
      i0  => group_4_0_clb_topside_in2_mux_q00,
      i1  => group_4_0_clb_topside_in2_mux_q01,
      nq  => group_4_0_clb_topside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_4_0_clb_topside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_4_0_nq_mem_1,
      i0  => group_4_0_clb_topside_in2_mux_q02,
      i1  => group_4_0_clb_topside_in2_mux_q03,
      nq  => group_4_0_clb_topside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_4_0_clb_topside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_4_0_nq_mem_2,
      i0  => group_4_0_clb_topside_in2_mux_q10,
      i1  => group_4_0_clb_topside_in2_mux_q11,
      q   => g_4_0_out_top,
      vdd => vdd,
      vss => vss
   );

group_3_4_mux_scan : mx2_x2
   port map (
      cmd => g_3_4_test_in,
      i0  => group_3_4_out_lut,
      i1  => g_2_4_scout,
      q   => group_3_4_out_lut_scan,
      vdd => vdd,
      vss => vss
   );

group_3_4_buf_test : buf_x2
   port map (
      i   => g_3_4_test_in,
      q   => g_2_4_test_in,
      vdd => vdd,
      vss => vss
   );

group_3_4_flip_flop_clb : sff1_x4
   port map (
      ck  => clk_top_x3,
      i   => group_3_4_out_lut_scan,
      q   => g_3_4_scout,
      vdd => vdd,
      vss => vss
   );

group_3_4_mux_out : mx2_x2
   port map (
      cmd => group_3_4_nq_mem_16,
      i0  => group_3_4_out_lut,
      i1  => g_3_4_scout,
      q   => group_3_4_out_clb,
      vdd => vdd,
      vss => vss
   );

group_3_4_zero_horiz_0 : zero_x0
   port map (
      nq  => group_3_4_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_3_4_cmd_zero_lef_0,
      i   => group_3_4_sig_zero_horiz_0,
      q   => g_2_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_pin4_lef_0 : ts_x4
   port map (
      cmd => group_3_4_cmd_pin4_lef_0,
      i   => group_3_4_out_clb,
      q   => g_2_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_inpad_0 : ts_x4
   port map (
      cmd => group_3_4_cmd_in_pad_0,
      i   => top_in_3,
      q   => g_2_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_bot_lef_0 : ts_x4
   port map (
      cmd => group_3_4_cmd_bot_lef_0,
      i   => g_3_3_top_0,
      q   => g_2_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_rig_lef_0 : ts_x4
   port map (
      cmd => group_3_4_cmd_rig_lef_0,
      i   => g_3_4_rig_0,
      q   => g_2_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_bot_rig_0 : ts_x4
   port map (
      cmd => g_3_4_cmd_bot_rig_0,
      i   => g_3_3_top_0,
      q   => g_3_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_lef_rig_0 : ts_x4
   port map (
      cmd => g_3_4_cmd_lef_rig_0,
      i   => g_2_4_rig_0,
      q   => g_3_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_zero_horiz_1 : zero_x0
   port map (
      nq  => group_3_4_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_3_4_cmd_zero_lef_1,
      i   => group_3_4_sig_zero_horiz_1,
      q   => g_2_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_pin4_lef_1 : ts_x4
   port map (
      cmd => group_3_4_cmd_pin4_lef_1,
      i   => group_3_4_out_clb,
      q   => g_2_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_inpad_1 : ts_x4
   port map (
      cmd => group_3_4_cmd_in_pad_1,
      i   => top_in_3,
      q   => g_2_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_bot_lef_1 : ts_x4
   port map (
      cmd => group_3_4_cmd_bot_lef_1,
      i   => g_3_3_top_1,
      q   => g_2_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_rig_lef_1 : ts_x4
   port map (
      cmd => group_3_4_cmd_rig_lef_1,
      i   => g_3_4_rig_1,
      q   => g_2_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_bot_rig_1 : ts_x4
   port map (
      cmd => g_3_4_cmd_bot_rig_1,
      i   => g_3_3_top_1,
      q   => g_3_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_lef_rig_1 : ts_x4
   port map (
      cmd => g_3_4_cmd_lef_rig_1,
      i   => g_2_4_rig_1,
      q   => g_3_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_zero_horiz_2 : zero_x0
   port map (
      nq  => group_3_4_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_3_4_cmd_zero_lef_2,
      i   => group_3_4_sig_zero_horiz_2,
      q   => g_2_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_pin4_lef_2 : ts_x4
   port map (
      cmd => group_3_4_cmd_pin4_lef_2,
      i   => group_3_4_out_clb,
      q   => g_2_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_inpad_2 : ts_x4
   port map (
      cmd => group_3_4_cmd_in_pad_2,
      i   => top_in_3,
      q   => g_2_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_bot_lef_2 : ts_x4
   port map (
      cmd => group_3_4_cmd_bot_lef_2,
      i   => g_3_3_top_2,
      q   => g_2_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_rig_lef_2 : ts_x4
   port map (
      cmd => group_3_4_cmd_rig_lef_2,
      i   => g_3_4_rig_2,
      q   => g_2_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_bot_rig_2 : ts_x4
   port map (
      cmd => g_3_4_cmd_bot_rig_2,
      i   => g_3_3_top_2,
      q   => g_3_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_lef_rig_2 : ts_x4
   port map (
      cmd => g_3_4_cmd_lef_rig_2,
      i   => g_2_4_rig_2,
      q   => g_3_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_zero_horiz_3 : zero_x0
   port map (
      nq  => group_3_4_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_3_4_cmd_zero_lef_3,
      i   => group_3_4_sig_zero_horiz_3,
      q   => g_2_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_pin4_lef_3 : ts_x4
   port map (
      cmd => group_3_4_cmd_pin4_lef_3,
      i   => group_3_4_out_clb,
      q   => g_2_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_inpad_3 : ts_x4
   port map (
      cmd => group_3_4_cmd_in_pad_3,
      i   => top_in_3,
      q   => g_2_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_bot_lef_3 : ts_x4
   port map (
      cmd => group_3_4_cmd_bot_lef_3,
      i   => g_3_3_top_3,
      q   => g_2_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_rig_lef_3 : ts_x4
   port map (
      cmd => group_3_4_cmd_rig_lef_3,
      i   => g_3_4_rig_3,
      q   => g_2_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_bot_rig_3 : ts_x4
   port map (
      cmd => g_3_4_cmd_bot_rig_3,
      i   => g_3_3_top_3,
      q   => g_3_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_lef_rig_3 : ts_x4
   port map (
      cmd => g_3_4_cmd_lef_rig_3,
      i   => g_2_4_rig_3,
      q   => g_3_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_zero_horiz_4 : zero_x0
   port map (
      nq  => group_3_4_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_3_4_cmd_zero_lef_4,
      i   => group_3_4_sig_zero_horiz_4,
      q   => g_2_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_pin4_lef_4 : ts_x4
   port map (
      cmd => group_3_4_cmd_pin4_lef_4,
      i   => group_3_4_out_clb,
      q   => g_2_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_inpad_4 : ts_x4
   port map (
      cmd => group_3_4_cmd_in_pad_4,
      i   => top_in_3,
      q   => g_2_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_bot_lef_4 : ts_x4
   port map (
      cmd => group_3_4_cmd_bot_lef_4,
      i   => g_3_3_top_4,
      q   => g_2_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_rig_lef_4 : ts_x4
   port map (
      cmd => group_3_4_cmd_rig_lef_4,
      i   => g_3_4_rig_4,
      q   => g_2_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_bot_rig_4 : ts_x4
   port map (
      cmd => g_3_4_cmd_bot_rig_4,
      i   => g_3_3_top_4,
      q   => g_3_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_lef_rig_4 : ts_x4
   port map (
      cmd => g_3_4_cmd_lef_rig_4,
      i   => g_2_4_rig_4,
      q   => g_3_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_zero_horiz_5 : zero_x0
   port map (
      nq  => group_3_4_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_3_4_cmd_zero_lef_5,
      i   => group_3_4_sig_zero_horiz_5,
      q   => g_2_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_pin4_lef_5 : ts_x4
   port map (
      cmd => group_3_4_cmd_pin4_lef_5,
      i   => group_3_4_out_clb,
      q   => g_2_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_inpad_5 : ts_x4
   port map (
      cmd => group_3_4_cmd_in_pad_5,
      i   => top_in_3,
      q   => g_2_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_bot_lef_5 : ts_x4
   port map (
      cmd => group_3_4_cmd_bot_lef_5,
      i   => g_3_3_top_5,
      q   => g_2_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_rig_lef_5 : ts_x4
   port map (
      cmd => group_3_4_cmd_rig_lef_5,
      i   => g_3_4_rig_5,
      q   => g_2_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_bot_rig_5 : ts_x4
   port map (
      cmd => g_3_4_cmd_bot_rig_5,
      i   => g_3_3_top_5,
      q   => g_3_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_lef_rig_5 : ts_x4
   port map (
      cmd => g_3_4_cmd_lef_rig_5,
      i   => g_2_4_rig_5,
      q   => g_3_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_zero_horiz_6 : zero_x0
   port map (
      nq  => group_3_4_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_3_4_cmd_zero_lef_6,
      i   => group_3_4_sig_zero_horiz_6,
      q   => g_2_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_pin4_lef_6 : ts_x4
   port map (
      cmd => group_3_4_cmd_pin4_lef_6,
      i   => group_3_4_out_clb,
      q   => g_2_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_inpad_6 : ts_x4
   port map (
      cmd => group_3_4_cmd_in_pad_6,
      i   => top_in_3,
      q   => g_2_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_bot_lef_6 : ts_x4
   port map (
      cmd => group_3_4_cmd_bot_lef_6,
      i   => g_3_3_top_6,
      q   => g_2_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_rig_lef_6 : ts_x4
   port map (
      cmd => group_3_4_cmd_rig_lef_6,
      i   => g_3_4_rig_6,
      q   => g_2_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_bot_rig_6 : ts_x4
   port map (
      cmd => g_3_4_cmd_bot_rig_6,
      i   => g_3_3_top_6,
      q   => g_3_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_lef_rig_6 : ts_x4
   port map (
      cmd => g_3_4_cmd_lef_rig_6,
      i   => g_2_4_rig_6,
      q   => g_3_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_zero_horiz_7 : zero_x0
   port map (
      nq  => group_3_4_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_3_4_cmd_zero_lef_7,
      i   => group_3_4_sig_zero_horiz_7,
      q   => g_2_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_pin4_lef_7 : ts_x4
   port map (
      cmd => group_3_4_cmd_pin4_lef_7,
      i   => group_3_4_out_clb,
      q   => g_2_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_inpad_7 : ts_x4
   port map (
      cmd => group_3_4_cmd_in_pad_7,
      i   => top_in_3,
      q   => g_2_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_bot_lef_7 : ts_x4
   port map (
      cmd => group_3_4_cmd_bot_lef_7,
      i   => g_3_3_top_7,
      q   => g_2_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_rig_lef_7 : ts_x4
   port map (
      cmd => group_3_4_cmd_rig_lef_7,
      i   => g_3_4_rig_7,
      q   => g_2_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_bot_rig_7 : ts_x4
   port map (
      cmd => g_3_4_cmd_bot_rig_7,
      i   => g_3_3_top_7,
      q   => g_3_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_lef_rig_7 : ts_x4
   port map (
      cmd => g_3_4_cmd_lef_rig_7,
      i   => g_2_4_rig_7,
      q   => g_3_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_zero_vert_0 : zero_x0
   port map (
      nq  => group_3_4_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_3_4_cmd_zero_bot_0,
      i   => group_3_4_sig_zero_vert_0,
      q   => g_3_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_pin5_bot_0 : ts_x4
   port map (
      cmd => group_3_4_cmd_pin5_bot_0,
      i   => group_3_4_out_clb,
      q   => g_3_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_lef_bot_0 : ts_x4
   port map (
      cmd => group_3_4_cmd_lef_bot_0,
      i   => g_2_4_rig_0,
      q   => g_3_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_rig_bot_0 : ts_x4
   port map (
      cmd => group_3_4_cmd_rig_bot_0,
      i   => g_3_4_rig_0,
      q   => g_3_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_zero_vert_1 : zero_x0
   port map (
      nq  => group_3_4_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_3_4_cmd_zero_bot_1,
      i   => group_3_4_sig_zero_vert_1,
      q   => g_3_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_pin5_bot_1 : ts_x4
   port map (
      cmd => group_3_4_cmd_pin5_bot_1,
      i   => group_3_4_out_clb,
      q   => g_3_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_lef_bot_1 : ts_x4
   port map (
      cmd => group_3_4_cmd_lef_bot_1,
      i   => g_2_4_rig_1,
      q   => g_3_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_rig_bot_1 : ts_x4
   port map (
      cmd => group_3_4_cmd_rig_bot_1,
      i   => g_3_4_rig_1,
      q   => g_3_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_zero_vert_2 : zero_x0
   port map (
      nq  => group_3_4_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_3_4_cmd_zero_bot_2,
      i   => group_3_4_sig_zero_vert_2,
      q   => g_3_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_pin5_bot_2 : ts_x4
   port map (
      cmd => group_3_4_cmd_pin5_bot_2,
      i   => group_3_4_out_clb,
      q   => g_3_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_lef_bot_2 : ts_x4
   port map (
      cmd => group_3_4_cmd_lef_bot_2,
      i   => g_2_4_rig_2,
      q   => g_3_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_rig_bot_2 : ts_x4
   port map (
      cmd => group_3_4_cmd_rig_bot_2,
      i   => g_3_4_rig_2,
      q   => g_3_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_zero_vert_3 : zero_x0
   port map (
      nq  => group_3_4_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_3_4_cmd_zero_bot_3,
      i   => group_3_4_sig_zero_vert_3,
      q   => g_3_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_pin5_bot_3 : ts_x4
   port map (
      cmd => group_3_4_cmd_pin5_bot_3,
      i   => group_3_4_out_clb,
      q   => g_3_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_lef_bot_3 : ts_x4
   port map (
      cmd => group_3_4_cmd_lef_bot_3,
      i   => g_2_4_rig_3,
      q   => g_3_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_rig_bot_3 : ts_x4
   port map (
      cmd => group_3_4_cmd_rig_bot_3,
      i   => g_3_4_rig_3,
      q   => g_3_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_zero_vert_4 : zero_x0
   port map (
      nq  => group_3_4_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_3_4_cmd_zero_bot_4,
      i   => group_3_4_sig_zero_vert_4,
      q   => g_3_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_pin5_bot_4 : ts_x4
   port map (
      cmd => group_3_4_cmd_pin5_bot_4,
      i   => group_3_4_out_clb,
      q   => g_3_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_lef_bot_4 : ts_x4
   port map (
      cmd => group_3_4_cmd_lef_bot_4,
      i   => g_2_4_rig_4,
      q   => g_3_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_rig_bot_4 : ts_x4
   port map (
      cmd => group_3_4_cmd_rig_bot_4,
      i   => g_3_4_rig_4,
      q   => g_3_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_zero_vert_5 : zero_x0
   port map (
      nq  => group_3_4_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_3_4_cmd_zero_bot_5,
      i   => group_3_4_sig_zero_vert_5,
      q   => g_3_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_pin5_bot_5 : ts_x4
   port map (
      cmd => group_3_4_cmd_pin5_bot_5,
      i   => group_3_4_out_clb,
      q   => g_3_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_lef_bot_5 : ts_x4
   port map (
      cmd => group_3_4_cmd_lef_bot_5,
      i   => g_2_4_rig_5,
      q   => g_3_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_rig_bot_5 : ts_x4
   port map (
      cmd => group_3_4_cmd_rig_bot_5,
      i   => g_3_4_rig_5,
      q   => g_3_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_zero_vert_6 : zero_x0
   port map (
      nq  => group_3_4_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_3_4_cmd_zero_bot_6,
      i   => group_3_4_sig_zero_vert_6,
      q   => g_3_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_pin5_bot_6 : ts_x4
   port map (
      cmd => group_3_4_cmd_pin5_bot_6,
      i   => group_3_4_out_clb,
      q   => g_3_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_lef_bot_6 : ts_x4
   port map (
      cmd => group_3_4_cmd_lef_bot_6,
      i   => g_2_4_rig_6,
      q   => g_3_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_rig_bot_6 : ts_x4
   port map (
      cmd => group_3_4_cmd_rig_bot_6,
      i   => g_3_4_rig_6,
      q   => g_3_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_zero_vert_7 : zero_x0
   port map (
      nq  => group_3_4_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_3_4_cmd_zero_bot_7,
      i   => group_3_4_sig_zero_vert_7,
      q   => g_3_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_pin5_bot_7 : ts_x4
   port map (
      cmd => group_3_4_cmd_pin5_bot_7,
      i   => group_3_4_out_clb,
      q   => g_3_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_lef_bot_7 : ts_x4
   port map (
      cmd => group_3_4_cmd_lef_bot_7,
      i   => g_2_4_rig_7,
      q   => g_3_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_ts_rig_bot_7 : ts_x4
   port map (
      cmd => group_3_4_cmd_rig_bot_7,
      i   => g_3_4_rig_7,
      q   => g_3_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_mem_0 : sram_x1
   port map (
      d      => data_x3(0),
      nq     => group_3_4_nq_mem_0,
      strobe => group_3_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_1 : sram_x1
   port map (
      d      => data_x3(1),
      nq     => group_3_4_nq_mem_1,
      strobe => group_3_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_2 : sram_x1
   port map (
      d      => data_x3(2),
      nq     => group_3_4_nq_mem_2,
      strobe => group_3_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_3 : sram_x1
   port map (
      d      => data_x3(3),
      nq     => group_3_4_nq_mem_3,
      strobe => group_3_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_4 : sram_x1
   port map (
      d      => data_x3(4),
      nq     => group_3_4_nq_mem_4,
      strobe => group_3_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_5 : sram_x1
   port map (
      d      => data_x3(5),
      nq     => group_3_4_nq_mem_5,
      strobe => group_3_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_6 : sram_x1
   port map (
      d      => data_x3(6),
      nq     => group_3_4_nq_mem_6,
      strobe => group_3_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_7 : sram_x1
   port map (
      d      => data_x3(7),
      nq     => group_3_4_nq_mem_7,
      strobe => group_3_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_8 : sram_x1
   port map (
      d      => data_x3(0),
      nq     => group_3_4_nq_mem_8,
      strobe => group_3_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_9 : sram_x1
   port map (
      d      => data_x3(1),
      nq     => group_3_4_nq_mem_9,
      strobe => group_3_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_10 : sram_x1
   port map (
      d      => data_x3(2),
      nq     => group_3_4_nq_mem_10,
      strobe => group_3_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_11 : sram_x1
   port map (
      d      => data_x3(3),
      nq     => group_3_4_nq_mem_11,
      strobe => group_3_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_12 : sram_x1
   port map (
      d      => data_x3(4),
      nq     => group_3_4_nq_mem_12,
      strobe => group_3_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_13 : sram_x1
   port map (
      d      => data_x3(5),
      nq     => group_3_4_nq_mem_13,
      strobe => group_3_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_14 : sram_x1
   port map (
      d      => data_x3(6),
      nq     => group_3_4_nq_mem_14,
      strobe => group_3_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_15 : sram_x1
   port map (
      d      => data_x3(7),
      nq     => group_3_4_nq_mem_15,
      strobe => group_3_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_16 : sram_x1
   port map (
      d      => data_x3(0),
      nq     => group_3_4_nq_mem_16,
      strobe => group_3_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_17 : sram_x1
   port map (
      d      => data_x3(1),
      nq     => group_3_4_nq_mem_17,
      strobe => group_3_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_18 : sram_x1
   port map (
      d      => data_x3(2),
      nq     => group_3_4_nq_mem_18,
      strobe => group_3_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_19 : sram_x1
   port map (
      d      => data_x3(3),
      nq     => group_3_4_nq_mem_19,
      strobe => group_3_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_20 : sram_x1
   port map (
      d      => data_x3(4),
      nq     => group_3_4_nq_mem_20,
      strobe => group_3_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_21 : sram_x1
   port map (
      d      => data_x3(5),
      nq     => group_3_4_nq_mem_21,
      strobe => group_3_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_22 : sram_x1
   port map (
      d      => data_x3(6),
      nq     => group_3_4_nq_mem_22,
      strobe => group_3_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_23 : sram_x1
   port map (
      d      => data_x3(7),
      nq     => group_3_4_nq_mem_23,
      strobe => group_3_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_24 : sram_x1
   port map (
      d      => data_x3(0),
      nq     => group_3_4_nq_mem_24,
      strobe => group_3_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_25 : sram_x1
   port map (
      d      => data_x3(1),
      nq     => group_3_4_nq_mem_25,
      strobe => group_3_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_26 : sram_x1
   port map (
      d      => data_x3(2),
      nq     => group_3_4_nq_mem_26,
      strobe => group_3_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_27 : sram_x1
   port map (
      d      => data_x3(3),
      nq     => group_3_4_nq_mem_27,
      strobe => group_3_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_28 : sram_x1
   port map (
      d      => data_x3(4),
      nq     => group_3_4_nq_mem_28,
      strobe => group_3_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_29 : sram_x1
   port map (
      d      => data_x3(5),
      nq     => group_3_4_nq_mem_29,
      strobe => group_3_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_30 : sram_x1
   port map (
      d      => data_x3(6),
      nq     => group_3_4_nq_mem_30,
      strobe => group_3_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_31 : sram_x1
   port map (
      d      => data_x3(7),
      nq     => group_3_4_nq_mem_31,
      strobe => group_3_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_32 : sram_x1
   port map (
      d      => data_x3(0),
      nq     => group_3_4_nq_mem_32,
      strobe => group_3_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_33 : sram_x1
   port map (
      d      => data_x3(1),
      nq     => group_3_4_nq_mem_33,
      strobe => group_3_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_34 : sram_x1
   port map (
      d      => data_x3(2),
      nq     => group_3_4_nq_mem_34,
      strobe => group_3_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_35 : sram_x1
   port map (
      d      => data_x3(3),
      nq     => group_3_4_nq_mem_35,
      strobe => group_3_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_36 : sram_x1
   port map (
      d      => data_x3(4),
      nq     => group_3_4_nq_mem_36,
      strobe => group_3_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_37 : sram_x1
   port map (
      d      => data_x3(5),
      nq     => group_3_4_nq_mem_37,
      strobe => group_3_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_38 : sram_x1
   port map (
      d      => data_x3(6),
      nq     => group_3_4_nq_mem_38,
      strobe => group_3_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_39 : sram_x1
   port map (
      d      => data_x3(7),
      nq     => group_3_4_nq_mem_39,
      strobe => group_3_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_40 : sram_x1
   port map (
      d      => data_x3(0),
      nq     => group_3_4_nq_mem_40,
      strobe => group_3_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_41 : sram_x1
   port map (
      d      => data_x3(1),
      nq     => group_3_4_nq_mem_41,
      strobe => group_3_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_42 : sram_x1
   port map (
      d      => data_x3(2),
      nq     => group_3_4_nq_mem_42,
      strobe => group_3_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_43 : sram_x1
   port map (
      d      => data_x3(3),
      nq     => group_3_4_nq_mem_43,
      strobe => group_3_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_44 : sram_x1
   port map (
      d      => data_x3(4),
      nq     => group_3_4_nq_mem_44,
      strobe => group_3_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_45 : sram_x1
   port map (
      d      => data_x3(5),
      nq     => group_3_4_nq_mem_45,
      strobe => group_3_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_46 : sram_x1
   port map (
      d      => data_x3(6),
      nq     => group_3_4_nq_mem_46,
      strobe => group_3_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_47 : sram_x1
   port map (
      d      => data_x3(7),
      nq     => group_3_4_nq_mem_47,
      strobe => group_3_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_48 : sram_x1
   port map (
      d      => data_x3(0),
      nq     => group_3_4_nq_mem_48,
      strobe => group_3_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_49 : sram_x1
   port map (
      d      => data_x3(1),
      nq     => group_3_4_nq_mem_49,
      strobe => group_3_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_50 : sram_x1
   port map (
      d      => data_x3(2),
      nq     => group_3_4_nq_mem_50,
      strobe => group_3_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_51 : sram_x1
   port map (
      d      => data_x3(3),
      nq     => group_3_4_nq_mem_51,
      strobe => group_3_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_52 : sram_x1
   port map (
      d      => data_x3(4),
      nq     => group_3_4_nq_mem_52,
      strobe => group_3_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_53 : sram_x1
   port map (
      d      => data_x3(5),
      nq     => group_3_4_nq_mem_53,
      strobe => group_3_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_54 : sram_x1
   port map (
      d      => data_x3(6),
      nq     => group_3_4_nq_mem_54,
      strobe => group_3_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_55 : sram_x1
   port map (
      d      => data_x3(7),
      nq     => group_3_4_nq_mem_55,
      strobe => group_3_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_56 : sram_x1
   port map (
      d      => data_x3(0),
      nq     => group_3_4_nq_mem_56,
      strobe => group_3_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_57 : sram_x1
   port map (
      d      => data_x3(1),
      nq     => group_3_4_nq_mem_57,
      strobe => group_3_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_58 : sram_x1
   port map (
      d      => data_x3(2),
      nq     => group_3_4_nq_mem_58,
      strobe => group_3_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_59 : sram_x1
   port map (
      d      => data_x3(3),
      nq     => group_3_4_nq_mem_59,
      strobe => group_3_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_60 : sram_x1
   port map (
      d      => data_x3(4),
      nq     => group_3_4_nq_mem_60,
      strobe => group_3_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_61 : sram_x1
   port map (
      d      => data_x3(5),
      nq     => group_3_4_nq_mem_61,
      strobe => group_3_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_62 : sram_x1
   port map (
      d      => data_x3(6),
      nq     => group_3_4_nq_mem_62,
      strobe => group_3_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_63 : sram_x1
   port map (
      d      => data_x3(7),
      nq     => group_3_4_nq_mem_63,
      strobe => group_3_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_64 : sram_x1
   port map (
      d      => data_x3(0),
      nq     => group_3_4_nq_mem_64,
      strobe => group_3_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_65 : sram_x1
   port map (
      d      => data_x3(1),
      nq     => group_3_4_nq_mem_65,
      strobe => group_3_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_66 : sram_x1
   port map (
      d      => data_x3(2),
      nq     => group_3_4_nq_mem_66,
      strobe => group_3_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_67 : sram_x1
   port map (
      d      => data_x3(3),
      nq     => group_3_4_nq_mem_67,
      strobe => group_3_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_68 : sram_x1
   port map (
      d      => data_x3(4),
      nq     => group_3_4_nq_mem_68,
      strobe => group_3_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_69 : sram_x1
   port map (
      d      => data_x3(5),
      nq     => group_3_4_nq_mem_69,
      strobe => group_3_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_70 : sram_x1
   port map (
      d      => data_x3(6),
      nq     => group_3_4_nq_mem_70,
      strobe => group_3_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_71 : sram_x1
   port map (
      d      => data_x3(7),
      nq     => group_3_4_nq_mem_71,
      strobe => group_3_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_72 : sram_x1
   port map (
      d      => data_x3(0),
      nq     => group_3_4_nq_mem_72,
      strobe => group_3_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_73 : sram_x1
   port map (
      d      => data_x3(1),
      nq     => group_3_4_nq_mem_73,
      strobe => group_3_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_74 : sram_x1
   port map (
      d      => data_x3(2),
      nq     => group_3_4_nq_mem_74,
      strobe => group_3_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_75 : sram_x1
   port map (
      d      => data_x3(3),
      nq     => group_3_4_nq_mem_75,
      strobe => group_3_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_mem_76 : sram_x1
   port map (
      d      => data_x3(4),
      nq     => group_3_4_nq_mem_76,
      strobe => group_3_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_parity_0 : sram_x1
   port map (
      d      => data_x3(8),
      nq     => group_3_4_nq_mem_parity_0,
      strobe => group_3_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_parity_1 : sram_x1
   port map (
      d      => data_x3(8),
      nq     => group_3_4_nq_mem_parity_1,
      strobe => group_3_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_parity_2 : sram_x1
   port map (
      d      => data_x3(8),
      nq     => group_3_4_nq_mem_parity_2,
      strobe => group_3_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_parity_3 : sram_x1
   port map (
      d      => data_x3(8),
      nq     => group_3_4_nq_mem_parity_3,
      strobe => group_3_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_parity_4 : sram_x1
   port map (
      d      => data_x3(8),
      nq     => group_3_4_nq_mem_parity_4,
      strobe => group_3_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_parity_5 : sram_x1
   port map (
      d      => data_x3(8),
      nq     => group_3_4_nq_mem_parity_5,
      strobe => group_3_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_parity_6 : sram_x1
   port map (
      d      => data_x3(8),
      nq     => group_3_4_nq_mem_parity_6,
      strobe => group_3_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_parity_7 : sram_x1
   port map (
      d      => data_x3(8),
      nq     => group_3_4_nq_mem_parity_7,
      strobe => group_3_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_parity_8 : sram_x1
   port map (
      d      => data_x3(8),
      nq     => group_3_4_nq_mem_parity_8,
      strobe => group_3_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_parity_9 : sram_x1
   port map (
      d      => data_x3(8),
      nq     => group_3_4_nq_mem_parity_9,
      strobe => group_3_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_4_xor_0_0 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_0,
      i1  => group_3_4_nq_mem_1,
      q   => group_3_4_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_1_0 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_2,
      i1  => group_3_4_nq_mem_3,
      q   => group_3_4_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_2_0 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_4,
      i1  => group_3_4_nq_mem_5,
      q   => group_3_4_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_3_0 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_6,
      i1  => group_3_4_nq_mem_7,
      q   => group_3_4_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_4_0 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_0_0,
      i1  => group_3_4_q_xor_1_0,
      q   => group_3_4_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_5_0 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_2_0,
      i1  => group_3_4_q_xor_3_0,
      q   => group_3_4_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_6_0 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_4_0,
      i1  => group_3_4_q_xor_5_0,
      q   => group_3_4_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_7_0 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_6_0,
      i1  => group_3_4_nq_mem_parity_0,
      q   => group_3_4_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_0_1 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_8,
      i1  => group_3_4_nq_mem_9,
      q   => group_3_4_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_1_1 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_10,
      i1  => group_3_4_nq_mem_11,
      q   => group_3_4_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_2_1 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_12,
      i1  => group_3_4_nq_mem_13,
      q   => group_3_4_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_3_1 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_14,
      i1  => group_3_4_nq_mem_15,
      q   => group_3_4_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_4_1 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_0_1,
      i1  => group_3_4_q_xor_1_1,
      q   => group_3_4_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_5_1 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_2_1,
      i1  => group_3_4_q_xor_3_1,
      q   => group_3_4_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_6_1 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_4_1,
      i1  => group_3_4_q_xor_5_1,
      q   => group_3_4_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_7_1 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_6_1,
      i1  => group_3_4_nq_mem_parity_1,
      q   => group_3_4_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_0_2 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_16,
      i1  => group_3_4_nq_mem_17,
      q   => group_3_4_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_1_2 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_18,
      i1  => group_3_4_nq_mem_19,
      q   => group_3_4_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_2_2 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_20,
      i1  => group_3_4_nq_mem_21,
      q   => group_3_4_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_3_2 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_22,
      i1  => group_3_4_nq_mem_23,
      q   => group_3_4_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_4_2 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_0_2,
      i1  => group_3_4_q_xor_1_2,
      q   => group_3_4_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_5_2 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_2_2,
      i1  => group_3_4_q_xor_3_2,
      q   => group_3_4_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_6_2 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_4_2,
      i1  => group_3_4_q_xor_5_2,
      q   => group_3_4_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_7_2 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_6_2,
      i1  => group_3_4_nq_mem_parity_2,
      q   => group_3_4_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_0_3 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_24,
      i1  => group_3_4_nq_mem_25,
      q   => group_3_4_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_1_3 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_26,
      i1  => group_3_4_nq_mem_27,
      q   => group_3_4_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_2_3 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_28,
      i1  => group_3_4_nq_mem_29,
      q   => group_3_4_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_3_3 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_30,
      i1  => group_3_4_nq_mem_31,
      q   => group_3_4_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_4_3 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_0_3,
      i1  => group_3_4_q_xor_1_3,
      q   => group_3_4_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_5_3 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_2_3,
      i1  => group_3_4_q_xor_3_3,
      q   => group_3_4_q_xor_5_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_6_3 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_4_3,
      i1  => group_3_4_q_xor_5_3,
      q   => group_3_4_q_xor_6_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_7_3 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_6_3,
      i1  => group_3_4_nq_mem_parity_3,
      q   => group_3_4_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_0_4 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_32,
      i1  => group_3_4_nq_mem_33,
      q   => group_3_4_q_xor_0_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_1_4 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_34,
      i1  => group_3_4_nq_mem_35,
      q   => group_3_4_q_xor_1_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_2_4 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_36,
      i1  => group_3_4_nq_mem_37,
      q   => group_3_4_q_xor_2_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_3_4 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_38,
      i1  => group_3_4_nq_mem_39,
      q   => group_3_4_q_xor_3_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_4_4 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_0_4,
      i1  => group_3_4_q_xor_1_4,
      q   => group_3_4_q_xor_4_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_5_4 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_2_4,
      i1  => group_3_4_q_xor_3_4,
      q   => group_3_4_q_xor_5_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_6_4 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_4_4,
      i1  => group_3_4_q_xor_5_4,
      q   => group_3_4_q_xor_6_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_7_4 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_6_4,
      i1  => group_3_4_nq_mem_parity_4,
      q   => group_3_4_sig_error_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_0_5 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_40,
      i1  => group_3_4_nq_mem_41,
      q   => group_3_4_q_xor_0_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_1_5 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_42,
      i1  => group_3_4_nq_mem_43,
      q   => group_3_4_q_xor_1_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_2_5 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_44,
      i1  => group_3_4_nq_mem_45,
      q   => group_3_4_q_xor_2_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_3_5 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_46,
      i1  => group_3_4_nq_mem_47,
      q   => group_3_4_q_xor_3_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_4_5 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_0_5,
      i1  => group_3_4_q_xor_1_5,
      q   => group_3_4_q_xor_4_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_5_5 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_2_5,
      i1  => group_3_4_q_xor_3_5,
      q   => group_3_4_q_xor_5_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_6_5 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_4_5,
      i1  => group_3_4_q_xor_5_5,
      q   => group_3_4_q_xor_6_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_7_5 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_6_5,
      i1  => group_3_4_nq_mem_parity_5,
      q   => group_3_4_sig_error_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_0_6 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_48,
      i1  => group_3_4_nq_mem_49,
      q   => group_3_4_q_xor_0_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_1_6 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_50,
      i1  => group_3_4_nq_mem_51,
      q   => group_3_4_q_xor_1_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_2_6 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_52,
      i1  => group_3_4_nq_mem_53,
      q   => group_3_4_q_xor_2_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_3_6 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_54,
      i1  => group_3_4_nq_mem_55,
      q   => group_3_4_q_xor_3_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_4_6 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_0_6,
      i1  => group_3_4_q_xor_1_6,
      q   => group_3_4_q_xor_4_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_5_6 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_2_6,
      i1  => group_3_4_q_xor_3_6,
      q   => group_3_4_q_xor_5_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_6_6 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_4_6,
      i1  => group_3_4_q_xor_5_6,
      q   => group_3_4_q_xor_6_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_7_6 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_6_6,
      i1  => group_3_4_nq_mem_parity_6,
      q   => group_3_4_sig_error_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_0_7 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_56,
      i1  => group_3_4_nq_mem_57,
      q   => group_3_4_q_xor_0_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_1_7 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_58,
      i1  => group_3_4_nq_mem_59,
      q   => group_3_4_q_xor_1_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_2_7 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_60,
      i1  => group_3_4_nq_mem_61,
      q   => group_3_4_q_xor_2_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_3_7 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_62,
      i1  => group_3_4_nq_mem_63,
      q   => group_3_4_q_xor_3_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_4_7 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_0_7,
      i1  => group_3_4_q_xor_1_7,
      q   => group_3_4_q_xor_4_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_5_7 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_2_7,
      i1  => group_3_4_q_xor_3_7,
      q   => group_3_4_q_xor_5_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_6_7 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_4_7,
      i1  => group_3_4_q_xor_5_7,
      q   => group_3_4_q_xor_6_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_7_7 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_6_7,
      i1  => group_3_4_nq_mem_parity_7,
      q   => group_3_4_sig_error_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_0_8 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_64,
      i1  => group_3_4_nq_mem_65,
      q   => group_3_4_q_xor_0_8,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_1_8 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_66,
      i1  => group_3_4_nq_mem_67,
      q   => group_3_4_q_xor_1_8,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_2_8 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_68,
      i1  => group_3_4_nq_mem_69,
      q   => group_3_4_q_xor_2_8,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_3_8 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_70,
      i1  => group_3_4_nq_mem_71,
      q   => group_3_4_q_xor_3_8,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_4_8 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_0_8,
      i1  => group_3_4_q_xor_1_8,
      q   => group_3_4_q_xor_4_8,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_5_8 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_2_8,
      i1  => group_3_4_q_xor_3_8,
      q   => group_3_4_q_xor_5_8,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_6_8 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_4_8,
      i1  => group_3_4_q_xor_5_8,
      q   => group_3_4_q_xor_6_8,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_7_8 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_6_8,
      i1  => group_3_4_nq_mem_parity_8,
      q   => group_3_4_sig_error_8,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_0_9 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_72,
      i1  => group_3_4_nq_mem_73,
      q   => group_3_4_q_xor_0_9,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_1_9 : xr2_x1
   port map (
      i0  => group_3_4_nq_mem_74,
      i1  => group_3_4_nq_mem_75,
      q   => group_3_4_q_xor_1_9,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_2_9 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_0_9,
      i1  => group_3_4_q_xor_1_9,
      q   => group_3_4_q_xor_2_9,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_3_9 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_2_9,
      i1  => group_3_4_nq_mem_76,
      q   => group_3_4_q_xor_3_9,
      vdd => vdd,
      vss => vss
   );

group_3_4_xor_4_9 : xr2_x1
   port map (
      i0  => group_3_4_q_xor_3_9,
      i1  => group_3_4_nq_mem_parity_9,
      q   => group_3_4_sig_error_9,
      vdd => vdd,
      vss => vss
   );

group_3_4_or_0 : o4_x2
   port map (
      i0  => group_3_4_sig_error_0,
      i1  => group_3_4_sig_error_1,
      i2  => group_3_4_sig_error_2,
      i3  => group_3_4_sig_error_3,
      q   => group_3_4_error_0123,
      vdd => vdd,
      vss => vss
   );

group_3_4_or_1 : o4_x2
   port map (
      i0  => group_3_4_sig_error_4,
      i1  => group_3_4_sig_error_5,
      i2  => group_3_4_sig_error_6,
      i3  => group_3_4_sig_error_7,
      q   => group_3_4_error_4567,
      vdd => vdd,
      vss => vss
   );

group_3_4_or_2 : o4_x2
   port map (
      i0  => group_3_4_sig_error_8,
      i1  => group_3_4_sig_error_9,
      i2  => group_3_4_error_0123,
      i3  => group_3_4_error_4567,
      q   => group_3_4_error_01234567,
      vdd => vdd,
      vss => vss
   );

group_3_4_or_3 : o2_x2
   port map (
      i0  => g_2_4_error_rig,
      i1  => group_3_4_error_01234567,
      q   => g_3_4_error_rig,
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_0 : buf_x2
   port map (
      i   => g_2_4_strobe_0_rig,
      q   => g_3_4_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_1 : buf_x2
   port map (
      i   => g_2_4_strobe_1_rig,
      q   => g_3_4_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_2 : buf_x2
   port map (
      i   => g_2_4_strobe_2_rig,
      q   => g_3_4_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_3 : buf_x2
   port map (
      i   => g_2_4_strobe_3_rig,
      q   => g_3_4_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_4 : buf_x2
   port map (
      i   => g_2_4_strobe_4_rig,
      q   => g_3_4_strobe_4_rig,
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_5 : buf_x2
   port map (
      i   => g_2_4_strobe_5_rig,
      q   => g_3_4_strobe_5_rig,
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_6 : buf_x2
   port map (
      i   => g_2_4_strobe_6_rig,
      q   => g_3_4_strobe_6_rig,
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_7 : buf_x2
   port map (
      i   => g_2_4_strobe_7_rig,
      q   => g_3_4_strobe_7_rig,
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_8 : buf_x2
   port map (
      i   => g_2_4_strobe_8_rig,
      q   => g_3_4_strobe_8_rig,
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_9 : buf_x2
   port map (
      i   => g_2_4_strobe_9_rig,
      q   => g_3_4_strobe_9_rig,
      vdd => vdd,
      vss => vss
   );

group_3_4_and_0 : a2_x2
   port map (
      i0  => g_2_4_strobe_0_rig,
      i1  => column_3,
      q   => group_3_4_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_and_1 : a2_x2
   port map (
      i0  => g_2_4_strobe_1_rig,
      i1  => column_3,
      q   => group_3_4_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_and_2 : a2_x2
   port map (
      i0  => g_2_4_strobe_2_rig,
      i1  => column_3,
      q   => group_3_4_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_and_3 : a2_x2
   port map (
      i0  => g_2_4_strobe_3_rig,
      i1  => column_3,
      q   => group_3_4_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_and_4 : a2_x2
   port map (
      i0  => g_2_4_strobe_4_rig,
      i1  => column_3,
      q   => group_3_4_strobe_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_and_5 : a2_x2
   port map (
      i0  => g_2_4_strobe_5_rig,
      i1  => column_3,
      q   => group_3_4_strobe_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_and_6 : a2_x2
   port map (
      i0  => g_2_4_strobe_6_rig,
      i1  => column_3,
      q   => group_3_4_strobe_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_and_7 : a2_x2
   port map (
      i0  => g_2_4_strobe_7_rig,
      i1  => column_3,
      q   => group_3_4_strobe_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_and_8 : a2_x2
   port map (
      i0  => g_2_4_strobe_8_rig,
      i1  => column_3,
      q   => group_3_4_strobe_8,
      vdd => vdd,
      vss => vss
   );

group_3_4_and_9 : a2_x2
   port map (
      i0  => g_2_4_strobe_9_rig,
      i1  => column_3,
      q   => group_3_4_strobe_9,
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_col : buf_x2
   port map (
      i   => column_3,
      q   => g_3_3_column_top,
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_data_0 : buf_x2
   port map (
      i   => data_x3(0),
      q   => g_3_3_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_data_1 : buf_x2
   port map (
      i   => data_x3(1),
      q   => g_3_3_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_data_2 : buf_x2
   port map (
      i   => data_x3(2),
      q   => g_3_3_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_data_3 : buf_x2
   port map (
      i   => data_x3(3),
      q   => g_3_3_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_data_4 : buf_x2
   port map (
      i   => data_x3(4),
      q   => g_3_3_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_data_5 : buf_x2
   port map (
      i   => data_x3(5),
      q   => g_3_3_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_data_6 : buf_x2
   port map (
      i   => data_x3(6),
      q   => g_3_3_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_data_7 : buf_x2
   port map (
      i   => data_x3(7),
      q   => g_3_3_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_3_4_buffer_data_8 : buf_x2
   port map (
      i   => data_x3(8),
      q   => g_3_3_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_76,
      nq  => group_3_4_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_75,
      nq  => group_3_4_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_74,
      nq  => group_3_4_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_7_q6_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_7_not_cmd(1),
      i1  => group_3_4_decoder_vertical_track_7_not_cmd(2),
      i2  => group_3_4_nq_mem_74,
      nq  => g_3_3_cmd_rig_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_7_q5_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_7_not_cmd(0),
      i1  => group_3_4_decoder_vertical_track_7_not_cmd(2),
      i2  => group_3_4_nq_mem_75,
      nq  => g_3_3_cmd_lef_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_3_4_nq_mem_74,
      i1  => group_3_4_decoder_vertical_track_7_not_cmd(2),
      i2  => group_3_4_nq_mem_75,
      nq  => g_3_3_cmd_bot_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_7_not_cmd(0),
      i1  => group_3_4_decoder_vertical_track_7_not_cmd(1),
      i2  => group_3_4_nq_mem_76,
      nq  => group_3_4_cmd_rig_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_7_not_cmd(1),
      i1  => group_3_4_nq_mem_76,
      i2  => group_3_4_nq_mem_74,
      nq  => group_3_4_cmd_lef_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_7_not_cmd(0),
      i1  => group_3_4_nq_mem_75,
      i2  => group_3_4_nq_mem_76,
      nq  => group_3_4_cmd_pin5_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_7_not_cmd(1),
      i1  => group_3_4_decoder_vertical_track_7_not_cmd(0),
      i2  => group_3_4_decoder_vertical_track_7_not_cmd(2),
      nq  => group_3_4_decoder_vertical_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_4_nq_mem_75,
      i1  => group_3_4_nq_mem_74,
      i2  => group_3_4_nq_mem_76,
      nq  => group_3_4_decoder_vertical_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_7_q0_ins : na2_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_7_na3_x1_2_sig,
      i1  => group_3_4_decoder_vertical_track_7_na3_x1_sig,
      nq  => group_3_4_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_73,
      nq  => group_3_4_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_72,
      nq  => group_3_4_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_71,
      nq  => group_3_4_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_6_q6_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_6_not_cmd(1),
      i1  => group_3_4_decoder_vertical_track_6_not_cmd(2),
      i2  => group_3_4_nq_mem_71,
      nq  => g_3_3_cmd_rig_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_6_q5_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_6_not_cmd(0),
      i1  => group_3_4_decoder_vertical_track_6_not_cmd(2),
      i2  => group_3_4_nq_mem_72,
      nq  => g_3_3_cmd_lef_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_3_4_nq_mem_71,
      i1  => group_3_4_decoder_vertical_track_6_not_cmd(2),
      i2  => group_3_4_nq_mem_72,
      nq  => g_3_3_cmd_bot_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_6_not_cmd(0),
      i1  => group_3_4_decoder_vertical_track_6_not_cmd(1),
      i2  => group_3_4_nq_mem_73,
      nq  => group_3_4_cmd_rig_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_6_not_cmd(1),
      i1  => group_3_4_nq_mem_73,
      i2  => group_3_4_nq_mem_71,
      nq  => group_3_4_cmd_lef_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_6_not_cmd(0),
      i1  => group_3_4_nq_mem_72,
      i2  => group_3_4_nq_mem_73,
      nq  => group_3_4_cmd_pin5_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_6_not_cmd(1),
      i1  => group_3_4_decoder_vertical_track_6_not_cmd(0),
      i2  => group_3_4_decoder_vertical_track_6_not_cmd(2),
      nq  => group_3_4_decoder_vertical_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_4_nq_mem_72,
      i1  => group_3_4_nq_mem_71,
      i2  => group_3_4_nq_mem_73,
      nq  => group_3_4_decoder_vertical_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_6_q0_ins : na2_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_6_na3_x1_2_sig,
      i1  => group_3_4_decoder_vertical_track_6_na3_x1_sig,
      nq  => group_3_4_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_70,
      nq  => group_3_4_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_69,
      nq  => group_3_4_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_68,
      nq  => group_3_4_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_5_q6_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_5_not_cmd(1),
      i1  => group_3_4_decoder_vertical_track_5_not_cmd(2),
      i2  => group_3_4_nq_mem_68,
      nq  => g_3_3_cmd_rig_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_5_q5_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_5_not_cmd(0),
      i1  => group_3_4_decoder_vertical_track_5_not_cmd(2),
      i2  => group_3_4_nq_mem_69,
      nq  => g_3_3_cmd_lef_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_3_4_nq_mem_68,
      i1  => group_3_4_decoder_vertical_track_5_not_cmd(2),
      i2  => group_3_4_nq_mem_69,
      nq  => g_3_3_cmd_bot_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_5_not_cmd(0),
      i1  => group_3_4_decoder_vertical_track_5_not_cmd(1),
      i2  => group_3_4_nq_mem_70,
      nq  => group_3_4_cmd_rig_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_5_not_cmd(1),
      i1  => group_3_4_nq_mem_70,
      i2  => group_3_4_nq_mem_68,
      nq  => group_3_4_cmd_lef_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_5_not_cmd(0),
      i1  => group_3_4_nq_mem_69,
      i2  => group_3_4_nq_mem_70,
      nq  => group_3_4_cmd_pin5_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_5_not_cmd(1),
      i1  => group_3_4_decoder_vertical_track_5_not_cmd(0),
      i2  => group_3_4_decoder_vertical_track_5_not_cmd(2),
      nq  => group_3_4_decoder_vertical_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_4_nq_mem_69,
      i1  => group_3_4_nq_mem_68,
      i2  => group_3_4_nq_mem_70,
      nq  => group_3_4_decoder_vertical_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_5_q0_ins : na2_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_5_na3_x1_2_sig,
      i1  => group_3_4_decoder_vertical_track_5_na3_x1_sig,
      nq  => group_3_4_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_67,
      nq  => group_3_4_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_66,
      nq  => group_3_4_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_65,
      nq  => group_3_4_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_4_q6_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_4_not_cmd(1),
      i1  => group_3_4_decoder_vertical_track_4_not_cmd(2),
      i2  => group_3_4_nq_mem_65,
      nq  => g_3_3_cmd_rig_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_4_q5_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_4_not_cmd(0),
      i1  => group_3_4_decoder_vertical_track_4_not_cmd(2),
      i2  => group_3_4_nq_mem_66,
      nq  => g_3_3_cmd_lef_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_3_4_nq_mem_65,
      i1  => group_3_4_decoder_vertical_track_4_not_cmd(2),
      i2  => group_3_4_nq_mem_66,
      nq  => g_3_3_cmd_bot_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_4_not_cmd(0),
      i1  => group_3_4_decoder_vertical_track_4_not_cmd(1),
      i2  => group_3_4_nq_mem_67,
      nq  => group_3_4_cmd_rig_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_4_not_cmd(1),
      i1  => group_3_4_nq_mem_67,
      i2  => group_3_4_nq_mem_65,
      nq  => group_3_4_cmd_lef_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_4_not_cmd(0),
      i1  => group_3_4_nq_mem_66,
      i2  => group_3_4_nq_mem_67,
      nq  => group_3_4_cmd_pin5_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_4_not_cmd(1),
      i1  => group_3_4_decoder_vertical_track_4_not_cmd(0),
      i2  => group_3_4_decoder_vertical_track_4_not_cmd(2),
      nq  => group_3_4_decoder_vertical_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_4_nq_mem_66,
      i1  => group_3_4_nq_mem_65,
      i2  => group_3_4_nq_mem_67,
      nq  => group_3_4_decoder_vertical_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_4_q0_ins : na2_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_4_na3_x1_2_sig,
      i1  => group_3_4_decoder_vertical_track_4_na3_x1_sig,
      nq  => group_3_4_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_64,
      nq  => group_3_4_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_63,
      nq  => group_3_4_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_62,
      nq  => group_3_4_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_3_q6_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_3_not_cmd(1),
      i1  => group_3_4_decoder_vertical_track_3_not_cmd(2),
      i2  => group_3_4_nq_mem_62,
      nq  => g_3_3_cmd_rig_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_3_q5_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_3_not_cmd(0),
      i1  => group_3_4_decoder_vertical_track_3_not_cmd(2),
      i2  => group_3_4_nq_mem_63,
      nq  => g_3_3_cmd_lef_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_3_4_nq_mem_62,
      i1  => group_3_4_decoder_vertical_track_3_not_cmd(2),
      i2  => group_3_4_nq_mem_63,
      nq  => g_3_3_cmd_bot_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_3_not_cmd(0),
      i1  => group_3_4_decoder_vertical_track_3_not_cmd(1),
      i2  => group_3_4_nq_mem_64,
      nq  => group_3_4_cmd_rig_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_3_not_cmd(1),
      i1  => group_3_4_nq_mem_64,
      i2  => group_3_4_nq_mem_62,
      nq  => group_3_4_cmd_lef_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_3_not_cmd(0),
      i1  => group_3_4_nq_mem_63,
      i2  => group_3_4_nq_mem_64,
      nq  => group_3_4_cmd_pin5_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_3_not_cmd(1),
      i1  => group_3_4_decoder_vertical_track_3_not_cmd(0),
      i2  => group_3_4_decoder_vertical_track_3_not_cmd(2),
      nq  => group_3_4_decoder_vertical_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_4_nq_mem_63,
      i1  => group_3_4_nq_mem_62,
      i2  => group_3_4_nq_mem_64,
      nq  => group_3_4_decoder_vertical_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_3_q0_ins : na2_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_3_na3_x1_2_sig,
      i1  => group_3_4_decoder_vertical_track_3_na3_x1_sig,
      nq  => group_3_4_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_61,
      nq  => group_3_4_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_60,
      nq  => group_3_4_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_59,
      nq  => group_3_4_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_2_q6_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_2_not_cmd(1),
      i1  => group_3_4_decoder_vertical_track_2_not_cmd(2),
      i2  => group_3_4_nq_mem_59,
      nq  => g_3_3_cmd_rig_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_2_q5_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_2_not_cmd(0),
      i1  => group_3_4_decoder_vertical_track_2_not_cmd(2),
      i2  => group_3_4_nq_mem_60,
      nq  => g_3_3_cmd_lef_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_3_4_nq_mem_59,
      i1  => group_3_4_decoder_vertical_track_2_not_cmd(2),
      i2  => group_3_4_nq_mem_60,
      nq  => g_3_3_cmd_bot_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_2_not_cmd(0),
      i1  => group_3_4_decoder_vertical_track_2_not_cmd(1),
      i2  => group_3_4_nq_mem_61,
      nq  => group_3_4_cmd_rig_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_2_not_cmd(1),
      i1  => group_3_4_nq_mem_61,
      i2  => group_3_4_nq_mem_59,
      nq  => group_3_4_cmd_lef_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_2_not_cmd(0),
      i1  => group_3_4_nq_mem_60,
      i2  => group_3_4_nq_mem_61,
      nq  => group_3_4_cmd_pin5_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_2_not_cmd(1),
      i1  => group_3_4_decoder_vertical_track_2_not_cmd(0),
      i2  => group_3_4_decoder_vertical_track_2_not_cmd(2),
      nq  => group_3_4_decoder_vertical_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_4_nq_mem_60,
      i1  => group_3_4_nq_mem_59,
      i2  => group_3_4_nq_mem_61,
      nq  => group_3_4_decoder_vertical_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_2_q0_ins : na2_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_2_na3_x1_2_sig,
      i1  => group_3_4_decoder_vertical_track_2_na3_x1_sig,
      nq  => group_3_4_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_58,
      nq  => group_3_4_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_57,
      nq  => group_3_4_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_56,
      nq  => group_3_4_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_1_q6_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_1_not_cmd(1),
      i1  => group_3_4_decoder_vertical_track_1_not_cmd(2),
      i2  => group_3_4_nq_mem_56,
      nq  => g_3_3_cmd_rig_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_1_q5_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_1_not_cmd(0),
      i1  => group_3_4_decoder_vertical_track_1_not_cmd(2),
      i2  => group_3_4_nq_mem_57,
      nq  => g_3_3_cmd_lef_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_3_4_nq_mem_56,
      i1  => group_3_4_decoder_vertical_track_1_not_cmd(2),
      i2  => group_3_4_nq_mem_57,
      nq  => g_3_3_cmd_bot_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_1_not_cmd(0),
      i1  => group_3_4_decoder_vertical_track_1_not_cmd(1),
      i2  => group_3_4_nq_mem_58,
      nq  => group_3_4_cmd_rig_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_1_not_cmd(1),
      i1  => group_3_4_nq_mem_58,
      i2  => group_3_4_nq_mem_56,
      nq  => group_3_4_cmd_lef_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_1_not_cmd(0),
      i1  => group_3_4_nq_mem_57,
      i2  => group_3_4_nq_mem_58,
      nq  => group_3_4_cmd_pin5_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_1_not_cmd(1),
      i1  => group_3_4_decoder_vertical_track_1_not_cmd(0),
      i2  => group_3_4_decoder_vertical_track_1_not_cmd(2),
      nq  => group_3_4_decoder_vertical_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_4_nq_mem_57,
      i1  => group_3_4_nq_mem_56,
      i2  => group_3_4_nq_mem_58,
      nq  => group_3_4_decoder_vertical_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_1_q0_ins : na2_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_1_na3_x1_2_sig,
      i1  => group_3_4_decoder_vertical_track_1_na3_x1_sig,
      nq  => group_3_4_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_55,
      nq  => group_3_4_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_54,
      nq  => group_3_4_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_53,
      nq  => group_3_4_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_0_q6_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_0_not_cmd(1),
      i1  => group_3_4_decoder_vertical_track_0_not_cmd(2),
      i2  => group_3_4_nq_mem_53,
      nq  => g_3_3_cmd_rig_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_0_q5_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_0_not_cmd(0),
      i1  => group_3_4_decoder_vertical_track_0_not_cmd(2),
      i2  => group_3_4_nq_mem_54,
      nq  => g_3_3_cmd_lef_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_3_4_nq_mem_53,
      i1  => group_3_4_decoder_vertical_track_0_not_cmd(2),
      i2  => group_3_4_nq_mem_54,
      nq  => g_3_3_cmd_bot_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_0_not_cmd(0),
      i1  => group_3_4_decoder_vertical_track_0_not_cmd(1),
      i2  => group_3_4_nq_mem_55,
      nq  => group_3_4_cmd_rig_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_0_not_cmd(1),
      i1  => group_3_4_nq_mem_55,
      i2  => group_3_4_nq_mem_53,
      nq  => group_3_4_cmd_lef_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_0_not_cmd(0),
      i1  => group_3_4_nq_mem_54,
      i2  => group_3_4_nq_mem_55,
      nq  => group_3_4_cmd_pin5_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_0_not_cmd(1),
      i1  => group_3_4_decoder_vertical_track_0_not_cmd(0),
      i2  => group_3_4_decoder_vertical_track_0_not_cmd(2),
      nq  => group_3_4_decoder_vertical_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_4_nq_mem_54,
      i1  => group_3_4_nq_mem_53,
      i2  => group_3_4_nq_mem_55,
      nq  => group_3_4_decoder_vertical_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_vertical_track_0_q0_ins : na2_x1
   port map (
      i0  => group_3_4_decoder_vertical_track_0_na3_x1_2_sig,
      i1  => group_3_4_decoder_vertical_track_0_na3_x1_sig,
      nq  => group_3_4_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_rightside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_23,
      i0  => g_3_3_top_0,
      i1  => g_3_3_top_1,
      nq  => group_3_4_clb_rightside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_rightside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_23,
      i0  => g_3_3_top_2,
      i1  => g_3_3_top_3,
      nq  => group_3_4_clb_rightside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_rightside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_23,
      i0  => g_3_3_top_4,
      i1  => g_3_3_top_5,
      nq  => group_3_4_clb_rightside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_rightside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_23,
      i0  => g_3_3_top_6,
      i1  => g_3_3_top_7,
      nq  => group_3_4_clb_rightside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_rightside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_24,
      i0  => group_3_4_clb_rightside_in2_mux_q00,
      i1  => group_3_4_clb_rightside_in2_mux_q01,
      nq  => group_3_4_clb_rightside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_rightside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_24,
      i0  => group_3_4_clb_rightside_in2_mux_q02,
      i1  => group_3_4_clb_rightside_in2_mux_q03,
      nq  => group_3_4_clb_rightside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_rightside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_3_4_nq_mem_25,
      i0  => group_3_4_clb_rightside_in2_mux_q10,
      i1  => group_3_4_clb_rightside_in2_mux_q11,
      q   => g_3_4_out_rig,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_in3_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_26,
      i0  => g_3_3_top_0,
      i1  => g_3_3_top_1,
      nq  => group_3_4_clb_in3_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_in3_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_26,
      i0  => g_3_3_top_2,
      i1  => g_3_3_top_3,
      nq  => group_3_4_clb_in3_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_in3_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_26,
      i0  => g_3_3_top_4,
      i1  => g_3_3_top_5,
      nq  => group_3_4_clb_in3_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_in3_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_26,
      i0  => g_3_3_top_6,
      i1  => g_3_3_top_7,
      nq  => group_3_4_clb_in3_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_in3_mux_mx10 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_27,
      i0  => group_3_4_clb_in3_mux_q00,
      i1  => group_3_4_clb_in3_mux_q01,
      nq  => group_3_4_clb_in3_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_in3_mux_mx11 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_27,
      i0  => group_3_4_clb_in3_mux_q02,
      i1  => group_3_4_clb_in3_mux_q03,
      nq  => group_3_4_clb_in3_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_in3_mux_mx20 : mx2_x2
   port map (
      cmd => group_3_4_nq_mem_28,
      i0  => group_3_4_clb_in3_mux_q10,
      i1  => group_3_4_clb_in3_mux_q11,
      q   => group_3_4_in_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_52,
      nq  => group_3_4_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_51,
      nq  => group_3_4_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_50,
      nq  => group_3_4_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_7_q6_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_7_not_cmd(1),
      i1  => group_3_4_decoder_horizon_track_7_not_cmd(2),
      i2  => group_3_4_nq_mem_50,
      nq  => g_2_4_cmd_lef_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_7_q5_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_7_not_cmd(0),
      i1  => group_3_4_decoder_horizon_track_7_not_cmd(2),
      i2  => group_3_4_nq_mem_51,
      nq  => g_2_4_cmd_bot_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_3_4_nq_mem_50,
      i1  => group_3_4_decoder_horizon_track_7_not_cmd(2),
      i2  => group_3_4_nq_mem_51,
      nq  => group_3_4_cmd_rig_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_7_not_cmd(0),
      i1  => group_3_4_decoder_horizon_track_7_not_cmd(1),
      i2  => group_3_4_nq_mem_52,
      nq  => group_3_4_cmd_bot_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_7_not_cmd(1),
      i1  => group_3_4_nq_mem_52,
      i2  => group_3_4_nq_mem_50,
      nq  => group_3_4_cmd_in_pad_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_7_not_cmd(0),
      i1  => group_3_4_nq_mem_51,
      i2  => group_3_4_nq_mem_52,
      nq  => group_3_4_cmd_pin4_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_7_not_cmd(1),
      i1  => group_3_4_decoder_horizon_track_7_not_cmd(0),
      i2  => group_3_4_decoder_horizon_track_7_not_cmd(2),
      nq  => group_3_4_decoder_horizon_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_4_nq_mem_51,
      i1  => group_3_4_nq_mem_50,
      i2  => group_3_4_nq_mem_52,
      nq  => group_3_4_decoder_horizon_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_7_q0_ins : na2_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_7_na3_x1_2_sig,
      i1  => group_3_4_decoder_horizon_track_7_na3_x1_sig,
      nq  => group_3_4_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_49,
      nq  => group_3_4_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_48,
      nq  => group_3_4_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_47,
      nq  => group_3_4_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_6_q6_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_6_not_cmd(1),
      i1  => group_3_4_decoder_horizon_track_6_not_cmd(2),
      i2  => group_3_4_nq_mem_47,
      nq  => g_2_4_cmd_lef_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_6_q5_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_6_not_cmd(0),
      i1  => group_3_4_decoder_horizon_track_6_not_cmd(2),
      i2  => group_3_4_nq_mem_48,
      nq  => g_2_4_cmd_bot_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_3_4_nq_mem_47,
      i1  => group_3_4_decoder_horizon_track_6_not_cmd(2),
      i2  => group_3_4_nq_mem_48,
      nq  => group_3_4_cmd_rig_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_6_not_cmd(0),
      i1  => group_3_4_decoder_horizon_track_6_not_cmd(1),
      i2  => group_3_4_nq_mem_49,
      nq  => group_3_4_cmd_bot_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_6_not_cmd(1),
      i1  => group_3_4_nq_mem_49,
      i2  => group_3_4_nq_mem_47,
      nq  => group_3_4_cmd_in_pad_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_6_not_cmd(0),
      i1  => group_3_4_nq_mem_48,
      i2  => group_3_4_nq_mem_49,
      nq  => group_3_4_cmd_pin4_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_6_not_cmd(1),
      i1  => group_3_4_decoder_horizon_track_6_not_cmd(0),
      i2  => group_3_4_decoder_horizon_track_6_not_cmd(2),
      nq  => group_3_4_decoder_horizon_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_4_nq_mem_48,
      i1  => group_3_4_nq_mem_47,
      i2  => group_3_4_nq_mem_49,
      nq  => group_3_4_decoder_horizon_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_6_q0_ins : na2_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_6_na3_x1_2_sig,
      i1  => group_3_4_decoder_horizon_track_6_na3_x1_sig,
      nq  => group_3_4_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_46,
      nq  => group_3_4_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_45,
      nq  => group_3_4_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_44,
      nq  => group_3_4_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_5_q6_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_5_not_cmd(1),
      i1  => group_3_4_decoder_horizon_track_5_not_cmd(2),
      i2  => group_3_4_nq_mem_44,
      nq  => g_2_4_cmd_lef_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_5_q5_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_5_not_cmd(0),
      i1  => group_3_4_decoder_horizon_track_5_not_cmd(2),
      i2  => group_3_4_nq_mem_45,
      nq  => g_2_4_cmd_bot_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_3_4_nq_mem_44,
      i1  => group_3_4_decoder_horizon_track_5_not_cmd(2),
      i2  => group_3_4_nq_mem_45,
      nq  => group_3_4_cmd_rig_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_5_not_cmd(0),
      i1  => group_3_4_decoder_horizon_track_5_not_cmd(1),
      i2  => group_3_4_nq_mem_46,
      nq  => group_3_4_cmd_bot_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_5_not_cmd(1),
      i1  => group_3_4_nq_mem_46,
      i2  => group_3_4_nq_mem_44,
      nq  => group_3_4_cmd_in_pad_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_5_not_cmd(0),
      i1  => group_3_4_nq_mem_45,
      i2  => group_3_4_nq_mem_46,
      nq  => group_3_4_cmd_pin4_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_5_not_cmd(1),
      i1  => group_3_4_decoder_horizon_track_5_not_cmd(0),
      i2  => group_3_4_decoder_horizon_track_5_not_cmd(2),
      nq  => group_3_4_decoder_horizon_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_4_nq_mem_45,
      i1  => group_3_4_nq_mem_44,
      i2  => group_3_4_nq_mem_46,
      nq  => group_3_4_decoder_horizon_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_5_q0_ins : na2_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_5_na3_x1_2_sig,
      i1  => group_3_4_decoder_horizon_track_5_na3_x1_sig,
      nq  => group_3_4_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_43,
      nq  => group_3_4_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_42,
      nq  => group_3_4_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_41,
      nq  => group_3_4_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_4_q6_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_4_not_cmd(1),
      i1  => group_3_4_decoder_horizon_track_4_not_cmd(2),
      i2  => group_3_4_nq_mem_41,
      nq  => g_2_4_cmd_lef_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_4_q5_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_4_not_cmd(0),
      i1  => group_3_4_decoder_horizon_track_4_not_cmd(2),
      i2  => group_3_4_nq_mem_42,
      nq  => g_2_4_cmd_bot_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_3_4_nq_mem_41,
      i1  => group_3_4_decoder_horizon_track_4_not_cmd(2),
      i2  => group_3_4_nq_mem_42,
      nq  => group_3_4_cmd_rig_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_4_not_cmd(0),
      i1  => group_3_4_decoder_horizon_track_4_not_cmd(1),
      i2  => group_3_4_nq_mem_43,
      nq  => group_3_4_cmd_bot_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_4_not_cmd(1),
      i1  => group_3_4_nq_mem_43,
      i2  => group_3_4_nq_mem_41,
      nq  => group_3_4_cmd_in_pad_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_4_not_cmd(0),
      i1  => group_3_4_nq_mem_42,
      i2  => group_3_4_nq_mem_43,
      nq  => group_3_4_cmd_pin4_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_4_not_cmd(1),
      i1  => group_3_4_decoder_horizon_track_4_not_cmd(0),
      i2  => group_3_4_decoder_horizon_track_4_not_cmd(2),
      nq  => group_3_4_decoder_horizon_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_4_nq_mem_42,
      i1  => group_3_4_nq_mem_41,
      i2  => group_3_4_nq_mem_43,
      nq  => group_3_4_decoder_horizon_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_4_q0_ins : na2_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_4_na3_x1_2_sig,
      i1  => group_3_4_decoder_horizon_track_4_na3_x1_sig,
      nq  => group_3_4_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_40,
      nq  => group_3_4_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_39,
      nq  => group_3_4_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_38,
      nq  => group_3_4_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_3_q6_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_3_not_cmd(1),
      i1  => group_3_4_decoder_horizon_track_3_not_cmd(2),
      i2  => group_3_4_nq_mem_38,
      nq  => g_2_4_cmd_lef_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_3_q5_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_3_not_cmd(0),
      i1  => group_3_4_decoder_horizon_track_3_not_cmd(2),
      i2  => group_3_4_nq_mem_39,
      nq  => g_2_4_cmd_bot_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_3_4_nq_mem_38,
      i1  => group_3_4_decoder_horizon_track_3_not_cmd(2),
      i2  => group_3_4_nq_mem_39,
      nq  => group_3_4_cmd_rig_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_3_not_cmd(0),
      i1  => group_3_4_decoder_horizon_track_3_not_cmd(1),
      i2  => group_3_4_nq_mem_40,
      nq  => group_3_4_cmd_bot_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_3_not_cmd(1),
      i1  => group_3_4_nq_mem_40,
      i2  => group_3_4_nq_mem_38,
      nq  => group_3_4_cmd_in_pad_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_3_not_cmd(0),
      i1  => group_3_4_nq_mem_39,
      i2  => group_3_4_nq_mem_40,
      nq  => group_3_4_cmd_pin4_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_3_not_cmd(1),
      i1  => group_3_4_decoder_horizon_track_3_not_cmd(0),
      i2  => group_3_4_decoder_horizon_track_3_not_cmd(2),
      nq  => group_3_4_decoder_horizon_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_4_nq_mem_39,
      i1  => group_3_4_nq_mem_38,
      i2  => group_3_4_nq_mem_40,
      nq  => group_3_4_decoder_horizon_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_3_q0_ins : na2_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_3_na3_x1_2_sig,
      i1  => group_3_4_decoder_horizon_track_3_na3_x1_sig,
      nq  => group_3_4_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_37,
      nq  => group_3_4_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_36,
      nq  => group_3_4_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_35,
      nq  => group_3_4_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_2_q6_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_2_not_cmd(1),
      i1  => group_3_4_decoder_horizon_track_2_not_cmd(2),
      i2  => group_3_4_nq_mem_35,
      nq  => g_2_4_cmd_lef_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_2_q5_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_2_not_cmd(0),
      i1  => group_3_4_decoder_horizon_track_2_not_cmd(2),
      i2  => group_3_4_nq_mem_36,
      nq  => g_2_4_cmd_bot_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_3_4_nq_mem_35,
      i1  => group_3_4_decoder_horizon_track_2_not_cmd(2),
      i2  => group_3_4_nq_mem_36,
      nq  => group_3_4_cmd_rig_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_2_not_cmd(0),
      i1  => group_3_4_decoder_horizon_track_2_not_cmd(1),
      i2  => group_3_4_nq_mem_37,
      nq  => group_3_4_cmd_bot_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_2_not_cmd(1),
      i1  => group_3_4_nq_mem_37,
      i2  => group_3_4_nq_mem_35,
      nq  => group_3_4_cmd_in_pad_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_2_not_cmd(0),
      i1  => group_3_4_nq_mem_36,
      i2  => group_3_4_nq_mem_37,
      nq  => group_3_4_cmd_pin4_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_2_not_cmd(1),
      i1  => group_3_4_decoder_horizon_track_2_not_cmd(0),
      i2  => group_3_4_decoder_horizon_track_2_not_cmd(2),
      nq  => group_3_4_decoder_horizon_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_4_nq_mem_36,
      i1  => group_3_4_nq_mem_35,
      i2  => group_3_4_nq_mem_37,
      nq  => group_3_4_decoder_horizon_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_2_q0_ins : na2_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_2_na3_x1_2_sig,
      i1  => group_3_4_decoder_horizon_track_2_na3_x1_sig,
      nq  => group_3_4_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_34,
      nq  => group_3_4_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_33,
      nq  => group_3_4_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_32,
      nq  => group_3_4_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_1_q6_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_1_not_cmd(1),
      i1  => group_3_4_decoder_horizon_track_1_not_cmd(2),
      i2  => group_3_4_nq_mem_32,
      nq  => g_2_4_cmd_lef_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_1_q5_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_1_not_cmd(0),
      i1  => group_3_4_decoder_horizon_track_1_not_cmd(2),
      i2  => group_3_4_nq_mem_33,
      nq  => g_2_4_cmd_bot_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_3_4_nq_mem_32,
      i1  => group_3_4_decoder_horizon_track_1_not_cmd(2),
      i2  => group_3_4_nq_mem_33,
      nq  => group_3_4_cmd_rig_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_1_not_cmd(0),
      i1  => group_3_4_decoder_horizon_track_1_not_cmd(1),
      i2  => group_3_4_nq_mem_34,
      nq  => group_3_4_cmd_bot_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_1_not_cmd(1),
      i1  => group_3_4_nq_mem_34,
      i2  => group_3_4_nq_mem_32,
      nq  => group_3_4_cmd_in_pad_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_1_not_cmd(0),
      i1  => group_3_4_nq_mem_33,
      i2  => group_3_4_nq_mem_34,
      nq  => group_3_4_cmd_pin4_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_1_not_cmd(1),
      i1  => group_3_4_decoder_horizon_track_1_not_cmd(0),
      i2  => group_3_4_decoder_horizon_track_1_not_cmd(2),
      nq  => group_3_4_decoder_horizon_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_4_nq_mem_33,
      i1  => group_3_4_nq_mem_32,
      i2  => group_3_4_nq_mem_34,
      nq  => group_3_4_decoder_horizon_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_1_q0_ins : na2_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_1_na3_x1_2_sig,
      i1  => group_3_4_decoder_horizon_track_1_na3_x1_sig,
      nq  => group_3_4_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_31,
      nq  => group_3_4_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_30,
      nq  => group_3_4_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_4_nq_mem_29,
      nq  => group_3_4_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_0_q6_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_0_not_cmd(1),
      i1  => group_3_4_decoder_horizon_track_0_not_cmd(2),
      i2  => group_3_4_nq_mem_29,
      nq  => g_2_4_cmd_lef_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_0_q5_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_0_not_cmd(0),
      i1  => group_3_4_decoder_horizon_track_0_not_cmd(2),
      i2  => group_3_4_nq_mem_30,
      nq  => g_2_4_cmd_bot_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_3_4_nq_mem_29,
      i1  => group_3_4_decoder_horizon_track_0_not_cmd(2),
      i2  => group_3_4_nq_mem_30,
      nq  => group_3_4_cmd_rig_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_0_not_cmd(0),
      i1  => group_3_4_decoder_horizon_track_0_not_cmd(1),
      i2  => group_3_4_nq_mem_31,
      nq  => group_3_4_cmd_bot_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_0_not_cmd(1),
      i1  => group_3_4_nq_mem_31,
      i2  => group_3_4_nq_mem_29,
      nq  => group_3_4_cmd_in_pad_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_0_not_cmd(0),
      i1  => group_3_4_nq_mem_30,
      i2  => group_3_4_nq_mem_31,
      nq  => group_3_4_cmd_pin4_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_0_not_cmd(1),
      i1  => group_3_4_decoder_horizon_track_0_not_cmd(0),
      i2  => group_3_4_decoder_horizon_track_0_not_cmd(2),
      nq  => group_3_4_decoder_horizon_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_4_nq_mem_30,
      i1  => group_3_4_nq_mem_29,
      i2  => group_3_4_nq_mem_31,
      nq  => group_3_4_decoder_horizon_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_4_decoder_horizon_track_0_q0_ins : na2_x1
   port map (
      i0  => group_3_4_decoder_horizon_track_0_na3_x1_2_sig,
      i1  => group_3_4_decoder_horizon_track_0_na3_x1_sig,
      nq  => group_3_4_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_out_pad_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_20,
      i0  => g_2_4_rig_0,
      i1  => g_2_4_rig_1,
      nq  => group_3_4_out_pad_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_4_out_pad_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_20,
      i0  => g_2_4_rig_2,
      i1  => g_2_4_rig_3,
      nq  => group_3_4_out_pad_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_4_out_pad_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_20,
      i0  => g_2_4_rig_4,
      i1  => g_2_4_rig_5,
      nq  => group_3_4_out_pad_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_4_out_pad_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_20,
      i0  => g_2_4_rig_6,
      i1  => g_2_4_rig_7,
      nq  => group_3_4_out_pad_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_4_out_pad_mux_mx10 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_21,
      i0  => group_3_4_out_pad_mux_q00,
      i1  => group_3_4_out_pad_mux_q01,
      nq  => group_3_4_out_pad_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_4_out_pad_mux_mx11 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_21,
      i0  => group_3_4_out_pad_mux_q02,
      i1  => group_3_4_out_pad_mux_q03,
      nq  => group_3_4_out_pad_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_4_out_pad_mux_mx20 : mx2_x2
   port map (
      cmd => group_3_4_nq_mem_22,
      i0  => group_3_4_out_pad_mux_q10,
      i1  => group_3_4_out_pad_mux_q11,
      q   => top_out_3,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_in0_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_17,
      i0  => g_2_4_rig_0,
      i1  => g_2_4_rig_1,
      nq  => group_3_4_clb_in0_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_in0_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_17,
      i0  => g_2_4_rig_2,
      i1  => g_2_4_rig_3,
      nq  => group_3_4_clb_in0_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_in0_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_17,
      i0  => g_2_4_rig_4,
      i1  => g_2_4_rig_5,
      nq  => group_3_4_clb_in0_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_in0_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_17,
      i0  => g_2_4_rig_6,
      i1  => g_2_4_rig_7,
      nq  => group_3_4_clb_in0_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_in0_mux_mx10 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_18,
      i0  => group_3_4_clb_in0_mux_q00,
      i1  => group_3_4_clb_in0_mux_q01,
      nq  => group_3_4_clb_in0_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_in0_mux_mx11 : nmx2_x1
   port map (
      cmd => group_3_4_nq_mem_18,
      i0  => group_3_4_clb_in0_mux_q02,
      i1  => group_3_4_clb_in0_mux_q03,
      nq  => group_3_4_clb_in0_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_4_clb_in0_mux_mx20 : mx2_x2
   port map (
      cmd => group_3_4_nq_mem_19,
      i0  => group_3_4_clb_in0_mux_q10,
      i1  => group_3_4_clb_in0_mux_q11,
      q   => group_3_4_in_0,
      vdd => vdd,
      vss => vss
   );

group_3_4_lut_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_4_in_3,
      i0  => group_3_4_nq_mem_0,
      i1  => group_3_4_nq_mem_1,
      nq  => group_3_4_lut_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_4_lut_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_4_in_3,
      i0  => group_3_4_nq_mem_2,
      i1  => group_3_4_nq_mem_3,
      nq  => group_3_4_lut_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_4_lut_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_4_in_3,
      i0  => group_3_4_nq_mem_4,
      i1  => group_3_4_nq_mem_5,
      nq  => group_3_4_lut_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_4_lut_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_4_in_3,
      i0  => group_3_4_nq_mem_6,
      i1  => group_3_4_nq_mem_7,
      nq  => group_3_4_lut_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_4_lut_mux_mx04 : nmx2_x1
   port map (
      cmd => group_3_4_in_3,
      i0  => group_3_4_nq_mem_8,
      i1  => group_3_4_nq_mem_9,
      nq  => group_3_4_lut_mux_q04,
      vdd => vdd,
      vss => vss
   );

group_3_4_lut_mux_mx05 : nmx2_x1
   port map (
      cmd => group_3_4_in_3,
      i0  => group_3_4_nq_mem_10,
      i1  => group_3_4_nq_mem_11,
      nq  => group_3_4_lut_mux_q05,
      vdd => vdd,
      vss => vss
   );

group_3_4_lut_mux_mx06 : nmx2_x1
   port map (
      cmd => group_3_4_in_3,
      i0  => group_3_4_nq_mem_12,
      i1  => group_3_4_nq_mem_13,
      nq  => group_3_4_lut_mux_q06,
      vdd => vdd,
      vss => vss
   );

group_3_4_lut_mux_mx07 : nmx2_x1
   port map (
      cmd => group_3_4_in_3,
      i0  => group_3_4_nq_mem_14,
      i1  => group_3_4_nq_mem_15,
      nq  => group_3_4_lut_mux_q07,
      vdd => vdd,
      vss => vss
   );

group_3_4_lut_mux_mx10 : nmx2_x1
   port map (
      cmd => g_2_4_out_rig,
      i0  => group_3_4_lut_mux_q00,
      i1  => group_3_4_lut_mux_q01,
      nq  => group_3_4_lut_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_4_lut_mux_mx11 : nmx2_x1
   port map (
      cmd => g_2_4_out_rig,
      i0  => group_3_4_lut_mux_q02,
      i1  => group_3_4_lut_mux_q03,
      nq  => group_3_4_lut_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_4_lut_mux_mx12 : nmx2_x1
   port map (
      cmd => g_2_4_out_rig,
      i0  => group_3_4_lut_mux_q04,
      i1  => group_3_4_lut_mux_q05,
      nq  => group_3_4_lut_mux_q12,
      vdd => vdd,
      vss => vss
   );

group_3_4_lut_mux_mx13 : nmx2_x1
   port map (
      cmd => g_2_4_out_rig,
      i0  => group_3_4_lut_mux_q06,
      i1  => group_3_4_lut_mux_q07,
      nq  => group_3_4_lut_mux_q13,
      vdd => vdd,
      vss => vss
   );

group_3_4_lut_mux_mx20 : nmx2_x1
   port map (
      cmd => g_3_3_out_top,
      i0  => group_3_4_lut_mux_q10,
      i1  => group_3_4_lut_mux_q11,
      nq  => group_3_4_lut_mux_q20,
      vdd => vdd,
      vss => vss
   );

group_3_4_lut_mux_mx21 : nmx2_x1
   port map (
      cmd => g_3_3_out_top,
      i0  => group_3_4_lut_mux_q12,
      i1  => group_3_4_lut_mux_q13,
      nq  => group_3_4_lut_mux_q21,
      vdd => vdd,
      vss => vss
   );

group_3_4_lut_mux_mx30 : nmx2_x1
   port map (
      cmd => group_3_4_in_0,
      i0  => group_3_4_lut_mux_q20,
      i1  => group_3_4_lut_mux_q21,
      nq  => group_3_4_out_lut,
      vdd => vdd,
      vss => vss
   );

group_3_3_mux_scan : mx2_x2
   port map (
      cmd => g_3_3_test_in,
      i0  => group_3_3_out_lut,
      i1  => g_2_3_scout,
      q   => group_3_3_out_lut_scan,
      vdd => vdd,
      vss => vss
   );

group_3_3_buf_test : buf_x2
   port map (
      i   => g_3_3_test_in,
      q   => g_2_3_test_in,
      vdd => vdd,
      vss => vss
   );

group_3_3_flip_flop_clb : sff1_x4
   port map (
      ck  => clk_top_x3,
      i   => group_3_3_out_lut_scan,
      q   => g_3_3_scout,
      vdd => vdd,
      vss => vss
   );

group_3_3_mux_out : mx2_x2
   port map (
      cmd => group_3_3_nq_mem_16,
      i0  => group_3_3_out_lut,
      i1  => g_3_3_scout,
      q   => group_3_3_out_clb,
      vdd => vdd,
      vss => vss
   );

group_3_3_zero_horiz_0 : zero_x0
   port map (
      nq  => group_3_3_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_3_3_cmd_zero_lef_0,
      i   => group_3_3_sig_zero_horiz_0,
      q   => g_2_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_pin4_lef_0 : ts_x4
   port map (
      cmd => group_3_3_cmd_pin4_lef_0,
      i   => group_3_3_out_clb,
      q   => g_2_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_lef_0 : ts_x4
   port map (
      cmd => group_3_3_cmd_top_lef_0,
      i   => g_3_3_top_0,
      q   => g_2_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_lef_0 : ts_x4
   port map (
      cmd => group_3_3_cmd_bot_lef_0,
      i   => g_3_2_top_0,
      q   => g_2_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_lef_0 : ts_x4
   port map (
      cmd => group_3_3_cmd_rig_lef_0,
      i   => g_3_3_rig_0,
      q   => g_2_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_rig_0 : ts_x4
   port map (
      cmd => g_3_3_cmd_top_rig_0,
      i   => g_3_3_top_0,
      q   => g_3_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_rig_0 : ts_x4
   port map (
      cmd => g_3_3_cmd_bot_rig_0,
      i   => g_3_2_top_0,
      q   => g_3_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_rig_0 : ts_x4
   port map (
      cmd => g_3_3_cmd_lef_rig_0,
      i   => g_2_3_rig_0,
      q   => g_3_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_zero_horiz_1 : zero_x0
   port map (
      nq  => group_3_3_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_3_3_cmd_zero_lef_1,
      i   => group_3_3_sig_zero_horiz_1,
      q   => g_2_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_pin4_lef_1 : ts_x4
   port map (
      cmd => group_3_3_cmd_pin4_lef_1,
      i   => group_3_3_out_clb,
      q   => g_2_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_lef_1 : ts_x4
   port map (
      cmd => group_3_3_cmd_top_lef_1,
      i   => g_3_3_top_1,
      q   => g_2_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_lef_1 : ts_x4
   port map (
      cmd => group_3_3_cmd_bot_lef_1,
      i   => g_3_2_top_1,
      q   => g_2_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_lef_1 : ts_x4
   port map (
      cmd => group_3_3_cmd_rig_lef_1,
      i   => g_3_3_rig_1,
      q   => g_2_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_rig_1 : ts_x4
   port map (
      cmd => g_3_3_cmd_top_rig_1,
      i   => g_3_3_top_1,
      q   => g_3_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_rig_1 : ts_x4
   port map (
      cmd => g_3_3_cmd_bot_rig_1,
      i   => g_3_2_top_1,
      q   => g_3_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_rig_1 : ts_x4
   port map (
      cmd => g_3_3_cmd_lef_rig_1,
      i   => g_2_3_rig_1,
      q   => g_3_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_zero_horiz_2 : zero_x0
   port map (
      nq  => group_3_3_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_3_3_cmd_zero_lef_2,
      i   => group_3_3_sig_zero_horiz_2,
      q   => g_2_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_pin4_lef_2 : ts_x4
   port map (
      cmd => group_3_3_cmd_pin4_lef_2,
      i   => group_3_3_out_clb,
      q   => g_2_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_lef_2 : ts_x4
   port map (
      cmd => group_3_3_cmd_top_lef_2,
      i   => g_3_3_top_2,
      q   => g_2_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_lef_2 : ts_x4
   port map (
      cmd => group_3_3_cmd_bot_lef_2,
      i   => g_3_2_top_2,
      q   => g_2_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_lef_2 : ts_x4
   port map (
      cmd => group_3_3_cmd_rig_lef_2,
      i   => g_3_3_rig_2,
      q   => g_2_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_rig_2 : ts_x4
   port map (
      cmd => g_3_3_cmd_top_rig_2,
      i   => g_3_3_top_2,
      q   => g_3_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_rig_2 : ts_x4
   port map (
      cmd => g_3_3_cmd_bot_rig_2,
      i   => g_3_2_top_2,
      q   => g_3_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_rig_2 : ts_x4
   port map (
      cmd => g_3_3_cmd_lef_rig_2,
      i   => g_2_3_rig_2,
      q   => g_3_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_zero_horiz_3 : zero_x0
   port map (
      nq  => group_3_3_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_3_3_cmd_zero_lef_3,
      i   => group_3_3_sig_zero_horiz_3,
      q   => g_2_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_pin4_lef_3 : ts_x4
   port map (
      cmd => group_3_3_cmd_pin4_lef_3,
      i   => group_3_3_out_clb,
      q   => g_2_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_lef_3 : ts_x4
   port map (
      cmd => group_3_3_cmd_top_lef_3,
      i   => g_3_3_top_3,
      q   => g_2_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_lef_3 : ts_x4
   port map (
      cmd => group_3_3_cmd_bot_lef_3,
      i   => g_3_2_top_3,
      q   => g_2_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_lef_3 : ts_x4
   port map (
      cmd => group_3_3_cmd_rig_lef_3,
      i   => g_3_3_rig_3,
      q   => g_2_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_rig_3 : ts_x4
   port map (
      cmd => g_3_3_cmd_top_rig_3,
      i   => g_3_3_top_3,
      q   => g_3_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_rig_3 : ts_x4
   port map (
      cmd => g_3_3_cmd_bot_rig_3,
      i   => g_3_2_top_3,
      q   => g_3_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_rig_3 : ts_x4
   port map (
      cmd => g_3_3_cmd_lef_rig_3,
      i   => g_2_3_rig_3,
      q   => g_3_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_zero_horiz_4 : zero_x0
   port map (
      nq  => group_3_3_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_3_3_cmd_zero_lef_4,
      i   => group_3_3_sig_zero_horiz_4,
      q   => g_2_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_pin4_lef_4 : ts_x4
   port map (
      cmd => group_3_3_cmd_pin4_lef_4,
      i   => group_3_3_out_clb,
      q   => g_2_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_lef_4 : ts_x4
   port map (
      cmd => group_3_3_cmd_top_lef_4,
      i   => g_3_3_top_4,
      q   => g_2_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_lef_4 : ts_x4
   port map (
      cmd => group_3_3_cmd_bot_lef_4,
      i   => g_3_2_top_4,
      q   => g_2_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_lef_4 : ts_x4
   port map (
      cmd => group_3_3_cmd_rig_lef_4,
      i   => g_3_3_rig_4,
      q   => g_2_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_rig_4 : ts_x4
   port map (
      cmd => g_3_3_cmd_top_rig_4,
      i   => g_3_3_top_4,
      q   => g_3_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_rig_4 : ts_x4
   port map (
      cmd => g_3_3_cmd_bot_rig_4,
      i   => g_3_2_top_4,
      q   => g_3_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_rig_4 : ts_x4
   port map (
      cmd => g_3_3_cmd_lef_rig_4,
      i   => g_2_3_rig_4,
      q   => g_3_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_zero_horiz_5 : zero_x0
   port map (
      nq  => group_3_3_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_3_3_cmd_zero_lef_5,
      i   => group_3_3_sig_zero_horiz_5,
      q   => g_2_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_pin4_lef_5 : ts_x4
   port map (
      cmd => group_3_3_cmd_pin4_lef_5,
      i   => group_3_3_out_clb,
      q   => g_2_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_lef_5 : ts_x4
   port map (
      cmd => group_3_3_cmd_top_lef_5,
      i   => g_3_3_top_5,
      q   => g_2_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_lef_5 : ts_x4
   port map (
      cmd => group_3_3_cmd_bot_lef_5,
      i   => g_3_2_top_5,
      q   => g_2_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_lef_5 : ts_x4
   port map (
      cmd => group_3_3_cmd_rig_lef_5,
      i   => g_3_3_rig_5,
      q   => g_2_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_rig_5 : ts_x4
   port map (
      cmd => g_3_3_cmd_top_rig_5,
      i   => g_3_3_top_5,
      q   => g_3_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_rig_5 : ts_x4
   port map (
      cmd => g_3_3_cmd_bot_rig_5,
      i   => g_3_2_top_5,
      q   => g_3_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_rig_5 : ts_x4
   port map (
      cmd => g_3_3_cmd_lef_rig_5,
      i   => g_2_3_rig_5,
      q   => g_3_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_zero_horiz_6 : zero_x0
   port map (
      nq  => group_3_3_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_3_3_cmd_zero_lef_6,
      i   => group_3_3_sig_zero_horiz_6,
      q   => g_2_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_pin4_lef_6 : ts_x4
   port map (
      cmd => group_3_3_cmd_pin4_lef_6,
      i   => group_3_3_out_clb,
      q   => g_2_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_lef_6 : ts_x4
   port map (
      cmd => group_3_3_cmd_top_lef_6,
      i   => g_3_3_top_6,
      q   => g_2_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_lef_6 : ts_x4
   port map (
      cmd => group_3_3_cmd_bot_lef_6,
      i   => g_3_2_top_6,
      q   => g_2_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_lef_6 : ts_x4
   port map (
      cmd => group_3_3_cmd_rig_lef_6,
      i   => g_3_3_rig_6,
      q   => g_2_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_rig_6 : ts_x4
   port map (
      cmd => g_3_3_cmd_top_rig_6,
      i   => g_3_3_top_6,
      q   => g_3_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_rig_6 : ts_x4
   port map (
      cmd => g_3_3_cmd_bot_rig_6,
      i   => g_3_2_top_6,
      q   => g_3_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_rig_6 : ts_x4
   port map (
      cmd => g_3_3_cmd_lef_rig_6,
      i   => g_2_3_rig_6,
      q   => g_3_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_zero_horiz_7 : zero_x0
   port map (
      nq  => group_3_3_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_3_3_cmd_zero_lef_7,
      i   => group_3_3_sig_zero_horiz_7,
      q   => g_2_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_pin4_lef_7 : ts_x4
   port map (
      cmd => group_3_3_cmd_pin4_lef_7,
      i   => group_3_3_out_clb,
      q   => g_2_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_lef_7 : ts_x4
   port map (
      cmd => group_3_3_cmd_top_lef_7,
      i   => g_3_3_top_7,
      q   => g_2_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_lef_7 : ts_x4
   port map (
      cmd => group_3_3_cmd_bot_lef_7,
      i   => g_3_2_top_7,
      q   => g_2_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_lef_7 : ts_x4
   port map (
      cmd => group_3_3_cmd_rig_lef_7,
      i   => g_3_3_rig_7,
      q   => g_2_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_rig_7 : ts_x4
   port map (
      cmd => g_3_3_cmd_top_rig_7,
      i   => g_3_3_top_7,
      q   => g_3_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_rig_7 : ts_x4
   port map (
      cmd => g_3_3_cmd_bot_rig_7,
      i   => g_3_2_top_7,
      q   => g_3_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_rig_7 : ts_x4
   port map (
      cmd => g_3_3_cmd_lef_rig_7,
      i   => g_2_3_rig_7,
      q   => g_3_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_zero_vert_0 : zero_x0
   port map (
      nq  => group_3_3_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_3_3_cmd_zero_bot_0,
      i   => group_3_3_sig_zero_vert_0,
      q   => g_3_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_pin5_bot_0 : ts_x4
   port map (
      cmd => group_3_3_cmd_pin5_bot_0,
      i   => group_3_3_out_clb,
      q   => g_3_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_bot_0 : ts_x4
   port map (
      cmd => group_3_3_cmd_top_bot_0,
      i   => g_3_3_top_0,
      q   => g_3_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_bot_0 : ts_x4
   port map (
      cmd => group_3_3_cmd_lef_bot_0,
      i   => g_2_3_rig_0,
      q   => g_3_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_bot_0 : ts_x4
   port map (
      cmd => group_3_3_cmd_rig_bot_0,
      i   => g_3_3_rig_0,
      q   => g_3_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_top_0 : ts_x4
   port map (
      cmd => g_3_3_cmd_bot_top_0,
      i   => g_3_2_top_0,
      q   => g_3_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_top_0 : ts_x4
   port map (
      cmd => g_3_3_cmd_lef_top_0,
      i   => g_2_3_rig_0,
      q   => g_3_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_top_0 : ts_x4
   port map (
      cmd => g_3_3_cmd_rig_top_0,
      i   => g_3_3_rig_0,
      q   => g_3_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_zero_vert_1 : zero_x0
   port map (
      nq  => group_3_3_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_3_3_cmd_zero_bot_1,
      i   => group_3_3_sig_zero_vert_1,
      q   => g_3_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_pin5_bot_1 : ts_x4
   port map (
      cmd => group_3_3_cmd_pin5_bot_1,
      i   => group_3_3_out_clb,
      q   => g_3_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_bot_1 : ts_x4
   port map (
      cmd => group_3_3_cmd_top_bot_1,
      i   => g_3_3_top_1,
      q   => g_3_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_bot_1 : ts_x4
   port map (
      cmd => group_3_3_cmd_lef_bot_1,
      i   => g_2_3_rig_1,
      q   => g_3_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_bot_1 : ts_x4
   port map (
      cmd => group_3_3_cmd_rig_bot_1,
      i   => g_3_3_rig_1,
      q   => g_3_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_top_1 : ts_x4
   port map (
      cmd => g_3_3_cmd_bot_top_1,
      i   => g_3_2_top_1,
      q   => g_3_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_top_1 : ts_x4
   port map (
      cmd => g_3_3_cmd_lef_top_1,
      i   => g_2_3_rig_1,
      q   => g_3_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_top_1 : ts_x4
   port map (
      cmd => g_3_3_cmd_rig_top_1,
      i   => g_3_3_rig_1,
      q   => g_3_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_zero_vert_2 : zero_x0
   port map (
      nq  => group_3_3_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_3_3_cmd_zero_bot_2,
      i   => group_3_3_sig_zero_vert_2,
      q   => g_3_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_pin5_bot_2 : ts_x4
   port map (
      cmd => group_3_3_cmd_pin5_bot_2,
      i   => group_3_3_out_clb,
      q   => g_3_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_bot_2 : ts_x4
   port map (
      cmd => group_3_3_cmd_top_bot_2,
      i   => g_3_3_top_2,
      q   => g_3_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_bot_2 : ts_x4
   port map (
      cmd => group_3_3_cmd_lef_bot_2,
      i   => g_2_3_rig_2,
      q   => g_3_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_bot_2 : ts_x4
   port map (
      cmd => group_3_3_cmd_rig_bot_2,
      i   => g_3_3_rig_2,
      q   => g_3_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_top_2 : ts_x4
   port map (
      cmd => g_3_3_cmd_bot_top_2,
      i   => g_3_2_top_2,
      q   => g_3_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_top_2 : ts_x4
   port map (
      cmd => g_3_3_cmd_lef_top_2,
      i   => g_2_3_rig_2,
      q   => g_3_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_top_2 : ts_x4
   port map (
      cmd => g_3_3_cmd_rig_top_2,
      i   => g_3_3_rig_2,
      q   => g_3_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_zero_vert_3 : zero_x0
   port map (
      nq  => group_3_3_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_3_3_cmd_zero_bot_3,
      i   => group_3_3_sig_zero_vert_3,
      q   => g_3_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_pin5_bot_3 : ts_x4
   port map (
      cmd => group_3_3_cmd_pin5_bot_3,
      i   => group_3_3_out_clb,
      q   => g_3_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_bot_3 : ts_x4
   port map (
      cmd => group_3_3_cmd_top_bot_3,
      i   => g_3_3_top_3,
      q   => g_3_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_bot_3 : ts_x4
   port map (
      cmd => group_3_3_cmd_lef_bot_3,
      i   => g_2_3_rig_3,
      q   => g_3_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_bot_3 : ts_x4
   port map (
      cmd => group_3_3_cmd_rig_bot_3,
      i   => g_3_3_rig_3,
      q   => g_3_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_top_3 : ts_x4
   port map (
      cmd => g_3_3_cmd_bot_top_3,
      i   => g_3_2_top_3,
      q   => g_3_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_top_3 : ts_x4
   port map (
      cmd => g_3_3_cmd_lef_top_3,
      i   => g_2_3_rig_3,
      q   => g_3_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_top_3 : ts_x4
   port map (
      cmd => g_3_3_cmd_rig_top_3,
      i   => g_3_3_rig_3,
      q   => g_3_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_zero_vert_4 : zero_x0
   port map (
      nq  => group_3_3_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_3_3_cmd_zero_bot_4,
      i   => group_3_3_sig_zero_vert_4,
      q   => g_3_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_pin5_bot_4 : ts_x4
   port map (
      cmd => group_3_3_cmd_pin5_bot_4,
      i   => group_3_3_out_clb,
      q   => g_3_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_bot_4 : ts_x4
   port map (
      cmd => group_3_3_cmd_top_bot_4,
      i   => g_3_3_top_4,
      q   => g_3_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_bot_4 : ts_x4
   port map (
      cmd => group_3_3_cmd_lef_bot_4,
      i   => g_2_3_rig_4,
      q   => g_3_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_bot_4 : ts_x4
   port map (
      cmd => group_3_3_cmd_rig_bot_4,
      i   => g_3_3_rig_4,
      q   => g_3_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_top_4 : ts_x4
   port map (
      cmd => g_3_3_cmd_bot_top_4,
      i   => g_3_2_top_4,
      q   => g_3_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_top_4 : ts_x4
   port map (
      cmd => g_3_3_cmd_lef_top_4,
      i   => g_2_3_rig_4,
      q   => g_3_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_top_4 : ts_x4
   port map (
      cmd => g_3_3_cmd_rig_top_4,
      i   => g_3_3_rig_4,
      q   => g_3_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_zero_vert_5 : zero_x0
   port map (
      nq  => group_3_3_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_3_3_cmd_zero_bot_5,
      i   => group_3_3_sig_zero_vert_5,
      q   => g_3_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_pin5_bot_5 : ts_x4
   port map (
      cmd => group_3_3_cmd_pin5_bot_5,
      i   => group_3_3_out_clb,
      q   => g_3_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_bot_5 : ts_x4
   port map (
      cmd => group_3_3_cmd_top_bot_5,
      i   => g_3_3_top_5,
      q   => g_3_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_bot_5 : ts_x4
   port map (
      cmd => group_3_3_cmd_lef_bot_5,
      i   => g_2_3_rig_5,
      q   => g_3_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_bot_5 : ts_x4
   port map (
      cmd => group_3_3_cmd_rig_bot_5,
      i   => g_3_3_rig_5,
      q   => g_3_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_top_5 : ts_x4
   port map (
      cmd => g_3_3_cmd_bot_top_5,
      i   => g_3_2_top_5,
      q   => g_3_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_top_5 : ts_x4
   port map (
      cmd => g_3_3_cmd_lef_top_5,
      i   => g_2_3_rig_5,
      q   => g_3_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_top_5 : ts_x4
   port map (
      cmd => g_3_3_cmd_rig_top_5,
      i   => g_3_3_rig_5,
      q   => g_3_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_zero_vert_6 : zero_x0
   port map (
      nq  => group_3_3_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_3_3_cmd_zero_bot_6,
      i   => group_3_3_sig_zero_vert_6,
      q   => g_3_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_pin5_bot_6 : ts_x4
   port map (
      cmd => group_3_3_cmd_pin5_bot_6,
      i   => group_3_3_out_clb,
      q   => g_3_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_bot_6 : ts_x4
   port map (
      cmd => group_3_3_cmd_top_bot_6,
      i   => g_3_3_top_6,
      q   => g_3_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_bot_6 : ts_x4
   port map (
      cmd => group_3_3_cmd_lef_bot_6,
      i   => g_2_3_rig_6,
      q   => g_3_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_bot_6 : ts_x4
   port map (
      cmd => group_3_3_cmd_rig_bot_6,
      i   => g_3_3_rig_6,
      q   => g_3_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_top_6 : ts_x4
   port map (
      cmd => g_3_3_cmd_bot_top_6,
      i   => g_3_2_top_6,
      q   => g_3_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_top_6 : ts_x4
   port map (
      cmd => g_3_3_cmd_lef_top_6,
      i   => g_2_3_rig_6,
      q   => g_3_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_top_6 : ts_x4
   port map (
      cmd => g_3_3_cmd_rig_top_6,
      i   => g_3_3_rig_6,
      q   => g_3_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_zero_vert_7 : zero_x0
   port map (
      nq  => group_3_3_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_3_3_cmd_zero_bot_7,
      i   => group_3_3_sig_zero_vert_7,
      q   => g_3_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_pin5_bot_7 : ts_x4
   port map (
      cmd => group_3_3_cmd_pin5_bot_7,
      i   => group_3_3_out_clb,
      q   => g_3_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_top_bot_7 : ts_x4
   port map (
      cmd => group_3_3_cmd_top_bot_7,
      i   => g_3_3_top_7,
      q   => g_3_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_bot_7 : ts_x4
   port map (
      cmd => group_3_3_cmd_lef_bot_7,
      i   => g_2_3_rig_7,
      q   => g_3_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_bot_7 : ts_x4
   port map (
      cmd => group_3_3_cmd_rig_bot_7,
      i   => g_3_3_rig_7,
      q   => g_3_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_bot_top_7 : ts_x4
   port map (
      cmd => g_3_3_cmd_bot_top_7,
      i   => g_3_2_top_7,
      q   => g_3_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_lef_top_7 : ts_x4
   port map (
      cmd => g_3_3_cmd_lef_top_7,
      i   => g_2_3_rig_7,
      q   => g_3_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_ts_rig_top_7 : ts_x4
   port map (
      cmd => g_3_3_cmd_rig_top_7,
      i   => g_3_3_rig_7,
      q   => g_3_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_mem_0 : sram_x1
   port map (
      d      => g_3_3_data_top(0),
      nq     => group_3_3_nq_mem_0,
      strobe => group_3_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_1 : sram_x1
   port map (
      d      => g_3_3_data_top(1),
      nq     => group_3_3_nq_mem_1,
      strobe => group_3_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_2 : sram_x1
   port map (
      d      => g_3_3_data_top(2),
      nq     => group_3_3_nq_mem_2,
      strobe => group_3_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_3 : sram_x1
   port map (
      d      => g_3_3_data_top(3),
      nq     => group_3_3_nq_mem_3,
      strobe => group_3_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_4 : sram_x1
   port map (
      d      => g_3_3_data_top(4),
      nq     => group_3_3_nq_mem_4,
      strobe => group_3_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_5 : sram_x1
   port map (
      d      => g_3_3_data_top(5),
      nq     => group_3_3_nq_mem_5,
      strobe => group_3_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_6 : sram_x1
   port map (
      d      => g_3_3_data_top(6),
      nq     => group_3_3_nq_mem_6,
      strobe => group_3_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_7 : sram_x1
   port map (
      d      => g_3_3_data_top(7),
      nq     => group_3_3_nq_mem_7,
      strobe => group_3_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_8 : sram_x1
   port map (
      d      => g_3_3_data_top(0),
      nq     => group_3_3_nq_mem_8,
      strobe => group_3_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_9 : sram_x1
   port map (
      d      => g_3_3_data_top(1),
      nq     => group_3_3_nq_mem_9,
      strobe => group_3_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_10 : sram_x1
   port map (
      d      => g_3_3_data_top(2),
      nq     => group_3_3_nq_mem_10,
      strobe => group_3_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_11 : sram_x1
   port map (
      d      => g_3_3_data_top(3),
      nq     => group_3_3_nq_mem_11,
      strobe => group_3_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_12 : sram_x1
   port map (
      d      => g_3_3_data_top(4),
      nq     => group_3_3_nq_mem_12,
      strobe => group_3_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_13 : sram_x1
   port map (
      d      => g_3_3_data_top(5),
      nq     => group_3_3_nq_mem_13,
      strobe => group_3_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_14 : sram_x1
   port map (
      d      => g_3_3_data_top(6),
      nq     => group_3_3_nq_mem_14,
      strobe => group_3_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_15 : sram_x1
   port map (
      d      => g_3_3_data_top(7),
      nq     => group_3_3_nq_mem_15,
      strobe => group_3_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_16 : sram_x1
   port map (
      d      => g_3_3_data_top(0),
      nq     => group_3_3_nq_mem_16,
      strobe => group_3_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_17 : sram_x1
   port map (
      d      => g_3_3_data_top(1),
      nq     => group_3_3_nq_mem_17,
      strobe => group_3_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_18 : sram_x1
   port map (
      d      => g_3_3_data_top(2),
      nq     => group_3_3_nq_mem_18,
      strobe => group_3_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_19 : sram_x1
   port map (
      d      => g_3_3_data_top(3),
      nq     => group_3_3_nq_mem_19,
      strobe => group_3_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_20 : sram_x1
   port map (
      d      => g_3_3_data_top(4),
      nq     => group_3_3_nq_mem_20,
      strobe => group_3_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_21 : sram_x1
   port map (
      d      => g_3_3_data_top(5),
      nq     => group_3_3_nq_mem_21,
      strobe => group_3_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_22 : sram_x1
   port map (
      d      => g_3_3_data_top(6),
      nq     => group_3_3_nq_mem_22,
      strobe => group_3_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_23 : sram_x1
   port map (
      d      => g_3_3_data_top(7),
      nq     => group_3_3_nq_mem_23,
      strobe => group_3_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_24 : sram_x1
   port map (
      d      => g_3_3_data_top(0),
      nq     => group_3_3_nq_mem_24,
      strobe => group_3_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_25 : sram_x1
   port map (
      d      => g_3_3_data_top(1),
      nq     => group_3_3_nq_mem_25,
      strobe => group_3_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_26 : sram_x1
   port map (
      d      => g_3_3_data_top(2),
      nq     => group_3_3_nq_mem_26,
      strobe => group_3_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_27 : sram_x1
   port map (
      d      => g_3_3_data_top(3),
      nq     => group_3_3_nq_mem_27,
      strobe => group_3_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_28 : sram_x1
   port map (
      d      => g_3_3_data_top(4),
      nq     => group_3_3_nq_mem_28,
      strobe => group_3_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_29 : sram_x1
   port map (
      d      => g_3_3_data_top(5),
      nq     => group_3_3_nq_mem_29,
      strobe => group_3_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_30 : sram_x1
   port map (
      d      => g_3_3_data_top(6),
      nq     => group_3_3_nq_mem_30,
      strobe => group_3_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_31 : sram_x1
   port map (
      d      => g_3_3_data_top(7),
      nq     => group_3_3_nq_mem_31,
      strobe => group_3_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_32 : sram_x1
   port map (
      d      => g_3_3_data_top(0),
      nq     => group_3_3_nq_mem_32,
      strobe => group_3_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_33 : sram_x1
   port map (
      d      => g_3_3_data_top(1),
      nq     => group_3_3_nq_mem_33,
      strobe => group_3_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_34 : sram_x1
   port map (
      d      => g_3_3_data_top(2),
      nq     => group_3_3_nq_mem_34,
      strobe => group_3_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_35 : sram_x1
   port map (
      d      => g_3_3_data_top(3),
      nq     => group_3_3_nq_mem_35,
      strobe => group_3_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_36 : sram_x1
   port map (
      d      => g_3_3_data_top(4),
      nq     => group_3_3_nq_mem_36,
      strobe => group_3_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_37 : sram_x1
   port map (
      d      => g_3_3_data_top(5),
      nq     => group_3_3_nq_mem_37,
      strobe => group_3_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_38 : sram_x1
   port map (
      d      => g_3_3_data_top(6),
      nq     => group_3_3_nq_mem_38,
      strobe => group_3_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_39 : sram_x1
   port map (
      d      => g_3_3_data_top(7),
      nq     => group_3_3_nq_mem_39,
      strobe => group_3_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_40 : sram_x1
   port map (
      d      => g_3_3_data_top(0),
      nq     => group_3_3_nq_mem_40,
      strobe => group_3_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_41 : sram_x1
   port map (
      d      => g_3_3_data_top(1),
      nq     => group_3_3_nq_mem_41,
      strobe => group_3_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_42 : sram_x1
   port map (
      d      => g_3_3_data_top(2),
      nq     => group_3_3_nq_mem_42,
      strobe => group_3_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_43 : sram_x1
   port map (
      d      => g_3_3_data_top(3),
      nq     => group_3_3_nq_mem_43,
      strobe => group_3_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_44 : sram_x1
   port map (
      d      => g_3_3_data_top(4),
      nq     => group_3_3_nq_mem_44,
      strobe => group_3_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_45 : sram_x1
   port map (
      d      => g_3_3_data_top(5),
      nq     => group_3_3_nq_mem_45,
      strobe => group_3_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_46 : sram_x1
   port map (
      d      => g_3_3_data_top(6),
      nq     => group_3_3_nq_mem_46,
      strobe => group_3_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_47 : sram_x1
   port map (
      d      => g_3_3_data_top(7),
      nq     => group_3_3_nq_mem_47,
      strobe => group_3_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_48 : sram_x1
   port map (
      d      => g_3_3_data_top(0),
      nq     => group_3_3_nq_mem_48,
      strobe => group_3_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_49 : sram_x1
   port map (
      d      => g_3_3_data_top(1),
      nq     => group_3_3_nq_mem_49,
      strobe => group_3_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_50 : sram_x1
   port map (
      d      => g_3_3_data_top(2),
      nq     => group_3_3_nq_mem_50,
      strobe => group_3_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_51 : sram_x1
   port map (
      d      => g_3_3_data_top(3),
      nq     => group_3_3_nq_mem_51,
      strobe => group_3_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_52 : sram_x1
   port map (
      d      => g_3_3_data_top(4),
      nq     => group_3_3_nq_mem_52,
      strobe => group_3_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_53 : sram_x1
   port map (
      d      => g_3_3_data_top(5),
      nq     => group_3_3_nq_mem_53,
      strobe => group_3_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_54 : sram_x1
   port map (
      d      => g_3_3_data_top(6),
      nq     => group_3_3_nq_mem_54,
      strobe => group_3_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_55 : sram_x1
   port map (
      d      => g_3_3_data_top(7),
      nq     => group_3_3_nq_mem_55,
      strobe => group_3_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_56 : sram_x1
   port map (
      d      => g_3_3_data_top(0),
      nq     => group_3_3_nq_mem_56,
      strobe => group_3_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_57 : sram_x1
   port map (
      d      => g_3_3_data_top(1),
      nq     => group_3_3_nq_mem_57,
      strobe => group_3_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_58 : sram_x1
   port map (
      d      => g_3_3_data_top(2),
      nq     => group_3_3_nq_mem_58,
      strobe => group_3_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_59 : sram_x1
   port map (
      d      => g_3_3_data_top(3),
      nq     => group_3_3_nq_mem_59,
      strobe => group_3_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_60 : sram_x1
   port map (
      d      => g_3_3_data_top(4),
      nq     => group_3_3_nq_mem_60,
      strobe => group_3_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_61 : sram_x1
   port map (
      d      => g_3_3_data_top(5),
      nq     => group_3_3_nq_mem_61,
      strobe => group_3_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_62 : sram_x1
   port map (
      d      => g_3_3_data_top(6),
      nq     => group_3_3_nq_mem_62,
      strobe => group_3_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_63 : sram_x1
   port map (
      d      => g_3_3_data_top(7),
      nq     => group_3_3_nq_mem_63,
      strobe => group_3_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_64 : sram_x1
   port map (
      d      => g_3_3_data_top(0),
      nq     => group_3_3_nq_mem_64,
      strobe => group_3_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_65 : sram_x1
   port map (
      d      => g_3_3_data_top(1),
      nq     => group_3_3_nq_mem_65,
      strobe => group_3_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_66 : sram_x1
   port map (
      d      => g_3_3_data_top(2),
      nq     => group_3_3_nq_mem_66,
      strobe => group_3_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_67 : sram_x1
   port map (
      d      => g_3_3_data_top(3),
      nq     => group_3_3_nq_mem_67,
      strobe => group_3_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_68 : sram_x1
   port map (
      d      => g_3_3_data_top(4),
      nq     => group_3_3_nq_mem_68,
      strobe => group_3_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_69 : sram_x1
   port map (
      d      => g_3_3_data_top(5),
      nq     => group_3_3_nq_mem_69,
      strobe => group_3_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_70 : sram_x1
   port map (
      d      => g_3_3_data_top(6),
      nq     => group_3_3_nq_mem_70,
      strobe => group_3_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_71 : sram_x1
   port map (
      d      => g_3_3_data_top(7),
      nq     => group_3_3_nq_mem_71,
      strobe => group_3_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_72 : sram_x1
   port map (
      d      => g_3_3_data_top(0),
      nq     => group_3_3_nq_mem_72,
      strobe => group_3_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_73 : sram_x1
   port map (
      d      => g_3_3_data_top(1),
      nq     => group_3_3_nq_mem_73,
      strobe => group_3_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_74 : sram_x1
   port map (
      d      => g_3_3_data_top(2),
      nq     => group_3_3_nq_mem_74,
      strobe => group_3_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_75 : sram_x1
   port map (
      d      => g_3_3_data_top(3),
      nq     => group_3_3_nq_mem_75,
      strobe => group_3_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_mem_76 : sram_x1
   port map (
      d      => g_3_3_data_top(4),
      nq     => group_3_3_nq_mem_76,
      strobe => group_3_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_parity_0 : sram_x1
   port map (
      d      => g_3_3_data_top(8),
      nq     => group_3_3_nq_mem_parity_0,
      strobe => group_3_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_parity_1 : sram_x1
   port map (
      d      => g_3_3_data_top(8),
      nq     => group_3_3_nq_mem_parity_1,
      strobe => group_3_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_parity_2 : sram_x1
   port map (
      d      => g_3_3_data_top(8),
      nq     => group_3_3_nq_mem_parity_2,
      strobe => group_3_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_parity_3 : sram_x1
   port map (
      d      => g_3_3_data_top(8),
      nq     => group_3_3_nq_mem_parity_3,
      strobe => group_3_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_parity_4 : sram_x1
   port map (
      d      => g_3_3_data_top(8),
      nq     => group_3_3_nq_mem_parity_4,
      strobe => group_3_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_parity_5 : sram_x1
   port map (
      d      => g_3_3_data_top(8),
      nq     => group_3_3_nq_mem_parity_5,
      strobe => group_3_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_parity_6 : sram_x1
   port map (
      d      => g_3_3_data_top(8),
      nq     => group_3_3_nq_mem_parity_6,
      strobe => group_3_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_parity_7 : sram_x1
   port map (
      d      => g_3_3_data_top(8),
      nq     => group_3_3_nq_mem_parity_7,
      strobe => group_3_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_parity_8 : sram_x1
   port map (
      d      => g_3_3_data_top(8),
      nq     => group_3_3_nq_mem_parity_8,
      strobe => group_3_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_parity_9 : sram_x1
   port map (
      d      => g_3_3_data_top(8),
      nq     => group_3_3_nq_mem_parity_9,
      strobe => group_3_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_3_xor_0_0 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_0,
      i1  => group_3_3_nq_mem_1,
      q   => group_3_3_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_1_0 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_2,
      i1  => group_3_3_nq_mem_3,
      q   => group_3_3_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_2_0 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_4,
      i1  => group_3_3_nq_mem_5,
      q   => group_3_3_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_3_0 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_6,
      i1  => group_3_3_nq_mem_7,
      q   => group_3_3_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_4_0 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_0_0,
      i1  => group_3_3_q_xor_1_0,
      q   => group_3_3_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_5_0 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_2_0,
      i1  => group_3_3_q_xor_3_0,
      q   => group_3_3_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_6_0 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_4_0,
      i1  => group_3_3_q_xor_5_0,
      q   => group_3_3_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_7_0 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_6_0,
      i1  => group_3_3_nq_mem_parity_0,
      q   => group_3_3_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_0_1 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_8,
      i1  => group_3_3_nq_mem_9,
      q   => group_3_3_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_1_1 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_10,
      i1  => group_3_3_nq_mem_11,
      q   => group_3_3_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_2_1 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_12,
      i1  => group_3_3_nq_mem_13,
      q   => group_3_3_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_3_1 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_14,
      i1  => group_3_3_nq_mem_15,
      q   => group_3_3_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_4_1 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_0_1,
      i1  => group_3_3_q_xor_1_1,
      q   => group_3_3_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_5_1 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_2_1,
      i1  => group_3_3_q_xor_3_1,
      q   => group_3_3_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_6_1 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_4_1,
      i1  => group_3_3_q_xor_5_1,
      q   => group_3_3_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_7_1 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_6_1,
      i1  => group_3_3_nq_mem_parity_1,
      q   => group_3_3_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_0_2 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_16,
      i1  => group_3_3_nq_mem_17,
      q   => group_3_3_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_1_2 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_18,
      i1  => group_3_3_nq_mem_19,
      q   => group_3_3_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_2_2 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_20,
      i1  => group_3_3_nq_mem_21,
      q   => group_3_3_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_3_2 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_22,
      i1  => group_3_3_nq_mem_23,
      q   => group_3_3_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_4_2 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_0_2,
      i1  => group_3_3_q_xor_1_2,
      q   => group_3_3_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_5_2 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_2_2,
      i1  => group_3_3_q_xor_3_2,
      q   => group_3_3_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_6_2 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_4_2,
      i1  => group_3_3_q_xor_5_2,
      q   => group_3_3_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_7_2 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_6_2,
      i1  => group_3_3_nq_mem_parity_2,
      q   => group_3_3_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_0_3 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_24,
      i1  => group_3_3_nq_mem_25,
      q   => group_3_3_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_1_3 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_26,
      i1  => group_3_3_nq_mem_27,
      q   => group_3_3_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_2_3 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_28,
      i1  => group_3_3_nq_mem_29,
      q   => group_3_3_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_3_3 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_30,
      i1  => group_3_3_nq_mem_31,
      q   => group_3_3_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_4_3 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_0_3,
      i1  => group_3_3_q_xor_1_3,
      q   => group_3_3_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_5_3 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_2_3,
      i1  => group_3_3_q_xor_3_3,
      q   => group_3_3_q_xor_5_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_6_3 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_4_3,
      i1  => group_3_3_q_xor_5_3,
      q   => group_3_3_q_xor_6_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_7_3 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_6_3,
      i1  => group_3_3_nq_mem_parity_3,
      q   => group_3_3_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_0_4 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_32,
      i1  => group_3_3_nq_mem_33,
      q   => group_3_3_q_xor_0_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_1_4 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_34,
      i1  => group_3_3_nq_mem_35,
      q   => group_3_3_q_xor_1_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_2_4 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_36,
      i1  => group_3_3_nq_mem_37,
      q   => group_3_3_q_xor_2_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_3_4 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_38,
      i1  => group_3_3_nq_mem_39,
      q   => group_3_3_q_xor_3_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_4_4 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_0_4,
      i1  => group_3_3_q_xor_1_4,
      q   => group_3_3_q_xor_4_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_5_4 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_2_4,
      i1  => group_3_3_q_xor_3_4,
      q   => group_3_3_q_xor_5_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_6_4 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_4_4,
      i1  => group_3_3_q_xor_5_4,
      q   => group_3_3_q_xor_6_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_7_4 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_6_4,
      i1  => group_3_3_nq_mem_parity_4,
      q   => group_3_3_sig_error_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_0_5 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_40,
      i1  => group_3_3_nq_mem_41,
      q   => group_3_3_q_xor_0_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_1_5 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_42,
      i1  => group_3_3_nq_mem_43,
      q   => group_3_3_q_xor_1_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_2_5 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_44,
      i1  => group_3_3_nq_mem_45,
      q   => group_3_3_q_xor_2_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_3_5 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_46,
      i1  => group_3_3_nq_mem_47,
      q   => group_3_3_q_xor_3_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_4_5 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_0_5,
      i1  => group_3_3_q_xor_1_5,
      q   => group_3_3_q_xor_4_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_5_5 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_2_5,
      i1  => group_3_3_q_xor_3_5,
      q   => group_3_3_q_xor_5_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_6_5 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_4_5,
      i1  => group_3_3_q_xor_5_5,
      q   => group_3_3_q_xor_6_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_7_5 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_6_5,
      i1  => group_3_3_nq_mem_parity_5,
      q   => group_3_3_sig_error_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_0_6 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_48,
      i1  => group_3_3_nq_mem_49,
      q   => group_3_3_q_xor_0_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_1_6 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_50,
      i1  => group_3_3_nq_mem_51,
      q   => group_3_3_q_xor_1_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_2_6 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_52,
      i1  => group_3_3_nq_mem_53,
      q   => group_3_3_q_xor_2_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_3_6 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_54,
      i1  => group_3_3_nq_mem_55,
      q   => group_3_3_q_xor_3_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_4_6 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_0_6,
      i1  => group_3_3_q_xor_1_6,
      q   => group_3_3_q_xor_4_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_5_6 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_2_6,
      i1  => group_3_3_q_xor_3_6,
      q   => group_3_3_q_xor_5_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_6_6 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_4_6,
      i1  => group_3_3_q_xor_5_6,
      q   => group_3_3_q_xor_6_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_7_6 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_6_6,
      i1  => group_3_3_nq_mem_parity_6,
      q   => group_3_3_sig_error_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_0_7 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_56,
      i1  => group_3_3_nq_mem_57,
      q   => group_3_3_q_xor_0_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_1_7 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_58,
      i1  => group_3_3_nq_mem_59,
      q   => group_3_3_q_xor_1_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_2_7 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_60,
      i1  => group_3_3_nq_mem_61,
      q   => group_3_3_q_xor_2_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_3_7 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_62,
      i1  => group_3_3_nq_mem_63,
      q   => group_3_3_q_xor_3_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_4_7 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_0_7,
      i1  => group_3_3_q_xor_1_7,
      q   => group_3_3_q_xor_4_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_5_7 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_2_7,
      i1  => group_3_3_q_xor_3_7,
      q   => group_3_3_q_xor_5_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_6_7 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_4_7,
      i1  => group_3_3_q_xor_5_7,
      q   => group_3_3_q_xor_6_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_7_7 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_6_7,
      i1  => group_3_3_nq_mem_parity_7,
      q   => group_3_3_sig_error_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_0_8 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_64,
      i1  => group_3_3_nq_mem_65,
      q   => group_3_3_q_xor_0_8,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_1_8 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_66,
      i1  => group_3_3_nq_mem_67,
      q   => group_3_3_q_xor_1_8,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_2_8 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_68,
      i1  => group_3_3_nq_mem_69,
      q   => group_3_3_q_xor_2_8,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_3_8 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_70,
      i1  => group_3_3_nq_mem_71,
      q   => group_3_3_q_xor_3_8,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_4_8 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_0_8,
      i1  => group_3_3_q_xor_1_8,
      q   => group_3_3_q_xor_4_8,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_5_8 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_2_8,
      i1  => group_3_3_q_xor_3_8,
      q   => group_3_3_q_xor_5_8,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_6_8 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_4_8,
      i1  => group_3_3_q_xor_5_8,
      q   => group_3_3_q_xor_6_8,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_7_8 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_6_8,
      i1  => group_3_3_nq_mem_parity_8,
      q   => group_3_3_sig_error_8,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_0_9 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_72,
      i1  => group_3_3_nq_mem_73,
      q   => group_3_3_q_xor_0_9,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_1_9 : xr2_x1
   port map (
      i0  => group_3_3_nq_mem_74,
      i1  => group_3_3_nq_mem_75,
      q   => group_3_3_q_xor_1_9,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_2_9 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_0_9,
      i1  => group_3_3_q_xor_1_9,
      q   => group_3_3_q_xor_2_9,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_3_9 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_2_9,
      i1  => group_3_3_nq_mem_76,
      q   => group_3_3_q_xor_3_9,
      vdd => vdd,
      vss => vss
   );

group_3_3_xor_4_9 : xr2_x1
   port map (
      i0  => group_3_3_q_xor_3_9,
      i1  => group_3_3_nq_mem_parity_9,
      q   => group_3_3_sig_error_9,
      vdd => vdd,
      vss => vss
   );

group_3_3_or_0 : o4_x2
   port map (
      i0  => group_3_3_sig_error_0,
      i1  => group_3_3_sig_error_1,
      i2  => group_3_3_sig_error_2,
      i3  => group_3_3_sig_error_3,
      q   => group_3_3_error_0123,
      vdd => vdd,
      vss => vss
   );

group_3_3_or_1 : o4_x2
   port map (
      i0  => group_3_3_sig_error_4,
      i1  => group_3_3_sig_error_5,
      i2  => group_3_3_sig_error_6,
      i3  => group_3_3_sig_error_7,
      q   => group_3_3_error_4567,
      vdd => vdd,
      vss => vss
   );

group_3_3_or_2 : o4_x2
   port map (
      i0  => group_3_3_sig_error_8,
      i1  => group_3_3_sig_error_9,
      i2  => group_3_3_error_0123,
      i3  => group_3_3_error_4567,
      q   => group_3_3_error_01234567,
      vdd => vdd,
      vss => vss
   );

group_3_3_or_3 : o2_x2
   port map (
      i0  => g_2_3_error_rig,
      i1  => group_3_3_error_01234567,
      q   => g_3_3_error_rig,
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_0 : buf_x2
   port map (
      i   => g_2_3_strobe_0_rig,
      q   => g_3_3_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_1 : buf_x2
   port map (
      i   => g_2_3_strobe_1_rig,
      q   => g_3_3_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_2 : buf_x2
   port map (
      i   => g_2_3_strobe_2_rig,
      q   => g_3_3_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_3 : buf_x2
   port map (
      i   => g_2_3_strobe_3_rig,
      q   => g_3_3_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_4 : buf_x2
   port map (
      i   => g_2_3_strobe_4_rig,
      q   => g_3_3_strobe_4_rig,
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_5 : buf_x2
   port map (
      i   => g_2_3_strobe_5_rig,
      q   => g_3_3_strobe_5_rig,
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_6 : buf_x2
   port map (
      i   => g_2_3_strobe_6_rig,
      q   => g_3_3_strobe_6_rig,
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_7 : buf_x2
   port map (
      i   => g_2_3_strobe_7_rig,
      q   => g_3_3_strobe_7_rig,
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_8 : buf_x2
   port map (
      i   => g_2_3_strobe_8_rig,
      q   => g_3_3_strobe_8_rig,
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_9 : buf_x2
   port map (
      i   => g_2_3_strobe_9_rig,
      q   => g_3_3_strobe_9_rig,
      vdd => vdd,
      vss => vss
   );

group_3_3_and_0 : a2_x2
   port map (
      i0  => g_2_3_strobe_0_rig,
      i1  => g_3_3_column_top,
      q   => group_3_3_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_and_1 : a2_x2
   port map (
      i0  => g_2_3_strobe_1_rig,
      i1  => g_3_3_column_top,
      q   => group_3_3_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_and_2 : a2_x2
   port map (
      i0  => g_2_3_strobe_2_rig,
      i1  => g_3_3_column_top,
      q   => group_3_3_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_and_3 : a2_x2
   port map (
      i0  => g_2_3_strobe_3_rig,
      i1  => g_3_3_column_top,
      q   => group_3_3_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_and_4 : a2_x2
   port map (
      i0  => g_2_3_strobe_4_rig,
      i1  => g_3_3_column_top,
      q   => group_3_3_strobe_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_and_5 : a2_x2
   port map (
      i0  => g_2_3_strobe_5_rig,
      i1  => g_3_3_column_top,
      q   => group_3_3_strobe_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_and_6 : a2_x2
   port map (
      i0  => g_2_3_strobe_6_rig,
      i1  => g_3_3_column_top,
      q   => group_3_3_strobe_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_and_7 : a2_x2
   port map (
      i0  => g_2_3_strobe_7_rig,
      i1  => g_3_3_column_top,
      q   => group_3_3_strobe_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_and_8 : a2_x2
   port map (
      i0  => g_2_3_strobe_8_rig,
      i1  => g_3_3_column_top,
      q   => group_3_3_strobe_8,
      vdd => vdd,
      vss => vss
   );

group_3_3_and_9 : a2_x2
   port map (
      i0  => g_2_3_strobe_9_rig,
      i1  => g_3_3_column_top,
      q   => group_3_3_strobe_9,
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_col : buf_x2
   port map (
      i   => g_3_3_column_top,
      q   => g_3_2_column_top,
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_data_0 : buf_x2
   port map (
      i   => g_3_3_data_top(0),
      q   => g_3_2_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_data_1 : buf_x2
   port map (
      i   => g_3_3_data_top(1),
      q   => g_3_2_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_data_2 : buf_x2
   port map (
      i   => g_3_3_data_top(2),
      q   => g_3_2_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_data_3 : buf_x2
   port map (
      i   => g_3_3_data_top(3),
      q   => g_3_2_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_data_4 : buf_x2
   port map (
      i   => g_3_3_data_top(4),
      q   => g_3_2_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_data_5 : buf_x2
   port map (
      i   => g_3_3_data_top(5),
      q   => g_3_2_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_data_6 : buf_x2
   port map (
      i   => g_3_3_data_top(6),
      q   => g_3_2_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_data_7 : buf_x2
   port map (
      i   => g_3_3_data_top(7),
      q   => g_3_2_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_3_3_buffer_data_8 : buf_x2
   port map (
      i   => g_3_3_data_top(8),
      q   => g_3_2_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_76,
      nq  => group_3_3_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_75,
      nq  => group_3_3_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_74,
      nq  => group_3_3_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_7_q7_ins : a3_x2
   port map (
      i0  => group_3_3_nq_mem_75,
      i1  => group_3_3_nq_mem_74,
      i2  => group_3_3_nq_mem_76,
      q   => g_3_2_cmd_rig_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_7_q6_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_7_not_cmd(1),
      i1  => group_3_3_decoder_vertical_track_7_not_cmd(2),
      i2  => group_3_3_nq_mem_74,
      nq  => g_3_2_cmd_lef_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_7_q5_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_7_not_cmd(0),
      i1  => group_3_3_decoder_vertical_track_7_not_cmd(2),
      i2  => group_3_3_nq_mem_75,
      nq  => g_3_2_cmd_bot_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_74,
      i1  => group_3_3_decoder_vertical_track_7_not_cmd(2),
      i2  => group_3_3_nq_mem_75,
      nq  => group_3_3_cmd_rig_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_7_not_cmd(0),
      i1  => group_3_3_decoder_vertical_track_7_not_cmd(1),
      i2  => group_3_3_nq_mem_76,
      nq  => group_3_3_cmd_lef_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_7_not_cmd(1),
      i1  => group_3_3_nq_mem_76,
      i2  => group_3_3_nq_mem_74,
      nq  => group_3_3_cmd_top_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_7_not_cmd(0),
      i1  => group_3_3_nq_mem_75,
      i2  => group_3_3_nq_mem_76,
      nq  => group_3_3_cmd_pin5_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_7_q0_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_75,
      i1  => group_3_3_nq_mem_74,
      i2  => group_3_3_nq_mem_76,
      nq  => group_3_3_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_73,
      nq  => group_3_3_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_72,
      nq  => group_3_3_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_71,
      nq  => group_3_3_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_6_q7_ins : a3_x2
   port map (
      i0  => group_3_3_nq_mem_72,
      i1  => group_3_3_nq_mem_71,
      i2  => group_3_3_nq_mem_73,
      q   => g_3_2_cmd_rig_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_6_q6_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_6_not_cmd(1),
      i1  => group_3_3_decoder_vertical_track_6_not_cmd(2),
      i2  => group_3_3_nq_mem_71,
      nq  => g_3_2_cmd_lef_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_6_q5_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_6_not_cmd(0),
      i1  => group_3_3_decoder_vertical_track_6_not_cmd(2),
      i2  => group_3_3_nq_mem_72,
      nq  => g_3_2_cmd_bot_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_71,
      i1  => group_3_3_decoder_vertical_track_6_not_cmd(2),
      i2  => group_3_3_nq_mem_72,
      nq  => group_3_3_cmd_rig_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_6_not_cmd(0),
      i1  => group_3_3_decoder_vertical_track_6_not_cmd(1),
      i2  => group_3_3_nq_mem_73,
      nq  => group_3_3_cmd_lef_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_6_not_cmd(1),
      i1  => group_3_3_nq_mem_73,
      i2  => group_3_3_nq_mem_71,
      nq  => group_3_3_cmd_top_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_6_not_cmd(0),
      i1  => group_3_3_nq_mem_72,
      i2  => group_3_3_nq_mem_73,
      nq  => group_3_3_cmd_pin5_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_6_q0_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_72,
      i1  => group_3_3_nq_mem_71,
      i2  => group_3_3_nq_mem_73,
      nq  => group_3_3_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_70,
      nq  => group_3_3_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_69,
      nq  => group_3_3_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_68,
      nq  => group_3_3_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_5_q7_ins : a3_x2
   port map (
      i0  => group_3_3_nq_mem_69,
      i1  => group_3_3_nq_mem_68,
      i2  => group_3_3_nq_mem_70,
      q   => g_3_2_cmd_rig_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_5_q6_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_5_not_cmd(1),
      i1  => group_3_3_decoder_vertical_track_5_not_cmd(2),
      i2  => group_3_3_nq_mem_68,
      nq  => g_3_2_cmd_lef_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_5_q5_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_5_not_cmd(0),
      i1  => group_3_3_decoder_vertical_track_5_not_cmd(2),
      i2  => group_3_3_nq_mem_69,
      nq  => g_3_2_cmd_bot_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_68,
      i1  => group_3_3_decoder_vertical_track_5_not_cmd(2),
      i2  => group_3_3_nq_mem_69,
      nq  => group_3_3_cmd_rig_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_5_not_cmd(0),
      i1  => group_3_3_decoder_vertical_track_5_not_cmd(1),
      i2  => group_3_3_nq_mem_70,
      nq  => group_3_3_cmd_lef_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_5_not_cmd(1),
      i1  => group_3_3_nq_mem_70,
      i2  => group_3_3_nq_mem_68,
      nq  => group_3_3_cmd_top_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_5_not_cmd(0),
      i1  => group_3_3_nq_mem_69,
      i2  => group_3_3_nq_mem_70,
      nq  => group_3_3_cmd_pin5_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_5_q0_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_69,
      i1  => group_3_3_nq_mem_68,
      i2  => group_3_3_nq_mem_70,
      nq  => group_3_3_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_67,
      nq  => group_3_3_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_66,
      nq  => group_3_3_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_65,
      nq  => group_3_3_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_4_q7_ins : a3_x2
   port map (
      i0  => group_3_3_nq_mem_66,
      i1  => group_3_3_nq_mem_65,
      i2  => group_3_3_nq_mem_67,
      q   => g_3_2_cmd_rig_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_4_q6_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_4_not_cmd(1),
      i1  => group_3_3_decoder_vertical_track_4_not_cmd(2),
      i2  => group_3_3_nq_mem_65,
      nq  => g_3_2_cmd_lef_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_4_q5_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_4_not_cmd(0),
      i1  => group_3_3_decoder_vertical_track_4_not_cmd(2),
      i2  => group_3_3_nq_mem_66,
      nq  => g_3_2_cmd_bot_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_65,
      i1  => group_3_3_decoder_vertical_track_4_not_cmd(2),
      i2  => group_3_3_nq_mem_66,
      nq  => group_3_3_cmd_rig_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_4_not_cmd(0),
      i1  => group_3_3_decoder_vertical_track_4_not_cmd(1),
      i2  => group_3_3_nq_mem_67,
      nq  => group_3_3_cmd_lef_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_4_not_cmd(1),
      i1  => group_3_3_nq_mem_67,
      i2  => group_3_3_nq_mem_65,
      nq  => group_3_3_cmd_top_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_4_not_cmd(0),
      i1  => group_3_3_nq_mem_66,
      i2  => group_3_3_nq_mem_67,
      nq  => group_3_3_cmd_pin5_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_4_q0_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_66,
      i1  => group_3_3_nq_mem_65,
      i2  => group_3_3_nq_mem_67,
      nq  => group_3_3_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_64,
      nq  => group_3_3_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_63,
      nq  => group_3_3_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_62,
      nq  => group_3_3_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_3_q7_ins : a3_x2
   port map (
      i0  => group_3_3_nq_mem_63,
      i1  => group_3_3_nq_mem_62,
      i2  => group_3_3_nq_mem_64,
      q   => g_3_2_cmd_rig_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_3_q6_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_3_not_cmd(1),
      i1  => group_3_3_decoder_vertical_track_3_not_cmd(2),
      i2  => group_3_3_nq_mem_62,
      nq  => g_3_2_cmd_lef_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_3_q5_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_3_not_cmd(0),
      i1  => group_3_3_decoder_vertical_track_3_not_cmd(2),
      i2  => group_3_3_nq_mem_63,
      nq  => g_3_2_cmd_bot_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_62,
      i1  => group_3_3_decoder_vertical_track_3_not_cmd(2),
      i2  => group_3_3_nq_mem_63,
      nq  => group_3_3_cmd_rig_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_3_not_cmd(0),
      i1  => group_3_3_decoder_vertical_track_3_not_cmd(1),
      i2  => group_3_3_nq_mem_64,
      nq  => group_3_3_cmd_lef_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_3_not_cmd(1),
      i1  => group_3_3_nq_mem_64,
      i2  => group_3_3_nq_mem_62,
      nq  => group_3_3_cmd_top_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_3_not_cmd(0),
      i1  => group_3_3_nq_mem_63,
      i2  => group_3_3_nq_mem_64,
      nq  => group_3_3_cmd_pin5_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_3_q0_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_63,
      i1  => group_3_3_nq_mem_62,
      i2  => group_3_3_nq_mem_64,
      nq  => group_3_3_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_61,
      nq  => group_3_3_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_60,
      nq  => group_3_3_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_59,
      nq  => group_3_3_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_2_q7_ins : a3_x2
   port map (
      i0  => group_3_3_nq_mem_60,
      i1  => group_3_3_nq_mem_59,
      i2  => group_3_3_nq_mem_61,
      q   => g_3_2_cmd_rig_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_2_q6_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_2_not_cmd(1),
      i1  => group_3_3_decoder_vertical_track_2_not_cmd(2),
      i2  => group_3_3_nq_mem_59,
      nq  => g_3_2_cmd_lef_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_2_q5_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_2_not_cmd(0),
      i1  => group_3_3_decoder_vertical_track_2_not_cmd(2),
      i2  => group_3_3_nq_mem_60,
      nq  => g_3_2_cmd_bot_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_59,
      i1  => group_3_3_decoder_vertical_track_2_not_cmd(2),
      i2  => group_3_3_nq_mem_60,
      nq  => group_3_3_cmd_rig_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_2_not_cmd(0),
      i1  => group_3_3_decoder_vertical_track_2_not_cmd(1),
      i2  => group_3_3_nq_mem_61,
      nq  => group_3_3_cmd_lef_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_2_not_cmd(1),
      i1  => group_3_3_nq_mem_61,
      i2  => group_3_3_nq_mem_59,
      nq  => group_3_3_cmd_top_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_2_not_cmd(0),
      i1  => group_3_3_nq_mem_60,
      i2  => group_3_3_nq_mem_61,
      nq  => group_3_3_cmd_pin5_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_2_q0_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_60,
      i1  => group_3_3_nq_mem_59,
      i2  => group_3_3_nq_mem_61,
      nq  => group_3_3_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_58,
      nq  => group_3_3_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_57,
      nq  => group_3_3_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_56,
      nq  => group_3_3_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_1_q7_ins : a3_x2
   port map (
      i0  => group_3_3_nq_mem_57,
      i1  => group_3_3_nq_mem_56,
      i2  => group_3_3_nq_mem_58,
      q   => g_3_2_cmd_rig_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_1_q6_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_1_not_cmd(1),
      i1  => group_3_3_decoder_vertical_track_1_not_cmd(2),
      i2  => group_3_3_nq_mem_56,
      nq  => g_3_2_cmd_lef_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_1_q5_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_1_not_cmd(0),
      i1  => group_3_3_decoder_vertical_track_1_not_cmd(2),
      i2  => group_3_3_nq_mem_57,
      nq  => g_3_2_cmd_bot_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_56,
      i1  => group_3_3_decoder_vertical_track_1_not_cmd(2),
      i2  => group_3_3_nq_mem_57,
      nq  => group_3_3_cmd_rig_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_1_not_cmd(0),
      i1  => group_3_3_decoder_vertical_track_1_not_cmd(1),
      i2  => group_3_3_nq_mem_58,
      nq  => group_3_3_cmd_lef_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_1_not_cmd(1),
      i1  => group_3_3_nq_mem_58,
      i2  => group_3_3_nq_mem_56,
      nq  => group_3_3_cmd_top_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_1_not_cmd(0),
      i1  => group_3_3_nq_mem_57,
      i2  => group_3_3_nq_mem_58,
      nq  => group_3_3_cmd_pin5_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_1_q0_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_57,
      i1  => group_3_3_nq_mem_56,
      i2  => group_3_3_nq_mem_58,
      nq  => group_3_3_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_55,
      nq  => group_3_3_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_54,
      nq  => group_3_3_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_53,
      nq  => group_3_3_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_0_q7_ins : a3_x2
   port map (
      i0  => group_3_3_nq_mem_54,
      i1  => group_3_3_nq_mem_53,
      i2  => group_3_3_nq_mem_55,
      q   => g_3_2_cmd_rig_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_0_q6_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_0_not_cmd(1),
      i1  => group_3_3_decoder_vertical_track_0_not_cmd(2),
      i2  => group_3_3_nq_mem_53,
      nq  => g_3_2_cmd_lef_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_0_q5_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_0_not_cmd(0),
      i1  => group_3_3_decoder_vertical_track_0_not_cmd(2),
      i2  => group_3_3_nq_mem_54,
      nq  => g_3_2_cmd_bot_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_53,
      i1  => group_3_3_decoder_vertical_track_0_not_cmd(2),
      i2  => group_3_3_nq_mem_54,
      nq  => group_3_3_cmd_rig_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_0_not_cmd(0),
      i1  => group_3_3_decoder_vertical_track_0_not_cmd(1),
      i2  => group_3_3_nq_mem_55,
      nq  => group_3_3_cmd_lef_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_0_not_cmd(1),
      i1  => group_3_3_nq_mem_55,
      i2  => group_3_3_nq_mem_53,
      nq  => group_3_3_cmd_top_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_vertical_track_0_not_cmd(0),
      i1  => group_3_3_nq_mem_54,
      i2  => group_3_3_nq_mem_55,
      nq  => group_3_3_cmd_pin5_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_vertical_track_0_q0_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_54,
      i1  => group_3_3_nq_mem_53,
      i2  => group_3_3_nq_mem_55,
      nq  => group_3_3_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_rightside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_23,
      i0  => g_3_2_top_0,
      i1  => g_3_2_top_1,
      nq  => group_3_3_clb_rightside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_rightside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_23,
      i0  => g_3_2_top_2,
      i1  => g_3_2_top_3,
      nq  => group_3_3_clb_rightside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_rightside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_23,
      i0  => g_3_2_top_4,
      i1  => g_3_2_top_5,
      nq  => group_3_3_clb_rightside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_rightside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_23,
      i0  => g_3_2_top_6,
      i1  => g_3_2_top_7,
      nq  => group_3_3_clb_rightside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_rightside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_24,
      i0  => group_3_3_clb_rightside_in2_mux_q00,
      i1  => group_3_3_clb_rightside_in2_mux_q01,
      nq  => group_3_3_clb_rightside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_rightside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_24,
      i0  => group_3_3_clb_rightside_in2_mux_q02,
      i1  => group_3_3_clb_rightside_in2_mux_q03,
      nq  => group_3_3_clb_rightside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_rightside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_3_3_nq_mem_25,
      i0  => group_3_3_clb_rightside_in2_mux_q10,
      i1  => group_3_3_clb_rightside_in2_mux_q11,
      q   => g_3_3_out_rig,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_in3_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_26,
      i0  => g_3_2_top_0,
      i1  => g_3_2_top_1,
      nq  => group_3_3_clb_in3_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_in3_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_26,
      i0  => g_3_2_top_2,
      i1  => g_3_2_top_3,
      nq  => group_3_3_clb_in3_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_in3_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_26,
      i0  => g_3_2_top_4,
      i1  => g_3_2_top_5,
      nq  => group_3_3_clb_in3_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_in3_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_26,
      i0  => g_3_2_top_6,
      i1  => g_3_2_top_7,
      nq  => group_3_3_clb_in3_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_in3_mux_mx10 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_27,
      i0  => group_3_3_clb_in3_mux_q00,
      i1  => group_3_3_clb_in3_mux_q01,
      nq  => group_3_3_clb_in3_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_in3_mux_mx11 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_27,
      i0  => group_3_3_clb_in3_mux_q02,
      i1  => group_3_3_clb_in3_mux_q03,
      nq  => group_3_3_clb_in3_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_in3_mux_mx20 : mx2_x2
   port map (
      cmd => group_3_3_nq_mem_28,
      i0  => group_3_3_clb_in3_mux_q10,
      i1  => group_3_3_clb_in3_mux_q11,
      q   => group_3_3_in_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_52,
      nq  => group_3_3_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_51,
      nq  => group_3_3_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_50,
      nq  => group_3_3_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_7_q7_ins : a3_x2
   port map (
      i0  => group_3_3_nq_mem_51,
      i1  => group_3_3_nq_mem_50,
      i2  => group_3_3_nq_mem_52,
      q   => g_2_3_cmd_lef_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_7_q6_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_7_not_cmd(1),
      i1  => group_3_3_decoder_horizon_track_7_not_cmd(2),
      i2  => group_3_3_nq_mem_50,
      nq  => g_2_3_cmd_bot_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_7_q5_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_7_not_cmd(0),
      i1  => group_3_3_decoder_horizon_track_7_not_cmd(2),
      i2  => group_3_3_nq_mem_51,
      nq  => g_2_3_cmd_top_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_50,
      i1  => group_3_3_decoder_horizon_track_7_not_cmd(2),
      i2  => group_3_3_nq_mem_51,
      nq  => group_3_3_cmd_rig_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_7_not_cmd(0),
      i1  => group_3_3_decoder_horizon_track_7_not_cmd(1),
      i2  => group_3_3_nq_mem_52,
      nq  => group_3_3_cmd_bot_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_7_not_cmd(1),
      i1  => group_3_3_nq_mem_52,
      i2  => group_3_3_nq_mem_50,
      nq  => group_3_3_cmd_top_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_7_not_cmd(0),
      i1  => group_3_3_nq_mem_51,
      i2  => group_3_3_nq_mem_52,
      nq  => group_3_3_cmd_pin4_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_7_q0_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_51,
      i1  => group_3_3_nq_mem_50,
      i2  => group_3_3_nq_mem_52,
      nq  => group_3_3_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_49,
      nq  => group_3_3_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_48,
      nq  => group_3_3_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_47,
      nq  => group_3_3_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_6_q7_ins : a3_x2
   port map (
      i0  => group_3_3_nq_mem_48,
      i1  => group_3_3_nq_mem_47,
      i2  => group_3_3_nq_mem_49,
      q   => g_2_3_cmd_lef_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_6_q6_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_6_not_cmd(1),
      i1  => group_3_3_decoder_horizon_track_6_not_cmd(2),
      i2  => group_3_3_nq_mem_47,
      nq  => g_2_3_cmd_bot_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_6_q5_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_6_not_cmd(0),
      i1  => group_3_3_decoder_horizon_track_6_not_cmd(2),
      i2  => group_3_3_nq_mem_48,
      nq  => g_2_3_cmd_top_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_47,
      i1  => group_3_3_decoder_horizon_track_6_not_cmd(2),
      i2  => group_3_3_nq_mem_48,
      nq  => group_3_3_cmd_rig_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_6_not_cmd(0),
      i1  => group_3_3_decoder_horizon_track_6_not_cmd(1),
      i2  => group_3_3_nq_mem_49,
      nq  => group_3_3_cmd_bot_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_6_not_cmd(1),
      i1  => group_3_3_nq_mem_49,
      i2  => group_3_3_nq_mem_47,
      nq  => group_3_3_cmd_top_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_6_not_cmd(0),
      i1  => group_3_3_nq_mem_48,
      i2  => group_3_3_nq_mem_49,
      nq  => group_3_3_cmd_pin4_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_6_q0_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_48,
      i1  => group_3_3_nq_mem_47,
      i2  => group_3_3_nq_mem_49,
      nq  => group_3_3_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_46,
      nq  => group_3_3_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_45,
      nq  => group_3_3_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_44,
      nq  => group_3_3_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_5_q7_ins : a3_x2
   port map (
      i0  => group_3_3_nq_mem_45,
      i1  => group_3_3_nq_mem_44,
      i2  => group_3_3_nq_mem_46,
      q   => g_2_3_cmd_lef_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_5_q6_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_5_not_cmd(1),
      i1  => group_3_3_decoder_horizon_track_5_not_cmd(2),
      i2  => group_3_3_nq_mem_44,
      nq  => g_2_3_cmd_bot_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_5_q5_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_5_not_cmd(0),
      i1  => group_3_3_decoder_horizon_track_5_not_cmd(2),
      i2  => group_3_3_nq_mem_45,
      nq  => g_2_3_cmd_top_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_44,
      i1  => group_3_3_decoder_horizon_track_5_not_cmd(2),
      i2  => group_3_3_nq_mem_45,
      nq  => group_3_3_cmd_rig_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_5_not_cmd(0),
      i1  => group_3_3_decoder_horizon_track_5_not_cmd(1),
      i2  => group_3_3_nq_mem_46,
      nq  => group_3_3_cmd_bot_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_5_not_cmd(1),
      i1  => group_3_3_nq_mem_46,
      i2  => group_3_3_nq_mem_44,
      nq  => group_3_3_cmd_top_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_5_not_cmd(0),
      i1  => group_3_3_nq_mem_45,
      i2  => group_3_3_nq_mem_46,
      nq  => group_3_3_cmd_pin4_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_5_q0_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_45,
      i1  => group_3_3_nq_mem_44,
      i2  => group_3_3_nq_mem_46,
      nq  => group_3_3_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_43,
      nq  => group_3_3_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_42,
      nq  => group_3_3_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_41,
      nq  => group_3_3_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_4_q7_ins : a3_x2
   port map (
      i0  => group_3_3_nq_mem_42,
      i1  => group_3_3_nq_mem_41,
      i2  => group_3_3_nq_mem_43,
      q   => g_2_3_cmd_lef_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_4_q6_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_4_not_cmd(1),
      i1  => group_3_3_decoder_horizon_track_4_not_cmd(2),
      i2  => group_3_3_nq_mem_41,
      nq  => g_2_3_cmd_bot_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_4_q5_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_4_not_cmd(0),
      i1  => group_3_3_decoder_horizon_track_4_not_cmd(2),
      i2  => group_3_3_nq_mem_42,
      nq  => g_2_3_cmd_top_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_41,
      i1  => group_3_3_decoder_horizon_track_4_not_cmd(2),
      i2  => group_3_3_nq_mem_42,
      nq  => group_3_3_cmd_rig_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_4_not_cmd(0),
      i1  => group_3_3_decoder_horizon_track_4_not_cmd(1),
      i2  => group_3_3_nq_mem_43,
      nq  => group_3_3_cmd_bot_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_4_not_cmd(1),
      i1  => group_3_3_nq_mem_43,
      i2  => group_3_3_nq_mem_41,
      nq  => group_3_3_cmd_top_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_4_not_cmd(0),
      i1  => group_3_3_nq_mem_42,
      i2  => group_3_3_nq_mem_43,
      nq  => group_3_3_cmd_pin4_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_4_q0_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_42,
      i1  => group_3_3_nq_mem_41,
      i2  => group_3_3_nq_mem_43,
      nq  => group_3_3_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_40,
      nq  => group_3_3_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_39,
      nq  => group_3_3_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_38,
      nq  => group_3_3_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_3_q7_ins : a3_x2
   port map (
      i0  => group_3_3_nq_mem_39,
      i1  => group_3_3_nq_mem_38,
      i2  => group_3_3_nq_mem_40,
      q   => g_2_3_cmd_lef_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_3_q6_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_3_not_cmd(1),
      i1  => group_3_3_decoder_horizon_track_3_not_cmd(2),
      i2  => group_3_3_nq_mem_38,
      nq  => g_2_3_cmd_bot_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_3_q5_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_3_not_cmd(0),
      i1  => group_3_3_decoder_horizon_track_3_not_cmd(2),
      i2  => group_3_3_nq_mem_39,
      nq  => g_2_3_cmd_top_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_38,
      i1  => group_3_3_decoder_horizon_track_3_not_cmd(2),
      i2  => group_3_3_nq_mem_39,
      nq  => group_3_3_cmd_rig_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_3_not_cmd(0),
      i1  => group_3_3_decoder_horizon_track_3_not_cmd(1),
      i2  => group_3_3_nq_mem_40,
      nq  => group_3_3_cmd_bot_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_3_not_cmd(1),
      i1  => group_3_3_nq_mem_40,
      i2  => group_3_3_nq_mem_38,
      nq  => group_3_3_cmd_top_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_3_not_cmd(0),
      i1  => group_3_3_nq_mem_39,
      i2  => group_3_3_nq_mem_40,
      nq  => group_3_3_cmd_pin4_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_3_q0_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_39,
      i1  => group_3_3_nq_mem_38,
      i2  => group_3_3_nq_mem_40,
      nq  => group_3_3_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_37,
      nq  => group_3_3_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_36,
      nq  => group_3_3_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_35,
      nq  => group_3_3_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_2_q7_ins : a3_x2
   port map (
      i0  => group_3_3_nq_mem_36,
      i1  => group_3_3_nq_mem_35,
      i2  => group_3_3_nq_mem_37,
      q   => g_2_3_cmd_lef_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_2_q6_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_2_not_cmd(1),
      i1  => group_3_3_decoder_horizon_track_2_not_cmd(2),
      i2  => group_3_3_nq_mem_35,
      nq  => g_2_3_cmd_bot_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_2_q5_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_2_not_cmd(0),
      i1  => group_3_3_decoder_horizon_track_2_not_cmd(2),
      i2  => group_3_3_nq_mem_36,
      nq  => g_2_3_cmd_top_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_35,
      i1  => group_3_3_decoder_horizon_track_2_not_cmd(2),
      i2  => group_3_3_nq_mem_36,
      nq  => group_3_3_cmd_rig_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_2_not_cmd(0),
      i1  => group_3_3_decoder_horizon_track_2_not_cmd(1),
      i2  => group_3_3_nq_mem_37,
      nq  => group_3_3_cmd_bot_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_2_not_cmd(1),
      i1  => group_3_3_nq_mem_37,
      i2  => group_3_3_nq_mem_35,
      nq  => group_3_3_cmd_top_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_2_not_cmd(0),
      i1  => group_3_3_nq_mem_36,
      i2  => group_3_3_nq_mem_37,
      nq  => group_3_3_cmd_pin4_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_2_q0_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_36,
      i1  => group_3_3_nq_mem_35,
      i2  => group_3_3_nq_mem_37,
      nq  => group_3_3_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_34,
      nq  => group_3_3_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_33,
      nq  => group_3_3_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_32,
      nq  => group_3_3_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_1_q7_ins : a3_x2
   port map (
      i0  => group_3_3_nq_mem_33,
      i1  => group_3_3_nq_mem_32,
      i2  => group_3_3_nq_mem_34,
      q   => g_2_3_cmd_lef_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_1_q6_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_1_not_cmd(1),
      i1  => group_3_3_decoder_horizon_track_1_not_cmd(2),
      i2  => group_3_3_nq_mem_32,
      nq  => g_2_3_cmd_bot_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_1_q5_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_1_not_cmd(0),
      i1  => group_3_3_decoder_horizon_track_1_not_cmd(2),
      i2  => group_3_3_nq_mem_33,
      nq  => g_2_3_cmd_top_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_32,
      i1  => group_3_3_decoder_horizon_track_1_not_cmd(2),
      i2  => group_3_3_nq_mem_33,
      nq  => group_3_3_cmd_rig_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_1_not_cmd(0),
      i1  => group_3_3_decoder_horizon_track_1_not_cmd(1),
      i2  => group_3_3_nq_mem_34,
      nq  => group_3_3_cmd_bot_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_1_not_cmd(1),
      i1  => group_3_3_nq_mem_34,
      i2  => group_3_3_nq_mem_32,
      nq  => group_3_3_cmd_top_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_1_not_cmd(0),
      i1  => group_3_3_nq_mem_33,
      i2  => group_3_3_nq_mem_34,
      nq  => group_3_3_cmd_pin4_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_1_q0_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_33,
      i1  => group_3_3_nq_mem_32,
      i2  => group_3_3_nq_mem_34,
      nq  => group_3_3_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_31,
      nq  => group_3_3_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_30,
      nq  => group_3_3_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_3_nq_mem_29,
      nq  => group_3_3_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_0_q7_ins : a3_x2
   port map (
      i0  => group_3_3_nq_mem_30,
      i1  => group_3_3_nq_mem_29,
      i2  => group_3_3_nq_mem_31,
      q   => g_2_3_cmd_lef_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_0_q6_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_0_not_cmd(1),
      i1  => group_3_3_decoder_horizon_track_0_not_cmd(2),
      i2  => group_3_3_nq_mem_29,
      nq  => g_2_3_cmd_bot_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_0_q5_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_0_not_cmd(0),
      i1  => group_3_3_decoder_horizon_track_0_not_cmd(2),
      i2  => group_3_3_nq_mem_30,
      nq  => g_2_3_cmd_top_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_29,
      i1  => group_3_3_decoder_horizon_track_0_not_cmd(2),
      i2  => group_3_3_nq_mem_30,
      nq  => group_3_3_cmd_rig_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_0_not_cmd(0),
      i1  => group_3_3_decoder_horizon_track_0_not_cmd(1),
      i2  => group_3_3_nq_mem_31,
      nq  => group_3_3_cmd_bot_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_0_not_cmd(1),
      i1  => group_3_3_nq_mem_31,
      i2  => group_3_3_nq_mem_29,
      nq  => group_3_3_cmd_top_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_3_3_decoder_horizon_track_0_not_cmd(0),
      i1  => group_3_3_nq_mem_30,
      i2  => group_3_3_nq_mem_31,
      nq  => group_3_3_cmd_pin4_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_decoder_horizon_track_0_q0_ins : no3_x1
   port map (
      i0  => group_3_3_nq_mem_30,
      i1  => group_3_3_nq_mem_29,
      i2  => group_3_3_nq_mem_31,
      nq  => group_3_3_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_topside_in1_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_20,
      i0  => g_2_3_rig_0,
      i1  => g_2_3_rig_1,
      nq  => group_3_3_clb_topside_in1_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_topside_in1_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_20,
      i0  => g_2_3_rig_2,
      i1  => g_2_3_rig_3,
      nq  => group_3_3_clb_topside_in1_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_topside_in1_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_20,
      i0  => g_2_3_rig_4,
      i1  => g_2_3_rig_5,
      nq  => group_3_3_clb_topside_in1_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_topside_in1_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_20,
      i0  => g_2_3_rig_6,
      i1  => g_2_3_rig_7,
      nq  => group_3_3_clb_topside_in1_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_topside_in1_mux_mx10 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_21,
      i0  => group_3_3_clb_topside_in1_mux_q00,
      i1  => group_3_3_clb_topside_in1_mux_q01,
      nq  => group_3_3_clb_topside_in1_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_topside_in1_mux_mx11 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_21,
      i0  => group_3_3_clb_topside_in1_mux_q02,
      i1  => group_3_3_clb_topside_in1_mux_q03,
      nq  => group_3_3_clb_topside_in1_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_topside_in1_mux_mx20 : mx2_x2
   port map (
      cmd => group_3_3_nq_mem_22,
      i0  => group_3_3_clb_topside_in1_mux_q10,
      i1  => group_3_3_clb_topside_in1_mux_q11,
      q   => g_3_3_out_top,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_in0_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_17,
      i0  => g_2_3_rig_0,
      i1  => g_2_3_rig_1,
      nq  => group_3_3_clb_in0_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_in0_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_17,
      i0  => g_2_3_rig_2,
      i1  => g_2_3_rig_3,
      nq  => group_3_3_clb_in0_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_in0_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_17,
      i0  => g_2_3_rig_4,
      i1  => g_2_3_rig_5,
      nq  => group_3_3_clb_in0_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_in0_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_17,
      i0  => g_2_3_rig_6,
      i1  => g_2_3_rig_7,
      nq  => group_3_3_clb_in0_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_in0_mux_mx10 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_18,
      i0  => group_3_3_clb_in0_mux_q00,
      i1  => group_3_3_clb_in0_mux_q01,
      nq  => group_3_3_clb_in0_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_in0_mux_mx11 : nmx2_x1
   port map (
      cmd => group_3_3_nq_mem_18,
      i0  => group_3_3_clb_in0_mux_q02,
      i1  => group_3_3_clb_in0_mux_q03,
      nq  => group_3_3_clb_in0_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_3_clb_in0_mux_mx20 : mx2_x2
   port map (
      cmd => group_3_3_nq_mem_19,
      i0  => group_3_3_clb_in0_mux_q10,
      i1  => group_3_3_clb_in0_mux_q11,
      q   => group_3_3_in_0,
      vdd => vdd,
      vss => vss
   );

group_3_3_lut_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_3_in_3,
      i0  => group_3_3_nq_mem_0,
      i1  => group_3_3_nq_mem_1,
      nq  => group_3_3_lut_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_3_lut_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_3_in_3,
      i0  => group_3_3_nq_mem_2,
      i1  => group_3_3_nq_mem_3,
      nq  => group_3_3_lut_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_3_lut_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_3_in_3,
      i0  => group_3_3_nq_mem_4,
      i1  => group_3_3_nq_mem_5,
      nq  => group_3_3_lut_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_3_lut_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_3_in_3,
      i0  => group_3_3_nq_mem_6,
      i1  => group_3_3_nq_mem_7,
      nq  => group_3_3_lut_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_3_lut_mux_mx04 : nmx2_x1
   port map (
      cmd => group_3_3_in_3,
      i0  => group_3_3_nq_mem_8,
      i1  => group_3_3_nq_mem_9,
      nq  => group_3_3_lut_mux_q04,
      vdd => vdd,
      vss => vss
   );

group_3_3_lut_mux_mx05 : nmx2_x1
   port map (
      cmd => group_3_3_in_3,
      i0  => group_3_3_nq_mem_10,
      i1  => group_3_3_nq_mem_11,
      nq  => group_3_3_lut_mux_q05,
      vdd => vdd,
      vss => vss
   );

group_3_3_lut_mux_mx06 : nmx2_x1
   port map (
      cmd => group_3_3_in_3,
      i0  => group_3_3_nq_mem_12,
      i1  => group_3_3_nq_mem_13,
      nq  => group_3_3_lut_mux_q06,
      vdd => vdd,
      vss => vss
   );

group_3_3_lut_mux_mx07 : nmx2_x1
   port map (
      cmd => group_3_3_in_3,
      i0  => group_3_3_nq_mem_14,
      i1  => group_3_3_nq_mem_15,
      nq  => group_3_3_lut_mux_q07,
      vdd => vdd,
      vss => vss
   );

group_3_3_lut_mux_mx10 : nmx2_x1
   port map (
      cmd => g_2_3_out_rig,
      i0  => group_3_3_lut_mux_q00,
      i1  => group_3_3_lut_mux_q01,
      nq  => group_3_3_lut_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_3_lut_mux_mx11 : nmx2_x1
   port map (
      cmd => g_2_3_out_rig,
      i0  => group_3_3_lut_mux_q02,
      i1  => group_3_3_lut_mux_q03,
      nq  => group_3_3_lut_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_3_lut_mux_mx12 : nmx2_x1
   port map (
      cmd => g_2_3_out_rig,
      i0  => group_3_3_lut_mux_q04,
      i1  => group_3_3_lut_mux_q05,
      nq  => group_3_3_lut_mux_q12,
      vdd => vdd,
      vss => vss
   );

group_3_3_lut_mux_mx13 : nmx2_x1
   port map (
      cmd => g_2_3_out_rig,
      i0  => group_3_3_lut_mux_q06,
      i1  => group_3_3_lut_mux_q07,
      nq  => group_3_3_lut_mux_q13,
      vdd => vdd,
      vss => vss
   );

group_3_3_lut_mux_mx20 : nmx2_x1
   port map (
      cmd => g_3_2_out_top,
      i0  => group_3_3_lut_mux_q10,
      i1  => group_3_3_lut_mux_q11,
      nq  => group_3_3_lut_mux_q20,
      vdd => vdd,
      vss => vss
   );

group_3_3_lut_mux_mx21 : nmx2_x1
   port map (
      cmd => g_3_2_out_top,
      i0  => group_3_3_lut_mux_q12,
      i1  => group_3_3_lut_mux_q13,
      nq  => group_3_3_lut_mux_q21,
      vdd => vdd,
      vss => vss
   );

group_3_3_lut_mux_mx30 : nmx2_x1
   port map (
      cmd => group_3_3_in_0,
      i0  => group_3_3_lut_mux_q20,
      i1  => group_3_3_lut_mux_q21,
      nq  => group_3_3_out_lut,
      vdd => vdd,
      vss => vss
   );

group_3_2_mux_scan : mx2_x2
   port map (
      cmd => g_3_2_test_in,
      i0  => group_3_2_out_lut,
      i1  => g_2_2_scout,
      q   => group_3_2_out_lut_scan,
      vdd => vdd,
      vss => vss
   );

group_3_2_buf_test : buf_x2
   port map (
      i   => g_3_2_test_in,
      q   => g_2_2_test_in,
      vdd => vdd,
      vss => vss
   );

group_3_2_flip_flop_clb : sff1_x4
   port map (
      ck  => clk_bot_x3,
      i   => group_3_2_out_lut_scan,
      q   => g_3_2_scout,
      vdd => vdd,
      vss => vss
   );

group_3_2_mux_out : mx2_x2
   port map (
      cmd => group_3_2_nq_mem_16,
      i0  => group_3_2_out_lut,
      i1  => g_3_2_scout,
      q   => group_3_2_out_clb,
      vdd => vdd,
      vss => vss
   );

group_3_2_zero_horiz_0 : zero_x0
   port map (
      nq  => group_3_2_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_3_2_cmd_zero_lef_0,
      i   => group_3_2_sig_zero_horiz_0,
      q   => g_2_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_pin4_lef_0 : ts_x4
   port map (
      cmd => group_3_2_cmd_pin4_lef_0,
      i   => group_3_2_out_clb,
      q   => g_2_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_lef_0 : ts_x4
   port map (
      cmd => group_3_2_cmd_top_lef_0,
      i   => g_3_2_top_0,
      q   => g_2_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_lef_0 : ts_x4
   port map (
      cmd => group_3_2_cmd_bot_lef_0,
      i   => g_3_1_top_0,
      q   => g_2_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_lef_0 : ts_x4
   port map (
      cmd => group_3_2_cmd_rig_lef_0,
      i   => g_3_2_rig_0,
      q   => g_2_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_rig_0 : ts_x4
   port map (
      cmd => g_3_2_cmd_top_rig_0,
      i   => g_3_2_top_0,
      q   => g_3_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_rig_0 : ts_x4
   port map (
      cmd => g_3_2_cmd_bot_rig_0,
      i   => g_3_1_top_0,
      q   => g_3_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_rig_0 : ts_x4
   port map (
      cmd => g_3_2_cmd_lef_rig_0,
      i   => g_2_2_rig_0,
      q   => g_3_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_zero_horiz_1 : zero_x0
   port map (
      nq  => group_3_2_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_3_2_cmd_zero_lef_1,
      i   => group_3_2_sig_zero_horiz_1,
      q   => g_2_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_pin4_lef_1 : ts_x4
   port map (
      cmd => group_3_2_cmd_pin4_lef_1,
      i   => group_3_2_out_clb,
      q   => g_2_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_lef_1 : ts_x4
   port map (
      cmd => group_3_2_cmd_top_lef_1,
      i   => g_3_2_top_1,
      q   => g_2_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_lef_1 : ts_x4
   port map (
      cmd => group_3_2_cmd_bot_lef_1,
      i   => g_3_1_top_1,
      q   => g_2_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_lef_1 : ts_x4
   port map (
      cmd => group_3_2_cmd_rig_lef_1,
      i   => g_3_2_rig_1,
      q   => g_2_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_rig_1 : ts_x4
   port map (
      cmd => g_3_2_cmd_top_rig_1,
      i   => g_3_2_top_1,
      q   => g_3_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_rig_1 : ts_x4
   port map (
      cmd => g_3_2_cmd_bot_rig_1,
      i   => g_3_1_top_1,
      q   => g_3_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_rig_1 : ts_x4
   port map (
      cmd => g_3_2_cmd_lef_rig_1,
      i   => g_2_2_rig_1,
      q   => g_3_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_zero_horiz_2 : zero_x0
   port map (
      nq  => group_3_2_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_3_2_cmd_zero_lef_2,
      i   => group_3_2_sig_zero_horiz_2,
      q   => g_2_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_pin4_lef_2 : ts_x4
   port map (
      cmd => group_3_2_cmd_pin4_lef_2,
      i   => group_3_2_out_clb,
      q   => g_2_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_lef_2 : ts_x4
   port map (
      cmd => group_3_2_cmd_top_lef_2,
      i   => g_3_2_top_2,
      q   => g_2_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_lef_2 : ts_x4
   port map (
      cmd => group_3_2_cmd_bot_lef_2,
      i   => g_3_1_top_2,
      q   => g_2_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_lef_2 : ts_x4
   port map (
      cmd => group_3_2_cmd_rig_lef_2,
      i   => g_3_2_rig_2,
      q   => g_2_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_rig_2 : ts_x4
   port map (
      cmd => g_3_2_cmd_top_rig_2,
      i   => g_3_2_top_2,
      q   => g_3_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_rig_2 : ts_x4
   port map (
      cmd => g_3_2_cmd_bot_rig_2,
      i   => g_3_1_top_2,
      q   => g_3_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_rig_2 : ts_x4
   port map (
      cmd => g_3_2_cmd_lef_rig_2,
      i   => g_2_2_rig_2,
      q   => g_3_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_zero_horiz_3 : zero_x0
   port map (
      nq  => group_3_2_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_3_2_cmd_zero_lef_3,
      i   => group_3_2_sig_zero_horiz_3,
      q   => g_2_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_pin4_lef_3 : ts_x4
   port map (
      cmd => group_3_2_cmd_pin4_lef_3,
      i   => group_3_2_out_clb,
      q   => g_2_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_lef_3 : ts_x4
   port map (
      cmd => group_3_2_cmd_top_lef_3,
      i   => g_3_2_top_3,
      q   => g_2_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_lef_3 : ts_x4
   port map (
      cmd => group_3_2_cmd_bot_lef_3,
      i   => g_3_1_top_3,
      q   => g_2_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_lef_3 : ts_x4
   port map (
      cmd => group_3_2_cmd_rig_lef_3,
      i   => g_3_2_rig_3,
      q   => g_2_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_rig_3 : ts_x4
   port map (
      cmd => g_3_2_cmd_top_rig_3,
      i   => g_3_2_top_3,
      q   => g_3_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_rig_3 : ts_x4
   port map (
      cmd => g_3_2_cmd_bot_rig_3,
      i   => g_3_1_top_3,
      q   => g_3_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_rig_3 : ts_x4
   port map (
      cmd => g_3_2_cmd_lef_rig_3,
      i   => g_2_2_rig_3,
      q   => g_3_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_zero_horiz_4 : zero_x0
   port map (
      nq  => group_3_2_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_3_2_cmd_zero_lef_4,
      i   => group_3_2_sig_zero_horiz_4,
      q   => g_2_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_pin4_lef_4 : ts_x4
   port map (
      cmd => group_3_2_cmd_pin4_lef_4,
      i   => group_3_2_out_clb,
      q   => g_2_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_lef_4 : ts_x4
   port map (
      cmd => group_3_2_cmd_top_lef_4,
      i   => g_3_2_top_4,
      q   => g_2_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_lef_4 : ts_x4
   port map (
      cmd => group_3_2_cmd_bot_lef_4,
      i   => g_3_1_top_4,
      q   => g_2_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_lef_4 : ts_x4
   port map (
      cmd => group_3_2_cmd_rig_lef_4,
      i   => g_3_2_rig_4,
      q   => g_2_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_rig_4 : ts_x4
   port map (
      cmd => g_3_2_cmd_top_rig_4,
      i   => g_3_2_top_4,
      q   => g_3_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_rig_4 : ts_x4
   port map (
      cmd => g_3_2_cmd_bot_rig_4,
      i   => g_3_1_top_4,
      q   => g_3_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_rig_4 : ts_x4
   port map (
      cmd => g_3_2_cmd_lef_rig_4,
      i   => g_2_2_rig_4,
      q   => g_3_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_zero_horiz_5 : zero_x0
   port map (
      nq  => group_3_2_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_3_2_cmd_zero_lef_5,
      i   => group_3_2_sig_zero_horiz_5,
      q   => g_2_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_pin4_lef_5 : ts_x4
   port map (
      cmd => group_3_2_cmd_pin4_lef_5,
      i   => group_3_2_out_clb,
      q   => g_2_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_lef_5 : ts_x4
   port map (
      cmd => group_3_2_cmd_top_lef_5,
      i   => g_3_2_top_5,
      q   => g_2_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_lef_5 : ts_x4
   port map (
      cmd => group_3_2_cmd_bot_lef_5,
      i   => g_3_1_top_5,
      q   => g_2_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_lef_5 : ts_x4
   port map (
      cmd => group_3_2_cmd_rig_lef_5,
      i   => g_3_2_rig_5,
      q   => g_2_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_rig_5 : ts_x4
   port map (
      cmd => g_3_2_cmd_top_rig_5,
      i   => g_3_2_top_5,
      q   => g_3_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_rig_5 : ts_x4
   port map (
      cmd => g_3_2_cmd_bot_rig_5,
      i   => g_3_1_top_5,
      q   => g_3_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_rig_5 : ts_x4
   port map (
      cmd => g_3_2_cmd_lef_rig_5,
      i   => g_2_2_rig_5,
      q   => g_3_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_zero_horiz_6 : zero_x0
   port map (
      nq  => group_3_2_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_3_2_cmd_zero_lef_6,
      i   => group_3_2_sig_zero_horiz_6,
      q   => g_2_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_pin4_lef_6 : ts_x4
   port map (
      cmd => group_3_2_cmd_pin4_lef_6,
      i   => group_3_2_out_clb,
      q   => g_2_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_lef_6 : ts_x4
   port map (
      cmd => group_3_2_cmd_top_lef_6,
      i   => g_3_2_top_6,
      q   => g_2_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_lef_6 : ts_x4
   port map (
      cmd => group_3_2_cmd_bot_lef_6,
      i   => g_3_1_top_6,
      q   => g_2_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_lef_6 : ts_x4
   port map (
      cmd => group_3_2_cmd_rig_lef_6,
      i   => g_3_2_rig_6,
      q   => g_2_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_rig_6 : ts_x4
   port map (
      cmd => g_3_2_cmd_top_rig_6,
      i   => g_3_2_top_6,
      q   => g_3_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_rig_6 : ts_x4
   port map (
      cmd => g_3_2_cmd_bot_rig_6,
      i   => g_3_1_top_6,
      q   => g_3_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_rig_6 : ts_x4
   port map (
      cmd => g_3_2_cmd_lef_rig_6,
      i   => g_2_2_rig_6,
      q   => g_3_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_zero_horiz_7 : zero_x0
   port map (
      nq  => group_3_2_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_3_2_cmd_zero_lef_7,
      i   => group_3_2_sig_zero_horiz_7,
      q   => g_2_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_pin4_lef_7 : ts_x4
   port map (
      cmd => group_3_2_cmd_pin4_lef_7,
      i   => group_3_2_out_clb,
      q   => g_2_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_lef_7 : ts_x4
   port map (
      cmd => group_3_2_cmd_top_lef_7,
      i   => g_3_2_top_7,
      q   => g_2_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_lef_7 : ts_x4
   port map (
      cmd => group_3_2_cmd_bot_lef_7,
      i   => g_3_1_top_7,
      q   => g_2_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_lef_7 : ts_x4
   port map (
      cmd => group_3_2_cmd_rig_lef_7,
      i   => g_3_2_rig_7,
      q   => g_2_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_rig_7 : ts_x4
   port map (
      cmd => g_3_2_cmd_top_rig_7,
      i   => g_3_2_top_7,
      q   => g_3_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_rig_7 : ts_x4
   port map (
      cmd => g_3_2_cmd_bot_rig_7,
      i   => g_3_1_top_7,
      q   => g_3_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_rig_7 : ts_x4
   port map (
      cmd => g_3_2_cmd_lef_rig_7,
      i   => g_2_2_rig_7,
      q   => g_3_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_zero_vert_0 : zero_x0
   port map (
      nq  => group_3_2_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_3_2_cmd_zero_bot_0,
      i   => group_3_2_sig_zero_vert_0,
      q   => g_3_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_pin5_bot_0 : ts_x4
   port map (
      cmd => group_3_2_cmd_pin5_bot_0,
      i   => group_3_2_out_clb,
      q   => g_3_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_bot_0 : ts_x4
   port map (
      cmd => group_3_2_cmd_top_bot_0,
      i   => g_3_2_top_0,
      q   => g_3_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_bot_0 : ts_x4
   port map (
      cmd => group_3_2_cmd_lef_bot_0,
      i   => g_2_2_rig_0,
      q   => g_3_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_bot_0 : ts_x4
   port map (
      cmd => group_3_2_cmd_rig_bot_0,
      i   => g_3_2_rig_0,
      q   => g_3_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_top_0 : ts_x4
   port map (
      cmd => g_3_2_cmd_bot_top_0,
      i   => g_3_1_top_0,
      q   => g_3_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_top_0 : ts_x4
   port map (
      cmd => g_3_2_cmd_lef_top_0,
      i   => g_2_2_rig_0,
      q   => g_3_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_top_0 : ts_x4
   port map (
      cmd => g_3_2_cmd_rig_top_0,
      i   => g_3_2_rig_0,
      q   => g_3_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_zero_vert_1 : zero_x0
   port map (
      nq  => group_3_2_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_3_2_cmd_zero_bot_1,
      i   => group_3_2_sig_zero_vert_1,
      q   => g_3_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_pin5_bot_1 : ts_x4
   port map (
      cmd => group_3_2_cmd_pin5_bot_1,
      i   => group_3_2_out_clb,
      q   => g_3_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_bot_1 : ts_x4
   port map (
      cmd => group_3_2_cmd_top_bot_1,
      i   => g_3_2_top_1,
      q   => g_3_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_bot_1 : ts_x4
   port map (
      cmd => group_3_2_cmd_lef_bot_1,
      i   => g_2_2_rig_1,
      q   => g_3_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_bot_1 : ts_x4
   port map (
      cmd => group_3_2_cmd_rig_bot_1,
      i   => g_3_2_rig_1,
      q   => g_3_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_top_1 : ts_x4
   port map (
      cmd => g_3_2_cmd_bot_top_1,
      i   => g_3_1_top_1,
      q   => g_3_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_top_1 : ts_x4
   port map (
      cmd => g_3_2_cmd_lef_top_1,
      i   => g_2_2_rig_1,
      q   => g_3_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_top_1 : ts_x4
   port map (
      cmd => g_3_2_cmd_rig_top_1,
      i   => g_3_2_rig_1,
      q   => g_3_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_zero_vert_2 : zero_x0
   port map (
      nq  => group_3_2_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_3_2_cmd_zero_bot_2,
      i   => group_3_2_sig_zero_vert_2,
      q   => g_3_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_pin5_bot_2 : ts_x4
   port map (
      cmd => group_3_2_cmd_pin5_bot_2,
      i   => group_3_2_out_clb,
      q   => g_3_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_bot_2 : ts_x4
   port map (
      cmd => group_3_2_cmd_top_bot_2,
      i   => g_3_2_top_2,
      q   => g_3_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_bot_2 : ts_x4
   port map (
      cmd => group_3_2_cmd_lef_bot_2,
      i   => g_2_2_rig_2,
      q   => g_3_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_bot_2 : ts_x4
   port map (
      cmd => group_3_2_cmd_rig_bot_2,
      i   => g_3_2_rig_2,
      q   => g_3_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_top_2 : ts_x4
   port map (
      cmd => g_3_2_cmd_bot_top_2,
      i   => g_3_1_top_2,
      q   => g_3_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_top_2 : ts_x4
   port map (
      cmd => g_3_2_cmd_lef_top_2,
      i   => g_2_2_rig_2,
      q   => g_3_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_top_2 : ts_x4
   port map (
      cmd => g_3_2_cmd_rig_top_2,
      i   => g_3_2_rig_2,
      q   => g_3_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_zero_vert_3 : zero_x0
   port map (
      nq  => group_3_2_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_3_2_cmd_zero_bot_3,
      i   => group_3_2_sig_zero_vert_3,
      q   => g_3_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_pin5_bot_3 : ts_x4
   port map (
      cmd => group_3_2_cmd_pin5_bot_3,
      i   => group_3_2_out_clb,
      q   => g_3_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_bot_3 : ts_x4
   port map (
      cmd => group_3_2_cmd_top_bot_3,
      i   => g_3_2_top_3,
      q   => g_3_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_bot_3 : ts_x4
   port map (
      cmd => group_3_2_cmd_lef_bot_3,
      i   => g_2_2_rig_3,
      q   => g_3_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_bot_3 : ts_x4
   port map (
      cmd => group_3_2_cmd_rig_bot_3,
      i   => g_3_2_rig_3,
      q   => g_3_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_top_3 : ts_x4
   port map (
      cmd => g_3_2_cmd_bot_top_3,
      i   => g_3_1_top_3,
      q   => g_3_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_top_3 : ts_x4
   port map (
      cmd => g_3_2_cmd_lef_top_3,
      i   => g_2_2_rig_3,
      q   => g_3_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_top_3 : ts_x4
   port map (
      cmd => g_3_2_cmd_rig_top_3,
      i   => g_3_2_rig_3,
      q   => g_3_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_zero_vert_4 : zero_x0
   port map (
      nq  => group_3_2_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_3_2_cmd_zero_bot_4,
      i   => group_3_2_sig_zero_vert_4,
      q   => g_3_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_pin5_bot_4 : ts_x4
   port map (
      cmd => group_3_2_cmd_pin5_bot_4,
      i   => group_3_2_out_clb,
      q   => g_3_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_bot_4 : ts_x4
   port map (
      cmd => group_3_2_cmd_top_bot_4,
      i   => g_3_2_top_4,
      q   => g_3_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_bot_4 : ts_x4
   port map (
      cmd => group_3_2_cmd_lef_bot_4,
      i   => g_2_2_rig_4,
      q   => g_3_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_bot_4 : ts_x4
   port map (
      cmd => group_3_2_cmd_rig_bot_4,
      i   => g_3_2_rig_4,
      q   => g_3_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_top_4 : ts_x4
   port map (
      cmd => g_3_2_cmd_bot_top_4,
      i   => g_3_1_top_4,
      q   => g_3_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_top_4 : ts_x4
   port map (
      cmd => g_3_2_cmd_lef_top_4,
      i   => g_2_2_rig_4,
      q   => g_3_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_top_4 : ts_x4
   port map (
      cmd => g_3_2_cmd_rig_top_4,
      i   => g_3_2_rig_4,
      q   => g_3_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_zero_vert_5 : zero_x0
   port map (
      nq  => group_3_2_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_3_2_cmd_zero_bot_5,
      i   => group_3_2_sig_zero_vert_5,
      q   => g_3_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_pin5_bot_5 : ts_x4
   port map (
      cmd => group_3_2_cmd_pin5_bot_5,
      i   => group_3_2_out_clb,
      q   => g_3_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_bot_5 : ts_x4
   port map (
      cmd => group_3_2_cmd_top_bot_5,
      i   => g_3_2_top_5,
      q   => g_3_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_bot_5 : ts_x4
   port map (
      cmd => group_3_2_cmd_lef_bot_5,
      i   => g_2_2_rig_5,
      q   => g_3_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_bot_5 : ts_x4
   port map (
      cmd => group_3_2_cmd_rig_bot_5,
      i   => g_3_2_rig_5,
      q   => g_3_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_top_5 : ts_x4
   port map (
      cmd => g_3_2_cmd_bot_top_5,
      i   => g_3_1_top_5,
      q   => g_3_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_top_5 : ts_x4
   port map (
      cmd => g_3_2_cmd_lef_top_5,
      i   => g_2_2_rig_5,
      q   => g_3_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_top_5 : ts_x4
   port map (
      cmd => g_3_2_cmd_rig_top_5,
      i   => g_3_2_rig_5,
      q   => g_3_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_zero_vert_6 : zero_x0
   port map (
      nq  => group_3_2_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_3_2_cmd_zero_bot_6,
      i   => group_3_2_sig_zero_vert_6,
      q   => g_3_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_pin5_bot_6 : ts_x4
   port map (
      cmd => group_3_2_cmd_pin5_bot_6,
      i   => group_3_2_out_clb,
      q   => g_3_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_bot_6 : ts_x4
   port map (
      cmd => group_3_2_cmd_top_bot_6,
      i   => g_3_2_top_6,
      q   => g_3_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_bot_6 : ts_x4
   port map (
      cmd => group_3_2_cmd_lef_bot_6,
      i   => g_2_2_rig_6,
      q   => g_3_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_bot_6 : ts_x4
   port map (
      cmd => group_3_2_cmd_rig_bot_6,
      i   => g_3_2_rig_6,
      q   => g_3_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_top_6 : ts_x4
   port map (
      cmd => g_3_2_cmd_bot_top_6,
      i   => g_3_1_top_6,
      q   => g_3_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_top_6 : ts_x4
   port map (
      cmd => g_3_2_cmd_lef_top_6,
      i   => g_2_2_rig_6,
      q   => g_3_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_top_6 : ts_x4
   port map (
      cmd => g_3_2_cmd_rig_top_6,
      i   => g_3_2_rig_6,
      q   => g_3_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_zero_vert_7 : zero_x0
   port map (
      nq  => group_3_2_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_3_2_cmd_zero_bot_7,
      i   => group_3_2_sig_zero_vert_7,
      q   => g_3_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_pin5_bot_7 : ts_x4
   port map (
      cmd => group_3_2_cmd_pin5_bot_7,
      i   => group_3_2_out_clb,
      q   => g_3_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_top_bot_7 : ts_x4
   port map (
      cmd => group_3_2_cmd_top_bot_7,
      i   => g_3_2_top_7,
      q   => g_3_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_bot_7 : ts_x4
   port map (
      cmd => group_3_2_cmd_lef_bot_7,
      i   => g_2_2_rig_7,
      q   => g_3_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_bot_7 : ts_x4
   port map (
      cmd => group_3_2_cmd_rig_bot_7,
      i   => g_3_2_rig_7,
      q   => g_3_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_bot_top_7 : ts_x4
   port map (
      cmd => g_3_2_cmd_bot_top_7,
      i   => g_3_1_top_7,
      q   => g_3_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_lef_top_7 : ts_x4
   port map (
      cmd => g_3_2_cmd_lef_top_7,
      i   => g_2_2_rig_7,
      q   => g_3_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_ts_rig_top_7 : ts_x4
   port map (
      cmd => g_3_2_cmd_rig_top_7,
      i   => g_3_2_rig_7,
      q   => g_3_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_mem_0 : sram_x1
   port map (
      d      => g_3_2_data_top(0),
      nq     => group_3_2_nq_mem_0,
      strobe => group_3_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_1 : sram_x1
   port map (
      d      => g_3_2_data_top(1),
      nq     => group_3_2_nq_mem_1,
      strobe => group_3_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_2 : sram_x1
   port map (
      d      => g_3_2_data_top(2),
      nq     => group_3_2_nq_mem_2,
      strobe => group_3_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_3 : sram_x1
   port map (
      d      => g_3_2_data_top(3),
      nq     => group_3_2_nq_mem_3,
      strobe => group_3_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_4 : sram_x1
   port map (
      d      => g_3_2_data_top(4),
      nq     => group_3_2_nq_mem_4,
      strobe => group_3_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_5 : sram_x1
   port map (
      d      => g_3_2_data_top(5),
      nq     => group_3_2_nq_mem_5,
      strobe => group_3_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_6 : sram_x1
   port map (
      d      => g_3_2_data_top(6),
      nq     => group_3_2_nq_mem_6,
      strobe => group_3_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_7 : sram_x1
   port map (
      d      => g_3_2_data_top(7),
      nq     => group_3_2_nq_mem_7,
      strobe => group_3_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_8 : sram_x1
   port map (
      d      => g_3_2_data_top(0),
      nq     => group_3_2_nq_mem_8,
      strobe => group_3_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_9 : sram_x1
   port map (
      d      => g_3_2_data_top(1),
      nq     => group_3_2_nq_mem_9,
      strobe => group_3_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_10 : sram_x1
   port map (
      d      => g_3_2_data_top(2),
      nq     => group_3_2_nq_mem_10,
      strobe => group_3_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_11 : sram_x1
   port map (
      d      => g_3_2_data_top(3),
      nq     => group_3_2_nq_mem_11,
      strobe => group_3_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_12 : sram_x1
   port map (
      d      => g_3_2_data_top(4),
      nq     => group_3_2_nq_mem_12,
      strobe => group_3_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_13 : sram_x1
   port map (
      d      => g_3_2_data_top(5),
      nq     => group_3_2_nq_mem_13,
      strobe => group_3_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_14 : sram_x1
   port map (
      d      => g_3_2_data_top(6),
      nq     => group_3_2_nq_mem_14,
      strobe => group_3_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_15 : sram_x1
   port map (
      d      => g_3_2_data_top(7),
      nq     => group_3_2_nq_mem_15,
      strobe => group_3_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_16 : sram_x1
   port map (
      d      => g_3_2_data_top(0),
      nq     => group_3_2_nq_mem_16,
      strobe => group_3_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_17 : sram_x1
   port map (
      d      => g_3_2_data_top(1),
      nq     => group_3_2_nq_mem_17,
      strobe => group_3_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_18 : sram_x1
   port map (
      d      => g_3_2_data_top(2),
      nq     => group_3_2_nq_mem_18,
      strobe => group_3_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_19 : sram_x1
   port map (
      d      => g_3_2_data_top(3),
      nq     => group_3_2_nq_mem_19,
      strobe => group_3_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_20 : sram_x1
   port map (
      d      => g_3_2_data_top(4),
      nq     => group_3_2_nq_mem_20,
      strobe => group_3_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_21 : sram_x1
   port map (
      d      => g_3_2_data_top(5),
      nq     => group_3_2_nq_mem_21,
      strobe => group_3_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_22 : sram_x1
   port map (
      d      => g_3_2_data_top(6),
      nq     => group_3_2_nq_mem_22,
      strobe => group_3_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_23 : sram_x1
   port map (
      d      => g_3_2_data_top(7),
      nq     => group_3_2_nq_mem_23,
      strobe => group_3_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_24 : sram_x1
   port map (
      d      => g_3_2_data_top(0),
      nq     => group_3_2_nq_mem_24,
      strobe => group_3_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_25 : sram_x1
   port map (
      d      => g_3_2_data_top(1),
      nq     => group_3_2_nq_mem_25,
      strobe => group_3_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_26 : sram_x1
   port map (
      d      => g_3_2_data_top(2),
      nq     => group_3_2_nq_mem_26,
      strobe => group_3_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_27 : sram_x1
   port map (
      d      => g_3_2_data_top(3),
      nq     => group_3_2_nq_mem_27,
      strobe => group_3_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_28 : sram_x1
   port map (
      d      => g_3_2_data_top(4),
      nq     => group_3_2_nq_mem_28,
      strobe => group_3_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_29 : sram_x1
   port map (
      d      => g_3_2_data_top(5),
      nq     => group_3_2_nq_mem_29,
      strobe => group_3_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_30 : sram_x1
   port map (
      d      => g_3_2_data_top(6),
      nq     => group_3_2_nq_mem_30,
      strobe => group_3_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_31 : sram_x1
   port map (
      d      => g_3_2_data_top(7),
      nq     => group_3_2_nq_mem_31,
      strobe => group_3_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_32 : sram_x1
   port map (
      d      => g_3_2_data_top(0),
      nq     => group_3_2_nq_mem_32,
      strobe => group_3_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_33 : sram_x1
   port map (
      d      => g_3_2_data_top(1),
      nq     => group_3_2_nq_mem_33,
      strobe => group_3_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_34 : sram_x1
   port map (
      d      => g_3_2_data_top(2),
      nq     => group_3_2_nq_mem_34,
      strobe => group_3_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_35 : sram_x1
   port map (
      d      => g_3_2_data_top(3),
      nq     => group_3_2_nq_mem_35,
      strobe => group_3_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_36 : sram_x1
   port map (
      d      => g_3_2_data_top(4),
      nq     => group_3_2_nq_mem_36,
      strobe => group_3_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_37 : sram_x1
   port map (
      d      => g_3_2_data_top(5),
      nq     => group_3_2_nq_mem_37,
      strobe => group_3_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_38 : sram_x1
   port map (
      d      => g_3_2_data_top(6),
      nq     => group_3_2_nq_mem_38,
      strobe => group_3_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_39 : sram_x1
   port map (
      d      => g_3_2_data_top(7),
      nq     => group_3_2_nq_mem_39,
      strobe => group_3_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_40 : sram_x1
   port map (
      d      => g_3_2_data_top(0),
      nq     => group_3_2_nq_mem_40,
      strobe => group_3_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_41 : sram_x1
   port map (
      d      => g_3_2_data_top(1),
      nq     => group_3_2_nq_mem_41,
      strobe => group_3_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_42 : sram_x1
   port map (
      d      => g_3_2_data_top(2),
      nq     => group_3_2_nq_mem_42,
      strobe => group_3_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_43 : sram_x1
   port map (
      d      => g_3_2_data_top(3),
      nq     => group_3_2_nq_mem_43,
      strobe => group_3_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_44 : sram_x1
   port map (
      d      => g_3_2_data_top(4),
      nq     => group_3_2_nq_mem_44,
      strobe => group_3_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_45 : sram_x1
   port map (
      d      => g_3_2_data_top(5),
      nq     => group_3_2_nq_mem_45,
      strobe => group_3_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_46 : sram_x1
   port map (
      d      => g_3_2_data_top(6),
      nq     => group_3_2_nq_mem_46,
      strobe => group_3_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_47 : sram_x1
   port map (
      d      => g_3_2_data_top(7),
      nq     => group_3_2_nq_mem_47,
      strobe => group_3_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_48 : sram_x1
   port map (
      d      => g_3_2_data_top(0),
      nq     => group_3_2_nq_mem_48,
      strobe => group_3_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_49 : sram_x1
   port map (
      d      => g_3_2_data_top(1),
      nq     => group_3_2_nq_mem_49,
      strobe => group_3_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_50 : sram_x1
   port map (
      d      => g_3_2_data_top(2),
      nq     => group_3_2_nq_mem_50,
      strobe => group_3_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_51 : sram_x1
   port map (
      d      => g_3_2_data_top(3),
      nq     => group_3_2_nq_mem_51,
      strobe => group_3_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_52 : sram_x1
   port map (
      d      => g_3_2_data_top(4),
      nq     => group_3_2_nq_mem_52,
      strobe => group_3_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_53 : sram_x1
   port map (
      d      => g_3_2_data_top(5),
      nq     => group_3_2_nq_mem_53,
      strobe => group_3_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_54 : sram_x1
   port map (
      d      => g_3_2_data_top(6),
      nq     => group_3_2_nq_mem_54,
      strobe => group_3_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_55 : sram_x1
   port map (
      d      => g_3_2_data_top(7),
      nq     => group_3_2_nq_mem_55,
      strobe => group_3_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_56 : sram_x1
   port map (
      d      => g_3_2_data_top(0),
      nq     => group_3_2_nq_mem_56,
      strobe => group_3_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_57 : sram_x1
   port map (
      d      => g_3_2_data_top(1),
      nq     => group_3_2_nq_mem_57,
      strobe => group_3_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_58 : sram_x1
   port map (
      d      => g_3_2_data_top(2),
      nq     => group_3_2_nq_mem_58,
      strobe => group_3_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_59 : sram_x1
   port map (
      d      => g_3_2_data_top(3),
      nq     => group_3_2_nq_mem_59,
      strobe => group_3_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_60 : sram_x1
   port map (
      d      => g_3_2_data_top(4),
      nq     => group_3_2_nq_mem_60,
      strobe => group_3_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_61 : sram_x1
   port map (
      d      => g_3_2_data_top(5),
      nq     => group_3_2_nq_mem_61,
      strobe => group_3_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_62 : sram_x1
   port map (
      d      => g_3_2_data_top(6),
      nq     => group_3_2_nq_mem_62,
      strobe => group_3_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_63 : sram_x1
   port map (
      d      => g_3_2_data_top(7),
      nq     => group_3_2_nq_mem_63,
      strobe => group_3_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_64 : sram_x1
   port map (
      d      => g_3_2_data_top(0),
      nq     => group_3_2_nq_mem_64,
      strobe => group_3_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_65 : sram_x1
   port map (
      d      => g_3_2_data_top(1),
      nq     => group_3_2_nq_mem_65,
      strobe => group_3_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_66 : sram_x1
   port map (
      d      => g_3_2_data_top(2),
      nq     => group_3_2_nq_mem_66,
      strobe => group_3_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_67 : sram_x1
   port map (
      d      => g_3_2_data_top(3),
      nq     => group_3_2_nq_mem_67,
      strobe => group_3_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_68 : sram_x1
   port map (
      d      => g_3_2_data_top(4),
      nq     => group_3_2_nq_mem_68,
      strobe => group_3_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_69 : sram_x1
   port map (
      d      => g_3_2_data_top(5),
      nq     => group_3_2_nq_mem_69,
      strobe => group_3_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_70 : sram_x1
   port map (
      d      => g_3_2_data_top(6),
      nq     => group_3_2_nq_mem_70,
      strobe => group_3_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_71 : sram_x1
   port map (
      d      => g_3_2_data_top(7),
      nq     => group_3_2_nq_mem_71,
      strobe => group_3_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_72 : sram_x1
   port map (
      d      => g_3_2_data_top(0),
      nq     => group_3_2_nq_mem_72,
      strobe => group_3_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_73 : sram_x1
   port map (
      d      => g_3_2_data_top(1),
      nq     => group_3_2_nq_mem_73,
      strobe => group_3_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_74 : sram_x1
   port map (
      d      => g_3_2_data_top(2),
      nq     => group_3_2_nq_mem_74,
      strobe => group_3_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_75 : sram_x1
   port map (
      d      => g_3_2_data_top(3),
      nq     => group_3_2_nq_mem_75,
      strobe => group_3_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_mem_76 : sram_x1
   port map (
      d      => g_3_2_data_top(4),
      nq     => group_3_2_nq_mem_76,
      strobe => group_3_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_parity_0 : sram_x1
   port map (
      d      => g_3_2_data_top(8),
      nq     => group_3_2_nq_mem_parity_0,
      strobe => group_3_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_parity_1 : sram_x1
   port map (
      d      => g_3_2_data_top(8),
      nq     => group_3_2_nq_mem_parity_1,
      strobe => group_3_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_parity_2 : sram_x1
   port map (
      d      => g_3_2_data_top(8),
      nq     => group_3_2_nq_mem_parity_2,
      strobe => group_3_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_parity_3 : sram_x1
   port map (
      d      => g_3_2_data_top(8),
      nq     => group_3_2_nq_mem_parity_3,
      strobe => group_3_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_parity_4 : sram_x1
   port map (
      d      => g_3_2_data_top(8),
      nq     => group_3_2_nq_mem_parity_4,
      strobe => group_3_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_parity_5 : sram_x1
   port map (
      d      => g_3_2_data_top(8),
      nq     => group_3_2_nq_mem_parity_5,
      strobe => group_3_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_parity_6 : sram_x1
   port map (
      d      => g_3_2_data_top(8),
      nq     => group_3_2_nq_mem_parity_6,
      strobe => group_3_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_parity_7 : sram_x1
   port map (
      d      => g_3_2_data_top(8),
      nq     => group_3_2_nq_mem_parity_7,
      strobe => group_3_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_parity_8 : sram_x1
   port map (
      d      => g_3_2_data_top(8),
      nq     => group_3_2_nq_mem_parity_8,
      strobe => group_3_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_parity_9 : sram_x1
   port map (
      d      => g_3_2_data_top(8),
      nq     => group_3_2_nq_mem_parity_9,
      strobe => group_3_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_2_xor_0_0 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_0,
      i1  => group_3_2_nq_mem_1,
      q   => group_3_2_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_1_0 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_2,
      i1  => group_3_2_nq_mem_3,
      q   => group_3_2_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_2_0 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_4,
      i1  => group_3_2_nq_mem_5,
      q   => group_3_2_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_3_0 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_6,
      i1  => group_3_2_nq_mem_7,
      q   => group_3_2_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_4_0 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_0_0,
      i1  => group_3_2_q_xor_1_0,
      q   => group_3_2_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_5_0 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_2_0,
      i1  => group_3_2_q_xor_3_0,
      q   => group_3_2_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_6_0 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_4_0,
      i1  => group_3_2_q_xor_5_0,
      q   => group_3_2_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_7_0 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_6_0,
      i1  => group_3_2_nq_mem_parity_0,
      q   => group_3_2_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_0_1 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_8,
      i1  => group_3_2_nq_mem_9,
      q   => group_3_2_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_1_1 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_10,
      i1  => group_3_2_nq_mem_11,
      q   => group_3_2_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_2_1 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_12,
      i1  => group_3_2_nq_mem_13,
      q   => group_3_2_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_3_1 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_14,
      i1  => group_3_2_nq_mem_15,
      q   => group_3_2_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_4_1 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_0_1,
      i1  => group_3_2_q_xor_1_1,
      q   => group_3_2_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_5_1 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_2_1,
      i1  => group_3_2_q_xor_3_1,
      q   => group_3_2_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_6_1 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_4_1,
      i1  => group_3_2_q_xor_5_1,
      q   => group_3_2_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_7_1 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_6_1,
      i1  => group_3_2_nq_mem_parity_1,
      q   => group_3_2_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_0_2 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_16,
      i1  => group_3_2_nq_mem_17,
      q   => group_3_2_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_1_2 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_18,
      i1  => group_3_2_nq_mem_19,
      q   => group_3_2_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_2_2 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_20,
      i1  => group_3_2_nq_mem_21,
      q   => group_3_2_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_3_2 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_22,
      i1  => group_3_2_nq_mem_23,
      q   => group_3_2_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_4_2 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_0_2,
      i1  => group_3_2_q_xor_1_2,
      q   => group_3_2_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_5_2 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_2_2,
      i1  => group_3_2_q_xor_3_2,
      q   => group_3_2_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_6_2 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_4_2,
      i1  => group_3_2_q_xor_5_2,
      q   => group_3_2_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_7_2 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_6_2,
      i1  => group_3_2_nq_mem_parity_2,
      q   => group_3_2_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_0_3 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_24,
      i1  => group_3_2_nq_mem_25,
      q   => group_3_2_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_1_3 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_26,
      i1  => group_3_2_nq_mem_27,
      q   => group_3_2_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_2_3 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_28,
      i1  => group_3_2_nq_mem_29,
      q   => group_3_2_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_3_3 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_30,
      i1  => group_3_2_nq_mem_31,
      q   => group_3_2_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_4_3 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_0_3,
      i1  => group_3_2_q_xor_1_3,
      q   => group_3_2_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_5_3 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_2_3,
      i1  => group_3_2_q_xor_3_3,
      q   => group_3_2_q_xor_5_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_6_3 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_4_3,
      i1  => group_3_2_q_xor_5_3,
      q   => group_3_2_q_xor_6_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_7_3 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_6_3,
      i1  => group_3_2_nq_mem_parity_3,
      q   => group_3_2_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_0_4 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_32,
      i1  => group_3_2_nq_mem_33,
      q   => group_3_2_q_xor_0_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_1_4 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_34,
      i1  => group_3_2_nq_mem_35,
      q   => group_3_2_q_xor_1_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_2_4 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_36,
      i1  => group_3_2_nq_mem_37,
      q   => group_3_2_q_xor_2_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_3_4 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_38,
      i1  => group_3_2_nq_mem_39,
      q   => group_3_2_q_xor_3_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_4_4 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_0_4,
      i1  => group_3_2_q_xor_1_4,
      q   => group_3_2_q_xor_4_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_5_4 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_2_4,
      i1  => group_3_2_q_xor_3_4,
      q   => group_3_2_q_xor_5_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_6_4 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_4_4,
      i1  => group_3_2_q_xor_5_4,
      q   => group_3_2_q_xor_6_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_7_4 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_6_4,
      i1  => group_3_2_nq_mem_parity_4,
      q   => group_3_2_sig_error_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_0_5 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_40,
      i1  => group_3_2_nq_mem_41,
      q   => group_3_2_q_xor_0_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_1_5 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_42,
      i1  => group_3_2_nq_mem_43,
      q   => group_3_2_q_xor_1_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_2_5 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_44,
      i1  => group_3_2_nq_mem_45,
      q   => group_3_2_q_xor_2_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_3_5 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_46,
      i1  => group_3_2_nq_mem_47,
      q   => group_3_2_q_xor_3_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_4_5 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_0_5,
      i1  => group_3_2_q_xor_1_5,
      q   => group_3_2_q_xor_4_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_5_5 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_2_5,
      i1  => group_3_2_q_xor_3_5,
      q   => group_3_2_q_xor_5_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_6_5 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_4_5,
      i1  => group_3_2_q_xor_5_5,
      q   => group_3_2_q_xor_6_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_7_5 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_6_5,
      i1  => group_3_2_nq_mem_parity_5,
      q   => group_3_2_sig_error_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_0_6 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_48,
      i1  => group_3_2_nq_mem_49,
      q   => group_3_2_q_xor_0_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_1_6 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_50,
      i1  => group_3_2_nq_mem_51,
      q   => group_3_2_q_xor_1_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_2_6 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_52,
      i1  => group_3_2_nq_mem_53,
      q   => group_3_2_q_xor_2_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_3_6 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_54,
      i1  => group_3_2_nq_mem_55,
      q   => group_3_2_q_xor_3_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_4_6 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_0_6,
      i1  => group_3_2_q_xor_1_6,
      q   => group_3_2_q_xor_4_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_5_6 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_2_6,
      i1  => group_3_2_q_xor_3_6,
      q   => group_3_2_q_xor_5_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_6_6 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_4_6,
      i1  => group_3_2_q_xor_5_6,
      q   => group_3_2_q_xor_6_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_7_6 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_6_6,
      i1  => group_3_2_nq_mem_parity_6,
      q   => group_3_2_sig_error_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_0_7 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_56,
      i1  => group_3_2_nq_mem_57,
      q   => group_3_2_q_xor_0_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_1_7 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_58,
      i1  => group_3_2_nq_mem_59,
      q   => group_3_2_q_xor_1_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_2_7 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_60,
      i1  => group_3_2_nq_mem_61,
      q   => group_3_2_q_xor_2_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_3_7 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_62,
      i1  => group_3_2_nq_mem_63,
      q   => group_3_2_q_xor_3_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_4_7 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_0_7,
      i1  => group_3_2_q_xor_1_7,
      q   => group_3_2_q_xor_4_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_5_7 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_2_7,
      i1  => group_3_2_q_xor_3_7,
      q   => group_3_2_q_xor_5_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_6_7 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_4_7,
      i1  => group_3_2_q_xor_5_7,
      q   => group_3_2_q_xor_6_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_7_7 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_6_7,
      i1  => group_3_2_nq_mem_parity_7,
      q   => group_3_2_sig_error_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_0_8 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_64,
      i1  => group_3_2_nq_mem_65,
      q   => group_3_2_q_xor_0_8,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_1_8 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_66,
      i1  => group_3_2_nq_mem_67,
      q   => group_3_2_q_xor_1_8,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_2_8 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_68,
      i1  => group_3_2_nq_mem_69,
      q   => group_3_2_q_xor_2_8,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_3_8 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_70,
      i1  => group_3_2_nq_mem_71,
      q   => group_3_2_q_xor_3_8,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_4_8 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_0_8,
      i1  => group_3_2_q_xor_1_8,
      q   => group_3_2_q_xor_4_8,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_5_8 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_2_8,
      i1  => group_3_2_q_xor_3_8,
      q   => group_3_2_q_xor_5_8,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_6_8 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_4_8,
      i1  => group_3_2_q_xor_5_8,
      q   => group_3_2_q_xor_6_8,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_7_8 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_6_8,
      i1  => group_3_2_nq_mem_parity_8,
      q   => group_3_2_sig_error_8,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_0_9 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_72,
      i1  => group_3_2_nq_mem_73,
      q   => group_3_2_q_xor_0_9,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_1_9 : xr2_x1
   port map (
      i0  => group_3_2_nq_mem_74,
      i1  => group_3_2_nq_mem_75,
      q   => group_3_2_q_xor_1_9,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_2_9 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_0_9,
      i1  => group_3_2_q_xor_1_9,
      q   => group_3_2_q_xor_2_9,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_3_9 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_2_9,
      i1  => group_3_2_nq_mem_76,
      q   => group_3_2_q_xor_3_9,
      vdd => vdd,
      vss => vss
   );

group_3_2_xor_4_9 : xr2_x1
   port map (
      i0  => group_3_2_q_xor_3_9,
      i1  => group_3_2_nq_mem_parity_9,
      q   => group_3_2_sig_error_9,
      vdd => vdd,
      vss => vss
   );

group_3_2_or_0 : o4_x2
   port map (
      i0  => group_3_2_sig_error_0,
      i1  => group_3_2_sig_error_1,
      i2  => group_3_2_sig_error_2,
      i3  => group_3_2_sig_error_3,
      q   => group_3_2_error_0123,
      vdd => vdd,
      vss => vss
   );

group_3_2_or_1 : o4_x2
   port map (
      i0  => group_3_2_sig_error_4,
      i1  => group_3_2_sig_error_5,
      i2  => group_3_2_sig_error_6,
      i3  => group_3_2_sig_error_7,
      q   => group_3_2_error_4567,
      vdd => vdd,
      vss => vss
   );

group_3_2_or_2 : o4_x2
   port map (
      i0  => group_3_2_sig_error_8,
      i1  => group_3_2_sig_error_9,
      i2  => group_3_2_error_0123,
      i3  => group_3_2_error_4567,
      q   => group_3_2_error_01234567,
      vdd => vdd,
      vss => vss
   );

group_3_2_or_3 : o2_x2
   port map (
      i0  => g_2_2_error_rig,
      i1  => group_3_2_error_01234567,
      q   => g_3_2_error_rig,
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_0 : buf_x2
   port map (
      i   => g_2_2_strobe_0_rig,
      q   => g_3_2_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_1 : buf_x2
   port map (
      i   => g_2_2_strobe_1_rig,
      q   => g_3_2_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_2 : buf_x2
   port map (
      i   => g_2_2_strobe_2_rig,
      q   => g_3_2_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_3 : buf_x2
   port map (
      i   => g_2_2_strobe_3_rig,
      q   => g_3_2_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_4 : buf_x2
   port map (
      i   => g_2_2_strobe_4_rig,
      q   => g_3_2_strobe_4_rig,
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_5 : buf_x2
   port map (
      i   => g_2_2_strobe_5_rig,
      q   => g_3_2_strobe_5_rig,
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_6 : buf_x2
   port map (
      i   => g_2_2_strobe_6_rig,
      q   => g_3_2_strobe_6_rig,
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_7 : buf_x2
   port map (
      i   => g_2_2_strobe_7_rig,
      q   => g_3_2_strobe_7_rig,
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_8 : buf_x2
   port map (
      i   => g_2_2_strobe_8_rig,
      q   => g_3_2_strobe_8_rig,
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_9 : buf_x2
   port map (
      i   => g_2_2_strobe_9_rig,
      q   => g_3_2_strobe_9_rig,
      vdd => vdd,
      vss => vss
   );

group_3_2_and_0 : a2_x2
   port map (
      i0  => g_2_2_strobe_0_rig,
      i1  => g_3_2_column_top,
      q   => group_3_2_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_and_1 : a2_x2
   port map (
      i0  => g_2_2_strobe_1_rig,
      i1  => g_3_2_column_top,
      q   => group_3_2_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_and_2 : a2_x2
   port map (
      i0  => g_2_2_strobe_2_rig,
      i1  => g_3_2_column_top,
      q   => group_3_2_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_and_3 : a2_x2
   port map (
      i0  => g_2_2_strobe_3_rig,
      i1  => g_3_2_column_top,
      q   => group_3_2_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_and_4 : a2_x2
   port map (
      i0  => g_2_2_strobe_4_rig,
      i1  => g_3_2_column_top,
      q   => group_3_2_strobe_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_and_5 : a2_x2
   port map (
      i0  => g_2_2_strobe_5_rig,
      i1  => g_3_2_column_top,
      q   => group_3_2_strobe_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_and_6 : a2_x2
   port map (
      i0  => g_2_2_strobe_6_rig,
      i1  => g_3_2_column_top,
      q   => group_3_2_strobe_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_and_7 : a2_x2
   port map (
      i0  => g_2_2_strobe_7_rig,
      i1  => g_3_2_column_top,
      q   => group_3_2_strobe_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_and_8 : a2_x2
   port map (
      i0  => g_2_2_strobe_8_rig,
      i1  => g_3_2_column_top,
      q   => group_3_2_strobe_8,
      vdd => vdd,
      vss => vss
   );

group_3_2_and_9 : a2_x2
   port map (
      i0  => g_2_2_strobe_9_rig,
      i1  => g_3_2_column_top,
      q   => group_3_2_strobe_9,
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_col : buf_x2
   port map (
      i   => g_3_2_column_top,
      q   => g_3_1_column_top,
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_data_0 : buf_x2
   port map (
      i   => g_3_2_data_top(0),
      q   => g_3_1_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_data_1 : buf_x2
   port map (
      i   => g_3_2_data_top(1),
      q   => g_3_1_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_data_2 : buf_x2
   port map (
      i   => g_3_2_data_top(2),
      q   => g_3_1_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_data_3 : buf_x2
   port map (
      i   => g_3_2_data_top(3),
      q   => g_3_1_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_data_4 : buf_x2
   port map (
      i   => g_3_2_data_top(4),
      q   => g_3_1_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_data_5 : buf_x2
   port map (
      i   => g_3_2_data_top(5),
      q   => g_3_1_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_data_6 : buf_x2
   port map (
      i   => g_3_2_data_top(6),
      q   => g_3_1_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_data_7 : buf_x2
   port map (
      i   => g_3_2_data_top(7),
      q   => g_3_1_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_3_2_buffer_data_8 : buf_x2
   port map (
      i   => g_3_2_data_top(8),
      q   => g_3_1_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_76,
      nq  => group_3_2_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_75,
      nq  => group_3_2_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_74,
      nq  => group_3_2_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_7_q7_ins : a3_x2
   port map (
      i0  => group_3_2_nq_mem_75,
      i1  => group_3_2_nq_mem_74,
      i2  => group_3_2_nq_mem_76,
      q   => g_3_1_cmd_rig_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_7_q6_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_7_not_cmd(1),
      i1  => group_3_2_decoder_vertical_track_7_not_cmd(2),
      i2  => group_3_2_nq_mem_74,
      nq  => g_3_1_cmd_lef_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_7_q5_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_7_not_cmd(0),
      i1  => group_3_2_decoder_vertical_track_7_not_cmd(2),
      i2  => group_3_2_nq_mem_75,
      nq  => g_3_1_cmd_bot_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_74,
      i1  => group_3_2_decoder_vertical_track_7_not_cmd(2),
      i2  => group_3_2_nq_mem_75,
      nq  => group_3_2_cmd_rig_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_7_not_cmd(0),
      i1  => group_3_2_decoder_vertical_track_7_not_cmd(1),
      i2  => group_3_2_nq_mem_76,
      nq  => group_3_2_cmd_lef_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_7_not_cmd(1),
      i1  => group_3_2_nq_mem_76,
      i2  => group_3_2_nq_mem_74,
      nq  => group_3_2_cmd_top_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_7_not_cmd(0),
      i1  => group_3_2_nq_mem_75,
      i2  => group_3_2_nq_mem_76,
      nq  => group_3_2_cmd_pin5_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_7_q0_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_75,
      i1  => group_3_2_nq_mem_74,
      i2  => group_3_2_nq_mem_76,
      nq  => group_3_2_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_73,
      nq  => group_3_2_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_72,
      nq  => group_3_2_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_71,
      nq  => group_3_2_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_6_q7_ins : a3_x2
   port map (
      i0  => group_3_2_nq_mem_72,
      i1  => group_3_2_nq_mem_71,
      i2  => group_3_2_nq_mem_73,
      q   => g_3_1_cmd_rig_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_6_q6_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_6_not_cmd(1),
      i1  => group_3_2_decoder_vertical_track_6_not_cmd(2),
      i2  => group_3_2_nq_mem_71,
      nq  => g_3_1_cmd_lef_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_6_q5_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_6_not_cmd(0),
      i1  => group_3_2_decoder_vertical_track_6_not_cmd(2),
      i2  => group_3_2_nq_mem_72,
      nq  => g_3_1_cmd_bot_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_71,
      i1  => group_3_2_decoder_vertical_track_6_not_cmd(2),
      i2  => group_3_2_nq_mem_72,
      nq  => group_3_2_cmd_rig_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_6_not_cmd(0),
      i1  => group_3_2_decoder_vertical_track_6_not_cmd(1),
      i2  => group_3_2_nq_mem_73,
      nq  => group_3_2_cmd_lef_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_6_not_cmd(1),
      i1  => group_3_2_nq_mem_73,
      i2  => group_3_2_nq_mem_71,
      nq  => group_3_2_cmd_top_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_6_not_cmd(0),
      i1  => group_3_2_nq_mem_72,
      i2  => group_3_2_nq_mem_73,
      nq  => group_3_2_cmd_pin5_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_6_q0_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_72,
      i1  => group_3_2_nq_mem_71,
      i2  => group_3_2_nq_mem_73,
      nq  => group_3_2_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_70,
      nq  => group_3_2_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_69,
      nq  => group_3_2_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_68,
      nq  => group_3_2_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_5_q7_ins : a3_x2
   port map (
      i0  => group_3_2_nq_mem_69,
      i1  => group_3_2_nq_mem_68,
      i2  => group_3_2_nq_mem_70,
      q   => g_3_1_cmd_rig_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_5_q6_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_5_not_cmd(1),
      i1  => group_3_2_decoder_vertical_track_5_not_cmd(2),
      i2  => group_3_2_nq_mem_68,
      nq  => g_3_1_cmd_lef_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_5_q5_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_5_not_cmd(0),
      i1  => group_3_2_decoder_vertical_track_5_not_cmd(2),
      i2  => group_3_2_nq_mem_69,
      nq  => g_3_1_cmd_bot_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_68,
      i1  => group_3_2_decoder_vertical_track_5_not_cmd(2),
      i2  => group_3_2_nq_mem_69,
      nq  => group_3_2_cmd_rig_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_5_not_cmd(0),
      i1  => group_3_2_decoder_vertical_track_5_not_cmd(1),
      i2  => group_3_2_nq_mem_70,
      nq  => group_3_2_cmd_lef_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_5_not_cmd(1),
      i1  => group_3_2_nq_mem_70,
      i2  => group_3_2_nq_mem_68,
      nq  => group_3_2_cmd_top_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_5_not_cmd(0),
      i1  => group_3_2_nq_mem_69,
      i2  => group_3_2_nq_mem_70,
      nq  => group_3_2_cmd_pin5_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_5_q0_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_69,
      i1  => group_3_2_nq_mem_68,
      i2  => group_3_2_nq_mem_70,
      nq  => group_3_2_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_67,
      nq  => group_3_2_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_66,
      nq  => group_3_2_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_65,
      nq  => group_3_2_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_4_q7_ins : a3_x2
   port map (
      i0  => group_3_2_nq_mem_66,
      i1  => group_3_2_nq_mem_65,
      i2  => group_3_2_nq_mem_67,
      q   => g_3_1_cmd_rig_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_4_q6_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_4_not_cmd(1),
      i1  => group_3_2_decoder_vertical_track_4_not_cmd(2),
      i2  => group_3_2_nq_mem_65,
      nq  => g_3_1_cmd_lef_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_4_q5_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_4_not_cmd(0),
      i1  => group_3_2_decoder_vertical_track_4_not_cmd(2),
      i2  => group_3_2_nq_mem_66,
      nq  => g_3_1_cmd_bot_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_65,
      i1  => group_3_2_decoder_vertical_track_4_not_cmd(2),
      i2  => group_3_2_nq_mem_66,
      nq  => group_3_2_cmd_rig_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_4_not_cmd(0),
      i1  => group_3_2_decoder_vertical_track_4_not_cmd(1),
      i2  => group_3_2_nq_mem_67,
      nq  => group_3_2_cmd_lef_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_4_not_cmd(1),
      i1  => group_3_2_nq_mem_67,
      i2  => group_3_2_nq_mem_65,
      nq  => group_3_2_cmd_top_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_4_not_cmd(0),
      i1  => group_3_2_nq_mem_66,
      i2  => group_3_2_nq_mem_67,
      nq  => group_3_2_cmd_pin5_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_4_q0_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_66,
      i1  => group_3_2_nq_mem_65,
      i2  => group_3_2_nq_mem_67,
      nq  => group_3_2_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_64,
      nq  => group_3_2_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_63,
      nq  => group_3_2_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_62,
      nq  => group_3_2_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_3_q7_ins : a3_x2
   port map (
      i0  => group_3_2_nq_mem_63,
      i1  => group_3_2_nq_mem_62,
      i2  => group_3_2_nq_mem_64,
      q   => g_3_1_cmd_rig_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_3_q6_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_3_not_cmd(1),
      i1  => group_3_2_decoder_vertical_track_3_not_cmd(2),
      i2  => group_3_2_nq_mem_62,
      nq  => g_3_1_cmd_lef_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_3_q5_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_3_not_cmd(0),
      i1  => group_3_2_decoder_vertical_track_3_not_cmd(2),
      i2  => group_3_2_nq_mem_63,
      nq  => g_3_1_cmd_bot_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_62,
      i1  => group_3_2_decoder_vertical_track_3_not_cmd(2),
      i2  => group_3_2_nq_mem_63,
      nq  => group_3_2_cmd_rig_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_3_not_cmd(0),
      i1  => group_3_2_decoder_vertical_track_3_not_cmd(1),
      i2  => group_3_2_nq_mem_64,
      nq  => group_3_2_cmd_lef_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_3_not_cmd(1),
      i1  => group_3_2_nq_mem_64,
      i2  => group_3_2_nq_mem_62,
      nq  => group_3_2_cmd_top_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_3_not_cmd(0),
      i1  => group_3_2_nq_mem_63,
      i2  => group_3_2_nq_mem_64,
      nq  => group_3_2_cmd_pin5_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_3_q0_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_63,
      i1  => group_3_2_nq_mem_62,
      i2  => group_3_2_nq_mem_64,
      nq  => group_3_2_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_61,
      nq  => group_3_2_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_60,
      nq  => group_3_2_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_59,
      nq  => group_3_2_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_2_q7_ins : a3_x2
   port map (
      i0  => group_3_2_nq_mem_60,
      i1  => group_3_2_nq_mem_59,
      i2  => group_3_2_nq_mem_61,
      q   => g_3_1_cmd_rig_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_2_q6_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_2_not_cmd(1),
      i1  => group_3_2_decoder_vertical_track_2_not_cmd(2),
      i2  => group_3_2_nq_mem_59,
      nq  => g_3_1_cmd_lef_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_2_q5_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_2_not_cmd(0),
      i1  => group_3_2_decoder_vertical_track_2_not_cmd(2),
      i2  => group_3_2_nq_mem_60,
      nq  => g_3_1_cmd_bot_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_59,
      i1  => group_3_2_decoder_vertical_track_2_not_cmd(2),
      i2  => group_3_2_nq_mem_60,
      nq  => group_3_2_cmd_rig_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_2_not_cmd(0),
      i1  => group_3_2_decoder_vertical_track_2_not_cmd(1),
      i2  => group_3_2_nq_mem_61,
      nq  => group_3_2_cmd_lef_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_2_not_cmd(1),
      i1  => group_3_2_nq_mem_61,
      i2  => group_3_2_nq_mem_59,
      nq  => group_3_2_cmd_top_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_2_not_cmd(0),
      i1  => group_3_2_nq_mem_60,
      i2  => group_3_2_nq_mem_61,
      nq  => group_3_2_cmd_pin5_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_2_q0_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_60,
      i1  => group_3_2_nq_mem_59,
      i2  => group_3_2_nq_mem_61,
      nq  => group_3_2_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_58,
      nq  => group_3_2_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_57,
      nq  => group_3_2_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_56,
      nq  => group_3_2_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_1_q7_ins : a3_x2
   port map (
      i0  => group_3_2_nq_mem_57,
      i1  => group_3_2_nq_mem_56,
      i2  => group_3_2_nq_mem_58,
      q   => g_3_1_cmd_rig_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_1_q6_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_1_not_cmd(1),
      i1  => group_3_2_decoder_vertical_track_1_not_cmd(2),
      i2  => group_3_2_nq_mem_56,
      nq  => g_3_1_cmd_lef_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_1_q5_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_1_not_cmd(0),
      i1  => group_3_2_decoder_vertical_track_1_not_cmd(2),
      i2  => group_3_2_nq_mem_57,
      nq  => g_3_1_cmd_bot_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_56,
      i1  => group_3_2_decoder_vertical_track_1_not_cmd(2),
      i2  => group_3_2_nq_mem_57,
      nq  => group_3_2_cmd_rig_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_1_not_cmd(0),
      i1  => group_3_2_decoder_vertical_track_1_not_cmd(1),
      i2  => group_3_2_nq_mem_58,
      nq  => group_3_2_cmd_lef_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_1_not_cmd(1),
      i1  => group_3_2_nq_mem_58,
      i2  => group_3_2_nq_mem_56,
      nq  => group_3_2_cmd_top_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_1_not_cmd(0),
      i1  => group_3_2_nq_mem_57,
      i2  => group_3_2_nq_mem_58,
      nq  => group_3_2_cmd_pin5_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_1_q0_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_57,
      i1  => group_3_2_nq_mem_56,
      i2  => group_3_2_nq_mem_58,
      nq  => group_3_2_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_55,
      nq  => group_3_2_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_54,
      nq  => group_3_2_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_53,
      nq  => group_3_2_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_0_q7_ins : a3_x2
   port map (
      i0  => group_3_2_nq_mem_54,
      i1  => group_3_2_nq_mem_53,
      i2  => group_3_2_nq_mem_55,
      q   => g_3_1_cmd_rig_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_0_q6_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_0_not_cmd(1),
      i1  => group_3_2_decoder_vertical_track_0_not_cmd(2),
      i2  => group_3_2_nq_mem_53,
      nq  => g_3_1_cmd_lef_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_0_q5_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_0_not_cmd(0),
      i1  => group_3_2_decoder_vertical_track_0_not_cmd(2),
      i2  => group_3_2_nq_mem_54,
      nq  => g_3_1_cmd_bot_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_53,
      i1  => group_3_2_decoder_vertical_track_0_not_cmd(2),
      i2  => group_3_2_nq_mem_54,
      nq  => group_3_2_cmd_rig_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_0_not_cmd(0),
      i1  => group_3_2_decoder_vertical_track_0_not_cmd(1),
      i2  => group_3_2_nq_mem_55,
      nq  => group_3_2_cmd_lef_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_0_not_cmd(1),
      i1  => group_3_2_nq_mem_55,
      i2  => group_3_2_nq_mem_53,
      nq  => group_3_2_cmd_top_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_vertical_track_0_not_cmd(0),
      i1  => group_3_2_nq_mem_54,
      i2  => group_3_2_nq_mem_55,
      nq  => group_3_2_cmd_pin5_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_vertical_track_0_q0_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_54,
      i1  => group_3_2_nq_mem_53,
      i2  => group_3_2_nq_mem_55,
      nq  => group_3_2_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_rightside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_23,
      i0  => g_3_1_top_0,
      i1  => g_3_1_top_1,
      nq  => group_3_2_clb_rightside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_rightside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_23,
      i0  => g_3_1_top_2,
      i1  => g_3_1_top_3,
      nq  => group_3_2_clb_rightside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_rightside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_23,
      i0  => g_3_1_top_4,
      i1  => g_3_1_top_5,
      nq  => group_3_2_clb_rightside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_rightside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_23,
      i0  => g_3_1_top_6,
      i1  => g_3_1_top_7,
      nq  => group_3_2_clb_rightside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_rightside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_24,
      i0  => group_3_2_clb_rightside_in2_mux_q00,
      i1  => group_3_2_clb_rightside_in2_mux_q01,
      nq  => group_3_2_clb_rightside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_rightside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_24,
      i0  => group_3_2_clb_rightside_in2_mux_q02,
      i1  => group_3_2_clb_rightside_in2_mux_q03,
      nq  => group_3_2_clb_rightside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_rightside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_3_2_nq_mem_25,
      i0  => group_3_2_clb_rightside_in2_mux_q10,
      i1  => group_3_2_clb_rightside_in2_mux_q11,
      q   => g_3_2_out_rig,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_in3_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_26,
      i0  => g_3_1_top_0,
      i1  => g_3_1_top_1,
      nq  => group_3_2_clb_in3_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_in3_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_26,
      i0  => g_3_1_top_2,
      i1  => g_3_1_top_3,
      nq  => group_3_2_clb_in3_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_in3_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_26,
      i0  => g_3_1_top_4,
      i1  => g_3_1_top_5,
      nq  => group_3_2_clb_in3_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_in3_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_26,
      i0  => g_3_1_top_6,
      i1  => g_3_1_top_7,
      nq  => group_3_2_clb_in3_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_in3_mux_mx10 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_27,
      i0  => group_3_2_clb_in3_mux_q00,
      i1  => group_3_2_clb_in3_mux_q01,
      nq  => group_3_2_clb_in3_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_in3_mux_mx11 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_27,
      i0  => group_3_2_clb_in3_mux_q02,
      i1  => group_3_2_clb_in3_mux_q03,
      nq  => group_3_2_clb_in3_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_in3_mux_mx20 : mx2_x2
   port map (
      cmd => group_3_2_nq_mem_28,
      i0  => group_3_2_clb_in3_mux_q10,
      i1  => group_3_2_clb_in3_mux_q11,
      q   => group_3_2_in_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_52,
      nq  => group_3_2_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_51,
      nq  => group_3_2_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_50,
      nq  => group_3_2_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_7_q7_ins : a3_x2
   port map (
      i0  => group_3_2_nq_mem_51,
      i1  => group_3_2_nq_mem_50,
      i2  => group_3_2_nq_mem_52,
      q   => g_2_2_cmd_lef_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_7_q6_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_7_not_cmd(1),
      i1  => group_3_2_decoder_horizon_track_7_not_cmd(2),
      i2  => group_3_2_nq_mem_50,
      nq  => g_2_2_cmd_bot_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_7_q5_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_7_not_cmd(0),
      i1  => group_3_2_decoder_horizon_track_7_not_cmd(2),
      i2  => group_3_2_nq_mem_51,
      nq  => g_2_2_cmd_top_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_50,
      i1  => group_3_2_decoder_horizon_track_7_not_cmd(2),
      i2  => group_3_2_nq_mem_51,
      nq  => group_3_2_cmd_rig_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_7_not_cmd(0),
      i1  => group_3_2_decoder_horizon_track_7_not_cmd(1),
      i2  => group_3_2_nq_mem_52,
      nq  => group_3_2_cmd_bot_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_7_not_cmd(1),
      i1  => group_3_2_nq_mem_52,
      i2  => group_3_2_nq_mem_50,
      nq  => group_3_2_cmd_top_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_7_not_cmd(0),
      i1  => group_3_2_nq_mem_51,
      i2  => group_3_2_nq_mem_52,
      nq  => group_3_2_cmd_pin4_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_7_q0_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_51,
      i1  => group_3_2_nq_mem_50,
      i2  => group_3_2_nq_mem_52,
      nq  => group_3_2_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_49,
      nq  => group_3_2_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_48,
      nq  => group_3_2_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_47,
      nq  => group_3_2_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_6_q7_ins : a3_x2
   port map (
      i0  => group_3_2_nq_mem_48,
      i1  => group_3_2_nq_mem_47,
      i2  => group_3_2_nq_mem_49,
      q   => g_2_2_cmd_lef_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_6_q6_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_6_not_cmd(1),
      i1  => group_3_2_decoder_horizon_track_6_not_cmd(2),
      i2  => group_3_2_nq_mem_47,
      nq  => g_2_2_cmd_bot_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_6_q5_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_6_not_cmd(0),
      i1  => group_3_2_decoder_horizon_track_6_not_cmd(2),
      i2  => group_3_2_nq_mem_48,
      nq  => g_2_2_cmd_top_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_47,
      i1  => group_3_2_decoder_horizon_track_6_not_cmd(2),
      i2  => group_3_2_nq_mem_48,
      nq  => group_3_2_cmd_rig_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_6_not_cmd(0),
      i1  => group_3_2_decoder_horizon_track_6_not_cmd(1),
      i2  => group_3_2_nq_mem_49,
      nq  => group_3_2_cmd_bot_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_6_not_cmd(1),
      i1  => group_3_2_nq_mem_49,
      i2  => group_3_2_nq_mem_47,
      nq  => group_3_2_cmd_top_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_6_not_cmd(0),
      i1  => group_3_2_nq_mem_48,
      i2  => group_3_2_nq_mem_49,
      nq  => group_3_2_cmd_pin4_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_6_q0_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_48,
      i1  => group_3_2_nq_mem_47,
      i2  => group_3_2_nq_mem_49,
      nq  => group_3_2_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_46,
      nq  => group_3_2_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_45,
      nq  => group_3_2_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_44,
      nq  => group_3_2_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_5_q7_ins : a3_x2
   port map (
      i0  => group_3_2_nq_mem_45,
      i1  => group_3_2_nq_mem_44,
      i2  => group_3_2_nq_mem_46,
      q   => g_2_2_cmd_lef_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_5_q6_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_5_not_cmd(1),
      i1  => group_3_2_decoder_horizon_track_5_not_cmd(2),
      i2  => group_3_2_nq_mem_44,
      nq  => g_2_2_cmd_bot_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_5_q5_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_5_not_cmd(0),
      i1  => group_3_2_decoder_horizon_track_5_not_cmd(2),
      i2  => group_3_2_nq_mem_45,
      nq  => g_2_2_cmd_top_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_44,
      i1  => group_3_2_decoder_horizon_track_5_not_cmd(2),
      i2  => group_3_2_nq_mem_45,
      nq  => group_3_2_cmd_rig_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_5_not_cmd(0),
      i1  => group_3_2_decoder_horizon_track_5_not_cmd(1),
      i2  => group_3_2_nq_mem_46,
      nq  => group_3_2_cmd_bot_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_5_not_cmd(1),
      i1  => group_3_2_nq_mem_46,
      i2  => group_3_2_nq_mem_44,
      nq  => group_3_2_cmd_top_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_5_not_cmd(0),
      i1  => group_3_2_nq_mem_45,
      i2  => group_3_2_nq_mem_46,
      nq  => group_3_2_cmd_pin4_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_5_q0_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_45,
      i1  => group_3_2_nq_mem_44,
      i2  => group_3_2_nq_mem_46,
      nq  => group_3_2_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_43,
      nq  => group_3_2_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_42,
      nq  => group_3_2_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_41,
      nq  => group_3_2_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_4_q7_ins : a3_x2
   port map (
      i0  => group_3_2_nq_mem_42,
      i1  => group_3_2_nq_mem_41,
      i2  => group_3_2_nq_mem_43,
      q   => g_2_2_cmd_lef_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_4_q6_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_4_not_cmd(1),
      i1  => group_3_2_decoder_horizon_track_4_not_cmd(2),
      i2  => group_3_2_nq_mem_41,
      nq  => g_2_2_cmd_bot_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_4_q5_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_4_not_cmd(0),
      i1  => group_3_2_decoder_horizon_track_4_not_cmd(2),
      i2  => group_3_2_nq_mem_42,
      nq  => g_2_2_cmd_top_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_41,
      i1  => group_3_2_decoder_horizon_track_4_not_cmd(2),
      i2  => group_3_2_nq_mem_42,
      nq  => group_3_2_cmd_rig_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_4_not_cmd(0),
      i1  => group_3_2_decoder_horizon_track_4_not_cmd(1),
      i2  => group_3_2_nq_mem_43,
      nq  => group_3_2_cmd_bot_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_4_not_cmd(1),
      i1  => group_3_2_nq_mem_43,
      i2  => group_3_2_nq_mem_41,
      nq  => group_3_2_cmd_top_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_4_not_cmd(0),
      i1  => group_3_2_nq_mem_42,
      i2  => group_3_2_nq_mem_43,
      nq  => group_3_2_cmd_pin4_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_4_q0_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_42,
      i1  => group_3_2_nq_mem_41,
      i2  => group_3_2_nq_mem_43,
      nq  => group_3_2_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_40,
      nq  => group_3_2_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_39,
      nq  => group_3_2_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_38,
      nq  => group_3_2_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_3_q7_ins : a3_x2
   port map (
      i0  => group_3_2_nq_mem_39,
      i1  => group_3_2_nq_mem_38,
      i2  => group_3_2_nq_mem_40,
      q   => g_2_2_cmd_lef_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_3_q6_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_3_not_cmd(1),
      i1  => group_3_2_decoder_horizon_track_3_not_cmd(2),
      i2  => group_3_2_nq_mem_38,
      nq  => g_2_2_cmd_bot_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_3_q5_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_3_not_cmd(0),
      i1  => group_3_2_decoder_horizon_track_3_not_cmd(2),
      i2  => group_3_2_nq_mem_39,
      nq  => g_2_2_cmd_top_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_38,
      i1  => group_3_2_decoder_horizon_track_3_not_cmd(2),
      i2  => group_3_2_nq_mem_39,
      nq  => group_3_2_cmd_rig_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_3_not_cmd(0),
      i1  => group_3_2_decoder_horizon_track_3_not_cmd(1),
      i2  => group_3_2_nq_mem_40,
      nq  => group_3_2_cmd_bot_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_3_not_cmd(1),
      i1  => group_3_2_nq_mem_40,
      i2  => group_3_2_nq_mem_38,
      nq  => group_3_2_cmd_top_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_3_not_cmd(0),
      i1  => group_3_2_nq_mem_39,
      i2  => group_3_2_nq_mem_40,
      nq  => group_3_2_cmd_pin4_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_3_q0_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_39,
      i1  => group_3_2_nq_mem_38,
      i2  => group_3_2_nq_mem_40,
      nq  => group_3_2_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_37,
      nq  => group_3_2_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_36,
      nq  => group_3_2_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_35,
      nq  => group_3_2_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_2_q7_ins : a3_x2
   port map (
      i0  => group_3_2_nq_mem_36,
      i1  => group_3_2_nq_mem_35,
      i2  => group_3_2_nq_mem_37,
      q   => g_2_2_cmd_lef_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_2_q6_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_2_not_cmd(1),
      i1  => group_3_2_decoder_horizon_track_2_not_cmd(2),
      i2  => group_3_2_nq_mem_35,
      nq  => g_2_2_cmd_bot_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_2_q5_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_2_not_cmd(0),
      i1  => group_3_2_decoder_horizon_track_2_not_cmd(2),
      i2  => group_3_2_nq_mem_36,
      nq  => g_2_2_cmd_top_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_35,
      i1  => group_3_2_decoder_horizon_track_2_not_cmd(2),
      i2  => group_3_2_nq_mem_36,
      nq  => group_3_2_cmd_rig_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_2_not_cmd(0),
      i1  => group_3_2_decoder_horizon_track_2_not_cmd(1),
      i2  => group_3_2_nq_mem_37,
      nq  => group_3_2_cmd_bot_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_2_not_cmd(1),
      i1  => group_3_2_nq_mem_37,
      i2  => group_3_2_nq_mem_35,
      nq  => group_3_2_cmd_top_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_2_not_cmd(0),
      i1  => group_3_2_nq_mem_36,
      i2  => group_3_2_nq_mem_37,
      nq  => group_3_2_cmd_pin4_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_2_q0_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_36,
      i1  => group_3_2_nq_mem_35,
      i2  => group_3_2_nq_mem_37,
      nq  => group_3_2_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_34,
      nq  => group_3_2_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_33,
      nq  => group_3_2_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_32,
      nq  => group_3_2_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_1_q7_ins : a3_x2
   port map (
      i0  => group_3_2_nq_mem_33,
      i1  => group_3_2_nq_mem_32,
      i2  => group_3_2_nq_mem_34,
      q   => g_2_2_cmd_lef_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_1_q6_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_1_not_cmd(1),
      i1  => group_3_2_decoder_horizon_track_1_not_cmd(2),
      i2  => group_3_2_nq_mem_32,
      nq  => g_2_2_cmd_bot_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_1_q5_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_1_not_cmd(0),
      i1  => group_3_2_decoder_horizon_track_1_not_cmd(2),
      i2  => group_3_2_nq_mem_33,
      nq  => g_2_2_cmd_top_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_32,
      i1  => group_3_2_decoder_horizon_track_1_not_cmd(2),
      i2  => group_3_2_nq_mem_33,
      nq  => group_3_2_cmd_rig_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_1_not_cmd(0),
      i1  => group_3_2_decoder_horizon_track_1_not_cmd(1),
      i2  => group_3_2_nq_mem_34,
      nq  => group_3_2_cmd_bot_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_1_not_cmd(1),
      i1  => group_3_2_nq_mem_34,
      i2  => group_3_2_nq_mem_32,
      nq  => group_3_2_cmd_top_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_1_not_cmd(0),
      i1  => group_3_2_nq_mem_33,
      i2  => group_3_2_nq_mem_34,
      nq  => group_3_2_cmd_pin4_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_1_q0_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_33,
      i1  => group_3_2_nq_mem_32,
      i2  => group_3_2_nq_mem_34,
      nq  => group_3_2_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_31,
      nq  => group_3_2_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_30,
      nq  => group_3_2_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_2_nq_mem_29,
      nq  => group_3_2_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_0_q7_ins : a3_x2
   port map (
      i0  => group_3_2_nq_mem_30,
      i1  => group_3_2_nq_mem_29,
      i2  => group_3_2_nq_mem_31,
      q   => g_2_2_cmd_lef_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_0_q6_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_0_not_cmd(1),
      i1  => group_3_2_decoder_horizon_track_0_not_cmd(2),
      i2  => group_3_2_nq_mem_29,
      nq  => g_2_2_cmd_bot_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_0_q5_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_0_not_cmd(0),
      i1  => group_3_2_decoder_horizon_track_0_not_cmd(2),
      i2  => group_3_2_nq_mem_30,
      nq  => g_2_2_cmd_top_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_29,
      i1  => group_3_2_decoder_horizon_track_0_not_cmd(2),
      i2  => group_3_2_nq_mem_30,
      nq  => group_3_2_cmd_rig_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_0_not_cmd(0),
      i1  => group_3_2_decoder_horizon_track_0_not_cmd(1),
      i2  => group_3_2_nq_mem_31,
      nq  => group_3_2_cmd_bot_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_0_not_cmd(1),
      i1  => group_3_2_nq_mem_31,
      i2  => group_3_2_nq_mem_29,
      nq  => group_3_2_cmd_top_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_3_2_decoder_horizon_track_0_not_cmd(0),
      i1  => group_3_2_nq_mem_30,
      i2  => group_3_2_nq_mem_31,
      nq  => group_3_2_cmd_pin4_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_decoder_horizon_track_0_q0_ins : no3_x1
   port map (
      i0  => group_3_2_nq_mem_30,
      i1  => group_3_2_nq_mem_29,
      i2  => group_3_2_nq_mem_31,
      nq  => group_3_2_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_topside_in1_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_20,
      i0  => g_2_2_rig_0,
      i1  => g_2_2_rig_1,
      nq  => group_3_2_clb_topside_in1_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_topside_in1_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_20,
      i0  => g_2_2_rig_2,
      i1  => g_2_2_rig_3,
      nq  => group_3_2_clb_topside_in1_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_topside_in1_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_20,
      i0  => g_2_2_rig_4,
      i1  => g_2_2_rig_5,
      nq  => group_3_2_clb_topside_in1_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_topside_in1_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_20,
      i0  => g_2_2_rig_6,
      i1  => g_2_2_rig_7,
      nq  => group_3_2_clb_topside_in1_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_topside_in1_mux_mx10 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_21,
      i0  => group_3_2_clb_topside_in1_mux_q00,
      i1  => group_3_2_clb_topside_in1_mux_q01,
      nq  => group_3_2_clb_topside_in1_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_topside_in1_mux_mx11 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_21,
      i0  => group_3_2_clb_topside_in1_mux_q02,
      i1  => group_3_2_clb_topside_in1_mux_q03,
      nq  => group_3_2_clb_topside_in1_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_topside_in1_mux_mx20 : mx2_x2
   port map (
      cmd => group_3_2_nq_mem_22,
      i0  => group_3_2_clb_topside_in1_mux_q10,
      i1  => group_3_2_clb_topside_in1_mux_q11,
      q   => g_3_2_out_top,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_in0_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_17,
      i0  => g_2_2_rig_0,
      i1  => g_2_2_rig_1,
      nq  => group_3_2_clb_in0_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_in0_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_17,
      i0  => g_2_2_rig_2,
      i1  => g_2_2_rig_3,
      nq  => group_3_2_clb_in0_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_in0_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_17,
      i0  => g_2_2_rig_4,
      i1  => g_2_2_rig_5,
      nq  => group_3_2_clb_in0_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_in0_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_17,
      i0  => g_2_2_rig_6,
      i1  => g_2_2_rig_7,
      nq  => group_3_2_clb_in0_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_in0_mux_mx10 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_18,
      i0  => group_3_2_clb_in0_mux_q00,
      i1  => group_3_2_clb_in0_mux_q01,
      nq  => group_3_2_clb_in0_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_in0_mux_mx11 : nmx2_x1
   port map (
      cmd => group_3_2_nq_mem_18,
      i0  => group_3_2_clb_in0_mux_q02,
      i1  => group_3_2_clb_in0_mux_q03,
      nq  => group_3_2_clb_in0_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_2_clb_in0_mux_mx20 : mx2_x2
   port map (
      cmd => group_3_2_nq_mem_19,
      i0  => group_3_2_clb_in0_mux_q10,
      i1  => group_3_2_clb_in0_mux_q11,
      q   => group_3_2_in_0,
      vdd => vdd,
      vss => vss
   );

group_3_2_lut_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_2_in_3,
      i0  => group_3_2_nq_mem_0,
      i1  => group_3_2_nq_mem_1,
      nq  => group_3_2_lut_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_2_lut_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_2_in_3,
      i0  => group_3_2_nq_mem_2,
      i1  => group_3_2_nq_mem_3,
      nq  => group_3_2_lut_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_2_lut_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_2_in_3,
      i0  => group_3_2_nq_mem_4,
      i1  => group_3_2_nq_mem_5,
      nq  => group_3_2_lut_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_2_lut_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_2_in_3,
      i0  => group_3_2_nq_mem_6,
      i1  => group_3_2_nq_mem_7,
      nq  => group_3_2_lut_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_2_lut_mux_mx04 : nmx2_x1
   port map (
      cmd => group_3_2_in_3,
      i0  => group_3_2_nq_mem_8,
      i1  => group_3_2_nq_mem_9,
      nq  => group_3_2_lut_mux_q04,
      vdd => vdd,
      vss => vss
   );

group_3_2_lut_mux_mx05 : nmx2_x1
   port map (
      cmd => group_3_2_in_3,
      i0  => group_3_2_nq_mem_10,
      i1  => group_3_2_nq_mem_11,
      nq  => group_3_2_lut_mux_q05,
      vdd => vdd,
      vss => vss
   );

group_3_2_lut_mux_mx06 : nmx2_x1
   port map (
      cmd => group_3_2_in_3,
      i0  => group_3_2_nq_mem_12,
      i1  => group_3_2_nq_mem_13,
      nq  => group_3_2_lut_mux_q06,
      vdd => vdd,
      vss => vss
   );

group_3_2_lut_mux_mx07 : nmx2_x1
   port map (
      cmd => group_3_2_in_3,
      i0  => group_3_2_nq_mem_14,
      i1  => group_3_2_nq_mem_15,
      nq  => group_3_2_lut_mux_q07,
      vdd => vdd,
      vss => vss
   );

group_3_2_lut_mux_mx10 : nmx2_x1
   port map (
      cmd => g_2_2_out_rig,
      i0  => group_3_2_lut_mux_q00,
      i1  => group_3_2_lut_mux_q01,
      nq  => group_3_2_lut_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_2_lut_mux_mx11 : nmx2_x1
   port map (
      cmd => g_2_2_out_rig,
      i0  => group_3_2_lut_mux_q02,
      i1  => group_3_2_lut_mux_q03,
      nq  => group_3_2_lut_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_2_lut_mux_mx12 : nmx2_x1
   port map (
      cmd => g_2_2_out_rig,
      i0  => group_3_2_lut_mux_q04,
      i1  => group_3_2_lut_mux_q05,
      nq  => group_3_2_lut_mux_q12,
      vdd => vdd,
      vss => vss
   );

group_3_2_lut_mux_mx13 : nmx2_x1
   port map (
      cmd => g_2_2_out_rig,
      i0  => group_3_2_lut_mux_q06,
      i1  => group_3_2_lut_mux_q07,
      nq  => group_3_2_lut_mux_q13,
      vdd => vdd,
      vss => vss
   );

group_3_2_lut_mux_mx20 : nmx2_x1
   port map (
      cmd => g_3_1_out_top,
      i0  => group_3_2_lut_mux_q10,
      i1  => group_3_2_lut_mux_q11,
      nq  => group_3_2_lut_mux_q20,
      vdd => vdd,
      vss => vss
   );

group_3_2_lut_mux_mx21 : nmx2_x1
   port map (
      cmd => g_3_1_out_top,
      i0  => group_3_2_lut_mux_q12,
      i1  => group_3_2_lut_mux_q13,
      nq  => group_3_2_lut_mux_q21,
      vdd => vdd,
      vss => vss
   );

group_3_2_lut_mux_mx30 : nmx2_x1
   port map (
      cmd => group_3_2_in_0,
      i0  => group_3_2_lut_mux_q20,
      i1  => group_3_2_lut_mux_q21,
      nq  => group_3_2_out_lut,
      vdd => vdd,
      vss => vss
   );

group_3_1_mux_scan : mx2_x2
   port map (
      cmd => g_3_1_test_in,
      i0  => group_3_1_out_lut,
      i1  => g_2_1_scout,
      q   => group_3_1_out_lut_scan,
      vdd => vdd,
      vss => vss
   );

group_3_1_buf_test : buf_x2
   port map (
      i   => g_3_1_test_in,
      q   => g_2_1_test_in,
      vdd => vdd,
      vss => vss
   );

group_3_1_flip_flop_clb : sff1_x4
   port map (
      ck  => clk_bot_x3,
      i   => group_3_1_out_lut_scan,
      q   => g_3_1_scout,
      vdd => vdd,
      vss => vss
   );

group_3_1_mux_out : mx2_x2
   port map (
      cmd => group_3_1_nq_mem_16,
      i0  => group_3_1_out_lut,
      i1  => g_3_1_scout,
      q   => group_3_1_out_clb,
      vdd => vdd,
      vss => vss
   );

group_3_1_zero_horiz_0 : zero_x0
   port map (
      nq  => group_3_1_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_3_1_cmd_zero_lef_0,
      i   => group_3_1_sig_zero_horiz_0,
      q   => g_2_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_pin4_lef_0 : ts_x4
   port map (
      cmd => group_3_1_cmd_pin4_lef_0,
      i   => group_3_1_out_clb,
      q   => g_2_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_lef_0 : ts_x4
   port map (
      cmd => group_3_1_cmd_top_lef_0,
      i   => g_3_1_top_0,
      q   => g_2_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_lef_0 : ts_x4
   port map (
      cmd => group_3_1_cmd_bot_lef_0,
      i   => g_3_0_top_0,
      q   => g_2_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_lef_0 : ts_x4
   port map (
      cmd => group_3_1_cmd_rig_lef_0,
      i   => g_3_1_rig_0,
      q   => g_2_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_rig_0 : ts_x4
   port map (
      cmd => g_3_1_cmd_top_rig_0,
      i   => g_3_1_top_0,
      q   => g_3_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_rig_0 : ts_x4
   port map (
      cmd => g_3_1_cmd_bot_rig_0,
      i   => g_3_0_top_0,
      q   => g_3_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_rig_0 : ts_x4
   port map (
      cmd => g_3_1_cmd_lef_rig_0,
      i   => g_2_1_rig_0,
      q   => g_3_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_zero_horiz_1 : zero_x0
   port map (
      nq  => group_3_1_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_3_1_cmd_zero_lef_1,
      i   => group_3_1_sig_zero_horiz_1,
      q   => g_2_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_pin4_lef_1 : ts_x4
   port map (
      cmd => group_3_1_cmd_pin4_lef_1,
      i   => group_3_1_out_clb,
      q   => g_2_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_lef_1 : ts_x4
   port map (
      cmd => group_3_1_cmd_top_lef_1,
      i   => g_3_1_top_1,
      q   => g_2_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_lef_1 : ts_x4
   port map (
      cmd => group_3_1_cmd_bot_lef_1,
      i   => g_3_0_top_1,
      q   => g_2_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_lef_1 : ts_x4
   port map (
      cmd => group_3_1_cmd_rig_lef_1,
      i   => g_3_1_rig_1,
      q   => g_2_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_rig_1 : ts_x4
   port map (
      cmd => g_3_1_cmd_top_rig_1,
      i   => g_3_1_top_1,
      q   => g_3_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_rig_1 : ts_x4
   port map (
      cmd => g_3_1_cmd_bot_rig_1,
      i   => g_3_0_top_1,
      q   => g_3_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_rig_1 : ts_x4
   port map (
      cmd => g_3_1_cmd_lef_rig_1,
      i   => g_2_1_rig_1,
      q   => g_3_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_zero_horiz_2 : zero_x0
   port map (
      nq  => group_3_1_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_3_1_cmd_zero_lef_2,
      i   => group_3_1_sig_zero_horiz_2,
      q   => g_2_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_pin4_lef_2 : ts_x4
   port map (
      cmd => group_3_1_cmd_pin4_lef_2,
      i   => group_3_1_out_clb,
      q   => g_2_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_lef_2 : ts_x4
   port map (
      cmd => group_3_1_cmd_top_lef_2,
      i   => g_3_1_top_2,
      q   => g_2_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_lef_2 : ts_x4
   port map (
      cmd => group_3_1_cmd_bot_lef_2,
      i   => g_3_0_top_2,
      q   => g_2_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_lef_2 : ts_x4
   port map (
      cmd => group_3_1_cmd_rig_lef_2,
      i   => g_3_1_rig_2,
      q   => g_2_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_rig_2 : ts_x4
   port map (
      cmd => g_3_1_cmd_top_rig_2,
      i   => g_3_1_top_2,
      q   => g_3_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_rig_2 : ts_x4
   port map (
      cmd => g_3_1_cmd_bot_rig_2,
      i   => g_3_0_top_2,
      q   => g_3_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_rig_2 : ts_x4
   port map (
      cmd => g_3_1_cmd_lef_rig_2,
      i   => g_2_1_rig_2,
      q   => g_3_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_zero_horiz_3 : zero_x0
   port map (
      nq  => group_3_1_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_3_1_cmd_zero_lef_3,
      i   => group_3_1_sig_zero_horiz_3,
      q   => g_2_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_pin4_lef_3 : ts_x4
   port map (
      cmd => group_3_1_cmd_pin4_lef_3,
      i   => group_3_1_out_clb,
      q   => g_2_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_lef_3 : ts_x4
   port map (
      cmd => group_3_1_cmd_top_lef_3,
      i   => g_3_1_top_3,
      q   => g_2_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_lef_3 : ts_x4
   port map (
      cmd => group_3_1_cmd_bot_lef_3,
      i   => g_3_0_top_3,
      q   => g_2_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_lef_3 : ts_x4
   port map (
      cmd => group_3_1_cmd_rig_lef_3,
      i   => g_3_1_rig_3,
      q   => g_2_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_rig_3 : ts_x4
   port map (
      cmd => g_3_1_cmd_top_rig_3,
      i   => g_3_1_top_3,
      q   => g_3_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_rig_3 : ts_x4
   port map (
      cmd => g_3_1_cmd_bot_rig_3,
      i   => g_3_0_top_3,
      q   => g_3_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_rig_3 : ts_x4
   port map (
      cmd => g_3_1_cmd_lef_rig_3,
      i   => g_2_1_rig_3,
      q   => g_3_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_zero_horiz_4 : zero_x0
   port map (
      nq  => group_3_1_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_3_1_cmd_zero_lef_4,
      i   => group_3_1_sig_zero_horiz_4,
      q   => g_2_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_pin4_lef_4 : ts_x4
   port map (
      cmd => group_3_1_cmd_pin4_lef_4,
      i   => group_3_1_out_clb,
      q   => g_2_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_lef_4 : ts_x4
   port map (
      cmd => group_3_1_cmd_top_lef_4,
      i   => g_3_1_top_4,
      q   => g_2_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_lef_4 : ts_x4
   port map (
      cmd => group_3_1_cmd_bot_lef_4,
      i   => g_3_0_top_4,
      q   => g_2_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_lef_4 : ts_x4
   port map (
      cmd => group_3_1_cmd_rig_lef_4,
      i   => g_3_1_rig_4,
      q   => g_2_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_rig_4 : ts_x4
   port map (
      cmd => g_3_1_cmd_top_rig_4,
      i   => g_3_1_top_4,
      q   => g_3_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_rig_4 : ts_x4
   port map (
      cmd => g_3_1_cmd_bot_rig_4,
      i   => g_3_0_top_4,
      q   => g_3_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_rig_4 : ts_x4
   port map (
      cmd => g_3_1_cmd_lef_rig_4,
      i   => g_2_1_rig_4,
      q   => g_3_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_zero_horiz_5 : zero_x0
   port map (
      nq  => group_3_1_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_3_1_cmd_zero_lef_5,
      i   => group_3_1_sig_zero_horiz_5,
      q   => g_2_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_pin4_lef_5 : ts_x4
   port map (
      cmd => group_3_1_cmd_pin4_lef_5,
      i   => group_3_1_out_clb,
      q   => g_2_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_lef_5 : ts_x4
   port map (
      cmd => group_3_1_cmd_top_lef_5,
      i   => g_3_1_top_5,
      q   => g_2_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_lef_5 : ts_x4
   port map (
      cmd => group_3_1_cmd_bot_lef_5,
      i   => g_3_0_top_5,
      q   => g_2_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_lef_5 : ts_x4
   port map (
      cmd => group_3_1_cmd_rig_lef_5,
      i   => g_3_1_rig_5,
      q   => g_2_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_rig_5 : ts_x4
   port map (
      cmd => g_3_1_cmd_top_rig_5,
      i   => g_3_1_top_5,
      q   => g_3_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_rig_5 : ts_x4
   port map (
      cmd => g_3_1_cmd_bot_rig_5,
      i   => g_3_0_top_5,
      q   => g_3_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_rig_5 : ts_x4
   port map (
      cmd => g_3_1_cmd_lef_rig_5,
      i   => g_2_1_rig_5,
      q   => g_3_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_zero_horiz_6 : zero_x0
   port map (
      nq  => group_3_1_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_3_1_cmd_zero_lef_6,
      i   => group_3_1_sig_zero_horiz_6,
      q   => g_2_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_pin4_lef_6 : ts_x4
   port map (
      cmd => group_3_1_cmd_pin4_lef_6,
      i   => group_3_1_out_clb,
      q   => g_2_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_lef_6 : ts_x4
   port map (
      cmd => group_3_1_cmd_top_lef_6,
      i   => g_3_1_top_6,
      q   => g_2_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_lef_6 : ts_x4
   port map (
      cmd => group_3_1_cmd_bot_lef_6,
      i   => g_3_0_top_6,
      q   => g_2_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_lef_6 : ts_x4
   port map (
      cmd => group_3_1_cmd_rig_lef_6,
      i   => g_3_1_rig_6,
      q   => g_2_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_rig_6 : ts_x4
   port map (
      cmd => g_3_1_cmd_top_rig_6,
      i   => g_3_1_top_6,
      q   => g_3_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_rig_6 : ts_x4
   port map (
      cmd => g_3_1_cmd_bot_rig_6,
      i   => g_3_0_top_6,
      q   => g_3_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_rig_6 : ts_x4
   port map (
      cmd => g_3_1_cmd_lef_rig_6,
      i   => g_2_1_rig_6,
      q   => g_3_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_zero_horiz_7 : zero_x0
   port map (
      nq  => group_3_1_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_3_1_cmd_zero_lef_7,
      i   => group_3_1_sig_zero_horiz_7,
      q   => g_2_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_pin4_lef_7 : ts_x4
   port map (
      cmd => group_3_1_cmd_pin4_lef_7,
      i   => group_3_1_out_clb,
      q   => g_2_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_lef_7 : ts_x4
   port map (
      cmd => group_3_1_cmd_top_lef_7,
      i   => g_3_1_top_7,
      q   => g_2_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_lef_7 : ts_x4
   port map (
      cmd => group_3_1_cmd_bot_lef_7,
      i   => g_3_0_top_7,
      q   => g_2_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_lef_7 : ts_x4
   port map (
      cmd => group_3_1_cmd_rig_lef_7,
      i   => g_3_1_rig_7,
      q   => g_2_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_rig_7 : ts_x4
   port map (
      cmd => g_3_1_cmd_top_rig_7,
      i   => g_3_1_top_7,
      q   => g_3_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_rig_7 : ts_x4
   port map (
      cmd => g_3_1_cmd_bot_rig_7,
      i   => g_3_0_top_7,
      q   => g_3_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_rig_7 : ts_x4
   port map (
      cmd => g_3_1_cmd_lef_rig_7,
      i   => g_2_1_rig_7,
      q   => g_3_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_zero_vert_0 : zero_x0
   port map (
      nq  => group_3_1_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_3_1_cmd_zero_bot_0,
      i   => group_3_1_sig_zero_vert_0,
      q   => g_3_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_pin5_bot_0 : ts_x4
   port map (
      cmd => group_3_1_cmd_pin5_bot_0,
      i   => group_3_1_out_clb,
      q   => g_3_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_bot_0 : ts_x4
   port map (
      cmd => group_3_1_cmd_top_bot_0,
      i   => g_3_1_top_0,
      q   => g_3_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_bot_0 : ts_x4
   port map (
      cmd => group_3_1_cmd_lef_bot_0,
      i   => g_2_1_rig_0,
      q   => g_3_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_bot_0 : ts_x4
   port map (
      cmd => group_3_1_cmd_rig_bot_0,
      i   => g_3_1_rig_0,
      q   => g_3_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_top_0 : ts_x4
   port map (
      cmd => g_3_1_cmd_bot_top_0,
      i   => g_3_0_top_0,
      q   => g_3_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_top_0 : ts_x4
   port map (
      cmd => g_3_1_cmd_lef_top_0,
      i   => g_2_1_rig_0,
      q   => g_3_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_top_0 : ts_x4
   port map (
      cmd => g_3_1_cmd_rig_top_0,
      i   => g_3_1_rig_0,
      q   => g_3_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_zero_vert_1 : zero_x0
   port map (
      nq  => group_3_1_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_3_1_cmd_zero_bot_1,
      i   => group_3_1_sig_zero_vert_1,
      q   => g_3_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_pin5_bot_1 : ts_x4
   port map (
      cmd => group_3_1_cmd_pin5_bot_1,
      i   => group_3_1_out_clb,
      q   => g_3_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_bot_1 : ts_x4
   port map (
      cmd => group_3_1_cmd_top_bot_1,
      i   => g_3_1_top_1,
      q   => g_3_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_bot_1 : ts_x4
   port map (
      cmd => group_3_1_cmd_lef_bot_1,
      i   => g_2_1_rig_1,
      q   => g_3_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_bot_1 : ts_x4
   port map (
      cmd => group_3_1_cmd_rig_bot_1,
      i   => g_3_1_rig_1,
      q   => g_3_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_top_1 : ts_x4
   port map (
      cmd => g_3_1_cmd_bot_top_1,
      i   => g_3_0_top_1,
      q   => g_3_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_top_1 : ts_x4
   port map (
      cmd => g_3_1_cmd_lef_top_1,
      i   => g_2_1_rig_1,
      q   => g_3_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_top_1 : ts_x4
   port map (
      cmd => g_3_1_cmd_rig_top_1,
      i   => g_3_1_rig_1,
      q   => g_3_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_zero_vert_2 : zero_x0
   port map (
      nq  => group_3_1_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_3_1_cmd_zero_bot_2,
      i   => group_3_1_sig_zero_vert_2,
      q   => g_3_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_pin5_bot_2 : ts_x4
   port map (
      cmd => group_3_1_cmd_pin5_bot_2,
      i   => group_3_1_out_clb,
      q   => g_3_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_bot_2 : ts_x4
   port map (
      cmd => group_3_1_cmd_top_bot_2,
      i   => g_3_1_top_2,
      q   => g_3_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_bot_2 : ts_x4
   port map (
      cmd => group_3_1_cmd_lef_bot_2,
      i   => g_2_1_rig_2,
      q   => g_3_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_bot_2 : ts_x4
   port map (
      cmd => group_3_1_cmd_rig_bot_2,
      i   => g_3_1_rig_2,
      q   => g_3_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_top_2 : ts_x4
   port map (
      cmd => g_3_1_cmd_bot_top_2,
      i   => g_3_0_top_2,
      q   => g_3_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_top_2 : ts_x4
   port map (
      cmd => g_3_1_cmd_lef_top_2,
      i   => g_2_1_rig_2,
      q   => g_3_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_top_2 : ts_x4
   port map (
      cmd => g_3_1_cmd_rig_top_2,
      i   => g_3_1_rig_2,
      q   => g_3_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_zero_vert_3 : zero_x0
   port map (
      nq  => group_3_1_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_3_1_cmd_zero_bot_3,
      i   => group_3_1_sig_zero_vert_3,
      q   => g_3_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_pin5_bot_3 : ts_x4
   port map (
      cmd => group_3_1_cmd_pin5_bot_3,
      i   => group_3_1_out_clb,
      q   => g_3_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_bot_3 : ts_x4
   port map (
      cmd => group_3_1_cmd_top_bot_3,
      i   => g_3_1_top_3,
      q   => g_3_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_bot_3 : ts_x4
   port map (
      cmd => group_3_1_cmd_lef_bot_3,
      i   => g_2_1_rig_3,
      q   => g_3_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_bot_3 : ts_x4
   port map (
      cmd => group_3_1_cmd_rig_bot_3,
      i   => g_3_1_rig_3,
      q   => g_3_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_top_3 : ts_x4
   port map (
      cmd => g_3_1_cmd_bot_top_3,
      i   => g_3_0_top_3,
      q   => g_3_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_top_3 : ts_x4
   port map (
      cmd => g_3_1_cmd_lef_top_3,
      i   => g_2_1_rig_3,
      q   => g_3_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_top_3 : ts_x4
   port map (
      cmd => g_3_1_cmd_rig_top_3,
      i   => g_3_1_rig_3,
      q   => g_3_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_zero_vert_4 : zero_x0
   port map (
      nq  => group_3_1_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_3_1_cmd_zero_bot_4,
      i   => group_3_1_sig_zero_vert_4,
      q   => g_3_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_pin5_bot_4 : ts_x4
   port map (
      cmd => group_3_1_cmd_pin5_bot_4,
      i   => group_3_1_out_clb,
      q   => g_3_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_bot_4 : ts_x4
   port map (
      cmd => group_3_1_cmd_top_bot_4,
      i   => g_3_1_top_4,
      q   => g_3_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_bot_4 : ts_x4
   port map (
      cmd => group_3_1_cmd_lef_bot_4,
      i   => g_2_1_rig_4,
      q   => g_3_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_bot_4 : ts_x4
   port map (
      cmd => group_3_1_cmd_rig_bot_4,
      i   => g_3_1_rig_4,
      q   => g_3_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_top_4 : ts_x4
   port map (
      cmd => g_3_1_cmd_bot_top_4,
      i   => g_3_0_top_4,
      q   => g_3_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_top_4 : ts_x4
   port map (
      cmd => g_3_1_cmd_lef_top_4,
      i   => g_2_1_rig_4,
      q   => g_3_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_top_4 : ts_x4
   port map (
      cmd => g_3_1_cmd_rig_top_4,
      i   => g_3_1_rig_4,
      q   => g_3_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_zero_vert_5 : zero_x0
   port map (
      nq  => group_3_1_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_3_1_cmd_zero_bot_5,
      i   => group_3_1_sig_zero_vert_5,
      q   => g_3_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_pin5_bot_5 : ts_x4
   port map (
      cmd => group_3_1_cmd_pin5_bot_5,
      i   => group_3_1_out_clb,
      q   => g_3_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_bot_5 : ts_x4
   port map (
      cmd => group_3_1_cmd_top_bot_5,
      i   => g_3_1_top_5,
      q   => g_3_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_bot_5 : ts_x4
   port map (
      cmd => group_3_1_cmd_lef_bot_5,
      i   => g_2_1_rig_5,
      q   => g_3_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_bot_5 : ts_x4
   port map (
      cmd => group_3_1_cmd_rig_bot_5,
      i   => g_3_1_rig_5,
      q   => g_3_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_top_5 : ts_x4
   port map (
      cmd => g_3_1_cmd_bot_top_5,
      i   => g_3_0_top_5,
      q   => g_3_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_top_5 : ts_x4
   port map (
      cmd => g_3_1_cmd_lef_top_5,
      i   => g_2_1_rig_5,
      q   => g_3_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_top_5 : ts_x4
   port map (
      cmd => g_3_1_cmd_rig_top_5,
      i   => g_3_1_rig_5,
      q   => g_3_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_zero_vert_6 : zero_x0
   port map (
      nq  => group_3_1_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_3_1_cmd_zero_bot_6,
      i   => group_3_1_sig_zero_vert_6,
      q   => g_3_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_pin5_bot_6 : ts_x4
   port map (
      cmd => group_3_1_cmd_pin5_bot_6,
      i   => group_3_1_out_clb,
      q   => g_3_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_bot_6 : ts_x4
   port map (
      cmd => group_3_1_cmd_top_bot_6,
      i   => g_3_1_top_6,
      q   => g_3_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_bot_6 : ts_x4
   port map (
      cmd => group_3_1_cmd_lef_bot_6,
      i   => g_2_1_rig_6,
      q   => g_3_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_bot_6 : ts_x4
   port map (
      cmd => group_3_1_cmd_rig_bot_6,
      i   => g_3_1_rig_6,
      q   => g_3_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_top_6 : ts_x4
   port map (
      cmd => g_3_1_cmd_bot_top_6,
      i   => g_3_0_top_6,
      q   => g_3_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_top_6 : ts_x4
   port map (
      cmd => g_3_1_cmd_lef_top_6,
      i   => g_2_1_rig_6,
      q   => g_3_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_top_6 : ts_x4
   port map (
      cmd => g_3_1_cmd_rig_top_6,
      i   => g_3_1_rig_6,
      q   => g_3_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_zero_vert_7 : zero_x0
   port map (
      nq  => group_3_1_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_3_1_cmd_zero_bot_7,
      i   => group_3_1_sig_zero_vert_7,
      q   => g_3_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_pin5_bot_7 : ts_x4
   port map (
      cmd => group_3_1_cmd_pin5_bot_7,
      i   => group_3_1_out_clb,
      q   => g_3_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_top_bot_7 : ts_x4
   port map (
      cmd => group_3_1_cmd_top_bot_7,
      i   => g_3_1_top_7,
      q   => g_3_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_bot_7 : ts_x4
   port map (
      cmd => group_3_1_cmd_lef_bot_7,
      i   => g_2_1_rig_7,
      q   => g_3_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_bot_7 : ts_x4
   port map (
      cmd => group_3_1_cmd_rig_bot_7,
      i   => g_3_1_rig_7,
      q   => g_3_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_bot_top_7 : ts_x4
   port map (
      cmd => g_3_1_cmd_bot_top_7,
      i   => g_3_0_top_7,
      q   => g_3_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_lef_top_7 : ts_x4
   port map (
      cmd => g_3_1_cmd_lef_top_7,
      i   => g_2_1_rig_7,
      q   => g_3_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_ts_rig_top_7 : ts_x4
   port map (
      cmd => g_3_1_cmd_rig_top_7,
      i   => g_3_1_rig_7,
      q   => g_3_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_mem_0 : sram_x1
   port map (
      d      => g_3_1_data_top(0),
      nq     => group_3_1_nq_mem_0,
      strobe => group_3_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_1 : sram_x1
   port map (
      d      => g_3_1_data_top(1),
      nq     => group_3_1_nq_mem_1,
      strobe => group_3_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_2 : sram_x1
   port map (
      d      => g_3_1_data_top(2),
      nq     => group_3_1_nq_mem_2,
      strobe => group_3_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_3 : sram_x1
   port map (
      d      => g_3_1_data_top(3),
      nq     => group_3_1_nq_mem_3,
      strobe => group_3_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_4 : sram_x1
   port map (
      d      => g_3_1_data_top(4),
      nq     => group_3_1_nq_mem_4,
      strobe => group_3_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_5 : sram_x1
   port map (
      d      => g_3_1_data_top(5),
      nq     => group_3_1_nq_mem_5,
      strobe => group_3_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_6 : sram_x1
   port map (
      d      => g_3_1_data_top(6),
      nq     => group_3_1_nq_mem_6,
      strobe => group_3_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_7 : sram_x1
   port map (
      d      => g_3_1_data_top(7),
      nq     => group_3_1_nq_mem_7,
      strobe => group_3_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_8 : sram_x1
   port map (
      d      => g_3_1_data_top(0),
      nq     => group_3_1_nq_mem_8,
      strobe => group_3_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_9 : sram_x1
   port map (
      d      => g_3_1_data_top(1),
      nq     => group_3_1_nq_mem_9,
      strobe => group_3_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_10 : sram_x1
   port map (
      d      => g_3_1_data_top(2),
      nq     => group_3_1_nq_mem_10,
      strobe => group_3_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_11 : sram_x1
   port map (
      d      => g_3_1_data_top(3),
      nq     => group_3_1_nq_mem_11,
      strobe => group_3_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_12 : sram_x1
   port map (
      d      => g_3_1_data_top(4),
      nq     => group_3_1_nq_mem_12,
      strobe => group_3_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_13 : sram_x1
   port map (
      d      => g_3_1_data_top(5),
      nq     => group_3_1_nq_mem_13,
      strobe => group_3_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_14 : sram_x1
   port map (
      d      => g_3_1_data_top(6),
      nq     => group_3_1_nq_mem_14,
      strobe => group_3_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_15 : sram_x1
   port map (
      d      => g_3_1_data_top(7),
      nq     => group_3_1_nq_mem_15,
      strobe => group_3_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_16 : sram_x1
   port map (
      d      => g_3_1_data_top(0),
      nq     => group_3_1_nq_mem_16,
      strobe => group_3_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_17 : sram_x1
   port map (
      d      => g_3_1_data_top(1),
      nq     => group_3_1_nq_mem_17,
      strobe => group_3_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_18 : sram_x1
   port map (
      d      => g_3_1_data_top(2),
      nq     => group_3_1_nq_mem_18,
      strobe => group_3_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_19 : sram_x1
   port map (
      d      => g_3_1_data_top(3),
      nq     => group_3_1_nq_mem_19,
      strobe => group_3_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_20 : sram_x1
   port map (
      d      => g_3_1_data_top(4),
      nq     => group_3_1_nq_mem_20,
      strobe => group_3_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_21 : sram_x1
   port map (
      d      => g_3_1_data_top(5),
      nq     => group_3_1_nq_mem_21,
      strobe => group_3_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_22 : sram_x1
   port map (
      d      => g_3_1_data_top(6),
      nq     => group_3_1_nq_mem_22,
      strobe => group_3_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_23 : sram_x1
   port map (
      d      => g_3_1_data_top(7),
      nq     => group_3_1_nq_mem_23,
      strobe => group_3_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_24 : sram_x1
   port map (
      d      => g_3_1_data_top(0),
      nq     => group_3_1_nq_mem_24,
      strobe => group_3_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_25 : sram_x1
   port map (
      d      => g_3_1_data_top(1),
      nq     => group_3_1_nq_mem_25,
      strobe => group_3_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_26 : sram_x1
   port map (
      d      => g_3_1_data_top(2),
      nq     => group_3_1_nq_mem_26,
      strobe => group_3_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_27 : sram_x1
   port map (
      d      => g_3_1_data_top(3),
      nq     => group_3_1_nq_mem_27,
      strobe => group_3_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_28 : sram_x1
   port map (
      d      => g_3_1_data_top(4),
      nq     => group_3_1_nq_mem_28,
      strobe => group_3_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_29 : sram_x1
   port map (
      d      => g_3_1_data_top(5),
      nq     => group_3_1_nq_mem_29,
      strobe => group_3_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_30 : sram_x1
   port map (
      d      => g_3_1_data_top(6),
      nq     => group_3_1_nq_mem_30,
      strobe => group_3_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_31 : sram_x1
   port map (
      d      => g_3_1_data_top(7),
      nq     => group_3_1_nq_mem_31,
      strobe => group_3_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_32 : sram_x1
   port map (
      d      => g_3_1_data_top(0),
      nq     => group_3_1_nq_mem_32,
      strobe => group_3_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_33 : sram_x1
   port map (
      d      => g_3_1_data_top(1),
      nq     => group_3_1_nq_mem_33,
      strobe => group_3_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_34 : sram_x1
   port map (
      d      => g_3_1_data_top(2),
      nq     => group_3_1_nq_mem_34,
      strobe => group_3_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_35 : sram_x1
   port map (
      d      => g_3_1_data_top(3),
      nq     => group_3_1_nq_mem_35,
      strobe => group_3_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_36 : sram_x1
   port map (
      d      => g_3_1_data_top(4),
      nq     => group_3_1_nq_mem_36,
      strobe => group_3_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_37 : sram_x1
   port map (
      d      => g_3_1_data_top(5),
      nq     => group_3_1_nq_mem_37,
      strobe => group_3_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_38 : sram_x1
   port map (
      d      => g_3_1_data_top(6),
      nq     => group_3_1_nq_mem_38,
      strobe => group_3_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_39 : sram_x1
   port map (
      d      => g_3_1_data_top(7),
      nq     => group_3_1_nq_mem_39,
      strobe => group_3_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_40 : sram_x1
   port map (
      d      => g_3_1_data_top(0),
      nq     => group_3_1_nq_mem_40,
      strobe => group_3_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_41 : sram_x1
   port map (
      d      => g_3_1_data_top(1),
      nq     => group_3_1_nq_mem_41,
      strobe => group_3_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_42 : sram_x1
   port map (
      d      => g_3_1_data_top(2),
      nq     => group_3_1_nq_mem_42,
      strobe => group_3_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_43 : sram_x1
   port map (
      d      => g_3_1_data_top(3),
      nq     => group_3_1_nq_mem_43,
      strobe => group_3_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_44 : sram_x1
   port map (
      d      => g_3_1_data_top(4),
      nq     => group_3_1_nq_mem_44,
      strobe => group_3_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_45 : sram_x1
   port map (
      d      => g_3_1_data_top(5),
      nq     => group_3_1_nq_mem_45,
      strobe => group_3_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_46 : sram_x1
   port map (
      d      => g_3_1_data_top(6),
      nq     => group_3_1_nq_mem_46,
      strobe => group_3_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_47 : sram_x1
   port map (
      d      => g_3_1_data_top(7),
      nq     => group_3_1_nq_mem_47,
      strobe => group_3_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_48 : sram_x1
   port map (
      d      => g_3_1_data_top(0),
      nq     => group_3_1_nq_mem_48,
      strobe => group_3_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_49 : sram_x1
   port map (
      d      => g_3_1_data_top(1),
      nq     => group_3_1_nq_mem_49,
      strobe => group_3_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_50 : sram_x1
   port map (
      d      => g_3_1_data_top(2),
      nq     => group_3_1_nq_mem_50,
      strobe => group_3_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_51 : sram_x1
   port map (
      d      => g_3_1_data_top(3),
      nq     => group_3_1_nq_mem_51,
      strobe => group_3_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_52 : sram_x1
   port map (
      d      => g_3_1_data_top(4),
      nq     => group_3_1_nq_mem_52,
      strobe => group_3_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_53 : sram_x1
   port map (
      d      => g_3_1_data_top(5),
      nq     => group_3_1_nq_mem_53,
      strobe => group_3_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_54 : sram_x1
   port map (
      d      => g_3_1_data_top(6),
      nq     => group_3_1_nq_mem_54,
      strobe => group_3_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_55 : sram_x1
   port map (
      d      => g_3_1_data_top(7),
      nq     => group_3_1_nq_mem_55,
      strobe => group_3_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_56 : sram_x1
   port map (
      d      => g_3_1_data_top(0),
      nq     => group_3_1_nq_mem_56,
      strobe => group_3_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_57 : sram_x1
   port map (
      d      => g_3_1_data_top(1),
      nq     => group_3_1_nq_mem_57,
      strobe => group_3_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_58 : sram_x1
   port map (
      d      => g_3_1_data_top(2),
      nq     => group_3_1_nq_mem_58,
      strobe => group_3_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_59 : sram_x1
   port map (
      d      => g_3_1_data_top(3),
      nq     => group_3_1_nq_mem_59,
      strobe => group_3_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_60 : sram_x1
   port map (
      d      => g_3_1_data_top(4),
      nq     => group_3_1_nq_mem_60,
      strobe => group_3_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_61 : sram_x1
   port map (
      d      => g_3_1_data_top(5),
      nq     => group_3_1_nq_mem_61,
      strobe => group_3_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_62 : sram_x1
   port map (
      d      => g_3_1_data_top(6),
      nq     => group_3_1_nq_mem_62,
      strobe => group_3_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_63 : sram_x1
   port map (
      d      => g_3_1_data_top(7),
      nq     => group_3_1_nq_mem_63,
      strobe => group_3_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_64 : sram_x1
   port map (
      d      => g_3_1_data_top(0),
      nq     => group_3_1_nq_mem_64,
      strobe => group_3_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_65 : sram_x1
   port map (
      d      => g_3_1_data_top(1),
      nq     => group_3_1_nq_mem_65,
      strobe => group_3_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_66 : sram_x1
   port map (
      d      => g_3_1_data_top(2),
      nq     => group_3_1_nq_mem_66,
      strobe => group_3_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_67 : sram_x1
   port map (
      d      => g_3_1_data_top(3),
      nq     => group_3_1_nq_mem_67,
      strobe => group_3_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_68 : sram_x1
   port map (
      d      => g_3_1_data_top(4),
      nq     => group_3_1_nq_mem_68,
      strobe => group_3_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_69 : sram_x1
   port map (
      d      => g_3_1_data_top(5),
      nq     => group_3_1_nq_mem_69,
      strobe => group_3_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_70 : sram_x1
   port map (
      d      => g_3_1_data_top(6),
      nq     => group_3_1_nq_mem_70,
      strobe => group_3_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_71 : sram_x1
   port map (
      d      => g_3_1_data_top(7),
      nq     => group_3_1_nq_mem_71,
      strobe => group_3_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_72 : sram_x1
   port map (
      d      => g_3_1_data_top(0),
      nq     => group_3_1_nq_mem_72,
      strobe => group_3_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_73 : sram_x1
   port map (
      d      => g_3_1_data_top(1),
      nq     => group_3_1_nq_mem_73,
      strobe => group_3_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_74 : sram_x1
   port map (
      d      => g_3_1_data_top(2),
      nq     => group_3_1_nq_mem_74,
      strobe => group_3_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_75 : sram_x1
   port map (
      d      => g_3_1_data_top(3),
      nq     => group_3_1_nq_mem_75,
      strobe => group_3_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_mem_76 : sram_x1
   port map (
      d      => g_3_1_data_top(4),
      nq     => group_3_1_nq_mem_76,
      strobe => group_3_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_parity_0 : sram_x1
   port map (
      d      => g_3_1_data_top(8),
      nq     => group_3_1_nq_mem_parity_0,
      strobe => group_3_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_parity_1 : sram_x1
   port map (
      d      => g_3_1_data_top(8),
      nq     => group_3_1_nq_mem_parity_1,
      strobe => group_3_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_parity_2 : sram_x1
   port map (
      d      => g_3_1_data_top(8),
      nq     => group_3_1_nq_mem_parity_2,
      strobe => group_3_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_parity_3 : sram_x1
   port map (
      d      => g_3_1_data_top(8),
      nq     => group_3_1_nq_mem_parity_3,
      strobe => group_3_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_parity_4 : sram_x1
   port map (
      d      => g_3_1_data_top(8),
      nq     => group_3_1_nq_mem_parity_4,
      strobe => group_3_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_parity_5 : sram_x1
   port map (
      d      => g_3_1_data_top(8),
      nq     => group_3_1_nq_mem_parity_5,
      strobe => group_3_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_parity_6 : sram_x1
   port map (
      d      => g_3_1_data_top(8),
      nq     => group_3_1_nq_mem_parity_6,
      strobe => group_3_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_parity_7 : sram_x1
   port map (
      d      => g_3_1_data_top(8),
      nq     => group_3_1_nq_mem_parity_7,
      strobe => group_3_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_parity_8 : sram_x1
   port map (
      d      => g_3_1_data_top(8),
      nq     => group_3_1_nq_mem_parity_8,
      strobe => group_3_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_parity_9 : sram_x1
   port map (
      d      => g_3_1_data_top(8),
      nq     => group_3_1_nq_mem_parity_9,
      strobe => group_3_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_3_1_xor_0_0 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_0,
      i1  => group_3_1_nq_mem_1,
      q   => group_3_1_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_1_0 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_2,
      i1  => group_3_1_nq_mem_3,
      q   => group_3_1_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_2_0 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_4,
      i1  => group_3_1_nq_mem_5,
      q   => group_3_1_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_3_0 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_6,
      i1  => group_3_1_nq_mem_7,
      q   => group_3_1_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_4_0 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_0_0,
      i1  => group_3_1_q_xor_1_0,
      q   => group_3_1_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_5_0 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_2_0,
      i1  => group_3_1_q_xor_3_0,
      q   => group_3_1_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_6_0 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_4_0,
      i1  => group_3_1_q_xor_5_0,
      q   => group_3_1_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_7_0 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_6_0,
      i1  => group_3_1_nq_mem_parity_0,
      q   => group_3_1_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_0_1 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_8,
      i1  => group_3_1_nq_mem_9,
      q   => group_3_1_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_1_1 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_10,
      i1  => group_3_1_nq_mem_11,
      q   => group_3_1_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_2_1 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_12,
      i1  => group_3_1_nq_mem_13,
      q   => group_3_1_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_3_1 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_14,
      i1  => group_3_1_nq_mem_15,
      q   => group_3_1_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_4_1 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_0_1,
      i1  => group_3_1_q_xor_1_1,
      q   => group_3_1_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_5_1 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_2_1,
      i1  => group_3_1_q_xor_3_1,
      q   => group_3_1_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_6_1 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_4_1,
      i1  => group_3_1_q_xor_5_1,
      q   => group_3_1_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_7_1 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_6_1,
      i1  => group_3_1_nq_mem_parity_1,
      q   => group_3_1_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_0_2 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_16,
      i1  => group_3_1_nq_mem_17,
      q   => group_3_1_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_1_2 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_18,
      i1  => group_3_1_nq_mem_19,
      q   => group_3_1_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_2_2 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_20,
      i1  => group_3_1_nq_mem_21,
      q   => group_3_1_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_3_2 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_22,
      i1  => group_3_1_nq_mem_23,
      q   => group_3_1_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_4_2 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_0_2,
      i1  => group_3_1_q_xor_1_2,
      q   => group_3_1_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_5_2 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_2_2,
      i1  => group_3_1_q_xor_3_2,
      q   => group_3_1_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_6_2 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_4_2,
      i1  => group_3_1_q_xor_5_2,
      q   => group_3_1_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_7_2 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_6_2,
      i1  => group_3_1_nq_mem_parity_2,
      q   => group_3_1_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_0_3 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_24,
      i1  => group_3_1_nq_mem_25,
      q   => group_3_1_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_1_3 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_26,
      i1  => group_3_1_nq_mem_27,
      q   => group_3_1_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_2_3 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_28,
      i1  => group_3_1_nq_mem_29,
      q   => group_3_1_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_3_3 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_30,
      i1  => group_3_1_nq_mem_31,
      q   => group_3_1_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_4_3 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_0_3,
      i1  => group_3_1_q_xor_1_3,
      q   => group_3_1_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_5_3 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_2_3,
      i1  => group_3_1_q_xor_3_3,
      q   => group_3_1_q_xor_5_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_6_3 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_4_3,
      i1  => group_3_1_q_xor_5_3,
      q   => group_3_1_q_xor_6_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_7_3 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_6_3,
      i1  => group_3_1_nq_mem_parity_3,
      q   => group_3_1_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_0_4 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_32,
      i1  => group_3_1_nq_mem_33,
      q   => group_3_1_q_xor_0_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_1_4 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_34,
      i1  => group_3_1_nq_mem_35,
      q   => group_3_1_q_xor_1_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_2_4 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_36,
      i1  => group_3_1_nq_mem_37,
      q   => group_3_1_q_xor_2_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_3_4 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_38,
      i1  => group_3_1_nq_mem_39,
      q   => group_3_1_q_xor_3_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_4_4 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_0_4,
      i1  => group_3_1_q_xor_1_4,
      q   => group_3_1_q_xor_4_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_5_4 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_2_4,
      i1  => group_3_1_q_xor_3_4,
      q   => group_3_1_q_xor_5_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_6_4 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_4_4,
      i1  => group_3_1_q_xor_5_4,
      q   => group_3_1_q_xor_6_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_7_4 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_6_4,
      i1  => group_3_1_nq_mem_parity_4,
      q   => group_3_1_sig_error_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_0_5 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_40,
      i1  => group_3_1_nq_mem_41,
      q   => group_3_1_q_xor_0_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_1_5 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_42,
      i1  => group_3_1_nq_mem_43,
      q   => group_3_1_q_xor_1_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_2_5 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_44,
      i1  => group_3_1_nq_mem_45,
      q   => group_3_1_q_xor_2_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_3_5 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_46,
      i1  => group_3_1_nq_mem_47,
      q   => group_3_1_q_xor_3_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_4_5 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_0_5,
      i1  => group_3_1_q_xor_1_5,
      q   => group_3_1_q_xor_4_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_5_5 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_2_5,
      i1  => group_3_1_q_xor_3_5,
      q   => group_3_1_q_xor_5_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_6_5 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_4_5,
      i1  => group_3_1_q_xor_5_5,
      q   => group_3_1_q_xor_6_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_7_5 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_6_5,
      i1  => group_3_1_nq_mem_parity_5,
      q   => group_3_1_sig_error_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_0_6 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_48,
      i1  => group_3_1_nq_mem_49,
      q   => group_3_1_q_xor_0_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_1_6 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_50,
      i1  => group_3_1_nq_mem_51,
      q   => group_3_1_q_xor_1_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_2_6 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_52,
      i1  => group_3_1_nq_mem_53,
      q   => group_3_1_q_xor_2_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_3_6 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_54,
      i1  => group_3_1_nq_mem_55,
      q   => group_3_1_q_xor_3_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_4_6 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_0_6,
      i1  => group_3_1_q_xor_1_6,
      q   => group_3_1_q_xor_4_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_5_6 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_2_6,
      i1  => group_3_1_q_xor_3_6,
      q   => group_3_1_q_xor_5_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_6_6 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_4_6,
      i1  => group_3_1_q_xor_5_6,
      q   => group_3_1_q_xor_6_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_7_6 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_6_6,
      i1  => group_3_1_nq_mem_parity_6,
      q   => group_3_1_sig_error_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_0_7 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_56,
      i1  => group_3_1_nq_mem_57,
      q   => group_3_1_q_xor_0_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_1_7 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_58,
      i1  => group_3_1_nq_mem_59,
      q   => group_3_1_q_xor_1_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_2_7 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_60,
      i1  => group_3_1_nq_mem_61,
      q   => group_3_1_q_xor_2_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_3_7 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_62,
      i1  => group_3_1_nq_mem_63,
      q   => group_3_1_q_xor_3_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_4_7 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_0_7,
      i1  => group_3_1_q_xor_1_7,
      q   => group_3_1_q_xor_4_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_5_7 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_2_7,
      i1  => group_3_1_q_xor_3_7,
      q   => group_3_1_q_xor_5_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_6_7 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_4_7,
      i1  => group_3_1_q_xor_5_7,
      q   => group_3_1_q_xor_6_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_7_7 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_6_7,
      i1  => group_3_1_nq_mem_parity_7,
      q   => group_3_1_sig_error_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_0_8 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_64,
      i1  => group_3_1_nq_mem_65,
      q   => group_3_1_q_xor_0_8,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_1_8 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_66,
      i1  => group_3_1_nq_mem_67,
      q   => group_3_1_q_xor_1_8,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_2_8 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_68,
      i1  => group_3_1_nq_mem_69,
      q   => group_3_1_q_xor_2_8,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_3_8 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_70,
      i1  => group_3_1_nq_mem_71,
      q   => group_3_1_q_xor_3_8,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_4_8 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_0_8,
      i1  => group_3_1_q_xor_1_8,
      q   => group_3_1_q_xor_4_8,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_5_8 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_2_8,
      i1  => group_3_1_q_xor_3_8,
      q   => group_3_1_q_xor_5_8,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_6_8 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_4_8,
      i1  => group_3_1_q_xor_5_8,
      q   => group_3_1_q_xor_6_8,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_7_8 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_6_8,
      i1  => group_3_1_nq_mem_parity_8,
      q   => group_3_1_sig_error_8,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_0_9 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_72,
      i1  => group_3_1_nq_mem_73,
      q   => group_3_1_q_xor_0_9,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_1_9 : xr2_x1
   port map (
      i0  => group_3_1_nq_mem_74,
      i1  => group_3_1_nq_mem_75,
      q   => group_3_1_q_xor_1_9,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_2_9 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_0_9,
      i1  => group_3_1_q_xor_1_9,
      q   => group_3_1_q_xor_2_9,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_3_9 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_2_9,
      i1  => group_3_1_nq_mem_76,
      q   => group_3_1_q_xor_3_9,
      vdd => vdd,
      vss => vss
   );

group_3_1_xor_4_9 : xr2_x1
   port map (
      i0  => group_3_1_q_xor_3_9,
      i1  => group_3_1_nq_mem_parity_9,
      q   => group_3_1_sig_error_9,
      vdd => vdd,
      vss => vss
   );

group_3_1_or_0 : o4_x2
   port map (
      i0  => group_3_1_sig_error_0,
      i1  => group_3_1_sig_error_1,
      i2  => group_3_1_sig_error_2,
      i3  => group_3_1_sig_error_3,
      q   => group_3_1_error_0123,
      vdd => vdd,
      vss => vss
   );

group_3_1_or_1 : o4_x2
   port map (
      i0  => group_3_1_sig_error_4,
      i1  => group_3_1_sig_error_5,
      i2  => group_3_1_sig_error_6,
      i3  => group_3_1_sig_error_7,
      q   => group_3_1_error_4567,
      vdd => vdd,
      vss => vss
   );

group_3_1_or_2 : o4_x2
   port map (
      i0  => group_3_1_sig_error_8,
      i1  => group_3_1_sig_error_9,
      i2  => group_3_1_error_0123,
      i3  => group_3_1_error_4567,
      q   => group_3_1_error_01234567,
      vdd => vdd,
      vss => vss
   );

group_3_1_or_3 : o2_x2
   port map (
      i0  => g_2_1_error_rig,
      i1  => group_3_1_error_01234567,
      q   => g_3_1_error_rig,
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_0 : buf_x2
   port map (
      i   => g_2_1_strobe_0_rig,
      q   => g_3_1_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_1 : buf_x2
   port map (
      i   => g_2_1_strobe_1_rig,
      q   => g_3_1_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_2 : buf_x2
   port map (
      i   => g_2_1_strobe_2_rig,
      q   => g_3_1_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_3 : buf_x2
   port map (
      i   => g_2_1_strobe_3_rig,
      q   => g_3_1_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_4 : buf_x2
   port map (
      i   => g_2_1_strobe_4_rig,
      q   => g_3_1_strobe_4_rig,
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_5 : buf_x2
   port map (
      i   => g_2_1_strobe_5_rig,
      q   => g_3_1_strobe_5_rig,
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_6 : buf_x2
   port map (
      i   => g_2_1_strobe_6_rig,
      q   => g_3_1_strobe_6_rig,
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_7 : buf_x2
   port map (
      i   => g_2_1_strobe_7_rig,
      q   => g_3_1_strobe_7_rig,
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_8 : buf_x2
   port map (
      i   => g_2_1_strobe_8_rig,
      q   => g_3_1_strobe_8_rig,
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_9 : buf_x2
   port map (
      i   => g_2_1_strobe_9_rig,
      q   => g_3_1_strobe_9_rig,
      vdd => vdd,
      vss => vss
   );

group_3_1_and_0 : a2_x2
   port map (
      i0  => g_2_1_strobe_0_rig,
      i1  => g_3_1_column_top,
      q   => group_3_1_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_and_1 : a2_x2
   port map (
      i0  => g_2_1_strobe_1_rig,
      i1  => g_3_1_column_top,
      q   => group_3_1_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_and_2 : a2_x2
   port map (
      i0  => g_2_1_strobe_2_rig,
      i1  => g_3_1_column_top,
      q   => group_3_1_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_and_3 : a2_x2
   port map (
      i0  => g_2_1_strobe_3_rig,
      i1  => g_3_1_column_top,
      q   => group_3_1_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_and_4 : a2_x2
   port map (
      i0  => g_2_1_strobe_4_rig,
      i1  => g_3_1_column_top,
      q   => group_3_1_strobe_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_and_5 : a2_x2
   port map (
      i0  => g_2_1_strobe_5_rig,
      i1  => g_3_1_column_top,
      q   => group_3_1_strobe_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_and_6 : a2_x2
   port map (
      i0  => g_2_1_strobe_6_rig,
      i1  => g_3_1_column_top,
      q   => group_3_1_strobe_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_and_7 : a2_x2
   port map (
      i0  => g_2_1_strobe_7_rig,
      i1  => g_3_1_column_top,
      q   => group_3_1_strobe_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_and_8 : a2_x2
   port map (
      i0  => g_2_1_strobe_8_rig,
      i1  => g_3_1_column_top,
      q   => group_3_1_strobe_8,
      vdd => vdd,
      vss => vss
   );

group_3_1_and_9 : a2_x2
   port map (
      i0  => g_2_1_strobe_9_rig,
      i1  => g_3_1_column_top,
      q   => group_3_1_strobe_9,
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_col : buf_x2
   port map (
      i   => g_3_1_column_top,
      q   => g_3_0_column_top,
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_data_0 : buf_x2
   port map (
      i   => g_3_1_data_top(0),
      q   => g_3_0_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_data_1 : buf_x2
   port map (
      i   => g_3_1_data_top(1),
      q   => g_3_0_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_data_2 : buf_x2
   port map (
      i   => g_3_1_data_top(2),
      q   => g_3_0_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_data_3 : buf_x2
   port map (
      i   => g_3_1_data_top(3),
      q   => g_3_0_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_data_4 : buf_x2
   port map (
      i   => g_3_1_data_top(4),
      q   => g_3_0_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_data_5 : buf_x2
   port map (
      i   => g_3_1_data_top(5),
      q   => g_3_0_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_data_6 : buf_x2
   port map (
      i   => g_3_1_data_top(6),
      q   => g_3_0_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_data_7 : buf_x2
   port map (
      i   => g_3_1_data_top(7),
      q   => g_3_0_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_3_1_buffer_data_8 : buf_x2
   port map (
      i   => g_3_1_data_top(8),
      q   => g_3_0_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_76,
      nq  => group_3_1_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_75,
      nq  => group_3_1_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_74,
      nq  => group_3_1_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_7_q6_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_7_not_cmd(1),
      i1  => group_3_1_decoder_vertical_track_7_not_cmd(2),
      i2  => group_3_1_nq_mem_74,
      nq  => g_3_0_cmd_rig_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_7_q5_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_7_not_cmd(0),
      i1  => group_3_1_decoder_vertical_track_7_not_cmd(2),
      i2  => group_3_1_nq_mem_75,
      nq  => g_3_0_cmd_lef_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_74,
      i1  => group_3_1_decoder_vertical_track_7_not_cmd(2),
      i2  => group_3_1_nq_mem_75,
      nq  => group_3_1_cmd_rig_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_7_not_cmd(0),
      i1  => group_3_1_decoder_vertical_track_7_not_cmd(1),
      i2  => group_3_1_nq_mem_76,
      nq  => group_3_1_cmd_lef_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_7_not_cmd(1),
      i1  => group_3_1_nq_mem_76,
      i2  => group_3_1_nq_mem_74,
      nq  => group_3_1_cmd_top_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_7_not_cmd(0),
      i1  => group_3_1_nq_mem_75,
      i2  => group_3_1_nq_mem_76,
      nq  => group_3_1_cmd_pin5_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_7_not_cmd(1),
      i1  => group_3_1_decoder_vertical_track_7_not_cmd(0),
      i2  => group_3_1_decoder_vertical_track_7_not_cmd(2),
      nq  => group_3_1_decoder_vertical_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_1_nq_mem_75,
      i1  => group_3_1_nq_mem_74,
      i2  => group_3_1_nq_mem_76,
      nq  => group_3_1_decoder_vertical_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_7_q0_ins : na2_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_7_na3_x1_2_sig,
      i1  => group_3_1_decoder_vertical_track_7_na3_x1_sig,
      nq  => group_3_1_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_73,
      nq  => group_3_1_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_72,
      nq  => group_3_1_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_71,
      nq  => group_3_1_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_6_q6_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_6_not_cmd(1),
      i1  => group_3_1_decoder_vertical_track_6_not_cmd(2),
      i2  => group_3_1_nq_mem_71,
      nq  => g_3_0_cmd_rig_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_6_q5_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_6_not_cmd(0),
      i1  => group_3_1_decoder_vertical_track_6_not_cmd(2),
      i2  => group_3_1_nq_mem_72,
      nq  => g_3_0_cmd_lef_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_71,
      i1  => group_3_1_decoder_vertical_track_6_not_cmd(2),
      i2  => group_3_1_nq_mem_72,
      nq  => group_3_1_cmd_rig_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_6_not_cmd(0),
      i1  => group_3_1_decoder_vertical_track_6_not_cmd(1),
      i2  => group_3_1_nq_mem_73,
      nq  => group_3_1_cmd_lef_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_6_not_cmd(1),
      i1  => group_3_1_nq_mem_73,
      i2  => group_3_1_nq_mem_71,
      nq  => group_3_1_cmd_top_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_6_not_cmd(0),
      i1  => group_3_1_nq_mem_72,
      i2  => group_3_1_nq_mem_73,
      nq  => group_3_1_cmd_pin5_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_6_not_cmd(1),
      i1  => group_3_1_decoder_vertical_track_6_not_cmd(0),
      i2  => group_3_1_decoder_vertical_track_6_not_cmd(2),
      nq  => group_3_1_decoder_vertical_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_1_nq_mem_72,
      i1  => group_3_1_nq_mem_71,
      i2  => group_3_1_nq_mem_73,
      nq  => group_3_1_decoder_vertical_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_6_q0_ins : na2_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_6_na3_x1_2_sig,
      i1  => group_3_1_decoder_vertical_track_6_na3_x1_sig,
      nq  => group_3_1_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_70,
      nq  => group_3_1_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_69,
      nq  => group_3_1_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_68,
      nq  => group_3_1_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_5_q6_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_5_not_cmd(1),
      i1  => group_3_1_decoder_vertical_track_5_not_cmd(2),
      i2  => group_3_1_nq_mem_68,
      nq  => g_3_0_cmd_rig_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_5_q5_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_5_not_cmd(0),
      i1  => group_3_1_decoder_vertical_track_5_not_cmd(2),
      i2  => group_3_1_nq_mem_69,
      nq  => g_3_0_cmd_lef_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_68,
      i1  => group_3_1_decoder_vertical_track_5_not_cmd(2),
      i2  => group_3_1_nq_mem_69,
      nq  => group_3_1_cmd_rig_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_5_not_cmd(0),
      i1  => group_3_1_decoder_vertical_track_5_not_cmd(1),
      i2  => group_3_1_nq_mem_70,
      nq  => group_3_1_cmd_lef_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_5_not_cmd(1),
      i1  => group_3_1_nq_mem_70,
      i2  => group_3_1_nq_mem_68,
      nq  => group_3_1_cmd_top_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_5_not_cmd(0),
      i1  => group_3_1_nq_mem_69,
      i2  => group_3_1_nq_mem_70,
      nq  => group_3_1_cmd_pin5_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_5_not_cmd(1),
      i1  => group_3_1_decoder_vertical_track_5_not_cmd(0),
      i2  => group_3_1_decoder_vertical_track_5_not_cmd(2),
      nq  => group_3_1_decoder_vertical_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_1_nq_mem_69,
      i1  => group_3_1_nq_mem_68,
      i2  => group_3_1_nq_mem_70,
      nq  => group_3_1_decoder_vertical_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_5_q0_ins : na2_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_5_na3_x1_2_sig,
      i1  => group_3_1_decoder_vertical_track_5_na3_x1_sig,
      nq  => group_3_1_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_67,
      nq  => group_3_1_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_66,
      nq  => group_3_1_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_65,
      nq  => group_3_1_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_4_q6_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_4_not_cmd(1),
      i1  => group_3_1_decoder_vertical_track_4_not_cmd(2),
      i2  => group_3_1_nq_mem_65,
      nq  => g_3_0_cmd_rig_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_4_q5_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_4_not_cmd(0),
      i1  => group_3_1_decoder_vertical_track_4_not_cmd(2),
      i2  => group_3_1_nq_mem_66,
      nq  => g_3_0_cmd_lef_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_65,
      i1  => group_3_1_decoder_vertical_track_4_not_cmd(2),
      i2  => group_3_1_nq_mem_66,
      nq  => group_3_1_cmd_rig_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_4_not_cmd(0),
      i1  => group_3_1_decoder_vertical_track_4_not_cmd(1),
      i2  => group_3_1_nq_mem_67,
      nq  => group_3_1_cmd_lef_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_4_not_cmd(1),
      i1  => group_3_1_nq_mem_67,
      i2  => group_3_1_nq_mem_65,
      nq  => group_3_1_cmd_top_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_4_not_cmd(0),
      i1  => group_3_1_nq_mem_66,
      i2  => group_3_1_nq_mem_67,
      nq  => group_3_1_cmd_pin5_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_4_not_cmd(1),
      i1  => group_3_1_decoder_vertical_track_4_not_cmd(0),
      i2  => group_3_1_decoder_vertical_track_4_not_cmd(2),
      nq  => group_3_1_decoder_vertical_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_1_nq_mem_66,
      i1  => group_3_1_nq_mem_65,
      i2  => group_3_1_nq_mem_67,
      nq  => group_3_1_decoder_vertical_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_4_q0_ins : na2_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_4_na3_x1_2_sig,
      i1  => group_3_1_decoder_vertical_track_4_na3_x1_sig,
      nq  => group_3_1_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_64,
      nq  => group_3_1_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_63,
      nq  => group_3_1_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_62,
      nq  => group_3_1_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_3_q6_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_3_not_cmd(1),
      i1  => group_3_1_decoder_vertical_track_3_not_cmd(2),
      i2  => group_3_1_nq_mem_62,
      nq  => g_3_0_cmd_rig_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_3_q5_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_3_not_cmd(0),
      i1  => group_3_1_decoder_vertical_track_3_not_cmd(2),
      i2  => group_3_1_nq_mem_63,
      nq  => g_3_0_cmd_lef_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_62,
      i1  => group_3_1_decoder_vertical_track_3_not_cmd(2),
      i2  => group_3_1_nq_mem_63,
      nq  => group_3_1_cmd_rig_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_3_not_cmd(0),
      i1  => group_3_1_decoder_vertical_track_3_not_cmd(1),
      i2  => group_3_1_nq_mem_64,
      nq  => group_3_1_cmd_lef_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_3_not_cmd(1),
      i1  => group_3_1_nq_mem_64,
      i2  => group_3_1_nq_mem_62,
      nq  => group_3_1_cmd_top_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_3_not_cmd(0),
      i1  => group_3_1_nq_mem_63,
      i2  => group_3_1_nq_mem_64,
      nq  => group_3_1_cmd_pin5_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_3_not_cmd(1),
      i1  => group_3_1_decoder_vertical_track_3_not_cmd(0),
      i2  => group_3_1_decoder_vertical_track_3_not_cmd(2),
      nq  => group_3_1_decoder_vertical_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_1_nq_mem_63,
      i1  => group_3_1_nq_mem_62,
      i2  => group_3_1_nq_mem_64,
      nq  => group_3_1_decoder_vertical_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_3_q0_ins : na2_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_3_na3_x1_2_sig,
      i1  => group_3_1_decoder_vertical_track_3_na3_x1_sig,
      nq  => group_3_1_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_61,
      nq  => group_3_1_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_60,
      nq  => group_3_1_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_59,
      nq  => group_3_1_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_2_q6_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_2_not_cmd(1),
      i1  => group_3_1_decoder_vertical_track_2_not_cmd(2),
      i2  => group_3_1_nq_mem_59,
      nq  => g_3_0_cmd_rig_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_2_q5_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_2_not_cmd(0),
      i1  => group_3_1_decoder_vertical_track_2_not_cmd(2),
      i2  => group_3_1_nq_mem_60,
      nq  => g_3_0_cmd_lef_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_59,
      i1  => group_3_1_decoder_vertical_track_2_not_cmd(2),
      i2  => group_3_1_nq_mem_60,
      nq  => group_3_1_cmd_rig_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_2_not_cmd(0),
      i1  => group_3_1_decoder_vertical_track_2_not_cmd(1),
      i2  => group_3_1_nq_mem_61,
      nq  => group_3_1_cmd_lef_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_2_not_cmd(1),
      i1  => group_3_1_nq_mem_61,
      i2  => group_3_1_nq_mem_59,
      nq  => group_3_1_cmd_top_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_2_not_cmd(0),
      i1  => group_3_1_nq_mem_60,
      i2  => group_3_1_nq_mem_61,
      nq  => group_3_1_cmd_pin5_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_2_not_cmd(1),
      i1  => group_3_1_decoder_vertical_track_2_not_cmd(0),
      i2  => group_3_1_decoder_vertical_track_2_not_cmd(2),
      nq  => group_3_1_decoder_vertical_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_1_nq_mem_60,
      i1  => group_3_1_nq_mem_59,
      i2  => group_3_1_nq_mem_61,
      nq  => group_3_1_decoder_vertical_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_2_q0_ins : na2_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_2_na3_x1_2_sig,
      i1  => group_3_1_decoder_vertical_track_2_na3_x1_sig,
      nq  => group_3_1_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_58,
      nq  => group_3_1_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_57,
      nq  => group_3_1_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_56,
      nq  => group_3_1_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_1_q6_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_1_not_cmd(1),
      i1  => group_3_1_decoder_vertical_track_1_not_cmd(2),
      i2  => group_3_1_nq_mem_56,
      nq  => g_3_0_cmd_rig_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_1_q5_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_1_not_cmd(0),
      i1  => group_3_1_decoder_vertical_track_1_not_cmd(2),
      i2  => group_3_1_nq_mem_57,
      nq  => g_3_0_cmd_lef_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_56,
      i1  => group_3_1_decoder_vertical_track_1_not_cmd(2),
      i2  => group_3_1_nq_mem_57,
      nq  => group_3_1_cmd_rig_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_1_not_cmd(0),
      i1  => group_3_1_decoder_vertical_track_1_not_cmd(1),
      i2  => group_3_1_nq_mem_58,
      nq  => group_3_1_cmd_lef_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_1_not_cmd(1),
      i1  => group_3_1_nq_mem_58,
      i2  => group_3_1_nq_mem_56,
      nq  => group_3_1_cmd_top_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_1_not_cmd(0),
      i1  => group_3_1_nq_mem_57,
      i2  => group_3_1_nq_mem_58,
      nq  => group_3_1_cmd_pin5_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_1_not_cmd(1),
      i1  => group_3_1_decoder_vertical_track_1_not_cmd(0),
      i2  => group_3_1_decoder_vertical_track_1_not_cmd(2),
      nq  => group_3_1_decoder_vertical_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_1_nq_mem_57,
      i1  => group_3_1_nq_mem_56,
      i2  => group_3_1_nq_mem_58,
      nq  => group_3_1_decoder_vertical_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_1_q0_ins : na2_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_1_na3_x1_2_sig,
      i1  => group_3_1_decoder_vertical_track_1_na3_x1_sig,
      nq  => group_3_1_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_55,
      nq  => group_3_1_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_54,
      nq  => group_3_1_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_53,
      nq  => group_3_1_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_0_q6_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_0_not_cmd(1),
      i1  => group_3_1_decoder_vertical_track_0_not_cmd(2),
      i2  => group_3_1_nq_mem_53,
      nq  => g_3_0_cmd_rig_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_0_q5_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_0_not_cmd(0),
      i1  => group_3_1_decoder_vertical_track_0_not_cmd(2),
      i2  => group_3_1_nq_mem_54,
      nq  => g_3_0_cmd_lef_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_53,
      i1  => group_3_1_decoder_vertical_track_0_not_cmd(2),
      i2  => group_3_1_nq_mem_54,
      nq  => group_3_1_cmd_rig_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_0_not_cmd(0),
      i1  => group_3_1_decoder_vertical_track_0_not_cmd(1),
      i2  => group_3_1_nq_mem_55,
      nq  => group_3_1_cmd_lef_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_0_not_cmd(1),
      i1  => group_3_1_nq_mem_55,
      i2  => group_3_1_nq_mem_53,
      nq  => group_3_1_cmd_top_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_0_not_cmd(0),
      i1  => group_3_1_nq_mem_54,
      i2  => group_3_1_nq_mem_55,
      nq  => group_3_1_cmd_pin5_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_0_not_cmd(1),
      i1  => group_3_1_decoder_vertical_track_0_not_cmd(0),
      i2  => group_3_1_decoder_vertical_track_0_not_cmd(2),
      nq  => group_3_1_decoder_vertical_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_1_nq_mem_54,
      i1  => group_3_1_nq_mem_53,
      i2  => group_3_1_nq_mem_55,
      nq  => group_3_1_decoder_vertical_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_vertical_track_0_q0_ins : na2_x1
   port map (
      i0  => group_3_1_decoder_vertical_track_0_na3_x1_2_sig,
      i1  => group_3_1_decoder_vertical_track_0_na3_x1_sig,
      nq  => group_3_1_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_rightside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_23,
      i0  => g_3_0_top_0,
      i1  => g_3_0_top_1,
      nq  => group_3_1_clb_rightside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_rightside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_23,
      i0  => g_3_0_top_2,
      i1  => g_3_0_top_3,
      nq  => group_3_1_clb_rightside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_rightside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_23,
      i0  => g_3_0_top_4,
      i1  => g_3_0_top_5,
      nq  => group_3_1_clb_rightside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_rightside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_23,
      i0  => g_3_0_top_6,
      i1  => g_3_0_top_7,
      nq  => group_3_1_clb_rightside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_rightside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_24,
      i0  => group_3_1_clb_rightside_in2_mux_q00,
      i1  => group_3_1_clb_rightside_in2_mux_q01,
      nq  => group_3_1_clb_rightside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_rightside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_24,
      i0  => group_3_1_clb_rightside_in2_mux_q02,
      i1  => group_3_1_clb_rightside_in2_mux_q03,
      nq  => group_3_1_clb_rightside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_rightside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_3_1_nq_mem_25,
      i0  => group_3_1_clb_rightside_in2_mux_q10,
      i1  => group_3_1_clb_rightside_in2_mux_q11,
      q   => g_3_1_out_rig,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_in3_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_26,
      i0  => g_3_0_top_0,
      i1  => g_3_0_top_1,
      nq  => group_3_1_clb_in3_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_in3_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_26,
      i0  => g_3_0_top_2,
      i1  => g_3_0_top_3,
      nq  => group_3_1_clb_in3_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_in3_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_26,
      i0  => g_3_0_top_4,
      i1  => g_3_0_top_5,
      nq  => group_3_1_clb_in3_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_in3_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_26,
      i0  => g_3_0_top_6,
      i1  => g_3_0_top_7,
      nq  => group_3_1_clb_in3_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_in3_mux_mx10 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_27,
      i0  => group_3_1_clb_in3_mux_q00,
      i1  => group_3_1_clb_in3_mux_q01,
      nq  => group_3_1_clb_in3_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_in3_mux_mx11 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_27,
      i0  => group_3_1_clb_in3_mux_q02,
      i1  => group_3_1_clb_in3_mux_q03,
      nq  => group_3_1_clb_in3_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_in3_mux_mx20 : mx2_x2
   port map (
      cmd => group_3_1_nq_mem_28,
      i0  => group_3_1_clb_in3_mux_q10,
      i1  => group_3_1_clb_in3_mux_q11,
      q   => group_3_1_in_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_52,
      nq  => group_3_1_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_51,
      nq  => group_3_1_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_50,
      nq  => group_3_1_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_7_q7_ins : a3_x2
   port map (
      i0  => group_3_1_nq_mem_51,
      i1  => group_3_1_nq_mem_50,
      i2  => group_3_1_nq_mem_52,
      q   => g_2_1_cmd_lef_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_7_q6_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_7_not_cmd(1),
      i1  => group_3_1_decoder_horizon_track_7_not_cmd(2),
      i2  => group_3_1_nq_mem_50,
      nq  => g_2_1_cmd_bot_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_7_q5_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_7_not_cmd(0),
      i1  => group_3_1_decoder_horizon_track_7_not_cmd(2),
      i2  => group_3_1_nq_mem_51,
      nq  => g_2_1_cmd_top_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_50,
      i1  => group_3_1_decoder_horizon_track_7_not_cmd(2),
      i2  => group_3_1_nq_mem_51,
      nq  => group_3_1_cmd_rig_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_7_not_cmd(0),
      i1  => group_3_1_decoder_horizon_track_7_not_cmd(1),
      i2  => group_3_1_nq_mem_52,
      nq  => group_3_1_cmd_bot_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_7_not_cmd(1),
      i1  => group_3_1_nq_mem_52,
      i2  => group_3_1_nq_mem_50,
      nq  => group_3_1_cmd_top_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_7_not_cmd(0),
      i1  => group_3_1_nq_mem_51,
      i2  => group_3_1_nq_mem_52,
      nq  => group_3_1_cmd_pin4_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_7_q0_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_51,
      i1  => group_3_1_nq_mem_50,
      i2  => group_3_1_nq_mem_52,
      nq  => group_3_1_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_49,
      nq  => group_3_1_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_48,
      nq  => group_3_1_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_47,
      nq  => group_3_1_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_6_q7_ins : a3_x2
   port map (
      i0  => group_3_1_nq_mem_48,
      i1  => group_3_1_nq_mem_47,
      i2  => group_3_1_nq_mem_49,
      q   => g_2_1_cmd_lef_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_6_q6_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_6_not_cmd(1),
      i1  => group_3_1_decoder_horizon_track_6_not_cmd(2),
      i2  => group_3_1_nq_mem_47,
      nq  => g_2_1_cmd_bot_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_6_q5_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_6_not_cmd(0),
      i1  => group_3_1_decoder_horizon_track_6_not_cmd(2),
      i2  => group_3_1_nq_mem_48,
      nq  => g_2_1_cmd_top_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_47,
      i1  => group_3_1_decoder_horizon_track_6_not_cmd(2),
      i2  => group_3_1_nq_mem_48,
      nq  => group_3_1_cmd_rig_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_6_not_cmd(0),
      i1  => group_3_1_decoder_horizon_track_6_not_cmd(1),
      i2  => group_3_1_nq_mem_49,
      nq  => group_3_1_cmd_bot_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_6_not_cmd(1),
      i1  => group_3_1_nq_mem_49,
      i2  => group_3_1_nq_mem_47,
      nq  => group_3_1_cmd_top_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_6_not_cmd(0),
      i1  => group_3_1_nq_mem_48,
      i2  => group_3_1_nq_mem_49,
      nq  => group_3_1_cmd_pin4_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_6_q0_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_48,
      i1  => group_3_1_nq_mem_47,
      i2  => group_3_1_nq_mem_49,
      nq  => group_3_1_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_46,
      nq  => group_3_1_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_45,
      nq  => group_3_1_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_44,
      nq  => group_3_1_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_5_q7_ins : a3_x2
   port map (
      i0  => group_3_1_nq_mem_45,
      i1  => group_3_1_nq_mem_44,
      i2  => group_3_1_nq_mem_46,
      q   => g_2_1_cmd_lef_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_5_q6_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_5_not_cmd(1),
      i1  => group_3_1_decoder_horizon_track_5_not_cmd(2),
      i2  => group_3_1_nq_mem_44,
      nq  => g_2_1_cmd_bot_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_5_q5_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_5_not_cmd(0),
      i1  => group_3_1_decoder_horizon_track_5_not_cmd(2),
      i2  => group_3_1_nq_mem_45,
      nq  => g_2_1_cmd_top_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_44,
      i1  => group_3_1_decoder_horizon_track_5_not_cmd(2),
      i2  => group_3_1_nq_mem_45,
      nq  => group_3_1_cmd_rig_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_5_not_cmd(0),
      i1  => group_3_1_decoder_horizon_track_5_not_cmd(1),
      i2  => group_3_1_nq_mem_46,
      nq  => group_3_1_cmd_bot_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_5_not_cmd(1),
      i1  => group_3_1_nq_mem_46,
      i2  => group_3_1_nq_mem_44,
      nq  => group_3_1_cmd_top_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_5_not_cmd(0),
      i1  => group_3_1_nq_mem_45,
      i2  => group_3_1_nq_mem_46,
      nq  => group_3_1_cmd_pin4_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_5_q0_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_45,
      i1  => group_3_1_nq_mem_44,
      i2  => group_3_1_nq_mem_46,
      nq  => group_3_1_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_43,
      nq  => group_3_1_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_42,
      nq  => group_3_1_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_41,
      nq  => group_3_1_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_4_q7_ins : a3_x2
   port map (
      i0  => group_3_1_nq_mem_42,
      i1  => group_3_1_nq_mem_41,
      i2  => group_3_1_nq_mem_43,
      q   => g_2_1_cmd_lef_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_4_q6_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_4_not_cmd(1),
      i1  => group_3_1_decoder_horizon_track_4_not_cmd(2),
      i2  => group_3_1_nq_mem_41,
      nq  => g_2_1_cmd_bot_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_4_q5_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_4_not_cmd(0),
      i1  => group_3_1_decoder_horizon_track_4_not_cmd(2),
      i2  => group_3_1_nq_mem_42,
      nq  => g_2_1_cmd_top_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_41,
      i1  => group_3_1_decoder_horizon_track_4_not_cmd(2),
      i2  => group_3_1_nq_mem_42,
      nq  => group_3_1_cmd_rig_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_4_not_cmd(0),
      i1  => group_3_1_decoder_horizon_track_4_not_cmd(1),
      i2  => group_3_1_nq_mem_43,
      nq  => group_3_1_cmd_bot_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_4_not_cmd(1),
      i1  => group_3_1_nq_mem_43,
      i2  => group_3_1_nq_mem_41,
      nq  => group_3_1_cmd_top_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_4_not_cmd(0),
      i1  => group_3_1_nq_mem_42,
      i2  => group_3_1_nq_mem_43,
      nq  => group_3_1_cmd_pin4_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_4_q0_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_42,
      i1  => group_3_1_nq_mem_41,
      i2  => group_3_1_nq_mem_43,
      nq  => group_3_1_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_40,
      nq  => group_3_1_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_39,
      nq  => group_3_1_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_38,
      nq  => group_3_1_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_3_q7_ins : a3_x2
   port map (
      i0  => group_3_1_nq_mem_39,
      i1  => group_3_1_nq_mem_38,
      i2  => group_3_1_nq_mem_40,
      q   => g_2_1_cmd_lef_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_3_q6_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_3_not_cmd(1),
      i1  => group_3_1_decoder_horizon_track_3_not_cmd(2),
      i2  => group_3_1_nq_mem_38,
      nq  => g_2_1_cmd_bot_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_3_q5_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_3_not_cmd(0),
      i1  => group_3_1_decoder_horizon_track_3_not_cmd(2),
      i2  => group_3_1_nq_mem_39,
      nq  => g_2_1_cmd_top_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_38,
      i1  => group_3_1_decoder_horizon_track_3_not_cmd(2),
      i2  => group_3_1_nq_mem_39,
      nq  => group_3_1_cmd_rig_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_3_not_cmd(0),
      i1  => group_3_1_decoder_horizon_track_3_not_cmd(1),
      i2  => group_3_1_nq_mem_40,
      nq  => group_3_1_cmd_bot_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_3_not_cmd(1),
      i1  => group_3_1_nq_mem_40,
      i2  => group_3_1_nq_mem_38,
      nq  => group_3_1_cmd_top_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_3_not_cmd(0),
      i1  => group_3_1_nq_mem_39,
      i2  => group_3_1_nq_mem_40,
      nq  => group_3_1_cmd_pin4_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_3_q0_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_39,
      i1  => group_3_1_nq_mem_38,
      i2  => group_3_1_nq_mem_40,
      nq  => group_3_1_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_37,
      nq  => group_3_1_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_36,
      nq  => group_3_1_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_35,
      nq  => group_3_1_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_2_q7_ins : a3_x2
   port map (
      i0  => group_3_1_nq_mem_36,
      i1  => group_3_1_nq_mem_35,
      i2  => group_3_1_nq_mem_37,
      q   => g_2_1_cmd_lef_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_2_q6_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_2_not_cmd(1),
      i1  => group_3_1_decoder_horizon_track_2_not_cmd(2),
      i2  => group_3_1_nq_mem_35,
      nq  => g_2_1_cmd_bot_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_2_q5_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_2_not_cmd(0),
      i1  => group_3_1_decoder_horizon_track_2_not_cmd(2),
      i2  => group_3_1_nq_mem_36,
      nq  => g_2_1_cmd_top_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_35,
      i1  => group_3_1_decoder_horizon_track_2_not_cmd(2),
      i2  => group_3_1_nq_mem_36,
      nq  => group_3_1_cmd_rig_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_2_not_cmd(0),
      i1  => group_3_1_decoder_horizon_track_2_not_cmd(1),
      i2  => group_3_1_nq_mem_37,
      nq  => group_3_1_cmd_bot_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_2_not_cmd(1),
      i1  => group_3_1_nq_mem_37,
      i2  => group_3_1_nq_mem_35,
      nq  => group_3_1_cmd_top_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_2_not_cmd(0),
      i1  => group_3_1_nq_mem_36,
      i2  => group_3_1_nq_mem_37,
      nq  => group_3_1_cmd_pin4_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_2_q0_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_36,
      i1  => group_3_1_nq_mem_35,
      i2  => group_3_1_nq_mem_37,
      nq  => group_3_1_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_34,
      nq  => group_3_1_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_33,
      nq  => group_3_1_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_32,
      nq  => group_3_1_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_1_q7_ins : a3_x2
   port map (
      i0  => group_3_1_nq_mem_33,
      i1  => group_3_1_nq_mem_32,
      i2  => group_3_1_nq_mem_34,
      q   => g_2_1_cmd_lef_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_1_q6_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_1_not_cmd(1),
      i1  => group_3_1_decoder_horizon_track_1_not_cmd(2),
      i2  => group_3_1_nq_mem_32,
      nq  => g_2_1_cmd_bot_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_1_q5_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_1_not_cmd(0),
      i1  => group_3_1_decoder_horizon_track_1_not_cmd(2),
      i2  => group_3_1_nq_mem_33,
      nq  => g_2_1_cmd_top_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_32,
      i1  => group_3_1_decoder_horizon_track_1_not_cmd(2),
      i2  => group_3_1_nq_mem_33,
      nq  => group_3_1_cmd_rig_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_1_not_cmd(0),
      i1  => group_3_1_decoder_horizon_track_1_not_cmd(1),
      i2  => group_3_1_nq_mem_34,
      nq  => group_3_1_cmd_bot_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_1_not_cmd(1),
      i1  => group_3_1_nq_mem_34,
      i2  => group_3_1_nq_mem_32,
      nq  => group_3_1_cmd_top_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_1_not_cmd(0),
      i1  => group_3_1_nq_mem_33,
      i2  => group_3_1_nq_mem_34,
      nq  => group_3_1_cmd_pin4_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_1_q0_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_33,
      i1  => group_3_1_nq_mem_32,
      i2  => group_3_1_nq_mem_34,
      nq  => group_3_1_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_31,
      nq  => group_3_1_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_30,
      nq  => group_3_1_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_1_nq_mem_29,
      nq  => group_3_1_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_0_q7_ins : a3_x2
   port map (
      i0  => group_3_1_nq_mem_30,
      i1  => group_3_1_nq_mem_29,
      i2  => group_3_1_nq_mem_31,
      q   => g_2_1_cmd_lef_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_0_q6_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_0_not_cmd(1),
      i1  => group_3_1_decoder_horizon_track_0_not_cmd(2),
      i2  => group_3_1_nq_mem_29,
      nq  => g_2_1_cmd_bot_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_0_q5_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_0_not_cmd(0),
      i1  => group_3_1_decoder_horizon_track_0_not_cmd(2),
      i2  => group_3_1_nq_mem_30,
      nq  => g_2_1_cmd_top_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_29,
      i1  => group_3_1_decoder_horizon_track_0_not_cmd(2),
      i2  => group_3_1_nq_mem_30,
      nq  => group_3_1_cmd_rig_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_0_not_cmd(0),
      i1  => group_3_1_decoder_horizon_track_0_not_cmd(1),
      i2  => group_3_1_nq_mem_31,
      nq  => group_3_1_cmd_bot_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_0_not_cmd(1),
      i1  => group_3_1_nq_mem_31,
      i2  => group_3_1_nq_mem_29,
      nq  => group_3_1_cmd_top_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_3_1_decoder_horizon_track_0_not_cmd(0),
      i1  => group_3_1_nq_mem_30,
      i2  => group_3_1_nq_mem_31,
      nq  => group_3_1_cmd_pin4_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_decoder_horizon_track_0_q0_ins : no3_x1
   port map (
      i0  => group_3_1_nq_mem_30,
      i1  => group_3_1_nq_mem_29,
      i2  => group_3_1_nq_mem_31,
      nq  => group_3_1_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_topside_in1_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_20,
      i0  => g_2_1_rig_0,
      i1  => g_2_1_rig_1,
      nq  => group_3_1_clb_topside_in1_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_topside_in1_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_20,
      i0  => g_2_1_rig_2,
      i1  => g_2_1_rig_3,
      nq  => group_3_1_clb_topside_in1_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_topside_in1_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_20,
      i0  => g_2_1_rig_4,
      i1  => g_2_1_rig_5,
      nq  => group_3_1_clb_topside_in1_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_topside_in1_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_20,
      i0  => g_2_1_rig_6,
      i1  => g_2_1_rig_7,
      nq  => group_3_1_clb_topside_in1_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_topside_in1_mux_mx10 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_21,
      i0  => group_3_1_clb_topside_in1_mux_q00,
      i1  => group_3_1_clb_topside_in1_mux_q01,
      nq  => group_3_1_clb_topside_in1_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_topside_in1_mux_mx11 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_21,
      i0  => group_3_1_clb_topside_in1_mux_q02,
      i1  => group_3_1_clb_topside_in1_mux_q03,
      nq  => group_3_1_clb_topside_in1_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_topside_in1_mux_mx20 : mx2_x2
   port map (
      cmd => group_3_1_nq_mem_22,
      i0  => group_3_1_clb_topside_in1_mux_q10,
      i1  => group_3_1_clb_topside_in1_mux_q11,
      q   => g_3_1_out_top,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_in0_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_17,
      i0  => g_2_1_rig_0,
      i1  => g_2_1_rig_1,
      nq  => group_3_1_clb_in0_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_in0_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_17,
      i0  => g_2_1_rig_2,
      i1  => g_2_1_rig_3,
      nq  => group_3_1_clb_in0_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_in0_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_17,
      i0  => g_2_1_rig_4,
      i1  => g_2_1_rig_5,
      nq  => group_3_1_clb_in0_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_in0_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_17,
      i0  => g_2_1_rig_6,
      i1  => g_2_1_rig_7,
      nq  => group_3_1_clb_in0_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_in0_mux_mx10 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_18,
      i0  => group_3_1_clb_in0_mux_q00,
      i1  => group_3_1_clb_in0_mux_q01,
      nq  => group_3_1_clb_in0_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_in0_mux_mx11 : nmx2_x1
   port map (
      cmd => group_3_1_nq_mem_18,
      i0  => group_3_1_clb_in0_mux_q02,
      i1  => group_3_1_clb_in0_mux_q03,
      nq  => group_3_1_clb_in0_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_1_clb_in0_mux_mx20 : mx2_x2
   port map (
      cmd => group_3_1_nq_mem_19,
      i0  => group_3_1_clb_in0_mux_q10,
      i1  => group_3_1_clb_in0_mux_q11,
      q   => group_3_1_in_0,
      vdd => vdd,
      vss => vss
   );

group_3_1_lut_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_1_in_3,
      i0  => group_3_1_nq_mem_0,
      i1  => group_3_1_nq_mem_1,
      nq  => group_3_1_lut_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_1_lut_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_1_in_3,
      i0  => group_3_1_nq_mem_2,
      i1  => group_3_1_nq_mem_3,
      nq  => group_3_1_lut_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_1_lut_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_1_in_3,
      i0  => group_3_1_nq_mem_4,
      i1  => group_3_1_nq_mem_5,
      nq  => group_3_1_lut_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_1_lut_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_1_in_3,
      i0  => group_3_1_nq_mem_6,
      i1  => group_3_1_nq_mem_7,
      nq  => group_3_1_lut_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_1_lut_mux_mx04 : nmx2_x1
   port map (
      cmd => group_3_1_in_3,
      i0  => group_3_1_nq_mem_8,
      i1  => group_3_1_nq_mem_9,
      nq  => group_3_1_lut_mux_q04,
      vdd => vdd,
      vss => vss
   );

group_3_1_lut_mux_mx05 : nmx2_x1
   port map (
      cmd => group_3_1_in_3,
      i0  => group_3_1_nq_mem_10,
      i1  => group_3_1_nq_mem_11,
      nq  => group_3_1_lut_mux_q05,
      vdd => vdd,
      vss => vss
   );

group_3_1_lut_mux_mx06 : nmx2_x1
   port map (
      cmd => group_3_1_in_3,
      i0  => group_3_1_nq_mem_12,
      i1  => group_3_1_nq_mem_13,
      nq  => group_3_1_lut_mux_q06,
      vdd => vdd,
      vss => vss
   );

group_3_1_lut_mux_mx07 : nmx2_x1
   port map (
      cmd => group_3_1_in_3,
      i0  => group_3_1_nq_mem_14,
      i1  => group_3_1_nq_mem_15,
      nq  => group_3_1_lut_mux_q07,
      vdd => vdd,
      vss => vss
   );

group_3_1_lut_mux_mx10 : nmx2_x1
   port map (
      cmd => g_2_1_out_rig,
      i0  => group_3_1_lut_mux_q00,
      i1  => group_3_1_lut_mux_q01,
      nq  => group_3_1_lut_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_1_lut_mux_mx11 : nmx2_x1
   port map (
      cmd => g_2_1_out_rig,
      i0  => group_3_1_lut_mux_q02,
      i1  => group_3_1_lut_mux_q03,
      nq  => group_3_1_lut_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_1_lut_mux_mx12 : nmx2_x1
   port map (
      cmd => g_2_1_out_rig,
      i0  => group_3_1_lut_mux_q04,
      i1  => group_3_1_lut_mux_q05,
      nq  => group_3_1_lut_mux_q12,
      vdd => vdd,
      vss => vss
   );

group_3_1_lut_mux_mx13 : nmx2_x1
   port map (
      cmd => g_2_1_out_rig,
      i0  => group_3_1_lut_mux_q06,
      i1  => group_3_1_lut_mux_q07,
      nq  => group_3_1_lut_mux_q13,
      vdd => vdd,
      vss => vss
   );

group_3_1_lut_mux_mx20 : nmx2_x1
   port map (
      cmd => g_3_0_out_top,
      i0  => group_3_1_lut_mux_q10,
      i1  => group_3_1_lut_mux_q11,
      nq  => group_3_1_lut_mux_q20,
      vdd => vdd,
      vss => vss
   );

group_3_1_lut_mux_mx21 : nmx2_x1
   port map (
      cmd => g_3_0_out_top,
      i0  => group_3_1_lut_mux_q12,
      i1  => group_3_1_lut_mux_q13,
      nq  => group_3_1_lut_mux_q21,
      vdd => vdd,
      vss => vss
   );

group_3_1_lut_mux_mx30 : nmx2_x1
   port map (
      cmd => group_3_1_in_0,
      i0  => group_3_1_lut_mux_q20,
      i1  => group_3_1_lut_mux_q21,
      nq  => group_3_1_out_lut,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_rig_top_0 : ts_x4
   port map (
      cmd => g_3_0_cmd_rig_top_0,
      i   => g_3_0_rig_0,
      q   => g_3_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_lef_top_0 : ts_x4
   port map (
      cmd => g_3_0_cmd_lef_top_0,
      i   => g_2_0_rig_0,
      q   => g_3_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_rig_top_1 : ts_x4
   port map (
      cmd => g_3_0_cmd_rig_top_1,
      i   => g_3_0_rig_1,
      q   => g_3_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_lef_top_1 : ts_x4
   port map (
      cmd => g_3_0_cmd_lef_top_1,
      i   => g_2_0_rig_1,
      q   => g_3_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_rig_top_2 : ts_x4
   port map (
      cmd => g_3_0_cmd_rig_top_2,
      i   => g_3_0_rig_2,
      q   => g_3_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_lef_top_2 : ts_x4
   port map (
      cmd => g_3_0_cmd_lef_top_2,
      i   => g_2_0_rig_2,
      q   => g_3_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_rig_top_3 : ts_x4
   port map (
      cmd => g_3_0_cmd_rig_top_3,
      i   => g_3_0_rig_3,
      q   => g_3_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_lef_top_3 : ts_x4
   port map (
      cmd => g_3_0_cmd_lef_top_3,
      i   => g_2_0_rig_3,
      q   => g_3_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_rig_top_4 : ts_x4
   port map (
      cmd => g_3_0_cmd_rig_top_4,
      i   => g_3_0_rig_4,
      q   => g_3_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_lef_top_4 : ts_x4
   port map (
      cmd => g_3_0_cmd_lef_top_4,
      i   => g_2_0_rig_4,
      q   => g_3_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_rig_top_5 : ts_x4
   port map (
      cmd => g_3_0_cmd_rig_top_5,
      i   => g_3_0_rig_5,
      q   => g_3_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_lef_top_5 : ts_x4
   port map (
      cmd => g_3_0_cmd_lef_top_5,
      i   => g_2_0_rig_5,
      q   => g_3_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_rig_top_6 : ts_x4
   port map (
      cmd => g_3_0_cmd_rig_top_6,
      i   => g_3_0_rig_6,
      q   => g_3_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_lef_top_6 : ts_x4
   port map (
      cmd => g_3_0_cmd_lef_top_6,
      i   => g_2_0_rig_6,
      q   => g_3_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_rig_top_7 : ts_x4
   port map (
      cmd => g_3_0_cmd_rig_top_7,
      i   => g_3_0_rig_7,
      q   => g_3_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_lef_top_7 : ts_x4
   port map (
      cmd => g_3_0_cmd_lef_top_7,
      i   => g_2_0_rig_7,
      q   => g_3_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_3_0_zero_horiz_0 : zero_x0
   port map (
      nq  => group_3_0_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_3_0_cmd_zero_lef_0,
      i   => group_3_0_sig_zero_horiz_0,
      q   => g_2_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_inpad_lef_0 : ts_x4
   port map (
      cmd => group_3_0_cmd_inpad_lef_0,
      i   => bot_in_3,
      q   => g_2_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_top_lef_0 : ts_x4
   port map (
      cmd => group_3_0_cmd_top_lef_0,
      i   => g_3_0_top_0,
      q   => g_2_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_rig_lef_0 : ts_x4
   port map (
      cmd => group_3_0_cmd_rig_lef_0,
      i   => g_3_0_rig_0,
      q   => g_2_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_top_rig_0 : ts_x4
   port map (
      cmd => g_3_0_cmd_top_rig_0,
      i   => g_3_0_top_0,
      q   => g_3_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_lef_rig_0 : ts_x4
   port map (
      cmd => g_3_0_cmd_lef_rig_0,
      i   => g_2_0_rig_0,
      q   => g_3_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_zero_horiz_1 : zero_x0
   port map (
      nq  => group_3_0_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_3_0_cmd_zero_lef_1,
      i   => group_3_0_sig_zero_horiz_1,
      q   => g_2_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_inpad_lef_1 : ts_x4
   port map (
      cmd => group_3_0_cmd_inpad_lef_1,
      i   => bot_in_3,
      q   => g_2_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_top_lef_1 : ts_x4
   port map (
      cmd => group_3_0_cmd_top_lef_1,
      i   => g_3_0_top_1,
      q   => g_2_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_rig_lef_1 : ts_x4
   port map (
      cmd => group_3_0_cmd_rig_lef_1,
      i   => g_3_0_rig_1,
      q   => g_2_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_top_rig_1 : ts_x4
   port map (
      cmd => g_3_0_cmd_top_rig_1,
      i   => g_3_0_top_1,
      q   => g_3_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_lef_rig_1 : ts_x4
   port map (
      cmd => g_3_0_cmd_lef_rig_1,
      i   => g_2_0_rig_1,
      q   => g_3_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_zero_horiz_2 : zero_x0
   port map (
      nq  => group_3_0_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_3_0_cmd_zero_lef_2,
      i   => group_3_0_sig_zero_horiz_2,
      q   => g_2_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_inpad_lef_2 : ts_x4
   port map (
      cmd => group_3_0_cmd_inpad_lef_2,
      i   => bot_in_3,
      q   => g_2_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_top_lef_2 : ts_x4
   port map (
      cmd => group_3_0_cmd_top_lef_2,
      i   => g_3_0_top_2,
      q   => g_2_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_rig_lef_2 : ts_x4
   port map (
      cmd => group_3_0_cmd_rig_lef_2,
      i   => g_3_0_rig_2,
      q   => g_2_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_top_rig_2 : ts_x4
   port map (
      cmd => g_3_0_cmd_top_rig_2,
      i   => g_3_0_top_2,
      q   => g_3_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_lef_rig_2 : ts_x4
   port map (
      cmd => g_3_0_cmd_lef_rig_2,
      i   => g_2_0_rig_2,
      q   => g_3_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_zero_horiz_3 : zero_x0
   port map (
      nq  => group_3_0_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_3_0_cmd_zero_lef_3,
      i   => group_3_0_sig_zero_horiz_3,
      q   => g_2_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_inpad_lef_3 : ts_x4
   port map (
      cmd => group_3_0_cmd_inpad_lef_3,
      i   => bot_in_3,
      q   => g_2_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_top_lef_3 : ts_x4
   port map (
      cmd => group_3_0_cmd_top_lef_3,
      i   => g_3_0_top_3,
      q   => g_2_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_rig_lef_3 : ts_x4
   port map (
      cmd => group_3_0_cmd_rig_lef_3,
      i   => g_3_0_rig_3,
      q   => g_2_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_top_rig_3 : ts_x4
   port map (
      cmd => g_3_0_cmd_top_rig_3,
      i   => g_3_0_top_3,
      q   => g_3_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_lef_rig_3 : ts_x4
   port map (
      cmd => g_3_0_cmd_lef_rig_3,
      i   => g_2_0_rig_3,
      q   => g_3_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_zero_horiz_4 : zero_x0
   port map (
      nq  => group_3_0_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_3_0_cmd_zero_lef_4,
      i   => group_3_0_sig_zero_horiz_4,
      q   => g_2_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_inpad_lef_4 : ts_x4
   port map (
      cmd => group_3_0_cmd_inpad_lef_4,
      i   => bot_in_3,
      q   => g_2_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_top_lef_4 : ts_x4
   port map (
      cmd => group_3_0_cmd_top_lef_4,
      i   => g_3_0_top_4,
      q   => g_2_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_rig_lef_4 : ts_x4
   port map (
      cmd => group_3_0_cmd_rig_lef_4,
      i   => g_3_0_rig_4,
      q   => g_2_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_top_rig_4 : ts_x4
   port map (
      cmd => g_3_0_cmd_top_rig_4,
      i   => g_3_0_top_4,
      q   => g_3_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_lef_rig_4 : ts_x4
   port map (
      cmd => g_3_0_cmd_lef_rig_4,
      i   => g_2_0_rig_4,
      q   => g_3_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_0_zero_horiz_5 : zero_x0
   port map (
      nq  => group_3_0_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_3_0_cmd_zero_lef_5,
      i   => group_3_0_sig_zero_horiz_5,
      q   => g_2_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_inpad_lef_5 : ts_x4
   port map (
      cmd => group_3_0_cmd_inpad_lef_5,
      i   => bot_in_3,
      q   => g_2_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_top_lef_5 : ts_x4
   port map (
      cmd => group_3_0_cmd_top_lef_5,
      i   => g_3_0_top_5,
      q   => g_2_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_rig_lef_5 : ts_x4
   port map (
      cmd => group_3_0_cmd_rig_lef_5,
      i   => g_3_0_rig_5,
      q   => g_2_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_top_rig_5 : ts_x4
   port map (
      cmd => g_3_0_cmd_top_rig_5,
      i   => g_3_0_top_5,
      q   => g_3_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_lef_rig_5 : ts_x4
   port map (
      cmd => g_3_0_cmd_lef_rig_5,
      i   => g_2_0_rig_5,
      q   => g_3_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_0_zero_horiz_6 : zero_x0
   port map (
      nq  => group_3_0_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_3_0_cmd_zero_lef_6,
      i   => group_3_0_sig_zero_horiz_6,
      q   => g_2_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_inpad_lef_6 : ts_x4
   port map (
      cmd => group_3_0_cmd_inpad_lef_6,
      i   => bot_in_3,
      q   => g_2_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_top_lef_6 : ts_x4
   port map (
      cmd => group_3_0_cmd_top_lef_6,
      i   => g_3_0_top_6,
      q   => g_2_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_rig_lef_6 : ts_x4
   port map (
      cmd => group_3_0_cmd_rig_lef_6,
      i   => g_3_0_rig_6,
      q   => g_2_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_top_rig_6 : ts_x4
   port map (
      cmd => g_3_0_cmd_top_rig_6,
      i   => g_3_0_top_6,
      q   => g_3_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_lef_rig_6 : ts_x4
   port map (
      cmd => g_3_0_cmd_lef_rig_6,
      i   => g_2_0_rig_6,
      q   => g_3_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_0_zero_horiz_7 : zero_x0
   port map (
      nq  => group_3_0_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_3_0_cmd_zero_lef_7,
      i   => group_3_0_sig_zero_horiz_7,
      q   => g_2_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_inpad_lef_7 : ts_x4
   port map (
      cmd => group_3_0_cmd_inpad_lef_7,
      i   => bot_in_3,
      q   => g_2_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_top_lef_7 : ts_x4
   port map (
      cmd => group_3_0_cmd_top_lef_7,
      i   => g_3_0_top_7,
      q   => g_2_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_rig_lef_7 : ts_x4
   port map (
      cmd => group_3_0_cmd_rig_lef_7,
      i   => g_3_0_rig_7,
      q   => g_2_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_top_rig_7 : ts_x4
   port map (
      cmd => g_3_0_cmd_top_rig_7,
      i   => g_3_0_top_7,
      q   => g_3_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_0_ts_lef_rig_7 : ts_x4
   port map (
      cmd => g_3_0_cmd_lef_rig_7,
      i   => g_2_0_rig_7,
      q   => g_3_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_0_mem_0 : sram_x1
   port map (
      d      => g_3_0_data_top(0),
      nq     => group_3_0_nq_mem_0,
      strobe => group_3_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_1 : sram_x1
   port map (
      d      => g_3_0_data_top(1),
      nq     => group_3_0_nq_mem_1,
      strobe => group_3_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_2 : sram_x1
   port map (
      d      => g_3_0_data_top(2),
      nq     => group_3_0_nq_mem_2,
      strobe => group_3_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_3 : sram_x1
   port map (
      d      => g_3_0_data_top(3),
      nq     => group_3_0_nq_mem_3,
      strobe => group_3_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_4 : sram_x1
   port map (
      d      => g_3_0_data_top(4),
      nq     => group_3_0_nq_mem_4,
      strobe => group_3_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_5 : sram_x1
   port map (
      d      => g_3_0_data_top(5),
      nq     => group_3_0_nq_mem_5,
      strobe => group_3_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_6 : sram_x1
   port map (
      d      => g_3_0_data_top(6),
      nq     => group_3_0_nq_mem_6,
      strobe => group_3_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_7 : sram_x1
   port map (
      d      => g_3_0_data_top(7),
      nq     => group_3_0_nq_mem_7,
      strobe => group_3_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_8 : sram_x1
   port map (
      d      => g_3_0_data_top(0),
      nq     => group_3_0_nq_mem_8,
      strobe => group_3_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_9 : sram_x1
   port map (
      d      => g_3_0_data_top(1),
      nq     => group_3_0_nq_mem_9,
      strobe => group_3_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_10 : sram_x1
   port map (
      d      => g_3_0_data_top(2),
      nq     => group_3_0_nq_mem_10,
      strobe => group_3_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_11 : sram_x1
   port map (
      d      => g_3_0_data_top(3),
      nq     => group_3_0_nq_mem_11,
      strobe => group_3_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_12 : sram_x1
   port map (
      d      => g_3_0_data_top(4),
      nq     => group_3_0_nq_mem_12,
      strobe => group_3_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_13 : sram_x1
   port map (
      d      => g_3_0_data_top(5),
      nq     => group_3_0_nq_mem_13,
      strobe => group_3_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_14 : sram_x1
   port map (
      d      => g_3_0_data_top(6),
      nq     => group_3_0_nq_mem_14,
      strobe => group_3_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_15 : sram_x1
   port map (
      d      => g_3_0_data_top(7),
      nq     => group_3_0_nq_mem_15,
      strobe => group_3_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_16 : sram_x1
   port map (
      d      => g_3_0_data_top(0),
      nq     => group_3_0_nq_mem_16,
      strobe => group_3_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_17 : sram_x1
   port map (
      d      => g_3_0_data_top(1),
      nq     => group_3_0_nq_mem_17,
      strobe => group_3_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_18 : sram_x1
   port map (
      d      => g_3_0_data_top(2),
      nq     => group_3_0_nq_mem_18,
      strobe => group_3_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_19 : sram_x1
   port map (
      d      => g_3_0_data_top(3),
      nq     => group_3_0_nq_mem_19,
      strobe => group_3_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_20 : sram_x1
   port map (
      d      => g_3_0_data_top(4),
      nq     => group_3_0_nq_mem_20,
      strobe => group_3_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_21 : sram_x1
   port map (
      d      => g_3_0_data_top(5),
      nq     => group_3_0_nq_mem_21,
      strobe => group_3_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_22 : sram_x1
   port map (
      d      => g_3_0_data_top(6),
      nq     => group_3_0_nq_mem_22,
      strobe => group_3_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_23 : sram_x1
   port map (
      d      => g_3_0_data_top(7),
      nq     => group_3_0_nq_mem_23,
      strobe => group_3_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_24 : sram_x1
   port map (
      d      => g_3_0_data_top(0),
      nq     => group_3_0_nq_mem_24,
      strobe => group_3_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_25 : sram_x1
   port map (
      d      => g_3_0_data_top(1),
      nq     => group_3_0_nq_mem_25,
      strobe => group_3_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_26 : sram_x1
   port map (
      d      => g_3_0_data_top(2),
      nq     => group_3_0_nq_mem_26,
      strobe => group_3_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_27 : sram_x1
   port map (
      d      => g_3_0_data_top(3),
      nq     => group_3_0_nq_mem_27,
      strobe => group_3_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_28 : sram_x1
   port map (
      d      => g_3_0_data_top(4),
      nq     => group_3_0_nq_mem_28,
      strobe => group_3_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_mem_29 : sram_x1
   port map (
      d      => g_3_0_data_top(5),
      nq     => group_3_0_nq_mem_29,
      strobe => group_3_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_parity_0 : sram_x1
   port map (
      d      => g_3_0_data_top(8),
      nq     => group_3_0_nq_mem_parity_0,
      strobe => group_3_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_parity_1 : sram_x1
   port map (
      d      => g_3_0_data_top(8),
      nq     => group_3_0_nq_mem_parity_1,
      strobe => group_3_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_parity_2 : sram_x1
   port map (
      d      => g_3_0_data_top(8),
      nq     => group_3_0_nq_mem_parity_2,
      strobe => group_3_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_parity_3 : sram_x1
   port map (
      d      => g_3_0_data_top(8),
      nq     => group_3_0_nq_mem_parity_3,
      strobe => group_3_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_3_0_xor_0_0 : xr2_x1
   port map (
      i0  => group_3_0_nq_mem_0,
      i1  => group_3_0_nq_mem_1,
      q   => group_3_0_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_1_0 : xr2_x1
   port map (
      i0  => group_3_0_nq_mem_2,
      i1  => group_3_0_nq_mem_3,
      q   => group_3_0_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_2_0 : xr2_x1
   port map (
      i0  => group_3_0_nq_mem_4,
      i1  => group_3_0_nq_mem_5,
      q   => group_3_0_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_3_0 : xr2_x1
   port map (
      i0  => group_3_0_nq_mem_6,
      i1  => group_3_0_nq_mem_7,
      q   => group_3_0_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_4_0 : xr2_x1
   port map (
      i0  => group_3_0_q_xor_0_0,
      i1  => group_3_0_q_xor_1_0,
      q   => group_3_0_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_5_0 : xr2_x1
   port map (
      i0  => group_3_0_q_xor_2_0,
      i1  => group_3_0_q_xor_3_0,
      q   => group_3_0_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_6_0 : xr2_x1
   port map (
      i0  => group_3_0_q_xor_4_0,
      i1  => group_3_0_q_xor_5_0,
      q   => group_3_0_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_7_0 : xr2_x1
   port map (
      i0  => group_3_0_q_xor_6_0,
      i1  => group_3_0_nq_mem_parity_0,
      q   => group_3_0_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_0_1 : xr2_x1
   port map (
      i0  => group_3_0_nq_mem_8,
      i1  => group_3_0_nq_mem_9,
      q   => group_3_0_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_1_1 : xr2_x1
   port map (
      i0  => group_3_0_nq_mem_10,
      i1  => group_3_0_nq_mem_11,
      q   => group_3_0_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_2_1 : xr2_x1
   port map (
      i0  => group_3_0_nq_mem_12,
      i1  => group_3_0_nq_mem_13,
      q   => group_3_0_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_3_1 : xr2_x1
   port map (
      i0  => group_3_0_nq_mem_14,
      i1  => group_3_0_nq_mem_15,
      q   => group_3_0_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_4_1 : xr2_x1
   port map (
      i0  => group_3_0_q_xor_0_1,
      i1  => group_3_0_q_xor_1_1,
      q   => group_3_0_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_5_1 : xr2_x1
   port map (
      i0  => group_3_0_q_xor_2_1,
      i1  => group_3_0_q_xor_3_1,
      q   => group_3_0_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_6_1 : xr2_x1
   port map (
      i0  => group_3_0_q_xor_4_1,
      i1  => group_3_0_q_xor_5_1,
      q   => group_3_0_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_7_1 : xr2_x1
   port map (
      i0  => group_3_0_q_xor_6_1,
      i1  => group_3_0_nq_mem_parity_1,
      q   => group_3_0_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_0_2 : xr2_x1
   port map (
      i0  => group_3_0_nq_mem_16,
      i1  => group_3_0_nq_mem_17,
      q   => group_3_0_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_1_2 : xr2_x1
   port map (
      i0  => group_3_0_nq_mem_18,
      i1  => group_3_0_nq_mem_19,
      q   => group_3_0_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_2_2 : xr2_x1
   port map (
      i0  => group_3_0_nq_mem_20,
      i1  => group_3_0_nq_mem_21,
      q   => group_3_0_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_3_2 : xr2_x1
   port map (
      i0  => group_3_0_nq_mem_22,
      i1  => group_3_0_nq_mem_23,
      q   => group_3_0_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_4_2 : xr2_x1
   port map (
      i0  => group_3_0_q_xor_0_2,
      i1  => group_3_0_q_xor_1_2,
      q   => group_3_0_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_5_2 : xr2_x1
   port map (
      i0  => group_3_0_q_xor_2_2,
      i1  => group_3_0_q_xor_3_2,
      q   => group_3_0_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_6_2 : xr2_x1
   port map (
      i0  => group_3_0_q_xor_4_2,
      i1  => group_3_0_q_xor_5_2,
      q   => group_3_0_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_7_2 : xr2_x1
   port map (
      i0  => group_3_0_q_xor_6_2,
      i1  => group_3_0_nq_mem_parity_2,
      q   => group_3_0_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_0_3 : xr2_x1
   port map (
      i0  => group_3_0_nq_mem_24,
      i1  => group_3_0_nq_mem_25,
      q   => group_3_0_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_1_3 : xr2_x1
   port map (
      i0  => group_3_0_nq_mem_26,
      i1  => group_3_0_nq_mem_27,
      q   => group_3_0_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_2_3 : xr2_x1
   port map (
      i0  => group_3_0_nq_mem_28,
      i1  => group_3_0_nq_mem_29,
      q   => group_3_0_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_3_3 : xr2_x1
   port map (
      i0  => group_3_0_q_xor_0_3,
      i1  => group_3_0_q_xor_1_3,
      q   => group_3_0_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_4_3 : xr2_x1
   port map (
      i0  => group_3_0_q_xor_3_3,
      i1  => group_3_0_q_xor_2_3,
      q   => group_3_0_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_xor_5_3 : xr2_x1
   port map (
      i0  => group_3_0_q_xor_4_3,
      i1  => group_3_0_nq_mem_parity_3,
      q   => group_3_0_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_or_0 : o4_x2
   port map (
      i0  => group_3_0_sig_error_0,
      i1  => group_3_0_sig_error_1,
      i2  => group_3_0_sig_error_2,
      i3  => group_3_0_sig_error_3,
      q   => group_3_0_error_0123,
      vdd => vdd,
      vss => vss
   );

group_3_0_or_fin : o2_x2
   port map (
      i0  => g_2_0_error_rig,
      i1  => group_3_0_error_0123,
      q   => g_3_0_error_rig,
      vdd => vdd,
      vss => vss
   );

group_3_0_buffer_0 : buf_x2
   port map (
      i   => g_2_0_strobe_0_rig,
      q   => g_3_0_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_3_0_buffer_1 : buf_x2
   port map (
      i   => g_2_0_strobe_1_rig,
      q   => g_3_0_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_3_0_buffer_2 : buf_x2
   port map (
      i   => g_2_0_strobe_2_rig,
      q   => g_3_0_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_3_0_buffer_3 : buf_x2
   port map (
      i   => g_2_0_strobe_3_rig,
      q   => g_3_0_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_3_0_and_0 : a2_x2
   port map (
      i0  => g_2_0_strobe_0_rig,
      i1  => g_3_0_column_top,
      q   => group_3_0_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_and_1 : a2_x2
   port map (
      i0  => g_2_0_strobe_1_rig,
      i1  => g_3_0_column_top,
      q   => group_3_0_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_and_2 : a2_x2
   port map (
      i0  => g_2_0_strobe_2_rig,
      i1  => g_3_0_column_top,
      q   => group_3_0_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_and_3 : a2_x2
   port map (
      i0  => g_2_0_strobe_3_rig,
      i1  => g_3_0_column_top,
      q   => group_3_0_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_29,
      nq  => group_3_0_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_28,
      nq  => group_3_0_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_27,
      nq  => group_3_0_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_7_q5_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_7_not_cmd(2),
      i1  => group_3_0_decoder_horizon_track_7_not_cmd(0),
      i2  => group_3_0_nq_mem_28,
      nq  => g_2_0_cmd_lef_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_7_not_cmd(2),
      i1  => group_3_0_nq_mem_27,
      i2  => group_3_0_nq_mem_28,
      nq  => g_2_0_cmd_top_rig_7,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_7_not_cmd(1),
      i1  => group_3_0_decoder_horizon_track_7_not_cmd(0),
      i2  => group_3_0_nq_mem_29,
      nq  => group_3_0_cmd_rig_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_7_not_cmd(1),
      i1  => group_3_0_nq_mem_29,
      i2  => group_3_0_nq_mem_27,
      nq  => group_3_0_cmd_top_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_3_0_nq_mem_28,
      i1  => group_3_0_decoder_horizon_track_7_not_cmd(0),
      i2  => group_3_0_nq_mem_29,
      nq  => group_3_0_cmd_inpad_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_7_not_cmd(2),
      i1  => group_3_0_decoder_horizon_track_7_not_cmd(1),
      i2  => group_3_0_decoder_horizon_track_7_not_cmd(0),
      nq  => group_3_0_decoder_horizon_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_0_nq_mem_28,
      i1  => group_3_0_nq_mem_29,
      i2  => group_3_0_decoder_horizon_track_7_not_cmd(0),
      nq  => group_3_0_decoder_horizon_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_7_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_3_0_nq_mem_29,
      i1  => group_3_0_nq_mem_28,
      i2  => group_3_0_nq_mem_27,
      nq  => group_3_0_decoder_horizon_track_7_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_7_q0_ins : na3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_7_na3_x1_3_sig,
      i1  => group_3_0_decoder_horizon_track_7_na3_x1_2_sig,
      i2  => group_3_0_decoder_horizon_track_7_na3_x1_sig,
      nq  => group_3_0_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_26,
      nq  => group_3_0_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_25,
      nq  => group_3_0_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_24,
      nq  => group_3_0_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_6_q5_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_6_not_cmd(2),
      i1  => group_3_0_decoder_horizon_track_6_not_cmd(0),
      i2  => group_3_0_nq_mem_25,
      nq  => g_2_0_cmd_lef_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_6_not_cmd(2),
      i1  => group_3_0_nq_mem_24,
      i2  => group_3_0_nq_mem_25,
      nq  => g_2_0_cmd_top_rig_6,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_6_not_cmd(1),
      i1  => group_3_0_decoder_horizon_track_6_not_cmd(0),
      i2  => group_3_0_nq_mem_26,
      nq  => group_3_0_cmd_rig_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_6_not_cmd(1),
      i1  => group_3_0_nq_mem_26,
      i2  => group_3_0_nq_mem_24,
      nq  => group_3_0_cmd_top_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_3_0_nq_mem_25,
      i1  => group_3_0_decoder_horizon_track_6_not_cmd(0),
      i2  => group_3_0_nq_mem_26,
      nq  => group_3_0_cmd_inpad_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_6_not_cmd(2),
      i1  => group_3_0_decoder_horizon_track_6_not_cmd(1),
      i2  => group_3_0_decoder_horizon_track_6_not_cmd(0),
      nq  => group_3_0_decoder_horizon_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_0_nq_mem_25,
      i1  => group_3_0_nq_mem_26,
      i2  => group_3_0_decoder_horizon_track_6_not_cmd(0),
      nq  => group_3_0_decoder_horizon_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_6_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_3_0_nq_mem_26,
      i1  => group_3_0_nq_mem_25,
      i2  => group_3_0_nq_mem_24,
      nq  => group_3_0_decoder_horizon_track_6_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_6_q0_ins : na3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_6_na3_x1_3_sig,
      i1  => group_3_0_decoder_horizon_track_6_na3_x1_2_sig,
      i2  => group_3_0_decoder_horizon_track_6_na3_x1_sig,
      nq  => group_3_0_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_23,
      nq  => group_3_0_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_22,
      nq  => group_3_0_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_21,
      nq  => group_3_0_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_5_q5_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_5_not_cmd(2),
      i1  => group_3_0_decoder_horizon_track_5_not_cmd(0),
      i2  => group_3_0_nq_mem_22,
      nq  => g_2_0_cmd_lef_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_5_not_cmd(2),
      i1  => group_3_0_nq_mem_21,
      i2  => group_3_0_nq_mem_22,
      nq  => g_2_0_cmd_top_rig_5,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_5_not_cmd(1),
      i1  => group_3_0_decoder_horizon_track_5_not_cmd(0),
      i2  => group_3_0_nq_mem_23,
      nq  => group_3_0_cmd_rig_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_5_not_cmd(1),
      i1  => group_3_0_nq_mem_23,
      i2  => group_3_0_nq_mem_21,
      nq  => group_3_0_cmd_top_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_3_0_nq_mem_22,
      i1  => group_3_0_decoder_horizon_track_5_not_cmd(0),
      i2  => group_3_0_nq_mem_23,
      nq  => group_3_0_cmd_inpad_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_5_not_cmd(2),
      i1  => group_3_0_decoder_horizon_track_5_not_cmd(1),
      i2  => group_3_0_decoder_horizon_track_5_not_cmd(0),
      nq  => group_3_0_decoder_horizon_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_0_nq_mem_22,
      i1  => group_3_0_nq_mem_23,
      i2  => group_3_0_decoder_horizon_track_5_not_cmd(0),
      nq  => group_3_0_decoder_horizon_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_5_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_3_0_nq_mem_23,
      i1  => group_3_0_nq_mem_22,
      i2  => group_3_0_nq_mem_21,
      nq  => group_3_0_decoder_horizon_track_5_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_5_q0_ins : na3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_5_na3_x1_3_sig,
      i1  => group_3_0_decoder_horizon_track_5_na3_x1_2_sig,
      i2  => group_3_0_decoder_horizon_track_5_na3_x1_sig,
      nq  => group_3_0_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_20,
      nq  => group_3_0_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_19,
      nq  => group_3_0_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_18,
      nq  => group_3_0_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_4_q5_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_4_not_cmd(2),
      i1  => group_3_0_decoder_horizon_track_4_not_cmd(0),
      i2  => group_3_0_nq_mem_19,
      nq  => g_2_0_cmd_lef_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_4_not_cmd(2),
      i1  => group_3_0_nq_mem_18,
      i2  => group_3_0_nq_mem_19,
      nq  => g_2_0_cmd_top_rig_4,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_4_not_cmd(1),
      i1  => group_3_0_decoder_horizon_track_4_not_cmd(0),
      i2  => group_3_0_nq_mem_20,
      nq  => group_3_0_cmd_rig_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_4_not_cmd(1),
      i1  => group_3_0_nq_mem_20,
      i2  => group_3_0_nq_mem_18,
      nq  => group_3_0_cmd_top_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_3_0_nq_mem_19,
      i1  => group_3_0_decoder_horizon_track_4_not_cmd(0),
      i2  => group_3_0_nq_mem_20,
      nq  => group_3_0_cmd_inpad_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_4_not_cmd(2),
      i1  => group_3_0_decoder_horizon_track_4_not_cmd(1),
      i2  => group_3_0_decoder_horizon_track_4_not_cmd(0),
      nq  => group_3_0_decoder_horizon_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_0_nq_mem_19,
      i1  => group_3_0_nq_mem_20,
      i2  => group_3_0_decoder_horizon_track_4_not_cmd(0),
      nq  => group_3_0_decoder_horizon_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_4_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_3_0_nq_mem_20,
      i1  => group_3_0_nq_mem_19,
      i2  => group_3_0_nq_mem_18,
      nq  => group_3_0_decoder_horizon_track_4_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_4_q0_ins : na3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_4_na3_x1_3_sig,
      i1  => group_3_0_decoder_horizon_track_4_na3_x1_2_sig,
      i2  => group_3_0_decoder_horizon_track_4_na3_x1_sig,
      nq  => group_3_0_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_17,
      nq  => group_3_0_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_16,
      nq  => group_3_0_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_15,
      nq  => group_3_0_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_3_q5_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_3_not_cmd(2),
      i1  => group_3_0_decoder_horizon_track_3_not_cmd(0),
      i2  => group_3_0_nq_mem_16,
      nq  => g_2_0_cmd_lef_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_3_not_cmd(2),
      i1  => group_3_0_nq_mem_15,
      i2  => group_3_0_nq_mem_16,
      nq  => g_2_0_cmd_top_rig_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_3_not_cmd(1),
      i1  => group_3_0_decoder_horizon_track_3_not_cmd(0),
      i2  => group_3_0_nq_mem_17,
      nq  => group_3_0_cmd_rig_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_3_not_cmd(1),
      i1  => group_3_0_nq_mem_17,
      i2  => group_3_0_nq_mem_15,
      nq  => group_3_0_cmd_top_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_3_0_nq_mem_16,
      i1  => group_3_0_decoder_horizon_track_3_not_cmd(0),
      i2  => group_3_0_nq_mem_17,
      nq  => group_3_0_cmd_inpad_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_3_not_cmd(2),
      i1  => group_3_0_decoder_horizon_track_3_not_cmd(1),
      i2  => group_3_0_decoder_horizon_track_3_not_cmd(0),
      nq  => group_3_0_decoder_horizon_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_0_nq_mem_16,
      i1  => group_3_0_nq_mem_17,
      i2  => group_3_0_decoder_horizon_track_3_not_cmd(0),
      nq  => group_3_0_decoder_horizon_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_3_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_3_0_nq_mem_17,
      i1  => group_3_0_nq_mem_16,
      i2  => group_3_0_nq_mem_15,
      nq  => group_3_0_decoder_horizon_track_3_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_3_q0_ins : na3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_3_na3_x1_3_sig,
      i1  => group_3_0_decoder_horizon_track_3_na3_x1_2_sig,
      i2  => group_3_0_decoder_horizon_track_3_na3_x1_sig,
      nq  => group_3_0_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_14,
      nq  => group_3_0_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_13,
      nq  => group_3_0_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_12,
      nq  => group_3_0_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_2_q5_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_2_not_cmd(2),
      i1  => group_3_0_decoder_horizon_track_2_not_cmd(0),
      i2  => group_3_0_nq_mem_13,
      nq  => g_2_0_cmd_lef_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_2_not_cmd(2),
      i1  => group_3_0_nq_mem_12,
      i2  => group_3_0_nq_mem_13,
      nq  => g_2_0_cmd_top_rig_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_2_not_cmd(1),
      i1  => group_3_0_decoder_horizon_track_2_not_cmd(0),
      i2  => group_3_0_nq_mem_14,
      nq  => group_3_0_cmd_rig_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_2_not_cmd(1),
      i1  => group_3_0_nq_mem_14,
      i2  => group_3_0_nq_mem_12,
      nq  => group_3_0_cmd_top_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_3_0_nq_mem_13,
      i1  => group_3_0_decoder_horizon_track_2_not_cmd(0),
      i2  => group_3_0_nq_mem_14,
      nq  => group_3_0_cmd_inpad_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_2_not_cmd(2),
      i1  => group_3_0_decoder_horizon_track_2_not_cmd(1),
      i2  => group_3_0_decoder_horizon_track_2_not_cmd(0),
      nq  => group_3_0_decoder_horizon_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_0_nq_mem_13,
      i1  => group_3_0_nq_mem_14,
      i2  => group_3_0_decoder_horizon_track_2_not_cmd(0),
      nq  => group_3_0_decoder_horizon_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_2_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_3_0_nq_mem_14,
      i1  => group_3_0_nq_mem_13,
      i2  => group_3_0_nq_mem_12,
      nq  => group_3_0_decoder_horizon_track_2_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_2_q0_ins : na3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_2_na3_x1_3_sig,
      i1  => group_3_0_decoder_horizon_track_2_na3_x1_2_sig,
      i2  => group_3_0_decoder_horizon_track_2_na3_x1_sig,
      nq  => group_3_0_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_11,
      nq  => group_3_0_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_10,
      nq  => group_3_0_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_9,
      nq  => group_3_0_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_1_q5_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_1_not_cmd(2),
      i1  => group_3_0_decoder_horizon_track_1_not_cmd(0),
      i2  => group_3_0_nq_mem_10,
      nq  => g_2_0_cmd_lef_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_1_not_cmd(2),
      i1  => group_3_0_nq_mem_9,
      i2  => group_3_0_nq_mem_10,
      nq  => g_2_0_cmd_top_rig_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_1_not_cmd(1),
      i1  => group_3_0_decoder_horizon_track_1_not_cmd(0),
      i2  => group_3_0_nq_mem_11,
      nq  => group_3_0_cmd_rig_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_1_not_cmd(1),
      i1  => group_3_0_nq_mem_11,
      i2  => group_3_0_nq_mem_9,
      nq  => group_3_0_cmd_top_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_3_0_nq_mem_10,
      i1  => group_3_0_decoder_horizon_track_1_not_cmd(0),
      i2  => group_3_0_nq_mem_11,
      nq  => group_3_0_cmd_inpad_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_1_not_cmd(2),
      i1  => group_3_0_decoder_horizon_track_1_not_cmd(1),
      i2  => group_3_0_decoder_horizon_track_1_not_cmd(0),
      nq  => group_3_0_decoder_horizon_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_0_nq_mem_10,
      i1  => group_3_0_nq_mem_11,
      i2  => group_3_0_decoder_horizon_track_1_not_cmd(0),
      nq  => group_3_0_decoder_horizon_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_1_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_3_0_nq_mem_11,
      i1  => group_3_0_nq_mem_10,
      i2  => group_3_0_nq_mem_9,
      nq  => group_3_0_decoder_horizon_track_1_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_1_q0_ins : na3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_1_na3_x1_3_sig,
      i1  => group_3_0_decoder_horizon_track_1_na3_x1_2_sig,
      i2  => group_3_0_decoder_horizon_track_1_na3_x1_sig,
      nq  => group_3_0_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_8,
      nq  => group_3_0_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_7,
      nq  => group_3_0_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_3_0_nq_mem_6,
      nq  => group_3_0_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_0_q5_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_0_not_cmd(2),
      i1  => group_3_0_decoder_horizon_track_0_not_cmd(0),
      i2  => group_3_0_nq_mem_7,
      nq  => g_2_0_cmd_lef_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_0_not_cmd(2),
      i1  => group_3_0_nq_mem_6,
      i2  => group_3_0_nq_mem_7,
      nq  => g_2_0_cmd_top_rig_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_0_not_cmd(1),
      i1  => group_3_0_decoder_horizon_track_0_not_cmd(0),
      i2  => group_3_0_nq_mem_8,
      nq  => group_3_0_cmd_rig_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_0_not_cmd(1),
      i1  => group_3_0_nq_mem_8,
      i2  => group_3_0_nq_mem_6,
      nq  => group_3_0_cmd_top_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_3_0_nq_mem_7,
      i1  => group_3_0_decoder_horizon_track_0_not_cmd(0),
      i2  => group_3_0_nq_mem_8,
      nq  => group_3_0_cmd_inpad_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_0_not_cmd(2),
      i1  => group_3_0_decoder_horizon_track_0_not_cmd(1),
      i2  => group_3_0_decoder_horizon_track_0_not_cmd(0),
      nq  => group_3_0_decoder_horizon_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_3_0_nq_mem_7,
      i1  => group_3_0_nq_mem_8,
      i2  => group_3_0_decoder_horizon_track_0_not_cmd(0),
      nq  => group_3_0_decoder_horizon_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_0_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_3_0_nq_mem_8,
      i1  => group_3_0_nq_mem_7,
      i2  => group_3_0_nq_mem_6,
      nq  => group_3_0_decoder_horizon_track_0_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_3_0_decoder_horizon_track_0_q0_ins : na3_x1
   port map (
      i0  => group_3_0_decoder_horizon_track_0_na3_x1_3_sig,
      i1  => group_3_0_decoder_horizon_track_0_na3_x1_2_sig,
      i2  => group_3_0_decoder_horizon_track_0_na3_x1_sig,
      nq  => group_3_0_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_3_0_out_pad_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_0_nq_mem_3,
      i0  => g_2_0_rig_0,
      i1  => g_2_0_rig_1,
      nq  => group_3_0_out_pad_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_0_out_pad_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_0_nq_mem_3,
      i0  => g_2_0_rig_2,
      i1  => g_2_0_rig_3,
      nq  => group_3_0_out_pad_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_0_out_pad_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_0_nq_mem_3,
      i0  => g_2_0_rig_4,
      i1  => g_2_0_rig_5,
      nq  => group_3_0_out_pad_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_0_out_pad_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_0_nq_mem_3,
      i0  => g_2_0_rig_6,
      i1  => g_2_0_rig_7,
      nq  => group_3_0_out_pad_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_0_out_pad_mux_mx10 : nmx2_x1
   port map (
      cmd => group_3_0_nq_mem_4,
      i0  => group_3_0_out_pad_mux_q00,
      i1  => group_3_0_out_pad_mux_q01,
      nq  => group_3_0_out_pad_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_0_out_pad_mux_mx11 : nmx2_x1
   port map (
      cmd => group_3_0_nq_mem_4,
      i0  => group_3_0_out_pad_mux_q02,
      i1  => group_3_0_out_pad_mux_q03,
      nq  => group_3_0_out_pad_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_0_out_pad_mux_mx20 : mx2_x2
   port map (
      cmd => group_3_0_nq_mem_5,
      i0  => group_3_0_out_pad_mux_q10,
      i1  => group_3_0_out_pad_mux_q11,
      q   => bot_out_3,
      vdd => vdd,
      vss => vss
   );

group_3_0_clb_topside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_3_0_nq_mem_0,
      i0  => g_2_0_rig_0,
      i1  => g_2_0_rig_1,
      nq  => group_3_0_clb_topside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_3_0_clb_topside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_3_0_nq_mem_0,
      i0  => g_2_0_rig_2,
      i1  => g_2_0_rig_3,
      nq  => group_3_0_clb_topside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_3_0_clb_topside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_3_0_nq_mem_0,
      i0  => g_2_0_rig_4,
      i1  => g_2_0_rig_5,
      nq  => group_3_0_clb_topside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_3_0_clb_topside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_3_0_nq_mem_0,
      i0  => g_2_0_rig_6,
      i1  => g_2_0_rig_7,
      nq  => group_3_0_clb_topside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_3_0_clb_topside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_3_0_nq_mem_1,
      i0  => group_3_0_clb_topside_in2_mux_q00,
      i1  => group_3_0_clb_topside_in2_mux_q01,
      nq  => group_3_0_clb_topside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_3_0_clb_topside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_3_0_nq_mem_1,
      i0  => group_3_0_clb_topside_in2_mux_q02,
      i1  => group_3_0_clb_topside_in2_mux_q03,
      nq  => group_3_0_clb_topside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_3_0_clb_topside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_3_0_nq_mem_2,
      i0  => group_3_0_clb_topside_in2_mux_q10,
      i1  => group_3_0_clb_topside_in2_mux_q11,
      q   => g_3_0_out_top,
      vdd => vdd,
      vss => vss
   );

group_2_4_mux_scan : mx2_x2
   port map (
      cmd => g_2_4_test_in,
      i0  => group_2_4_out_lut,
      i1  => g_1_4_scout,
      q   => group_2_4_out_lut_scan,
      vdd => vdd,
      vss => vss
   );

group_2_4_buf_test : buf_x2
   port map (
      i   => g_2_4_test_in,
      q   => g_1_4_test_in,
      vdd => vdd,
      vss => vss
   );

group_2_4_flip_flop_clb : sff1_x4
   port map (
      ck  => clk_top_x2,
      i   => group_2_4_out_lut_scan,
      q   => g_2_4_scout,
      vdd => vdd,
      vss => vss
   );

group_2_4_mux_out : mx2_x2
   port map (
      cmd => group_2_4_nq_mem_16,
      i0  => group_2_4_out_lut,
      i1  => g_2_4_scout,
      q   => group_2_4_out_clb,
      vdd => vdd,
      vss => vss
   );

group_2_4_zero_horiz_0 : zero_x0
   port map (
      nq  => group_2_4_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_2_4_cmd_zero_lef_0,
      i   => group_2_4_sig_zero_horiz_0,
      q   => g_1_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_pin4_lef_0 : ts_x4
   port map (
      cmd => group_2_4_cmd_pin4_lef_0,
      i   => group_2_4_out_clb,
      q   => g_1_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_inpad_0 : ts_x4
   port map (
      cmd => group_2_4_cmd_in_pad_0,
      i   => top_in_2,
      q   => g_1_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_bot_lef_0 : ts_x4
   port map (
      cmd => group_2_4_cmd_bot_lef_0,
      i   => g_2_3_top_0,
      q   => g_1_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_rig_lef_0 : ts_x4
   port map (
      cmd => group_2_4_cmd_rig_lef_0,
      i   => g_2_4_rig_0,
      q   => g_1_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_bot_rig_0 : ts_x4
   port map (
      cmd => g_2_4_cmd_bot_rig_0,
      i   => g_2_3_top_0,
      q   => g_2_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_lef_rig_0 : ts_x4
   port map (
      cmd => g_2_4_cmd_lef_rig_0,
      i   => g_1_4_rig_0,
      q   => g_2_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_zero_horiz_1 : zero_x0
   port map (
      nq  => group_2_4_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_2_4_cmd_zero_lef_1,
      i   => group_2_4_sig_zero_horiz_1,
      q   => g_1_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_pin4_lef_1 : ts_x4
   port map (
      cmd => group_2_4_cmd_pin4_lef_1,
      i   => group_2_4_out_clb,
      q   => g_1_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_inpad_1 : ts_x4
   port map (
      cmd => group_2_4_cmd_in_pad_1,
      i   => top_in_2,
      q   => g_1_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_bot_lef_1 : ts_x4
   port map (
      cmd => group_2_4_cmd_bot_lef_1,
      i   => g_2_3_top_1,
      q   => g_1_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_rig_lef_1 : ts_x4
   port map (
      cmd => group_2_4_cmd_rig_lef_1,
      i   => g_2_4_rig_1,
      q   => g_1_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_bot_rig_1 : ts_x4
   port map (
      cmd => g_2_4_cmd_bot_rig_1,
      i   => g_2_3_top_1,
      q   => g_2_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_lef_rig_1 : ts_x4
   port map (
      cmd => g_2_4_cmd_lef_rig_1,
      i   => g_1_4_rig_1,
      q   => g_2_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_zero_horiz_2 : zero_x0
   port map (
      nq  => group_2_4_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_2_4_cmd_zero_lef_2,
      i   => group_2_4_sig_zero_horiz_2,
      q   => g_1_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_pin4_lef_2 : ts_x4
   port map (
      cmd => group_2_4_cmd_pin4_lef_2,
      i   => group_2_4_out_clb,
      q   => g_1_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_inpad_2 : ts_x4
   port map (
      cmd => group_2_4_cmd_in_pad_2,
      i   => top_in_2,
      q   => g_1_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_bot_lef_2 : ts_x4
   port map (
      cmd => group_2_4_cmd_bot_lef_2,
      i   => g_2_3_top_2,
      q   => g_1_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_rig_lef_2 : ts_x4
   port map (
      cmd => group_2_4_cmd_rig_lef_2,
      i   => g_2_4_rig_2,
      q   => g_1_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_bot_rig_2 : ts_x4
   port map (
      cmd => g_2_4_cmd_bot_rig_2,
      i   => g_2_3_top_2,
      q   => g_2_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_lef_rig_2 : ts_x4
   port map (
      cmd => g_2_4_cmd_lef_rig_2,
      i   => g_1_4_rig_2,
      q   => g_2_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_zero_horiz_3 : zero_x0
   port map (
      nq  => group_2_4_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_2_4_cmd_zero_lef_3,
      i   => group_2_4_sig_zero_horiz_3,
      q   => g_1_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_pin4_lef_3 : ts_x4
   port map (
      cmd => group_2_4_cmd_pin4_lef_3,
      i   => group_2_4_out_clb,
      q   => g_1_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_inpad_3 : ts_x4
   port map (
      cmd => group_2_4_cmd_in_pad_3,
      i   => top_in_2,
      q   => g_1_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_bot_lef_3 : ts_x4
   port map (
      cmd => group_2_4_cmd_bot_lef_3,
      i   => g_2_3_top_3,
      q   => g_1_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_rig_lef_3 : ts_x4
   port map (
      cmd => group_2_4_cmd_rig_lef_3,
      i   => g_2_4_rig_3,
      q   => g_1_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_bot_rig_3 : ts_x4
   port map (
      cmd => g_2_4_cmd_bot_rig_3,
      i   => g_2_3_top_3,
      q   => g_2_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_lef_rig_3 : ts_x4
   port map (
      cmd => g_2_4_cmd_lef_rig_3,
      i   => g_1_4_rig_3,
      q   => g_2_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_zero_horiz_4 : zero_x0
   port map (
      nq  => group_2_4_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_2_4_cmd_zero_lef_4,
      i   => group_2_4_sig_zero_horiz_4,
      q   => g_1_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_pin4_lef_4 : ts_x4
   port map (
      cmd => group_2_4_cmd_pin4_lef_4,
      i   => group_2_4_out_clb,
      q   => g_1_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_inpad_4 : ts_x4
   port map (
      cmd => group_2_4_cmd_in_pad_4,
      i   => top_in_2,
      q   => g_1_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_bot_lef_4 : ts_x4
   port map (
      cmd => group_2_4_cmd_bot_lef_4,
      i   => g_2_3_top_4,
      q   => g_1_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_rig_lef_4 : ts_x4
   port map (
      cmd => group_2_4_cmd_rig_lef_4,
      i   => g_2_4_rig_4,
      q   => g_1_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_bot_rig_4 : ts_x4
   port map (
      cmd => g_2_4_cmd_bot_rig_4,
      i   => g_2_3_top_4,
      q   => g_2_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_lef_rig_4 : ts_x4
   port map (
      cmd => g_2_4_cmd_lef_rig_4,
      i   => g_1_4_rig_4,
      q   => g_2_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_zero_horiz_5 : zero_x0
   port map (
      nq  => group_2_4_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_2_4_cmd_zero_lef_5,
      i   => group_2_4_sig_zero_horiz_5,
      q   => g_1_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_pin4_lef_5 : ts_x4
   port map (
      cmd => group_2_4_cmd_pin4_lef_5,
      i   => group_2_4_out_clb,
      q   => g_1_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_inpad_5 : ts_x4
   port map (
      cmd => group_2_4_cmd_in_pad_5,
      i   => top_in_2,
      q   => g_1_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_bot_lef_5 : ts_x4
   port map (
      cmd => group_2_4_cmd_bot_lef_5,
      i   => g_2_3_top_5,
      q   => g_1_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_rig_lef_5 : ts_x4
   port map (
      cmd => group_2_4_cmd_rig_lef_5,
      i   => g_2_4_rig_5,
      q   => g_1_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_bot_rig_5 : ts_x4
   port map (
      cmd => g_2_4_cmd_bot_rig_5,
      i   => g_2_3_top_5,
      q   => g_2_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_lef_rig_5 : ts_x4
   port map (
      cmd => g_2_4_cmd_lef_rig_5,
      i   => g_1_4_rig_5,
      q   => g_2_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_zero_horiz_6 : zero_x0
   port map (
      nq  => group_2_4_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_2_4_cmd_zero_lef_6,
      i   => group_2_4_sig_zero_horiz_6,
      q   => g_1_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_pin4_lef_6 : ts_x4
   port map (
      cmd => group_2_4_cmd_pin4_lef_6,
      i   => group_2_4_out_clb,
      q   => g_1_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_inpad_6 : ts_x4
   port map (
      cmd => group_2_4_cmd_in_pad_6,
      i   => top_in_2,
      q   => g_1_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_bot_lef_6 : ts_x4
   port map (
      cmd => group_2_4_cmd_bot_lef_6,
      i   => g_2_3_top_6,
      q   => g_1_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_rig_lef_6 : ts_x4
   port map (
      cmd => group_2_4_cmd_rig_lef_6,
      i   => g_2_4_rig_6,
      q   => g_1_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_bot_rig_6 : ts_x4
   port map (
      cmd => g_2_4_cmd_bot_rig_6,
      i   => g_2_3_top_6,
      q   => g_2_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_lef_rig_6 : ts_x4
   port map (
      cmd => g_2_4_cmd_lef_rig_6,
      i   => g_1_4_rig_6,
      q   => g_2_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_zero_horiz_7 : zero_x0
   port map (
      nq  => group_2_4_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_2_4_cmd_zero_lef_7,
      i   => group_2_4_sig_zero_horiz_7,
      q   => g_1_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_pin4_lef_7 : ts_x4
   port map (
      cmd => group_2_4_cmd_pin4_lef_7,
      i   => group_2_4_out_clb,
      q   => g_1_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_inpad_7 : ts_x4
   port map (
      cmd => group_2_4_cmd_in_pad_7,
      i   => top_in_2,
      q   => g_1_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_bot_lef_7 : ts_x4
   port map (
      cmd => group_2_4_cmd_bot_lef_7,
      i   => g_2_3_top_7,
      q   => g_1_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_rig_lef_7 : ts_x4
   port map (
      cmd => group_2_4_cmd_rig_lef_7,
      i   => g_2_4_rig_7,
      q   => g_1_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_bot_rig_7 : ts_x4
   port map (
      cmd => g_2_4_cmd_bot_rig_7,
      i   => g_2_3_top_7,
      q   => g_2_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_lef_rig_7 : ts_x4
   port map (
      cmd => g_2_4_cmd_lef_rig_7,
      i   => g_1_4_rig_7,
      q   => g_2_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_zero_vert_0 : zero_x0
   port map (
      nq  => group_2_4_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_2_4_cmd_zero_bot_0,
      i   => group_2_4_sig_zero_vert_0,
      q   => g_2_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_pin5_bot_0 : ts_x4
   port map (
      cmd => group_2_4_cmd_pin5_bot_0,
      i   => group_2_4_out_clb,
      q   => g_2_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_lef_bot_0 : ts_x4
   port map (
      cmd => group_2_4_cmd_lef_bot_0,
      i   => g_1_4_rig_0,
      q   => g_2_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_rig_bot_0 : ts_x4
   port map (
      cmd => group_2_4_cmd_rig_bot_0,
      i   => g_2_4_rig_0,
      q   => g_2_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_zero_vert_1 : zero_x0
   port map (
      nq  => group_2_4_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_2_4_cmd_zero_bot_1,
      i   => group_2_4_sig_zero_vert_1,
      q   => g_2_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_pin5_bot_1 : ts_x4
   port map (
      cmd => group_2_4_cmd_pin5_bot_1,
      i   => group_2_4_out_clb,
      q   => g_2_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_lef_bot_1 : ts_x4
   port map (
      cmd => group_2_4_cmd_lef_bot_1,
      i   => g_1_4_rig_1,
      q   => g_2_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_rig_bot_1 : ts_x4
   port map (
      cmd => group_2_4_cmd_rig_bot_1,
      i   => g_2_4_rig_1,
      q   => g_2_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_zero_vert_2 : zero_x0
   port map (
      nq  => group_2_4_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_2_4_cmd_zero_bot_2,
      i   => group_2_4_sig_zero_vert_2,
      q   => g_2_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_pin5_bot_2 : ts_x4
   port map (
      cmd => group_2_4_cmd_pin5_bot_2,
      i   => group_2_4_out_clb,
      q   => g_2_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_lef_bot_2 : ts_x4
   port map (
      cmd => group_2_4_cmd_lef_bot_2,
      i   => g_1_4_rig_2,
      q   => g_2_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_rig_bot_2 : ts_x4
   port map (
      cmd => group_2_4_cmd_rig_bot_2,
      i   => g_2_4_rig_2,
      q   => g_2_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_zero_vert_3 : zero_x0
   port map (
      nq  => group_2_4_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_2_4_cmd_zero_bot_3,
      i   => group_2_4_sig_zero_vert_3,
      q   => g_2_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_pin5_bot_3 : ts_x4
   port map (
      cmd => group_2_4_cmd_pin5_bot_3,
      i   => group_2_4_out_clb,
      q   => g_2_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_lef_bot_3 : ts_x4
   port map (
      cmd => group_2_4_cmd_lef_bot_3,
      i   => g_1_4_rig_3,
      q   => g_2_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_rig_bot_3 : ts_x4
   port map (
      cmd => group_2_4_cmd_rig_bot_3,
      i   => g_2_4_rig_3,
      q   => g_2_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_zero_vert_4 : zero_x0
   port map (
      nq  => group_2_4_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_2_4_cmd_zero_bot_4,
      i   => group_2_4_sig_zero_vert_4,
      q   => g_2_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_pin5_bot_4 : ts_x4
   port map (
      cmd => group_2_4_cmd_pin5_bot_4,
      i   => group_2_4_out_clb,
      q   => g_2_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_lef_bot_4 : ts_x4
   port map (
      cmd => group_2_4_cmd_lef_bot_4,
      i   => g_1_4_rig_4,
      q   => g_2_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_rig_bot_4 : ts_x4
   port map (
      cmd => group_2_4_cmd_rig_bot_4,
      i   => g_2_4_rig_4,
      q   => g_2_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_zero_vert_5 : zero_x0
   port map (
      nq  => group_2_4_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_2_4_cmd_zero_bot_5,
      i   => group_2_4_sig_zero_vert_5,
      q   => g_2_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_pin5_bot_5 : ts_x4
   port map (
      cmd => group_2_4_cmd_pin5_bot_5,
      i   => group_2_4_out_clb,
      q   => g_2_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_lef_bot_5 : ts_x4
   port map (
      cmd => group_2_4_cmd_lef_bot_5,
      i   => g_1_4_rig_5,
      q   => g_2_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_rig_bot_5 : ts_x4
   port map (
      cmd => group_2_4_cmd_rig_bot_5,
      i   => g_2_4_rig_5,
      q   => g_2_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_zero_vert_6 : zero_x0
   port map (
      nq  => group_2_4_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_2_4_cmd_zero_bot_6,
      i   => group_2_4_sig_zero_vert_6,
      q   => g_2_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_pin5_bot_6 : ts_x4
   port map (
      cmd => group_2_4_cmd_pin5_bot_6,
      i   => group_2_4_out_clb,
      q   => g_2_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_lef_bot_6 : ts_x4
   port map (
      cmd => group_2_4_cmd_lef_bot_6,
      i   => g_1_4_rig_6,
      q   => g_2_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_rig_bot_6 : ts_x4
   port map (
      cmd => group_2_4_cmd_rig_bot_6,
      i   => g_2_4_rig_6,
      q   => g_2_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_zero_vert_7 : zero_x0
   port map (
      nq  => group_2_4_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_2_4_cmd_zero_bot_7,
      i   => group_2_4_sig_zero_vert_7,
      q   => g_2_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_pin5_bot_7 : ts_x4
   port map (
      cmd => group_2_4_cmd_pin5_bot_7,
      i   => group_2_4_out_clb,
      q   => g_2_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_lef_bot_7 : ts_x4
   port map (
      cmd => group_2_4_cmd_lef_bot_7,
      i   => g_1_4_rig_7,
      q   => g_2_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_ts_rig_bot_7 : ts_x4
   port map (
      cmd => group_2_4_cmd_rig_bot_7,
      i   => g_2_4_rig_7,
      q   => g_2_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_mem_0 : sram_x1
   port map (
      d      => data_x2(0),
      nq     => group_2_4_nq_mem_0,
      strobe => group_2_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_1 : sram_x1
   port map (
      d      => data_x2(1),
      nq     => group_2_4_nq_mem_1,
      strobe => group_2_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_2 : sram_x1
   port map (
      d      => data_x2(2),
      nq     => group_2_4_nq_mem_2,
      strobe => group_2_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_3 : sram_x1
   port map (
      d      => data_x2(3),
      nq     => group_2_4_nq_mem_3,
      strobe => group_2_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_4 : sram_x1
   port map (
      d      => data_x2(4),
      nq     => group_2_4_nq_mem_4,
      strobe => group_2_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_5 : sram_x1
   port map (
      d      => data_x2(5),
      nq     => group_2_4_nq_mem_5,
      strobe => group_2_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_6 : sram_x1
   port map (
      d      => data_x2(6),
      nq     => group_2_4_nq_mem_6,
      strobe => group_2_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_7 : sram_x1
   port map (
      d      => data_x2(7),
      nq     => group_2_4_nq_mem_7,
      strobe => group_2_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_8 : sram_x1
   port map (
      d      => data_x2(0),
      nq     => group_2_4_nq_mem_8,
      strobe => group_2_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_9 : sram_x1
   port map (
      d      => data_x2(1),
      nq     => group_2_4_nq_mem_9,
      strobe => group_2_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_10 : sram_x1
   port map (
      d      => data_x2(2),
      nq     => group_2_4_nq_mem_10,
      strobe => group_2_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_11 : sram_x1
   port map (
      d      => data_x2(3),
      nq     => group_2_4_nq_mem_11,
      strobe => group_2_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_12 : sram_x1
   port map (
      d      => data_x2(4),
      nq     => group_2_4_nq_mem_12,
      strobe => group_2_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_13 : sram_x1
   port map (
      d      => data_x2(5),
      nq     => group_2_4_nq_mem_13,
      strobe => group_2_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_14 : sram_x1
   port map (
      d      => data_x2(6),
      nq     => group_2_4_nq_mem_14,
      strobe => group_2_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_15 : sram_x1
   port map (
      d      => data_x2(7),
      nq     => group_2_4_nq_mem_15,
      strobe => group_2_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_16 : sram_x1
   port map (
      d      => data_x2(0),
      nq     => group_2_4_nq_mem_16,
      strobe => group_2_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_17 : sram_x1
   port map (
      d      => data_x2(1),
      nq     => group_2_4_nq_mem_17,
      strobe => group_2_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_18 : sram_x1
   port map (
      d      => data_x2(2),
      nq     => group_2_4_nq_mem_18,
      strobe => group_2_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_19 : sram_x1
   port map (
      d      => data_x2(3),
      nq     => group_2_4_nq_mem_19,
      strobe => group_2_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_20 : sram_x1
   port map (
      d      => data_x2(4),
      nq     => group_2_4_nq_mem_20,
      strobe => group_2_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_21 : sram_x1
   port map (
      d      => data_x2(5),
      nq     => group_2_4_nq_mem_21,
      strobe => group_2_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_22 : sram_x1
   port map (
      d      => data_x2(6),
      nq     => group_2_4_nq_mem_22,
      strobe => group_2_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_23 : sram_x1
   port map (
      d      => data_x2(7),
      nq     => group_2_4_nq_mem_23,
      strobe => group_2_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_24 : sram_x1
   port map (
      d      => data_x2(0),
      nq     => group_2_4_nq_mem_24,
      strobe => group_2_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_25 : sram_x1
   port map (
      d      => data_x2(1),
      nq     => group_2_4_nq_mem_25,
      strobe => group_2_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_26 : sram_x1
   port map (
      d      => data_x2(2),
      nq     => group_2_4_nq_mem_26,
      strobe => group_2_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_27 : sram_x1
   port map (
      d      => data_x2(3),
      nq     => group_2_4_nq_mem_27,
      strobe => group_2_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_28 : sram_x1
   port map (
      d      => data_x2(4),
      nq     => group_2_4_nq_mem_28,
      strobe => group_2_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_29 : sram_x1
   port map (
      d      => data_x2(5),
      nq     => group_2_4_nq_mem_29,
      strobe => group_2_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_30 : sram_x1
   port map (
      d      => data_x2(6),
      nq     => group_2_4_nq_mem_30,
      strobe => group_2_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_31 : sram_x1
   port map (
      d      => data_x2(7),
      nq     => group_2_4_nq_mem_31,
      strobe => group_2_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_32 : sram_x1
   port map (
      d      => data_x2(0),
      nq     => group_2_4_nq_mem_32,
      strobe => group_2_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_33 : sram_x1
   port map (
      d      => data_x2(1),
      nq     => group_2_4_nq_mem_33,
      strobe => group_2_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_34 : sram_x1
   port map (
      d      => data_x2(2),
      nq     => group_2_4_nq_mem_34,
      strobe => group_2_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_35 : sram_x1
   port map (
      d      => data_x2(3),
      nq     => group_2_4_nq_mem_35,
      strobe => group_2_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_36 : sram_x1
   port map (
      d      => data_x2(4),
      nq     => group_2_4_nq_mem_36,
      strobe => group_2_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_37 : sram_x1
   port map (
      d      => data_x2(5),
      nq     => group_2_4_nq_mem_37,
      strobe => group_2_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_38 : sram_x1
   port map (
      d      => data_x2(6),
      nq     => group_2_4_nq_mem_38,
      strobe => group_2_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_39 : sram_x1
   port map (
      d      => data_x2(7),
      nq     => group_2_4_nq_mem_39,
      strobe => group_2_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_40 : sram_x1
   port map (
      d      => data_x2(0),
      nq     => group_2_4_nq_mem_40,
      strobe => group_2_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_41 : sram_x1
   port map (
      d      => data_x2(1),
      nq     => group_2_4_nq_mem_41,
      strobe => group_2_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_42 : sram_x1
   port map (
      d      => data_x2(2),
      nq     => group_2_4_nq_mem_42,
      strobe => group_2_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_43 : sram_x1
   port map (
      d      => data_x2(3),
      nq     => group_2_4_nq_mem_43,
      strobe => group_2_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_44 : sram_x1
   port map (
      d      => data_x2(4),
      nq     => group_2_4_nq_mem_44,
      strobe => group_2_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_45 : sram_x1
   port map (
      d      => data_x2(5),
      nq     => group_2_4_nq_mem_45,
      strobe => group_2_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_46 : sram_x1
   port map (
      d      => data_x2(6),
      nq     => group_2_4_nq_mem_46,
      strobe => group_2_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_47 : sram_x1
   port map (
      d      => data_x2(7),
      nq     => group_2_4_nq_mem_47,
      strobe => group_2_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_48 : sram_x1
   port map (
      d      => data_x2(0),
      nq     => group_2_4_nq_mem_48,
      strobe => group_2_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_49 : sram_x1
   port map (
      d      => data_x2(1),
      nq     => group_2_4_nq_mem_49,
      strobe => group_2_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_50 : sram_x1
   port map (
      d      => data_x2(2),
      nq     => group_2_4_nq_mem_50,
      strobe => group_2_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_51 : sram_x1
   port map (
      d      => data_x2(3),
      nq     => group_2_4_nq_mem_51,
      strobe => group_2_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_52 : sram_x1
   port map (
      d      => data_x2(4),
      nq     => group_2_4_nq_mem_52,
      strobe => group_2_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_53 : sram_x1
   port map (
      d      => data_x2(5),
      nq     => group_2_4_nq_mem_53,
      strobe => group_2_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_54 : sram_x1
   port map (
      d      => data_x2(6),
      nq     => group_2_4_nq_mem_54,
      strobe => group_2_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_55 : sram_x1
   port map (
      d      => data_x2(7),
      nq     => group_2_4_nq_mem_55,
      strobe => group_2_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_56 : sram_x1
   port map (
      d      => data_x2(0),
      nq     => group_2_4_nq_mem_56,
      strobe => group_2_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_57 : sram_x1
   port map (
      d      => data_x2(1),
      nq     => group_2_4_nq_mem_57,
      strobe => group_2_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_58 : sram_x1
   port map (
      d      => data_x2(2),
      nq     => group_2_4_nq_mem_58,
      strobe => group_2_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_59 : sram_x1
   port map (
      d      => data_x2(3),
      nq     => group_2_4_nq_mem_59,
      strobe => group_2_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_60 : sram_x1
   port map (
      d      => data_x2(4),
      nq     => group_2_4_nq_mem_60,
      strobe => group_2_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_61 : sram_x1
   port map (
      d      => data_x2(5),
      nq     => group_2_4_nq_mem_61,
      strobe => group_2_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_62 : sram_x1
   port map (
      d      => data_x2(6),
      nq     => group_2_4_nq_mem_62,
      strobe => group_2_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_63 : sram_x1
   port map (
      d      => data_x2(7),
      nq     => group_2_4_nq_mem_63,
      strobe => group_2_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_64 : sram_x1
   port map (
      d      => data_x2(0),
      nq     => group_2_4_nq_mem_64,
      strobe => group_2_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_65 : sram_x1
   port map (
      d      => data_x2(1),
      nq     => group_2_4_nq_mem_65,
      strobe => group_2_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_66 : sram_x1
   port map (
      d      => data_x2(2),
      nq     => group_2_4_nq_mem_66,
      strobe => group_2_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_67 : sram_x1
   port map (
      d      => data_x2(3),
      nq     => group_2_4_nq_mem_67,
      strobe => group_2_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_68 : sram_x1
   port map (
      d      => data_x2(4),
      nq     => group_2_4_nq_mem_68,
      strobe => group_2_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_69 : sram_x1
   port map (
      d      => data_x2(5),
      nq     => group_2_4_nq_mem_69,
      strobe => group_2_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_70 : sram_x1
   port map (
      d      => data_x2(6),
      nq     => group_2_4_nq_mem_70,
      strobe => group_2_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_71 : sram_x1
   port map (
      d      => data_x2(7),
      nq     => group_2_4_nq_mem_71,
      strobe => group_2_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_72 : sram_x1
   port map (
      d      => data_x2(0),
      nq     => group_2_4_nq_mem_72,
      strobe => group_2_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_73 : sram_x1
   port map (
      d      => data_x2(1),
      nq     => group_2_4_nq_mem_73,
      strobe => group_2_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_74 : sram_x1
   port map (
      d      => data_x2(2),
      nq     => group_2_4_nq_mem_74,
      strobe => group_2_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_75 : sram_x1
   port map (
      d      => data_x2(3),
      nq     => group_2_4_nq_mem_75,
      strobe => group_2_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_mem_76 : sram_x1
   port map (
      d      => data_x2(4),
      nq     => group_2_4_nq_mem_76,
      strobe => group_2_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_parity_0 : sram_x1
   port map (
      d      => data_x2(8),
      nq     => group_2_4_nq_mem_parity_0,
      strobe => group_2_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_parity_1 : sram_x1
   port map (
      d      => data_x2(8),
      nq     => group_2_4_nq_mem_parity_1,
      strobe => group_2_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_parity_2 : sram_x1
   port map (
      d      => data_x2(8),
      nq     => group_2_4_nq_mem_parity_2,
      strobe => group_2_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_parity_3 : sram_x1
   port map (
      d      => data_x2(8),
      nq     => group_2_4_nq_mem_parity_3,
      strobe => group_2_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_parity_4 : sram_x1
   port map (
      d      => data_x2(8),
      nq     => group_2_4_nq_mem_parity_4,
      strobe => group_2_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_parity_5 : sram_x1
   port map (
      d      => data_x2(8),
      nq     => group_2_4_nq_mem_parity_5,
      strobe => group_2_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_parity_6 : sram_x1
   port map (
      d      => data_x2(8),
      nq     => group_2_4_nq_mem_parity_6,
      strobe => group_2_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_parity_7 : sram_x1
   port map (
      d      => data_x2(8),
      nq     => group_2_4_nq_mem_parity_7,
      strobe => group_2_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_parity_8 : sram_x1
   port map (
      d      => data_x2(8),
      nq     => group_2_4_nq_mem_parity_8,
      strobe => group_2_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_parity_9 : sram_x1
   port map (
      d      => data_x2(8),
      nq     => group_2_4_nq_mem_parity_9,
      strobe => group_2_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_4_xor_0_0 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_0,
      i1  => group_2_4_nq_mem_1,
      q   => group_2_4_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_1_0 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_2,
      i1  => group_2_4_nq_mem_3,
      q   => group_2_4_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_2_0 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_4,
      i1  => group_2_4_nq_mem_5,
      q   => group_2_4_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_3_0 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_6,
      i1  => group_2_4_nq_mem_7,
      q   => group_2_4_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_4_0 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_0_0,
      i1  => group_2_4_q_xor_1_0,
      q   => group_2_4_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_5_0 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_2_0,
      i1  => group_2_4_q_xor_3_0,
      q   => group_2_4_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_6_0 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_4_0,
      i1  => group_2_4_q_xor_5_0,
      q   => group_2_4_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_7_0 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_6_0,
      i1  => group_2_4_nq_mem_parity_0,
      q   => group_2_4_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_0_1 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_8,
      i1  => group_2_4_nq_mem_9,
      q   => group_2_4_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_1_1 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_10,
      i1  => group_2_4_nq_mem_11,
      q   => group_2_4_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_2_1 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_12,
      i1  => group_2_4_nq_mem_13,
      q   => group_2_4_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_3_1 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_14,
      i1  => group_2_4_nq_mem_15,
      q   => group_2_4_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_4_1 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_0_1,
      i1  => group_2_4_q_xor_1_1,
      q   => group_2_4_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_5_1 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_2_1,
      i1  => group_2_4_q_xor_3_1,
      q   => group_2_4_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_6_1 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_4_1,
      i1  => group_2_4_q_xor_5_1,
      q   => group_2_4_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_7_1 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_6_1,
      i1  => group_2_4_nq_mem_parity_1,
      q   => group_2_4_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_0_2 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_16,
      i1  => group_2_4_nq_mem_17,
      q   => group_2_4_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_1_2 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_18,
      i1  => group_2_4_nq_mem_19,
      q   => group_2_4_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_2_2 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_20,
      i1  => group_2_4_nq_mem_21,
      q   => group_2_4_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_3_2 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_22,
      i1  => group_2_4_nq_mem_23,
      q   => group_2_4_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_4_2 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_0_2,
      i1  => group_2_4_q_xor_1_2,
      q   => group_2_4_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_5_2 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_2_2,
      i1  => group_2_4_q_xor_3_2,
      q   => group_2_4_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_6_2 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_4_2,
      i1  => group_2_4_q_xor_5_2,
      q   => group_2_4_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_7_2 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_6_2,
      i1  => group_2_4_nq_mem_parity_2,
      q   => group_2_4_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_0_3 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_24,
      i1  => group_2_4_nq_mem_25,
      q   => group_2_4_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_1_3 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_26,
      i1  => group_2_4_nq_mem_27,
      q   => group_2_4_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_2_3 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_28,
      i1  => group_2_4_nq_mem_29,
      q   => group_2_4_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_3_3 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_30,
      i1  => group_2_4_nq_mem_31,
      q   => group_2_4_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_4_3 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_0_3,
      i1  => group_2_4_q_xor_1_3,
      q   => group_2_4_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_5_3 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_2_3,
      i1  => group_2_4_q_xor_3_3,
      q   => group_2_4_q_xor_5_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_6_3 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_4_3,
      i1  => group_2_4_q_xor_5_3,
      q   => group_2_4_q_xor_6_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_7_3 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_6_3,
      i1  => group_2_4_nq_mem_parity_3,
      q   => group_2_4_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_0_4 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_32,
      i1  => group_2_4_nq_mem_33,
      q   => group_2_4_q_xor_0_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_1_4 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_34,
      i1  => group_2_4_nq_mem_35,
      q   => group_2_4_q_xor_1_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_2_4 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_36,
      i1  => group_2_4_nq_mem_37,
      q   => group_2_4_q_xor_2_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_3_4 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_38,
      i1  => group_2_4_nq_mem_39,
      q   => group_2_4_q_xor_3_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_4_4 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_0_4,
      i1  => group_2_4_q_xor_1_4,
      q   => group_2_4_q_xor_4_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_5_4 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_2_4,
      i1  => group_2_4_q_xor_3_4,
      q   => group_2_4_q_xor_5_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_6_4 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_4_4,
      i1  => group_2_4_q_xor_5_4,
      q   => group_2_4_q_xor_6_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_7_4 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_6_4,
      i1  => group_2_4_nq_mem_parity_4,
      q   => group_2_4_sig_error_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_0_5 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_40,
      i1  => group_2_4_nq_mem_41,
      q   => group_2_4_q_xor_0_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_1_5 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_42,
      i1  => group_2_4_nq_mem_43,
      q   => group_2_4_q_xor_1_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_2_5 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_44,
      i1  => group_2_4_nq_mem_45,
      q   => group_2_4_q_xor_2_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_3_5 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_46,
      i1  => group_2_4_nq_mem_47,
      q   => group_2_4_q_xor_3_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_4_5 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_0_5,
      i1  => group_2_4_q_xor_1_5,
      q   => group_2_4_q_xor_4_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_5_5 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_2_5,
      i1  => group_2_4_q_xor_3_5,
      q   => group_2_4_q_xor_5_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_6_5 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_4_5,
      i1  => group_2_4_q_xor_5_5,
      q   => group_2_4_q_xor_6_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_7_5 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_6_5,
      i1  => group_2_4_nq_mem_parity_5,
      q   => group_2_4_sig_error_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_0_6 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_48,
      i1  => group_2_4_nq_mem_49,
      q   => group_2_4_q_xor_0_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_1_6 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_50,
      i1  => group_2_4_nq_mem_51,
      q   => group_2_4_q_xor_1_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_2_6 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_52,
      i1  => group_2_4_nq_mem_53,
      q   => group_2_4_q_xor_2_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_3_6 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_54,
      i1  => group_2_4_nq_mem_55,
      q   => group_2_4_q_xor_3_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_4_6 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_0_6,
      i1  => group_2_4_q_xor_1_6,
      q   => group_2_4_q_xor_4_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_5_6 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_2_6,
      i1  => group_2_4_q_xor_3_6,
      q   => group_2_4_q_xor_5_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_6_6 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_4_6,
      i1  => group_2_4_q_xor_5_6,
      q   => group_2_4_q_xor_6_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_7_6 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_6_6,
      i1  => group_2_4_nq_mem_parity_6,
      q   => group_2_4_sig_error_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_0_7 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_56,
      i1  => group_2_4_nq_mem_57,
      q   => group_2_4_q_xor_0_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_1_7 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_58,
      i1  => group_2_4_nq_mem_59,
      q   => group_2_4_q_xor_1_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_2_7 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_60,
      i1  => group_2_4_nq_mem_61,
      q   => group_2_4_q_xor_2_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_3_7 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_62,
      i1  => group_2_4_nq_mem_63,
      q   => group_2_4_q_xor_3_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_4_7 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_0_7,
      i1  => group_2_4_q_xor_1_7,
      q   => group_2_4_q_xor_4_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_5_7 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_2_7,
      i1  => group_2_4_q_xor_3_7,
      q   => group_2_4_q_xor_5_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_6_7 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_4_7,
      i1  => group_2_4_q_xor_5_7,
      q   => group_2_4_q_xor_6_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_7_7 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_6_7,
      i1  => group_2_4_nq_mem_parity_7,
      q   => group_2_4_sig_error_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_0_8 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_64,
      i1  => group_2_4_nq_mem_65,
      q   => group_2_4_q_xor_0_8,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_1_8 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_66,
      i1  => group_2_4_nq_mem_67,
      q   => group_2_4_q_xor_1_8,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_2_8 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_68,
      i1  => group_2_4_nq_mem_69,
      q   => group_2_4_q_xor_2_8,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_3_8 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_70,
      i1  => group_2_4_nq_mem_71,
      q   => group_2_4_q_xor_3_8,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_4_8 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_0_8,
      i1  => group_2_4_q_xor_1_8,
      q   => group_2_4_q_xor_4_8,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_5_8 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_2_8,
      i1  => group_2_4_q_xor_3_8,
      q   => group_2_4_q_xor_5_8,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_6_8 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_4_8,
      i1  => group_2_4_q_xor_5_8,
      q   => group_2_4_q_xor_6_8,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_7_8 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_6_8,
      i1  => group_2_4_nq_mem_parity_8,
      q   => group_2_4_sig_error_8,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_0_9 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_72,
      i1  => group_2_4_nq_mem_73,
      q   => group_2_4_q_xor_0_9,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_1_9 : xr2_x1
   port map (
      i0  => group_2_4_nq_mem_74,
      i1  => group_2_4_nq_mem_75,
      q   => group_2_4_q_xor_1_9,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_2_9 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_0_9,
      i1  => group_2_4_q_xor_1_9,
      q   => group_2_4_q_xor_2_9,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_3_9 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_2_9,
      i1  => group_2_4_nq_mem_76,
      q   => group_2_4_q_xor_3_9,
      vdd => vdd,
      vss => vss
   );

group_2_4_xor_4_9 : xr2_x1
   port map (
      i0  => group_2_4_q_xor_3_9,
      i1  => group_2_4_nq_mem_parity_9,
      q   => group_2_4_sig_error_9,
      vdd => vdd,
      vss => vss
   );

group_2_4_or_0 : o4_x2
   port map (
      i0  => group_2_4_sig_error_0,
      i1  => group_2_4_sig_error_1,
      i2  => group_2_4_sig_error_2,
      i3  => group_2_4_sig_error_3,
      q   => group_2_4_error_0123,
      vdd => vdd,
      vss => vss
   );

group_2_4_or_1 : o4_x2
   port map (
      i0  => group_2_4_sig_error_4,
      i1  => group_2_4_sig_error_5,
      i2  => group_2_4_sig_error_6,
      i3  => group_2_4_sig_error_7,
      q   => group_2_4_error_4567,
      vdd => vdd,
      vss => vss
   );

group_2_4_or_2 : o4_x2
   port map (
      i0  => group_2_4_sig_error_8,
      i1  => group_2_4_sig_error_9,
      i2  => group_2_4_error_0123,
      i3  => group_2_4_error_4567,
      q   => group_2_4_error_01234567,
      vdd => vdd,
      vss => vss
   );

group_2_4_or_3 : o2_x2
   port map (
      i0  => g_1_4_error_rig,
      i1  => group_2_4_error_01234567,
      q   => g_2_4_error_rig,
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_0 : buf_x2
   port map (
      i   => g_1_4_strobe_0_rig,
      q   => g_2_4_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_1 : buf_x2
   port map (
      i   => g_1_4_strobe_1_rig,
      q   => g_2_4_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_2 : buf_x2
   port map (
      i   => g_1_4_strobe_2_rig,
      q   => g_2_4_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_3 : buf_x2
   port map (
      i   => g_1_4_strobe_3_rig,
      q   => g_2_4_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_4 : buf_x2
   port map (
      i   => g_1_4_strobe_4_rig,
      q   => g_2_4_strobe_4_rig,
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_5 : buf_x2
   port map (
      i   => g_1_4_strobe_5_rig,
      q   => g_2_4_strobe_5_rig,
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_6 : buf_x2
   port map (
      i   => g_1_4_strobe_6_rig,
      q   => g_2_4_strobe_6_rig,
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_7 : buf_x2
   port map (
      i   => g_1_4_strobe_7_rig,
      q   => g_2_4_strobe_7_rig,
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_8 : buf_x2
   port map (
      i   => g_1_4_strobe_8_rig,
      q   => g_2_4_strobe_8_rig,
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_9 : buf_x2
   port map (
      i   => g_1_4_strobe_9_rig,
      q   => g_2_4_strobe_9_rig,
      vdd => vdd,
      vss => vss
   );

group_2_4_and_0 : a2_x2
   port map (
      i0  => g_1_4_strobe_0_rig,
      i1  => column_2,
      q   => group_2_4_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_and_1 : a2_x2
   port map (
      i0  => g_1_4_strobe_1_rig,
      i1  => column_2,
      q   => group_2_4_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_and_2 : a2_x2
   port map (
      i0  => g_1_4_strobe_2_rig,
      i1  => column_2,
      q   => group_2_4_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_and_3 : a2_x2
   port map (
      i0  => g_1_4_strobe_3_rig,
      i1  => column_2,
      q   => group_2_4_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_and_4 : a2_x2
   port map (
      i0  => g_1_4_strobe_4_rig,
      i1  => column_2,
      q   => group_2_4_strobe_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_and_5 : a2_x2
   port map (
      i0  => g_1_4_strobe_5_rig,
      i1  => column_2,
      q   => group_2_4_strobe_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_and_6 : a2_x2
   port map (
      i0  => g_1_4_strobe_6_rig,
      i1  => column_2,
      q   => group_2_4_strobe_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_and_7 : a2_x2
   port map (
      i0  => g_1_4_strobe_7_rig,
      i1  => column_2,
      q   => group_2_4_strobe_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_and_8 : a2_x2
   port map (
      i0  => g_1_4_strobe_8_rig,
      i1  => column_2,
      q   => group_2_4_strobe_8,
      vdd => vdd,
      vss => vss
   );

group_2_4_and_9 : a2_x2
   port map (
      i0  => g_1_4_strobe_9_rig,
      i1  => column_2,
      q   => group_2_4_strobe_9,
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_col : buf_x2
   port map (
      i   => column_2,
      q   => g_2_3_column_top,
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_data_0 : buf_x2
   port map (
      i   => data_x2(0),
      q   => g_2_3_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_data_1 : buf_x2
   port map (
      i   => data_x2(1),
      q   => g_2_3_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_data_2 : buf_x2
   port map (
      i   => data_x2(2),
      q   => g_2_3_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_data_3 : buf_x2
   port map (
      i   => data_x2(3),
      q   => g_2_3_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_data_4 : buf_x2
   port map (
      i   => data_x2(4),
      q   => g_2_3_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_data_5 : buf_x2
   port map (
      i   => data_x2(5),
      q   => g_2_3_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_data_6 : buf_x2
   port map (
      i   => data_x2(6),
      q   => g_2_3_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_data_7 : buf_x2
   port map (
      i   => data_x2(7),
      q   => g_2_3_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_2_4_buffer_data_8 : buf_x2
   port map (
      i   => data_x2(8),
      q   => g_2_3_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_76,
      nq  => group_2_4_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_75,
      nq  => group_2_4_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_74,
      nq  => group_2_4_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_7_q6_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_7_not_cmd(1),
      i1  => group_2_4_decoder_vertical_track_7_not_cmd(2),
      i2  => group_2_4_nq_mem_74,
      nq  => g_2_3_cmd_rig_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_7_q5_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_7_not_cmd(0),
      i1  => group_2_4_decoder_vertical_track_7_not_cmd(2),
      i2  => group_2_4_nq_mem_75,
      nq  => g_2_3_cmd_lef_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_2_4_nq_mem_74,
      i1  => group_2_4_decoder_vertical_track_7_not_cmd(2),
      i2  => group_2_4_nq_mem_75,
      nq  => g_2_3_cmd_bot_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_7_not_cmd(0),
      i1  => group_2_4_decoder_vertical_track_7_not_cmd(1),
      i2  => group_2_4_nq_mem_76,
      nq  => group_2_4_cmd_rig_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_7_not_cmd(1),
      i1  => group_2_4_nq_mem_76,
      i2  => group_2_4_nq_mem_74,
      nq  => group_2_4_cmd_lef_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_7_not_cmd(0),
      i1  => group_2_4_nq_mem_75,
      i2  => group_2_4_nq_mem_76,
      nq  => group_2_4_cmd_pin5_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_7_not_cmd(1),
      i1  => group_2_4_decoder_vertical_track_7_not_cmd(0),
      i2  => group_2_4_decoder_vertical_track_7_not_cmd(2),
      nq  => group_2_4_decoder_vertical_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_4_nq_mem_75,
      i1  => group_2_4_nq_mem_74,
      i2  => group_2_4_nq_mem_76,
      nq  => group_2_4_decoder_vertical_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_7_q0_ins : na2_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_7_na3_x1_2_sig,
      i1  => group_2_4_decoder_vertical_track_7_na3_x1_sig,
      nq  => group_2_4_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_73,
      nq  => group_2_4_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_72,
      nq  => group_2_4_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_71,
      nq  => group_2_4_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_6_q6_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_6_not_cmd(1),
      i1  => group_2_4_decoder_vertical_track_6_not_cmd(2),
      i2  => group_2_4_nq_mem_71,
      nq  => g_2_3_cmd_rig_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_6_q5_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_6_not_cmd(0),
      i1  => group_2_4_decoder_vertical_track_6_not_cmd(2),
      i2  => group_2_4_nq_mem_72,
      nq  => g_2_3_cmd_lef_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_2_4_nq_mem_71,
      i1  => group_2_4_decoder_vertical_track_6_not_cmd(2),
      i2  => group_2_4_nq_mem_72,
      nq  => g_2_3_cmd_bot_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_6_not_cmd(0),
      i1  => group_2_4_decoder_vertical_track_6_not_cmd(1),
      i2  => group_2_4_nq_mem_73,
      nq  => group_2_4_cmd_rig_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_6_not_cmd(1),
      i1  => group_2_4_nq_mem_73,
      i2  => group_2_4_nq_mem_71,
      nq  => group_2_4_cmd_lef_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_6_not_cmd(0),
      i1  => group_2_4_nq_mem_72,
      i2  => group_2_4_nq_mem_73,
      nq  => group_2_4_cmd_pin5_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_6_not_cmd(1),
      i1  => group_2_4_decoder_vertical_track_6_not_cmd(0),
      i2  => group_2_4_decoder_vertical_track_6_not_cmd(2),
      nq  => group_2_4_decoder_vertical_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_4_nq_mem_72,
      i1  => group_2_4_nq_mem_71,
      i2  => group_2_4_nq_mem_73,
      nq  => group_2_4_decoder_vertical_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_6_q0_ins : na2_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_6_na3_x1_2_sig,
      i1  => group_2_4_decoder_vertical_track_6_na3_x1_sig,
      nq  => group_2_4_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_70,
      nq  => group_2_4_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_69,
      nq  => group_2_4_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_68,
      nq  => group_2_4_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_5_q6_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_5_not_cmd(1),
      i1  => group_2_4_decoder_vertical_track_5_not_cmd(2),
      i2  => group_2_4_nq_mem_68,
      nq  => g_2_3_cmd_rig_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_5_q5_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_5_not_cmd(0),
      i1  => group_2_4_decoder_vertical_track_5_not_cmd(2),
      i2  => group_2_4_nq_mem_69,
      nq  => g_2_3_cmd_lef_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_2_4_nq_mem_68,
      i1  => group_2_4_decoder_vertical_track_5_not_cmd(2),
      i2  => group_2_4_nq_mem_69,
      nq  => g_2_3_cmd_bot_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_5_not_cmd(0),
      i1  => group_2_4_decoder_vertical_track_5_not_cmd(1),
      i2  => group_2_4_nq_mem_70,
      nq  => group_2_4_cmd_rig_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_5_not_cmd(1),
      i1  => group_2_4_nq_mem_70,
      i2  => group_2_4_nq_mem_68,
      nq  => group_2_4_cmd_lef_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_5_not_cmd(0),
      i1  => group_2_4_nq_mem_69,
      i2  => group_2_4_nq_mem_70,
      nq  => group_2_4_cmd_pin5_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_5_not_cmd(1),
      i1  => group_2_4_decoder_vertical_track_5_not_cmd(0),
      i2  => group_2_4_decoder_vertical_track_5_not_cmd(2),
      nq  => group_2_4_decoder_vertical_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_4_nq_mem_69,
      i1  => group_2_4_nq_mem_68,
      i2  => group_2_4_nq_mem_70,
      nq  => group_2_4_decoder_vertical_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_5_q0_ins : na2_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_5_na3_x1_2_sig,
      i1  => group_2_4_decoder_vertical_track_5_na3_x1_sig,
      nq  => group_2_4_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_67,
      nq  => group_2_4_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_66,
      nq  => group_2_4_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_65,
      nq  => group_2_4_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_4_q6_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_4_not_cmd(1),
      i1  => group_2_4_decoder_vertical_track_4_not_cmd(2),
      i2  => group_2_4_nq_mem_65,
      nq  => g_2_3_cmd_rig_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_4_q5_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_4_not_cmd(0),
      i1  => group_2_4_decoder_vertical_track_4_not_cmd(2),
      i2  => group_2_4_nq_mem_66,
      nq  => g_2_3_cmd_lef_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_2_4_nq_mem_65,
      i1  => group_2_4_decoder_vertical_track_4_not_cmd(2),
      i2  => group_2_4_nq_mem_66,
      nq  => g_2_3_cmd_bot_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_4_not_cmd(0),
      i1  => group_2_4_decoder_vertical_track_4_not_cmd(1),
      i2  => group_2_4_nq_mem_67,
      nq  => group_2_4_cmd_rig_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_4_not_cmd(1),
      i1  => group_2_4_nq_mem_67,
      i2  => group_2_4_nq_mem_65,
      nq  => group_2_4_cmd_lef_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_4_not_cmd(0),
      i1  => group_2_4_nq_mem_66,
      i2  => group_2_4_nq_mem_67,
      nq  => group_2_4_cmd_pin5_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_4_not_cmd(1),
      i1  => group_2_4_decoder_vertical_track_4_not_cmd(0),
      i2  => group_2_4_decoder_vertical_track_4_not_cmd(2),
      nq  => group_2_4_decoder_vertical_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_4_nq_mem_66,
      i1  => group_2_4_nq_mem_65,
      i2  => group_2_4_nq_mem_67,
      nq  => group_2_4_decoder_vertical_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_4_q0_ins : na2_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_4_na3_x1_2_sig,
      i1  => group_2_4_decoder_vertical_track_4_na3_x1_sig,
      nq  => group_2_4_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_64,
      nq  => group_2_4_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_63,
      nq  => group_2_4_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_62,
      nq  => group_2_4_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_3_q6_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_3_not_cmd(1),
      i1  => group_2_4_decoder_vertical_track_3_not_cmd(2),
      i2  => group_2_4_nq_mem_62,
      nq  => g_2_3_cmd_rig_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_3_q5_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_3_not_cmd(0),
      i1  => group_2_4_decoder_vertical_track_3_not_cmd(2),
      i2  => group_2_4_nq_mem_63,
      nq  => g_2_3_cmd_lef_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_2_4_nq_mem_62,
      i1  => group_2_4_decoder_vertical_track_3_not_cmd(2),
      i2  => group_2_4_nq_mem_63,
      nq  => g_2_3_cmd_bot_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_3_not_cmd(0),
      i1  => group_2_4_decoder_vertical_track_3_not_cmd(1),
      i2  => group_2_4_nq_mem_64,
      nq  => group_2_4_cmd_rig_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_3_not_cmd(1),
      i1  => group_2_4_nq_mem_64,
      i2  => group_2_4_nq_mem_62,
      nq  => group_2_4_cmd_lef_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_3_not_cmd(0),
      i1  => group_2_4_nq_mem_63,
      i2  => group_2_4_nq_mem_64,
      nq  => group_2_4_cmd_pin5_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_3_not_cmd(1),
      i1  => group_2_4_decoder_vertical_track_3_not_cmd(0),
      i2  => group_2_4_decoder_vertical_track_3_not_cmd(2),
      nq  => group_2_4_decoder_vertical_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_4_nq_mem_63,
      i1  => group_2_4_nq_mem_62,
      i2  => group_2_4_nq_mem_64,
      nq  => group_2_4_decoder_vertical_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_3_q0_ins : na2_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_3_na3_x1_2_sig,
      i1  => group_2_4_decoder_vertical_track_3_na3_x1_sig,
      nq  => group_2_4_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_61,
      nq  => group_2_4_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_60,
      nq  => group_2_4_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_59,
      nq  => group_2_4_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_2_q6_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_2_not_cmd(1),
      i1  => group_2_4_decoder_vertical_track_2_not_cmd(2),
      i2  => group_2_4_nq_mem_59,
      nq  => g_2_3_cmd_rig_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_2_q5_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_2_not_cmd(0),
      i1  => group_2_4_decoder_vertical_track_2_not_cmd(2),
      i2  => group_2_4_nq_mem_60,
      nq  => g_2_3_cmd_lef_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_2_4_nq_mem_59,
      i1  => group_2_4_decoder_vertical_track_2_not_cmd(2),
      i2  => group_2_4_nq_mem_60,
      nq  => g_2_3_cmd_bot_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_2_not_cmd(0),
      i1  => group_2_4_decoder_vertical_track_2_not_cmd(1),
      i2  => group_2_4_nq_mem_61,
      nq  => group_2_4_cmd_rig_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_2_not_cmd(1),
      i1  => group_2_4_nq_mem_61,
      i2  => group_2_4_nq_mem_59,
      nq  => group_2_4_cmd_lef_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_2_not_cmd(0),
      i1  => group_2_4_nq_mem_60,
      i2  => group_2_4_nq_mem_61,
      nq  => group_2_4_cmd_pin5_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_2_not_cmd(1),
      i1  => group_2_4_decoder_vertical_track_2_not_cmd(0),
      i2  => group_2_4_decoder_vertical_track_2_not_cmd(2),
      nq  => group_2_4_decoder_vertical_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_4_nq_mem_60,
      i1  => group_2_4_nq_mem_59,
      i2  => group_2_4_nq_mem_61,
      nq  => group_2_4_decoder_vertical_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_2_q0_ins : na2_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_2_na3_x1_2_sig,
      i1  => group_2_4_decoder_vertical_track_2_na3_x1_sig,
      nq  => group_2_4_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_58,
      nq  => group_2_4_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_57,
      nq  => group_2_4_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_56,
      nq  => group_2_4_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_1_q6_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_1_not_cmd(1),
      i1  => group_2_4_decoder_vertical_track_1_not_cmd(2),
      i2  => group_2_4_nq_mem_56,
      nq  => g_2_3_cmd_rig_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_1_q5_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_1_not_cmd(0),
      i1  => group_2_4_decoder_vertical_track_1_not_cmd(2),
      i2  => group_2_4_nq_mem_57,
      nq  => g_2_3_cmd_lef_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_2_4_nq_mem_56,
      i1  => group_2_4_decoder_vertical_track_1_not_cmd(2),
      i2  => group_2_4_nq_mem_57,
      nq  => g_2_3_cmd_bot_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_1_not_cmd(0),
      i1  => group_2_4_decoder_vertical_track_1_not_cmd(1),
      i2  => group_2_4_nq_mem_58,
      nq  => group_2_4_cmd_rig_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_1_not_cmd(1),
      i1  => group_2_4_nq_mem_58,
      i2  => group_2_4_nq_mem_56,
      nq  => group_2_4_cmd_lef_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_1_not_cmd(0),
      i1  => group_2_4_nq_mem_57,
      i2  => group_2_4_nq_mem_58,
      nq  => group_2_4_cmd_pin5_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_1_not_cmd(1),
      i1  => group_2_4_decoder_vertical_track_1_not_cmd(0),
      i2  => group_2_4_decoder_vertical_track_1_not_cmd(2),
      nq  => group_2_4_decoder_vertical_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_4_nq_mem_57,
      i1  => group_2_4_nq_mem_56,
      i2  => group_2_4_nq_mem_58,
      nq  => group_2_4_decoder_vertical_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_1_q0_ins : na2_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_1_na3_x1_2_sig,
      i1  => group_2_4_decoder_vertical_track_1_na3_x1_sig,
      nq  => group_2_4_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_55,
      nq  => group_2_4_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_54,
      nq  => group_2_4_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_53,
      nq  => group_2_4_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_0_q6_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_0_not_cmd(1),
      i1  => group_2_4_decoder_vertical_track_0_not_cmd(2),
      i2  => group_2_4_nq_mem_53,
      nq  => g_2_3_cmd_rig_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_0_q5_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_0_not_cmd(0),
      i1  => group_2_4_decoder_vertical_track_0_not_cmd(2),
      i2  => group_2_4_nq_mem_54,
      nq  => g_2_3_cmd_lef_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_2_4_nq_mem_53,
      i1  => group_2_4_decoder_vertical_track_0_not_cmd(2),
      i2  => group_2_4_nq_mem_54,
      nq  => g_2_3_cmd_bot_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_0_not_cmd(0),
      i1  => group_2_4_decoder_vertical_track_0_not_cmd(1),
      i2  => group_2_4_nq_mem_55,
      nq  => group_2_4_cmd_rig_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_0_not_cmd(1),
      i1  => group_2_4_nq_mem_55,
      i2  => group_2_4_nq_mem_53,
      nq  => group_2_4_cmd_lef_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_0_not_cmd(0),
      i1  => group_2_4_nq_mem_54,
      i2  => group_2_4_nq_mem_55,
      nq  => group_2_4_cmd_pin5_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_0_not_cmd(1),
      i1  => group_2_4_decoder_vertical_track_0_not_cmd(0),
      i2  => group_2_4_decoder_vertical_track_0_not_cmd(2),
      nq  => group_2_4_decoder_vertical_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_4_nq_mem_54,
      i1  => group_2_4_nq_mem_53,
      i2  => group_2_4_nq_mem_55,
      nq  => group_2_4_decoder_vertical_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_vertical_track_0_q0_ins : na2_x1
   port map (
      i0  => group_2_4_decoder_vertical_track_0_na3_x1_2_sig,
      i1  => group_2_4_decoder_vertical_track_0_na3_x1_sig,
      nq  => group_2_4_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_rightside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_23,
      i0  => g_2_3_top_0,
      i1  => g_2_3_top_1,
      nq  => group_2_4_clb_rightside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_rightside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_23,
      i0  => g_2_3_top_2,
      i1  => g_2_3_top_3,
      nq  => group_2_4_clb_rightside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_rightside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_23,
      i0  => g_2_3_top_4,
      i1  => g_2_3_top_5,
      nq  => group_2_4_clb_rightside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_rightside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_23,
      i0  => g_2_3_top_6,
      i1  => g_2_3_top_7,
      nq  => group_2_4_clb_rightside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_rightside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_24,
      i0  => group_2_4_clb_rightside_in2_mux_q00,
      i1  => group_2_4_clb_rightside_in2_mux_q01,
      nq  => group_2_4_clb_rightside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_rightside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_24,
      i0  => group_2_4_clb_rightside_in2_mux_q02,
      i1  => group_2_4_clb_rightside_in2_mux_q03,
      nq  => group_2_4_clb_rightside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_rightside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_2_4_nq_mem_25,
      i0  => group_2_4_clb_rightside_in2_mux_q10,
      i1  => group_2_4_clb_rightside_in2_mux_q11,
      q   => g_2_4_out_rig,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_in3_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_26,
      i0  => g_2_3_top_0,
      i1  => g_2_3_top_1,
      nq  => group_2_4_clb_in3_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_in3_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_26,
      i0  => g_2_3_top_2,
      i1  => g_2_3_top_3,
      nq  => group_2_4_clb_in3_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_in3_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_26,
      i0  => g_2_3_top_4,
      i1  => g_2_3_top_5,
      nq  => group_2_4_clb_in3_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_in3_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_26,
      i0  => g_2_3_top_6,
      i1  => g_2_3_top_7,
      nq  => group_2_4_clb_in3_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_in3_mux_mx10 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_27,
      i0  => group_2_4_clb_in3_mux_q00,
      i1  => group_2_4_clb_in3_mux_q01,
      nq  => group_2_4_clb_in3_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_in3_mux_mx11 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_27,
      i0  => group_2_4_clb_in3_mux_q02,
      i1  => group_2_4_clb_in3_mux_q03,
      nq  => group_2_4_clb_in3_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_in3_mux_mx20 : mx2_x2
   port map (
      cmd => group_2_4_nq_mem_28,
      i0  => group_2_4_clb_in3_mux_q10,
      i1  => group_2_4_clb_in3_mux_q11,
      q   => group_2_4_in_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_52,
      nq  => group_2_4_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_51,
      nq  => group_2_4_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_50,
      nq  => group_2_4_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_7_q6_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_7_not_cmd(1),
      i1  => group_2_4_decoder_horizon_track_7_not_cmd(2),
      i2  => group_2_4_nq_mem_50,
      nq  => g_1_4_cmd_lef_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_7_q5_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_7_not_cmd(0),
      i1  => group_2_4_decoder_horizon_track_7_not_cmd(2),
      i2  => group_2_4_nq_mem_51,
      nq  => g_1_4_cmd_bot_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_2_4_nq_mem_50,
      i1  => group_2_4_decoder_horizon_track_7_not_cmd(2),
      i2  => group_2_4_nq_mem_51,
      nq  => group_2_4_cmd_rig_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_7_not_cmd(0),
      i1  => group_2_4_decoder_horizon_track_7_not_cmd(1),
      i2  => group_2_4_nq_mem_52,
      nq  => group_2_4_cmd_bot_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_7_not_cmd(1),
      i1  => group_2_4_nq_mem_52,
      i2  => group_2_4_nq_mem_50,
      nq  => group_2_4_cmd_in_pad_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_7_not_cmd(0),
      i1  => group_2_4_nq_mem_51,
      i2  => group_2_4_nq_mem_52,
      nq  => group_2_4_cmd_pin4_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_7_not_cmd(1),
      i1  => group_2_4_decoder_horizon_track_7_not_cmd(0),
      i2  => group_2_4_decoder_horizon_track_7_not_cmd(2),
      nq  => group_2_4_decoder_horizon_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_4_nq_mem_51,
      i1  => group_2_4_nq_mem_50,
      i2  => group_2_4_nq_mem_52,
      nq  => group_2_4_decoder_horizon_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_7_q0_ins : na2_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_7_na3_x1_2_sig,
      i1  => group_2_4_decoder_horizon_track_7_na3_x1_sig,
      nq  => group_2_4_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_49,
      nq  => group_2_4_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_48,
      nq  => group_2_4_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_47,
      nq  => group_2_4_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_6_q6_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_6_not_cmd(1),
      i1  => group_2_4_decoder_horizon_track_6_not_cmd(2),
      i2  => group_2_4_nq_mem_47,
      nq  => g_1_4_cmd_lef_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_6_q5_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_6_not_cmd(0),
      i1  => group_2_4_decoder_horizon_track_6_not_cmd(2),
      i2  => group_2_4_nq_mem_48,
      nq  => g_1_4_cmd_bot_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_2_4_nq_mem_47,
      i1  => group_2_4_decoder_horizon_track_6_not_cmd(2),
      i2  => group_2_4_nq_mem_48,
      nq  => group_2_4_cmd_rig_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_6_not_cmd(0),
      i1  => group_2_4_decoder_horizon_track_6_not_cmd(1),
      i2  => group_2_4_nq_mem_49,
      nq  => group_2_4_cmd_bot_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_6_not_cmd(1),
      i1  => group_2_4_nq_mem_49,
      i2  => group_2_4_nq_mem_47,
      nq  => group_2_4_cmd_in_pad_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_6_not_cmd(0),
      i1  => group_2_4_nq_mem_48,
      i2  => group_2_4_nq_mem_49,
      nq  => group_2_4_cmd_pin4_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_6_not_cmd(1),
      i1  => group_2_4_decoder_horizon_track_6_not_cmd(0),
      i2  => group_2_4_decoder_horizon_track_6_not_cmd(2),
      nq  => group_2_4_decoder_horizon_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_4_nq_mem_48,
      i1  => group_2_4_nq_mem_47,
      i2  => group_2_4_nq_mem_49,
      nq  => group_2_4_decoder_horizon_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_6_q0_ins : na2_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_6_na3_x1_2_sig,
      i1  => group_2_4_decoder_horizon_track_6_na3_x1_sig,
      nq  => group_2_4_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_46,
      nq  => group_2_4_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_45,
      nq  => group_2_4_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_44,
      nq  => group_2_4_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_5_q6_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_5_not_cmd(1),
      i1  => group_2_4_decoder_horizon_track_5_not_cmd(2),
      i2  => group_2_4_nq_mem_44,
      nq  => g_1_4_cmd_lef_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_5_q5_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_5_not_cmd(0),
      i1  => group_2_4_decoder_horizon_track_5_not_cmd(2),
      i2  => group_2_4_nq_mem_45,
      nq  => g_1_4_cmd_bot_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_2_4_nq_mem_44,
      i1  => group_2_4_decoder_horizon_track_5_not_cmd(2),
      i2  => group_2_4_nq_mem_45,
      nq  => group_2_4_cmd_rig_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_5_not_cmd(0),
      i1  => group_2_4_decoder_horizon_track_5_not_cmd(1),
      i2  => group_2_4_nq_mem_46,
      nq  => group_2_4_cmd_bot_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_5_not_cmd(1),
      i1  => group_2_4_nq_mem_46,
      i2  => group_2_4_nq_mem_44,
      nq  => group_2_4_cmd_in_pad_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_5_not_cmd(0),
      i1  => group_2_4_nq_mem_45,
      i2  => group_2_4_nq_mem_46,
      nq  => group_2_4_cmd_pin4_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_5_not_cmd(1),
      i1  => group_2_4_decoder_horizon_track_5_not_cmd(0),
      i2  => group_2_4_decoder_horizon_track_5_not_cmd(2),
      nq  => group_2_4_decoder_horizon_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_4_nq_mem_45,
      i1  => group_2_4_nq_mem_44,
      i2  => group_2_4_nq_mem_46,
      nq  => group_2_4_decoder_horizon_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_5_q0_ins : na2_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_5_na3_x1_2_sig,
      i1  => group_2_4_decoder_horizon_track_5_na3_x1_sig,
      nq  => group_2_4_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_43,
      nq  => group_2_4_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_42,
      nq  => group_2_4_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_41,
      nq  => group_2_4_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_4_q6_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_4_not_cmd(1),
      i1  => group_2_4_decoder_horizon_track_4_not_cmd(2),
      i2  => group_2_4_nq_mem_41,
      nq  => g_1_4_cmd_lef_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_4_q5_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_4_not_cmd(0),
      i1  => group_2_4_decoder_horizon_track_4_not_cmd(2),
      i2  => group_2_4_nq_mem_42,
      nq  => g_1_4_cmd_bot_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_2_4_nq_mem_41,
      i1  => group_2_4_decoder_horizon_track_4_not_cmd(2),
      i2  => group_2_4_nq_mem_42,
      nq  => group_2_4_cmd_rig_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_4_not_cmd(0),
      i1  => group_2_4_decoder_horizon_track_4_not_cmd(1),
      i2  => group_2_4_nq_mem_43,
      nq  => group_2_4_cmd_bot_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_4_not_cmd(1),
      i1  => group_2_4_nq_mem_43,
      i2  => group_2_4_nq_mem_41,
      nq  => group_2_4_cmd_in_pad_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_4_not_cmd(0),
      i1  => group_2_4_nq_mem_42,
      i2  => group_2_4_nq_mem_43,
      nq  => group_2_4_cmd_pin4_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_4_not_cmd(1),
      i1  => group_2_4_decoder_horizon_track_4_not_cmd(0),
      i2  => group_2_4_decoder_horizon_track_4_not_cmd(2),
      nq  => group_2_4_decoder_horizon_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_4_nq_mem_42,
      i1  => group_2_4_nq_mem_41,
      i2  => group_2_4_nq_mem_43,
      nq  => group_2_4_decoder_horizon_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_4_q0_ins : na2_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_4_na3_x1_2_sig,
      i1  => group_2_4_decoder_horizon_track_4_na3_x1_sig,
      nq  => group_2_4_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_40,
      nq  => group_2_4_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_39,
      nq  => group_2_4_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_38,
      nq  => group_2_4_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_3_q6_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_3_not_cmd(1),
      i1  => group_2_4_decoder_horizon_track_3_not_cmd(2),
      i2  => group_2_4_nq_mem_38,
      nq  => g_1_4_cmd_lef_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_3_q5_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_3_not_cmd(0),
      i1  => group_2_4_decoder_horizon_track_3_not_cmd(2),
      i2  => group_2_4_nq_mem_39,
      nq  => g_1_4_cmd_bot_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_2_4_nq_mem_38,
      i1  => group_2_4_decoder_horizon_track_3_not_cmd(2),
      i2  => group_2_4_nq_mem_39,
      nq  => group_2_4_cmd_rig_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_3_not_cmd(0),
      i1  => group_2_4_decoder_horizon_track_3_not_cmd(1),
      i2  => group_2_4_nq_mem_40,
      nq  => group_2_4_cmd_bot_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_3_not_cmd(1),
      i1  => group_2_4_nq_mem_40,
      i2  => group_2_4_nq_mem_38,
      nq  => group_2_4_cmd_in_pad_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_3_not_cmd(0),
      i1  => group_2_4_nq_mem_39,
      i2  => group_2_4_nq_mem_40,
      nq  => group_2_4_cmd_pin4_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_3_not_cmd(1),
      i1  => group_2_4_decoder_horizon_track_3_not_cmd(0),
      i2  => group_2_4_decoder_horizon_track_3_not_cmd(2),
      nq  => group_2_4_decoder_horizon_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_4_nq_mem_39,
      i1  => group_2_4_nq_mem_38,
      i2  => group_2_4_nq_mem_40,
      nq  => group_2_4_decoder_horizon_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_3_q0_ins : na2_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_3_na3_x1_2_sig,
      i1  => group_2_4_decoder_horizon_track_3_na3_x1_sig,
      nq  => group_2_4_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_37,
      nq  => group_2_4_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_36,
      nq  => group_2_4_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_35,
      nq  => group_2_4_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_2_q6_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_2_not_cmd(1),
      i1  => group_2_4_decoder_horizon_track_2_not_cmd(2),
      i2  => group_2_4_nq_mem_35,
      nq  => g_1_4_cmd_lef_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_2_q5_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_2_not_cmd(0),
      i1  => group_2_4_decoder_horizon_track_2_not_cmd(2),
      i2  => group_2_4_nq_mem_36,
      nq  => g_1_4_cmd_bot_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_2_4_nq_mem_35,
      i1  => group_2_4_decoder_horizon_track_2_not_cmd(2),
      i2  => group_2_4_nq_mem_36,
      nq  => group_2_4_cmd_rig_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_2_not_cmd(0),
      i1  => group_2_4_decoder_horizon_track_2_not_cmd(1),
      i2  => group_2_4_nq_mem_37,
      nq  => group_2_4_cmd_bot_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_2_not_cmd(1),
      i1  => group_2_4_nq_mem_37,
      i2  => group_2_4_nq_mem_35,
      nq  => group_2_4_cmd_in_pad_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_2_not_cmd(0),
      i1  => group_2_4_nq_mem_36,
      i2  => group_2_4_nq_mem_37,
      nq  => group_2_4_cmd_pin4_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_2_not_cmd(1),
      i1  => group_2_4_decoder_horizon_track_2_not_cmd(0),
      i2  => group_2_4_decoder_horizon_track_2_not_cmd(2),
      nq  => group_2_4_decoder_horizon_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_4_nq_mem_36,
      i1  => group_2_4_nq_mem_35,
      i2  => group_2_4_nq_mem_37,
      nq  => group_2_4_decoder_horizon_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_2_q0_ins : na2_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_2_na3_x1_2_sig,
      i1  => group_2_4_decoder_horizon_track_2_na3_x1_sig,
      nq  => group_2_4_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_34,
      nq  => group_2_4_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_33,
      nq  => group_2_4_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_32,
      nq  => group_2_4_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_1_q6_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_1_not_cmd(1),
      i1  => group_2_4_decoder_horizon_track_1_not_cmd(2),
      i2  => group_2_4_nq_mem_32,
      nq  => g_1_4_cmd_lef_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_1_q5_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_1_not_cmd(0),
      i1  => group_2_4_decoder_horizon_track_1_not_cmd(2),
      i2  => group_2_4_nq_mem_33,
      nq  => g_1_4_cmd_bot_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_2_4_nq_mem_32,
      i1  => group_2_4_decoder_horizon_track_1_not_cmd(2),
      i2  => group_2_4_nq_mem_33,
      nq  => group_2_4_cmd_rig_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_1_not_cmd(0),
      i1  => group_2_4_decoder_horizon_track_1_not_cmd(1),
      i2  => group_2_4_nq_mem_34,
      nq  => group_2_4_cmd_bot_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_1_not_cmd(1),
      i1  => group_2_4_nq_mem_34,
      i2  => group_2_4_nq_mem_32,
      nq  => group_2_4_cmd_in_pad_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_1_not_cmd(0),
      i1  => group_2_4_nq_mem_33,
      i2  => group_2_4_nq_mem_34,
      nq  => group_2_4_cmd_pin4_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_1_not_cmd(1),
      i1  => group_2_4_decoder_horizon_track_1_not_cmd(0),
      i2  => group_2_4_decoder_horizon_track_1_not_cmd(2),
      nq  => group_2_4_decoder_horizon_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_4_nq_mem_33,
      i1  => group_2_4_nq_mem_32,
      i2  => group_2_4_nq_mem_34,
      nq  => group_2_4_decoder_horizon_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_1_q0_ins : na2_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_1_na3_x1_2_sig,
      i1  => group_2_4_decoder_horizon_track_1_na3_x1_sig,
      nq  => group_2_4_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_31,
      nq  => group_2_4_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_30,
      nq  => group_2_4_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_4_nq_mem_29,
      nq  => group_2_4_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_0_q6_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_0_not_cmd(1),
      i1  => group_2_4_decoder_horizon_track_0_not_cmd(2),
      i2  => group_2_4_nq_mem_29,
      nq  => g_1_4_cmd_lef_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_0_q5_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_0_not_cmd(0),
      i1  => group_2_4_decoder_horizon_track_0_not_cmd(2),
      i2  => group_2_4_nq_mem_30,
      nq  => g_1_4_cmd_bot_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_2_4_nq_mem_29,
      i1  => group_2_4_decoder_horizon_track_0_not_cmd(2),
      i2  => group_2_4_nq_mem_30,
      nq  => group_2_4_cmd_rig_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_0_not_cmd(0),
      i1  => group_2_4_decoder_horizon_track_0_not_cmd(1),
      i2  => group_2_4_nq_mem_31,
      nq  => group_2_4_cmd_bot_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_0_not_cmd(1),
      i1  => group_2_4_nq_mem_31,
      i2  => group_2_4_nq_mem_29,
      nq  => group_2_4_cmd_in_pad_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_0_not_cmd(0),
      i1  => group_2_4_nq_mem_30,
      i2  => group_2_4_nq_mem_31,
      nq  => group_2_4_cmd_pin4_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_0_not_cmd(1),
      i1  => group_2_4_decoder_horizon_track_0_not_cmd(0),
      i2  => group_2_4_decoder_horizon_track_0_not_cmd(2),
      nq  => group_2_4_decoder_horizon_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_4_nq_mem_30,
      i1  => group_2_4_nq_mem_29,
      i2  => group_2_4_nq_mem_31,
      nq  => group_2_4_decoder_horizon_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_4_decoder_horizon_track_0_q0_ins : na2_x1
   port map (
      i0  => group_2_4_decoder_horizon_track_0_na3_x1_2_sig,
      i1  => group_2_4_decoder_horizon_track_0_na3_x1_sig,
      nq  => group_2_4_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_out_pad_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_20,
      i0  => g_1_4_rig_0,
      i1  => g_1_4_rig_1,
      nq  => group_2_4_out_pad_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_4_out_pad_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_20,
      i0  => g_1_4_rig_2,
      i1  => g_1_4_rig_3,
      nq  => group_2_4_out_pad_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_4_out_pad_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_20,
      i0  => g_1_4_rig_4,
      i1  => g_1_4_rig_5,
      nq  => group_2_4_out_pad_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_4_out_pad_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_20,
      i0  => g_1_4_rig_6,
      i1  => g_1_4_rig_7,
      nq  => group_2_4_out_pad_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_4_out_pad_mux_mx10 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_21,
      i0  => group_2_4_out_pad_mux_q00,
      i1  => group_2_4_out_pad_mux_q01,
      nq  => group_2_4_out_pad_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_4_out_pad_mux_mx11 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_21,
      i0  => group_2_4_out_pad_mux_q02,
      i1  => group_2_4_out_pad_mux_q03,
      nq  => group_2_4_out_pad_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_4_out_pad_mux_mx20 : mx2_x2
   port map (
      cmd => group_2_4_nq_mem_22,
      i0  => group_2_4_out_pad_mux_q10,
      i1  => group_2_4_out_pad_mux_q11,
      q   => top_out_2,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_in0_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_17,
      i0  => g_1_4_rig_0,
      i1  => g_1_4_rig_1,
      nq  => group_2_4_clb_in0_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_in0_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_17,
      i0  => g_1_4_rig_2,
      i1  => g_1_4_rig_3,
      nq  => group_2_4_clb_in0_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_in0_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_17,
      i0  => g_1_4_rig_4,
      i1  => g_1_4_rig_5,
      nq  => group_2_4_clb_in0_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_in0_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_17,
      i0  => g_1_4_rig_6,
      i1  => g_1_4_rig_7,
      nq  => group_2_4_clb_in0_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_in0_mux_mx10 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_18,
      i0  => group_2_4_clb_in0_mux_q00,
      i1  => group_2_4_clb_in0_mux_q01,
      nq  => group_2_4_clb_in0_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_in0_mux_mx11 : nmx2_x1
   port map (
      cmd => group_2_4_nq_mem_18,
      i0  => group_2_4_clb_in0_mux_q02,
      i1  => group_2_4_clb_in0_mux_q03,
      nq  => group_2_4_clb_in0_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_4_clb_in0_mux_mx20 : mx2_x2
   port map (
      cmd => group_2_4_nq_mem_19,
      i0  => group_2_4_clb_in0_mux_q10,
      i1  => group_2_4_clb_in0_mux_q11,
      q   => group_2_4_in_0,
      vdd => vdd,
      vss => vss
   );

group_2_4_lut_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_4_in_3,
      i0  => group_2_4_nq_mem_0,
      i1  => group_2_4_nq_mem_1,
      nq  => group_2_4_lut_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_4_lut_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_4_in_3,
      i0  => group_2_4_nq_mem_2,
      i1  => group_2_4_nq_mem_3,
      nq  => group_2_4_lut_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_4_lut_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_4_in_3,
      i0  => group_2_4_nq_mem_4,
      i1  => group_2_4_nq_mem_5,
      nq  => group_2_4_lut_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_4_lut_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_4_in_3,
      i0  => group_2_4_nq_mem_6,
      i1  => group_2_4_nq_mem_7,
      nq  => group_2_4_lut_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_4_lut_mux_mx04 : nmx2_x1
   port map (
      cmd => group_2_4_in_3,
      i0  => group_2_4_nq_mem_8,
      i1  => group_2_4_nq_mem_9,
      nq  => group_2_4_lut_mux_q04,
      vdd => vdd,
      vss => vss
   );

group_2_4_lut_mux_mx05 : nmx2_x1
   port map (
      cmd => group_2_4_in_3,
      i0  => group_2_4_nq_mem_10,
      i1  => group_2_4_nq_mem_11,
      nq  => group_2_4_lut_mux_q05,
      vdd => vdd,
      vss => vss
   );

group_2_4_lut_mux_mx06 : nmx2_x1
   port map (
      cmd => group_2_4_in_3,
      i0  => group_2_4_nq_mem_12,
      i1  => group_2_4_nq_mem_13,
      nq  => group_2_4_lut_mux_q06,
      vdd => vdd,
      vss => vss
   );

group_2_4_lut_mux_mx07 : nmx2_x1
   port map (
      cmd => group_2_4_in_3,
      i0  => group_2_4_nq_mem_14,
      i1  => group_2_4_nq_mem_15,
      nq  => group_2_4_lut_mux_q07,
      vdd => vdd,
      vss => vss
   );

group_2_4_lut_mux_mx10 : nmx2_x1
   port map (
      cmd => g_1_4_out_rig,
      i0  => group_2_4_lut_mux_q00,
      i1  => group_2_4_lut_mux_q01,
      nq  => group_2_4_lut_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_4_lut_mux_mx11 : nmx2_x1
   port map (
      cmd => g_1_4_out_rig,
      i0  => group_2_4_lut_mux_q02,
      i1  => group_2_4_lut_mux_q03,
      nq  => group_2_4_lut_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_4_lut_mux_mx12 : nmx2_x1
   port map (
      cmd => g_1_4_out_rig,
      i0  => group_2_4_lut_mux_q04,
      i1  => group_2_4_lut_mux_q05,
      nq  => group_2_4_lut_mux_q12,
      vdd => vdd,
      vss => vss
   );

group_2_4_lut_mux_mx13 : nmx2_x1
   port map (
      cmd => g_1_4_out_rig,
      i0  => group_2_4_lut_mux_q06,
      i1  => group_2_4_lut_mux_q07,
      nq  => group_2_4_lut_mux_q13,
      vdd => vdd,
      vss => vss
   );

group_2_4_lut_mux_mx20 : nmx2_x1
   port map (
      cmd => g_2_3_out_top,
      i0  => group_2_4_lut_mux_q10,
      i1  => group_2_4_lut_mux_q11,
      nq  => group_2_4_lut_mux_q20,
      vdd => vdd,
      vss => vss
   );

group_2_4_lut_mux_mx21 : nmx2_x1
   port map (
      cmd => g_2_3_out_top,
      i0  => group_2_4_lut_mux_q12,
      i1  => group_2_4_lut_mux_q13,
      nq  => group_2_4_lut_mux_q21,
      vdd => vdd,
      vss => vss
   );

group_2_4_lut_mux_mx30 : nmx2_x1
   port map (
      cmd => group_2_4_in_0,
      i0  => group_2_4_lut_mux_q20,
      i1  => group_2_4_lut_mux_q21,
      nq  => group_2_4_out_lut,
      vdd => vdd,
      vss => vss
   );

group_2_3_mux_scan : mx2_x2
   port map (
      cmd => g_2_3_test_in,
      i0  => group_2_3_out_lut,
      i1  => g_1_3_scout,
      q   => group_2_3_out_lut_scan,
      vdd => vdd,
      vss => vss
   );

group_2_3_buf_test : buf_x2
   port map (
      i   => g_2_3_test_in,
      q   => g_1_3_test_in,
      vdd => vdd,
      vss => vss
   );

group_2_3_flip_flop_clb : sff1_x4
   port map (
      ck  => clk_top_x2,
      i   => group_2_3_out_lut_scan,
      q   => g_2_3_scout,
      vdd => vdd,
      vss => vss
   );

group_2_3_mux_out : mx2_x2
   port map (
      cmd => group_2_3_nq_mem_16,
      i0  => group_2_3_out_lut,
      i1  => g_2_3_scout,
      q   => group_2_3_out_clb,
      vdd => vdd,
      vss => vss
   );

group_2_3_zero_horiz_0 : zero_x0
   port map (
      nq  => group_2_3_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_2_3_cmd_zero_lef_0,
      i   => group_2_3_sig_zero_horiz_0,
      q   => g_1_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_pin4_lef_0 : ts_x4
   port map (
      cmd => group_2_3_cmd_pin4_lef_0,
      i   => group_2_3_out_clb,
      q   => g_1_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_lef_0 : ts_x4
   port map (
      cmd => group_2_3_cmd_top_lef_0,
      i   => g_2_3_top_0,
      q   => g_1_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_lef_0 : ts_x4
   port map (
      cmd => group_2_3_cmd_bot_lef_0,
      i   => g_2_2_top_0,
      q   => g_1_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_lef_0 : ts_x4
   port map (
      cmd => group_2_3_cmd_rig_lef_0,
      i   => g_2_3_rig_0,
      q   => g_1_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_rig_0 : ts_x4
   port map (
      cmd => g_2_3_cmd_top_rig_0,
      i   => g_2_3_top_0,
      q   => g_2_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_rig_0 : ts_x4
   port map (
      cmd => g_2_3_cmd_bot_rig_0,
      i   => g_2_2_top_0,
      q   => g_2_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_rig_0 : ts_x4
   port map (
      cmd => g_2_3_cmd_lef_rig_0,
      i   => g_1_3_rig_0,
      q   => g_2_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_zero_horiz_1 : zero_x0
   port map (
      nq  => group_2_3_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_2_3_cmd_zero_lef_1,
      i   => group_2_3_sig_zero_horiz_1,
      q   => g_1_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_pin4_lef_1 : ts_x4
   port map (
      cmd => group_2_3_cmd_pin4_lef_1,
      i   => group_2_3_out_clb,
      q   => g_1_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_lef_1 : ts_x4
   port map (
      cmd => group_2_3_cmd_top_lef_1,
      i   => g_2_3_top_1,
      q   => g_1_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_lef_1 : ts_x4
   port map (
      cmd => group_2_3_cmd_bot_lef_1,
      i   => g_2_2_top_1,
      q   => g_1_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_lef_1 : ts_x4
   port map (
      cmd => group_2_3_cmd_rig_lef_1,
      i   => g_2_3_rig_1,
      q   => g_1_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_rig_1 : ts_x4
   port map (
      cmd => g_2_3_cmd_top_rig_1,
      i   => g_2_3_top_1,
      q   => g_2_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_rig_1 : ts_x4
   port map (
      cmd => g_2_3_cmd_bot_rig_1,
      i   => g_2_2_top_1,
      q   => g_2_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_rig_1 : ts_x4
   port map (
      cmd => g_2_3_cmd_lef_rig_1,
      i   => g_1_3_rig_1,
      q   => g_2_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_zero_horiz_2 : zero_x0
   port map (
      nq  => group_2_3_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_2_3_cmd_zero_lef_2,
      i   => group_2_3_sig_zero_horiz_2,
      q   => g_1_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_pin4_lef_2 : ts_x4
   port map (
      cmd => group_2_3_cmd_pin4_lef_2,
      i   => group_2_3_out_clb,
      q   => g_1_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_lef_2 : ts_x4
   port map (
      cmd => group_2_3_cmd_top_lef_2,
      i   => g_2_3_top_2,
      q   => g_1_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_lef_2 : ts_x4
   port map (
      cmd => group_2_3_cmd_bot_lef_2,
      i   => g_2_2_top_2,
      q   => g_1_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_lef_2 : ts_x4
   port map (
      cmd => group_2_3_cmd_rig_lef_2,
      i   => g_2_3_rig_2,
      q   => g_1_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_rig_2 : ts_x4
   port map (
      cmd => g_2_3_cmd_top_rig_2,
      i   => g_2_3_top_2,
      q   => g_2_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_rig_2 : ts_x4
   port map (
      cmd => g_2_3_cmd_bot_rig_2,
      i   => g_2_2_top_2,
      q   => g_2_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_rig_2 : ts_x4
   port map (
      cmd => g_2_3_cmd_lef_rig_2,
      i   => g_1_3_rig_2,
      q   => g_2_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_zero_horiz_3 : zero_x0
   port map (
      nq  => group_2_3_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_2_3_cmd_zero_lef_3,
      i   => group_2_3_sig_zero_horiz_3,
      q   => g_1_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_pin4_lef_3 : ts_x4
   port map (
      cmd => group_2_3_cmd_pin4_lef_3,
      i   => group_2_3_out_clb,
      q   => g_1_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_lef_3 : ts_x4
   port map (
      cmd => group_2_3_cmd_top_lef_3,
      i   => g_2_3_top_3,
      q   => g_1_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_lef_3 : ts_x4
   port map (
      cmd => group_2_3_cmd_bot_lef_3,
      i   => g_2_2_top_3,
      q   => g_1_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_lef_3 : ts_x4
   port map (
      cmd => group_2_3_cmd_rig_lef_3,
      i   => g_2_3_rig_3,
      q   => g_1_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_rig_3 : ts_x4
   port map (
      cmd => g_2_3_cmd_top_rig_3,
      i   => g_2_3_top_3,
      q   => g_2_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_rig_3 : ts_x4
   port map (
      cmd => g_2_3_cmd_bot_rig_3,
      i   => g_2_2_top_3,
      q   => g_2_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_rig_3 : ts_x4
   port map (
      cmd => g_2_3_cmd_lef_rig_3,
      i   => g_1_3_rig_3,
      q   => g_2_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_zero_horiz_4 : zero_x0
   port map (
      nq  => group_2_3_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_2_3_cmd_zero_lef_4,
      i   => group_2_3_sig_zero_horiz_4,
      q   => g_1_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_pin4_lef_4 : ts_x4
   port map (
      cmd => group_2_3_cmd_pin4_lef_4,
      i   => group_2_3_out_clb,
      q   => g_1_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_lef_4 : ts_x4
   port map (
      cmd => group_2_3_cmd_top_lef_4,
      i   => g_2_3_top_4,
      q   => g_1_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_lef_4 : ts_x4
   port map (
      cmd => group_2_3_cmd_bot_lef_4,
      i   => g_2_2_top_4,
      q   => g_1_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_lef_4 : ts_x4
   port map (
      cmd => group_2_3_cmd_rig_lef_4,
      i   => g_2_3_rig_4,
      q   => g_1_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_rig_4 : ts_x4
   port map (
      cmd => g_2_3_cmd_top_rig_4,
      i   => g_2_3_top_4,
      q   => g_2_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_rig_4 : ts_x4
   port map (
      cmd => g_2_3_cmd_bot_rig_4,
      i   => g_2_2_top_4,
      q   => g_2_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_rig_4 : ts_x4
   port map (
      cmd => g_2_3_cmd_lef_rig_4,
      i   => g_1_3_rig_4,
      q   => g_2_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_zero_horiz_5 : zero_x0
   port map (
      nq  => group_2_3_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_2_3_cmd_zero_lef_5,
      i   => group_2_3_sig_zero_horiz_5,
      q   => g_1_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_pin4_lef_5 : ts_x4
   port map (
      cmd => group_2_3_cmd_pin4_lef_5,
      i   => group_2_3_out_clb,
      q   => g_1_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_lef_5 : ts_x4
   port map (
      cmd => group_2_3_cmd_top_lef_5,
      i   => g_2_3_top_5,
      q   => g_1_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_lef_5 : ts_x4
   port map (
      cmd => group_2_3_cmd_bot_lef_5,
      i   => g_2_2_top_5,
      q   => g_1_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_lef_5 : ts_x4
   port map (
      cmd => group_2_3_cmd_rig_lef_5,
      i   => g_2_3_rig_5,
      q   => g_1_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_rig_5 : ts_x4
   port map (
      cmd => g_2_3_cmd_top_rig_5,
      i   => g_2_3_top_5,
      q   => g_2_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_rig_5 : ts_x4
   port map (
      cmd => g_2_3_cmd_bot_rig_5,
      i   => g_2_2_top_5,
      q   => g_2_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_rig_5 : ts_x4
   port map (
      cmd => g_2_3_cmd_lef_rig_5,
      i   => g_1_3_rig_5,
      q   => g_2_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_zero_horiz_6 : zero_x0
   port map (
      nq  => group_2_3_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_2_3_cmd_zero_lef_6,
      i   => group_2_3_sig_zero_horiz_6,
      q   => g_1_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_pin4_lef_6 : ts_x4
   port map (
      cmd => group_2_3_cmd_pin4_lef_6,
      i   => group_2_3_out_clb,
      q   => g_1_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_lef_6 : ts_x4
   port map (
      cmd => group_2_3_cmd_top_lef_6,
      i   => g_2_3_top_6,
      q   => g_1_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_lef_6 : ts_x4
   port map (
      cmd => group_2_3_cmd_bot_lef_6,
      i   => g_2_2_top_6,
      q   => g_1_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_lef_6 : ts_x4
   port map (
      cmd => group_2_3_cmd_rig_lef_6,
      i   => g_2_3_rig_6,
      q   => g_1_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_rig_6 : ts_x4
   port map (
      cmd => g_2_3_cmd_top_rig_6,
      i   => g_2_3_top_6,
      q   => g_2_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_rig_6 : ts_x4
   port map (
      cmd => g_2_3_cmd_bot_rig_6,
      i   => g_2_2_top_6,
      q   => g_2_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_rig_6 : ts_x4
   port map (
      cmd => g_2_3_cmd_lef_rig_6,
      i   => g_1_3_rig_6,
      q   => g_2_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_zero_horiz_7 : zero_x0
   port map (
      nq  => group_2_3_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_2_3_cmd_zero_lef_7,
      i   => group_2_3_sig_zero_horiz_7,
      q   => g_1_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_pin4_lef_7 : ts_x4
   port map (
      cmd => group_2_3_cmd_pin4_lef_7,
      i   => group_2_3_out_clb,
      q   => g_1_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_lef_7 : ts_x4
   port map (
      cmd => group_2_3_cmd_top_lef_7,
      i   => g_2_3_top_7,
      q   => g_1_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_lef_7 : ts_x4
   port map (
      cmd => group_2_3_cmd_bot_lef_7,
      i   => g_2_2_top_7,
      q   => g_1_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_lef_7 : ts_x4
   port map (
      cmd => group_2_3_cmd_rig_lef_7,
      i   => g_2_3_rig_7,
      q   => g_1_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_rig_7 : ts_x4
   port map (
      cmd => g_2_3_cmd_top_rig_7,
      i   => g_2_3_top_7,
      q   => g_2_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_rig_7 : ts_x4
   port map (
      cmd => g_2_3_cmd_bot_rig_7,
      i   => g_2_2_top_7,
      q   => g_2_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_rig_7 : ts_x4
   port map (
      cmd => g_2_3_cmd_lef_rig_7,
      i   => g_1_3_rig_7,
      q   => g_2_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_zero_vert_0 : zero_x0
   port map (
      nq  => group_2_3_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_2_3_cmd_zero_bot_0,
      i   => group_2_3_sig_zero_vert_0,
      q   => g_2_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_pin5_bot_0 : ts_x4
   port map (
      cmd => group_2_3_cmd_pin5_bot_0,
      i   => group_2_3_out_clb,
      q   => g_2_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_bot_0 : ts_x4
   port map (
      cmd => group_2_3_cmd_top_bot_0,
      i   => g_2_3_top_0,
      q   => g_2_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_bot_0 : ts_x4
   port map (
      cmd => group_2_3_cmd_lef_bot_0,
      i   => g_1_3_rig_0,
      q   => g_2_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_bot_0 : ts_x4
   port map (
      cmd => group_2_3_cmd_rig_bot_0,
      i   => g_2_3_rig_0,
      q   => g_2_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_top_0 : ts_x4
   port map (
      cmd => g_2_3_cmd_bot_top_0,
      i   => g_2_2_top_0,
      q   => g_2_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_top_0 : ts_x4
   port map (
      cmd => g_2_3_cmd_lef_top_0,
      i   => g_1_3_rig_0,
      q   => g_2_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_top_0 : ts_x4
   port map (
      cmd => g_2_3_cmd_rig_top_0,
      i   => g_2_3_rig_0,
      q   => g_2_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_zero_vert_1 : zero_x0
   port map (
      nq  => group_2_3_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_2_3_cmd_zero_bot_1,
      i   => group_2_3_sig_zero_vert_1,
      q   => g_2_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_pin5_bot_1 : ts_x4
   port map (
      cmd => group_2_3_cmd_pin5_bot_1,
      i   => group_2_3_out_clb,
      q   => g_2_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_bot_1 : ts_x4
   port map (
      cmd => group_2_3_cmd_top_bot_1,
      i   => g_2_3_top_1,
      q   => g_2_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_bot_1 : ts_x4
   port map (
      cmd => group_2_3_cmd_lef_bot_1,
      i   => g_1_3_rig_1,
      q   => g_2_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_bot_1 : ts_x4
   port map (
      cmd => group_2_3_cmd_rig_bot_1,
      i   => g_2_3_rig_1,
      q   => g_2_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_top_1 : ts_x4
   port map (
      cmd => g_2_3_cmd_bot_top_1,
      i   => g_2_2_top_1,
      q   => g_2_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_top_1 : ts_x4
   port map (
      cmd => g_2_3_cmd_lef_top_1,
      i   => g_1_3_rig_1,
      q   => g_2_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_top_1 : ts_x4
   port map (
      cmd => g_2_3_cmd_rig_top_1,
      i   => g_2_3_rig_1,
      q   => g_2_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_zero_vert_2 : zero_x0
   port map (
      nq  => group_2_3_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_2_3_cmd_zero_bot_2,
      i   => group_2_3_sig_zero_vert_2,
      q   => g_2_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_pin5_bot_2 : ts_x4
   port map (
      cmd => group_2_3_cmd_pin5_bot_2,
      i   => group_2_3_out_clb,
      q   => g_2_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_bot_2 : ts_x4
   port map (
      cmd => group_2_3_cmd_top_bot_2,
      i   => g_2_3_top_2,
      q   => g_2_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_bot_2 : ts_x4
   port map (
      cmd => group_2_3_cmd_lef_bot_2,
      i   => g_1_3_rig_2,
      q   => g_2_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_bot_2 : ts_x4
   port map (
      cmd => group_2_3_cmd_rig_bot_2,
      i   => g_2_3_rig_2,
      q   => g_2_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_top_2 : ts_x4
   port map (
      cmd => g_2_3_cmd_bot_top_2,
      i   => g_2_2_top_2,
      q   => g_2_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_top_2 : ts_x4
   port map (
      cmd => g_2_3_cmd_lef_top_2,
      i   => g_1_3_rig_2,
      q   => g_2_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_top_2 : ts_x4
   port map (
      cmd => g_2_3_cmd_rig_top_2,
      i   => g_2_3_rig_2,
      q   => g_2_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_zero_vert_3 : zero_x0
   port map (
      nq  => group_2_3_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_2_3_cmd_zero_bot_3,
      i   => group_2_3_sig_zero_vert_3,
      q   => g_2_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_pin5_bot_3 : ts_x4
   port map (
      cmd => group_2_3_cmd_pin5_bot_3,
      i   => group_2_3_out_clb,
      q   => g_2_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_bot_3 : ts_x4
   port map (
      cmd => group_2_3_cmd_top_bot_3,
      i   => g_2_3_top_3,
      q   => g_2_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_bot_3 : ts_x4
   port map (
      cmd => group_2_3_cmd_lef_bot_3,
      i   => g_1_3_rig_3,
      q   => g_2_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_bot_3 : ts_x4
   port map (
      cmd => group_2_3_cmd_rig_bot_3,
      i   => g_2_3_rig_3,
      q   => g_2_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_top_3 : ts_x4
   port map (
      cmd => g_2_3_cmd_bot_top_3,
      i   => g_2_2_top_3,
      q   => g_2_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_top_3 : ts_x4
   port map (
      cmd => g_2_3_cmd_lef_top_3,
      i   => g_1_3_rig_3,
      q   => g_2_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_top_3 : ts_x4
   port map (
      cmd => g_2_3_cmd_rig_top_3,
      i   => g_2_3_rig_3,
      q   => g_2_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_zero_vert_4 : zero_x0
   port map (
      nq  => group_2_3_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_2_3_cmd_zero_bot_4,
      i   => group_2_3_sig_zero_vert_4,
      q   => g_2_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_pin5_bot_4 : ts_x4
   port map (
      cmd => group_2_3_cmd_pin5_bot_4,
      i   => group_2_3_out_clb,
      q   => g_2_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_bot_4 : ts_x4
   port map (
      cmd => group_2_3_cmd_top_bot_4,
      i   => g_2_3_top_4,
      q   => g_2_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_bot_4 : ts_x4
   port map (
      cmd => group_2_3_cmd_lef_bot_4,
      i   => g_1_3_rig_4,
      q   => g_2_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_bot_4 : ts_x4
   port map (
      cmd => group_2_3_cmd_rig_bot_4,
      i   => g_2_3_rig_4,
      q   => g_2_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_top_4 : ts_x4
   port map (
      cmd => g_2_3_cmd_bot_top_4,
      i   => g_2_2_top_4,
      q   => g_2_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_top_4 : ts_x4
   port map (
      cmd => g_2_3_cmd_lef_top_4,
      i   => g_1_3_rig_4,
      q   => g_2_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_top_4 : ts_x4
   port map (
      cmd => g_2_3_cmd_rig_top_4,
      i   => g_2_3_rig_4,
      q   => g_2_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_zero_vert_5 : zero_x0
   port map (
      nq  => group_2_3_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_2_3_cmd_zero_bot_5,
      i   => group_2_3_sig_zero_vert_5,
      q   => g_2_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_pin5_bot_5 : ts_x4
   port map (
      cmd => group_2_3_cmd_pin5_bot_5,
      i   => group_2_3_out_clb,
      q   => g_2_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_bot_5 : ts_x4
   port map (
      cmd => group_2_3_cmd_top_bot_5,
      i   => g_2_3_top_5,
      q   => g_2_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_bot_5 : ts_x4
   port map (
      cmd => group_2_3_cmd_lef_bot_5,
      i   => g_1_3_rig_5,
      q   => g_2_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_bot_5 : ts_x4
   port map (
      cmd => group_2_3_cmd_rig_bot_5,
      i   => g_2_3_rig_5,
      q   => g_2_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_top_5 : ts_x4
   port map (
      cmd => g_2_3_cmd_bot_top_5,
      i   => g_2_2_top_5,
      q   => g_2_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_top_5 : ts_x4
   port map (
      cmd => g_2_3_cmd_lef_top_5,
      i   => g_1_3_rig_5,
      q   => g_2_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_top_5 : ts_x4
   port map (
      cmd => g_2_3_cmd_rig_top_5,
      i   => g_2_3_rig_5,
      q   => g_2_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_zero_vert_6 : zero_x0
   port map (
      nq  => group_2_3_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_2_3_cmd_zero_bot_6,
      i   => group_2_3_sig_zero_vert_6,
      q   => g_2_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_pin5_bot_6 : ts_x4
   port map (
      cmd => group_2_3_cmd_pin5_bot_6,
      i   => group_2_3_out_clb,
      q   => g_2_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_bot_6 : ts_x4
   port map (
      cmd => group_2_3_cmd_top_bot_6,
      i   => g_2_3_top_6,
      q   => g_2_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_bot_6 : ts_x4
   port map (
      cmd => group_2_3_cmd_lef_bot_6,
      i   => g_1_3_rig_6,
      q   => g_2_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_bot_6 : ts_x4
   port map (
      cmd => group_2_3_cmd_rig_bot_6,
      i   => g_2_3_rig_6,
      q   => g_2_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_top_6 : ts_x4
   port map (
      cmd => g_2_3_cmd_bot_top_6,
      i   => g_2_2_top_6,
      q   => g_2_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_top_6 : ts_x4
   port map (
      cmd => g_2_3_cmd_lef_top_6,
      i   => g_1_3_rig_6,
      q   => g_2_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_top_6 : ts_x4
   port map (
      cmd => g_2_3_cmd_rig_top_6,
      i   => g_2_3_rig_6,
      q   => g_2_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_zero_vert_7 : zero_x0
   port map (
      nq  => group_2_3_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_2_3_cmd_zero_bot_7,
      i   => group_2_3_sig_zero_vert_7,
      q   => g_2_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_pin5_bot_7 : ts_x4
   port map (
      cmd => group_2_3_cmd_pin5_bot_7,
      i   => group_2_3_out_clb,
      q   => g_2_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_top_bot_7 : ts_x4
   port map (
      cmd => group_2_3_cmd_top_bot_7,
      i   => g_2_3_top_7,
      q   => g_2_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_bot_7 : ts_x4
   port map (
      cmd => group_2_3_cmd_lef_bot_7,
      i   => g_1_3_rig_7,
      q   => g_2_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_bot_7 : ts_x4
   port map (
      cmd => group_2_3_cmd_rig_bot_7,
      i   => g_2_3_rig_7,
      q   => g_2_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_bot_top_7 : ts_x4
   port map (
      cmd => g_2_3_cmd_bot_top_7,
      i   => g_2_2_top_7,
      q   => g_2_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_lef_top_7 : ts_x4
   port map (
      cmd => g_2_3_cmd_lef_top_7,
      i   => g_1_3_rig_7,
      q   => g_2_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_ts_rig_top_7 : ts_x4
   port map (
      cmd => g_2_3_cmd_rig_top_7,
      i   => g_2_3_rig_7,
      q   => g_2_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_mem_0 : sram_x1
   port map (
      d      => g_2_3_data_top(0),
      nq     => group_2_3_nq_mem_0,
      strobe => group_2_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_1 : sram_x1
   port map (
      d      => g_2_3_data_top(1),
      nq     => group_2_3_nq_mem_1,
      strobe => group_2_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_2 : sram_x1
   port map (
      d      => g_2_3_data_top(2),
      nq     => group_2_3_nq_mem_2,
      strobe => group_2_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_3 : sram_x1
   port map (
      d      => g_2_3_data_top(3),
      nq     => group_2_3_nq_mem_3,
      strobe => group_2_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_4 : sram_x1
   port map (
      d      => g_2_3_data_top(4),
      nq     => group_2_3_nq_mem_4,
      strobe => group_2_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_5 : sram_x1
   port map (
      d      => g_2_3_data_top(5),
      nq     => group_2_3_nq_mem_5,
      strobe => group_2_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_6 : sram_x1
   port map (
      d      => g_2_3_data_top(6),
      nq     => group_2_3_nq_mem_6,
      strobe => group_2_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_7 : sram_x1
   port map (
      d      => g_2_3_data_top(7),
      nq     => group_2_3_nq_mem_7,
      strobe => group_2_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_8 : sram_x1
   port map (
      d      => g_2_3_data_top(0),
      nq     => group_2_3_nq_mem_8,
      strobe => group_2_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_9 : sram_x1
   port map (
      d      => g_2_3_data_top(1),
      nq     => group_2_3_nq_mem_9,
      strobe => group_2_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_10 : sram_x1
   port map (
      d      => g_2_3_data_top(2),
      nq     => group_2_3_nq_mem_10,
      strobe => group_2_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_11 : sram_x1
   port map (
      d      => g_2_3_data_top(3),
      nq     => group_2_3_nq_mem_11,
      strobe => group_2_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_12 : sram_x1
   port map (
      d      => g_2_3_data_top(4),
      nq     => group_2_3_nq_mem_12,
      strobe => group_2_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_13 : sram_x1
   port map (
      d      => g_2_3_data_top(5),
      nq     => group_2_3_nq_mem_13,
      strobe => group_2_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_14 : sram_x1
   port map (
      d      => g_2_3_data_top(6),
      nq     => group_2_3_nq_mem_14,
      strobe => group_2_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_15 : sram_x1
   port map (
      d      => g_2_3_data_top(7),
      nq     => group_2_3_nq_mem_15,
      strobe => group_2_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_16 : sram_x1
   port map (
      d      => g_2_3_data_top(0),
      nq     => group_2_3_nq_mem_16,
      strobe => group_2_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_17 : sram_x1
   port map (
      d      => g_2_3_data_top(1),
      nq     => group_2_3_nq_mem_17,
      strobe => group_2_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_18 : sram_x1
   port map (
      d      => g_2_3_data_top(2),
      nq     => group_2_3_nq_mem_18,
      strobe => group_2_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_19 : sram_x1
   port map (
      d      => g_2_3_data_top(3),
      nq     => group_2_3_nq_mem_19,
      strobe => group_2_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_20 : sram_x1
   port map (
      d      => g_2_3_data_top(4),
      nq     => group_2_3_nq_mem_20,
      strobe => group_2_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_21 : sram_x1
   port map (
      d      => g_2_3_data_top(5),
      nq     => group_2_3_nq_mem_21,
      strobe => group_2_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_22 : sram_x1
   port map (
      d      => g_2_3_data_top(6),
      nq     => group_2_3_nq_mem_22,
      strobe => group_2_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_23 : sram_x1
   port map (
      d      => g_2_3_data_top(7),
      nq     => group_2_3_nq_mem_23,
      strobe => group_2_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_24 : sram_x1
   port map (
      d      => g_2_3_data_top(0),
      nq     => group_2_3_nq_mem_24,
      strobe => group_2_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_25 : sram_x1
   port map (
      d      => g_2_3_data_top(1),
      nq     => group_2_3_nq_mem_25,
      strobe => group_2_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_26 : sram_x1
   port map (
      d      => g_2_3_data_top(2),
      nq     => group_2_3_nq_mem_26,
      strobe => group_2_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_27 : sram_x1
   port map (
      d      => g_2_3_data_top(3),
      nq     => group_2_3_nq_mem_27,
      strobe => group_2_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_28 : sram_x1
   port map (
      d      => g_2_3_data_top(4),
      nq     => group_2_3_nq_mem_28,
      strobe => group_2_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_29 : sram_x1
   port map (
      d      => g_2_3_data_top(5),
      nq     => group_2_3_nq_mem_29,
      strobe => group_2_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_30 : sram_x1
   port map (
      d      => g_2_3_data_top(6),
      nq     => group_2_3_nq_mem_30,
      strobe => group_2_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_31 : sram_x1
   port map (
      d      => g_2_3_data_top(7),
      nq     => group_2_3_nq_mem_31,
      strobe => group_2_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_32 : sram_x1
   port map (
      d      => g_2_3_data_top(0),
      nq     => group_2_3_nq_mem_32,
      strobe => group_2_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_33 : sram_x1
   port map (
      d      => g_2_3_data_top(1),
      nq     => group_2_3_nq_mem_33,
      strobe => group_2_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_34 : sram_x1
   port map (
      d      => g_2_3_data_top(2),
      nq     => group_2_3_nq_mem_34,
      strobe => group_2_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_35 : sram_x1
   port map (
      d      => g_2_3_data_top(3),
      nq     => group_2_3_nq_mem_35,
      strobe => group_2_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_36 : sram_x1
   port map (
      d      => g_2_3_data_top(4),
      nq     => group_2_3_nq_mem_36,
      strobe => group_2_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_37 : sram_x1
   port map (
      d      => g_2_3_data_top(5),
      nq     => group_2_3_nq_mem_37,
      strobe => group_2_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_38 : sram_x1
   port map (
      d      => g_2_3_data_top(6),
      nq     => group_2_3_nq_mem_38,
      strobe => group_2_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_39 : sram_x1
   port map (
      d      => g_2_3_data_top(7),
      nq     => group_2_3_nq_mem_39,
      strobe => group_2_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_40 : sram_x1
   port map (
      d      => g_2_3_data_top(0),
      nq     => group_2_3_nq_mem_40,
      strobe => group_2_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_41 : sram_x1
   port map (
      d      => g_2_3_data_top(1),
      nq     => group_2_3_nq_mem_41,
      strobe => group_2_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_42 : sram_x1
   port map (
      d      => g_2_3_data_top(2),
      nq     => group_2_3_nq_mem_42,
      strobe => group_2_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_43 : sram_x1
   port map (
      d      => g_2_3_data_top(3),
      nq     => group_2_3_nq_mem_43,
      strobe => group_2_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_44 : sram_x1
   port map (
      d      => g_2_3_data_top(4),
      nq     => group_2_3_nq_mem_44,
      strobe => group_2_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_45 : sram_x1
   port map (
      d      => g_2_3_data_top(5),
      nq     => group_2_3_nq_mem_45,
      strobe => group_2_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_46 : sram_x1
   port map (
      d      => g_2_3_data_top(6),
      nq     => group_2_3_nq_mem_46,
      strobe => group_2_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_47 : sram_x1
   port map (
      d      => g_2_3_data_top(7),
      nq     => group_2_3_nq_mem_47,
      strobe => group_2_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_48 : sram_x1
   port map (
      d      => g_2_3_data_top(0),
      nq     => group_2_3_nq_mem_48,
      strobe => group_2_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_49 : sram_x1
   port map (
      d      => g_2_3_data_top(1),
      nq     => group_2_3_nq_mem_49,
      strobe => group_2_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_50 : sram_x1
   port map (
      d      => g_2_3_data_top(2),
      nq     => group_2_3_nq_mem_50,
      strobe => group_2_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_51 : sram_x1
   port map (
      d      => g_2_3_data_top(3),
      nq     => group_2_3_nq_mem_51,
      strobe => group_2_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_52 : sram_x1
   port map (
      d      => g_2_3_data_top(4),
      nq     => group_2_3_nq_mem_52,
      strobe => group_2_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_53 : sram_x1
   port map (
      d      => g_2_3_data_top(5),
      nq     => group_2_3_nq_mem_53,
      strobe => group_2_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_54 : sram_x1
   port map (
      d      => g_2_3_data_top(6),
      nq     => group_2_3_nq_mem_54,
      strobe => group_2_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_55 : sram_x1
   port map (
      d      => g_2_3_data_top(7),
      nq     => group_2_3_nq_mem_55,
      strobe => group_2_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_56 : sram_x1
   port map (
      d      => g_2_3_data_top(0),
      nq     => group_2_3_nq_mem_56,
      strobe => group_2_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_57 : sram_x1
   port map (
      d      => g_2_3_data_top(1),
      nq     => group_2_3_nq_mem_57,
      strobe => group_2_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_58 : sram_x1
   port map (
      d      => g_2_3_data_top(2),
      nq     => group_2_3_nq_mem_58,
      strobe => group_2_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_59 : sram_x1
   port map (
      d      => g_2_3_data_top(3),
      nq     => group_2_3_nq_mem_59,
      strobe => group_2_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_60 : sram_x1
   port map (
      d      => g_2_3_data_top(4),
      nq     => group_2_3_nq_mem_60,
      strobe => group_2_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_61 : sram_x1
   port map (
      d      => g_2_3_data_top(5),
      nq     => group_2_3_nq_mem_61,
      strobe => group_2_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_62 : sram_x1
   port map (
      d      => g_2_3_data_top(6),
      nq     => group_2_3_nq_mem_62,
      strobe => group_2_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_63 : sram_x1
   port map (
      d      => g_2_3_data_top(7),
      nq     => group_2_3_nq_mem_63,
      strobe => group_2_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_64 : sram_x1
   port map (
      d      => g_2_3_data_top(0),
      nq     => group_2_3_nq_mem_64,
      strobe => group_2_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_65 : sram_x1
   port map (
      d      => g_2_3_data_top(1),
      nq     => group_2_3_nq_mem_65,
      strobe => group_2_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_66 : sram_x1
   port map (
      d      => g_2_3_data_top(2),
      nq     => group_2_3_nq_mem_66,
      strobe => group_2_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_67 : sram_x1
   port map (
      d      => g_2_3_data_top(3),
      nq     => group_2_3_nq_mem_67,
      strobe => group_2_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_68 : sram_x1
   port map (
      d      => g_2_3_data_top(4),
      nq     => group_2_3_nq_mem_68,
      strobe => group_2_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_69 : sram_x1
   port map (
      d      => g_2_3_data_top(5),
      nq     => group_2_3_nq_mem_69,
      strobe => group_2_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_70 : sram_x1
   port map (
      d      => g_2_3_data_top(6),
      nq     => group_2_3_nq_mem_70,
      strobe => group_2_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_71 : sram_x1
   port map (
      d      => g_2_3_data_top(7),
      nq     => group_2_3_nq_mem_71,
      strobe => group_2_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_72 : sram_x1
   port map (
      d      => g_2_3_data_top(0),
      nq     => group_2_3_nq_mem_72,
      strobe => group_2_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_73 : sram_x1
   port map (
      d      => g_2_3_data_top(1),
      nq     => group_2_3_nq_mem_73,
      strobe => group_2_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_74 : sram_x1
   port map (
      d      => g_2_3_data_top(2),
      nq     => group_2_3_nq_mem_74,
      strobe => group_2_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_75 : sram_x1
   port map (
      d      => g_2_3_data_top(3),
      nq     => group_2_3_nq_mem_75,
      strobe => group_2_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_mem_76 : sram_x1
   port map (
      d      => g_2_3_data_top(4),
      nq     => group_2_3_nq_mem_76,
      strobe => group_2_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_parity_0 : sram_x1
   port map (
      d      => g_2_3_data_top(8),
      nq     => group_2_3_nq_mem_parity_0,
      strobe => group_2_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_parity_1 : sram_x1
   port map (
      d      => g_2_3_data_top(8),
      nq     => group_2_3_nq_mem_parity_1,
      strobe => group_2_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_parity_2 : sram_x1
   port map (
      d      => g_2_3_data_top(8),
      nq     => group_2_3_nq_mem_parity_2,
      strobe => group_2_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_parity_3 : sram_x1
   port map (
      d      => g_2_3_data_top(8),
      nq     => group_2_3_nq_mem_parity_3,
      strobe => group_2_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_parity_4 : sram_x1
   port map (
      d      => g_2_3_data_top(8),
      nq     => group_2_3_nq_mem_parity_4,
      strobe => group_2_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_parity_5 : sram_x1
   port map (
      d      => g_2_3_data_top(8),
      nq     => group_2_3_nq_mem_parity_5,
      strobe => group_2_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_parity_6 : sram_x1
   port map (
      d      => g_2_3_data_top(8),
      nq     => group_2_3_nq_mem_parity_6,
      strobe => group_2_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_parity_7 : sram_x1
   port map (
      d      => g_2_3_data_top(8),
      nq     => group_2_3_nq_mem_parity_7,
      strobe => group_2_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_parity_8 : sram_x1
   port map (
      d      => g_2_3_data_top(8),
      nq     => group_2_3_nq_mem_parity_8,
      strobe => group_2_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_parity_9 : sram_x1
   port map (
      d      => g_2_3_data_top(8),
      nq     => group_2_3_nq_mem_parity_9,
      strobe => group_2_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_3_xor_0_0 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_0,
      i1  => group_2_3_nq_mem_1,
      q   => group_2_3_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_1_0 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_2,
      i1  => group_2_3_nq_mem_3,
      q   => group_2_3_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_2_0 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_4,
      i1  => group_2_3_nq_mem_5,
      q   => group_2_3_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_3_0 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_6,
      i1  => group_2_3_nq_mem_7,
      q   => group_2_3_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_4_0 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_0_0,
      i1  => group_2_3_q_xor_1_0,
      q   => group_2_3_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_5_0 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_2_0,
      i1  => group_2_3_q_xor_3_0,
      q   => group_2_3_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_6_0 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_4_0,
      i1  => group_2_3_q_xor_5_0,
      q   => group_2_3_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_7_0 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_6_0,
      i1  => group_2_3_nq_mem_parity_0,
      q   => group_2_3_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_0_1 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_8,
      i1  => group_2_3_nq_mem_9,
      q   => group_2_3_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_1_1 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_10,
      i1  => group_2_3_nq_mem_11,
      q   => group_2_3_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_2_1 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_12,
      i1  => group_2_3_nq_mem_13,
      q   => group_2_3_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_3_1 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_14,
      i1  => group_2_3_nq_mem_15,
      q   => group_2_3_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_4_1 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_0_1,
      i1  => group_2_3_q_xor_1_1,
      q   => group_2_3_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_5_1 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_2_1,
      i1  => group_2_3_q_xor_3_1,
      q   => group_2_3_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_6_1 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_4_1,
      i1  => group_2_3_q_xor_5_1,
      q   => group_2_3_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_7_1 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_6_1,
      i1  => group_2_3_nq_mem_parity_1,
      q   => group_2_3_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_0_2 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_16,
      i1  => group_2_3_nq_mem_17,
      q   => group_2_3_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_1_2 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_18,
      i1  => group_2_3_nq_mem_19,
      q   => group_2_3_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_2_2 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_20,
      i1  => group_2_3_nq_mem_21,
      q   => group_2_3_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_3_2 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_22,
      i1  => group_2_3_nq_mem_23,
      q   => group_2_3_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_4_2 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_0_2,
      i1  => group_2_3_q_xor_1_2,
      q   => group_2_3_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_5_2 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_2_2,
      i1  => group_2_3_q_xor_3_2,
      q   => group_2_3_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_6_2 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_4_2,
      i1  => group_2_3_q_xor_5_2,
      q   => group_2_3_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_7_2 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_6_2,
      i1  => group_2_3_nq_mem_parity_2,
      q   => group_2_3_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_0_3 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_24,
      i1  => group_2_3_nq_mem_25,
      q   => group_2_3_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_1_3 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_26,
      i1  => group_2_3_nq_mem_27,
      q   => group_2_3_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_2_3 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_28,
      i1  => group_2_3_nq_mem_29,
      q   => group_2_3_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_3_3 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_30,
      i1  => group_2_3_nq_mem_31,
      q   => group_2_3_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_4_3 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_0_3,
      i1  => group_2_3_q_xor_1_3,
      q   => group_2_3_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_5_3 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_2_3,
      i1  => group_2_3_q_xor_3_3,
      q   => group_2_3_q_xor_5_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_6_3 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_4_3,
      i1  => group_2_3_q_xor_5_3,
      q   => group_2_3_q_xor_6_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_7_3 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_6_3,
      i1  => group_2_3_nq_mem_parity_3,
      q   => group_2_3_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_0_4 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_32,
      i1  => group_2_3_nq_mem_33,
      q   => group_2_3_q_xor_0_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_1_4 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_34,
      i1  => group_2_3_nq_mem_35,
      q   => group_2_3_q_xor_1_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_2_4 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_36,
      i1  => group_2_3_nq_mem_37,
      q   => group_2_3_q_xor_2_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_3_4 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_38,
      i1  => group_2_3_nq_mem_39,
      q   => group_2_3_q_xor_3_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_4_4 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_0_4,
      i1  => group_2_3_q_xor_1_4,
      q   => group_2_3_q_xor_4_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_5_4 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_2_4,
      i1  => group_2_3_q_xor_3_4,
      q   => group_2_3_q_xor_5_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_6_4 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_4_4,
      i1  => group_2_3_q_xor_5_4,
      q   => group_2_3_q_xor_6_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_7_4 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_6_4,
      i1  => group_2_3_nq_mem_parity_4,
      q   => group_2_3_sig_error_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_0_5 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_40,
      i1  => group_2_3_nq_mem_41,
      q   => group_2_3_q_xor_0_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_1_5 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_42,
      i1  => group_2_3_nq_mem_43,
      q   => group_2_3_q_xor_1_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_2_5 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_44,
      i1  => group_2_3_nq_mem_45,
      q   => group_2_3_q_xor_2_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_3_5 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_46,
      i1  => group_2_3_nq_mem_47,
      q   => group_2_3_q_xor_3_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_4_5 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_0_5,
      i1  => group_2_3_q_xor_1_5,
      q   => group_2_3_q_xor_4_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_5_5 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_2_5,
      i1  => group_2_3_q_xor_3_5,
      q   => group_2_3_q_xor_5_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_6_5 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_4_5,
      i1  => group_2_3_q_xor_5_5,
      q   => group_2_3_q_xor_6_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_7_5 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_6_5,
      i1  => group_2_3_nq_mem_parity_5,
      q   => group_2_3_sig_error_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_0_6 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_48,
      i1  => group_2_3_nq_mem_49,
      q   => group_2_3_q_xor_0_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_1_6 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_50,
      i1  => group_2_3_nq_mem_51,
      q   => group_2_3_q_xor_1_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_2_6 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_52,
      i1  => group_2_3_nq_mem_53,
      q   => group_2_3_q_xor_2_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_3_6 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_54,
      i1  => group_2_3_nq_mem_55,
      q   => group_2_3_q_xor_3_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_4_6 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_0_6,
      i1  => group_2_3_q_xor_1_6,
      q   => group_2_3_q_xor_4_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_5_6 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_2_6,
      i1  => group_2_3_q_xor_3_6,
      q   => group_2_3_q_xor_5_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_6_6 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_4_6,
      i1  => group_2_3_q_xor_5_6,
      q   => group_2_3_q_xor_6_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_7_6 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_6_6,
      i1  => group_2_3_nq_mem_parity_6,
      q   => group_2_3_sig_error_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_0_7 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_56,
      i1  => group_2_3_nq_mem_57,
      q   => group_2_3_q_xor_0_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_1_7 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_58,
      i1  => group_2_3_nq_mem_59,
      q   => group_2_3_q_xor_1_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_2_7 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_60,
      i1  => group_2_3_nq_mem_61,
      q   => group_2_3_q_xor_2_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_3_7 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_62,
      i1  => group_2_3_nq_mem_63,
      q   => group_2_3_q_xor_3_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_4_7 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_0_7,
      i1  => group_2_3_q_xor_1_7,
      q   => group_2_3_q_xor_4_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_5_7 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_2_7,
      i1  => group_2_3_q_xor_3_7,
      q   => group_2_3_q_xor_5_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_6_7 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_4_7,
      i1  => group_2_3_q_xor_5_7,
      q   => group_2_3_q_xor_6_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_7_7 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_6_7,
      i1  => group_2_3_nq_mem_parity_7,
      q   => group_2_3_sig_error_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_0_8 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_64,
      i1  => group_2_3_nq_mem_65,
      q   => group_2_3_q_xor_0_8,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_1_8 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_66,
      i1  => group_2_3_nq_mem_67,
      q   => group_2_3_q_xor_1_8,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_2_8 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_68,
      i1  => group_2_3_nq_mem_69,
      q   => group_2_3_q_xor_2_8,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_3_8 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_70,
      i1  => group_2_3_nq_mem_71,
      q   => group_2_3_q_xor_3_8,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_4_8 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_0_8,
      i1  => group_2_3_q_xor_1_8,
      q   => group_2_3_q_xor_4_8,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_5_8 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_2_8,
      i1  => group_2_3_q_xor_3_8,
      q   => group_2_3_q_xor_5_8,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_6_8 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_4_8,
      i1  => group_2_3_q_xor_5_8,
      q   => group_2_3_q_xor_6_8,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_7_8 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_6_8,
      i1  => group_2_3_nq_mem_parity_8,
      q   => group_2_3_sig_error_8,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_0_9 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_72,
      i1  => group_2_3_nq_mem_73,
      q   => group_2_3_q_xor_0_9,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_1_9 : xr2_x1
   port map (
      i0  => group_2_3_nq_mem_74,
      i1  => group_2_3_nq_mem_75,
      q   => group_2_3_q_xor_1_9,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_2_9 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_0_9,
      i1  => group_2_3_q_xor_1_9,
      q   => group_2_3_q_xor_2_9,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_3_9 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_2_9,
      i1  => group_2_3_nq_mem_76,
      q   => group_2_3_q_xor_3_9,
      vdd => vdd,
      vss => vss
   );

group_2_3_xor_4_9 : xr2_x1
   port map (
      i0  => group_2_3_q_xor_3_9,
      i1  => group_2_3_nq_mem_parity_9,
      q   => group_2_3_sig_error_9,
      vdd => vdd,
      vss => vss
   );

group_2_3_or_0 : o4_x2
   port map (
      i0  => group_2_3_sig_error_0,
      i1  => group_2_3_sig_error_1,
      i2  => group_2_3_sig_error_2,
      i3  => group_2_3_sig_error_3,
      q   => group_2_3_error_0123,
      vdd => vdd,
      vss => vss
   );

group_2_3_or_1 : o4_x2
   port map (
      i0  => group_2_3_sig_error_4,
      i1  => group_2_3_sig_error_5,
      i2  => group_2_3_sig_error_6,
      i3  => group_2_3_sig_error_7,
      q   => group_2_3_error_4567,
      vdd => vdd,
      vss => vss
   );

group_2_3_or_2 : o4_x2
   port map (
      i0  => group_2_3_sig_error_8,
      i1  => group_2_3_sig_error_9,
      i2  => group_2_3_error_0123,
      i3  => group_2_3_error_4567,
      q   => group_2_3_error_01234567,
      vdd => vdd,
      vss => vss
   );

group_2_3_or_3 : o2_x2
   port map (
      i0  => g_1_3_error_rig,
      i1  => group_2_3_error_01234567,
      q   => g_2_3_error_rig,
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_0 : buf_x2
   port map (
      i   => g_1_3_strobe_0_rig,
      q   => g_2_3_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_1 : buf_x2
   port map (
      i   => g_1_3_strobe_1_rig,
      q   => g_2_3_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_2 : buf_x2
   port map (
      i   => g_1_3_strobe_2_rig,
      q   => g_2_3_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_3 : buf_x2
   port map (
      i   => g_1_3_strobe_3_rig,
      q   => g_2_3_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_4 : buf_x2
   port map (
      i   => g_1_3_strobe_4_rig,
      q   => g_2_3_strobe_4_rig,
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_5 : buf_x2
   port map (
      i   => g_1_3_strobe_5_rig,
      q   => g_2_3_strobe_5_rig,
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_6 : buf_x2
   port map (
      i   => g_1_3_strobe_6_rig,
      q   => g_2_3_strobe_6_rig,
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_7 : buf_x2
   port map (
      i   => g_1_3_strobe_7_rig,
      q   => g_2_3_strobe_7_rig,
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_8 : buf_x2
   port map (
      i   => g_1_3_strobe_8_rig,
      q   => g_2_3_strobe_8_rig,
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_9 : buf_x2
   port map (
      i   => g_1_3_strobe_9_rig,
      q   => g_2_3_strobe_9_rig,
      vdd => vdd,
      vss => vss
   );

group_2_3_and_0 : a2_x2
   port map (
      i0  => g_1_3_strobe_0_rig,
      i1  => g_2_3_column_top,
      q   => group_2_3_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_and_1 : a2_x2
   port map (
      i0  => g_1_3_strobe_1_rig,
      i1  => g_2_3_column_top,
      q   => group_2_3_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_and_2 : a2_x2
   port map (
      i0  => g_1_3_strobe_2_rig,
      i1  => g_2_3_column_top,
      q   => group_2_3_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_and_3 : a2_x2
   port map (
      i0  => g_1_3_strobe_3_rig,
      i1  => g_2_3_column_top,
      q   => group_2_3_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_and_4 : a2_x2
   port map (
      i0  => g_1_3_strobe_4_rig,
      i1  => g_2_3_column_top,
      q   => group_2_3_strobe_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_and_5 : a2_x2
   port map (
      i0  => g_1_3_strobe_5_rig,
      i1  => g_2_3_column_top,
      q   => group_2_3_strobe_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_and_6 : a2_x2
   port map (
      i0  => g_1_3_strobe_6_rig,
      i1  => g_2_3_column_top,
      q   => group_2_3_strobe_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_and_7 : a2_x2
   port map (
      i0  => g_1_3_strobe_7_rig,
      i1  => g_2_3_column_top,
      q   => group_2_3_strobe_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_and_8 : a2_x2
   port map (
      i0  => g_1_3_strobe_8_rig,
      i1  => g_2_3_column_top,
      q   => group_2_3_strobe_8,
      vdd => vdd,
      vss => vss
   );

group_2_3_and_9 : a2_x2
   port map (
      i0  => g_1_3_strobe_9_rig,
      i1  => g_2_3_column_top,
      q   => group_2_3_strobe_9,
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_col : buf_x2
   port map (
      i   => g_2_3_column_top,
      q   => g_2_2_column_top,
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_data_0 : buf_x2
   port map (
      i   => g_2_3_data_top(0),
      q   => g_2_2_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_data_1 : buf_x2
   port map (
      i   => g_2_3_data_top(1),
      q   => g_2_2_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_data_2 : buf_x2
   port map (
      i   => g_2_3_data_top(2),
      q   => g_2_2_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_data_3 : buf_x2
   port map (
      i   => g_2_3_data_top(3),
      q   => g_2_2_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_data_4 : buf_x2
   port map (
      i   => g_2_3_data_top(4),
      q   => g_2_2_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_data_5 : buf_x2
   port map (
      i   => g_2_3_data_top(5),
      q   => g_2_2_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_data_6 : buf_x2
   port map (
      i   => g_2_3_data_top(6),
      q   => g_2_2_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_data_7 : buf_x2
   port map (
      i   => g_2_3_data_top(7),
      q   => g_2_2_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_2_3_buffer_data_8 : buf_x2
   port map (
      i   => g_2_3_data_top(8),
      q   => g_2_2_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_76,
      nq  => group_2_3_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_75,
      nq  => group_2_3_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_74,
      nq  => group_2_3_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_7_q7_ins : a3_x2
   port map (
      i0  => group_2_3_nq_mem_75,
      i1  => group_2_3_nq_mem_74,
      i2  => group_2_3_nq_mem_76,
      q   => g_2_2_cmd_rig_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_7_q6_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_7_not_cmd(1),
      i1  => group_2_3_decoder_vertical_track_7_not_cmd(2),
      i2  => group_2_3_nq_mem_74,
      nq  => g_2_2_cmd_lef_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_7_q5_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_7_not_cmd(0),
      i1  => group_2_3_decoder_vertical_track_7_not_cmd(2),
      i2  => group_2_3_nq_mem_75,
      nq  => g_2_2_cmd_bot_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_74,
      i1  => group_2_3_decoder_vertical_track_7_not_cmd(2),
      i2  => group_2_3_nq_mem_75,
      nq  => group_2_3_cmd_rig_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_7_not_cmd(0),
      i1  => group_2_3_decoder_vertical_track_7_not_cmd(1),
      i2  => group_2_3_nq_mem_76,
      nq  => group_2_3_cmd_lef_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_7_not_cmd(1),
      i1  => group_2_3_nq_mem_76,
      i2  => group_2_3_nq_mem_74,
      nq  => group_2_3_cmd_top_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_7_not_cmd(0),
      i1  => group_2_3_nq_mem_75,
      i2  => group_2_3_nq_mem_76,
      nq  => group_2_3_cmd_pin5_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_7_q0_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_75,
      i1  => group_2_3_nq_mem_74,
      i2  => group_2_3_nq_mem_76,
      nq  => group_2_3_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_73,
      nq  => group_2_3_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_72,
      nq  => group_2_3_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_71,
      nq  => group_2_3_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_6_q7_ins : a3_x2
   port map (
      i0  => group_2_3_nq_mem_72,
      i1  => group_2_3_nq_mem_71,
      i2  => group_2_3_nq_mem_73,
      q   => g_2_2_cmd_rig_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_6_q6_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_6_not_cmd(1),
      i1  => group_2_3_decoder_vertical_track_6_not_cmd(2),
      i2  => group_2_3_nq_mem_71,
      nq  => g_2_2_cmd_lef_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_6_q5_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_6_not_cmd(0),
      i1  => group_2_3_decoder_vertical_track_6_not_cmd(2),
      i2  => group_2_3_nq_mem_72,
      nq  => g_2_2_cmd_bot_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_71,
      i1  => group_2_3_decoder_vertical_track_6_not_cmd(2),
      i2  => group_2_3_nq_mem_72,
      nq  => group_2_3_cmd_rig_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_6_not_cmd(0),
      i1  => group_2_3_decoder_vertical_track_6_not_cmd(1),
      i2  => group_2_3_nq_mem_73,
      nq  => group_2_3_cmd_lef_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_6_not_cmd(1),
      i1  => group_2_3_nq_mem_73,
      i2  => group_2_3_nq_mem_71,
      nq  => group_2_3_cmd_top_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_6_not_cmd(0),
      i1  => group_2_3_nq_mem_72,
      i2  => group_2_3_nq_mem_73,
      nq  => group_2_3_cmd_pin5_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_6_q0_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_72,
      i1  => group_2_3_nq_mem_71,
      i2  => group_2_3_nq_mem_73,
      nq  => group_2_3_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_70,
      nq  => group_2_3_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_69,
      nq  => group_2_3_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_68,
      nq  => group_2_3_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_5_q7_ins : a3_x2
   port map (
      i0  => group_2_3_nq_mem_69,
      i1  => group_2_3_nq_mem_68,
      i2  => group_2_3_nq_mem_70,
      q   => g_2_2_cmd_rig_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_5_q6_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_5_not_cmd(1),
      i1  => group_2_3_decoder_vertical_track_5_not_cmd(2),
      i2  => group_2_3_nq_mem_68,
      nq  => g_2_2_cmd_lef_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_5_q5_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_5_not_cmd(0),
      i1  => group_2_3_decoder_vertical_track_5_not_cmd(2),
      i2  => group_2_3_nq_mem_69,
      nq  => g_2_2_cmd_bot_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_68,
      i1  => group_2_3_decoder_vertical_track_5_not_cmd(2),
      i2  => group_2_3_nq_mem_69,
      nq  => group_2_3_cmd_rig_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_5_not_cmd(0),
      i1  => group_2_3_decoder_vertical_track_5_not_cmd(1),
      i2  => group_2_3_nq_mem_70,
      nq  => group_2_3_cmd_lef_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_5_not_cmd(1),
      i1  => group_2_3_nq_mem_70,
      i2  => group_2_3_nq_mem_68,
      nq  => group_2_3_cmd_top_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_5_not_cmd(0),
      i1  => group_2_3_nq_mem_69,
      i2  => group_2_3_nq_mem_70,
      nq  => group_2_3_cmd_pin5_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_5_q0_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_69,
      i1  => group_2_3_nq_mem_68,
      i2  => group_2_3_nq_mem_70,
      nq  => group_2_3_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_67,
      nq  => group_2_3_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_66,
      nq  => group_2_3_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_65,
      nq  => group_2_3_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_4_q7_ins : a3_x2
   port map (
      i0  => group_2_3_nq_mem_66,
      i1  => group_2_3_nq_mem_65,
      i2  => group_2_3_nq_mem_67,
      q   => g_2_2_cmd_rig_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_4_q6_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_4_not_cmd(1),
      i1  => group_2_3_decoder_vertical_track_4_not_cmd(2),
      i2  => group_2_3_nq_mem_65,
      nq  => g_2_2_cmd_lef_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_4_q5_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_4_not_cmd(0),
      i1  => group_2_3_decoder_vertical_track_4_not_cmd(2),
      i2  => group_2_3_nq_mem_66,
      nq  => g_2_2_cmd_bot_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_65,
      i1  => group_2_3_decoder_vertical_track_4_not_cmd(2),
      i2  => group_2_3_nq_mem_66,
      nq  => group_2_3_cmd_rig_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_4_not_cmd(0),
      i1  => group_2_3_decoder_vertical_track_4_not_cmd(1),
      i2  => group_2_3_nq_mem_67,
      nq  => group_2_3_cmd_lef_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_4_not_cmd(1),
      i1  => group_2_3_nq_mem_67,
      i2  => group_2_3_nq_mem_65,
      nq  => group_2_3_cmd_top_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_4_not_cmd(0),
      i1  => group_2_3_nq_mem_66,
      i2  => group_2_3_nq_mem_67,
      nq  => group_2_3_cmd_pin5_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_4_q0_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_66,
      i1  => group_2_3_nq_mem_65,
      i2  => group_2_3_nq_mem_67,
      nq  => group_2_3_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_64,
      nq  => group_2_3_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_63,
      nq  => group_2_3_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_62,
      nq  => group_2_3_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_3_q7_ins : a3_x2
   port map (
      i0  => group_2_3_nq_mem_63,
      i1  => group_2_3_nq_mem_62,
      i2  => group_2_3_nq_mem_64,
      q   => g_2_2_cmd_rig_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_3_q6_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_3_not_cmd(1),
      i1  => group_2_3_decoder_vertical_track_3_not_cmd(2),
      i2  => group_2_3_nq_mem_62,
      nq  => g_2_2_cmd_lef_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_3_q5_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_3_not_cmd(0),
      i1  => group_2_3_decoder_vertical_track_3_not_cmd(2),
      i2  => group_2_3_nq_mem_63,
      nq  => g_2_2_cmd_bot_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_62,
      i1  => group_2_3_decoder_vertical_track_3_not_cmd(2),
      i2  => group_2_3_nq_mem_63,
      nq  => group_2_3_cmd_rig_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_3_not_cmd(0),
      i1  => group_2_3_decoder_vertical_track_3_not_cmd(1),
      i2  => group_2_3_nq_mem_64,
      nq  => group_2_3_cmd_lef_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_3_not_cmd(1),
      i1  => group_2_3_nq_mem_64,
      i2  => group_2_3_nq_mem_62,
      nq  => group_2_3_cmd_top_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_3_not_cmd(0),
      i1  => group_2_3_nq_mem_63,
      i2  => group_2_3_nq_mem_64,
      nq  => group_2_3_cmd_pin5_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_3_q0_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_63,
      i1  => group_2_3_nq_mem_62,
      i2  => group_2_3_nq_mem_64,
      nq  => group_2_3_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_61,
      nq  => group_2_3_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_60,
      nq  => group_2_3_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_59,
      nq  => group_2_3_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_2_q7_ins : a3_x2
   port map (
      i0  => group_2_3_nq_mem_60,
      i1  => group_2_3_nq_mem_59,
      i2  => group_2_3_nq_mem_61,
      q   => g_2_2_cmd_rig_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_2_q6_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_2_not_cmd(1),
      i1  => group_2_3_decoder_vertical_track_2_not_cmd(2),
      i2  => group_2_3_nq_mem_59,
      nq  => g_2_2_cmd_lef_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_2_q5_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_2_not_cmd(0),
      i1  => group_2_3_decoder_vertical_track_2_not_cmd(2),
      i2  => group_2_3_nq_mem_60,
      nq  => g_2_2_cmd_bot_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_59,
      i1  => group_2_3_decoder_vertical_track_2_not_cmd(2),
      i2  => group_2_3_nq_mem_60,
      nq  => group_2_3_cmd_rig_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_2_not_cmd(0),
      i1  => group_2_3_decoder_vertical_track_2_not_cmd(1),
      i2  => group_2_3_nq_mem_61,
      nq  => group_2_3_cmd_lef_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_2_not_cmd(1),
      i1  => group_2_3_nq_mem_61,
      i2  => group_2_3_nq_mem_59,
      nq  => group_2_3_cmd_top_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_2_not_cmd(0),
      i1  => group_2_3_nq_mem_60,
      i2  => group_2_3_nq_mem_61,
      nq  => group_2_3_cmd_pin5_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_2_q0_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_60,
      i1  => group_2_3_nq_mem_59,
      i2  => group_2_3_nq_mem_61,
      nq  => group_2_3_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_58,
      nq  => group_2_3_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_57,
      nq  => group_2_3_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_56,
      nq  => group_2_3_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_1_q7_ins : a3_x2
   port map (
      i0  => group_2_3_nq_mem_57,
      i1  => group_2_3_nq_mem_56,
      i2  => group_2_3_nq_mem_58,
      q   => g_2_2_cmd_rig_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_1_q6_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_1_not_cmd(1),
      i1  => group_2_3_decoder_vertical_track_1_not_cmd(2),
      i2  => group_2_3_nq_mem_56,
      nq  => g_2_2_cmd_lef_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_1_q5_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_1_not_cmd(0),
      i1  => group_2_3_decoder_vertical_track_1_not_cmd(2),
      i2  => group_2_3_nq_mem_57,
      nq  => g_2_2_cmd_bot_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_56,
      i1  => group_2_3_decoder_vertical_track_1_not_cmd(2),
      i2  => group_2_3_nq_mem_57,
      nq  => group_2_3_cmd_rig_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_1_not_cmd(0),
      i1  => group_2_3_decoder_vertical_track_1_not_cmd(1),
      i2  => group_2_3_nq_mem_58,
      nq  => group_2_3_cmd_lef_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_1_not_cmd(1),
      i1  => group_2_3_nq_mem_58,
      i2  => group_2_3_nq_mem_56,
      nq  => group_2_3_cmd_top_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_1_not_cmd(0),
      i1  => group_2_3_nq_mem_57,
      i2  => group_2_3_nq_mem_58,
      nq  => group_2_3_cmd_pin5_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_1_q0_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_57,
      i1  => group_2_3_nq_mem_56,
      i2  => group_2_3_nq_mem_58,
      nq  => group_2_3_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_55,
      nq  => group_2_3_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_54,
      nq  => group_2_3_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_53,
      nq  => group_2_3_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_0_q7_ins : a3_x2
   port map (
      i0  => group_2_3_nq_mem_54,
      i1  => group_2_3_nq_mem_53,
      i2  => group_2_3_nq_mem_55,
      q   => g_2_2_cmd_rig_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_0_q6_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_0_not_cmd(1),
      i1  => group_2_3_decoder_vertical_track_0_not_cmd(2),
      i2  => group_2_3_nq_mem_53,
      nq  => g_2_2_cmd_lef_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_0_q5_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_0_not_cmd(0),
      i1  => group_2_3_decoder_vertical_track_0_not_cmd(2),
      i2  => group_2_3_nq_mem_54,
      nq  => g_2_2_cmd_bot_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_53,
      i1  => group_2_3_decoder_vertical_track_0_not_cmd(2),
      i2  => group_2_3_nq_mem_54,
      nq  => group_2_3_cmd_rig_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_0_not_cmd(0),
      i1  => group_2_3_decoder_vertical_track_0_not_cmd(1),
      i2  => group_2_3_nq_mem_55,
      nq  => group_2_3_cmd_lef_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_0_not_cmd(1),
      i1  => group_2_3_nq_mem_55,
      i2  => group_2_3_nq_mem_53,
      nq  => group_2_3_cmd_top_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_vertical_track_0_not_cmd(0),
      i1  => group_2_3_nq_mem_54,
      i2  => group_2_3_nq_mem_55,
      nq  => group_2_3_cmd_pin5_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_vertical_track_0_q0_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_54,
      i1  => group_2_3_nq_mem_53,
      i2  => group_2_3_nq_mem_55,
      nq  => group_2_3_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_rightside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_23,
      i0  => g_2_2_top_0,
      i1  => g_2_2_top_1,
      nq  => group_2_3_clb_rightside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_rightside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_23,
      i0  => g_2_2_top_2,
      i1  => g_2_2_top_3,
      nq  => group_2_3_clb_rightside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_rightside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_23,
      i0  => g_2_2_top_4,
      i1  => g_2_2_top_5,
      nq  => group_2_3_clb_rightside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_rightside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_23,
      i0  => g_2_2_top_6,
      i1  => g_2_2_top_7,
      nq  => group_2_3_clb_rightside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_rightside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_24,
      i0  => group_2_3_clb_rightside_in2_mux_q00,
      i1  => group_2_3_clb_rightside_in2_mux_q01,
      nq  => group_2_3_clb_rightside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_rightside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_24,
      i0  => group_2_3_clb_rightside_in2_mux_q02,
      i1  => group_2_3_clb_rightside_in2_mux_q03,
      nq  => group_2_3_clb_rightside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_rightside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_2_3_nq_mem_25,
      i0  => group_2_3_clb_rightside_in2_mux_q10,
      i1  => group_2_3_clb_rightside_in2_mux_q11,
      q   => g_2_3_out_rig,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_in3_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_26,
      i0  => g_2_2_top_0,
      i1  => g_2_2_top_1,
      nq  => group_2_3_clb_in3_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_in3_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_26,
      i0  => g_2_2_top_2,
      i1  => g_2_2_top_3,
      nq  => group_2_3_clb_in3_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_in3_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_26,
      i0  => g_2_2_top_4,
      i1  => g_2_2_top_5,
      nq  => group_2_3_clb_in3_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_in3_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_26,
      i0  => g_2_2_top_6,
      i1  => g_2_2_top_7,
      nq  => group_2_3_clb_in3_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_in3_mux_mx10 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_27,
      i0  => group_2_3_clb_in3_mux_q00,
      i1  => group_2_3_clb_in3_mux_q01,
      nq  => group_2_3_clb_in3_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_in3_mux_mx11 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_27,
      i0  => group_2_3_clb_in3_mux_q02,
      i1  => group_2_3_clb_in3_mux_q03,
      nq  => group_2_3_clb_in3_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_in3_mux_mx20 : mx2_x2
   port map (
      cmd => group_2_3_nq_mem_28,
      i0  => group_2_3_clb_in3_mux_q10,
      i1  => group_2_3_clb_in3_mux_q11,
      q   => group_2_3_in_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_52,
      nq  => group_2_3_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_51,
      nq  => group_2_3_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_50,
      nq  => group_2_3_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_7_q7_ins : a3_x2
   port map (
      i0  => group_2_3_nq_mem_51,
      i1  => group_2_3_nq_mem_50,
      i2  => group_2_3_nq_mem_52,
      q   => g_1_3_cmd_lef_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_7_q6_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_7_not_cmd(1),
      i1  => group_2_3_decoder_horizon_track_7_not_cmd(2),
      i2  => group_2_3_nq_mem_50,
      nq  => g_1_3_cmd_bot_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_7_q5_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_7_not_cmd(0),
      i1  => group_2_3_decoder_horizon_track_7_not_cmd(2),
      i2  => group_2_3_nq_mem_51,
      nq  => g_1_3_cmd_top_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_50,
      i1  => group_2_3_decoder_horizon_track_7_not_cmd(2),
      i2  => group_2_3_nq_mem_51,
      nq  => group_2_3_cmd_rig_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_7_not_cmd(0),
      i1  => group_2_3_decoder_horizon_track_7_not_cmd(1),
      i2  => group_2_3_nq_mem_52,
      nq  => group_2_3_cmd_bot_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_7_not_cmd(1),
      i1  => group_2_3_nq_mem_52,
      i2  => group_2_3_nq_mem_50,
      nq  => group_2_3_cmd_top_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_7_not_cmd(0),
      i1  => group_2_3_nq_mem_51,
      i2  => group_2_3_nq_mem_52,
      nq  => group_2_3_cmd_pin4_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_7_q0_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_51,
      i1  => group_2_3_nq_mem_50,
      i2  => group_2_3_nq_mem_52,
      nq  => group_2_3_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_49,
      nq  => group_2_3_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_48,
      nq  => group_2_3_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_47,
      nq  => group_2_3_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_6_q7_ins : a3_x2
   port map (
      i0  => group_2_3_nq_mem_48,
      i1  => group_2_3_nq_mem_47,
      i2  => group_2_3_nq_mem_49,
      q   => g_1_3_cmd_lef_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_6_q6_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_6_not_cmd(1),
      i1  => group_2_3_decoder_horizon_track_6_not_cmd(2),
      i2  => group_2_3_nq_mem_47,
      nq  => g_1_3_cmd_bot_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_6_q5_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_6_not_cmd(0),
      i1  => group_2_3_decoder_horizon_track_6_not_cmd(2),
      i2  => group_2_3_nq_mem_48,
      nq  => g_1_3_cmd_top_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_47,
      i1  => group_2_3_decoder_horizon_track_6_not_cmd(2),
      i2  => group_2_3_nq_mem_48,
      nq  => group_2_3_cmd_rig_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_6_not_cmd(0),
      i1  => group_2_3_decoder_horizon_track_6_not_cmd(1),
      i2  => group_2_3_nq_mem_49,
      nq  => group_2_3_cmd_bot_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_6_not_cmd(1),
      i1  => group_2_3_nq_mem_49,
      i2  => group_2_3_nq_mem_47,
      nq  => group_2_3_cmd_top_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_6_not_cmd(0),
      i1  => group_2_3_nq_mem_48,
      i2  => group_2_3_nq_mem_49,
      nq  => group_2_3_cmd_pin4_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_6_q0_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_48,
      i1  => group_2_3_nq_mem_47,
      i2  => group_2_3_nq_mem_49,
      nq  => group_2_3_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_46,
      nq  => group_2_3_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_45,
      nq  => group_2_3_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_44,
      nq  => group_2_3_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_5_q7_ins : a3_x2
   port map (
      i0  => group_2_3_nq_mem_45,
      i1  => group_2_3_nq_mem_44,
      i2  => group_2_3_nq_mem_46,
      q   => g_1_3_cmd_lef_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_5_q6_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_5_not_cmd(1),
      i1  => group_2_3_decoder_horizon_track_5_not_cmd(2),
      i2  => group_2_3_nq_mem_44,
      nq  => g_1_3_cmd_bot_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_5_q5_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_5_not_cmd(0),
      i1  => group_2_3_decoder_horizon_track_5_not_cmd(2),
      i2  => group_2_3_nq_mem_45,
      nq  => g_1_3_cmd_top_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_44,
      i1  => group_2_3_decoder_horizon_track_5_not_cmd(2),
      i2  => group_2_3_nq_mem_45,
      nq  => group_2_3_cmd_rig_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_5_not_cmd(0),
      i1  => group_2_3_decoder_horizon_track_5_not_cmd(1),
      i2  => group_2_3_nq_mem_46,
      nq  => group_2_3_cmd_bot_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_5_not_cmd(1),
      i1  => group_2_3_nq_mem_46,
      i2  => group_2_3_nq_mem_44,
      nq  => group_2_3_cmd_top_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_5_not_cmd(0),
      i1  => group_2_3_nq_mem_45,
      i2  => group_2_3_nq_mem_46,
      nq  => group_2_3_cmd_pin4_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_5_q0_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_45,
      i1  => group_2_3_nq_mem_44,
      i2  => group_2_3_nq_mem_46,
      nq  => group_2_3_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_43,
      nq  => group_2_3_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_42,
      nq  => group_2_3_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_41,
      nq  => group_2_3_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_4_q7_ins : a3_x2
   port map (
      i0  => group_2_3_nq_mem_42,
      i1  => group_2_3_nq_mem_41,
      i2  => group_2_3_nq_mem_43,
      q   => g_1_3_cmd_lef_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_4_q6_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_4_not_cmd(1),
      i1  => group_2_3_decoder_horizon_track_4_not_cmd(2),
      i2  => group_2_3_nq_mem_41,
      nq  => g_1_3_cmd_bot_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_4_q5_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_4_not_cmd(0),
      i1  => group_2_3_decoder_horizon_track_4_not_cmd(2),
      i2  => group_2_3_nq_mem_42,
      nq  => g_1_3_cmd_top_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_41,
      i1  => group_2_3_decoder_horizon_track_4_not_cmd(2),
      i2  => group_2_3_nq_mem_42,
      nq  => group_2_3_cmd_rig_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_4_not_cmd(0),
      i1  => group_2_3_decoder_horizon_track_4_not_cmd(1),
      i2  => group_2_3_nq_mem_43,
      nq  => group_2_3_cmd_bot_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_4_not_cmd(1),
      i1  => group_2_3_nq_mem_43,
      i2  => group_2_3_nq_mem_41,
      nq  => group_2_3_cmd_top_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_4_not_cmd(0),
      i1  => group_2_3_nq_mem_42,
      i2  => group_2_3_nq_mem_43,
      nq  => group_2_3_cmd_pin4_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_4_q0_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_42,
      i1  => group_2_3_nq_mem_41,
      i2  => group_2_3_nq_mem_43,
      nq  => group_2_3_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_40,
      nq  => group_2_3_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_39,
      nq  => group_2_3_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_38,
      nq  => group_2_3_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_3_q7_ins : a3_x2
   port map (
      i0  => group_2_3_nq_mem_39,
      i1  => group_2_3_nq_mem_38,
      i2  => group_2_3_nq_mem_40,
      q   => g_1_3_cmd_lef_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_3_q6_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_3_not_cmd(1),
      i1  => group_2_3_decoder_horizon_track_3_not_cmd(2),
      i2  => group_2_3_nq_mem_38,
      nq  => g_1_3_cmd_bot_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_3_q5_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_3_not_cmd(0),
      i1  => group_2_3_decoder_horizon_track_3_not_cmd(2),
      i2  => group_2_3_nq_mem_39,
      nq  => g_1_3_cmd_top_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_38,
      i1  => group_2_3_decoder_horizon_track_3_not_cmd(2),
      i2  => group_2_3_nq_mem_39,
      nq  => group_2_3_cmd_rig_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_3_not_cmd(0),
      i1  => group_2_3_decoder_horizon_track_3_not_cmd(1),
      i2  => group_2_3_nq_mem_40,
      nq  => group_2_3_cmd_bot_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_3_not_cmd(1),
      i1  => group_2_3_nq_mem_40,
      i2  => group_2_3_nq_mem_38,
      nq  => group_2_3_cmd_top_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_3_not_cmd(0),
      i1  => group_2_3_nq_mem_39,
      i2  => group_2_3_nq_mem_40,
      nq  => group_2_3_cmd_pin4_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_3_q0_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_39,
      i1  => group_2_3_nq_mem_38,
      i2  => group_2_3_nq_mem_40,
      nq  => group_2_3_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_37,
      nq  => group_2_3_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_36,
      nq  => group_2_3_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_35,
      nq  => group_2_3_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_2_q7_ins : a3_x2
   port map (
      i0  => group_2_3_nq_mem_36,
      i1  => group_2_3_nq_mem_35,
      i2  => group_2_3_nq_mem_37,
      q   => g_1_3_cmd_lef_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_2_q6_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_2_not_cmd(1),
      i1  => group_2_3_decoder_horizon_track_2_not_cmd(2),
      i2  => group_2_3_nq_mem_35,
      nq  => g_1_3_cmd_bot_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_2_q5_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_2_not_cmd(0),
      i1  => group_2_3_decoder_horizon_track_2_not_cmd(2),
      i2  => group_2_3_nq_mem_36,
      nq  => g_1_3_cmd_top_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_35,
      i1  => group_2_3_decoder_horizon_track_2_not_cmd(2),
      i2  => group_2_3_nq_mem_36,
      nq  => group_2_3_cmd_rig_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_2_not_cmd(0),
      i1  => group_2_3_decoder_horizon_track_2_not_cmd(1),
      i2  => group_2_3_nq_mem_37,
      nq  => group_2_3_cmd_bot_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_2_not_cmd(1),
      i1  => group_2_3_nq_mem_37,
      i2  => group_2_3_nq_mem_35,
      nq  => group_2_3_cmd_top_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_2_not_cmd(0),
      i1  => group_2_3_nq_mem_36,
      i2  => group_2_3_nq_mem_37,
      nq  => group_2_3_cmd_pin4_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_2_q0_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_36,
      i1  => group_2_3_nq_mem_35,
      i2  => group_2_3_nq_mem_37,
      nq  => group_2_3_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_34,
      nq  => group_2_3_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_33,
      nq  => group_2_3_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_32,
      nq  => group_2_3_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_1_q7_ins : a3_x2
   port map (
      i0  => group_2_3_nq_mem_33,
      i1  => group_2_3_nq_mem_32,
      i2  => group_2_3_nq_mem_34,
      q   => g_1_3_cmd_lef_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_1_q6_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_1_not_cmd(1),
      i1  => group_2_3_decoder_horizon_track_1_not_cmd(2),
      i2  => group_2_3_nq_mem_32,
      nq  => g_1_3_cmd_bot_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_1_q5_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_1_not_cmd(0),
      i1  => group_2_3_decoder_horizon_track_1_not_cmd(2),
      i2  => group_2_3_nq_mem_33,
      nq  => g_1_3_cmd_top_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_32,
      i1  => group_2_3_decoder_horizon_track_1_not_cmd(2),
      i2  => group_2_3_nq_mem_33,
      nq  => group_2_3_cmd_rig_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_1_not_cmd(0),
      i1  => group_2_3_decoder_horizon_track_1_not_cmd(1),
      i2  => group_2_3_nq_mem_34,
      nq  => group_2_3_cmd_bot_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_1_not_cmd(1),
      i1  => group_2_3_nq_mem_34,
      i2  => group_2_3_nq_mem_32,
      nq  => group_2_3_cmd_top_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_1_not_cmd(0),
      i1  => group_2_3_nq_mem_33,
      i2  => group_2_3_nq_mem_34,
      nq  => group_2_3_cmd_pin4_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_1_q0_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_33,
      i1  => group_2_3_nq_mem_32,
      i2  => group_2_3_nq_mem_34,
      nq  => group_2_3_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_31,
      nq  => group_2_3_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_30,
      nq  => group_2_3_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_3_nq_mem_29,
      nq  => group_2_3_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_0_q7_ins : a3_x2
   port map (
      i0  => group_2_3_nq_mem_30,
      i1  => group_2_3_nq_mem_29,
      i2  => group_2_3_nq_mem_31,
      q   => g_1_3_cmd_lef_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_0_q6_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_0_not_cmd(1),
      i1  => group_2_3_decoder_horizon_track_0_not_cmd(2),
      i2  => group_2_3_nq_mem_29,
      nq  => g_1_3_cmd_bot_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_0_q5_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_0_not_cmd(0),
      i1  => group_2_3_decoder_horizon_track_0_not_cmd(2),
      i2  => group_2_3_nq_mem_30,
      nq  => g_1_3_cmd_top_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_29,
      i1  => group_2_3_decoder_horizon_track_0_not_cmd(2),
      i2  => group_2_3_nq_mem_30,
      nq  => group_2_3_cmd_rig_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_0_not_cmd(0),
      i1  => group_2_3_decoder_horizon_track_0_not_cmd(1),
      i2  => group_2_3_nq_mem_31,
      nq  => group_2_3_cmd_bot_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_0_not_cmd(1),
      i1  => group_2_3_nq_mem_31,
      i2  => group_2_3_nq_mem_29,
      nq  => group_2_3_cmd_top_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_2_3_decoder_horizon_track_0_not_cmd(0),
      i1  => group_2_3_nq_mem_30,
      i2  => group_2_3_nq_mem_31,
      nq  => group_2_3_cmd_pin4_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_decoder_horizon_track_0_q0_ins : no3_x1
   port map (
      i0  => group_2_3_nq_mem_30,
      i1  => group_2_3_nq_mem_29,
      i2  => group_2_3_nq_mem_31,
      nq  => group_2_3_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_topside_in1_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_20,
      i0  => g_1_3_rig_0,
      i1  => g_1_3_rig_1,
      nq  => group_2_3_clb_topside_in1_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_topside_in1_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_20,
      i0  => g_1_3_rig_2,
      i1  => g_1_3_rig_3,
      nq  => group_2_3_clb_topside_in1_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_topside_in1_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_20,
      i0  => g_1_3_rig_4,
      i1  => g_1_3_rig_5,
      nq  => group_2_3_clb_topside_in1_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_topside_in1_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_20,
      i0  => g_1_3_rig_6,
      i1  => g_1_3_rig_7,
      nq  => group_2_3_clb_topside_in1_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_topside_in1_mux_mx10 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_21,
      i0  => group_2_3_clb_topside_in1_mux_q00,
      i1  => group_2_3_clb_topside_in1_mux_q01,
      nq  => group_2_3_clb_topside_in1_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_topside_in1_mux_mx11 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_21,
      i0  => group_2_3_clb_topside_in1_mux_q02,
      i1  => group_2_3_clb_topside_in1_mux_q03,
      nq  => group_2_3_clb_topside_in1_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_topside_in1_mux_mx20 : mx2_x2
   port map (
      cmd => group_2_3_nq_mem_22,
      i0  => group_2_3_clb_topside_in1_mux_q10,
      i1  => group_2_3_clb_topside_in1_mux_q11,
      q   => g_2_3_out_top,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_in0_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_17,
      i0  => g_1_3_rig_0,
      i1  => g_1_3_rig_1,
      nq  => group_2_3_clb_in0_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_in0_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_17,
      i0  => g_1_3_rig_2,
      i1  => g_1_3_rig_3,
      nq  => group_2_3_clb_in0_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_in0_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_17,
      i0  => g_1_3_rig_4,
      i1  => g_1_3_rig_5,
      nq  => group_2_3_clb_in0_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_in0_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_17,
      i0  => g_1_3_rig_6,
      i1  => g_1_3_rig_7,
      nq  => group_2_3_clb_in0_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_in0_mux_mx10 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_18,
      i0  => group_2_3_clb_in0_mux_q00,
      i1  => group_2_3_clb_in0_mux_q01,
      nq  => group_2_3_clb_in0_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_in0_mux_mx11 : nmx2_x1
   port map (
      cmd => group_2_3_nq_mem_18,
      i0  => group_2_3_clb_in0_mux_q02,
      i1  => group_2_3_clb_in0_mux_q03,
      nq  => group_2_3_clb_in0_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_3_clb_in0_mux_mx20 : mx2_x2
   port map (
      cmd => group_2_3_nq_mem_19,
      i0  => group_2_3_clb_in0_mux_q10,
      i1  => group_2_3_clb_in0_mux_q11,
      q   => group_2_3_in_0,
      vdd => vdd,
      vss => vss
   );

group_2_3_lut_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_3_in_3,
      i0  => group_2_3_nq_mem_0,
      i1  => group_2_3_nq_mem_1,
      nq  => group_2_3_lut_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_3_lut_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_3_in_3,
      i0  => group_2_3_nq_mem_2,
      i1  => group_2_3_nq_mem_3,
      nq  => group_2_3_lut_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_3_lut_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_3_in_3,
      i0  => group_2_3_nq_mem_4,
      i1  => group_2_3_nq_mem_5,
      nq  => group_2_3_lut_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_3_lut_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_3_in_3,
      i0  => group_2_3_nq_mem_6,
      i1  => group_2_3_nq_mem_7,
      nq  => group_2_3_lut_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_3_lut_mux_mx04 : nmx2_x1
   port map (
      cmd => group_2_3_in_3,
      i0  => group_2_3_nq_mem_8,
      i1  => group_2_3_nq_mem_9,
      nq  => group_2_3_lut_mux_q04,
      vdd => vdd,
      vss => vss
   );

group_2_3_lut_mux_mx05 : nmx2_x1
   port map (
      cmd => group_2_3_in_3,
      i0  => group_2_3_nq_mem_10,
      i1  => group_2_3_nq_mem_11,
      nq  => group_2_3_lut_mux_q05,
      vdd => vdd,
      vss => vss
   );

group_2_3_lut_mux_mx06 : nmx2_x1
   port map (
      cmd => group_2_3_in_3,
      i0  => group_2_3_nq_mem_12,
      i1  => group_2_3_nq_mem_13,
      nq  => group_2_3_lut_mux_q06,
      vdd => vdd,
      vss => vss
   );

group_2_3_lut_mux_mx07 : nmx2_x1
   port map (
      cmd => group_2_3_in_3,
      i0  => group_2_3_nq_mem_14,
      i1  => group_2_3_nq_mem_15,
      nq  => group_2_3_lut_mux_q07,
      vdd => vdd,
      vss => vss
   );

group_2_3_lut_mux_mx10 : nmx2_x1
   port map (
      cmd => g_1_3_out_rig,
      i0  => group_2_3_lut_mux_q00,
      i1  => group_2_3_lut_mux_q01,
      nq  => group_2_3_lut_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_3_lut_mux_mx11 : nmx2_x1
   port map (
      cmd => g_1_3_out_rig,
      i0  => group_2_3_lut_mux_q02,
      i1  => group_2_3_lut_mux_q03,
      nq  => group_2_3_lut_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_3_lut_mux_mx12 : nmx2_x1
   port map (
      cmd => g_1_3_out_rig,
      i0  => group_2_3_lut_mux_q04,
      i1  => group_2_3_lut_mux_q05,
      nq  => group_2_3_lut_mux_q12,
      vdd => vdd,
      vss => vss
   );

group_2_3_lut_mux_mx13 : nmx2_x1
   port map (
      cmd => g_1_3_out_rig,
      i0  => group_2_3_lut_mux_q06,
      i1  => group_2_3_lut_mux_q07,
      nq  => group_2_3_lut_mux_q13,
      vdd => vdd,
      vss => vss
   );

group_2_3_lut_mux_mx20 : nmx2_x1
   port map (
      cmd => g_2_2_out_top,
      i0  => group_2_3_lut_mux_q10,
      i1  => group_2_3_lut_mux_q11,
      nq  => group_2_3_lut_mux_q20,
      vdd => vdd,
      vss => vss
   );

group_2_3_lut_mux_mx21 : nmx2_x1
   port map (
      cmd => g_2_2_out_top,
      i0  => group_2_3_lut_mux_q12,
      i1  => group_2_3_lut_mux_q13,
      nq  => group_2_3_lut_mux_q21,
      vdd => vdd,
      vss => vss
   );

group_2_3_lut_mux_mx30 : nmx2_x1
   port map (
      cmd => group_2_3_in_0,
      i0  => group_2_3_lut_mux_q20,
      i1  => group_2_3_lut_mux_q21,
      nq  => group_2_3_out_lut,
      vdd => vdd,
      vss => vss
   );

group_2_2_mux_scan : mx2_x2
   port map (
      cmd => g_2_2_test_in,
      i0  => group_2_2_out_lut,
      i1  => g_1_2_scout,
      q   => group_2_2_out_lut_scan,
      vdd => vdd,
      vss => vss
   );

group_2_2_buf_test : buf_x2
   port map (
      i   => g_2_2_test_in,
      q   => g_1_2_test_in,
      vdd => vdd,
      vss => vss
   );

group_2_2_flip_flop_clb : sff1_x4
   port map (
      ck  => clk_bot_x2,
      i   => group_2_2_out_lut_scan,
      q   => g_2_2_scout,
      vdd => vdd,
      vss => vss
   );

group_2_2_mux_out : mx2_x2
   port map (
      cmd => group_2_2_nq_mem_16,
      i0  => group_2_2_out_lut,
      i1  => g_2_2_scout,
      q   => group_2_2_out_clb,
      vdd => vdd,
      vss => vss
   );

group_2_2_zero_horiz_0 : zero_x0
   port map (
      nq  => group_2_2_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_2_2_cmd_zero_lef_0,
      i   => group_2_2_sig_zero_horiz_0,
      q   => g_1_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_pin4_lef_0 : ts_x4
   port map (
      cmd => group_2_2_cmd_pin4_lef_0,
      i   => group_2_2_out_clb,
      q   => g_1_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_lef_0 : ts_x4
   port map (
      cmd => group_2_2_cmd_top_lef_0,
      i   => g_2_2_top_0,
      q   => g_1_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_lef_0 : ts_x4
   port map (
      cmd => group_2_2_cmd_bot_lef_0,
      i   => g_2_1_top_0,
      q   => g_1_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_lef_0 : ts_x4
   port map (
      cmd => group_2_2_cmd_rig_lef_0,
      i   => g_2_2_rig_0,
      q   => g_1_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_rig_0 : ts_x4
   port map (
      cmd => g_2_2_cmd_top_rig_0,
      i   => g_2_2_top_0,
      q   => g_2_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_rig_0 : ts_x4
   port map (
      cmd => g_2_2_cmd_bot_rig_0,
      i   => g_2_1_top_0,
      q   => g_2_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_rig_0 : ts_x4
   port map (
      cmd => g_2_2_cmd_lef_rig_0,
      i   => g_1_2_rig_0,
      q   => g_2_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_zero_horiz_1 : zero_x0
   port map (
      nq  => group_2_2_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_2_2_cmd_zero_lef_1,
      i   => group_2_2_sig_zero_horiz_1,
      q   => g_1_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_pin4_lef_1 : ts_x4
   port map (
      cmd => group_2_2_cmd_pin4_lef_1,
      i   => group_2_2_out_clb,
      q   => g_1_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_lef_1 : ts_x4
   port map (
      cmd => group_2_2_cmd_top_lef_1,
      i   => g_2_2_top_1,
      q   => g_1_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_lef_1 : ts_x4
   port map (
      cmd => group_2_2_cmd_bot_lef_1,
      i   => g_2_1_top_1,
      q   => g_1_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_lef_1 : ts_x4
   port map (
      cmd => group_2_2_cmd_rig_lef_1,
      i   => g_2_2_rig_1,
      q   => g_1_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_rig_1 : ts_x4
   port map (
      cmd => g_2_2_cmd_top_rig_1,
      i   => g_2_2_top_1,
      q   => g_2_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_rig_1 : ts_x4
   port map (
      cmd => g_2_2_cmd_bot_rig_1,
      i   => g_2_1_top_1,
      q   => g_2_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_rig_1 : ts_x4
   port map (
      cmd => g_2_2_cmd_lef_rig_1,
      i   => g_1_2_rig_1,
      q   => g_2_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_zero_horiz_2 : zero_x0
   port map (
      nq  => group_2_2_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_2_2_cmd_zero_lef_2,
      i   => group_2_2_sig_zero_horiz_2,
      q   => g_1_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_pin4_lef_2 : ts_x4
   port map (
      cmd => group_2_2_cmd_pin4_lef_2,
      i   => group_2_2_out_clb,
      q   => g_1_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_lef_2 : ts_x4
   port map (
      cmd => group_2_2_cmd_top_lef_2,
      i   => g_2_2_top_2,
      q   => g_1_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_lef_2 : ts_x4
   port map (
      cmd => group_2_2_cmd_bot_lef_2,
      i   => g_2_1_top_2,
      q   => g_1_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_lef_2 : ts_x4
   port map (
      cmd => group_2_2_cmd_rig_lef_2,
      i   => g_2_2_rig_2,
      q   => g_1_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_rig_2 : ts_x4
   port map (
      cmd => g_2_2_cmd_top_rig_2,
      i   => g_2_2_top_2,
      q   => g_2_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_rig_2 : ts_x4
   port map (
      cmd => g_2_2_cmd_bot_rig_2,
      i   => g_2_1_top_2,
      q   => g_2_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_rig_2 : ts_x4
   port map (
      cmd => g_2_2_cmd_lef_rig_2,
      i   => g_1_2_rig_2,
      q   => g_2_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_zero_horiz_3 : zero_x0
   port map (
      nq  => group_2_2_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_2_2_cmd_zero_lef_3,
      i   => group_2_2_sig_zero_horiz_3,
      q   => g_1_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_pin4_lef_3 : ts_x4
   port map (
      cmd => group_2_2_cmd_pin4_lef_3,
      i   => group_2_2_out_clb,
      q   => g_1_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_lef_3 : ts_x4
   port map (
      cmd => group_2_2_cmd_top_lef_3,
      i   => g_2_2_top_3,
      q   => g_1_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_lef_3 : ts_x4
   port map (
      cmd => group_2_2_cmd_bot_lef_3,
      i   => g_2_1_top_3,
      q   => g_1_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_lef_3 : ts_x4
   port map (
      cmd => group_2_2_cmd_rig_lef_3,
      i   => g_2_2_rig_3,
      q   => g_1_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_rig_3 : ts_x4
   port map (
      cmd => g_2_2_cmd_top_rig_3,
      i   => g_2_2_top_3,
      q   => g_2_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_rig_3 : ts_x4
   port map (
      cmd => g_2_2_cmd_bot_rig_3,
      i   => g_2_1_top_3,
      q   => g_2_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_rig_3 : ts_x4
   port map (
      cmd => g_2_2_cmd_lef_rig_3,
      i   => g_1_2_rig_3,
      q   => g_2_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_zero_horiz_4 : zero_x0
   port map (
      nq  => group_2_2_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_2_2_cmd_zero_lef_4,
      i   => group_2_2_sig_zero_horiz_4,
      q   => g_1_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_pin4_lef_4 : ts_x4
   port map (
      cmd => group_2_2_cmd_pin4_lef_4,
      i   => group_2_2_out_clb,
      q   => g_1_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_lef_4 : ts_x4
   port map (
      cmd => group_2_2_cmd_top_lef_4,
      i   => g_2_2_top_4,
      q   => g_1_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_lef_4 : ts_x4
   port map (
      cmd => group_2_2_cmd_bot_lef_4,
      i   => g_2_1_top_4,
      q   => g_1_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_lef_4 : ts_x4
   port map (
      cmd => group_2_2_cmd_rig_lef_4,
      i   => g_2_2_rig_4,
      q   => g_1_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_rig_4 : ts_x4
   port map (
      cmd => g_2_2_cmd_top_rig_4,
      i   => g_2_2_top_4,
      q   => g_2_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_rig_4 : ts_x4
   port map (
      cmd => g_2_2_cmd_bot_rig_4,
      i   => g_2_1_top_4,
      q   => g_2_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_rig_4 : ts_x4
   port map (
      cmd => g_2_2_cmd_lef_rig_4,
      i   => g_1_2_rig_4,
      q   => g_2_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_zero_horiz_5 : zero_x0
   port map (
      nq  => group_2_2_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_2_2_cmd_zero_lef_5,
      i   => group_2_2_sig_zero_horiz_5,
      q   => g_1_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_pin4_lef_5 : ts_x4
   port map (
      cmd => group_2_2_cmd_pin4_lef_5,
      i   => group_2_2_out_clb,
      q   => g_1_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_lef_5 : ts_x4
   port map (
      cmd => group_2_2_cmd_top_lef_5,
      i   => g_2_2_top_5,
      q   => g_1_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_lef_5 : ts_x4
   port map (
      cmd => group_2_2_cmd_bot_lef_5,
      i   => g_2_1_top_5,
      q   => g_1_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_lef_5 : ts_x4
   port map (
      cmd => group_2_2_cmd_rig_lef_5,
      i   => g_2_2_rig_5,
      q   => g_1_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_rig_5 : ts_x4
   port map (
      cmd => g_2_2_cmd_top_rig_5,
      i   => g_2_2_top_5,
      q   => g_2_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_rig_5 : ts_x4
   port map (
      cmd => g_2_2_cmd_bot_rig_5,
      i   => g_2_1_top_5,
      q   => g_2_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_rig_5 : ts_x4
   port map (
      cmd => g_2_2_cmd_lef_rig_5,
      i   => g_1_2_rig_5,
      q   => g_2_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_zero_horiz_6 : zero_x0
   port map (
      nq  => group_2_2_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_2_2_cmd_zero_lef_6,
      i   => group_2_2_sig_zero_horiz_6,
      q   => g_1_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_pin4_lef_6 : ts_x4
   port map (
      cmd => group_2_2_cmd_pin4_lef_6,
      i   => group_2_2_out_clb,
      q   => g_1_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_lef_6 : ts_x4
   port map (
      cmd => group_2_2_cmd_top_lef_6,
      i   => g_2_2_top_6,
      q   => g_1_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_lef_6 : ts_x4
   port map (
      cmd => group_2_2_cmd_bot_lef_6,
      i   => g_2_1_top_6,
      q   => g_1_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_lef_6 : ts_x4
   port map (
      cmd => group_2_2_cmd_rig_lef_6,
      i   => g_2_2_rig_6,
      q   => g_1_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_rig_6 : ts_x4
   port map (
      cmd => g_2_2_cmd_top_rig_6,
      i   => g_2_2_top_6,
      q   => g_2_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_rig_6 : ts_x4
   port map (
      cmd => g_2_2_cmd_bot_rig_6,
      i   => g_2_1_top_6,
      q   => g_2_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_rig_6 : ts_x4
   port map (
      cmd => g_2_2_cmd_lef_rig_6,
      i   => g_1_2_rig_6,
      q   => g_2_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_zero_horiz_7 : zero_x0
   port map (
      nq  => group_2_2_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_2_2_cmd_zero_lef_7,
      i   => group_2_2_sig_zero_horiz_7,
      q   => g_1_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_pin4_lef_7 : ts_x4
   port map (
      cmd => group_2_2_cmd_pin4_lef_7,
      i   => group_2_2_out_clb,
      q   => g_1_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_lef_7 : ts_x4
   port map (
      cmd => group_2_2_cmd_top_lef_7,
      i   => g_2_2_top_7,
      q   => g_1_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_lef_7 : ts_x4
   port map (
      cmd => group_2_2_cmd_bot_lef_7,
      i   => g_2_1_top_7,
      q   => g_1_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_lef_7 : ts_x4
   port map (
      cmd => group_2_2_cmd_rig_lef_7,
      i   => g_2_2_rig_7,
      q   => g_1_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_rig_7 : ts_x4
   port map (
      cmd => g_2_2_cmd_top_rig_7,
      i   => g_2_2_top_7,
      q   => g_2_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_rig_7 : ts_x4
   port map (
      cmd => g_2_2_cmd_bot_rig_7,
      i   => g_2_1_top_7,
      q   => g_2_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_rig_7 : ts_x4
   port map (
      cmd => g_2_2_cmd_lef_rig_7,
      i   => g_1_2_rig_7,
      q   => g_2_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_zero_vert_0 : zero_x0
   port map (
      nq  => group_2_2_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_2_2_cmd_zero_bot_0,
      i   => group_2_2_sig_zero_vert_0,
      q   => g_2_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_pin5_bot_0 : ts_x4
   port map (
      cmd => group_2_2_cmd_pin5_bot_0,
      i   => group_2_2_out_clb,
      q   => g_2_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_bot_0 : ts_x4
   port map (
      cmd => group_2_2_cmd_top_bot_0,
      i   => g_2_2_top_0,
      q   => g_2_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_bot_0 : ts_x4
   port map (
      cmd => group_2_2_cmd_lef_bot_0,
      i   => g_1_2_rig_0,
      q   => g_2_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_bot_0 : ts_x4
   port map (
      cmd => group_2_2_cmd_rig_bot_0,
      i   => g_2_2_rig_0,
      q   => g_2_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_top_0 : ts_x4
   port map (
      cmd => g_2_2_cmd_bot_top_0,
      i   => g_2_1_top_0,
      q   => g_2_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_top_0 : ts_x4
   port map (
      cmd => g_2_2_cmd_lef_top_0,
      i   => g_1_2_rig_0,
      q   => g_2_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_top_0 : ts_x4
   port map (
      cmd => g_2_2_cmd_rig_top_0,
      i   => g_2_2_rig_0,
      q   => g_2_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_zero_vert_1 : zero_x0
   port map (
      nq  => group_2_2_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_2_2_cmd_zero_bot_1,
      i   => group_2_2_sig_zero_vert_1,
      q   => g_2_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_pin5_bot_1 : ts_x4
   port map (
      cmd => group_2_2_cmd_pin5_bot_1,
      i   => group_2_2_out_clb,
      q   => g_2_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_bot_1 : ts_x4
   port map (
      cmd => group_2_2_cmd_top_bot_1,
      i   => g_2_2_top_1,
      q   => g_2_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_bot_1 : ts_x4
   port map (
      cmd => group_2_2_cmd_lef_bot_1,
      i   => g_1_2_rig_1,
      q   => g_2_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_bot_1 : ts_x4
   port map (
      cmd => group_2_2_cmd_rig_bot_1,
      i   => g_2_2_rig_1,
      q   => g_2_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_top_1 : ts_x4
   port map (
      cmd => g_2_2_cmd_bot_top_1,
      i   => g_2_1_top_1,
      q   => g_2_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_top_1 : ts_x4
   port map (
      cmd => g_2_2_cmd_lef_top_1,
      i   => g_1_2_rig_1,
      q   => g_2_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_top_1 : ts_x4
   port map (
      cmd => g_2_2_cmd_rig_top_1,
      i   => g_2_2_rig_1,
      q   => g_2_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_zero_vert_2 : zero_x0
   port map (
      nq  => group_2_2_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_2_2_cmd_zero_bot_2,
      i   => group_2_2_sig_zero_vert_2,
      q   => g_2_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_pin5_bot_2 : ts_x4
   port map (
      cmd => group_2_2_cmd_pin5_bot_2,
      i   => group_2_2_out_clb,
      q   => g_2_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_bot_2 : ts_x4
   port map (
      cmd => group_2_2_cmd_top_bot_2,
      i   => g_2_2_top_2,
      q   => g_2_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_bot_2 : ts_x4
   port map (
      cmd => group_2_2_cmd_lef_bot_2,
      i   => g_1_2_rig_2,
      q   => g_2_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_bot_2 : ts_x4
   port map (
      cmd => group_2_2_cmd_rig_bot_2,
      i   => g_2_2_rig_2,
      q   => g_2_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_top_2 : ts_x4
   port map (
      cmd => g_2_2_cmd_bot_top_2,
      i   => g_2_1_top_2,
      q   => g_2_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_top_2 : ts_x4
   port map (
      cmd => g_2_2_cmd_lef_top_2,
      i   => g_1_2_rig_2,
      q   => g_2_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_top_2 : ts_x4
   port map (
      cmd => g_2_2_cmd_rig_top_2,
      i   => g_2_2_rig_2,
      q   => g_2_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_zero_vert_3 : zero_x0
   port map (
      nq  => group_2_2_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_2_2_cmd_zero_bot_3,
      i   => group_2_2_sig_zero_vert_3,
      q   => g_2_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_pin5_bot_3 : ts_x4
   port map (
      cmd => group_2_2_cmd_pin5_bot_3,
      i   => group_2_2_out_clb,
      q   => g_2_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_bot_3 : ts_x4
   port map (
      cmd => group_2_2_cmd_top_bot_3,
      i   => g_2_2_top_3,
      q   => g_2_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_bot_3 : ts_x4
   port map (
      cmd => group_2_2_cmd_lef_bot_3,
      i   => g_1_2_rig_3,
      q   => g_2_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_bot_3 : ts_x4
   port map (
      cmd => group_2_2_cmd_rig_bot_3,
      i   => g_2_2_rig_3,
      q   => g_2_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_top_3 : ts_x4
   port map (
      cmd => g_2_2_cmd_bot_top_3,
      i   => g_2_1_top_3,
      q   => g_2_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_top_3 : ts_x4
   port map (
      cmd => g_2_2_cmd_lef_top_3,
      i   => g_1_2_rig_3,
      q   => g_2_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_top_3 : ts_x4
   port map (
      cmd => g_2_2_cmd_rig_top_3,
      i   => g_2_2_rig_3,
      q   => g_2_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_zero_vert_4 : zero_x0
   port map (
      nq  => group_2_2_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_2_2_cmd_zero_bot_4,
      i   => group_2_2_sig_zero_vert_4,
      q   => g_2_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_pin5_bot_4 : ts_x4
   port map (
      cmd => group_2_2_cmd_pin5_bot_4,
      i   => group_2_2_out_clb,
      q   => g_2_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_bot_4 : ts_x4
   port map (
      cmd => group_2_2_cmd_top_bot_4,
      i   => g_2_2_top_4,
      q   => g_2_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_bot_4 : ts_x4
   port map (
      cmd => group_2_2_cmd_lef_bot_4,
      i   => g_1_2_rig_4,
      q   => g_2_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_bot_4 : ts_x4
   port map (
      cmd => group_2_2_cmd_rig_bot_4,
      i   => g_2_2_rig_4,
      q   => g_2_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_top_4 : ts_x4
   port map (
      cmd => g_2_2_cmd_bot_top_4,
      i   => g_2_1_top_4,
      q   => g_2_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_top_4 : ts_x4
   port map (
      cmd => g_2_2_cmd_lef_top_4,
      i   => g_1_2_rig_4,
      q   => g_2_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_top_4 : ts_x4
   port map (
      cmd => g_2_2_cmd_rig_top_4,
      i   => g_2_2_rig_4,
      q   => g_2_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_zero_vert_5 : zero_x0
   port map (
      nq  => group_2_2_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_2_2_cmd_zero_bot_5,
      i   => group_2_2_sig_zero_vert_5,
      q   => g_2_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_pin5_bot_5 : ts_x4
   port map (
      cmd => group_2_2_cmd_pin5_bot_5,
      i   => group_2_2_out_clb,
      q   => g_2_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_bot_5 : ts_x4
   port map (
      cmd => group_2_2_cmd_top_bot_5,
      i   => g_2_2_top_5,
      q   => g_2_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_bot_5 : ts_x4
   port map (
      cmd => group_2_2_cmd_lef_bot_5,
      i   => g_1_2_rig_5,
      q   => g_2_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_bot_5 : ts_x4
   port map (
      cmd => group_2_2_cmd_rig_bot_5,
      i   => g_2_2_rig_5,
      q   => g_2_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_top_5 : ts_x4
   port map (
      cmd => g_2_2_cmd_bot_top_5,
      i   => g_2_1_top_5,
      q   => g_2_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_top_5 : ts_x4
   port map (
      cmd => g_2_2_cmd_lef_top_5,
      i   => g_1_2_rig_5,
      q   => g_2_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_top_5 : ts_x4
   port map (
      cmd => g_2_2_cmd_rig_top_5,
      i   => g_2_2_rig_5,
      q   => g_2_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_zero_vert_6 : zero_x0
   port map (
      nq  => group_2_2_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_2_2_cmd_zero_bot_6,
      i   => group_2_2_sig_zero_vert_6,
      q   => g_2_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_pin5_bot_6 : ts_x4
   port map (
      cmd => group_2_2_cmd_pin5_bot_6,
      i   => group_2_2_out_clb,
      q   => g_2_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_bot_6 : ts_x4
   port map (
      cmd => group_2_2_cmd_top_bot_6,
      i   => g_2_2_top_6,
      q   => g_2_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_bot_6 : ts_x4
   port map (
      cmd => group_2_2_cmd_lef_bot_6,
      i   => g_1_2_rig_6,
      q   => g_2_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_bot_6 : ts_x4
   port map (
      cmd => group_2_2_cmd_rig_bot_6,
      i   => g_2_2_rig_6,
      q   => g_2_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_top_6 : ts_x4
   port map (
      cmd => g_2_2_cmd_bot_top_6,
      i   => g_2_1_top_6,
      q   => g_2_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_top_6 : ts_x4
   port map (
      cmd => g_2_2_cmd_lef_top_6,
      i   => g_1_2_rig_6,
      q   => g_2_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_top_6 : ts_x4
   port map (
      cmd => g_2_2_cmd_rig_top_6,
      i   => g_2_2_rig_6,
      q   => g_2_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_zero_vert_7 : zero_x0
   port map (
      nq  => group_2_2_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_2_2_cmd_zero_bot_7,
      i   => group_2_2_sig_zero_vert_7,
      q   => g_2_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_pin5_bot_7 : ts_x4
   port map (
      cmd => group_2_2_cmd_pin5_bot_7,
      i   => group_2_2_out_clb,
      q   => g_2_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_top_bot_7 : ts_x4
   port map (
      cmd => group_2_2_cmd_top_bot_7,
      i   => g_2_2_top_7,
      q   => g_2_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_bot_7 : ts_x4
   port map (
      cmd => group_2_2_cmd_lef_bot_7,
      i   => g_1_2_rig_7,
      q   => g_2_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_bot_7 : ts_x4
   port map (
      cmd => group_2_2_cmd_rig_bot_7,
      i   => g_2_2_rig_7,
      q   => g_2_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_bot_top_7 : ts_x4
   port map (
      cmd => g_2_2_cmd_bot_top_7,
      i   => g_2_1_top_7,
      q   => g_2_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_lef_top_7 : ts_x4
   port map (
      cmd => g_2_2_cmd_lef_top_7,
      i   => g_1_2_rig_7,
      q   => g_2_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_ts_rig_top_7 : ts_x4
   port map (
      cmd => g_2_2_cmd_rig_top_7,
      i   => g_2_2_rig_7,
      q   => g_2_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_mem_0 : sram_x1
   port map (
      d      => g_2_2_data_top(0),
      nq     => group_2_2_nq_mem_0,
      strobe => group_2_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_1 : sram_x1
   port map (
      d      => g_2_2_data_top(1),
      nq     => group_2_2_nq_mem_1,
      strobe => group_2_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_2 : sram_x1
   port map (
      d      => g_2_2_data_top(2),
      nq     => group_2_2_nq_mem_2,
      strobe => group_2_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_3 : sram_x1
   port map (
      d      => g_2_2_data_top(3),
      nq     => group_2_2_nq_mem_3,
      strobe => group_2_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_4 : sram_x1
   port map (
      d      => g_2_2_data_top(4),
      nq     => group_2_2_nq_mem_4,
      strobe => group_2_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_5 : sram_x1
   port map (
      d      => g_2_2_data_top(5),
      nq     => group_2_2_nq_mem_5,
      strobe => group_2_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_6 : sram_x1
   port map (
      d      => g_2_2_data_top(6),
      nq     => group_2_2_nq_mem_6,
      strobe => group_2_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_7 : sram_x1
   port map (
      d      => g_2_2_data_top(7),
      nq     => group_2_2_nq_mem_7,
      strobe => group_2_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_8 : sram_x1
   port map (
      d      => g_2_2_data_top(0),
      nq     => group_2_2_nq_mem_8,
      strobe => group_2_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_9 : sram_x1
   port map (
      d      => g_2_2_data_top(1),
      nq     => group_2_2_nq_mem_9,
      strobe => group_2_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_10 : sram_x1
   port map (
      d      => g_2_2_data_top(2),
      nq     => group_2_2_nq_mem_10,
      strobe => group_2_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_11 : sram_x1
   port map (
      d      => g_2_2_data_top(3),
      nq     => group_2_2_nq_mem_11,
      strobe => group_2_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_12 : sram_x1
   port map (
      d      => g_2_2_data_top(4),
      nq     => group_2_2_nq_mem_12,
      strobe => group_2_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_13 : sram_x1
   port map (
      d      => g_2_2_data_top(5),
      nq     => group_2_2_nq_mem_13,
      strobe => group_2_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_14 : sram_x1
   port map (
      d      => g_2_2_data_top(6),
      nq     => group_2_2_nq_mem_14,
      strobe => group_2_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_15 : sram_x1
   port map (
      d      => g_2_2_data_top(7),
      nq     => group_2_2_nq_mem_15,
      strobe => group_2_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_16 : sram_x1
   port map (
      d      => g_2_2_data_top(0),
      nq     => group_2_2_nq_mem_16,
      strobe => group_2_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_17 : sram_x1
   port map (
      d      => g_2_2_data_top(1),
      nq     => group_2_2_nq_mem_17,
      strobe => group_2_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_18 : sram_x1
   port map (
      d      => g_2_2_data_top(2),
      nq     => group_2_2_nq_mem_18,
      strobe => group_2_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_19 : sram_x1
   port map (
      d      => g_2_2_data_top(3),
      nq     => group_2_2_nq_mem_19,
      strobe => group_2_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_20 : sram_x1
   port map (
      d      => g_2_2_data_top(4),
      nq     => group_2_2_nq_mem_20,
      strobe => group_2_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_21 : sram_x1
   port map (
      d      => g_2_2_data_top(5),
      nq     => group_2_2_nq_mem_21,
      strobe => group_2_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_22 : sram_x1
   port map (
      d      => g_2_2_data_top(6),
      nq     => group_2_2_nq_mem_22,
      strobe => group_2_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_23 : sram_x1
   port map (
      d      => g_2_2_data_top(7),
      nq     => group_2_2_nq_mem_23,
      strobe => group_2_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_24 : sram_x1
   port map (
      d      => g_2_2_data_top(0),
      nq     => group_2_2_nq_mem_24,
      strobe => group_2_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_25 : sram_x1
   port map (
      d      => g_2_2_data_top(1),
      nq     => group_2_2_nq_mem_25,
      strobe => group_2_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_26 : sram_x1
   port map (
      d      => g_2_2_data_top(2),
      nq     => group_2_2_nq_mem_26,
      strobe => group_2_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_27 : sram_x1
   port map (
      d      => g_2_2_data_top(3),
      nq     => group_2_2_nq_mem_27,
      strobe => group_2_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_28 : sram_x1
   port map (
      d      => g_2_2_data_top(4),
      nq     => group_2_2_nq_mem_28,
      strobe => group_2_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_29 : sram_x1
   port map (
      d      => g_2_2_data_top(5),
      nq     => group_2_2_nq_mem_29,
      strobe => group_2_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_30 : sram_x1
   port map (
      d      => g_2_2_data_top(6),
      nq     => group_2_2_nq_mem_30,
      strobe => group_2_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_31 : sram_x1
   port map (
      d      => g_2_2_data_top(7),
      nq     => group_2_2_nq_mem_31,
      strobe => group_2_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_32 : sram_x1
   port map (
      d      => g_2_2_data_top(0),
      nq     => group_2_2_nq_mem_32,
      strobe => group_2_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_33 : sram_x1
   port map (
      d      => g_2_2_data_top(1),
      nq     => group_2_2_nq_mem_33,
      strobe => group_2_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_34 : sram_x1
   port map (
      d      => g_2_2_data_top(2),
      nq     => group_2_2_nq_mem_34,
      strobe => group_2_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_35 : sram_x1
   port map (
      d      => g_2_2_data_top(3),
      nq     => group_2_2_nq_mem_35,
      strobe => group_2_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_36 : sram_x1
   port map (
      d      => g_2_2_data_top(4),
      nq     => group_2_2_nq_mem_36,
      strobe => group_2_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_37 : sram_x1
   port map (
      d      => g_2_2_data_top(5),
      nq     => group_2_2_nq_mem_37,
      strobe => group_2_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_38 : sram_x1
   port map (
      d      => g_2_2_data_top(6),
      nq     => group_2_2_nq_mem_38,
      strobe => group_2_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_39 : sram_x1
   port map (
      d      => g_2_2_data_top(7),
      nq     => group_2_2_nq_mem_39,
      strobe => group_2_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_40 : sram_x1
   port map (
      d      => g_2_2_data_top(0),
      nq     => group_2_2_nq_mem_40,
      strobe => group_2_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_41 : sram_x1
   port map (
      d      => g_2_2_data_top(1),
      nq     => group_2_2_nq_mem_41,
      strobe => group_2_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_42 : sram_x1
   port map (
      d      => g_2_2_data_top(2),
      nq     => group_2_2_nq_mem_42,
      strobe => group_2_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_43 : sram_x1
   port map (
      d      => g_2_2_data_top(3),
      nq     => group_2_2_nq_mem_43,
      strobe => group_2_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_44 : sram_x1
   port map (
      d      => g_2_2_data_top(4),
      nq     => group_2_2_nq_mem_44,
      strobe => group_2_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_45 : sram_x1
   port map (
      d      => g_2_2_data_top(5),
      nq     => group_2_2_nq_mem_45,
      strobe => group_2_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_46 : sram_x1
   port map (
      d      => g_2_2_data_top(6),
      nq     => group_2_2_nq_mem_46,
      strobe => group_2_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_47 : sram_x1
   port map (
      d      => g_2_2_data_top(7),
      nq     => group_2_2_nq_mem_47,
      strobe => group_2_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_48 : sram_x1
   port map (
      d      => g_2_2_data_top(0),
      nq     => group_2_2_nq_mem_48,
      strobe => group_2_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_49 : sram_x1
   port map (
      d      => g_2_2_data_top(1),
      nq     => group_2_2_nq_mem_49,
      strobe => group_2_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_50 : sram_x1
   port map (
      d      => g_2_2_data_top(2),
      nq     => group_2_2_nq_mem_50,
      strobe => group_2_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_51 : sram_x1
   port map (
      d      => g_2_2_data_top(3),
      nq     => group_2_2_nq_mem_51,
      strobe => group_2_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_52 : sram_x1
   port map (
      d      => g_2_2_data_top(4),
      nq     => group_2_2_nq_mem_52,
      strobe => group_2_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_53 : sram_x1
   port map (
      d      => g_2_2_data_top(5),
      nq     => group_2_2_nq_mem_53,
      strobe => group_2_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_54 : sram_x1
   port map (
      d      => g_2_2_data_top(6),
      nq     => group_2_2_nq_mem_54,
      strobe => group_2_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_55 : sram_x1
   port map (
      d      => g_2_2_data_top(7),
      nq     => group_2_2_nq_mem_55,
      strobe => group_2_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_56 : sram_x1
   port map (
      d      => g_2_2_data_top(0),
      nq     => group_2_2_nq_mem_56,
      strobe => group_2_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_57 : sram_x1
   port map (
      d      => g_2_2_data_top(1),
      nq     => group_2_2_nq_mem_57,
      strobe => group_2_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_58 : sram_x1
   port map (
      d      => g_2_2_data_top(2),
      nq     => group_2_2_nq_mem_58,
      strobe => group_2_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_59 : sram_x1
   port map (
      d      => g_2_2_data_top(3),
      nq     => group_2_2_nq_mem_59,
      strobe => group_2_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_60 : sram_x1
   port map (
      d      => g_2_2_data_top(4),
      nq     => group_2_2_nq_mem_60,
      strobe => group_2_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_61 : sram_x1
   port map (
      d      => g_2_2_data_top(5),
      nq     => group_2_2_nq_mem_61,
      strobe => group_2_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_62 : sram_x1
   port map (
      d      => g_2_2_data_top(6),
      nq     => group_2_2_nq_mem_62,
      strobe => group_2_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_63 : sram_x1
   port map (
      d      => g_2_2_data_top(7),
      nq     => group_2_2_nq_mem_63,
      strobe => group_2_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_64 : sram_x1
   port map (
      d      => g_2_2_data_top(0),
      nq     => group_2_2_nq_mem_64,
      strobe => group_2_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_65 : sram_x1
   port map (
      d      => g_2_2_data_top(1),
      nq     => group_2_2_nq_mem_65,
      strobe => group_2_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_66 : sram_x1
   port map (
      d      => g_2_2_data_top(2),
      nq     => group_2_2_nq_mem_66,
      strobe => group_2_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_67 : sram_x1
   port map (
      d      => g_2_2_data_top(3),
      nq     => group_2_2_nq_mem_67,
      strobe => group_2_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_68 : sram_x1
   port map (
      d      => g_2_2_data_top(4),
      nq     => group_2_2_nq_mem_68,
      strobe => group_2_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_69 : sram_x1
   port map (
      d      => g_2_2_data_top(5),
      nq     => group_2_2_nq_mem_69,
      strobe => group_2_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_70 : sram_x1
   port map (
      d      => g_2_2_data_top(6),
      nq     => group_2_2_nq_mem_70,
      strobe => group_2_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_71 : sram_x1
   port map (
      d      => g_2_2_data_top(7),
      nq     => group_2_2_nq_mem_71,
      strobe => group_2_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_72 : sram_x1
   port map (
      d      => g_2_2_data_top(0),
      nq     => group_2_2_nq_mem_72,
      strobe => group_2_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_73 : sram_x1
   port map (
      d      => g_2_2_data_top(1),
      nq     => group_2_2_nq_mem_73,
      strobe => group_2_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_74 : sram_x1
   port map (
      d      => g_2_2_data_top(2),
      nq     => group_2_2_nq_mem_74,
      strobe => group_2_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_75 : sram_x1
   port map (
      d      => g_2_2_data_top(3),
      nq     => group_2_2_nq_mem_75,
      strobe => group_2_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_mem_76 : sram_x1
   port map (
      d      => g_2_2_data_top(4),
      nq     => group_2_2_nq_mem_76,
      strobe => group_2_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_parity_0 : sram_x1
   port map (
      d      => g_2_2_data_top(8),
      nq     => group_2_2_nq_mem_parity_0,
      strobe => group_2_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_parity_1 : sram_x1
   port map (
      d      => g_2_2_data_top(8),
      nq     => group_2_2_nq_mem_parity_1,
      strobe => group_2_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_parity_2 : sram_x1
   port map (
      d      => g_2_2_data_top(8),
      nq     => group_2_2_nq_mem_parity_2,
      strobe => group_2_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_parity_3 : sram_x1
   port map (
      d      => g_2_2_data_top(8),
      nq     => group_2_2_nq_mem_parity_3,
      strobe => group_2_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_parity_4 : sram_x1
   port map (
      d      => g_2_2_data_top(8),
      nq     => group_2_2_nq_mem_parity_4,
      strobe => group_2_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_parity_5 : sram_x1
   port map (
      d      => g_2_2_data_top(8),
      nq     => group_2_2_nq_mem_parity_5,
      strobe => group_2_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_parity_6 : sram_x1
   port map (
      d      => g_2_2_data_top(8),
      nq     => group_2_2_nq_mem_parity_6,
      strobe => group_2_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_parity_7 : sram_x1
   port map (
      d      => g_2_2_data_top(8),
      nq     => group_2_2_nq_mem_parity_7,
      strobe => group_2_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_parity_8 : sram_x1
   port map (
      d      => g_2_2_data_top(8),
      nq     => group_2_2_nq_mem_parity_8,
      strobe => group_2_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_parity_9 : sram_x1
   port map (
      d      => g_2_2_data_top(8),
      nq     => group_2_2_nq_mem_parity_9,
      strobe => group_2_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_2_xor_0_0 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_0,
      i1  => group_2_2_nq_mem_1,
      q   => group_2_2_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_1_0 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_2,
      i1  => group_2_2_nq_mem_3,
      q   => group_2_2_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_2_0 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_4,
      i1  => group_2_2_nq_mem_5,
      q   => group_2_2_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_3_0 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_6,
      i1  => group_2_2_nq_mem_7,
      q   => group_2_2_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_4_0 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_0_0,
      i1  => group_2_2_q_xor_1_0,
      q   => group_2_2_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_5_0 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_2_0,
      i1  => group_2_2_q_xor_3_0,
      q   => group_2_2_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_6_0 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_4_0,
      i1  => group_2_2_q_xor_5_0,
      q   => group_2_2_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_7_0 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_6_0,
      i1  => group_2_2_nq_mem_parity_0,
      q   => group_2_2_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_0_1 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_8,
      i1  => group_2_2_nq_mem_9,
      q   => group_2_2_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_1_1 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_10,
      i1  => group_2_2_nq_mem_11,
      q   => group_2_2_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_2_1 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_12,
      i1  => group_2_2_nq_mem_13,
      q   => group_2_2_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_3_1 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_14,
      i1  => group_2_2_nq_mem_15,
      q   => group_2_2_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_4_1 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_0_1,
      i1  => group_2_2_q_xor_1_1,
      q   => group_2_2_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_5_1 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_2_1,
      i1  => group_2_2_q_xor_3_1,
      q   => group_2_2_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_6_1 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_4_1,
      i1  => group_2_2_q_xor_5_1,
      q   => group_2_2_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_7_1 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_6_1,
      i1  => group_2_2_nq_mem_parity_1,
      q   => group_2_2_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_0_2 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_16,
      i1  => group_2_2_nq_mem_17,
      q   => group_2_2_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_1_2 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_18,
      i1  => group_2_2_nq_mem_19,
      q   => group_2_2_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_2_2 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_20,
      i1  => group_2_2_nq_mem_21,
      q   => group_2_2_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_3_2 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_22,
      i1  => group_2_2_nq_mem_23,
      q   => group_2_2_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_4_2 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_0_2,
      i1  => group_2_2_q_xor_1_2,
      q   => group_2_2_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_5_2 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_2_2,
      i1  => group_2_2_q_xor_3_2,
      q   => group_2_2_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_6_2 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_4_2,
      i1  => group_2_2_q_xor_5_2,
      q   => group_2_2_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_7_2 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_6_2,
      i1  => group_2_2_nq_mem_parity_2,
      q   => group_2_2_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_0_3 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_24,
      i1  => group_2_2_nq_mem_25,
      q   => group_2_2_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_1_3 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_26,
      i1  => group_2_2_nq_mem_27,
      q   => group_2_2_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_2_3 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_28,
      i1  => group_2_2_nq_mem_29,
      q   => group_2_2_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_3_3 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_30,
      i1  => group_2_2_nq_mem_31,
      q   => group_2_2_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_4_3 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_0_3,
      i1  => group_2_2_q_xor_1_3,
      q   => group_2_2_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_5_3 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_2_3,
      i1  => group_2_2_q_xor_3_3,
      q   => group_2_2_q_xor_5_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_6_3 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_4_3,
      i1  => group_2_2_q_xor_5_3,
      q   => group_2_2_q_xor_6_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_7_3 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_6_3,
      i1  => group_2_2_nq_mem_parity_3,
      q   => group_2_2_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_0_4 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_32,
      i1  => group_2_2_nq_mem_33,
      q   => group_2_2_q_xor_0_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_1_4 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_34,
      i1  => group_2_2_nq_mem_35,
      q   => group_2_2_q_xor_1_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_2_4 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_36,
      i1  => group_2_2_nq_mem_37,
      q   => group_2_2_q_xor_2_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_3_4 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_38,
      i1  => group_2_2_nq_mem_39,
      q   => group_2_2_q_xor_3_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_4_4 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_0_4,
      i1  => group_2_2_q_xor_1_4,
      q   => group_2_2_q_xor_4_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_5_4 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_2_4,
      i1  => group_2_2_q_xor_3_4,
      q   => group_2_2_q_xor_5_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_6_4 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_4_4,
      i1  => group_2_2_q_xor_5_4,
      q   => group_2_2_q_xor_6_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_7_4 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_6_4,
      i1  => group_2_2_nq_mem_parity_4,
      q   => group_2_2_sig_error_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_0_5 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_40,
      i1  => group_2_2_nq_mem_41,
      q   => group_2_2_q_xor_0_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_1_5 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_42,
      i1  => group_2_2_nq_mem_43,
      q   => group_2_2_q_xor_1_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_2_5 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_44,
      i1  => group_2_2_nq_mem_45,
      q   => group_2_2_q_xor_2_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_3_5 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_46,
      i1  => group_2_2_nq_mem_47,
      q   => group_2_2_q_xor_3_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_4_5 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_0_5,
      i1  => group_2_2_q_xor_1_5,
      q   => group_2_2_q_xor_4_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_5_5 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_2_5,
      i1  => group_2_2_q_xor_3_5,
      q   => group_2_2_q_xor_5_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_6_5 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_4_5,
      i1  => group_2_2_q_xor_5_5,
      q   => group_2_2_q_xor_6_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_7_5 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_6_5,
      i1  => group_2_2_nq_mem_parity_5,
      q   => group_2_2_sig_error_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_0_6 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_48,
      i1  => group_2_2_nq_mem_49,
      q   => group_2_2_q_xor_0_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_1_6 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_50,
      i1  => group_2_2_nq_mem_51,
      q   => group_2_2_q_xor_1_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_2_6 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_52,
      i1  => group_2_2_nq_mem_53,
      q   => group_2_2_q_xor_2_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_3_6 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_54,
      i1  => group_2_2_nq_mem_55,
      q   => group_2_2_q_xor_3_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_4_6 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_0_6,
      i1  => group_2_2_q_xor_1_6,
      q   => group_2_2_q_xor_4_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_5_6 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_2_6,
      i1  => group_2_2_q_xor_3_6,
      q   => group_2_2_q_xor_5_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_6_6 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_4_6,
      i1  => group_2_2_q_xor_5_6,
      q   => group_2_2_q_xor_6_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_7_6 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_6_6,
      i1  => group_2_2_nq_mem_parity_6,
      q   => group_2_2_sig_error_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_0_7 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_56,
      i1  => group_2_2_nq_mem_57,
      q   => group_2_2_q_xor_0_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_1_7 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_58,
      i1  => group_2_2_nq_mem_59,
      q   => group_2_2_q_xor_1_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_2_7 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_60,
      i1  => group_2_2_nq_mem_61,
      q   => group_2_2_q_xor_2_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_3_7 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_62,
      i1  => group_2_2_nq_mem_63,
      q   => group_2_2_q_xor_3_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_4_7 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_0_7,
      i1  => group_2_2_q_xor_1_7,
      q   => group_2_2_q_xor_4_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_5_7 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_2_7,
      i1  => group_2_2_q_xor_3_7,
      q   => group_2_2_q_xor_5_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_6_7 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_4_7,
      i1  => group_2_2_q_xor_5_7,
      q   => group_2_2_q_xor_6_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_7_7 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_6_7,
      i1  => group_2_2_nq_mem_parity_7,
      q   => group_2_2_sig_error_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_0_8 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_64,
      i1  => group_2_2_nq_mem_65,
      q   => group_2_2_q_xor_0_8,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_1_8 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_66,
      i1  => group_2_2_nq_mem_67,
      q   => group_2_2_q_xor_1_8,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_2_8 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_68,
      i1  => group_2_2_nq_mem_69,
      q   => group_2_2_q_xor_2_8,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_3_8 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_70,
      i1  => group_2_2_nq_mem_71,
      q   => group_2_2_q_xor_3_8,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_4_8 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_0_8,
      i1  => group_2_2_q_xor_1_8,
      q   => group_2_2_q_xor_4_8,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_5_8 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_2_8,
      i1  => group_2_2_q_xor_3_8,
      q   => group_2_2_q_xor_5_8,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_6_8 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_4_8,
      i1  => group_2_2_q_xor_5_8,
      q   => group_2_2_q_xor_6_8,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_7_8 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_6_8,
      i1  => group_2_2_nq_mem_parity_8,
      q   => group_2_2_sig_error_8,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_0_9 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_72,
      i1  => group_2_2_nq_mem_73,
      q   => group_2_2_q_xor_0_9,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_1_9 : xr2_x1
   port map (
      i0  => group_2_2_nq_mem_74,
      i1  => group_2_2_nq_mem_75,
      q   => group_2_2_q_xor_1_9,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_2_9 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_0_9,
      i1  => group_2_2_q_xor_1_9,
      q   => group_2_2_q_xor_2_9,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_3_9 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_2_9,
      i1  => group_2_2_nq_mem_76,
      q   => group_2_2_q_xor_3_9,
      vdd => vdd,
      vss => vss
   );

group_2_2_xor_4_9 : xr2_x1
   port map (
      i0  => group_2_2_q_xor_3_9,
      i1  => group_2_2_nq_mem_parity_9,
      q   => group_2_2_sig_error_9,
      vdd => vdd,
      vss => vss
   );

group_2_2_or_0 : o4_x2
   port map (
      i0  => group_2_2_sig_error_0,
      i1  => group_2_2_sig_error_1,
      i2  => group_2_2_sig_error_2,
      i3  => group_2_2_sig_error_3,
      q   => group_2_2_error_0123,
      vdd => vdd,
      vss => vss
   );

group_2_2_or_1 : o4_x2
   port map (
      i0  => group_2_2_sig_error_4,
      i1  => group_2_2_sig_error_5,
      i2  => group_2_2_sig_error_6,
      i3  => group_2_2_sig_error_7,
      q   => group_2_2_error_4567,
      vdd => vdd,
      vss => vss
   );

group_2_2_or_2 : o4_x2
   port map (
      i0  => group_2_2_sig_error_8,
      i1  => group_2_2_sig_error_9,
      i2  => group_2_2_error_0123,
      i3  => group_2_2_error_4567,
      q   => group_2_2_error_01234567,
      vdd => vdd,
      vss => vss
   );

group_2_2_or_3 : o2_x2
   port map (
      i0  => g_1_2_error_rig,
      i1  => group_2_2_error_01234567,
      q   => g_2_2_error_rig,
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_0 : buf_x2
   port map (
      i   => g_1_2_strobe_0_rig,
      q   => g_2_2_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_1 : buf_x2
   port map (
      i   => g_1_2_strobe_1_rig,
      q   => g_2_2_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_2 : buf_x2
   port map (
      i   => g_1_2_strobe_2_rig,
      q   => g_2_2_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_3 : buf_x2
   port map (
      i   => g_1_2_strobe_3_rig,
      q   => g_2_2_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_4 : buf_x2
   port map (
      i   => g_1_2_strobe_4_rig,
      q   => g_2_2_strobe_4_rig,
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_5 : buf_x2
   port map (
      i   => g_1_2_strobe_5_rig,
      q   => g_2_2_strobe_5_rig,
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_6 : buf_x2
   port map (
      i   => g_1_2_strobe_6_rig,
      q   => g_2_2_strobe_6_rig,
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_7 : buf_x2
   port map (
      i   => g_1_2_strobe_7_rig,
      q   => g_2_2_strobe_7_rig,
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_8 : buf_x2
   port map (
      i   => g_1_2_strobe_8_rig,
      q   => g_2_2_strobe_8_rig,
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_9 : buf_x2
   port map (
      i   => g_1_2_strobe_9_rig,
      q   => g_2_2_strobe_9_rig,
      vdd => vdd,
      vss => vss
   );

group_2_2_and_0 : a2_x2
   port map (
      i0  => g_1_2_strobe_0_rig,
      i1  => g_2_2_column_top,
      q   => group_2_2_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_and_1 : a2_x2
   port map (
      i0  => g_1_2_strobe_1_rig,
      i1  => g_2_2_column_top,
      q   => group_2_2_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_and_2 : a2_x2
   port map (
      i0  => g_1_2_strobe_2_rig,
      i1  => g_2_2_column_top,
      q   => group_2_2_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_and_3 : a2_x2
   port map (
      i0  => g_1_2_strobe_3_rig,
      i1  => g_2_2_column_top,
      q   => group_2_2_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_and_4 : a2_x2
   port map (
      i0  => g_1_2_strobe_4_rig,
      i1  => g_2_2_column_top,
      q   => group_2_2_strobe_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_and_5 : a2_x2
   port map (
      i0  => g_1_2_strobe_5_rig,
      i1  => g_2_2_column_top,
      q   => group_2_2_strobe_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_and_6 : a2_x2
   port map (
      i0  => g_1_2_strobe_6_rig,
      i1  => g_2_2_column_top,
      q   => group_2_2_strobe_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_and_7 : a2_x2
   port map (
      i0  => g_1_2_strobe_7_rig,
      i1  => g_2_2_column_top,
      q   => group_2_2_strobe_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_and_8 : a2_x2
   port map (
      i0  => g_1_2_strobe_8_rig,
      i1  => g_2_2_column_top,
      q   => group_2_2_strobe_8,
      vdd => vdd,
      vss => vss
   );

group_2_2_and_9 : a2_x2
   port map (
      i0  => g_1_2_strobe_9_rig,
      i1  => g_2_2_column_top,
      q   => group_2_2_strobe_9,
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_col : buf_x2
   port map (
      i   => g_2_2_column_top,
      q   => g_2_1_column_top,
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_data_0 : buf_x2
   port map (
      i   => g_2_2_data_top(0),
      q   => g_2_1_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_data_1 : buf_x2
   port map (
      i   => g_2_2_data_top(1),
      q   => g_2_1_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_data_2 : buf_x2
   port map (
      i   => g_2_2_data_top(2),
      q   => g_2_1_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_data_3 : buf_x2
   port map (
      i   => g_2_2_data_top(3),
      q   => g_2_1_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_data_4 : buf_x2
   port map (
      i   => g_2_2_data_top(4),
      q   => g_2_1_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_data_5 : buf_x2
   port map (
      i   => g_2_2_data_top(5),
      q   => g_2_1_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_data_6 : buf_x2
   port map (
      i   => g_2_2_data_top(6),
      q   => g_2_1_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_data_7 : buf_x2
   port map (
      i   => g_2_2_data_top(7),
      q   => g_2_1_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_2_2_buffer_data_8 : buf_x2
   port map (
      i   => g_2_2_data_top(8),
      q   => g_2_1_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_76,
      nq  => group_2_2_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_75,
      nq  => group_2_2_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_74,
      nq  => group_2_2_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_7_q7_ins : a3_x2
   port map (
      i0  => group_2_2_nq_mem_75,
      i1  => group_2_2_nq_mem_74,
      i2  => group_2_2_nq_mem_76,
      q   => g_2_1_cmd_rig_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_7_q6_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_7_not_cmd(1),
      i1  => group_2_2_decoder_vertical_track_7_not_cmd(2),
      i2  => group_2_2_nq_mem_74,
      nq  => g_2_1_cmd_lef_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_7_q5_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_7_not_cmd(0),
      i1  => group_2_2_decoder_vertical_track_7_not_cmd(2),
      i2  => group_2_2_nq_mem_75,
      nq  => g_2_1_cmd_bot_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_74,
      i1  => group_2_2_decoder_vertical_track_7_not_cmd(2),
      i2  => group_2_2_nq_mem_75,
      nq  => group_2_2_cmd_rig_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_7_not_cmd(0),
      i1  => group_2_2_decoder_vertical_track_7_not_cmd(1),
      i2  => group_2_2_nq_mem_76,
      nq  => group_2_2_cmd_lef_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_7_not_cmd(1),
      i1  => group_2_2_nq_mem_76,
      i2  => group_2_2_nq_mem_74,
      nq  => group_2_2_cmd_top_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_7_not_cmd(0),
      i1  => group_2_2_nq_mem_75,
      i2  => group_2_2_nq_mem_76,
      nq  => group_2_2_cmd_pin5_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_7_q0_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_75,
      i1  => group_2_2_nq_mem_74,
      i2  => group_2_2_nq_mem_76,
      nq  => group_2_2_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_73,
      nq  => group_2_2_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_72,
      nq  => group_2_2_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_71,
      nq  => group_2_2_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_6_q7_ins : a3_x2
   port map (
      i0  => group_2_2_nq_mem_72,
      i1  => group_2_2_nq_mem_71,
      i2  => group_2_2_nq_mem_73,
      q   => g_2_1_cmd_rig_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_6_q6_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_6_not_cmd(1),
      i1  => group_2_2_decoder_vertical_track_6_not_cmd(2),
      i2  => group_2_2_nq_mem_71,
      nq  => g_2_1_cmd_lef_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_6_q5_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_6_not_cmd(0),
      i1  => group_2_2_decoder_vertical_track_6_not_cmd(2),
      i2  => group_2_2_nq_mem_72,
      nq  => g_2_1_cmd_bot_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_71,
      i1  => group_2_2_decoder_vertical_track_6_not_cmd(2),
      i2  => group_2_2_nq_mem_72,
      nq  => group_2_2_cmd_rig_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_6_not_cmd(0),
      i1  => group_2_2_decoder_vertical_track_6_not_cmd(1),
      i2  => group_2_2_nq_mem_73,
      nq  => group_2_2_cmd_lef_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_6_not_cmd(1),
      i1  => group_2_2_nq_mem_73,
      i2  => group_2_2_nq_mem_71,
      nq  => group_2_2_cmd_top_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_6_not_cmd(0),
      i1  => group_2_2_nq_mem_72,
      i2  => group_2_2_nq_mem_73,
      nq  => group_2_2_cmd_pin5_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_6_q0_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_72,
      i1  => group_2_2_nq_mem_71,
      i2  => group_2_2_nq_mem_73,
      nq  => group_2_2_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_70,
      nq  => group_2_2_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_69,
      nq  => group_2_2_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_68,
      nq  => group_2_2_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_5_q7_ins : a3_x2
   port map (
      i0  => group_2_2_nq_mem_69,
      i1  => group_2_2_nq_mem_68,
      i2  => group_2_2_nq_mem_70,
      q   => g_2_1_cmd_rig_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_5_q6_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_5_not_cmd(1),
      i1  => group_2_2_decoder_vertical_track_5_not_cmd(2),
      i2  => group_2_2_nq_mem_68,
      nq  => g_2_1_cmd_lef_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_5_q5_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_5_not_cmd(0),
      i1  => group_2_2_decoder_vertical_track_5_not_cmd(2),
      i2  => group_2_2_nq_mem_69,
      nq  => g_2_1_cmd_bot_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_68,
      i1  => group_2_2_decoder_vertical_track_5_not_cmd(2),
      i2  => group_2_2_nq_mem_69,
      nq  => group_2_2_cmd_rig_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_5_not_cmd(0),
      i1  => group_2_2_decoder_vertical_track_5_not_cmd(1),
      i2  => group_2_2_nq_mem_70,
      nq  => group_2_2_cmd_lef_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_5_not_cmd(1),
      i1  => group_2_2_nq_mem_70,
      i2  => group_2_2_nq_mem_68,
      nq  => group_2_2_cmd_top_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_5_not_cmd(0),
      i1  => group_2_2_nq_mem_69,
      i2  => group_2_2_nq_mem_70,
      nq  => group_2_2_cmd_pin5_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_5_q0_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_69,
      i1  => group_2_2_nq_mem_68,
      i2  => group_2_2_nq_mem_70,
      nq  => group_2_2_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_67,
      nq  => group_2_2_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_66,
      nq  => group_2_2_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_65,
      nq  => group_2_2_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_4_q7_ins : a3_x2
   port map (
      i0  => group_2_2_nq_mem_66,
      i1  => group_2_2_nq_mem_65,
      i2  => group_2_2_nq_mem_67,
      q   => g_2_1_cmd_rig_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_4_q6_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_4_not_cmd(1),
      i1  => group_2_2_decoder_vertical_track_4_not_cmd(2),
      i2  => group_2_2_nq_mem_65,
      nq  => g_2_1_cmd_lef_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_4_q5_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_4_not_cmd(0),
      i1  => group_2_2_decoder_vertical_track_4_not_cmd(2),
      i2  => group_2_2_nq_mem_66,
      nq  => g_2_1_cmd_bot_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_65,
      i1  => group_2_2_decoder_vertical_track_4_not_cmd(2),
      i2  => group_2_2_nq_mem_66,
      nq  => group_2_2_cmd_rig_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_4_not_cmd(0),
      i1  => group_2_2_decoder_vertical_track_4_not_cmd(1),
      i2  => group_2_2_nq_mem_67,
      nq  => group_2_2_cmd_lef_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_4_not_cmd(1),
      i1  => group_2_2_nq_mem_67,
      i2  => group_2_2_nq_mem_65,
      nq  => group_2_2_cmd_top_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_4_not_cmd(0),
      i1  => group_2_2_nq_mem_66,
      i2  => group_2_2_nq_mem_67,
      nq  => group_2_2_cmd_pin5_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_4_q0_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_66,
      i1  => group_2_2_nq_mem_65,
      i2  => group_2_2_nq_mem_67,
      nq  => group_2_2_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_64,
      nq  => group_2_2_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_63,
      nq  => group_2_2_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_62,
      nq  => group_2_2_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_3_q7_ins : a3_x2
   port map (
      i0  => group_2_2_nq_mem_63,
      i1  => group_2_2_nq_mem_62,
      i2  => group_2_2_nq_mem_64,
      q   => g_2_1_cmd_rig_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_3_q6_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_3_not_cmd(1),
      i1  => group_2_2_decoder_vertical_track_3_not_cmd(2),
      i2  => group_2_2_nq_mem_62,
      nq  => g_2_1_cmd_lef_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_3_q5_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_3_not_cmd(0),
      i1  => group_2_2_decoder_vertical_track_3_not_cmd(2),
      i2  => group_2_2_nq_mem_63,
      nq  => g_2_1_cmd_bot_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_62,
      i1  => group_2_2_decoder_vertical_track_3_not_cmd(2),
      i2  => group_2_2_nq_mem_63,
      nq  => group_2_2_cmd_rig_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_3_not_cmd(0),
      i1  => group_2_2_decoder_vertical_track_3_not_cmd(1),
      i2  => group_2_2_nq_mem_64,
      nq  => group_2_2_cmd_lef_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_3_not_cmd(1),
      i1  => group_2_2_nq_mem_64,
      i2  => group_2_2_nq_mem_62,
      nq  => group_2_2_cmd_top_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_3_not_cmd(0),
      i1  => group_2_2_nq_mem_63,
      i2  => group_2_2_nq_mem_64,
      nq  => group_2_2_cmd_pin5_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_3_q0_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_63,
      i1  => group_2_2_nq_mem_62,
      i2  => group_2_2_nq_mem_64,
      nq  => group_2_2_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_61,
      nq  => group_2_2_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_60,
      nq  => group_2_2_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_59,
      nq  => group_2_2_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_2_q7_ins : a3_x2
   port map (
      i0  => group_2_2_nq_mem_60,
      i1  => group_2_2_nq_mem_59,
      i2  => group_2_2_nq_mem_61,
      q   => g_2_1_cmd_rig_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_2_q6_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_2_not_cmd(1),
      i1  => group_2_2_decoder_vertical_track_2_not_cmd(2),
      i2  => group_2_2_nq_mem_59,
      nq  => g_2_1_cmd_lef_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_2_q5_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_2_not_cmd(0),
      i1  => group_2_2_decoder_vertical_track_2_not_cmd(2),
      i2  => group_2_2_nq_mem_60,
      nq  => g_2_1_cmd_bot_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_59,
      i1  => group_2_2_decoder_vertical_track_2_not_cmd(2),
      i2  => group_2_2_nq_mem_60,
      nq  => group_2_2_cmd_rig_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_2_not_cmd(0),
      i1  => group_2_2_decoder_vertical_track_2_not_cmd(1),
      i2  => group_2_2_nq_mem_61,
      nq  => group_2_2_cmd_lef_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_2_not_cmd(1),
      i1  => group_2_2_nq_mem_61,
      i2  => group_2_2_nq_mem_59,
      nq  => group_2_2_cmd_top_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_2_not_cmd(0),
      i1  => group_2_2_nq_mem_60,
      i2  => group_2_2_nq_mem_61,
      nq  => group_2_2_cmd_pin5_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_2_q0_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_60,
      i1  => group_2_2_nq_mem_59,
      i2  => group_2_2_nq_mem_61,
      nq  => group_2_2_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_58,
      nq  => group_2_2_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_57,
      nq  => group_2_2_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_56,
      nq  => group_2_2_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_1_q7_ins : a3_x2
   port map (
      i0  => group_2_2_nq_mem_57,
      i1  => group_2_2_nq_mem_56,
      i2  => group_2_2_nq_mem_58,
      q   => g_2_1_cmd_rig_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_1_q6_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_1_not_cmd(1),
      i1  => group_2_2_decoder_vertical_track_1_not_cmd(2),
      i2  => group_2_2_nq_mem_56,
      nq  => g_2_1_cmd_lef_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_1_q5_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_1_not_cmd(0),
      i1  => group_2_2_decoder_vertical_track_1_not_cmd(2),
      i2  => group_2_2_nq_mem_57,
      nq  => g_2_1_cmd_bot_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_56,
      i1  => group_2_2_decoder_vertical_track_1_not_cmd(2),
      i2  => group_2_2_nq_mem_57,
      nq  => group_2_2_cmd_rig_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_1_not_cmd(0),
      i1  => group_2_2_decoder_vertical_track_1_not_cmd(1),
      i2  => group_2_2_nq_mem_58,
      nq  => group_2_2_cmd_lef_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_1_not_cmd(1),
      i1  => group_2_2_nq_mem_58,
      i2  => group_2_2_nq_mem_56,
      nq  => group_2_2_cmd_top_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_1_not_cmd(0),
      i1  => group_2_2_nq_mem_57,
      i2  => group_2_2_nq_mem_58,
      nq  => group_2_2_cmd_pin5_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_1_q0_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_57,
      i1  => group_2_2_nq_mem_56,
      i2  => group_2_2_nq_mem_58,
      nq  => group_2_2_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_55,
      nq  => group_2_2_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_54,
      nq  => group_2_2_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_53,
      nq  => group_2_2_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_0_q7_ins : a3_x2
   port map (
      i0  => group_2_2_nq_mem_54,
      i1  => group_2_2_nq_mem_53,
      i2  => group_2_2_nq_mem_55,
      q   => g_2_1_cmd_rig_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_0_q6_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_0_not_cmd(1),
      i1  => group_2_2_decoder_vertical_track_0_not_cmd(2),
      i2  => group_2_2_nq_mem_53,
      nq  => g_2_1_cmd_lef_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_0_q5_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_0_not_cmd(0),
      i1  => group_2_2_decoder_vertical_track_0_not_cmd(2),
      i2  => group_2_2_nq_mem_54,
      nq  => g_2_1_cmd_bot_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_53,
      i1  => group_2_2_decoder_vertical_track_0_not_cmd(2),
      i2  => group_2_2_nq_mem_54,
      nq  => group_2_2_cmd_rig_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_0_not_cmd(0),
      i1  => group_2_2_decoder_vertical_track_0_not_cmd(1),
      i2  => group_2_2_nq_mem_55,
      nq  => group_2_2_cmd_lef_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_0_not_cmd(1),
      i1  => group_2_2_nq_mem_55,
      i2  => group_2_2_nq_mem_53,
      nq  => group_2_2_cmd_top_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_vertical_track_0_not_cmd(0),
      i1  => group_2_2_nq_mem_54,
      i2  => group_2_2_nq_mem_55,
      nq  => group_2_2_cmd_pin5_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_vertical_track_0_q0_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_54,
      i1  => group_2_2_nq_mem_53,
      i2  => group_2_2_nq_mem_55,
      nq  => group_2_2_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_rightside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_23,
      i0  => g_2_1_top_0,
      i1  => g_2_1_top_1,
      nq  => group_2_2_clb_rightside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_rightside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_23,
      i0  => g_2_1_top_2,
      i1  => g_2_1_top_3,
      nq  => group_2_2_clb_rightside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_rightside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_23,
      i0  => g_2_1_top_4,
      i1  => g_2_1_top_5,
      nq  => group_2_2_clb_rightside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_rightside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_23,
      i0  => g_2_1_top_6,
      i1  => g_2_1_top_7,
      nq  => group_2_2_clb_rightside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_rightside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_24,
      i0  => group_2_2_clb_rightside_in2_mux_q00,
      i1  => group_2_2_clb_rightside_in2_mux_q01,
      nq  => group_2_2_clb_rightside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_rightside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_24,
      i0  => group_2_2_clb_rightside_in2_mux_q02,
      i1  => group_2_2_clb_rightside_in2_mux_q03,
      nq  => group_2_2_clb_rightside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_rightside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_2_2_nq_mem_25,
      i0  => group_2_2_clb_rightside_in2_mux_q10,
      i1  => group_2_2_clb_rightside_in2_mux_q11,
      q   => g_2_2_out_rig,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_in3_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_26,
      i0  => g_2_1_top_0,
      i1  => g_2_1_top_1,
      nq  => group_2_2_clb_in3_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_in3_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_26,
      i0  => g_2_1_top_2,
      i1  => g_2_1_top_3,
      nq  => group_2_2_clb_in3_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_in3_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_26,
      i0  => g_2_1_top_4,
      i1  => g_2_1_top_5,
      nq  => group_2_2_clb_in3_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_in3_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_26,
      i0  => g_2_1_top_6,
      i1  => g_2_1_top_7,
      nq  => group_2_2_clb_in3_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_in3_mux_mx10 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_27,
      i0  => group_2_2_clb_in3_mux_q00,
      i1  => group_2_2_clb_in3_mux_q01,
      nq  => group_2_2_clb_in3_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_in3_mux_mx11 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_27,
      i0  => group_2_2_clb_in3_mux_q02,
      i1  => group_2_2_clb_in3_mux_q03,
      nq  => group_2_2_clb_in3_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_in3_mux_mx20 : mx2_x2
   port map (
      cmd => group_2_2_nq_mem_28,
      i0  => group_2_2_clb_in3_mux_q10,
      i1  => group_2_2_clb_in3_mux_q11,
      q   => group_2_2_in_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_52,
      nq  => group_2_2_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_51,
      nq  => group_2_2_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_50,
      nq  => group_2_2_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_7_q7_ins : a3_x2
   port map (
      i0  => group_2_2_nq_mem_51,
      i1  => group_2_2_nq_mem_50,
      i2  => group_2_2_nq_mem_52,
      q   => g_1_2_cmd_lef_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_7_q6_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_7_not_cmd(1),
      i1  => group_2_2_decoder_horizon_track_7_not_cmd(2),
      i2  => group_2_2_nq_mem_50,
      nq  => g_1_2_cmd_bot_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_7_q5_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_7_not_cmd(0),
      i1  => group_2_2_decoder_horizon_track_7_not_cmd(2),
      i2  => group_2_2_nq_mem_51,
      nq  => g_1_2_cmd_top_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_50,
      i1  => group_2_2_decoder_horizon_track_7_not_cmd(2),
      i2  => group_2_2_nq_mem_51,
      nq  => group_2_2_cmd_rig_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_7_not_cmd(0),
      i1  => group_2_2_decoder_horizon_track_7_not_cmd(1),
      i2  => group_2_2_nq_mem_52,
      nq  => group_2_2_cmd_bot_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_7_not_cmd(1),
      i1  => group_2_2_nq_mem_52,
      i2  => group_2_2_nq_mem_50,
      nq  => group_2_2_cmd_top_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_7_not_cmd(0),
      i1  => group_2_2_nq_mem_51,
      i2  => group_2_2_nq_mem_52,
      nq  => group_2_2_cmd_pin4_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_7_q0_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_51,
      i1  => group_2_2_nq_mem_50,
      i2  => group_2_2_nq_mem_52,
      nq  => group_2_2_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_49,
      nq  => group_2_2_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_48,
      nq  => group_2_2_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_47,
      nq  => group_2_2_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_6_q7_ins : a3_x2
   port map (
      i0  => group_2_2_nq_mem_48,
      i1  => group_2_2_nq_mem_47,
      i2  => group_2_2_nq_mem_49,
      q   => g_1_2_cmd_lef_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_6_q6_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_6_not_cmd(1),
      i1  => group_2_2_decoder_horizon_track_6_not_cmd(2),
      i2  => group_2_2_nq_mem_47,
      nq  => g_1_2_cmd_bot_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_6_q5_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_6_not_cmd(0),
      i1  => group_2_2_decoder_horizon_track_6_not_cmd(2),
      i2  => group_2_2_nq_mem_48,
      nq  => g_1_2_cmd_top_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_47,
      i1  => group_2_2_decoder_horizon_track_6_not_cmd(2),
      i2  => group_2_2_nq_mem_48,
      nq  => group_2_2_cmd_rig_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_6_not_cmd(0),
      i1  => group_2_2_decoder_horizon_track_6_not_cmd(1),
      i2  => group_2_2_nq_mem_49,
      nq  => group_2_2_cmd_bot_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_6_not_cmd(1),
      i1  => group_2_2_nq_mem_49,
      i2  => group_2_2_nq_mem_47,
      nq  => group_2_2_cmd_top_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_6_not_cmd(0),
      i1  => group_2_2_nq_mem_48,
      i2  => group_2_2_nq_mem_49,
      nq  => group_2_2_cmd_pin4_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_6_q0_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_48,
      i1  => group_2_2_nq_mem_47,
      i2  => group_2_2_nq_mem_49,
      nq  => group_2_2_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_46,
      nq  => group_2_2_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_45,
      nq  => group_2_2_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_44,
      nq  => group_2_2_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_5_q7_ins : a3_x2
   port map (
      i0  => group_2_2_nq_mem_45,
      i1  => group_2_2_nq_mem_44,
      i2  => group_2_2_nq_mem_46,
      q   => g_1_2_cmd_lef_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_5_q6_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_5_not_cmd(1),
      i1  => group_2_2_decoder_horizon_track_5_not_cmd(2),
      i2  => group_2_2_nq_mem_44,
      nq  => g_1_2_cmd_bot_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_5_q5_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_5_not_cmd(0),
      i1  => group_2_2_decoder_horizon_track_5_not_cmd(2),
      i2  => group_2_2_nq_mem_45,
      nq  => g_1_2_cmd_top_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_44,
      i1  => group_2_2_decoder_horizon_track_5_not_cmd(2),
      i2  => group_2_2_nq_mem_45,
      nq  => group_2_2_cmd_rig_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_5_not_cmd(0),
      i1  => group_2_2_decoder_horizon_track_5_not_cmd(1),
      i2  => group_2_2_nq_mem_46,
      nq  => group_2_2_cmd_bot_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_5_not_cmd(1),
      i1  => group_2_2_nq_mem_46,
      i2  => group_2_2_nq_mem_44,
      nq  => group_2_2_cmd_top_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_5_not_cmd(0),
      i1  => group_2_2_nq_mem_45,
      i2  => group_2_2_nq_mem_46,
      nq  => group_2_2_cmd_pin4_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_5_q0_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_45,
      i1  => group_2_2_nq_mem_44,
      i2  => group_2_2_nq_mem_46,
      nq  => group_2_2_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_43,
      nq  => group_2_2_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_42,
      nq  => group_2_2_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_41,
      nq  => group_2_2_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_4_q7_ins : a3_x2
   port map (
      i0  => group_2_2_nq_mem_42,
      i1  => group_2_2_nq_mem_41,
      i2  => group_2_2_nq_mem_43,
      q   => g_1_2_cmd_lef_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_4_q6_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_4_not_cmd(1),
      i1  => group_2_2_decoder_horizon_track_4_not_cmd(2),
      i2  => group_2_2_nq_mem_41,
      nq  => g_1_2_cmd_bot_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_4_q5_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_4_not_cmd(0),
      i1  => group_2_2_decoder_horizon_track_4_not_cmd(2),
      i2  => group_2_2_nq_mem_42,
      nq  => g_1_2_cmd_top_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_41,
      i1  => group_2_2_decoder_horizon_track_4_not_cmd(2),
      i2  => group_2_2_nq_mem_42,
      nq  => group_2_2_cmd_rig_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_4_not_cmd(0),
      i1  => group_2_2_decoder_horizon_track_4_not_cmd(1),
      i2  => group_2_2_nq_mem_43,
      nq  => group_2_2_cmd_bot_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_4_not_cmd(1),
      i1  => group_2_2_nq_mem_43,
      i2  => group_2_2_nq_mem_41,
      nq  => group_2_2_cmd_top_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_4_not_cmd(0),
      i1  => group_2_2_nq_mem_42,
      i2  => group_2_2_nq_mem_43,
      nq  => group_2_2_cmd_pin4_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_4_q0_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_42,
      i1  => group_2_2_nq_mem_41,
      i2  => group_2_2_nq_mem_43,
      nq  => group_2_2_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_40,
      nq  => group_2_2_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_39,
      nq  => group_2_2_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_38,
      nq  => group_2_2_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_3_q7_ins : a3_x2
   port map (
      i0  => group_2_2_nq_mem_39,
      i1  => group_2_2_nq_mem_38,
      i2  => group_2_2_nq_mem_40,
      q   => g_1_2_cmd_lef_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_3_q6_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_3_not_cmd(1),
      i1  => group_2_2_decoder_horizon_track_3_not_cmd(2),
      i2  => group_2_2_nq_mem_38,
      nq  => g_1_2_cmd_bot_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_3_q5_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_3_not_cmd(0),
      i1  => group_2_2_decoder_horizon_track_3_not_cmd(2),
      i2  => group_2_2_nq_mem_39,
      nq  => g_1_2_cmd_top_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_38,
      i1  => group_2_2_decoder_horizon_track_3_not_cmd(2),
      i2  => group_2_2_nq_mem_39,
      nq  => group_2_2_cmd_rig_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_3_not_cmd(0),
      i1  => group_2_2_decoder_horizon_track_3_not_cmd(1),
      i2  => group_2_2_nq_mem_40,
      nq  => group_2_2_cmd_bot_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_3_not_cmd(1),
      i1  => group_2_2_nq_mem_40,
      i2  => group_2_2_nq_mem_38,
      nq  => group_2_2_cmd_top_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_3_not_cmd(0),
      i1  => group_2_2_nq_mem_39,
      i2  => group_2_2_nq_mem_40,
      nq  => group_2_2_cmd_pin4_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_3_q0_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_39,
      i1  => group_2_2_nq_mem_38,
      i2  => group_2_2_nq_mem_40,
      nq  => group_2_2_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_37,
      nq  => group_2_2_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_36,
      nq  => group_2_2_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_35,
      nq  => group_2_2_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_2_q7_ins : a3_x2
   port map (
      i0  => group_2_2_nq_mem_36,
      i1  => group_2_2_nq_mem_35,
      i2  => group_2_2_nq_mem_37,
      q   => g_1_2_cmd_lef_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_2_q6_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_2_not_cmd(1),
      i1  => group_2_2_decoder_horizon_track_2_not_cmd(2),
      i2  => group_2_2_nq_mem_35,
      nq  => g_1_2_cmd_bot_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_2_q5_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_2_not_cmd(0),
      i1  => group_2_2_decoder_horizon_track_2_not_cmd(2),
      i2  => group_2_2_nq_mem_36,
      nq  => g_1_2_cmd_top_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_35,
      i1  => group_2_2_decoder_horizon_track_2_not_cmd(2),
      i2  => group_2_2_nq_mem_36,
      nq  => group_2_2_cmd_rig_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_2_not_cmd(0),
      i1  => group_2_2_decoder_horizon_track_2_not_cmd(1),
      i2  => group_2_2_nq_mem_37,
      nq  => group_2_2_cmd_bot_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_2_not_cmd(1),
      i1  => group_2_2_nq_mem_37,
      i2  => group_2_2_nq_mem_35,
      nq  => group_2_2_cmd_top_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_2_not_cmd(0),
      i1  => group_2_2_nq_mem_36,
      i2  => group_2_2_nq_mem_37,
      nq  => group_2_2_cmd_pin4_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_2_q0_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_36,
      i1  => group_2_2_nq_mem_35,
      i2  => group_2_2_nq_mem_37,
      nq  => group_2_2_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_34,
      nq  => group_2_2_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_33,
      nq  => group_2_2_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_32,
      nq  => group_2_2_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_1_q7_ins : a3_x2
   port map (
      i0  => group_2_2_nq_mem_33,
      i1  => group_2_2_nq_mem_32,
      i2  => group_2_2_nq_mem_34,
      q   => g_1_2_cmd_lef_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_1_q6_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_1_not_cmd(1),
      i1  => group_2_2_decoder_horizon_track_1_not_cmd(2),
      i2  => group_2_2_nq_mem_32,
      nq  => g_1_2_cmd_bot_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_1_q5_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_1_not_cmd(0),
      i1  => group_2_2_decoder_horizon_track_1_not_cmd(2),
      i2  => group_2_2_nq_mem_33,
      nq  => g_1_2_cmd_top_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_32,
      i1  => group_2_2_decoder_horizon_track_1_not_cmd(2),
      i2  => group_2_2_nq_mem_33,
      nq  => group_2_2_cmd_rig_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_1_not_cmd(0),
      i1  => group_2_2_decoder_horizon_track_1_not_cmd(1),
      i2  => group_2_2_nq_mem_34,
      nq  => group_2_2_cmd_bot_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_1_not_cmd(1),
      i1  => group_2_2_nq_mem_34,
      i2  => group_2_2_nq_mem_32,
      nq  => group_2_2_cmd_top_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_1_not_cmd(0),
      i1  => group_2_2_nq_mem_33,
      i2  => group_2_2_nq_mem_34,
      nq  => group_2_2_cmd_pin4_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_1_q0_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_33,
      i1  => group_2_2_nq_mem_32,
      i2  => group_2_2_nq_mem_34,
      nq  => group_2_2_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_31,
      nq  => group_2_2_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_30,
      nq  => group_2_2_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_2_nq_mem_29,
      nq  => group_2_2_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_0_q7_ins : a3_x2
   port map (
      i0  => group_2_2_nq_mem_30,
      i1  => group_2_2_nq_mem_29,
      i2  => group_2_2_nq_mem_31,
      q   => g_1_2_cmd_lef_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_0_q6_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_0_not_cmd(1),
      i1  => group_2_2_decoder_horizon_track_0_not_cmd(2),
      i2  => group_2_2_nq_mem_29,
      nq  => g_1_2_cmd_bot_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_0_q5_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_0_not_cmd(0),
      i1  => group_2_2_decoder_horizon_track_0_not_cmd(2),
      i2  => group_2_2_nq_mem_30,
      nq  => g_1_2_cmd_top_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_29,
      i1  => group_2_2_decoder_horizon_track_0_not_cmd(2),
      i2  => group_2_2_nq_mem_30,
      nq  => group_2_2_cmd_rig_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_0_not_cmd(0),
      i1  => group_2_2_decoder_horizon_track_0_not_cmd(1),
      i2  => group_2_2_nq_mem_31,
      nq  => group_2_2_cmd_bot_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_0_not_cmd(1),
      i1  => group_2_2_nq_mem_31,
      i2  => group_2_2_nq_mem_29,
      nq  => group_2_2_cmd_top_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_2_2_decoder_horizon_track_0_not_cmd(0),
      i1  => group_2_2_nq_mem_30,
      i2  => group_2_2_nq_mem_31,
      nq  => group_2_2_cmd_pin4_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_decoder_horizon_track_0_q0_ins : no3_x1
   port map (
      i0  => group_2_2_nq_mem_30,
      i1  => group_2_2_nq_mem_29,
      i2  => group_2_2_nq_mem_31,
      nq  => group_2_2_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_topside_in1_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_20,
      i0  => g_1_2_rig_0,
      i1  => g_1_2_rig_1,
      nq  => group_2_2_clb_topside_in1_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_topside_in1_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_20,
      i0  => g_1_2_rig_2,
      i1  => g_1_2_rig_3,
      nq  => group_2_2_clb_topside_in1_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_topside_in1_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_20,
      i0  => g_1_2_rig_4,
      i1  => g_1_2_rig_5,
      nq  => group_2_2_clb_topside_in1_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_topside_in1_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_20,
      i0  => g_1_2_rig_6,
      i1  => g_1_2_rig_7,
      nq  => group_2_2_clb_topside_in1_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_topside_in1_mux_mx10 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_21,
      i0  => group_2_2_clb_topside_in1_mux_q00,
      i1  => group_2_2_clb_topside_in1_mux_q01,
      nq  => group_2_2_clb_topside_in1_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_topside_in1_mux_mx11 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_21,
      i0  => group_2_2_clb_topside_in1_mux_q02,
      i1  => group_2_2_clb_topside_in1_mux_q03,
      nq  => group_2_2_clb_topside_in1_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_topside_in1_mux_mx20 : mx2_x2
   port map (
      cmd => group_2_2_nq_mem_22,
      i0  => group_2_2_clb_topside_in1_mux_q10,
      i1  => group_2_2_clb_topside_in1_mux_q11,
      q   => g_2_2_out_top,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_in0_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_17,
      i0  => g_1_2_rig_0,
      i1  => g_1_2_rig_1,
      nq  => group_2_2_clb_in0_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_in0_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_17,
      i0  => g_1_2_rig_2,
      i1  => g_1_2_rig_3,
      nq  => group_2_2_clb_in0_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_in0_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_17,
      i0  => g_1_2_rig_4,
      i1  => g_1_2_rig_5,
      nq  => group_2_2_clb_in0_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_in0_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_17,
      i0  => g_1_2_rig_6,
      i1  => g_1_2_rig_7,
      nq  => group_2_2_clb_in0_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_in0_mux_mx10 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_18,
      i0  => group_2_2_clb_in0_mux_q00,
      i1  => group_2_2_clb_in0_mux_q01,
      nq  => group_2_2_clb_in0_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_in0_mux_mx11 : nmx2_x1
   port map (
      cmd => group_2_2_nq_mem_18,
      i0  => group_2_2_clb_in0_mux_q02,
      i1  => group_2_2_clb_in0_mux_q03,
      nq  => group_2_2_clb_in0_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_2_clb_in0_mux_mx20 : mx2_x2
   port map (
      cmd => group_2_2_nq_mem_19,
      i0  => group_2_2_clb_in0_mux_q10,
      i1  => group_2_2_clb_in0_mux_q11,
      q   => group_2_2_in_0,
      vdd => vdd,
      vss => vss
   );

group_2_2_lut_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_2_in_3,
      i0  => group_2_2_nq_mem_0,
      i1  => group_2_2_nq_mem_1,
      nq  => group_2_2_lut_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_2_lut_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_2_in_3,
      i0  => group_2_2_nq_mem_2,
      i1  => group_2_2_nq_mem_3,
      nq  => group_2_2_lut_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_2_lut_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_2_in_3,
      i0  => group_2_2_nq_mem_4,
      i1  => group_2_2_nq_mem_5,
      nq  => group_2_2_lut_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_2_lut_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_2_in_3,
      i0  => group_2_2_nq_mem_6,
      i1  => group_2_2_nq_mem_7,
      nq  => group_2_2_lut_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_2_lut_mux_mx04 : nmx2_x1
   port map (
      cmd => group_2_2_in_3,
      i0  => group_2_2_nq_mem_8,
      i1  => group_2_2_nq_mem_9,
      nq  => group_2_2_lut_mux_q04,
      vdd => vdd,
      vss => vss
   );

group_2_2_lut_mux_mx05 : nmx2_x1
   port map (
      cmd => group_2_2_in_3,
      i0  => group_2_2_nq_mem_10,
      i1  => group_2_2_nq_mem_11,
      nq  => group_2_2_lut_mux_q05,
      vdd => vdd,
      vss => vss
   );

group_2_2_lut_mux_mx06 : nmx2_x1
   port map (
      cmd => group_2_2_in_3,
      i0  => group_2_2_nq_mem_12,
      i1  => group_2_2_nq_mem_13,
      nq  => group_2_2_lut_mux_q06,
      vdd => vdd,
      vss => vss
   );

group_2_2_lut_mux_mx07 : nmx2_x1
   port map (
      cmd => group_2_2_in_3,
      i0  => group_2_2_nq_mem_14,
      i1  => group_2_2_nq_mem_15,
      nq  => group_2_2_lut_mux_q07,
      vdd => vdd,
      vss => vss
   );

group_2_2_lut_mux_mx10 : nmx2_x1
   port map (
      cmd => g_1_2_out_rig,
      i0  => group_2_2_lut_mux_q00,
      i1  => group_2_2_lut_mux_q01,
      nq  => group_2_2_lut_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_2_lut_mux_mx11 : nmx2_x1
   port map (
      cmd => g_1_2_out_rig,
      i0  => group_2_2_lut_mux_q02,
      i1  => group_2_2_lut_mux_q03,
      nq  => group_2_2_lut_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_2_lut_mux_mx12 : nmx2_x1
   port map (
      cmd => g_1_2_out_rig,
      i0  => group_2_2_lut_mux_q04,
      i1  => group_2_2_lut_mux_q05,
      nq  => group_2_2_lut_mux_q12,
      vdd => vdd,
      vss => vss
   );

group_2_2_lut_mux_mx13 : nmx2_x1
   port map (
      cmd => g_1_2_out_rig,
      i0  => group_2_2_lut_mux_q06,
      i1  => group_2_2_lut_mux_q07,
      nq  => group_2_2_lut_mux_q13,
      vdd => vdd,
      vss => vss
   );

group_2_2_lut_mux_mx20 : nmx2_x1
   port map (
      cmd => g_2_1_out_top,
      i0  => group_2_2_lut_mux_q10,
      i1  => group_2_2_lut_mux_q11,
      nq  => group_2_2_lut_mux_q20,
      vdd => vdd,
      vss => vss
   );

group_2_2_lut_mux_mx21 : nmx2_x1
   port map (
      cmd => g_2_1_out_top,
      i0  => group_2_2_lut_mux_q12,
      i1  => group_2_2_lut_mux_q13,
      nq  => group_2_2_lut_mux_q21,
      vdd => vdd,
      vss => vss
   );

group_2_2_lut_mux_mx30 : nmx2_x1
   port map (
      cmd => group_2_2_in_0,
      i0  => group_2_2_lut_mux_q20,
      i1  => group_2_2_lut_mux_q21,
      nq  => group_2_2_out_lut,
      vdd => vdd,
      vss => vss
   );

group_2_1_mux_scan : mx2_x2
   port map (
      cmd => g_2_1_test_in,
      i0  => group_2_1_out_lut,
      i1  => g_1_1_scout,
      q   => group_2_1_out_lut_scan,
      vdd => vdd,
      vss => vss
   );

group_2_1_buf_test : buf_x2
   port map (
      i   => g_2_1_test_in,
      q   => g_1_1_test_in,
      vdd => vdd,
      vss => vss
   );

group_2_1_flip_flop_clb : sff1_x4
   port map (
      ck  => clk_bot_x2,
      i   => group_2_1_out_lut_scan,
      q   => g_2_1_scout,
      vdd => vdd,
      vss => vss
   );

group_2_1_mux_out : mx2_x2
   port map (
      cmd => group_2_1_nq_mem_16,
      i0  => group_2_1_out_lut,
      i1  => g_2_1_scout,
      q   => group_2_1_out_clb,
      vdd => vdd,
      vss => vss
   );

group_2_1_zero_horiz_0 : zero_x0
   port map (
      nq  => group_2_1_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_2_1_cmd_zero_lef_0,
      i   => group_2_1_sig_zero_horiz_0,
      q   => g_1_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_pin4_lef_0 : ts_x4
   port map (
      cmd => group_2_1_cmd_pin4_lef_0,
      i   => group_2_1_out_clb,
      q   => g_1_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_lef_0 : ts_x4
   port map (
      cmd => group_2_1_cmd_top_lef_0,
      i   => g_2_1_top_0,
      q   => g_1_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_lef_0 : ts_x4
   port map (
      cmd => group_2_1_cmd_bot_lef_0,
      i   => g_2_0_top_0,
      q   => g_1_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_lef_0 : ts_x4
   port map (
      cmd => group_2_1_cmd_rig_lef_0,
      i   => g_2_1_rig_0,
      q   => g_1_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_rig_0 : ts_x4
   port map (
      cmd => g_2_1_cmd_top_rig_0,
      i   => g_2_1_top_0,
      q   => g_2_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_rig_0 : ts_x4
   port map (
      cmd => g_2_1_cmd_bot_rig_0,
      i   => g_2_0_top_0,
      q   => g_2_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_rig_0 : ts_x4
   port map (
      cmd => g_2_1_cmd_lef_rig_0,
      i   => g_1_1_rig_0,
      q   => g_2_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_zero_horiz_1 : zero_x0
   port map (
      nq  => group_2_1_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_2_1_cmd_zero_lef_1,
      i   => group_2_1_sig_zero_horiz_1,
      q   => g_1_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_pin4_lef_1 : ts_x4
   port map (
      cmd => group_2_1_cmd_pin4_lef_1,
      i   => group_2_1_out_clb,
      q   => g_1_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_lef_1 : ts_x4
   port map (
      cmd => group_2_1_cmd_top_lef_1,
      i   => g_2_1_top_1,
      q   => g_1_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_lef_1 : ts_x4
   port map (
      cmd => group_2_1_cmd_bot_lef_1,
      i   => g_2_0_top_1,
      q   => g_1_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_lef_1 : ts_x4
   port map (
      cmd => group_2_1_cmd_rig_lef_1,
      i   => g_2_1_rig_1,
      q   => g_1_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_rig_1 : ts_x4
   port map (
      cmd => g_2_1_cmd_top_rig_1,
      i   => g_2_1_top_1,
      q   => g_2_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_rig_1 : ts_x4
   port map (
      cmd => g_2_1_cmd_bot_rig_1,
      i   => g_2_0_top_1,
      q   => g_2_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_rig_1 : ts_x4
   port map (
      cmd => g_2_1_cmd_lef_rig_1,
      i   => g_1_1_rig_1,
      q   => g_2_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_zero_horiz_2 : zero_x0
   port map (
      nq  => group_2_1_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_2_1_cmd_zero_lef_2,
      i   => group_2_1_sig_zero_horiz_2,
      q   => g_1_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_pin4_lef_2 : ts_x4
   port map (
      cmd => group_2_1_cmd_pin4_lef_2,
      i   => group_2_1_out_clb,
      q   => g_1_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_lef_2 : ts_x4
   port map (
      cmd => group_2_1_cmd_top_lef_2,
      i   => g_2_1_top_2,
      q   => g_1_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_lef_2 : ts_x4
   port map (
      cmd => group_2_1_cmd_bot_lef_2,
      i   => g_2_0_top_2,
      q   => g_1_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_lef_2 : ts_x4
   port map (
      cmd => group_2_1_cmd_rig_lef_2,
      i   => g_2_1_rig_2,
      q   => g_1_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_rig_2 : ts_x4
   port map (
      cmd => g_2_1_cmd_top_rig_2,
      i   => g_2_1_top_2,
      q   => g_2_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_rig_2 : ts_x4
   port map (
      cmd => g_2_1_cmd_bot_rig_2,
      i   => g_2_0_top_2,
      q   => g_2_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_rig_2 : ts_x4
   port map (
      cmd => g_2_1_cmd_lef_rig_2,
      i   => g_1_1_rig_2,
      q   => g_2_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_zero_horiz_3 : zero_x0
   port map (
      nq  => group_2_1_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_2_1_cmd_zero_lef_3,
      i   => group_2_1_sig_zero_horiz_3,
      q   => g_1_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_pin4_lef_3 : ts_x4
   port map (
      cmd => group_2_1_cmd_pin4_lef_3,
      i   => group_2_1_out_clb,
      q   => g_1_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_lef_3 : ts_x4
   port map (
      cmd => group_2_1_cmd_top_lef_3,
      i   => g_2_1_top_3,
      q   => g_1_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_lef_3 : ts_x4
   port map (
      cmd => group_2_1_cmd_bot_lef_3,
      i   => g_2_0_top_3,
      q   => g_1_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_lef_3 : ts_x4
   port map (
      cmd => group_2_1_cmd_rig_lef_3,
      i   => g_2_1_rig_3,
      q   => g_1_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_rig_3 : ts_x4
   port map (
      cmd => g_2_1_cmd_top_rig_3,
      i   => g_2_1_top_3,
      q   => g_2_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_rig_3 : ts_x4
   port map (
      cmd => g_2_1_cmd_bot_rig_3,
      i   => g_2_0_top_3,
      q   => g_2_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_rig_3 : ts_x4
   port map (
      cmd => g_2_1_cmd_lef_rig_3,
      i   => g_1_1_rig_3,
      q   => g_2_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_zero_horiz_4 : zero_x0
   port map (
      nq  => group_2_1_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_2_1_cmd_zero_lef_4,
      i   => group_2_1_sig_zero_horiz_4,
      q   => g_1_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_pin4_lef_4 : ts_x4
   port map (
      cmd => group_2_1_cmd_pin4_lef_4,
      i   => group_2_1_out_clb,
      q   => g_1_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_lef_4 : ts_x4
   port map (
      cmd => group_2_1_cmd_top_lef_4,
      i   => g_2_1_top_4,
      q   => g_1_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_lef_4 : ts_x4
   port map (
      cmd => group_2_1_cmd_bot_lef_4,
      i   => g_2_0_top_4,
      q   => g_1_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_lef_4 : ts_x4
   port map (
      cmd => group_2_1_cmd_rig_lef_4,
      i   => g_2_1_rig_4,
      q   => g_1_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_rig_4 : ts_x4
   port map (
      cmd => g_2_1_cmd_top_rig_4,
      i   => g_2_1_top_4,
      q   => g_2_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_rig_4 : ts_x4
   port map (
      cmd => g_2_1_cmd_bot_rig_4,
      i   => g_2_0_top_4,
      q   => g_2_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_rig_4 : ts_x4
   port map (
      cmd => g_2_1_cmd_lef_rig_4,
      i   => g_1_1_rig_4,
      q   => g_2_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_zero_horiz_5 : zero_x0
   port map (
      nq  => group_2_1_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_2_1_cmd_zero_lef_5,
      i   => group_2_1_sig_zero_horiz_5,
      q   => g_1_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_pin4_lef_5 : ts_x4
   port map (
      cmd => group_2_1_cmd_pin4_lef_5,
      i   => group_2_1_out_clb,
      q   => g_1_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_lef_5 : ts_x4
   port map (
      cmd => group_2_1_cmd_top_lef_5,
      i   => g_2_1_top_5,
      q   => g_1_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_lef_5 : ts_x4
   port map (
      cmd => group_2_1_cmd_bot_lef_5,
      i   => g_2_0_top_5,
      q   => g_1_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_lef_5 : ts_x4
   port map (
      cmd => group_2_1_cmd_rig_lef_5,
      i   => g_2_1_rig_5,
      q   => g_1_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_rig_5 : ts_x4
   port map (
      cmd => g_2_1_cmd_top_rig_5,
      i   => g_2_1_top_5,
      q   => g_2_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_rig_5 : ts_x4
   port map (
      cmd => g_2_1_cmd_bot_rig_5,
      i   => g_2_0_top_5,
      q   => g_2_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_rig_5 : ts_x4
   port map (
      cmd => g_2_1_cmd_lef_rig_5,
      i   => g_1_1_rig_5,
      q   => g_2_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_zero_horiz_6 : zero_x0
   port map (
      nq  => group_2_1_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_2_1_cmd_zero_lef_6,
      i   => group_2_1_sig_zero_horiz_6,
      q   => g_1_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_pin4_lef_6 : ts_x4
   port map (
      cmd => group_2_1_cmd_pin4_lef_6,
      i   => group_2_1_out_clb,
      q   => g_1_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_lef_6 : ts_x4
   port map (
      cmd => group_2_1_cmd_top_lef_6,
      i   => g_2_1_top_6,
      q   => g_1_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_lef_6 : ts_x4
   port map (
      cmd => group_2_1_cmd_bot_lef_6,
      i   => g_2_0_top_6,
      q   => g_1_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_lef_6 : ts_x4
   port map (
      cmd => group_2_1_cmd_rig_lef_6,
      i   => g_2_1_rig_6,
      q   => g_1_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_rig_6 : ts_x4
   port map (
      cmd => g_2_1_cmd_top_rig_6,
      i   => g_2_1_top_6,
      q   => g_2_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_rig_6 : ts_x4
   port map (
      cmd => g_2_1_cmd_bot_rig_6,
      i   => g_2_0_top_6,
      q   => g_2_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_rig_6 : ts_x4
   port map (
      cmd => g_2_1_cmd_lef_rig_6,
      i   => g_1_1_rig_6,
      q   => g_2_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_zero_horiz_7 : zero_x0
   port map (
      nq  => group_2_1_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_2_1_cmd_zero_lef_7,
      i   => group_2_1_sig_zero_horiz_7,
      q   => g_1_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_pin4_lef_7 : ts_x4
   port map (
      cmd => group_2_1_cmd_pin4_lef_7,
      i   => group_2_1_out_clb,
      q   => g_1_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_lef_7 : ts_x4
   port map (
      cmd => group_2_1_cmd_top_lef_7,
      i   => g_2_1_top_7,
      q   => g_1_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_lef_7 : ts_x4
   port map (
      cmd => group_2_1_cmd_bot_lef_7,
      i   => g_2_0_top_7,
      q   => g_1_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_lef_7 : ts_x4
   port map (
      cmd => group_2_1_cmd_rig_lef_7,
      i   => g_2_1_rig_7,
      q   => g_1_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_rig_7 : ts_x4
   port map (
      cmd => g_2_1_cmd_top_rig_7,
      i   => g_2_1_top_7,
      q   => g_2_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_rig_7 : ts_x4
   port map (
      cmd => g_2_1_cmd_bot_rig_7,
      i   => g_2_0_top_7,
      q   => g_2_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_rig_7 : ts_x4
   port map (
      cmd => g_2_1_cmd_lef_rig_7,
      i   => g_1_1_rig_7,
      q   => g_2_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_zero_vert_0 : zero_x0
   port map (
      nq  => group_2_1_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_2_1_cmd_zero_bot_0,
      i   => group_2_1_sig_zero_vert_0,
      q   => g_2_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_pin5_bot_0 : ts_x4
   port map (
      cmd => group_2_1_cmd_pin5_bot_0,
      i   => group_2_1_out_clb,
      q   => g_2_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_bot_0 : ts_x4
   port map (
      cmd => group_2_1_cmd_top_bot_0,
      i   => g_2_1_top_0,
      q   => g_2_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_bot_0 : ts_x4
   port map (
      cmd => group_2_1_cmd_lef_bot_0,
      i   => g_1_1_rig_0,
      q   => g_2_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_bot_0 : ts_x4
   port map (
      cmd => group_2_1_cmd_rig_bot_0,
      i   => g_2_1_rig_0,
      q   => g_2_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_top_0 : ts_x4
   port map (
      cmd => g_2_1_cmd_bot_top_0,
      i   => g_2_0_top_0,
      q   => g_2_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_top_0 : ts_x4
   port map (
      cmd => g_2_1_cmd_lef_top_0,
      i   => g_1_1_rig_0,
      q   => g_2_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_top_0 : ts_x4
   port map (
      cmd => g_2_1_cmd_rig_top_0,
      i   => g_2_1_rig_0,
      q   => g_2_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_zero_vert_1 : zero_x0
   port map (
      nq  => group_2_1_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_2_1_cmd_zero_bot_1,
      i   => group_2_1_sig_zero_vert_1,
      q   => g_2_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_pin5_bot_1 : ts_x4
   port map (
      cmd => group_2_1_cmd_pin5_bot_1,
      i   => group_2_1_out_clb,
      q   => g_2_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_bot_1 : ts_x4
   port map (
      cmd => group_2_1_cmd_top_bot_1,
      i   => g_2_1_top_1,
      q   => g_2_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_bot_1 : ts_x4
   port map (
      cmd => group_2_1_cmd_lef_bot_1,
      i   => g_1_1_rig_1,
      q   => g_2_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_bot_1 : ts_x4
   port map (
      cmd => group_2_1_cmd_rig_bot_1,
      i   => g_2_1_rig_1,
      q   => g_2_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_top_1 : ts_x4
   port map (
      cmd => g_2_1_cmd_bot_top_1,
      i   => g_2_0_top_1,
      q   => g_2_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_top_1 : ts_x4
   port map (
      cmd => g_2_1_cmd_lef_top_1,
      i   => g_1_1_rig_1,
      q   => g_2_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_top_1 : ts_x4
   port map (
      cmd => g_2_1_cmd_rig_top_1,
      i   => g_2_1_rig_1,
      q   => g_2_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_zero_vert_2 : zero_x0
   port map (
      nq  => group_2_1_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_2_1_cmd_zero_bot_2,
      i   => group_2_1_sig_zero_vert_2,
      q   => g_2_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_pin5_bot_2 : ts_x4
   port map (
      cmd => group_2_1_cmd_pin5_bot_2,
      i   => group_2_1_out_clb,
      q   => g_2_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_bot_2 : ts_x4
   port map (
      cmd => group_2_1_cmd_top_bot_2,
      i   => g_2_1_top_2,
      q   => g_2_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_bot_2 : ts_x4
   port map (
      cmd => group_2_1_cmd_lef_bot_2,
      i   => g_1_1_rig_2,
      q   => g_2_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_bot_2 : ts_x4
   port map (
      cmd => group_2_1_cmd_rig_bot_2,
      i   => g_2_1_rig_2,
      q   => g_2_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_top_2 : ts_x4
   port map (
      cmd => g_2_1_cmd_bot_top_2,
      i   => g_2_0_top_2,
      q   => g_2_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_top_2 : ts_x4
   port map (
      cmd => g_2_1_cmd_lef_top_2,
      i   => g_1_1_rig_2,
      q   => g_2_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_top_2 : ts_x4
   port map (
      cmd => g_2_1_cmd_rig_top_2,
      i   => g_2_1_rig_2,
      q   => g_2_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_zero_vert_3 : zero_x0
   port map (
      nq  => group_2_1_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_2_1_cmd_zero_bot_3,
      i   => group_2_1_sig_zero_vert_3,
      q   => g_2_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_pin5_bot_3 : ts_x4
   port map (
      cmd => group_2_1_cmd_pin5_bot_3,
      i   => group_2_1_out_clb,
      q   => g_2_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_bot_3 : ts_x4
   port map (
      cmd => group_2_1_cmd_top_bot_3,
      i   => g_2_1_top_3,
      q   => g_2_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_bot_3 : ts_x4
   port map (
      cmd => group_2_1_cmd_lef_bot_3,
      i   => g_1_1_rig_3,
      q   => g_2_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_bot_3 : ts_x4
   port map (
      cmd => group_2_1_cmd_rig_bot_3,
      i   => g_2_1_rig_3,
      q   => g_2_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_top_3 : ts_x4
   port map (
      cmd => g_2_1_cmd_bot_top_3,
      i   => g_2_0_top_3,
      q   => g_2_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_top_3 : ts_x4
   port map (
      cmd => g_2_1_cmd_lef_top_3,
      i   => g_1_1_rig_3,
      q   => g_2_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_top_3 : ts_x4
   port map (
      cmd => g_2_1_cmd_rig_top_3,
      i   => g_2_1_rig_3,
      q   => g_2_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_zero_vert_4 : zero_x0
   port map (
      nq  => group_2_1_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_2_1_cmd_zero_bot_4,
      i   => group_2_1_sig_zero_vert_4,
      q   => g_2_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_pin5_bot_4 : ts_x4
   port map (
      cmd => group_2_1_cmd_pin5_bot_4,
      i   => group_2_1_out_clb,
      q   => g_2_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_bot_4 : ts_x4
   port map (
      cmd => group_2_1_cmd_top_bot_4,
      i   => g_2_1_top_4,
      q   => g_2_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_bot_4 : ts_x4
   port map (
      cmd => group_2_1_cmd_lef_bot_4,
      i   => g_1_1_rig_4,
      q   => g_2_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_bot_4 : ts_x4
   port map (
      cmd => group_2_1_cmd_rig_bot_4,
      i   => g_2_1_rig_4,
      q   => g_2_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_top_4 : ts_x4
   port map (
      cmd => g_2_1_cmd_bot_top_4,
      i   => g_2_0_top_4,
      q   => g_2_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_top_4 : ts_x4
   port map (
      cmd => g_2_1_cmd_lef_top_4,
      i   => g_1_1_rig_4,
      q   => g_2_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_top_4 : ts_x4
   port map (
      cmd => g_2_1_cmd_rig_top_4,
      i   => g_2_1_rig_4,
      q   => g_2_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_zero_vert_5 : zero_x0
   port map (
      nq  => group_2_1_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_2_1_cmd_zero_bot_5,
      i   => group_2_1_sig_zero_vert_5,
      q   => g_2_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_pin5_bot_5 : ts_x4
   port map (
      cmd => group_2_1_cmd_pin5_bot_5,
      i   => group_2_1_out_clb,
      q   => g_2_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_bot_5 : ts_x4
   port map (
      cmd => group_2_1_cmd_top_bot_5,
      i   => g_2_1_top_5,
      q   => g_2_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_bot_5 : ts_x4
   port map (
      cmd => group_2_1_cmd_lef_bot_5,
      i   => g_1_1_rig_5,
      q   => g_2_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_bot_5 : ts_x4
   port map (
      cmd => group_2_1_cmd_rig_bot_5,
      i   => g_2_1_rig_5,
      q   => g_2_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_top_5 : ts_x4
   port map (
      cmd => g_2_1_cmd_bot_top_5,
      i   => g_2_0_top_5,
      q   => g_2_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_top_5 : ts_x4
   port map (
      cmd => g_2_1_cmd_lef_top_5,
      i   => g_1_1_rig_5,
      q   => g_2_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_top_5 : ts_x4
   port map (
      cmd => g_2_1_cmd_rig_top_5,
      i   => g_2_1_rig_5,
      q   => g_2_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_zero_vert_6 : zero_x0
   port map (
      nq  => group_2_1_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_2_1_cmd_zero_bot_6,
      i   => group_2_1_sig_zero_vert_6,
      q   => g_2_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_pin5_bot_6 : ts_x4
   port map (
      cmd => group_2_1_cmd_pin5_bot_6,
      i   => group_2_1_out_clb,
      q   => g_2_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_bot_6 : ts_x4
   port map (
      cmd => group_2_1_cmd_top_bot_6,
      i   => g_2_1_top_6,
      q   => g_2_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_bot_6 : ts_x4
   port map (
      cmd => group_2_1_cmd_lef_bot_6,
      i   => g_1_1_rig_6,
      q   => g_2_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_bot_6 : ts_x4
   port map (
      cmd => group_2_1_cmd_rig_bot_6,
      i   => g_2_1_rig_6,
      q   => g_2_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_top_6 : ts_x4
   port map (
      cmd => g_2_1_cmd_bot_top_6,
      i   => g_2_0_top_6,
      q   => g_2_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_top_6 : ts_x4
   port map (
      cmd => g_2_1_cmd_lef_top_6,
      i   => g_1_1_rig_6,
      q   => g_2_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_top_6 : ts_x4
   port map (
      cmd => g_2_1_cmd_rig_top_6,
      i   => g_2_1_rig_6,
      q   => g_2_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_zero_vert_7 : zero_x0
   port map (
      nq  => group_2_1_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_2_1_cmd_zero_bot_7,
      i   => group_2_1_sig_zero_vert_7,
      q   => g_2_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_pin5_bot_7 : ts_x4
   port map (
      cmd => group_2_1_cmd_pin5_bot_7,
      i   => group_2_1_out_clb,
      q   => g_2_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_top_bot_7 : ts_x4
   port map (
      cmd => group_2_1_cmd_top_bot_7,
      i   => g_2_1_top_7,
      q   => g_2_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_bot_7 : ts_x4
   port map (
      cmd => group_2_1_cmd_lef_bot_7,
      i   => g_1_1_rig_7,
      q   => g_2_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_bot_7 : ts_x4
   port map (
      cmd => group_2_1_cmd_rig_bot_7,
      i   => g_2_1_rig_7,
      q   => g_2_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_bot_top_7 : ts_x4
   port map (
      cmd => g_2_1_cmd_bot_top_7,
      i   => g_2_0_top_7,
      q   => g_2_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_lef_top_7 : ts_x4
   port map (
      cmd => g_2_1_cmd_lef_top_7,
      i   => g_1_1_rig_7,
      q   => g_2_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_ts_rig_top_7 : ts_x4
   port map (
      cmd => g_2_1_cmd_rig_top_7,
      i   => g_2_1_rig_7,
      q   => g_2_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_mem_0 : sram_x1
   port map (
      d      => g_2_1_data_top(0),
      nq     => group_2_1_nq_mem_0,
      strobe => group_2_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_1 : sram_x1
   port map (
      d      => g_2_1_data_top(1),
      nq     => group_2_1_nq_mem_1,
      strobe => group_2_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_2 : sram_x1
   port map (
      d      => g_2_1_data_top(2),
      nq     => group_2_1_nq_mem_2,
      strobe => group_2_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_3 : sram_x1
   port map (
      d      => g_2_1_data_top(3),
      nq     => group_2_1_nq_mem_3,
      strobe => group_2_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_4 : sram_x1
   port map (
      d      => g_2_1_data_top(4),
      nq     => group_2_1_nq_mem_4,
      strobe => group_2_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_5 : sram_x1
   port map (
      d      => g_2_1_data_top(5),
      nq     => group_2_1_nq_mem_5,
      strobe => group_2_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_6 : sram_x1
   port map (
      d      => g_2_1_data_top(6),
      nq     => group_2_1_nq_mem_6,
      strobe => group_2_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_7 : sram_x1
   port map (
      d      => g_2_1_data_top(7),
      nq     => group_2_1_nq_mem_7,
      strobe => group_2_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_8 : sram_x1
   port map (
      d      => g_2_1_data_top(0),
      nq     => group_2_1_nq_mem_8,
      strobe => group_2_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_9 : sram_x1
   port map (
      d      => g_2_1_data_top(1),
      nq     => group_2_1_nq_mem_9,
      strobe => group_2_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_10 : sram_x1
   port map (
      d      => g_2_1_data_top(2),
      nq     => group_2_1_nq_mem_10,
      strobe => group_2_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_11 : sram_x1
   port map (
      d      => g_2_1_data_top(3),
      nq     => group_2_1_nq_mem_11,
      strobe => group_2_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_12 : sram_x1
   port map (
      d      => g_2_1_data_top(4),
      nq     => group_2_1_nq_mem_12,
      strobe => group_2_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_13 : sram_x1
   port map (
      d      => g_2_1_data_top(5),
      nq     => group_2_1_nq_mem_13,
      strobe => group_2_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_14 : sram_x1
   port map (
      d      => g_2_1_data_top(6),
      nq     => group_2_1_nq_mem_14,
      strobe => group_2_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_15 : sram_x1
   port map (
      d      => g_2_1_data_top(7),
      nq     => group_2_1_nq_mem_15,
      strobe => group_2_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_16 : sram_x1
   port map (
      d      => g_2_1_data_top(0),
      nq     => group_2_1_nq_mem_16,
      strobe => group_2_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_17 : sram_x1
   port map (
      d      => g_2_1_data_top(1),
      nq     => group_2_1_nq_mem_17,
      strobe => group_2_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_18 : sram_x1
   port map (
      d      => g_2_1_data_top(2),
      nq     => group_2_1_nq_mem_18,
      strobe => group_2_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_19 : sram_x1
   port map (
      d      => g_2_1_data_top(3),
      nq     => group_2_1_nq_mem_19,
      strobe => group_2_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_20 : sram_x1
   port map (
      d      => g_2_1_data_top(4),
      nq     => group_2_1_nq_mem_20,
      strobe => group_2_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_21 : sram_x1
   port map (
      d      => g_2_1_data_top(5),
      nq     => group_2_1_nq_mem_21,
      strobe => group_2_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_22 : sram_x1
   port map (
      d      => g_2_1_data_top(6),
      nq     => group_2_1_nq_mem_22,
      strobe => group_2_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_23 : sram_x1
   port map (
      d      => g_2_1_data_top(7),
      nq     => group_2_1_nq_mem_23,
      strobe => group_2_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_24 : sram_x1
   port map (
      d      => g_2_1_data_top(0),
      nq     => group_2_1_nq_mem_24,
      strobe => group_2_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_25 : sram_x1
   port map (
      d      => g_2_1_data_top(1),
      nq     => group_2_1_nq_mem_25,
      strobe => group_2_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_26 : sram_x1
   port map (
      d      => g_2_1_data_top(2),
      nq     => group_2_1_nq_mem_26,
      strobe => group_2_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_27 : sram_x1
   port map (
      d      => g_2_1_data_top(3),
      nq     => group_2_1_nq_mem_27,
      strobe => group_2_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_28 : sram_x1
   port map (
      d      => g_2_1_data_top(4),
      nq     => group_2_1_nq_mem_28,
      strobe => group_2_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_29 : sram_x1
   port map (
      d      => g_2_1_data_top(5),
      nq     => group_2_1_nq_mem_29,
      strobe => group_2_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_30 : sram_x1
   port map (
      d      => g_2_1_data_top(6),
      nq     => group_2_1_nq_mem_30,
      strobe => group_2_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_31 : sram_x1
   port map (
      d      => g_2_1_data_top(7),
      nq     => group_2_1_nq_mem_31,
      strobe => group_2_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_32 : sram_x1
   port map (
      d      => g_2_1_data_top(0),
      nq     => group_2_1_nq_mem_32,
      strobe => group_2_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_33 : sram_x1
   port map (
      d      => g_2_1_data_top(1),
      nq     => group_2_1_nq_mem_33,
      strobe => group_2_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_34 : sram_x1
   port map (
      d      => g_2_1_data_top(2),
      nq     => group_2_1_nq_mem_34,
      strobe => group_2_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_35 : sram_x1
   port map (
      d      => g_2_1_data_top(3),
      nq     => group_2_1_nq_mem_35,
      strobe => group_2_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_36 : sram_x1
   port map (
      d      => g_2_1_data_top(4),
      nq     => group_2_1_nq_mem_36,
      strobe => group_2_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_37 : sram_x1
   port map (
      d      => g_2_1_data_top(5),
      nq     => group_2_1_nq_mem_37,
      strobe => group_2_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_38 : sram_x1
   port map (
      d      => g_2_1_data_top(6),
      nq     => group_2_1_nq_mem_38,
      strobe => group_2_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_39 : sram_x1
   port map (
      d      => g_2_1_data_top(7),
      nq     => group_2_1_nq_mem_39,
      strobe => group_2_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_40 : sram_x1
   port map (
      d      => g_2_1_data_top(0),
      nq     => group_2_1_nq_mem_40,
      strobe => group_2_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_41 : sram_x1
   port map (
      d      => g_2_1_data_top(1),
      nq     => group_2_1_nq_mem_41,
      strobe => group_2_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_42 : sram_x1
   port map (
      d      => g_2_1_data_top(2),
      nq     => group_2_1_nq_mem_42,
      strobe => group_2_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_43 : sram_x1
   port map (
      d      => g_2_1_data_top(3),
      nq     => group_2_1_nq_mem_43,
      strobe => group_2_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_44 : sram_x1
   port map (
      d      => g_2_1_data_top(4),
      nq     => group_2_1_nq_mem_44,
      strobe => group_2_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_45 : sram_x1
   port map (
      d      => g_2_1_data_top(5),
      nq     => group_2_1_nq_mem_45,
      strobe => group_2_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_46 : sram_x1
   port map (
      d      => g_2_1_data_top(6),
      nq     => group_2_1_nq_mem_46,
      strobe => group_2_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_47 : sram_x1
   port map (
      d      => g_2_1_data_top(7),
      nq     => group_2_1_nq_mem_47,
      strobe => group_2_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_48 : sram_x1
   port map (
      d      => g_2_1_data_top(0),
      nq     => group_2_1_nq_mem_48,
      strobe => group_2_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_49 : sram_x1
   port map (
      d      => g_2_1_data_top(1),
      nq     => group_2_1_nq_mem_49,
      strobe => group_2_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_50 : sram_x1
   port map (
      d      => g_2_1_data_top(2),
      nq     => group_2_1_nq_mem_50,
      strobe => group_2_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_51 : sram_x1
   port map (
      d      => g_2_1_data_top(3),
      nq     => group_2_1_nq_mem_51,
      strobe => group_2_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_52 : sram_x1
   port map (
      d      => g_2_1_data_top(4),
      nq     => group_2_1_nq_mem_52,
      strobe => group_2_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_53 : sram_x1
   port map (
      d      => g_2_1_data_top(5),
      nq     => group_2_1_nq_mem_53,
      strobe => group_2_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_54 : sram_x1
   port map (
      d      => g_2_1_data_top(6),
      nq     => group_2_1_nq_mem_54,
      strobe => group_2_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_55 : sram_x1
   port map (
      d      => g_2_1_data_top(7),
      nq     => group_2_1_nq_mem_55,
      strobe => group_2_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_56 : sram_x1
   port map (
      d      => g_2_1_data_top(0),
      nq     => group_2_1_nq_mem_56,
      strobe => group_2_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_57 : sram_x1
   port map (
      d      => g_2_1_data_top(1),
      nq     => group_2_1_nq_mem_57,
      strobe => group_2_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_58 : sram_x1
   port map (
      d      => g_2_1_data_top(2),
      nq     => group_2_1_nq_mem_58,
      strobe => group_2_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_59 : sram_x1
   port map (
      d      => g_2_1_data_top(3),
      nq     => group_2_1_nq_mem_59,
      strobe => group_2_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_60 : sram_x1
   port map (
      d      => g_2_1_data_top(4),
      nq     => group_2_1_nq_mem_60,
      strobe => group_2_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_61 : sram_x1
   port map (
      d      => g_2_1_data_top(5),
      nq     => group_2_1_nq_mem_61,
      strobe => group_2_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_62 : sram_x1
   port map (
      d      => g_2_1_data_top(6),
      nq     => group_2_1_nq_mem_62,
      strobe => group_2_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_63 : sram_x1
   port map (
      d      => g_2_1_data_top(7),
      nq     => group_2_1_nq_mem_63,
      strobe => group_2_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_64 : sram_x1
   port map (
      d      => g_2_1_data_top(0),
      nq     => group_2_1_nq_mem_64,
      strobe => group_2_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_65 : sram_x1
   port map (
      d      => g_2_1_data_top(1),
      nq     => group_2_1_nq_mem_65,
      strobe => group_2_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_66 : sram_x1
   port map (
      d      => g_2_1_data_top(2),
      nq     => group_2_1_nq_mem_66,
      strobe => group_2_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_67 : sram_x1
   port map (
      d      => g_2_1_data_top(3),
      nq     => group_2_1_nq_mem_67,
      strobe => group_2_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_68 : sram_x1
   port map (
      d      => g_2_1_data_top(4),
      nq     => group_2_1_nq_mem_68,
      strobe => group_2_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_69 : sram_x1
   port map (
      d      => g_2_1_data_top(5),
      nq     => group_2_1_nq_mem_69,
      strobe => group_2_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_70 : sram_x1
   port map (
      d      => g_2_1_data_top(6),
      nq     => group_2_1_nq_mem_70,
      strobe => group_2_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_71 : sram_x1
   port map (
      d      => g_2_1_data_top(7),
      nq     => group_2_1_nq_mem_71,
      strobe => group_2_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_72 : sram_x1
   port map (
      d      => g_2_1_data_top(0),
      nq     => group_2_1_nq_mem_72,
      strobe => group_2_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_73 : sram_x1
   port map (
      d      => g_2_1_data_top(1),
      nq     => group_2_1_nq_mem_73,
      strobe => group_2_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_74 : sram_x1
   port map (
      d      => g_2_1_data_top(2),
      nq     => group_2_1_nq_mem_74,
      strobe => group_2_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_75 : sram_x1
   port map (
      d      => g_2_1_data_top(3),
      nq     => group_2_1_nq_mem_75,
      strobe => group_2_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_mem_76 : sram_x1
   port map (
      d      => g_2_1_data_top(4),
      nq     => group_2_1_nq_mem_76,
      strobe => group_2_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_parity_0 : sram_x1
   port map (
      d      => g_2_1_data_top(8),
      nq     => group_2_1_nq_mem_parity_0,
      strobe => group_2_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_parity_1 : sram_x1
   port map (
      d      => g_2_1_data_top(8),
      nq     => group_2_1_nq_mem_parity_1,
      strobe => group_2_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_parity_2 : sram_x1
   port map (
      d      => g_2_1_data_top(8),
      nq     => group_2_1_nq_mem_parity_2,
      strobe => group_2_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_parity_3 : sram_x1
   port map (
      d      => g_2_1_data_top(8),
      nq     => group_2_1_nq_mem_parity_3,
      strobe => group_2_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_parity_4 : sram_x1
   port map (
      d      => g_2_1_data_top(8),
      nq     => group_2_1_nq_mem_parity_4,
      strobe => group_2_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_parity_5 : sram_x1
   port map (
      d      => g_2_1_data_top(8),
      nq     => group_2_1_nq_mem_parity_5,
      strobe => group_2_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_parity_6 : sram_x1
   port map (
      d      => g_2_1_data_top(8),
      nq     => group_2_1_nq_mem_parity_6,
      strobe => group_2_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_parity_7 : sram_x1
   port map (
      d      => g_2_1_data_top(8),
      nq     => group_2_1_nq_mem_parity_7,
      strobe => group_2_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_parity_8 : sram_x1
   port map (
      d      => g_2_1_data_top(8),
      nq     => group_2_1_nq_mem_parity_8,
      strobe => group_2_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_parity_9 : sram_x1
   port map (
      d      => g_2_1_data_top(8),
      nq     => group_2_1_nq_mem_parity_9,
      strobe => group_2_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_2_1_xor_0_0 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_0,
      i1  => group_2_1_nq_mem_1,
      q   => group_2_1_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_1_0 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_2,
      i1  => group_2_1_nq_mem_3,
      q   => group_2_1_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_2_0 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_4,
      i1  => group_2_1_nq_mem_5,
      q   => group_2_1_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_3_0 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_6,
      i1  => group_2_1_nq_mem_7,
      q   => group_2_1_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_4_0 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_0_0,
      i1  => group_2_1_q_xor_1_0,
      q   => group_2_1_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_5_0 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_2_0,
      i1  => group_2_1_q_xor_3_0,
      q   => group_2_1_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_6_0 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_4_0,
      i1  => group_2_1_q_xor_5_0,
      q   => group_2_1_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_7_0 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_6_0,
      i1  => group_2_1_nq_mem_parity_0,
      q   => group_2_1_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_0_1 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_8,
      i1  => group_2_1_nq_mem_9,
      q   => group_2_1_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_1_1 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_10,
      i1  => group_2_1_nq_mem_11,
      q   => group_2_1_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_2_1 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_12,
      i1  => group_2_1_nq_mem_13,
      q   => group_2_1_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_3_1 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_14,
      i1  => group_2_1_nq_mem_15,
      q   => group_2_1_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_4_1 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_0_1,
      i1  => group_2_1_q_xor_1_1,
      q   => group_2_1_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_5_1 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_2_1,
      i1  => group_2_1_q_xor_3_1,
      q   => group_2_1_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_6_1 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_4_1,
      i1  => group_2_1_q_xor_5_1,
      q   => group_2_1_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_7_1 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_6_1,
      i1  => group_2_1_nq_mem_parity_1,
      q   => group_2_1_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_0_2 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_16,
      i1  => group_2_1_nq_mem_17,
      q   => group_2_1_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_1_2 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_18,
      i1  => group_2_1_nq_mem_19,
      q   => group_2_1_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_2_2 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_20,
      i1  => group_2_1_nq_mem_21,
      q   => group_2_1_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_3_2 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_22,
      i1  => group_2_1_nq_mem_23,
      q   => group_2_1_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_4_2 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_0_2,
      i1  => group_2_1_q_xor_1_2,
      q   => group_2_1_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_5_2 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_2_2,
      i1  => group_2_1_q_xor_3_2,
      q   => group_2_1_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_6_2 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_4_2,
      i1  => group_2_1_q_xor_5_2,
      q   => group_2_1_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_7_2 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_6_2,
      i1  => group_2_1_nq_mem_parity_2,
      q   => group_2_1_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_0_3 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_24,
      i1  => group_2_1_nq_mem_25,
      q   => group_2_1_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_1_3 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_26,
      i1  => group_2_1_nq_mem_27,
      q   => group_2_1_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_2_3 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_28,
      i1  => group_2_1_nq_mem_29,
      q   => group_2_1_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_3_3 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_30,
      i1  => group_2_1_nq_mem_31,
      q   => group_2_1_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_4_3 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_0_3,
      i1  => group_2_1_q_xor_1_3,
      q   => group_2_1_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_5_3 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_2_3,
      i1  => group_2_1_q_xor_3_3,
      q   => group_2_1_q_xor_5_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_6_3 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_4_3,
      i1  => group_2_1_q_xor_5_3,
      q   => group_2_1_q_xor_6_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_7_3 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_6_3,
      i1  => group_2_1_nq_mem_parity_3,
      q   => group_2_1_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_0_4 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_32,
      i1  => group_2_1_nq_mem_33,
      q   => group_2_1_q_xor_0_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_1_4 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_34,
      i1  => group_2_1_nq_mem_35,
      q   => group_2_1_q_xor_1_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_2_4 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_36,
      i1  => group_2_1_nq_mem_37,
      q   => group_2_1_q_xor_2_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_3_4 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_38,
      i1  => group_2_1_nq_mem_39,
      q   => group_2_1_q_xor_3_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_4_4 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_0_4,
      i1  => group_2_1_q_xor_1_4,
      q   => group_2_1_q_xor_4_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_5_4 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_2_4,
      i1  => group_2_1_q_xor_3_4,
      q   => group_2_1_q_xor_5_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_6_4 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_4_4,
      i1  => group_2_1_q_xor_5_4,
      q   => group_2_1_q_xor_6_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_7_4 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_6_4,
      i1  => group_2_1_nq_mem_parity_4,
      q   => group_2_1_sig_error_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_0_5 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_40,
      i1  => group_2_1_nq_mem_41,
      q   => group_2_1_q_xor_0_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_1_5 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_42,
      i1  => group_2_1_nq_mem_43,
      q   => group_2_1_q_xor_1_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_2_5 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_44,
      i1  => group_2_1_nq_mem_45,
      q   => group_2_1_q_xor_2_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_3_5 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_46,
      i1  => group_2_1_nq_mem_47,
      q   => group_2_1_q_xor_3_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_4_5 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_0_5,
      i1  => group_2_1_q_xor_1_5,
      q   => group_2_1_q_xor_4_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_5_5 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_2_5,
      i1  => group_2_1_q_xor_3_5,
      q   => group_2_1_q_xor_5_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_6_5 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_4_5,
      i1  => group_2_1_q_xor_5_5,
      q   => group_2_1_q_xor_6_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_7_5 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_6_5,
      i1  => group_2_1_nq_mem_parity_5,
      q   => group_2_1_sig_error_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_0_6 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_48,
      i1  => group_2_1_nq_mem_49,
      q   => group_2_1_q_xor_0_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_1_6 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_50,
      i1  => group_2_1_nq_mem_51,
      q   => group_2_1_q_xor_1_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_2_6 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_52,
      i1  => group_2_1_nq_mem_53,
      q   => group_2_1_q_xor_2_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_3_6 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_54,
      i1  => group_2_1_nq_mem_55,
      q   => group_2_1_q_xor_3_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_4_6 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_0_6,
      i1  => group_2_1_q_xor_1_6,
      q   => group_2_1_q_xor_4_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_5_6 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_2_6,
      i1  => group_2_1_q_xor_3_6,
      q   => group_2_1_q_xor_5_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_6_6 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_4_6,
      i1  => group_2_1_q_xor_5_6,
      q   => group_2_1_q_xor_6_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_7_6 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_6_6,
      i1  => group_2_1_nq_mem_parity_6,
      q   => group_2_1_sig_error_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_0_7 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_56,
      i1  => group_2_1_nq_mem_57,
      q   => group_2_1_q_xor_0_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_1_7 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_58,
      i1  => group_2_1_nq_mem_59,
      q   => group_2_1_q_xor_1_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_2_7 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_60,
      i1  => group_2_1_nq_mem_61,
      q   => group_2_1_q_xor_2_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_3_7 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_62,
      i1  => group_2_1_nq_mem_63,
      q   => group_2_1_q_xor_3_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_4_7 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_0_7,
      i1  => group_2_1_q_xor_1_7,
      q   => group_2_1_q_xor_4_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_5_7 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_2_7,
      i1  => group_2_1_q_xor_3_7,
      q   => group_2_1_q_xor_5_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_6_7 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_4_7,
      i1  => group_2_1_q_xor_5_7,
      q   => group_2_1_q_xor_6_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_7_7 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_6_7,
      i1  => group_2_1_nq_mem_parity_7,
      q   => group_2_1_sig_error_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_0_8 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_64,
      i1  => group_2_1_nq_mem_65,
      q   => group_2_1_q_xor_0_8,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_1_8 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_66,
      i1  => group_2_1_nq_mem_67,
      q   => group_2_1_q_xor_1_8,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_2_8 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_68,
      i1  => group_2_1_nq_mem_69,
      q   => group_2_1_q_xor_2_8,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_3_8 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_70,
      i1  => group_2_1_nq_mem_71,
      q   => group_2_1_q_xor_3_8,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_4_8 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_0_8,
      i1  => group_2_1_q_xor_1_8,
      q   => group_2_1_q_xor_4_8,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_5_8 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_2_8,
      i1  => group_2_1_q_xor_3_8,
      q   => group_2_1_q_xor_5_8,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_6_8 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_4_8,
      i1  => group_2_1_q_xor_5_8,
      q   => group_2_1_q_xor_6_8,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_7_8 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_6_8,
      i1  => group_2_1_nq_mem_parity_8,
      q   => group_2_1_sig_error_8,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_0_9 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_72,
      i1  => group_2_1_nq_mem_73,
      q   => group_2_1_q_xor_0_9,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_1_9 : xr2_x1
   port map (
      i0  => group_2_1_nq_mem_74,
      i1  => group_2_1_nq_mem_75,
      q   => group_2_1_q_xor_1_9,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_2_9 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_0_9,
      i1  => group_2_1_q_xor_1_9,
      q   => group_2_1_q_xor_2_9,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_3_9 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_2_9,
      i1  => group_2_1_nq_mem_76,
      q   => group_2_1_q_xor_3_9,
      vdd => vdd,
      vss => vss
   );

group_2_1_xor_4_9 : xr2_x1
   port map (
      i0  => group_2_1_q_xor_3_9,
      i1  => group_2_1_nq_mem_parity_9,
      q   => group_2_1_sig_error_9,
      vdd => vdd,
      vss => vss
   );

group_2_1_or_0 : o4_x2
   port map (
      i0  => group_2_1_sig_error_0,
      i1  => group_2_1_sig_error_1,
      i2  => group_2_1_sig_error_2,
      i3  => group_2_1_sig_error_3,
      q   => group_2_1_error_0123,
      vdd => vdd,
      vss => vss
   );

group_2_1_or_1 : o4_x2
   port map (
      i0  => group_2_1_sig_error_4,
      i1  => group_2_1_sig_error_5,
      i2  => group_2_1_sig_error_6,
      i3  => group_2_1_sig_error_7,
      q   => group_2_1_error_4567,
      vdd => vdd,
      vss => vss
   );

group_2_1_or_2 : o4_x2
   port map (
      i0  => group_2_1_sig_error_8,
      i1  => group_2_1_sig_error_9,
      i2  => group_2_1_error_0123,
      i3  => group_2_1_error_4567,
      q   => group_2_1_error_01234567,
      vdd => vdd,
      vss => vss
   );

group_2_1_or_3 : o2_x2
   port map (
      i0  => g_1_1_error_rig,
      i1  => group_2_1_error_01234567,
      q   => g_2_1_error_rig,
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_0 : buf_x2
   port map (
      i   => g_1_1_strobe_0_rig,
      q   => g_2_1_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_1 : buf_x2
   port map (
      i   => g_1_1_strobe_1_rig,
      q   => g_2_1_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_2 : buf_x2
   port map (
      i   => g_1_1_strobe_2_rig,
      q   => g_2_1_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_3 : buf_x2
   port map (
      i   => g_1_1_strobe_3_rig,
      q   => g_2_1_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_4 : buf_x2
   port map (
      i   => g_1_1_strobe_4_rig,
      q   => g_2_1_strobe_4_rig,
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_5 : buf_x2
   port map (
      i   => g_1_1_strobe_5_rig,
      q   => g_2_1_strobe_5_rig,
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_6 : buf_x2
   port map (
      i   => g_1_1_strobe_6_rig,
      q   => g_2_1_strobe_6_rig,
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_7 : buf_x2
   port map (
      i   => g_1_1_strobe_7_rig,
      q   => g_2_1_strobe_7_rig,
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_8 : buf_x2
   port map (
      i   => g_1_1_strobe_8_rig,
      q   => g_2_1_strobe_8_rig,
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_9 : buf_x2
   port map (
      i   => g_1_1_strobe_9_rig,
      q   => g_2_1_strobe_9_rig,
      vdd => vdd,
      vss => vss
   );

group_2_1_and_0 : a2_x2
   port map (
      i0  => g_1_1_strobe_0_rig,
      i1  => g_2_1_column_top,
      q   => group_2_1_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_and_1 : a2_x2
   port map (
      i0  => g_1_1_strobe_1_rig,
      i1  => g_2_1_column_top,
      q   => group_2_1_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_and_2 : a2_x2
   port map (
      i0  => g_1_1_strobe_2_rig,
      i1  => g_2_1_column_top,
      q   => group_2_1_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_and_3 : a2_x2
   port map (
      i0  => g_1_1_strobe_3_rig,
      i1  => g_2_1_column_top,
      q   => group_2_1_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_and_4 : a2_x2
   port map (
      i0  => g_1_1_strobe_4_rig,
      i1  => g_2_1_column_top,
      q   => group_2_1_strobe_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_and_5 : a2_x2
   port map (
      i0  => g_1_1_strobe_5_rig,
      i1  => g_2_1_column_top,
      q   => group_2_1_strobe_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_and_6 : a2_x2
   port map (
      i0  => g_1_1_strobe_6_rig,
      i1  => g_2_1_column_top,
      q   => group_2_1_strobe_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_and_7 : a2_x2
   port map (
      i0  => g_1_1_strobe_7_rig,
      i1  => g_2_1_column_top,
      q   => group_2_1_strobe_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_and_8 : a2_x2
   port map (
      i0  => g_1_1_strobe_8_rig,
      i1  => g_2_1_column_top,
      q   => group_2_1_strobe_8,
      vdd => vdd,
      vss => vss
   );

group_2_1_and_9 : a2_x2
   port map (
      i0  => g_1_1_strobe_9_rig,
      i1  => g_2_1_column_top,
      q   => group_2_1_strobe_9,
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_col : buf_x2
   port map (
      i   => g_2_1_column_top,
      q   => g_2_0_column_top,
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_data_0 : buf_x2
   port map (
      i   => g_2_1_data_top(0),
      q   => g_2_0_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_data_1 : buf_x2
   port map (
      i   => g_2_1_data_top(1),
      q   => g_2_0_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_data_2 : buf_x2
   port map (
      i   => g_2_1_data_top(2),
      q   => g_2_0_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_data_3 : buf_x2
   port map (
      i   => g_2_1_data_top(3),
      q   => g_2_0_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_data_4 : buf_x2
   port map (
      i   => g_2_1_data_top(4),
      q   => g_2_0_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_data_5 : buf_x2
   port map (
      i   => g_2_1_data_top(5),
      q   => g_2_0_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_data_6 : buf_x2
   port map (
      i   => g_2_1_data_top(6),
      q   => g_2_0_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_data_7 : buf_x2
   port map (
      i   => g_2_1_data_top(7),
      q   => g_2_0_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_2_1_buffer_data_8 : buf_x2
   port map (
      i   => g_2_1_data_top(8),
      q   => g_2_0_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_76,
      nq  => group_2_1_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_75,
      nq  => group_2_1_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_74,
      nq  => group_2_1_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_7_q6_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_7_not_cmd(1),
      i1  => group_2_1_decoder_vertical_track_7_not_cmd(2),
      i2  => group_2_1_nq_mem_74,
      nq  => g_2_0_cmd_rig_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_7_q5_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_7_not_cmd(0),
      i1  => group_2_1_decoder_vertical_track_7_not_cmd(2),
      i2  => group_2_1_nq_mem_75,
      nq  => g_2_0_cmd_lef_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_74,
      i1  => group_2_1_decoder_vertical_track_7_not_cmd(2),
      i2  => group_2_1_nq_mem_75,
      nq  => group_2_1_cmd_rig_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_7_not_cmd(0),
      i1  => group_2_1_decoder_vertical_track_7_not_cmd(1),
      i2  => group_2_1_nq_mem_76,
      nq  => group_2_1_cmd_lef_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_7_not_cmd(1),
      i1  => group_2_1_nq_mem_76,
      i2  => group_2_1_nq_mem_74,
      nq  => group_2_1_cmd_top_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_7_not_cmd(0),
      i1  => group_2_1_nq_mem_75,
      i2  => group_2_1_nq_mem_76,
      nq  => group_2_1_cmd_pin5_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_7_not_cmd(1),
      i1  => group_2_1_decoder_vertical_track_7_not_cmd(0),
      i2  => group_2_1_decoder_vertical_track_7_not_cmd(2),
      nq  => group_2_1_decoder_vertical_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_1_nq_mem_75,
      i1  => group_2_1_nq_mem_74,
      i2  => group_2_1_nq_mem_76,
      nq  => group_2_1_decoder_vertical_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_7_q0_ins : na2_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_7_na3_x1_2_sig,
      i1  => group_2_1_decoder_vertical_track_7_na3_x1_sig,
      nq  => group_2_1_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_73,
      nq  => group_2_1_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_72,
      nq  => group_2_1_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_71,
      nq  => group_2_1_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_6_q6_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_6_not_cmd(1),
      i1  => group_2_1_decoder_vertical_track_6_not_cmd(2),
      i2  => group_2_1_nq_mem_71,
      nq  => g_2_0_cmd_rig_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_6_q5_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_6_not_cmd(0),
      i1  => group_2_1_decoder_vertical_track_6_not_cmd(2),
      i2  => group_2_1_nq_mem_72,
      nq  => g_2_0_cmd_lef_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_71,
      i1  => group_2_1_decoder_vertical_track_6_not_cmd(2),
      i2  => group_2_1_nq_mem_72,
      nq  => group_2_1_cmd_rig_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_6_not_cmd(0),
      i1  => group_2_1_decoder_vertical_track_6_not_cmd(1),
      i2  => group_2_1_nq_mem_73,
      nq  => group_2_1_cmd_lef_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_6_not_cmd(1),
      i1  => group_2_1_nq_mem_73,
      i2  => group_2_1_nq_mem_71,
      nq  => group_2_1_cmd_top_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_6_not_cmd(0),
      i1  => group_2_1_nq_mem_72,
      i2  => group_2_1_nq_mem_73,
      nq  => group_2_1_cmd_pin5_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_6_not_cmd(1),
      i1  => group_2_1_decoder_vertical_track_6_not_cmd(0),
      i2  => group_2_1_decoder_vertical_track_6_not_cmd(2),
      nq  => group_2_1_decoder_vertical_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_1_nq_mem_72,
      i1  => group_2_1_nq_mem_71,
      i2  => group_2_1_nq_mem_73,
      nq  => group_2_1_decoder_vertical_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_6_q0_ins : na2_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_6_na3_x1_2_sig,
      i1  => group_2_1_decoder_vertical_track_6_na3_x1_sig,
      nq  => group_2_1_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_70,
      nq  => group_2_1_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_69,
      nq  => group_2_1_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_68,
      nq  => group_2_1_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_5_q6_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_5_not_cmd(1),
      i1  => group_2_1_decoder_vertical_track_5_not_cmd(2),
      i2  => group_2_1_nq_mem_68,
      nq  => g_2_0_cmd_rig_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_5_q5_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_5_not_cmd(0),
      i1  => group_2_1_decoder_vertical_track_5_not_cmd(2),
      i2  => group_2_1_nq_mem_69,
      nq  => g_2_0_cmd_lef_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_68,
      i1  => group_2_1_decoder_vertical_track_5_not_cmd(2),
      i2  => group_2_1_nq_mem_69,
      nq  => group_2_1_cmd_rig_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_5_not_cmd(0),
      i1  => group_2_1_decoder_vertical_track_5_not_cmd(1),
      i2  => group_2_1_nq_mem_70,
      nq  => group_2_1_cmd_lef_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_5_not_cmd(1),
      i1  => group_2_1_nq_mem_70,
      i2  => group_2_1_nq_mem_68,
      nq  => group_2_1_cmd_top_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_5_not_cmd(0),
      i1  => group_2_1_nq_mem_69,
      i2  => group_2_1_nq_mem_70,
      nq  => group_2_1_cmd_pin5_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_5_not_cmd(1),
      i1  => group_2_1_decoder_vertical_track_5_not_cmd(0),
      i2  => group_2_1_decoder_vertical_track_5_not_cmd(2),
      nq  => group_2_1_decoder_vertical_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_1_nq_mem_69,
      i1  => group_2_1_nq_mem_68,
      i2  => group_2_1_nq_mem_70,
      nq  => group_2_1_decoder_vertical_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_5_q0_ins : na2_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_5_na3_x1_2_sig,
      i1  => group_2_1_decoder_vertical_track_5_na3_x1_sig,
      nq  => group_2_1_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_67,
      nq  => group_2_1_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_66,
      nq  => group_2_1_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_65,
      nq  => group_2_1_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_4_q6_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_4_not_cmd(1),
      i1  => group_2_1_decoder_vertical_track_4_not_cmd(2),
      i2  => group_2_1_nq_mem_65,
      nq  => g_2_0_cmd_rig_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_4_q5_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_4_not_cmd(0),
      i1  => group_2_1_decoder_vertical_track_4_not_cmd(2),
      i2  => group_2_1_nq_mem_66,
      nq  => g_2_0_cmd_lef_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_65,
      i1  => group_2_1_decoder_vertical_track_4_not_cmd(2),
      i2  => group_2_1_nq_mem_66,
      nq  => group_2_1_cmd_rig_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_4_not_cmd(0),
      i1  => group_2_1_decoder_vertical_track_4_not_cmd(1),
      i2  => group_2_1_nq_mem_67,
      nq  => group_2_1_cmd_lef_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_4_not_cmd(1),
      i1  => group_2_1_nq_mem_67,
      i2  => group_2_1_nq_mem_65,
      nq  => group_2_1_cmd_top_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_4_not_cmd(0),
      i1  => group_2_1_nq_mem_66,
      i2  => group_2_1_nq_mem_67,
      nq  => group_2_1_cmd_pin5_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_4_not_cmd(1),
      i1  => group_2_1_decoder_vertical_track_4_not_cmd(0),
      i2  => group_2_1_decoder_vertical_track_4_not_cmd(2),
      nq  => group_2_1_decoder_vertical_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_1_nq_mem_66,
      i1  => group_2_1_nq_mem_65,
      i2  => group_2_1_nq_mem_67,
      nq  => group_2_1_decoder_vertical_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_4_q0_ins : na2_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_4_na3_x1_2_sig,
      i1  => group_2_1_decoder_vertical_track_4_na3_x1_sig,
      nq  => group_2_1_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_64,
      nq  => group_2_1_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_63,
      nq  => group_2_1_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_62,
      nq  => group_2_1_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_3_q6_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_3_not_cmd(1),
      i1  => group_2_1_decoder_vertical_track_3_not_cmd(2),
      i2  => group_2_1_nq_mem_62,
      nq  => g_2_0_cmd_rig_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_3_q5_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_3_not_cmd(0),
      i1  => group_2_1_decoder_vertical_track_3_not_cmd(2),
      i2  => group_2_1_nq_mem_63,
      nq  => g_2_0_cmd_lef_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_62,
      i1  => group_2_1_decoder_vertical_track_3_not_cmd(2),
      i2  => group_2_1_nq_mem_63,
      nq  => group_2_1_cmd_rig_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_3_not_cmd(0),
      i1  => group_2_1_decoder_vertical_track_3_not_cmd(1),
      i2  => group_2_1_nq_mem_64,
      nq  => group_2_1_cmd_lef_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_3_not_cmd(1),
      i1  => group_2_1_nq_mem_64,
      i2  => group_2_1_nq_mem_62,
      nq  => group_2_1_cmd_top_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_3_not_cmd(0),
      i1  => group_2_1_nq_mem_63,
      i2  => group_2_1_nq_mem_64,
      nq  => group_2_1_cmd_pin5_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_3_not_cmd(1),
      i1  => group_2_1_decoder_vertical_track_3_not_cmd(0),
      i2  => group_2_1_decoder_vertical_track_3_not_cmd(2),
      nq  => group_2_1_decoder_vertical_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_1_nq_mem_63,
      i1  => group_2_1_nq_mem_62,
      i2  => group_2_1_nq_mem_64,
      nq  => group_2_1_decoder_vertical_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_3_q0_ins : na2_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_3_na3_x1_2_sig,
      i1  => group_2_1_decoder_vertical_track_3_na3_x1_sig,
      nq  => group_2_1_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_61,
      nq  => group_2_1_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_60,
      nq  => group_2_1_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_59,
      nq  => group_2_1_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_2_q6_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_2_not_cmd(1),
      i1  => group_2_1_decoder_vertical_track_2_not_cmd(2),
      i2  => group_2_1_nq_mem_59,
      nq  => g_2_0_cmd_rig_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_2_q5_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_2_not_cmd(0),
      i1  => group_2_1_decoder_vertical_track_2_not_cmd(2),
      i2  => group_2_1_nq_mem_60,
      nq  => g_2_0_cmd_lef_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_59,
      i1  => group_2_1_decoder_vertical_track_2_not_cmd(2),
      i2  => group_2_1_nq_mem_60,
      nq  => group_2_1_cmd_rig_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_2_not_cmd(0),
      i1  => group_2_1_decoder_vertical_track_2_not_cmd(1),
      i2  => group_2_1_nq_mem_61,
      nq  => group_2_1_cmd_lef_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_2_not_cmd(1),
      i1  => group_2_1_nq_mem_61,
      i2  => group_2_1_nq_mem_59,
      nq  => group_2_1_cmd_top_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_2_not_cmd(0),
      i1  => group_2_1_nq_mem_60,
      i2  => group_2_1_nq_mem_61,
      nq  => group_2_1_cmd_pin5_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_2_not_cmd(1),
      i1  => group_2_1_decoder_vertical_track_2_not_cmd(0),
      i2  => group_2_1_decoder_vertical_track_2_not_cmd(2),
      nq  => group_2_1_decoder_vertical_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_1_nq_mem_60,
      i1  => group_2_1_nq_mem_59,
      i2  => group_2_1_nq_mem_61,
      nq  => group_2_1_decoder_vertical_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_2_q0_ins : na2_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_2_na3_x1_2_sig,
      i1  => group_2_1_decoder_vertical_track_2_na3_x1_sig,
      nq  => group_2_1_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_58,
      nq  => group_2_1_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_57,
      nq  => group_2_1_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_56,
      nq  => group_2_1_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_1_q6_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_1_not_cmd(1),
      i1  => group_2_1_decoder_vertical_track_1_not_cmd(2),
      i2  => group_2_1_nq_mem_56,
      nq  => g_2_0_cmd_rig_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_1_q5_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_1_not_cmd(0),
      i1  => group_2_1_decoder_vertical_track_1_not_cmd(2),
      i2  => group_2_1_nq_mem_57,
      nq  => g_2_0_cmd_lef_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_56,
      i1  => group_2_1_decoder_vertical_track_1_not_cmd(2),
      i2  => group_2_1_nq_mem_57,
      nq  => group_2_1_cmd_rig_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_1_not_cmd(0),
      i1  => group_2_1_decoder_vertical_track_1_not_cmd(1),
      i2  => group_2_1_nq_mem_58,
      nq  => group_2_1_cmd_lef_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_1_not_cmd(1),
      i1  => group_2_1_nq_mem_58,
      i2  => group_2_1_nq_mem_56,
      nq  => group_2_1_cmd_top_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_1_not_cmd(0),
      i1  => group_2_1_nq_mem_57,
      i2  => group_2_1_nq_mem_58,
      nq  => group_2_1_cmd_pin5_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_1_not_cmd(1),
      i1  => group_2_1_decoder_vertical_track_1_not_cmd(0),
      i2  => group_2_1_decoder_vertical_track_1_not_cmd(2),
      nq  => group_2_1_decoder_vertical_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_1_nq_mem_57,
      i1  => group_2_1_nq_mem_56,
      i2  => group_2_1_nq_mem_58,
      nq  => group_2_1_decoder_vertical_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_1_q0_ins : na2_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_1_na3_x1_2_sig,
      i1  => group_2_1_decoder_vertical_track_1_na3_x1_sig,
      nq  => group_2_1_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_55,
      nq  => group_2_1_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_54,
      nq  => group_2_1_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_53,
      nq  => group_2_1_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_0_q6_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_0_not_cmd(1),
      i1  => group_2_1_decoder_vertical_track_0_not_cmd(2),
      i2  => group_2_1_nq_mem_53,
      nq  => g_2_0_cmd_rig_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_0_q5_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_0_not_cmd(0),
      i1  => group_2_1_decoder_vertical_track_0_not_cmd(2),
      i2  => group_2_1_nq_mem_54,
      nq  => g_2_0_cmd_lef_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_53,
      i1  => group_2_1_decoder_vertical_track_0_not_cmd(2),
      i2  => group_2_1_nq_mem_54,
      nq  => group_2_1_cmd_rig_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_0_not_cmd(0),
      i1  => group_2_1_decoder_vertical_track_0_not_cmd(1),
      i2  => group_2_1_nq_mem_55,
      nq  => group_2_1_cmd_lef_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_0_not_cmd(1),
      i1  => group_2_1_nq_mem_55,
      i2  => group_2_1_nq_mem_53,
      nq  => group_2_1_cmd_top_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_0_not_cmd(0),
      i1  => group_2_1_nq_mem_54,
      i2  => group_2_1_nq_mem_55,
      nq  => group_2_1_cmd_pin5_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_0_not_cmd(1),
      i1  => group_2_1_decoder_vertical_track_0_not_cmd(0),
      i2  => group_2_1_decoder_vertical_track_0_not_cmd(2),
      nq  => group_2_1_decoder_vertical_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_1_nq_mem_54,
      i1  => group_2_1_nq_mem_53,
      i2  => group_2_1_nq_mem_55,
      nq  => group_2_1_decoder_vertical_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_vertical_track_0_q0_ins : na2_x1
   port map (
      i0  => group_2_1_decoder_vertical_track_0_na3_x1_2_sig,
      i1  => group_2_1_decoder_vertical_track_0_na3_x1_sig,
      nq  => group_2_1_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_rightside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_23,
      i0  => g_2_0_top_0,
      i1  => g_2_0_top_1,
      nq  => group_2_1_clb_rightside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_rightside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_23,
      i0  => g_2_0_top_2,
      i1  => g_2_0_top_3,
      nq  => group_2_1_clb_rightside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_rightside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_23,
      i0  => g_2_0_top_4,
      i1  => g_2_0_top_5,
      nq  => group_2_1_clb_rightside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_rightside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_23,
      i0  => g_2_0_top_6,
      i1  => g_2_0_top_7,
      nq  => group_2_1_clb_rightside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_rightside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_24,
      i0  => group_2_1_clb_rightside_in2_mux_q00,
      i1  => group_2_1_clb_rightside_in2_mux_q01,
      nq  => group_2_1_clb_rightside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_rightside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_24,
      i0  => group_2_1_clb_rightside_in2_mux_q02,
      i1  => group_2_1_clb_rightside_in2_mux_q03,
      nq  => group_2_1_clb_rightside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_rightside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_2_1_nq_mem_25,
      i0  => group_2_1_clb_rightside_in2_mux_q10,
      i1  => group_2_1_clb_rightside_in2_mux_q11,
      q   => g_2_1_out_rig,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_in3_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_26,
      i0  => g_2_0_top_0,
      i1  => g_2_0_top_1,
      nq  => group_2_1_clb_in3_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_in3_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_26,
      i0  => g_2_0_top_2,
      i1  => g_2_0_top_3,
      nq  => group_2_1_clb_in3_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_in3_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_26,
      i0  => g_2_0_top_4,
      i1  => g_2_0_top_5,
      nq  => group_2_1_clb_in3_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_in3_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_26,
      i0  => g_2_0_top_6,
      i1  => g_2_0_top_7,
      nq  => group_2_1_clb_in3_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_in3_mux_mx10 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_27,
      i0  => group_2_1_clb_in3_mux_q00,
      i1  => group_2_1_clb_in3_mux_q01,
      nq  => group_2_1_clb_in3_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_in3_mux_mx11 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_27,
      i0  => group_2_1_clb_in3_mux_q02,
      i1  => group_2_1_clb_in3_mux_q03,
      nq  => group_2_1_clb_in3_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_in3_mux_mx20 : mx2_x2
   port map (
      cmd => group_2_1_nq_mem_28,
      i0  => group_2_1_clb_in3_mux_q10,
      i1  => group_2_1_clb_in3_mux_q11,
      q   => group_2_1_in_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_52,
      nq  => group_2_1_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_51,
      nq  => group_2_1_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_50,
      nq  => group_2_1_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_7_q7_ins : a3_x2
   port map (
      i0  => group_2_1_nq_mem_51,
      i1  => group_2_1_nq_mem_50,
      i2  => group_2_1_nq_mem_52,
      q   => g_1_1_cmd_lef_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_7_q6_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_7_not_cmd(1),
      i1  => group_2_1_decoder_horizon_track_7_not_cmd(2),
      i2  => group_2_1_nq_mem_50,
      nq  => g_1_1_cmd_bot_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_7_q5_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_7_not_cmd(0),
      i1  => group_2_1_decoder_horizon_track_7_not_cmd(2),
      i2  => group_2_1_nq_mem_51,
      nq  => g_1_1_cmd_top_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_50,
      i1  => group_2_1_decoder_horizon_track_7_not_cmd(2),
      i2  => group_2_1_nq_mem_51,
      nq  => group_2_1_cmd_rig_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_7_not_cmd(0),
      i1  => group_2_1_decoder_horizon_track_7_not_cmd(1),
      i2  => group_2_1_nq_mem_52,
      nq  => group_2_1_cmd_bot_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_7_not_cmd(1),
      i1  => group_2_1_nq_mem_52,
      i2  => group_2_1_nq_mem_50,
      nq  => group_2_1_cmd_top_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_7_not_cmd(0),
      i1  => group_2_1_nq_mem_51,
      i2  => group_2_1_nq_mem_52,
      nq  => group_2_1_cmd_pin4_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_7_q0_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_51,
      i1  => group_2_1_nq_mem_50,
      i2  => group_2_1_nq_mem_52,
      nq  => group_2_1_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_49,
      nq  => group_2_1_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_48,
      nq  => group_2_1_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_47,
      nq  => group_2_1_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_6_q7_ins : a3_x2
   port map (
      i0  => group_2_1_nq_mem_48,
      i1  => group_2_1_nq_mem_47,
      i2  => group_2_1_nq_mem_49,
      q   => g_1_1_cmd_lef_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_6_q6_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_6_not_cmd(1),
      i1  => group_2_1_decoder_horizon_track_6_not_cmd(2),
      i2  => group_2_1_nq_mem_47,
      nq  => g_1_1_cmd_bot_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_6_q5_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_6_not_cmd(0),
      i1  => group_2_1_decoder_horizon_track_6_not_cmd(2),
      i2  => group_2_1_nq_mem_48,
      nq  => g_1_1_cmd_top_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_47,
      i1  => group_2_1_decoder_horizon_track_6_not_cmd(2),
      i2  => group_2_1_nq_mem_48,
      nq  => group_2_1_cmd_rig_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_6_not_cmd(0),
      i1  => group_2_1_decoder_horizon_track_6_not_cmd(1),
      i2  => group_2_1_nq_mem_49,
      nq  => group_2_1_cmd_bot_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_6_not_cmd(1),
      i1  => group_2_1_nq_mem_49,
      i2  => group_2_1_nq_mem_47,
      nq  => group_2_1_cmd_top_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_6_not_cmd(0),
      i1  => group_2_1_nq_mem_48,
      i2  => group_2_1_nq_mem_49,
      nq  => group_2_1_cmd_pin4_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_6_q0_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_48,
      i1  => group_2_1_nq_mem_47,
      i2  => group_2_1_nq_mem_49,
      nq  => group_2_1_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_46,
      nq  => group_2_1_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_45,
      nq  => group_2_1_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_44,
      nq  => group_2_1_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_5_q7_ins : a3_x2
   port map (
      i0  => group_2_1_nq_mem_45,
      i1  => group_2_1_nq_mem_44,
      i2  => group_2_1_nq_mem_46,
      q   => g_1_1_cmd_lef_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_5_q6_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_5_not_cmd(1),
      i1  => group_2_1_decoder_horizon_track_5_not_cmd(2),
      i2  => group_2_1_nq_mem_44,
      nq  => g_1_1_cmd_bot_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_5_q5_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_5_not_cmd(0),
      i1  => group_2_1_decoder_horizon_track_5_not_cmd(2),
      i2  => group_2_1_nq_mem_45,
      nq  => g_1_1_cmd_top_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_44,
      i1  => group_2_1_decoder_horizon_track_5_not_cmd(2),
      i2  => group_2_1_nq_mem_45,
      nq  => group_2_1_cmd_rig_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_5_not_cmd(0),
      i1  => group_2_1_decoder_horizon_track_5_not_cmd(1),
      i2  => group_2_1_nq_mem_46,
      nq  => group_2_1_cmd_bot_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_5_not_cmd(1),
      i1  => group_2_1_nq_mem_46,
      i2  => group_2_1_nq_mem_44,
      nq  => group_2_1_cmd_top_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_5_not_cmd(0),
      i1  => group_2_1_nq_mem_45,
      i2  => group_2_1_nq_mem_46,
      nq  => group_2_1_cmd_pin4_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_5_q0_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_45,
      i1  => group_2_1_nq_mem_44,
      i2  => group_2_1_nq_mem_46,
      nq  => group_2_1_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_43,
      nq  => group_2_1_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_42,
      nq  => group_2_1_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_41,
      nq  => group_2_1_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_4_q7_ins : a3_x2
   port map (
      i0  => group_2_1_nq_mem_42,
      i1  => group_2_1_nq_mem_41,
      i2  => group_2_1_nq_mem_43,
      q   => g_1_1_cmd_lef_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_4_q6_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_4_not_cmd(1),
      i1  => group_2_1_decoder_horizon_track_4_not_cmd(2),
      i2  => group_2_1_nq_mem_41,
      nq  => g_1_1_cmd_bot_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_4_q5_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_4_not_cmd(0),
      i1  => group_2_1_decoder_horizon_track_4_not_cmd(2),
      i2  => group_2_1_nq_mem_42,
      nq  => g_1_1_cmd_top_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_41,
      i1  => group_2_1_decoder_horizon_track_4_not_cmd(2),
      i2  => group_2_1_nq_mem_42,
      nq  => group_2_1_cmd_rig_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_4_not_cmd(0),
      i1  => group_2_1_decoder_horizon_track_4_not_cmd(1),
      i2  => group_2_1_nq_mem_43,
      nq  => group_2_1_cmd_bot_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_4_not_cmd(1),
      i1  => group_2_1_nq_mem_43,
      i2  => group_2_1_nq_mem_41,
      nq  => group_2_1_cmd_top_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_4_not_cmd(0),
      i1  => group_2_1_nq_mem_42,
      i2  => group_2_1_nq_mem_43,
      nq  => group_2_1_cmd_pin4_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_4_q0_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_42,
      i1  => group_2_1_nq_mem_41,
      i2  => group_2_1_nq_mem_43,
      nq  => group_2_1_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_40,
      nq  => group_2_1_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_39,
      nq  => group_2_1_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_38,
      nq  => group_2_1_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_3_q7_ins : a3_x2
   port map (
      i0  => group_2_1_nq_mem_39,
      i1  => group_2_1_nq_mem_38,
      i2  => group_2_1_nq_mem_40,
      q   => g_1_1_cmd_lef_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_3_q6_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_3_not_cmd(1),
      i1  => group_2_1_decoder_horizon_track_3_not_cmd(2),
      i2  => group_2_1_nq_mem_38,
      nq  => g_1_1_cmd_bot_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_3_q5_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_3_not_cmd(0),
      i1  => group_2_1_decoder_horizon_track_3_not_cmd(2),
      i2  => group_2_1_nq_mem_39,
      nq  => g_1_1_cmd_top_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_38,
      i1  => group_2_1_decoder_horizon_track_3_not_cmd(2),
      i2  => group_2_1_nq_mem_39,
      nq  => group_2_1_cmd_rig_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_3_not_cmd(0),
      i1  => group_2_1_decoder_horizon_track_3_not_cmd(1),
      i2  => group_2_1_nq_mem_40,
      nq  => group_2_1_cmd_bot_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_3_not_cmd(1),
      i1  => group_2_1_nq_mem_40,
      i2  => group_2_1_nq_mem_38,
      nq  => group_2_1_cmd_top_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_3_not_cmd(0),
      i1  => group_2_1_nq_mem_39,
      i2  => group_2_1_nq_mem_40,
      nq  => group_2_1_cmd_pin4_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_3_q0_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_39,
      i1  => group_2_1_nq_mem_38,
      i2  => group_2_1_nq_mem_40,
      nq  => group_2_1_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_37,
      nq  => group_2_1_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_36,
      nq  => group_2_1_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_35,
      nq  => group_2_1_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_2_q7_ins : a3_x2
   port map (
      i0  => group_2_1_nq_mem_36,
      i1  => group_2_1_nq_mem_35,
      i2  => group_2_1_nq_mem_37,
      q   => g_1_1_cmd_lef_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_2_q6_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_2_not_cmd(1),
      i1  => group_2_1_decoder_horizon_track_2_not_cmd(2),
      i2  => group_2_1_nq_mem_35,
      nq  => g_1_1_cmd_bot_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_2_q5_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_2_not_cmd(0),
      i1  => group_2_1_decoder_horizon_track_2_not_cmd(2),
      i2  => group_2_1_nq_mem_36,
      nq  => g_1_1_cmd_top_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_35,
      i1  => group_2_1_decoder_horizon_track_2_not_cmd(2),
      i2  => group_2_1_nq_mem_36,
      nq  => group_2_1_cmd_rig_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_2_not_cmd(0),
      i1  => group_2_1_decoder_horizon_track_2_not_cmd(1),
      i2  => group_2_1_nq_mem_37,
      nq  => group_2_1_cmd_bot_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_2_not_cmd(1),
      i1  => group_2_1_nq_mem_37,
      i2  => group_2_1_nq_mem_35,
      nq  => group_2_1_cmd_top_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_2_not_cmd(0),
      i1  => group_2_1_nq_mem_36,
      i2  => group_2_1_nq_mem_37,
      nq  => group_2_1_cmd_pin4_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_2_q0_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_36,
      i1  => group_2_1_nq_mem_35,
      i2  => group_2_1_nq_mem_37,
      nq  => group_2_1_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_34,
      nq  => group_2_1_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_33,
      nq  => group_2_1_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_32,
      nq  => group_2_1_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_1_q7_ins : a3_x2
   port map (
      i0  => group_2_1_nq_mem_33,
      i1  => group_2_1_nq_mem_32,
      i2  => group_2_1_nq_mem_34,
      q   => g_1_1_cmd_lef_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_1_q6_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_1_not_cmd(1),
      i1  => group_2_1_decoder_horizon_track_1_not_cmd(2),
      i2  => group_2_1_nq_mem_32,
      nq  => g_1_1_cmd_bot_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_1_q5_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_1_not_cmd(0),
      i1  => group_2_1_decoder_horizon_track_1_not_cmd(2),
      i2  => group_2_1_nq_mem_33,
      nq  => g_1_1_cmd_top_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_32,
      i1  => group_2_1_decoder_horizon_track_1_not_cmd(2),
      i2  => group_2_1_nq_mem_33,
      nq  => group_2_1_cmd_rig_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_1_not_cmd(0),
      i1  => group_2_1_decoder_horizon_track_1_not_cmd(1),
      i2  => group_2_1_nq_mem_34,
      nq  => group_2_1_cmd_bot_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_1_not_cmd(1),
      i1  => group_2_1_nq_mem_34,
      i2  => group_2_1_nq_mem_32,
      nq  => group_2_1_cmd_top_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_1_not_cmd(0),
      i1  => group_2_1_nq_mem_33,
      i2  => group_2_1_nq_mem_34,
      nq  => group_2_1_cmd_pin4_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_1_q0_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_33,
      i1  => group_2_1_nq_mem_32,
      i2  => group_2_1_nq_mem_34,
      nq  => group_2_1_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_31,
      nq  => group_2_1_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_30,
      nq  => group_2_1_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_1_nq_mem_29,
      nq  => group_2_1_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_0_q7_ins : a3_x2
   port map (
      i0  => group_2_1_nq_mem_30,
      i1  => group_2_1_nq_mem_29,
      i2  => group_2_1_nq_mem_31,
      q   => g_1_1_cmd_lef_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_0_q6_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_0_not_cmd(1),
      i1  => group_2_1_decoder_horizon_track_0_not_cmd(2),
      i2  => group_2_1_nq_mem_29,
      nq  => g_1_1_cmd_bot_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_0_q5_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_0_not_cmd(0),
      i1  => group_2_1_decoder_horizon_track_0_not_cmd(2),
      i2  => group_2_1_nq_mem_30,
      nq  => g_1_1_cmd_top_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_29,
      i1  => group_2_1_decoder_horizon_track_0_not_cmd(2),
      i2  => group_2_1_nq_mem_30,
      nq  => group_2_1_cmd_rig_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_0_not_cmd(0),
      i1  => group_2_1_decoder_horizon_track_0_not_cmd(1),
      i2  => group_2_1_nq_mem_31,
      nq  => group_2_1_cmd_bot_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_0_not_cmd(1),
      i1  => group_2_1_nq_mem_31,
      i2  => group_2_1_nq_mem_29,
      nq  => group_2_1_cmd_top_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_2_1_decoder_horizon_track_0_not_cmd(0),
      i1  => group_2_1_nq_mem_30,
      i2  => group_2_1_nq_mem_31,
      nq  => group_2_1_cmd_pin4_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_decoder_horizon_track_0_q0_ins : no3_x1
   port map (
      i0  => group_2_1_nq_mem_30,
      i1  => group_2_1_nq_mem_29,
      i2  => group_2_1_nq_mem_31,
      nq  => group_2_1_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_topside_in1_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_20,
      i0  => g_1_1_rig_0,
      i1  => g_1_1_rig_1,
      nq  => group_2_1_clb_topside_in1_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_topside_in1_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_20,
      i0  => g_1_1_rig_2,
      i1  => g_1_1_rig_3,
      nq  => group_2_1_clb_topside_in1_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_topside_in1_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_20,
      i0  => g_1_1_rig_4,
      i1  => g_1_1_rig_5,
      nq  => group_2_1_clb_topside_in1_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_topside_in1_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_20,
      i0  => g_1_1_rig_6,
      i1  => g_1_1_rig_7,
      nq  => group_2_1_clb_topside_in1_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_topside_in1_mux_mx10 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_21,
      i0  => group_2_1_clb_topside_in1_mux_q00,
      i1  => group_2_1_clb_topside_in1_mux_q01,
      nq  => group_2_1_clb_topside_in1_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_topside_in1_mux_mx11 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_21,
      i0  => group_2_1_clb_topside_in1_mux_q02,
      i1  => group_2_1_clb_topside_in1_mux_q03,
      nq  => group_2_1_clb_topside_in1_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_topside_in1_mux_mx20 : mx2_x2
   port map (
      cmd => group_2_1_nq_mem_22,
      i0  => group_2_1_clb_topside_in1_mux_q10,
      i1  => group_2_1_clb_topside_in1_mux_q11,
      q   => g_2_1_out_top,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_in0_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_17,
      i0  => g_1_1_rig_0,
      i1  => g_1_1_rig_1,
      nq  => group_2_1_clb_in0_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_in0_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_17,
      i0  => g_1_1_rig_2,
      i1  => g_1_1_rig_3,
      nq  => group_2_1_clb_in0_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_in0_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_17,
      i0  => g_1_1_rig_4,
      i1  => g_1_1_rig_5,
      nq  => group_2_1_clb_in0_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_in0_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_17,
      i0  => g_1_1_rig_6,
      i1  => g_1_1_rig_7,
      nq  => group_2_1_clb_in0_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_in0_mux_mx10 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_18,
      i0  => group_2_1_clb_in0_mux_q00,
      i1  => group_2_1_clb_in0_mux_q01,
      nq  => group_2_1_clb_in0_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_in0_mux_mx11 : nmx2_x1
   port map (
      cmd => group_2_1_nq_mem_18,
      i0  => group_2_1_clb_in0_mux_q02,
      i1  => group_2_1_clb_in0_mux_q03,
      nq  => group_2_1_clb_in0_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_1_clb_in0_mux_mx20 : mx2_x2
   port map (
      cmd => group_2_1_nq_mem_19,
      i0  => group_2_1_clb_in0_mux_q10,
      i1  => group_2_1_clb_in0_mux_q11,
      q   => group_2_1_in_0,
      vdd => vdd,
      vss => vss
   );

group_2_1_lut_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_1_in_3,
      i0  => group_2_1_nq_mem_0,
      i1  => group_2_1_nq_mem_1,
      nq  => group_2_1_lut_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_1_lut_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_1_in_3,
      i0  => group_2_1_nq_mem_2,
      i1  => group_2_1_nq_mem_3,
      nq  => group_2_1_lut_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_1_lut_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_1_in_3,
      i0  => group_2_1_nq_mem_4,
      i1  => group_2_1_nq_mem_5,
      nq  => group_2_1_lut_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_1_lut_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_1_in_3,
      i0  => group_2_1_nq_mem_6,
      i1  => group_2_1_nq_mem_7,
      nq  => group_2_1_lut_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_1_lut_mux_mx04 : nmx2_x1
   port map (
      cmd => group_2_1_in_3,
      i0  => group_2_1_nq_mem_8,
      i1  => group_2_1_nq_mem_9,
      nq  => group_2_1_lut_mux_q04,
      vdd => vdd,
      vss => vss
   );

group_2_1_lut_mux_mx05 : nmx2_x1
   port map (
      cmd => group_2_1_in_3,
      i0  => group_2_1_nq_mem_10,
      i1  => group_2_1_nq_mem_11,
      nq  => group_2_1_lut_mux_q05,
      vdd => vdd,
      vss => vss
   );

group_2_1_lut_mux_mx06 : nmx2_x1
   port map (
      cmd => group_2_1_in_3,
      i0  => group_2_1_nq_mem_12,
      i1  => group_2_1_nq_mem_13,
      nq  => group_2_1_lut_mux_q06,
      vdd => vdd,
      vss => vss
   );

group_2_1_lut_mux_mx07 : nmx2_x1
   port map (
      cmd => group_2_1_in_3,
      i0  => group_2_1_nq_mem_14,
      i1  => group_2_1_nq_mem_15,
      nq  => group_2_1_lut_mux_q07,
      vdd => vdd,
      vss => vss
   );

group_2_1_lut_mux_mx10 : nmx2_x1
   port map (
      cmd => g_1_1_out_rig,
      i0  => group_2_1_lut_mux_q00,
      i1  => group_2_1_lut_mux_q01,
      nq  => group_2_1_lut_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_1_lut_mux_mx11 : nmx2_x1
   port map (
      cmd => g_1_1_out_rig,
      i0  => group_2_1_lut_mux_q02,
      i1  => group_2_1_lut_mux_q03,
      nq  => group_2_1_lut_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_1_lut_mux_mx12 : nmx2_x1
   port map (
      cmd => g_1_1_out_rig,
      i0  => group_2_1_lut_mux_q04,
      i1  => group_2_1_lut_mux_q05,
      nq  => group_2_1_lut_mux_q12,
      vdd => vdd,
      vss => vss
   );

group_2_1_lut_mux_mx13 : nmx2_x1
   port map (
      cmd => g_1_1_out_rig,
      i0  => group_2_1_lut_mux_q06,
      i1  => group_2_1_lut_mux_q07,
      nq  => group_2_1_lut_mux_q13,
      vdd => vdd,
      vss => vss
   );

group_2_1_lut_mux_mx20 : nmx2_x1
   port map (
      cmd => g_2_0_out_top,
      i0  => group_2_1_lut_mux_q10,
      i1  => group_2_1_lut_mux_q11,
      nq  => group_2_1_lut_mux_q20,
      vdd => vdd,
      vss => vss
   );

group_2_1_lut_mux_mx21 : nmx2_x1
   port map (
      cmd => g_2_0_out_top,
      i0  => group_2_1_lut_mux_q12,
      i1  => group_2_1_lut_mux_q13,
      nq  => group_2_1_lut_mux_q21,
      vdd => vdd,
      vss => vss
   );

group_2_1_lut_mux_mx30 : nmx2_x1
   port map (
      cmd => group_2_1_in_0,
      i0  => group_2_1_lut_mux_q20,
      i1  => group_2_1_lut_mux_q21,
      nq  => group_2_1_out_lut,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_rig_top_0 : ts_x4
   port map (
      cmd => g_2_0_cmd_rig_top_0,
      i   => g_2_0_rig_0,
      q   => g_2_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_lef_top_0 : ts_x4
   port map (
      cmd => g_2_0_cmd_lef_top_0,
      i   => g_1_0_rig_0,
      q   => g_2_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_rig_top_1 : ts_x4
   port map (
      cmd => g_2_0_cmd_rig_top_1,
      i   => g_2_0_rig_1,
      q   => g_2_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_lef_top_1 : ts_x4
   port map (
      cmd => g_2_0_cmd_lef_top_1,
      i   => g_1_0_rig_1,
      q   => g_2_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_rig_top_2 : ts_x4
   port map (
      cmd => g_2_0_cmd_rig_top_2,
      i   => g_2_0_rig_2,
      q   => g_2_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_lef_top_2 : ts_x4
   port map (
      cmd => g_2_0_cmd_lef_top_2,
      i   => g_1_0_rig_2,
      q   => g_2_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_rig_top_3 : ts_x4
   port map (
      cmd => g_2_0_cmd_rig_top_3,
      i   => g_2_0_rig_3,
      q   => g_2_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_lef_top_3 : ts_x4
   port map (
      cmd => g_2_0_cmd_lef_top_3,
      i   => g_1_0_rig_3,
      q   => g_2_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_rig_top_4 : ts_x4
   port map (
      cmd => g_2_0_cmd_rig_top_4,
      i   => g_2_0_rig_4,
      q   => g_2_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_lef_top_4 : ts_x4
   port map (
      cmd => g_2_0_cmd_lef_top_4,
      i   => g_1_0_rig_4,
      q   => g_2_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_rig_top_5 : ts_x4
   port map (
      cmd => g_2_0_cmd_rig_top_5,
      i   => g_2_0_rig_5,
      q   => g_2_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_lef_top_5 : ts_x4
   port map (
      cmd => g_2_0_cmd_lef_top_5,
      i   => g_1_0_rig_5,
      q   => g_2_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_rig_top_6 : ts_x4
   port map (
      cmd => g_2_0_cmd_rig_top_6,
      i   => g_2_0_rig_6,
      q   => g_2_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_lef_top_6 : ts_x4
   port map (
      cmd => g_2_0_cmd_lef_top_6,
      i   => g_1_0_rig_6,
      q   => g_2_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_rig_top_7 : ts_x4
   port map (
      cmd => g_2_0_cmd_rig_top_7,
      i   => g_2_0_rig_7,
      q   => g_2_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_lef_top_7 : ts_x4
   port map (
      cmd => g_2_0_cmd_lef_top_7,
      i   => g_1_0_rig_7,
      q   => g_2_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_2_0_zero_horiz_0 : zero_x0
   port map (
      nq  => group_2_0_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_2_0_cmd_zero_lef_0,
      i   => group_2_0_sig_zero_horiz_0,
      q   => g_1_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_inpad_lef_0 : ts_x4
   port map (
      cmd => group_2_0_cmd_inpad_lef_0,
      i   => bot_in_2,
      q   => g_1_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_top_lef_0 : ts_x4
   port map (
      cmd => group_2_0_cmd_top_lef_0,
      i   => g_2_0_top_0,
      q   => g_1_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_rig_lef_0 : ts_x4
   port map (
      cmd => group_2_0_cmd_rig_lef_0,
      i   => g_2_0_rig_0,
      q   => g_1_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_top_rig_0 : ts_x4
   port map (
      cmd => g_2_0_cmd_top_rig_0,
      i   => g_2_0_top_0,
      q   => g_2_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_lef_rig_0 : ts_x4
   port map (
      cmd => g_2_0_cmd_lef_rig_0,
      i   => g_1_0_rig_0,
      q   => g_2_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_zero_horiz_1 : zero_x0
   port map (
      nq  => group_2_0_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_2_0_cmd_zero_lef_1,
      i   => group_2_0_sig_zero_horiz_1,
      q   => g_1_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_inpad_lef_1 : ts_x4
   port map (
      cmd => group_2_0_cmd_inpad_lef_1,
      i   => bot_in_2,
      q   => g_1_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_top_lef_1 : ts_x4
   port map (
      cmd => group_2_0_cmd_top_lef_1,
      i   => g_2_0_top_1,
      q   => g_1_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_rig_lef_1 : ts_x4
   port map (
      cmd => group_2_0_cmd_rig_lef_1,
      i   => g_2_0_rig_1,
      q   => g_1_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_top_rig_1 : ts_x4
   port map (
      cmd => g_2_0_cmd_top_rig_1,
      i   => g_2_0_top_1,
      q   => g_2_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_lef_rig_1 : ts_x4
   port map (
      cmd => g_2_0_cmd_lef_rig_1,
      i   => g_1_0_rig_1,
      q   => g_2_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_zero_horiz_2 : zero_x0
   port map (
      nq  => group_2_0_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_2_0_cmd_zero_lef_2,
      i   => group_2_0_sig_zero_horiz_2,
      q   => g_1_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_inpad_lef_2 : ts_x4
   port map (
      cmd => group_2_0_cmd_inpad_lef_2,
      i   => bot_in_2,
      q   => g_1_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_top_lef_2 : ts_x4
   port map (
      cmd => group_2_0_cmd_top_lef_2,
      i   => g_2_0_top_2,
      q   => g_1_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_rig_lef_2 : ts_x4
   port map (
      cmd => group_2_0_cmd_rig_lef_2,
      i   => g_2_0_rig_2,
      q   => g_1_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_top_rig_2 : ts_x4
   port map (
      cmd => g_2_0_cmd_top_rig_2,
      i   => g_2_0_top_2,
      q   => g_2_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_lef_rig_2 : ts_x4
   port map (
      cmd => g_2_0_cmd_lef_rig_2,
      i   => g_1_0_rig_2,
      q   => g_2_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_zero_horiz_3 : zero_x0
   port map (
      nq  => group_2_0_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_2_0_cmd_zero_lef_3,
      i   => group_2_0_sig_zero_horiz_3,
      q   => g_1_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_inpad_lef_3 : ts_x4
   port map (
      cmd => group_2_0_cmd_inpad_lef_3,
      i   => bot_in_2,
      q   => g_1_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_top_lef_3 : ts_x4
   port map (
      cmd => group_2_0_cmd_top_lef_3,
      i   => g_2_0_top_3,
      q   => g_1_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_rig_lef_3 : ts_x4
   port map (
      cmd => group_2_0_cmd_rig_lef_3,
      i   => g_2_0_rig_3,
      q   => g_1_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_top_rig_3 : ts_x4
   port map (
      cmd => g_2_0_cmd_top_rig_3,
      i   => g_2_0_top_3,
      q   => g_2_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_lef_rig_3 : ts_x4
   port map (
      cmd => g_2_0_cmd_lef_rig_3,
      i   => g_1_0_rig_3,
      q   => g_2_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_zero_horiz_4 : zero_x0
   port map (
      nq  => group_2_0_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_2_0_cmd_zero_lef_4,
      i   => group_2_0_sig_zero_horiz_4,
      q   => g_1_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_inpad_lef_4 : ts_x4
   port map (
      cmd => group_2_0_cmd_inpad_lef_4,
      i   => bot_in_2,
      q   => g_1_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_top_lef_4 : ts_x4
   port map (
      cmd => group_2_0_cmd_top_lef_4,
      i   => g_2_0_top_4,
      q   => g_1_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_rig_lef_4 : ts_x4
   port map (
      cmd => group_2_0_cmd_rig_lef_4,
      i   => g_2_0_rig_4,
      q   => g_1_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_top_rig_4 : ts_x4
   port map (
      cmd => g_2_0_cmd_top_rig_4,
      i   => g_2_0_top_4,
      q   => g_2_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_lef_rig_4 : ts_x4
   port map (
      cmd => g_2_0_cmd_lef_rig_4,
      i   => g_1_0_rig_4,
      q   => g_2_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_0_zero_horiz_5 : zero_x0
   port map (
      nq  => group_2_0_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_2_0_cmd_zero_lef_5,
      i   => group_2_0_sig_zero_horiz_5,
      q   => g_1_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_inpad_lef_5 : ts_x4
   port map (
      cmd => group_2_0_cmd_inpad_lef_5,
      i   => bot_in_2,
      q   => g_1_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_top_lef_5 : ts_x4
   port map (
      cmd => group_2_0_cmd_top_lef_5,
      i   => g_2_0_top_5,
      q   => g_1_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_rig_lef_5 : ts_x4
   port map (
      cmd => group_2_0_cmd_rig_lef_5,
      i   => g_2_0_rig_5,
      q   => g_1_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_top_rig_5 : ts_x4
   port map (
      cmd => g_2_0_cmd_top_rig_5,
      i   => g_2_0_top_5,
      q   => g_2_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_lef_rig_5 : ts_x4
   port map (
      cmd => g_2_0_cmd_lef_rig_5,
      i   => g_1_0_rig_5,
      q   => g_2_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_0_zero_horiz_6 : zero_x0
   port map (
      nq  => group_2_0_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_2_0_cmd_zero_lef_6,
      i   => group_2_0_sig_zero_horiz_6,
      q   => g_1_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_inpad_lef_6 : ts_x4
   port map (
      cmd => group_2_0_cmd_inpad_lef_6,
      i   => bot_in_2,
      q   => g_1_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_top_lef_6 : ts_x4
   port map (
      cmd => group_2_0_cmd_top_lef_6,
      i   => g_2_0_top_6,
      q   => g_1_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_rig_lef_6 : ts_x4
   port map (
      cmd => group_2_0_cmd_rig_lef_6,
      i   => g_2_0_rig_6,
      q   => g_1_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_top_rig_6 : ts_x4
   port map (
      cmd => g_2_0_cmd_top_rig_6,
      i   => g_2_0_top_6,
      q   => g_2_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_lef_rig_6 : ts_x4
   port map (
      cmd => g_2_0_cmd_lef_rig_6,
      i   => g_1_0_rig_6,
      q   => g_2_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_0_zero_horiz_7 : zero_x0
   port map (
      nq  => group_2_0_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_2_0_cmd_zero_lef_7,
      i   => group_2_0_sig_zero_horiz_7,
      q   => g_1_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_inpad_lef_7 : ts_x4
   port map (
      cmd => group_2_0_cmd_inpad_lef_7,
      i   => bot_in_2,
      q   => g_1_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_top_lef_7 : ts_x4
   port map (
      cmd => group_2_0_cmd_top_lef_7,
      i   => g_2_0_top_7,
      q   => g_1_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_rig_lef_7 : ts_x4
   port map (
      cmd => group_2_0_cmd_rig_lef_7,
      i   => g_2_0_rig_7,
      q   => g_1_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_top_rig_7 : ts_x4
   port map (
      cmd => g_2_0_cmd_top_rig_7,
      i   => g_2_0_top_7,
      q   => g_2_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_0_ts_lef_rig_7 : ts_x4
   port map (
      cmd => g_2_0_cmd_lef_rig_7,
      i   => g_1_0_rig_7,
      q   => g_2_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_0_mem_0 : sram_x1
   port map (
      d      => g_2_0_data_top(0),
      nq     => group_2_0_nq_mem_0,
      strobe => group_2_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_1 : sram_x1
   port map (
      d      => g_2_0_data_top(1),
      nq     => group_2_0_nq_mem_1,
      strobe => group_2_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_2 : sram_x1
   port map (
      d      => g_2_0_data_top(2),
      nq     => group_2_0_nq_mem_2,
      strobe => group_2_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_3 : sram_x1
   port map (
      d      => g_2_0_data_top(3),
      nq     => group_2_0_nq_mem_3,
      strobe => group_2_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_4 : sram_x1
   port map (
      d      => g_2_0_data_top(4),
      nq     => group_2_0_nq_mem_4,
      strobe => group_2_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_5 : sram_x1
   port map (
      d      => g_2_0_data_top(5),
      nq     => group_2_0_nq_mem_5,
      strobe => group_2_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_6 : sram_x1
   port map (
      d      => g_2_0_data_top(6),
      nq     => group_2_0_nq_mem_6,
      strobe => group_2_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_7 : sram_x1
   port map (
      d      => g_2_0_data_top(7),
      nq     => group_2_0_nq_mem_7,
      strobe => group_2_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_8 : sram_x1
   port map (
      d      => g_2_0_data_top(0),
      nq     => group_2_0_nq_mem_8,
      strobe => group_2_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_9 : sram_x1
   port map (
      d      => g_2_0_data_top(1),
      nq     => group_2_0_nq_mem_9,
      strobe => group_2_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_10 : sram_x1
   port map (
      d      => g_2_0_data_top(2),
      nq     => group_2_0_nq_mem_10,
      strobe => group_2_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_11 : sram_x1
   port map (
      d      => g_2_0_data_top(3),
      nq     => group_2_0_nq_mem_11,
      strobe => group_2_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_12 : sram_x1
   port map (
      d      => g_2_0_data_top(4),
      nq     => group_2_0_nq_mem_12,
      strobe => group_2_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_13 : sram_x1
   port map (
      d      => g_2_0_data_top(5),
      nq     => group_2_0_nq_mem_13,
      strobe => group_2_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_14 : sram_x1
   port map (
      d      => g_2_0_data_top(6),
      nq     => group_2_0_nq_mem_14,
      strobe => group_2_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_15 : sram_x1
   port map (
      d      => g_2_0_data_top(7),
      nq     => group_2_0_nq_mem_15,
      strobe => group_2_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_16 : sram_x1
   port map (
      d      => g_2_0_data_top(0),
      nq     => group_2_0_nq_mem_16,
      strobe => group_2_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_17 : sram_x1
   port map (
      d      => g_2_0_data_top(1),
      nq     => group_2_0_nq_mem_17,
      strobe => group_2_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_18 : sram_x1
   port map (
      d      => g_2_0_data_top(2),
      nq     => group_2_0_nq_mem_18,
      strobe => group_2_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_19 : sram_x1
   port map (
      d      => g_2_0_data_top(3),
      nq     => group_2_0_nq_mem_19,
      strobe => group_2_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_20 : sram_x1
   port map (
      d      => g_2_0_data_top(4),
      nq     => group_2_0_nq_mem_20,
      strobe => group_2_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_21 : sram_x1
   port map (
      d      => g_2_0_data_top(5),
      nq     => group_2_0_nq_mem_21,
      strobe => group_2_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_22 : sram_x1
   port map (
      d      => g_2_0_data_top(6),
      nq     => group_2_0_nq_mem_22,
      strobe => group_2_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_23 : sram_x1
   port map (
      d      => g_2_0_data_top(7),
      nq     => group_2_0_nq_mem_23,
      strobe => group_2_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_24 : sram_x1
   port map (
      d      => g_2_0_data_top(0),
      nq     => group_2_0_nq_mem_24,
      strobe => group_2_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_25 : sram_x1
   port map (
      d      => g_2_0_data_top(1),
      nq     => group_2_0_nq_mem_25,
      strobe => group_2_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_26 : sram_x1
   port map (
      d      => g_2_0_data_top(2),
      nq     => group_2_0_nq_mem_26,
      strobe => group_2_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_27 : sram_x1
   port map (
      d      => g_2_0_data_top(3),
      nq     => group_2_0_nq_mem_27,
      strobe => group_2_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_28 : sram_x1
   port map (
      d      => g_2_0_data_top(4),
      nq     => group_2_0_nq_mem_28,
      strobe => group_2_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_mem_29 : sram_x1
   port map (
      d      => g_2_0_data_top(5),
      nq     => group_2_0_nq_mem_29,
      strobe => group_2_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_parity_0 : sram_x1
   port map (
      d      => g_2_0_data_top(8),
      nq     => group_2_0_nq_mem_parity_0,
      strobe => group_2_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_parity_1 : sram_x1
   port map (
      d      => g_2_0_data_top(8),
      nq     => group_2_0_nq_mem_parity_1,
      strobe => group_2_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_parity_2 : sram_x1
   port map (
      d      => g_2_0_data_top(8),
      nq     => group_2_0_nq_mem_parity_2,
      strobe => group_2_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_parity_3 : sram_x1
   port map (
      d      => g_2_0_data_top(8),
      nq     => group_2_0_nq_mem_parity_3,
      strobe => group_2_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_2_0_xor_0_0 : xr2_x1
   port map (
      i0  => group_2_0_nq_mem_0,
      i1  => group_2_0_nq_mem_1,
      q   => group_2_0_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_1_0 : xr2_x1
   port map (
      i0  => group_2_0_nq_mem_2,
      i1  => group_2_0_nq_mem_3,
      q   => group_2_0_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_2_0 : xr2_x1
   port map (
      i0  => group_2_0_nq_mem_4,
      i1  => group_2_0_nq_mem_5,
      q   => group_2_0_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_3_0 : xr2_x1
   port map (
      i0  => group_2_0_nq_mem_6,
      i1  => group_2_0_nq_mem_7,
      q   => group_2_0_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_4_0 : xr2_x1
   port map (
      i0  => group_2_0_q_xor_0_0,
      i1  => group_2_0_q_xor_1_0,
      q   => group_2_0_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_5_0 : xr2_x1
   port map (
      i0  => group_2_0_q_xor_2_0,
      i1  => group_2_0_q_xor_3_0,
      q   => group_2_0_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_6_0 : xr2_x1
   port map (
      i0  => group_2_0_q_xor_4_0,
      i1  => group_2_0_q_xor_5_0,
      q   => group_2_0_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_7_0 : xr2_x1
   port map (
      i0  => group_2_0_q_xor_6_0,
      i1  => group_2_0_nq_mem_parity_0,
      q   => group_2_0_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_0_1 : xr2_x1
   port map (
      i0  => group_2_0_nq_mem_8,
      i1  => group_2_0_nq_mem_9,
      q   => group_2_0_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_1_1 : xr2_x1
   port map (
      i0  => group_2_0_nq_mem_10,
      i1  => group_2_0_nq_mem_11,
      q   => group_2_0_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_2_1 : xr2_x1
   port map (
      i0  => group_2_0_nq_mem_12,
      i1  => group_2_0_nq_mem_13,
      q   => group_2_0_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_3_1 : xr2_x1
   port map (
      i0  => group_2_0_nq_mem_14,
      i1  => group_2_0_nq_mem_15,
      q   => group_2_0_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_4_1 : xr2_x1
   port map (
      i0  => group_2_0_q_xor_0_1,
      i1  => group_2_0_q_xor_1_1,
      q   => group_2_0_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_5_1 : xr2_x1
   port map (
      i0  => group_2_0_q_xor_2_1,
      i1  => group_2_0_q_xor_3_1,
      q   => group_2_0_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_6_1 : xr2_x1
   port map (
      i0  => group_2_0_q_xor_4_1,
      i1  => group_2_0_q_xor_5_1,
      q   => group_2_0_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_7_1 : xr2_x1
   port map (
      i0  => group_2_0_q_xor_6_1,
      i1  => group_2_0_nq_mem_parity_1,
      q   => group_2_0_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_0_2 : xr2_x1
   port map (
      i0  => group_2_0_nq_mem_16,
      i1  => group_2_0_nq_mem_17,
      q   => group_2_0_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_1_2 : xr2_x1
   port map (
      i0  => group_2_0_nq_mem_18,
      i1  => group_2_0_nq_mem_19,
      q   => group_2_0_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_2_2 : xr2_x1
   port map (
      i0  => group_2_0_nq_mem_20,
      i1  => group_2_0_nq_mem_21,
      q   => group_2_0_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_3_2 : xr2_x1
   port map (
      i0  => group_2_0_nq_mem_22,
      i1  => group_2_0_nq_mem_23,
      q   => group_2_0_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_4_2 : xr2_x1
   port map (
      i0  => group_2_0_q_xor_0_2,
      i1  => group_2_0_q_xor_1_2,
      q   => group_2_0_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_5_2 : xr2_x1
   port map (
      i0  => group_2_0_q_xor_2_2,
      i1  => group_2_0_q_xor_3_2,
      q   => group_2_0_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_6_2 : xr2_x1
   port map (
      i0  => group_2_0_q_xor_4_2,
      i1  => group_2_0_q_xor_5_2,
      q   => group_2_0_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_7_2 : xr2_x1
   port map (
      i0  => group_2_0_q_xor_6_2,
      i1  => group_2_0_nq_mem_parity_2,
      q   => group_2_0_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_0_3 : xr2_x1
   port map (
      i0  => group_2_0_nq_mem_24,
      i1  => group_2_0_nq_mem_25,
      q   => group_2_0_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_1_3 : xr2_x1
   port map (
      i0  => group_2_0_nq_mem_26,
      i1  => group_2_0_nq_mem_27,
      q   => group_2_0_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_2_3 : xr2_x1
   port map (
      i0  => group_2_0_nq_mem_28,
      i1  => group_2_0_nq_mem_29,
      q   => group_2_0_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_3_3 : xr2_x1
   port map (
      i0  => group_2_0_q_xor_0_3,
      i1  => group_2_0_q_xor_1_3,
      q   => group_2_0_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_4_3 : xr2_x1
   port map (
      i0  => group_2_0_q_xor_3_3,
      i1  => group_2_0_q_xor_2_3,
      q   => group_2_0_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_xor_5_3 : xr2_x1
   port map (
      i0  => group_2_0_q_xor_4_3,
      i1  => group_2_0_nq_mem_parity_3,
      q   => group_2_0_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_or_0 : o4_x2
   port map (
      i0  => group_2_0_sig_error_0,
      i1  => group_2_0_sig_error_1,
      i2  => group_2_0_sig_error_2,
      i3  => group_2_0_sig_error_3,
      q   => group_2_0_error_0123,
      vdd => vdd,
      vss => vss
   );

group_2_0_or_fin : o2_x2
   port map (
      i0  => g_1_0_error_rig,
      i1  => group_2_0_error_0123,
      q   => g_2_0_error_rig,
      vdd => vdd,
      vss => vss
   );

group_2_0_buffer_0 : buf_x2
   port map (
      i   => g_1_0_strobe_0_rig,
      q   => g_2_0_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_2_0_buffer_1 : buf_x2
   port map (
      i   => g_1_0_strobe_1_rig,
      q   => g_2_0_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_2_0_buffer_2 : buf_x2
   port map (
      i   => g_1_0_strobe_2_rig,
      q   => g_2_0_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_2_0_buffer_3 : buf_x2
   port map (
      i   => g_1_0_strobe_3_rig,
      q   => g_2_0_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_2_0_and_0 : a2_x2
   port map (
      i0  => g_1_0_strobe_0_rig,
      i1  => g_2_0_column_top,
      q   => group_2_0_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_and_1 : a2_x2
   port map (
      i0  => g_1_0_strobe_1_rig,
      i1  => g_2_0_column_top,
      q   => group_2_0_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_and_2 : a2_x2
   port map (
      i0  => g_1_0_strobe_2_rig,
      i1  => g_2_0_column_top,
      q   => group_2_0_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_and_3 : a2_x2
   port map (
      i0  => g_1_0_strobe_3_rig,
      i1  => g_2_0_column_top,
      q   => group_2_0_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_29,
      nq  => group_2_0_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_28,
      nq  => group_2_0_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_27,
      nq  => group_2_0_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_7_q5_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_7_not_cmd(2),
      i1  => group_2_0_decoder_horizon_track_7_not_cmd(0),
      i2  => group_2_0_nq_mem_28,
      nq  => g_1_0_cmd_lef_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_7_not_cmd(2),
      i1  => group_2_0_nq_mem_27,
      i2  => group_2_0_nq_mem_28,
      nq  => g_1_0_cmd_top_rig_7,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_7_not_cmd(1),
      i1  => group_2_0_decoder_horizon_track_7_not_cmd(0),
      i2  => group_2_0_nq_mem_29,
      nq  => group_2_0_cmd_rig_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_7_not_cmd(1),
      i1  => group_2_0_nq_mem_29,
      i2  => group_2_0_nq_mem_27,
      nq  => group_2_0_cmd_top_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_2_0_nq_mem_28,
      i1  => group_2_0_decoder_horizon_track_7_not_cmd(0),
      i2  => group_2_0_nq_mem_29,
      nq  => group_2_0_cmd_inpad_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_7_not_cmd(2),
      i1  => group_2_0_decoder_horizon_track_7_not_cmd(1),
      i2  => group_2_0_decoder_horizon_track_7_not_cmd(0),
      nq  => group_2_0_decoder_horizon_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_0_nq_mem_28,
      i1  => group_2_0_nq_mem_29,
      i2  => group_2_0_decoder_horizon_track_7_not_cmd(0),
      nq  => group_2_0_decoder_horizon_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_7_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_2_0_nq_mem_29,
      i1  => group_2_0_nq_mem_28,
      i2  => group_2_0_nq_mem_27,
      nq  => group_2_0_decoder_horizon_track_7_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_7_q0_ins : na3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_7_na3_x1_3_sig,
      i1  => group_2_0_decoder_horizon_track_7_na3_x1_2_sig,
      i2  => group_2_0_decoder_horizon_track_7_na3_x1_sig,
      nq  => group_2_0_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_26,
      nq  => group_2_0_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_25,
      nq  => group_2_0_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_24,
      nq  => group_2_0_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_6_q5_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_6_not_cmd(2),
      i1  => group_2_0_decoder_horizon_track_6_not_cmd(0),
      i2  => group_2_0_nq_mem_25,
      nq  => g_1_0_cmd_lef_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_6_not_cmd(2),
      i1  => group_2_0_nq_mem_24,
      i2  => group_2_0_nq_mem_25,
      nq  => g_1_0_cmd_top_rig_6,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_6_not_cmd(1),
      i1  => group_2_0_decoder_horizon_track_6_not_cmd(0),
      i2  => group_2_0_nq_mem_26,
      nq  => group_2_0_cmd_rig_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_6_not_cmd(1),
      i1  => group_2_0_nq_mem_26,
      i2  => group_2_0_nq_mem_24,
      nq  => group_2_0_cmd_top_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_2_0_nq_mem_25,
      i1  => group_2_0_decoder_horizon_track_6_not_cmd(0),
      i2  => group_2_0_nq_mem_26,
      nq  => group_2_0_cmd_inpad_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_6_not_cmd(2),
      i1  => group_2_0_decoder_horizon_track_6_not_cmd(1),
      i2  => group_2_0_decoder_horizon_track_6_not_cmd(0),
      nq  => group_2_0_decoder_horizon_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_0_nq_mem_25,
      i1  => group_2_0_nq_mem_26,
      i2  => group_2_0_decoder_horizon_track_6_not_cmd(0),
      nq  => group_2_0_decoder_horizon_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_6_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_2_0_nq_mem_26,
      i1  => group_2_0_nq_mem_25,
      i2  => group_2_0_nq_mem_24,
      nq  => group_2_0_decoder_horizon_track_6_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_6_q0_ins : na3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_6_na3_x1_3_sig,
      i1  => group_2_0_decoder_horizon_track_6_na3_x1_2_sig,
      i2  => group_2_0_decoder_horizon_track_6_na3_x1_sig,
      nq  => group_2_0_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_23,
      nq  => group_2_0_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_22,
      nq  => group_2_0_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_21,
      nq  => group_2_0_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_5_q5_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_5_not_cmd(2),
      i1  => group_2_0_decoder_horizon_track_5_not_cmd(0),
      i2  => group_2_0_nq_mem_22,
      nq  => g_1_0_cmd_lef_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_5_not_cmd(2),
      i1  => group_2_0_nq_mem_21,
      i2  => group_2_0_nq_mem_22,
      nq  => g_1_0_cmd_top_rig_5,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_5_not_cmd(1),
      i1  => group_2_0_decoder_horizon_track_5_not_cmd(0),
      i2  => group_2_0_nq_mem_23,
      nq  => group_2_0_cmd_rig_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_5_not_cmd(1),
      i1  => group_2_0_nq_mem_23,
      i2  => group_2_0_nq_mem_21,
      nq  => group_2_0_cmd_top_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_2_0_nq_mem_22,
      i1  => group_2_0_decoder_horizon_track_5_not_cmd(0),
      i2  => group_2_0_nq_mem_23,
      nq  => group_2_0_cmd_inpad_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_5_not_cmd(2),
      i1  => group_2_0_decoder_horizon_track_5_not_cmd(1),
      i2  => group_2_0_decoder_horizon_track_5_not_cmd(0),
      nq  => group_2_0_decoder_horizon_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_0_nq_mem_22,
      i1  => group_2_0_nq_mem_23,
      i2  => group_2_0_decoder_horizon_track_5_not_cmd(0),
      nq  => group_2_0_decoder_horizon_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_5_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_2_0_nq_mem_23,
      i1  => group_2_0_nq_mem_22,
      i2  => group_2_0_nq_mem_21,
      nq  => group_2_0_decoder_horizon_track_5_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_5_q0_ins : na3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_5_na3_x1_3_sig,
      i1  => group_2_0_decoder_horizon_track_5_na3_x1_2_sig,
      i2  => group_2_0_decoder_horizon_track_5_na3_x1_sig,
      nq  => group_2_0_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_20,
      nq  => group_2_0_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_19,
      nq  => group_2_0_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_18,
      nq  => group_2_0_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_4_q5_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_4_not_cmd(2),
      i1  => group_2_0_decoder_horizon_track_4_not_cmd(0),
      i2  => group_2_0_nq_mem_19,
      nq  => g_1_0_cmd_lef_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_4_not_cmd(2),
      i1  => group_2_0_nq_mem_18,
      i2  => group_2_0_nq_mem_19,
      nq  => g_1_0_cmd_top_rig_4,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_4_not_cmd(1),
      i1  => group_2_0_decoder_horizon_track_4_not_cmd(0),
      i2  => group_2_0_nq_mem_20,
      nq  => group_2_0_cmd_rig_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_4_not_cmd(1),
      i1  => group_2_0_nq_mem_20,
      i2  => group_2_0_nq_mem_18,
      nq  => group_2_0_cmd_top_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_2_0_nq_mem_19,
      i1  => group_2_0_decoder_horizon_track_4_not_cmd(0),
      i2  => group_2_0_nq_mem_20,
      nq  => group_2_0_cmd_inpad_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_4_not_cmd(2),
      i1  => group_2_0_decoder_horizon_track_4_not_cmd(1),
      i2  => group_2_0_decoder_horizon_track_4_not_cmd(0),
      nq  => group_2_0_decoder_horizon_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_0_nq_mem_19,
      i1  => group_2_0_nq_mem_20,
      i2  => group_2_0_decoder_horizon_track_4_not_cmd(0),
      nq  => group_2_0_decoder_horizon_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_4_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_2_0_nq_mem_20,
      i1  => group_2_0_nq_mem_19,
      i2  => group_2_0_nq_mem_18,
      nq  => group_2_0_decoder_horizon_track_4_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_4_q0_ins : na3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_4_na3_x1_3_sig,
      i1  => group_2_0_decoder_horizon_track_4_na3_x1_2_sig,
      i2  => group_2_0_decoder_horizon_track_4_na3_x1_sig,
      nq  => group_2_0_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_17,
      nq  => group_2_0_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_16,
      nq  => group_2_0_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_15,
      nq  => group_2_0_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_3_q5_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_3_not_cmd(2),
      i1  => group_2_0_decoder_horizon_track_3_not_cmd(0),
      i2  => group_2_0_nq_mem_16,
      nq  => g_1_0_cmd_lef_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_3_not_cmd(2),
      i1  => group_2_0_nq_mem_15,
      i2  => group_2_0_nq_mem_16,
      nq  => g_1_0_cmd_top_rig_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_3_not_cmd(1),
      i1  => group_2_0_decoder_horizon_track_3_not_cmd(0),
      i2  => group_2_0_nq_mem_17,
      nq  => group_2_0_cmd_rig_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_3_not_cmd(1),
      i1  => group_2_0_nq_mem_17,
      i2  => group_2_0_nq_mem_15,
      nq  => group_2_0_cmd_top_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_2_0_nq_mem_16,
      i1  => group_2_0_decoder_horizon_track_3_not_cmd(0),
      i2  => group_2_0_nq_mem_17,
      nq  => group_2_0_cmd_inpad_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_3_not_cmd(2),
      i1  => group_2_0_decoder_horizon_track_3_not_cmd(1),
      i2  => group_2_0_decoder_horizon_track_3_not_cmd(0),
      nq  => group_2_0_decoder_horizon_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_0_nq_mem_16,
      i1  => group_2_0_nq_mem_17,
      i2  => group_2_0_decoder_horizon_track_3_not_cmd(0),
      nq  => group_2_0_decoder_horizon_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_3_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_2_0_nq_mem_17,
      i1  => group_2_0_nq_mem_16,
      i2  => group_2_0_nq_mem_15,
      nq  => group_2_0_decoder_horizon_track_3_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_3_q0_ins : na3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_3_na3_x1_3_sig,
      i1  => group_2_0_decoder_horizon_track_3_na3_x1_2_sig,
      i2  => group_2_0_decoder_horizon_track_3_na3_x1_sig,
      nq  => group_2_0_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_14,
      nq  => group_2_0_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_13,
      nq  => group_2_0_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_12,
      nq  => group_2_0_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_2_q5_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_2_not_cmd(2),
      i1  => group_2_0_decoder_horizon_track_2_not_cmd(0),
      i2  => group_2_0_nq_mem_13,
      nq  => g_1_0_cmd_lef_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_2_not_cmd(2),
      i1  => group_2_0_nq_mem_12,
      i2  => group_2_0_nq_mem_13,
      nq  => g_1_0_cmd_top_rig_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_2_not_cmd(1),
      i1  => group_2_0_decoder_horizon_track_2_not_cmd(0),
      i2  => group_2_0_nq_mem_14,
      nq  => group_2_0_cmd_rig_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_2_not_cmd(1),
      i1  => group_2_0_nq_mem_14,
      i2  => group_2_0_nq_mem_12,
      nq  => group_2_0_cmd_top_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_2_0_nq_mem_13,
      i1  => group_2_0_decoder_horizon_track_2_not_cmd(0),
      i2  => group_2_0_nq_mem_14,
      nq  => group_2_0_cmd_inpad_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_2_not_cmd(2),
      i1  => group_2_0_decoder_horizon_track_2_not_cmd(1),
      i2  => group_2_0_decoder_horizon_track_2_not_cmd(0),
      nq  => group_2_0_decoder_horizon_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_0_nq_mem_13,
      i1  => group_2_0_nq_mem_14,
      i2  => group_2_0_decoder_horizon_track_2_not_cmd(0),
      nq  => group_2_0_decoder_horizon_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_2_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_2_0_nq_mem_14,
      i1  => group_2_0_nq_mem_13,
      i2  => group_2_0_nq_mem_12,
      nq  => group_2_0_decoder_horizon_track_2_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_2_q0_ins : na3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_2_na3_x1_3_sig,
      i1  => group_2_0_decoder_horizon_track_2_na3_x1_2_sig,
      i2  => group_2_0_decoder_horizon_track_2_na3_x1_sig,
      nq  => group_2_0_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_11,
      nq  => group_2_0_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_10,
      nq  => group_2_0_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_9,
      nq  => group_2_0_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_1_q5_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_1_not_cmd(2),
      i1  => group_2_0_decoder_horizon_track_1_not_cmd(0),
      i2  => group_2_0_nq_mem_10,
      nq  => g_1_0_cmd_lef_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_1_not_cmd(2),
      i1  => group_2_0_nq_mem_9,
      i2  => group_2_0_nq_mem_10,
      nq  => g_1_0_cmd_top_rig_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_1_not_cmd(1),
      i1  => group_2_0_decoder_horizon_track_1_not_cmd(0),
      i2  => group_2_0_nq_mem_11,
      nq  => group_2_0_cmd_rig_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_1_not_cmd(1),
      i1  => group_2_0_nq_mem_11,
      i2  => group_2_0_nq_mem_9,
      nq  => group_2_0_cmd_top_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_2_0_nq_mem_10,
      i1  => group_2_0_decoder_horizon_track_1_not_cmd(0),
      i2  => group_2_0_nq_mem_11,
      nq  => group_2_0_cmd_inpad_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_1_not_cmd(2),
      i1  => group_2_0_decoder_horizon_track_1_not_cmd(1),
      i2  => group_2_0_decoder_horizon_track_1_not_cmd(0),
      nq  => group_2_0_decoder_horizon_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_0_nq_mem_10,
      i1  => group_2_0_nq_mem_11,
      i2  => group_2_0_decoder_horizon_track_1_not_cmd(0),
      nq  => group_2_0_decoder_horizon_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_1_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_2_0_nq_mem_11,
      i1  => group_2_0_nq_mem_10,
      i2  => group_2_0_nq_mem_9,
      nq  => group_2_0_decoder_horizon_track_1_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_1_q0_ins : na3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_1_na3_x1_3_sig,
      i1  => group_2_0_decoder_horizon_track_1_na3_x1_2_sig,
      i2  => group_2_0_decoder_horizon_track_1_na3_x1_sig,
      nq  => group_2_0_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_8,
      nq  => group_2_0_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_7,
      nq  => group_2_0_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_2_0_nq_mem_6,
      nq  => group_2_0_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_0_q5_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_0_not_cmd(2),
      i1  => group_2_0_decoder_horizon_track_0_not_cmd(0),
      i2  => group_2_0_nq_mem_7,
      nq  => g_1_0_cmd_lef_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_0_not_cmd(2),
      i1  => group_2_0_nq_mem_6,
      i2  => group_2_0_nq_mem_7,
      nq  => g_1_0_cmd_top_rig_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_0_not_cmd(1),
      i1  => group_2_0_decoder_horizon_track_0_not_cmd(0),
      i2  => group_2_0_nq_mem_8,
      nq  => group_2_0_cmd_rig_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_0_not_cmd(1),
      i1  => group_2_0_nq_mem_8,
      i2  => group_2_0_nq_mem_6,
      nq  => group_2_0_cmd_top_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_2_0_nq_mem_7,
      i1  => group_2_0_decoder_horizon_track_0_not_cmd(0),
      i2  => group_2_0_nq_mem_8,
      nq  => group_2_0_cmd_inpad_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_0_not_cmd(2),
      i1  => group_2_0_decoder_horizon_track_0_not_cmd(1),
      i2  => group_2_0_decoder_horizon_track_0_not_cmd(0),
      nq  => group_2_0_decoder_horizon_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_2_0_nq_mem_7,
      i1  => group_2_0_nq_mem_8,
      i2  => group_2_0_decoder_horizon_track_0_not_cmd(0),
      nq  => group_2_0_decoder_horizon_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_0_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_2_0_nq_mem_8,
      i1  => group_2_0_nq_mem_7,
      i2  => group_2_0_nq_mem_6,
      nq  => group_2_0_decoder_horizon_track_0_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_2_0_decoder_horizon_track_0_q0_ins : na3_x1
   port map (
      i0  => group_2_0_decoder_horizon_track_0_na3_x1_3_sig,
      i1  => group_2_0_decoder_horizon_track_0_na3_x1_2_sig,
      i2  => group_2_0_decoder_horizon_track_0_na3_x1_sig,
      nq  => group_2_0_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_2_0_out_pad_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_0_nq_mem_3,
      i0  => g_1_0_rig_0,
      i1  => g_1_0_rig_1,
      nq  => group_2_0_out_pad_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_0_out_pad_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_0_nq_mem_3,
      i0  => g_1_0_rig_2,
      i1  => g_1_0_rig_3,
      nq  => group_2_0_out_pad_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_0_out_pad_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_0_nq_mem_3,
      i0  => g_1_0_rig_4,
      i1  => g_1_0_rig_5,
      nq  => group_2_0_out_pad_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_0_out_pad_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_0_nq_mem_3,
      i0  => g_1_0_rig_6,
      i1  => g_1_0_rig_7,
      nq  => group_2_0_out_pad_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_0_out_pad_mux_mx10 : nmx2_x1
   port map (
      cmd => group_2_0_nq_mem_4,
      i0  => group_2_0_out_pad_mux_q00,
      i1  => group_2_0_out_pad_mux_q01,
      nq  => group_2_0_out_pad_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_0_out_pad_mux_mx11 : nmx2_x1
   port map (
      cmd => group_2_0_nq_mem_4,
      i0  => group_2_0_out_pad_mux_q02,
      i1  => group_2_0_out_pad_mux_q03,
      nq  => group_2_0_out_pad_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_0_out_pad_mux_mx20 : mx2_x2
   port map (
      cmd => group_2_0_nq_mem_5,
      i0  => group_2_0_out_pad_mux_q10,
      i1  => group_2_0_out_pad_mux_q11,
      q   => bot_out_2,
      vdd => vdd,
      vss => vss
   );

group_2_0_clb_topside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_2_0_nq_mem_0,
      i0  => g_1_0_rig_0,
      i1  => g_1_0_rig_1,
      nq  => group_2_0_clb_topside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_2_0_clb_topside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_2_0_nq_mem_0,
      i0  => g_1_0_rig_2,
      i1  => g_1_0_rig_3,
      nq  => group_2_0_clb_topside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_2_0_clb_topside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_2_0_nq_mem_0,
      i0  => g_1_0_rig_4,
      i1  => g_1_0_rig_5,
      nq  => group_2_0_clb_topside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_2_0_clb_topside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_2_0_nq_mem_0,
      i0  => g_1_0_rig_6,
      i1  => g_1_0_rig_7,
      nq  => group_2_0_clb_topside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_2_0_clb_topside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_2_0_nq_mem_1,
      i0  => group_2_0_clb_topside_in2_mux_q00,
      i1  => group_2_0_clb_topside_in2_mux_q01,
      nq  => group_2_0_clb_topside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_2_0_clb_topside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_2_0_nq_mem_1,
      i0  => group_2_0_clb_topside_in2_mux_q02,
      i1  => group_2_0_clb_topside_in2_mux_q03,
      nq  => group_2_0_clb_topside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_2_0_clb_topside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_2_0_nq_mem_2,
      i0  => group_2_0_clb_topside_in2_mux_q10,
      i1  => group_2_0_clb_topside_in2_mux_q11,
      q   => g_2_0_out_top,
      vdd => vdd,
      vss => vss
   );

group_1_4_mux_scan : mx2_x2
   port map (
      cmd => g_1_4_test_in,
      i0  => group_1_4_out_lut,
      i1  => g_0_4_scout,
      q   => group_1_4_out_lut_scan,
      vdd => vdd,
      vss => vss
   );

group_1_4_flip_flop_clb : sff1_x4
   port map (
      ck  => clk_top_x1,
      i   => group_1_4_out_lut_scan,
      q   => g_1_4_scout,
      vdd => vdd,
      vss => vss
   );

group_1_4_mux_out : mx2_x2
   port map (
      cmd => group_1_4_nq_mem_16,
      i0  => group_1_4_out_lut,
      i1  => g_1_4_scout,
      q   => group_1_4_out_clb,
      vdd => vdd,
      vss => vss
   );

group_1_4_zero_horiz_0 : zero_x0
   port map (
      nq  => group_1_4_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_1_4_cmd_zero_lef_0,
      i   => group_1_4_sig_zero_horiz_0,
      q   => g_0_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_pin4_lef_0 : ts_x4
   port map (
      cmd => group_1_4_cmd_pin4_lef_0,
      i   => group_1_4_out_clb,
      q   => g_0_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_inpad_0 : ts_x4
   port map (
      cmd => group_1_4_cmd_inpad_lef_0,
      i   => top_in_1,
      q   => g_0_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_bot_lef_0 : ts_x4
   port map (
      cmd => group_1_4_cmd_bot_lef_0,
      i   => g_1_3_top_0,
      q   => g_0_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_rig_lef_0 : ts_x4
   port map (
      cmd => group_1_4_cmd_rig_lef_0,
      i   => g_1_4_rig_0,
      q   => g_0_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_bot_rig_0 : ts_x4
   port map (
      cmd => g_1_4_cmd_bot_rig_0,
      i   => g_1_3_top_0,
      q   => g_1_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_lef_rig_0 : ts_x4
   port map (
      cmd => g_1_4_cmd_lef_rig_0,
      i   => g_0_4_rig_0,
      q   => g_1_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_zero_horiz_1 : zero_x0
   port map (
      nq  => group_1_4_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_1_4_cmd_zero_lef_1,
      i   => group_1_4_sig_zero_horiz_1,
      q   => g_0_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_pin4_lef_1 : ts_x4
   port map (
      cmd => group_1_4_cmd_pin4_lef_1,
      i   => group_1_4_out_clb,
      q   => g_0_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_inpad_1 : ts_x4
   port map (
      cmd => group_1_4_cmd_inpad_lef_1,
      i   => top_in_1,
      q   => g_0_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_bot_lef_1 : ts_x4
   port map (
      cmd => group_1_4_cmd_bot_lef_1,
      i   => g_1_3_top_1,
      q   => g_0_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_rig_lef_1 : ts_x4
   port map (
      cmd => group_1_4_cmd_rig_lef_1,
      i   => g_1_4_rig_1,
      q   => g_0_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_bot_rig_1 : ts_x4
   port map (
      cmd => g_1_4_cmd_bot_rig_1,
      i   => g_1_3_top_1,
      q   => g_1_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_lef_rig_1 : ts_x4
   port map (
      cmd => g_1_4_cmd_lef_rig_1,
      i   => g_0_4_rig_1,
      q   => g_1_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_zero_horiz_2 : zero_x0
   port map (
      nq  => group_1_4_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_1_4_cmd_zero_lef_2,
      i   => group_1_4_sig_zero_horiz_2,
      q   => g_0_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_pin4_lef_2 : ts_x4
   port map (
      cmd => group_1_4_cmd_pin4_lef_2,
      i   => group_1_4_out_clb,
      q   => g_0_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_inpad_2 : ts_x4
   port map (
      cmd => group_1_4_cmd_inpad_lef_2,
      i   => top_in_1,
      q   => g_0_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_bot_lef_2 : ts_x4
   port map (
      cmd => group_1_4_cmd_bot_lef_2,
      i   => g_1_3_top_2,
      q   => g_0_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_rig_lef_2 : ts_x4
   port map (
      cmd => group_1_4_cmd_rig_lef_2,
      i   => g_1_4_rig_2,
      q   => g_0_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_bot_rig_2 : ts_x4
   port map (
      cmd => g_1_4_cmd_bot_rig_2,
      i   => g_1_3_top_2,
      q   => g_1_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_lef_rig_2 : ts_x4
   port map (
      cmd => g_1_4_cmd_lef_rig_2,
      i   => g_0_4_rig_2,
      q   => g_1_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_zero_horiz_3 : zero_x0
   port map (
      nq  => group_1_4_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_1_4_cmd_zero_lef_3,
      i   => group_1_4_sig_zero_horiz_3,
      q   => g_0_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_pin4_lef_3 : ts_x4
   port map (
      cmd => group_1_4_cmd_pin4_lef_3,
      i   => group_1_4_out_clb,
      q   => g_0_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_inpad_3 : ts_x4
   port map (
      cmd => group_1_4_cmd_inpad_lef_3,
      i   => top_in_1,
      q   => g_0_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_bot_lef_3 : ts_x4
   port map (
      cmd => group_1_4_cmd_bot_lef_3,
      i   => g_1_3_top_3,
      q   => g_0_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_rig_lef_3 : ts_x4
   port map (
      cmd => group_1_4_cmd_rig_lef_3,
      i   => g_1_4_rig_3,
      q   => g_0_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_bot_rig_3 : ts_x4
   port map (
      cmd => g_1_4_cmd_bot_rig_3,
      i   => g_1_3_top_3,
      q   => g_1_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_lef_rig_3 : ts_x4
   port map (
      cmd => g_1_4_cmd_lef_rig_3,
      i   => g_0_4_rig_3,
      q   => g_1_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_zero_horiz_4 : zero_x0
   port map (
      nq  => group_1_4_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_1_4_cmd_zero_lef_4,
      i   => group_1_4_sig_zero_horiz_4,
      q   => g_0_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_pin4_lef_4 : ts_x4
   port map (
      cmd => group_1_4_cmd_pin4_lef_4,
      i   => group_1_4_out_clb,
      q   => g_0_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_inpad_4 : ts_x4
   port map (
      cmd => group_1_4_cmd_inpad_lef_4,
      i   => top_in_1,
      q   => g_0_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_bot_lef_4 : ts_x4
   port map (
      cmd => group_1_4_cmd_bot_lef_4,
      i   => g_1_3_top_4,
      q   => g_0_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_rig_lef_4 : ts_x4
   port map (
      cmd => group_1_4_cmd_rig_lef_4,
      i   => g_1_4_rig_4,
      q   => g_0_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_bot_rig_4 : ts_x4
   port map (
      cmd => g_1_4_cmd_bot_rig_4,
      i   => g_1_3_top_4,
      q   => g_1_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_lef_rig_4 : ts_x4
   port map (
      cmd => g_1_4_cmd_lef_rig_4,
      i   => g_0_4_rig_4,
      q   => g_1_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_zero_horiz_5 : zero_x0
   port map (
      nq  => group_1_4_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_1_4_cmd_zero_lef_5,
      i   => group_1_4_sig_zero_horiz_5,
      q   => g_0_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_pin4_lef_5 : ts_x4
   port map (
      cmd => group_1_4_cmd_pin4_lef_5,
      i   => group_1_4_out_clb,
      q   => g_0_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_inpad_5 : ts_x4
   port map (
      cmd => group_1_4_cmd_inpad_lef_5,
      i   => top_in_1,
      q   => g_0_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_bot_lef_5 : ts_x4
   port map (
      cmd => group_1_4_cmd_bot_lef_5,
      i   => g_1_3_top_5,
      q   => g_0_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_rig_lef_5 : ts_x4
   port map (
      cmd => group_1_4_cmd_rig_lef_5,
      i   => g_1_4_rig_5,
      q   => g_0_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_bot_rig_5 : ts_x4
   port map (
      cmd => g_1_4_cmd_bot_rig_5,
      i   => g_1_3_top_5,
      q   => g_1_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_lef_rig_5 : ts_x4
   port map (
      cmd => g_1_4_cmd_lef_rig_5,
      i   => g_0_4_rig_5,
      q   => g_1_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_zero_horiz_6 : zero_x0
   port map (
      nq  => group_1_4_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_1_4_cmd_zero_lef_6,
      i   => group_1_4_sig_zero_horiz_6,
      q   => g_0_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_pin4_lef_6 : ts_x4
   port map (
      cmd => group_1_4_cmd_pin4_lef_6,
      i   => group_1_4_out_clb,
      q   => g_0_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_inpad_6 : ts_x4
   port map (
      cmd => group_1_4_cmd_inpad_lef_6,
      i   => top_in_1,
      q   => g_0_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_bot_lef_6 : ts_x4
   port map (
      cmd => group_1_4_cmd_bot_lef_6,
      i   => g_1_3_top_6,
      q   => g_0_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_rig_lef_6 : ts_x4
   port map (
      cmd => group_1_4_cmd_rig_lef_6,
      i   => g_1_4_rig_6,
      q   => g_0_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_bot_rig_6 : ts_x4
   port map (
      cmd => g_1_4_cmd_bot_rig_6,
      i   => g_1_3_top_6,
      q   => g_1_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_lef_rig_6 : ts_x4
   port map (
      cmd => g_1_4_cmd_lef_rig_6,
      i   => g_0_4_rig_6,
      q   => g_1_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_zero_horiz_7 : zero_x0
   port map (
      nq  => group_1_4_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_1_4_cmd_zero_lef_7,
      i   => group_1_4_sig_zero_horiz_7,
      q   => g_0_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_pin4_lef_7 : ts_x4
   port map (
      cmd => group_1_4_cmd_pin4_lef_7,
      i   => group_1_4_out_clb,
      q   => g_0_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_inpad_7 : ts_x4
   port map (
      cmd => group_1_4_cmd_inpad_lef_7,
      i   => top_in_1,
      q   => g_0_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_bot_lef_7 : ts_x4
   port map (
      cmd => group_1_4_cmd_bot_lef_7,
      i   => g_1_3_top_7,
      q   => g_0_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_rig_lef_7 : ts_x4
   port map (
      cmd => group_1_4_cmd_rig_lef_7,
      i   => g_1_4_rig_7,
      q   => g_0_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_bot_rig_7 : ts_x4
   port map (
      cmd => g_1_4_cmd_bot_rig_7,
      i   => g_1_3_top_7,
      q   => g_1_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_lef_rig_7 : ts_x4
   port map (
      cmd => g_1_4_cmd_lef_rig_7,
      i   => g_0_4_rig_7,
      q   => g_1_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_zero_vert_0 : zero_x0
   port map (
      nq  => group_1_4_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_1_4_cmd_zero_bot_0,
      i   => group_1_4_sig_zero_vert_0,
      q   => g_1_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_pin5_bot_0 : ts_x4
   port map (
      cmd => group_1_4_cmd_pin5_bot_0,
      i   => group_1_4_out_clb,
      q   => g_1_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_lef_bot_0 : ts_x4
   port map (
      cmd => group_1_4_cmd_lef_bot_0,
      i   => g_0_4_rig_0,
      q   => g_1_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_rig_bot_0 : ts_x4
   port map (
      cmd => group_1_4_cmd_rig_bot_0,
      i   => g_1_4_rig_0,
      q   => g_1_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_zero_vert_1 : zero_x0
   port map (
      nq  => group_1_4_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_1_4_cmd_zero_bot_1,
      i   => group_1_4_sig_zero_vert_1,
      q   => g_1_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_pin5_bot_1 : ts_x4
   port map (
      cmd => group_1_4_cmd_pin5_bot_1,
      i   => group_1_4_out_clb,
      q   => g_1_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_lef_bot_1 : ts_x4
   port map (
      cmd => group_1_4_cmd_lef_bot_1,
      i   => g_0_4_rig_1,
      q   => g_1_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_rig_bot_1 : ts_x4
   port map (
      cmd => group_1_4_cmd_rig_bot_1,
      i   => g_1_4_rig_1,
      q   => g_1_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_zero_vert_2 : zero_x0
   port map (
      nq  => group_1_4_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_1_4_cmd_zero_bot_2,
      i   => group_1_4_sig_zero_vert_2,
      q   => g_1_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_pin5_bot_2 : ts_x4
   port map (
      cmd => group_1_4_cmd_pin5_bot_2,
      i   => group_1_4_out_clb,
      q   => g_1_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_lef_bot_2 : ts_x4
   port map (
      cmd => group_1_4_cmd_lef_bot_2,
      i   => g_0_4_rig_2,
      q   => g_1_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_rig_bot_2 : ts_x4
   port map (
      cmd => group_1_4_cmd_rig_bot_2,
      i   => g_1_4_rig_2,
      q   => g_1_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_zero_vert_3 : zero_x0
   port map (
      nq  => group_1_4_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_1_4_cmd_zero_bot_3,
      i   => group_1_4_sig_zero_vert_3,
      q   => g_1_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_pin5_bot_3 : ts_x4
   port map (
      cmd => group_1_4_cmd_pin5_bot_3,
      i   => group_1_4_out_clb,
      q   => g_1_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_lef_bot_3 : ts_x4
   port map (
      cmd => group_1_4_cmd_lef_bot_3,
      i   => g_0_4_rig_3,
      q   => g_1_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_rig_bot_3 : ts_x4
   port map (
      cmd => group_1_4_cmd_rig_bot_3,
      i   => g_1_4_rig_3,
      q   => g_1_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_zero_vert_4 : zero_x0
   port map (
      nq  => group_1_4_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_1_4_cmd_zero_bot_4,
      i   => group_1_4_sig_zero_vert_4,
      q   => g_1_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_pin5_bot_4 : ts_x4
   port map (
      cmd => group_1_4_cmd_pin5_bot_4,
      i   => group_1_4_out_clb,
      q   => g_1_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_lef_bot_4 : ts_x4
   port map (
      cmd => group_1_4_cmd_lef_bot_4,
      i   => g_0_4_rig_4,
      q   => g_1_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_rig_bot_4 : ts_x4
   port map (
      cmd => group_1_4_cmd_rig_bot_4,
      i   => g_1_4_rig_4,
      q   => g_1_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_zero_vert_5 : zero_x0
   port map (
      nq  => group_1_4_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_1_4_cmd_zero_bot_5,
      i   => group_1_4_sig_zero_vert_5,
      q   => g_1_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_pin5_bot_5 : ts_x4
   port map (
      cmd => group_1_4_cmd_pin5_bot_5,
      i   => group_1_4_out_clb,
      q   => g_1_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_lef_bot_5 : ts_x4
   port map (
      cmd => group_1_4_cmd_lef_bot_5,
      i   => g_0_4_rig_5,
      q   => g_1_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_rig_bot_5 : ts_x4
   port map (
      cmd => group_1_4_cmd_rig_bot_5,
      i   => g_1_4_rig_5,
      q   => g_1_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_zero_vert_6 : zero_x0
   port map (
      nq  => group_1_4_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_1_4_cmd_zero_bot_6,
      i   => group_1_4_sig_zero_vert_6,
      q   => g_1_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_pin5_bot_6 : ts_x4
   port map (
      cmd => group_1_4_cmd_pin5_bot_6,
      i   => group_1_4_out_clb,
      q   => g_1_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_lef_bot_6 : ts_x4
   port map (
      cmd => group_1_4_cmd_lef_bot_6,
      i   => g_0_4_rig_6,
      q   => g_1_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_rig_bot_6 : ts_x4
   port map (
      cmd => group_1_4_cmd_rig_bot_6,
      i   => g_1_4_rig_6,
      q   => g_1_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_zero_vert_7 : zero_x0
   port map (
      nq  => group_1_4_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_1_4_cmd_zero_bot_7,
      i   => group_1_4_sig_zero_vert_7,
      q   => g_1_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_pin5_bot_7 : ts_x4
   port map (
      cmd => group_1_4_cmd_pin5_bot_7,
      i   => group_1_4_out_clb,
      q   => g_1_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_lef_bot_7 : ts_x4
   port map (
      cmd => group_1_4_cmd_lef_bot_7,
      i   => g_0_4_rig_7,
      q   => g_1_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_ts_rig_bot_7 : ts_x4
   port map (
      cmd => group_1_4_cmd_rig_bot_7,
      i   => g_1_4_rig_7,
      q   => g_1_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_mem_0 : sram_x1
   port map (
      d      => data_x1(0),
      nq     => group_1_4_nq_mem_0,
      strobe => group_1_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_1 : sram_x1
   port map (
      d      => data_x1(1),
      nq     => group_1_4_nq_mem_1,
      strobe => group_1_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_2 : sram_x1
   port map (
      d      => data_x1(2),
      nq     => group_1_4_nq_mem_2,
      strobe => group_1_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_3 : sram_x1
   port map (
      d      => data_x1(3),
      nq     => group_1_4_nq_mem_3,
      strobe => group_1_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_4 : sram_x1
   port map (
      d      => data_x1(4),
      nq     => group_1_4_nq_mem_4,
      strobe => group_1_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_5 : sram_x1
   port map (
      d      => data_x1(5),
      nq     => group_1_4_nq_mem_5,
      strobe => group_1_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_6 : sram_x1
   port map (
      d      => data_x1(6),
      nq     => group_1_4_nq_mem_6,
      strobe => group_1_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_7 : sram_x1
   port map (
      d      => data_x1(7),
      nq     => group_1_4_nq_mem_7,
      strobe => group_1_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_8 : sram_x1
   port map (
      d      => data_x1(0),
      nq     => group_1_4_nq_mem_8,
      strobe => group_1_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_9 : sram_x1
   port map (
      d      => data_x1(1),
      nq     => group_1_4_nq_mem_9,
      strobe => group_1_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_10 : sram_x1
   port map (
      d      => data_x1(2),
      nq     => group_1_4_nq_mem_10,
      strobe => group_1_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_11 : sram_x1
   port map (
      d      => data_x1(3),
      nq     => group_1_4_nq_mem_11,
      strobe => group_1_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_12 : sram_x1
   port map (
      d      => data_x1(4),
      nq     => group_1_4_nq_mem_12,
      strobe => group_1_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_13 : sram_x1
   port map (
      d      => data_x1(5),
      nq     => group_1_4_nq_mem_13,
      strobe => group_1_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_14 : sram_x1
   port map (
      d      => data_x1(6),
      nq     => group_1_4_nq_mem_14,
      strobe => group_1_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_15 : sram_x1
   port map (
      d      => data_x1(7),
      nq     => group_1_4_nq_mem_15,
      strobe => group_1_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_16 : sram_x1
   port map (
      d      => data_x1(0),
      nq     => group_1_4_nq_mem_16,
      strobe => group_1_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_17 : sram_x1
   port map (
      d      => data_x1(1),
      nq     => group_1_4_nq_mem_17,
      strobe => group_1_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_18 : sram_x1
   port map (
      d      => data_x1(2),
      nq     => group_1_4_nq_mem_18,
      strobe => group_1_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_19 : sram_x1
   port map (
      d      => data_x1(3),
      nq     => group_1_4_nq_mem_19,
      strobe => group_1_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_20 : sram_x1
   port map (
      d      => data_x1(4),
      nq     => group_1_4_nq_mem_20,
      strobe => group_1_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_21 : sram_x1
   port map (
      d      => data_x1(5),
      nq     => group_1_4_nq_mem_21,
      strobe => group_1_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_22 : sram_x1
   port map (
      d      => data_x1(6),
      nq     => group_1_4_nq_mem_22,
      strobe => group_1_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_23 : sram_x1
   port map (
      d      => data_x1(7),
      nq     => group_1_4_nq_mem_23,
      strobe => group_1_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_24 : sram_x1
   port map (
      d      => data_x1(0),
      nq     => group_1_4_nq_mem_24,
      strobe => group_1_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_25 : sram_x1
   port map (
      d      => data_x1(1),
      nq     => group_1_4_nq_mem_25,
      strobe => group_1_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_26 : sram_x1
   port map (
      d      => data_x1(2),
      nq     => group_1_4_nq_mem_26,
      strobe => group_1_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_27 : sram_x1
   port map (
      d      => data_x1(3),
      nq     => group_1_4_nq_mem_27,
      strobe => group_1_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_28 : sram_x1
   port map (
      d      => data_x1(4),
      nq     => group_1_4_nq_mem_28,
      strobe => group_1_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_29 : sram_x1
   port map (
      d      => data_x1(5),
      nq     => group_1_4_nq_mem_29,
      strobe => group_1_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_30 : sram_x1
   port map (
      d      => data_x1(6),
      nq     => group_1_4_nq_mem_30,
      strobe => group_1_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_31 : sram_x1
   port map (
      d      => data_x1(7),
      nq     => group_1_4_nq_mem_31,
      strobe => group_1_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_32 : sram_x1
   port map (
      d      => data_x1(0),
      nq     => group_1_4_nq_mem_32,
      strobe => group_1_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_33 : sram_x1
   port map (
      d      => data_x1(1),
      nq     => group_1_4_nq_mem_33,
      strobe => group_1_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_34 : sram_x1
   port map (
      d      => data_x1(2),
      nq     => group_1_4_nq_mem_34,
      strobe => group_1_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_35 : sram_x1
   port map (
      d      => data_x1(3),
      nq     => group_1_4_nq_mem_35,
      strobe => group_1_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_36 : sram_x1
   port map (
      d      => data_x1(4),
      nq     => group_1_4_nq_mem_36,
      strobe => group_1_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_37 : sram_x1
   port map (
      d      => data_x1(5),
      nq     => group_1_4_nq_mem_37,
      strobe => group_1_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_38 : sram_x1
   port map (
      d      => data_x1(6),
      nq     => group_1_4_nq_mem_38,
      strobe => group_1_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_39 : sram_x1
   port map (
      d      => data_x1(7),
      nq     => group_1_4_nq_mem_39,
      strobe => group_1_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_40 : sram_x1
   port map (
      d      => data_x1(0),
      nq     => group_1_4_nq_mem_40,
      strobe => group_1_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_41 : sram_x1
   port map (
      d      => data_x1(1),
      nq     => group_1_4_nq_mem_41,
      strobe => group_1_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_42 : sram_x1
   port map (
      d      => data_x1(2),
      nq     => group_1_4_nq_mem_42,
      strobe => group_1_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_43 : sram_x1
   port map (
      d      => data_x1(3),
      nq     => group_1_4_nq_mem_43,
      strobe => group_1_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_44 : sram_x1
   port map (
      d      => data_x1(4),
      nq     => group_1_4_nq_mem_44,
      strobe => group_1_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_45 : sram_x1
   port map (
      d      => data_x1(5),
      nq     => group_1_4_nq_mem_45,
      strobe => group_1_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_46 : sram_x1
   port map (
      d      => data_x1(6),
      nq     => group_1_4_nq_mem_46,
      strobe => group_1_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_47 : sram_x1
   port map (
      d      => data_x1(7),
      nq     => group_1_4_nq_mem_47,
      strobe => group_1_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_48 : sram_x1
   port map (
      d      => data_x1(0),
      nq     => group_1_4_nq_mem_48,
      strobe => group_1_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_49 : sram_x1
   port map (
      d      => data_x1(1),
      nq     => group_1_4_nq_mem_49,
      strobe => group_1_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_50 : sram_x1
   port map (
      d      => data_x1(2),
      nq     => group_1_4_nq_mem_50,
      strobe => group_1_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_51 : sram_x1
   port map (
      d      => data_x1(3),
      nq     => group_1_4_nq_mem_51,
      strobe => group_1_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_52 : sram_x1
   port map (
      d      => data_x1(4),
      nq     => group_1_4_nq_mem_52,
      strobe => group_1_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_53 : sram_x1
   port map (
      d      => data_x1(5),
      nq     => group_1_4_nq_mem_53,
      strobe => group_1_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_54 : sram_x1
   port map (
      d      => data_x1(6),
      nq     => group_1_4_nq_mem_54,
      strobe => group_1_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_55 : sram_x1
   port map (
      d      => data_x1(7),
      nq     => group_1_4_nq_mem_55,
      strobe => group_1_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_56 : sram_x1
   port map (
      d      => data_x1(0),
      nq     => group_1_4_nq_mem_56,
      strobe => group_1_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_57 : sram_x1
   port map (
      d      => data_x1(1),
      nq     => group_1_4_nq_mem_57,
      strobe => group_1_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_58 : sram_x1
   port map (
      d      => data_x1(2),
      nq     => group_1_4_nq_mem_58,
      strobe => group_1_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_59 : sram_x1
   port map (
      d      => data_x1(3),
      nq     => group_1_4_nq_mem_59,
      strobe => group_1_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_60 : sram_x1
   port map (
      d      => data_x1(4),
      nq     => group_1_4_nq_mem_60,
      strobe => group_1_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_61 : sram_x1
   port map (
      d      => data_x1(5),
      nq     => group_1_4_nq_mem_61,
      strobe => group_1_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_62 : sram_x1
   port map (
      d      => data_x1(6),
      nq     => group_1_4_nq_mem_62,
      strobe => group_1_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_63 : sram_x1
   port map (
      d      => data_x1(7),
      nq     => group_1_4_nq_mem_63,
      strobe => group_1_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_64 : sram_x1
   port map (
      d      => data_x1(0),
      nq     => group_1_4_nq_mem_64,
      strobe => group_1_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_65 : sram_x1
   port map (
      d      => data_x1(1),
      nq     => group_1_4_nq_mem_65,
      strobe => group_1_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_66 : sram_x1
   port map (
      d      => data_x1(2),
      nq     => group_1_4_nq_mem_66,
      strobe => group_1_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_67 : sram_x1
   port map (
      d      => data_x1(3),
      nq     => group_1_4_nq_mem_67,
      strobe => group_1_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_68 : sram_x1
   port map (
      d      => data_x1(4),
      nq     => group_1_4_nq_mem_68,
      strobe => group_1_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_69 : sram_x1
   port map (
      d      => data_x1(5),
      nq     => group_1_4_nq_mem_69,
      strobe => group_1_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_70 : sram_x1
   port map (
      d      => data_x1(6),
      nq     => group_1_4_nq_mem_70,
      strobe => group_1_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_71 : sram_x1
   port map (
      d      => data_x1(7),
      nq     => group_1_4_nq_mem_71,
      strobe => group_1_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_72 : sram_x1
   port map (
      d      => data_x1(0),
      nq     => group_1_4_nq_mem_72,
      strobe => group_1_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_73 : sram_x1
   port map (
      d      => data_x1(1),
      nq     => group_1_4_nq_mem_73,
      strobe => group_1_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_74 : sram_x1
   port map (
      d      => data_x1(2),
      nq     => group_1_4_nq_mem_74,
      strobe => group_1_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_75 : sram_x1
   port map (
      d      => data_x1(3),
      nq     => group_1_4_nq_mem_75,
      strobe => group_1_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_mem_76 : sram_x1
   port map (
      d      => data_x1(4),
      nq     => group_1_4_nq_mem_76,
      strobe => group_1_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_parity_0 : sram_x1
   port map (
      d      => data_x1(8),
      nq     => group_1_4_nq_mem_parity_0,
      strobe => group_1_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_parity_1 : sram_x1
   port map (
      d      => data_x1(8),
      nq     => group_1_4_nq_mem_parity_1,
      strobe => group_1_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_parity_2 : sram_x1
   port map (
      d      => data_x1(8),
      nq     => group_1_4_nq_mem_parity_2,
      strobe => group_1_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_parity_3 : sram_x1
   port map (
      d      => data_x1(8),
      nq     => group_1_4_nq_mem_parity_3,
      strobe => group_1_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_parity_4 : sram_x1
   port map (
      d      => data_x1(8),
      nq     => group_1_4_nq_mem_parity_4,
      strobe => group_1_4_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_parity_5 : sram_x1
   port map (
      d      => data_x1(8),
      nq     => group_1_4_nq_mem_parity_5,
      strobe => group_1_4_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_parity_6 : sram_x1
   port map (
      d      => data_x1(8),
      nq     => group_1_4_nq_mem_parity_6,
      strobe => group_1_4_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_parity_7 : sram_x1
   port map (
      d      => data_x1(8),
      nq     => group_1_4_nq_mem_parity_7,
      strobe => group_1_4_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_parity_8 : sram_x1
   port map (
      d      => data_x1(8),
      nq     => group_1_4_nq_mem_parity_8,
      strobe => group_1_4_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_parity_9 : sram_x1
   port map (
      d      => data_x1(8),
      nq     => group_1_4_nq_mem_parity_9,
      strobe => group_1_4_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_4_xor_0_0 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_0,
      i1  => group_1_4_nq_mem_1,
      q   => group_1_4_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_1_0 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_2,
      i1  => group_1_4_nq_mem_3,
      q   => group_1_4_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_2_0 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_4,
      i1  => group_1_4_nq_mem_5,
      q   => group_1_4_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_3_0 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_6,
      i1  => group_1_4_nq_mem_7,
      q   => group_1_4_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_4_0 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_0_0,
      i1  => group_1_4_q_xor_1_0,
      q   => group_1_4_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_5_0 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_2_0,
      i1  => group_1_4_q_xor_3_0,
      q   => group_1_4_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_6_0 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_4_0,
      i1  => group_1_4_q_xor_5_0,
      q   => group_1_4_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_7_0 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_6_0,
      i1  => group_1_4_nq_mem_parity_0,
      q   => group_1_4_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_0_1 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_8,
      i1  => group_1_4_nq_mem_9,
      q   => group_1_4_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_1_1 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_10,
      i1  => group_1_4_nq_mem_11,
      q   => group_1_4_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_2_1 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_12,
      i1  => group_1_4_nq_mem_13,
      q   => group_1_4_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_3_1 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_14,
      i1  => group_1_4_nq_mem_15,
      q   => group_1_4_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_4_1 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_0_1,
      i1  => group_1_4_q_xor_1_1,
      q   => group_1_4_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_5_1 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_2_1,
      i1  => group_1_4_q_xor_3_1,
      q   => group_1_4_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_6_1 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_4_1,
      i1  => group_1_4_q_xor_5_1,
      q   => group_1_4_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_7_1 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_6_1,
      i1  => group_1_4_nq_mem_parity_1,
      q   => group_1_4_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_0_2 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_16,
      i1  => group_1_4_nq_mem_17,
      q   => group_1_4_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_1_2 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_18,
      i1  => group_1_4_nq_mem_19,
      q   => group_1_4_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_2_2 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_20,
      i1  => group_1_4_nq_mem_21,
      q   => group_1_4_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_3_2 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_22,
      i1  => group_1_4_nq_mem_23,
      q   => group_1_4_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_4_2 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_0_2,
      i1  => group_1_4_q_xor_1_2,
      q   => group_1_4_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_5_2 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_2_2,
      i1  => group_1_4_q_xor_3_2,
      q   => group_1_4_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_6_2 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_4_2,
      i1  => group_1_4_q_xor_5_2,
      q   => group_1_4_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_7_2 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_6_2,
      i1  => group_1_4_nq_mem_parity_2,
      q   => group_1_4_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_0_3 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_24,
      i1  => group_1_4_nq_mem_25,
      q   => group_1_4_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_1_3 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_26,
      i1  => group_1_4_nq_mem_27,
      q   => group_1_4_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_2_3 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_28,
      i1  => group_1_4_nq_mem_29,
      q   => group_1_4_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_3_3 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_30,
      i1  => group_1_4_nq_mem_31,
      q   => group_1_4_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_4_3 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_0_3,
      i1  => group_1_4_q_xor_1_3,
      q   => group_1_4_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_5_3 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_2_3,
      i1  => group_1_4_q_xor_3_3,
      q   => group_1_4_q_xor_5_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_6_3 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_4_3,
      i1  => group_1_4_q_xor_5_3,
      q   => group_1_4_q_xor_6_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_7_3 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_6_3,
      i1  => group_1_4_nq_mem_parity_3,
      q   => group_1_4_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_0_4 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_32,
      i1  => group_1_4_nq_mem_33,
      q   => group_1_4_q_xor_0_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_1_4 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_34,
      i1  => group_1_4_nq_mem_35,
      q   => group_1_4_q_xor_1_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_2_4 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_36,
      i1  => group_1_4_nq_mem_37,
      q   => group_1_4_q_xor_2_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_3_4 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_38,
      i1  => group_1_4_nq_mem_39,
      q   => group_1_4_q_xor_3_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_4_4 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_0_4,
      i1  => group_1_4_q_xor_1_4,
      q   => group_1_4_q_xor_4_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_5_4 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_2_4,
      i1  => group_1_4_q_xor_3_4,
      q   => group_1_4_q_xor_5_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_6_4 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_4_4,
      i1  => group_1_4_q_xor_5_4,
      q   => group_1_4_q_xor_6_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_7_4 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_6_4,
      i1  => group_1_4_nq_mem_parity_4,
      q   => group_1_4_sig_error_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_0_5 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_40,
      i1  => group_1_4_nq_mem_41,
      q   => group_1_4_q_xor_0_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_1_5 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_42,
      i1  => group_1_4_nq_mem_43,
      q   => group_1_4_q_xor_1_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_2_5 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_44,
      i1  => group_1_4_nq_mem_45,
      q   => group_1_4_q_xor_2_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_3_5 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_46,
      i1  => group_1_4_nq_mem_47,
      q   => group_1_4_q_xor_3_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_4_5 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_0_5,
      i1  => group_1_4_q_xor_1_5,
      q   => group_1_4_q_xor_4_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_5_5 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_2_5,
      i1  => group_1_4_q_xor_3_5,
      q   => group_1_4_q_xor_5_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_6_5 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_4_5,
      i1  => group_1_4_q_xor_5_5,
      q   => group_1_4_q_xor_6_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_7_5 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_6_5,
      i1  => group_1_4_nq_mem_parity_5,
      q   => group_1_4_sig_error_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_0_6 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_48,
      i1  => group_1_4_nq_mem_49,
      q   => group_1_4_q_xor_0_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_1_6 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_50,
      i1  => group_1_4_nq_mem_51,
      q   => group_1_4_q_xor_1_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_2_6 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_52,
      i1  => group_1_4_nq_mem_53,
      q   => group_1_4_q_xor_2_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_3_6 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_54,
      i1  => group_1_4_nq_mem_55,
      q   => group_1_4_q_xor_3_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_4_6 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_0_6,
      i1  => group_1_4_q_xor_1_6,
      q   => group_1_4_q_xor_4_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_5_6 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_2_6,
      i1  => group_1_4_q_xor_3_6,
      q   => group_1_4_q_xor_5_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_6_6 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_4_6,
      i1  => group_1_4_q_xor_5_6,
      q   => group_1_4_q_xor_6_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_7_6 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_6_6,
      i1  => group_1_4_nq_mem_parity_6,
      q   => group_1_4_sig_error_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_0_7 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_56,
      i1  => group_1_4_nq_mem_57,
      q   => group_1_4_q_xor_0_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_1_7 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_58,
      i1  => group_1_4_nq_mem_59,
      q   => group_1_4_q_xor_1_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_2_7 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_60,
      i1  => group_1_4_nq_mem_61,
      q   => group_1_4_q_xor_2_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_3_7 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_62,
      i1  => group_1_4_nq_mem_63,
      q   => group_1_4_q_xor_3_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_4_7 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_0_7,
      i1  => group_1_4_q_xor_1_7,
      q   => group_1_4_q_xor_4_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_5_7 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_2_7,
      i1  => group_1_4_q_xor_3_7,
      q   => group_1_4_q_xor_5_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_6_7 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_4_7,
      i1  => group_1_4_q_xor_5_7,
      q   => group_1_4_q_xor_6_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_7_7 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_6_7,
      i1  => group_1_4_nq_mem_parity_7,
      q   => group_1_4_sig_error_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_0_8 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_64,
      i1  => group_1_4_nq_mem_65,
      q   => group_1_4_q_xor_0_8,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_1_8 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_66,
      i1  => group_1_4_nq_mem_67,
      q   => group_1_4_q_xor_1_8,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_2_8 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_68,
      i1  => group_1_4_nq_mem_69,
      q   => group_1_4_q_xor_2_8,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_3_8 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_70,
      i1  => group_1_4_nq_mem_71,
      q   => group_1_4_q_xor_3_8,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_4_8 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_0_8,
      i1  => group_1_4_q_xor_1_8,
      q   => group_1_4_q_xor_4_8,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_5_8 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_2_8,
      i1  => group_1_4_q_xor_3_8,
      q   => group_1_4_q_xor_5_8,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_6_8 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_4_8,
      i1  => group_1_4_q_xor_5_8,
      q   => group_1_4_q_xor_6_8,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_7_8 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_6_8,
      i1  => group_1_4_nq_mem_parity_8,
      q   => group_1_4_sig_error_8,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_0_9 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_72,
      i1  => group_1_4_nq_mem_73,
      q   => group_1_4_q_xor_0_9,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_1_9 : xr2_x1
   port map (
      i0  => group_1_4_nq_mem_74,
      i1  => group_1_4_nq_mem_75,
      q   => group_1_4_q_xor_1_9,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_2_9 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_0_9,
      i1  => group_1_4_q_xor_1_9,
      q   => group_1_4_q_xor_2_9,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_3_9 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_2_9,
      i1  => group_1_4_nq_mem_76,
      q   => group_1_4_q_xor_3_9,
      vdd => vdd,
      vss => vss
   );

group_1_4_xor_4_9 : xr2_x1
   port map (
      i0  => group_1_4_q_xor_3_9,
      i1  => group_1_4_nq_mem_parity_9,
      q   => group_1_4_sig_error_9,
      vdd => vdd,
      vss => vss
   );

group_1_4_or_0 : o4_x2
   port map (
      i0  => group_1_4_sig_error_0,
      i1  => group_1_4_sig_error_1,
      i2  => group_1_4_sig_error_2,
      i3  => group_1_4_sig_error_3,
      q   => group_1_4_error_0123,
      vdd => vdd,
      vss => vss
   );

group_1_4_or_1 : o4_x2
   port map (
      i0  => group_1_4_sig_error_4,
      i1  => group_1_4_sig_error_5,
      i2  => group_1_4_sig_error_6,
      i3  => group_1_4_sig_error_7,
      q   => group_1_4_error_4567,
      vdd => vdd,
      vss => vss
   );

group_1_4_or_2 : o4_x2
   port map (
      i0  => group_1_4_sig_error_8,
      i1  => group_1_4_sig_error_9,
      i2  => group_1_4_error_0123,
      i3  => group_1_4_error_4567,
      q   => group_1_4_error_01234567,
      vdd => vdd,
      vss => vss
   );

group_1_4_or_3 : o2_x2
   port map (
      i0  => g_0_4_error_rig,
      i1  => group_1_4_error_01234567,
      q   => g_1_4_error_rig,
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_0 : buf_x2
   port map (
      i   => g_0_4_strobe_0_rig,
      q   => g_1_4_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_1 : buf_x2
   port map (
      i   => g_0_4_strobe_1_rig,
      q   => g_1_4_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_2 : buf_x2
   port map (
      i   => g_0_4_strobe_2_rig,
      q   => g_1_4_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_3 : buf_x2
   port map (
      i   => g_0_4_strobe_3_rig,
      q   => g_1_4_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_4 : buf_x2
   port map (
      i   => g_0_4_strobe_4_rig,
      q   => g_1_4_strobe_4_rig,
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_5 : buf_x2
   port map (
      i   => g_0_4_strobe_5_rig,
      q   => g_1_4_strobe_5_rig,
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_6 : buf_x2
   port map (
      i   => g_0_4_strobe_6_rig,
      q   => g_1_4_strobe_6_rig,
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_7 : buf_x2
   port map (
      i   => g_0_4_strobe_7_rig,
      q   => g_1_4_strobe_7_rig,
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_8 : buf_x2
   port map (
      i   => g_0_4_strobe_8_rig,
      q   => g_1_4_strobe_8_rig,
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_9 : buf_x2
   port map (
      i   => g_0_4_strobe_9_rig,
      q   => g_1_4_strobe_9_rig,
      vdd => vdd,
      vss => vss
   );

group_1_4_and_0 : a2_x2
   port map (
      i0  => g_0_4_strobe_0_rig,
      i1  => column_1,
      q   => group_1_4_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_and_1 : a2_x2
   port map (
      i0  => g_0_4_strobe_1_rig,
      i1  => column_1,
      q   => group_1_4_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_and_2 : a2_x2
   port map (
      i0  => g_0_4_strobe_2_rig,
      i1  => column_1,
      q   => group_1_4_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_and_3 : a2_x2
   port map (
      i0  => g_0_4_strobe_3_rig,
      i1  => column_1,
      q   => group_1_4_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_and_4 : a2_x2
   port map (
      i0  => g_0_4_strobe_4_rig,
      i1  => column_1,
      q   => group_1_4_strobe_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_and_5 : a2_x2
   port map (
      i0  => g_0_4_strobe_5_rig,
      i1  => column_1,
      q   => group_1_4_strobe_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_and_6 : a2_x2
   port map (
      i0  => g_0_4_strobe_6_rig,
      i1  => column_1,
      q   => group_1_4_strobe_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_and_7 : a2_x2
   port map (
      i0  => g_0_4_strobe_7_rig,
      i1  => column_1,
      q   => group_1_4_strobe_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_and_8 : a2_x2
   port map (
      i0  => g_0_4_strobe_8_rig,
      i1  => column_1,
      q   => group_1_4_strobe_8,
      vdd => vdd,
      vss => vss
   );

group_1_4_and_9 : a2_x2
   port map (
      i0  => g_0_4_strobe_9_rig,
      i1  => column_1,
      q   => group_1_4_strobe_9,
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_col : buf_x2
   port map (
      i   => column_1,
      q   => g_1_3_column_top,
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_data_0 : buf_x2
   port map (
      i   => data_x1(0),
      q   => g_1_3_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_data_1 : buf_x2
   port map (
      i   => data_x1(1),
      q   => g_1_3_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_data_2 : buf_x2
   port map (
      i   => data_x1(2),
      q   => g_1_3_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_data_3 : buf_x2
   port map (
      i   => data_x1(3),
      q   => g_1_3_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_data_4 : buf_x2
   port map (
      i   => data_x1(4),
      q   => g_1_3_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_data_5 : buf_x2
   port map (
      i   => data_x1(5),
      q   => g_1_3_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_data_6 : buf_x2
   port map (
      i   => data_x1(6),
      q   => g_1_3_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_data_7 : buf_x2
   port map (
      i   => data_x1(7),
      q   => g_1_3_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_1_4_buffer_data_8 : buf_x2
   port map (
      i   => data_x1(8),
      q   => g_1_3_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_76,
      nq  => group_1_4_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_75,
      nq  => group_1_4_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_74,
      nq  => group_1_4_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_7_q6_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_7_not_cmd(1),
      i1  => group_1_4_decoder_vertical_track_7_not_cmd(2),
      i2  => group_1_4_nq_mem_74,
      nq  => g_1_3_cmd_rig_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_7_q5_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_7_not_cmd(0),
      i1  => group_1_4_decoder_vertical_track_7_not_cmd(2),
      i2  => group_1_4_nq_mem_75,
      nq  => g_1_3_cmd_lef_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_1_4_nq_mem_74,
      i1  => group_1_4_decoder_vertical_track_7_not_cmd(2),
      i2  => group_1_4_nq_mem_75,
      nq  => g_1_3_cmd_bot_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_7_not_cmd(0),
      i1  => group_1_4_decoder_vertical_track_7_not_cmd(1),
      i2  => group_1_4_nq_mem_76,
      nq  => group_1_4_cmd_rig_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_7_not_cmd(1),
      i1  => group_1_4_nq_mem_76,
      i2  => group_1_4_nq_mem_74,
      nq  => group_1_4_cmd_lef_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_7_not_cmd(0),
      i1  => group_1_4_nq_mem_75,
      i2  => group_1_4_nq_mem_76,
      nq  => group_1_4_cmd_pin5_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_7_not_cmd(1),
      i1  => group_1_4_decoder_vertical_track_7_not_cmd(0),
      i2  => group_1_4_decoder_vertical_track_7_not_cmd(2),
      nq  => group_1_4_decoder_vertical_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_75,
      i1  => group_1_4_nq_mem_74,
      i2  => group_1_4_nq_mem_76,
      nq  => group_1_4_decoder_vertical_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_7_q0_ins : na2_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_7_na3_x1_2_sig,
      i1  => group_1_4_decoder_vertical_track_7_na3_x1_sig,
      nq  => group_1_4_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_73,
      nq  => group_1_4_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_72,
      nq  => group_1_4_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_71,
      nq  => group_1_4_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_6_q6_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_6_not_cmd(1),
      i1  => group_1_4_decoder_vertical_track_6_not_cmd(2),
      i2  => group_1_4_nq_mem_71,
      nq  => g_1_3_cmd_rig_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_6_q5_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_6_not_cmd(0),
      i1  => group_1_4_decoder_vertical_track_6_not_cmd(2),
      i2  => group_1_4_nq_mem_72,
      nq  => g_1_3_cmd_lef_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_1_4_nq_mem_71,
      i1  => group_1_4_decoder_vertical_track_6_not_cmd(2),
      i2  => group_1_4_nq_mem_72,
      nq  => g_1_3_cmd_bot_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_6_not_cmd(0),
      i1  => group_1_4_decoder_vertical_track_6_not_cmd(1),
      i2  => group_1_4_nq_mem_73,
      nq  => group_1_4_cmd_rig_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_6_not_cmd(1),
      i1  => group_1_4_nq_mem_73,
      i2  => group_1_4_nq_mem_71,
      nq  => group_1_4_cmd_lef_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_6_not_cmd(0),
      i1  => group_1_4_nq_mem_72,
      i2  => group_1_4_nq_mem_73,
      nq  => group_1_4_cmd_pin5_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_6_not_cmd(1),
      i1  => group_1_4_decoder_vertical_track_6_not_cmd(0),
      i2  => group_1_4_decoder_vertical_track_6_not_cmd(2),
      nq  => group_1_4_decoder_vertical_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_72,
      i1  => group_1_4_nq_mem_71,
      i2  => group_1_4_nq_mem_73,
      nq  => group_1_4_decoder_vertical_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_6_q0_ins : na2_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_6_na3_x1_2_sig,
      i1  => group_1_4_decoder_vertical_track_6_na3_x1_sig,
      nq  => group_1_4_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_70,
      nq  => group_1_4_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_69,
      nq  => group_1_4_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_68,
      nq  => group_1_4_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_5_q6_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_5_not_cmd(1),
      i1  => group_1_4_decoder_vertical_track_5_not_cmd(2),
      i2  => group_1_4_nq_mem_68,
      nq  => g_1_3_cmd_rig_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_5_q5_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_5_not_cmd(0),
      i1  => group_1_4_decoder_vertical_track_5_not_cmd(2),
      i2  => group_1_4_nq_mem_69,
      nq  => g_1_3_cmd_lef_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_1_4_nq_mem_68,
      i1  => group_1_4_decoder_vertical_track_5_not_cmd(2),
      i2  => group_1_4_nq_mem_69,
      nq  => g_1_3_cmd_bot_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_5_not_cmd(0),
      i1  => group_1_4_decoder_vertical_track_5_not_cmd(1),
      i2  => group_1_4_nq_mem_70,
      nq  => group_1_4_cmd_rig_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_5_not_cmd(1),
      i1  => group_1_4_nq_mem_70,
      i2  => group_1_4_nq_mem_68,
      nq  => group_1_4_cmd_lef_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_5_not_cmd(0),
      i1  => group_1_4_nq_mem_69,
      i2  => group_1_4_nq_mem_70,
      nq  => group_1_4_cmd_pin5_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_5_not_cmd(1),
      i1  => group_1_4_decoder_vertical_track_5_not_cmd(0),
      i2  => group_1_4_decoder_vertical_track_5_not_cmd(2),
      nq  => group_1_4_decoder_vertical_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_69,
      i1  => group_1_4_nq_mem_68,
      i2  => group_1_4_nq_mem_70,
      nq  => group_1_4_decoder_vertical_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_5_q0_ins : na2_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_5_na3_x1_2_sig,
      i1  => group_1_4_decoder_vertical_track_5_na3_x1_sig,
      nq  => group_1_4_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_67,
      nq  => group_1_4_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_66,
      nq  => group_1_4_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_65,
      nq  => group_1_4_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_4_q6_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_4_not_cmd(1),
      i1  => group_1_4_decoder_vertical_track_4_not_cmd(2),
      i2  => group_1_4_nq_mem_65,
      nq  => g_1_3_cmd_rig_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_4_q5_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_4_not_cmd(0),
      i1  => group_1_4_decoder_vertical_track_4_not_cmd(2),
      i2  => group_1_4_nq_mem_66,
      nq  => g_1_3_cmd_lef_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_1_4_nq_mem_65,
      i1  => group_1_4_decoder_vertical_track_4_not_cmd(2),
      i2  => group_1_4_nq_mem_66,
      nq  => g_1_3_cmd_bot_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_4_not_cmd(0),
      i1  => group_1_4_decoder_vertical_track_4_not_cmd(1),
      i2  => group_1_4_nq_mem_67,
      nq  => group_1_4_cmd_rig_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_4_not_cmd(1),
      i1  => group_1_4_nq_mem_67,
      i2  => group_1_4_nq_mem_65,
      nq  => group_1_4_cmd_lef_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_4_not_cmd(0),
      i1  => group_1_4_nq_mem_66,
      i2  => group_1_4_nq_mem_67,
      nq  => group_1_4_cmd_pin5_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_4_not_cmd(1),
      i1  => group_1_4_decoder_vertical_track_4_not_cmd(0),
      i2  => group_1_4_decoder_vertical_track_4_not_cmd(2),
      nq  => group_1_4_decoder_vertical_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_66,
      i1  => group_1_4_nq_mem_65,
      i2  => group_1_4_nq_mem_67,
      nq  => group_1_4_decoder_vertical_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_4_q0_ins : na2_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_4_na3_x1_2_sig,
      i1  => group_1_4_decoder_vertical_track_4_na3_x1_sig,
      nq  => group_1_4_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_64,
      nq  => group_1_4_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_63,
      nq  => group_1_4_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_62,
      nq  => group_1_4_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_3_q6_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_3_not_cmd(1),
      i1  => group_1_4_decoder_vertical_track_3_not_cmd(2),
      i2  => group_1_4_nq_mem_62,
      nq  => g_1_3_cmd_rig_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_3_q5_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_3_not_cmd(0),
      i1  => group_1_4_decoder_vertical_track_3_not_cmd(2),
      i2  => group_1_4_nq_mem_63,
      nq  => g_1_3_cmd_lef_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_1_4_nq_mem_62,
      i1  => group_1_4_decoder_vertical_track_3_not_cmd(2),
      i2  => group_1_4_nq_mem_63,
      nq  => g_1_3_cmd_bot_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_3_not_cmd(0),
      i1  => group_1_4_decoder_vertical_track_3_not_cmd(1),
      i2  => group_1_4_nq_mem_64,
      nq  => group_1_4_cmd_rig_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_3_not_cmd(1),
      i1  => group_1_4_nq_mem_64,
      i2  => group_1_4_nq_mem_62,
      nq  => group_1_4_cmd_lef_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_3_not_cmd(0),
      i1  => group_1_4_nq_mem_63,
      i2  => group_1_4_nq_mem_64,
      nq  => group_1_4_cmd_pin5_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_3_not_cmd(1),
      i1  => group_1_4_decoder_vertical_track_3_not_cmd(0),
      i2  => group_1_4_decoder_vertical_track_3_not_cmd(2),
      nq  => group_1_4_decoder_vertical_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_63,
      i1  => group_1_4_nq_mem_62,
      i2  => group_1_4_nq_mem_64,
      nq  => group_1_4_decoder_vertical_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_3_q0_ins : na2_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_3_na3_x1_2_sig,
      i1  => group_1_4_decoder_vertical_track_3_na3_x1_sig,
      nq  => group_1_4_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_61,
      nq  => group_1_4_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_60,
      nq  => group_1_4_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_59,
      nq  => group_1_4_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_2_q6_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_2_not_cmd(1),
      i1  => group_1_4_decoder_vertical_track_2_not_cmd(2),
      i2  => group_1_4_nq_mem_59,
      nq  => g_1_3_cmd_rig_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_2_q5_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_2_not_cmd(0),
      i1  => group_1_4_decoder_vertical_track_2_not_cmd(2),
      i2  => group_1_4_nq_mem_60,
      nq  => g_1_3_cmd_lef_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_1_4_nq_mem_59,
      i1  => group_1_4_decoder_vertical_track_2_not_cmd(2),
      i2  => group_1_4_nq_mem_60,
      nq  => g_1_3_cmd_bot_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_2_not_cmd(0),
      i1  => group_1_4_decoder_vertical_track_2_not_cmd(1),
      i2  => group_1_4_nq_mem_61,
      nq  => group_1_4_cmd_rig_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_2_not_cmd(1),
      i1  => group_1_4_nq_mem_61,
      i2  => group_1_4_nq_mem_59,
      nq  => group_1_4_cmd_lef_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_2_not_cmd(0),
      i1  => group_1_4_nq_mem_60,
      i2  => group_1_4_nq_mem_61,
      nq  => group_1_4_cmd_pin5_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_2_not_cmd(1),
      i1  => group_1_4_decoder_vertical_track_2_not_cmd(0),
      i2  => group_1_4_decoder_vertical_track_2_not_cmd(2),
      nq  => group_1_4_decoder_vertical_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_60,
      i1  => group_1_4_nq_mem_59,
      i2  => group_1_4_nq_mem_61,
      nq  => group_1_4_decoder_vertical_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_2_q0_ins : na2_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_2_na3_x1_2_sig,
      i1  => group_1_4_decoder_vertical_track_2_na3_x1_sig,
      nq  => group_1_4_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_58,
      nq  => group_1_4_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_57,
      nq  => group_1_4_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_56,
      nq  => group_1_4_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_1_q6_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_1_not_cmd(1),
      i1  => group_1_4_decoder_vertical_track_1_not_cmd(2),
      i2  => group_1_4_nq_mem_56,
      nq  => g_1_3_cmd_rig_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_1_q5_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_1_not_cmd(0),
      i1  => group_1_4_decoder_vertical_track_1_not_cmd(2),
      i2  => group_1_4_nq_mem_57,
      nq  => g_1_3_cmd_lef_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_1_4_nq_mem_56,
      i1  => group_1_4_decoder_vertical_track_1_not_cmd(2),
      i2  => group_1_4_nq_mem_57,
      nq  => g_1_3_cmd_bot_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_1_not_cmd(0),
      i1  => group_1_4_decoder_vertical_track_1_not_cmd(1),
      i2  => group_1_4_nq_mem_58,
      nq  => group_1_4_cmd_rig_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_1_not_cmd(1),
      i1  => group_1_4_nq_mem_58,
      i2  => group_1_4_nq_mem_56,
      nq  => group_1_4_cmd_lef_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_1_not_cmd(0),
      i1  => group_1_4_nq_mem_57,
      i2  => group_1_4_nq_mem_58,
      nq  => group_1_4_cmd_pin5_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_1_not_cmd(1),
      i1  => group_1_4_decoder_vertical_track_1_not_cmd(0),
      i2  => group_1_4_decoder_vertical_track_1_not_cmd(2),
      nq  => group_1_4_decoder_vertical_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_57,
      i1  => group_1_4_nq_mem_56,
      i2  => group_1_4_nq_mem_58,
      nq  => group_1_4_decoder_vertical_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_1_q0_ins : na2_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_1_na3_x1_2_sig,
      i1  => group_1_4_decoder_vertical_track_1_na3_x1_sig,
      nq  => group_1_4_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_55,
      nq  => group_1_4_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_54,
      nq  => group_1_4_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_53,
      nq  => group_1_4_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_0_q6_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_0_not_cmd(1),
      i1  => group_1_4_decoder_vertical_track_0_not_cmd(2),
      i2  => group_1_4_nq_mem_53,
      nq  => g_1_3_cmd_rig_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_0_q5_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_0_not_cmd(0),
      i1  => group_1_4_decoder_vertical_track_0_not_cmd(2),
      i2  => group_1_4_nq_mem_54,
      nq  => g_1_3_cmd_lef_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_1_4_nq_mem_53,
      i1  => group_1_4_decoder_vertical_track_0_not_cmd(2),
      i2  => group_1_4_nq_mem_54,
      nq  => g_1_3_cmd_bot_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_0_not_cmd(0),
      i1  => group_1_4_decoder_vertical_track_0_not_cmd(1),
      i2  => group_1_4_nq_mem_55,
      nq  => group_1_4_cmd_rig_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_0_not_cmd(1),
      i1  => group_1_4_nq_mem_55,
      i2  => group_1_4_nq_mem_53,
      nq  => group_1_4_cmd_lef_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_0_not_cmd(0),
      i1  => group_1_4_nq_mem_54,
      i2  => group_1_4_nq_mem_55,
      nq  => group_1_4_cmd_pin5_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_0_not_cmd(1),
      i1  => group_1_4_decoder_vertical_track_0_not_cmd(0),
      i2  => group_1_4_decoder_vertical_track_0_not_cmd(2),
      nq  => group_1_4_decoder_vertical_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_54,
      i1  => group_1_4_nq_mem_53,
      i2  => group_1_4_nq_mem_55,
      nq  => group_1_4_decoder_vertical_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_vertical_track_0_q0_ins : na2_x1
   port map (
      i0  => group_1_4_decoder_vertical_track_0_na3_x1_2_sig,
      i1  => group_1_4_decoder_vertical_track_0_na3_x1_sig,
      nq  => group_1_4_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_rightside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_23,
      i0  => g_1_3_top_0,
      i1  => g_1_3_top_1,
      nq  => group_1_4_clb_rightside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_rightside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_23,
      i0  => g_1_3_top_2,
      i1  => g_1_3_top_3,
      nq  => group_1_4_clb_rightside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_rightside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_23,
      i0  => g_1_3_top_4,
      i1  => g_1_3_top_5,
      nq  => group_1_4_clb_rightside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_rightside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_23,
      i0  => g_1_3_top_6,
      i1  => g_1_3_top_7,
      nq  => group_1_4_clb_rightside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_rightside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_24,
      i0  => group_1_4_clb_rightside_in2_mux_q00,
      i1  => group_1_4_clb_rightside_in2_mux_q01,
      nq  => group_1_4_clb_rightside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_rightside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_24,
      i0  => group_1_4_clb_rightside_in2_mux_q02,
      i1  => group_1_4_clb_rightside_in2_mux_q03,
      nq  => group_1_4_clb_rightside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_rightside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_1_4_nq_mem_25,
      i0  => group_1_4_clb_rightside_in2_mux_q10,
      i1  => group_1_4_clb_rightside_in2_mux_q11,
      q   => g_1_4_out_rig,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_in3_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_26,
      i0  => g_1_3_top_0,
      i1  => g_1_3_top_1,
      nq  => group_1_4_clb_in3_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_in3_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_26,
      i0  => g_1_3_top_2,
      i1  => g_1_3_top_3,
      nq  => group_1_4_clb_in3_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_in3_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_26,
      i0  => g_1_3_top_4,
      i1  => g_1_3_top_5,
      nq  => group_1_4_clb_in3_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_in3_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_26,
      i0  => g_1_3_top_6,
      i1  => g_1_3_top_7,
      nq  => group_1_4_clb_in3_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_in3_mux_mx10 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_27,
      i0  => group_1_4_clb_in3_mux_q00,
      i1  => group_1_4_clb_in3_mux_q01,
      nq  => group_1_4_clb_in3_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_in3_mux_mx11 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_27,
      i0  => group_1_4_clb_in3_mux_q02,
      i1  => group_1_4_clb_in3_mux_q03,
      nq  => group_1_4_clb_in3_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_in3_mux_mx20 : mx2_x2
   port map (
      cmd => group_1_4_nq_mem_28,
      i0  => group_1_4_clb_in3_mux_q10,
      i1  => group_1_4_clb_in3_mux_q11,
      q   => group_1_4_in_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_52,
      nq  => group_1_4_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_51,
      nq  => group_1_4_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_50,
      nq  => group_1_4_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_7_q5_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_7_not_cmd(2),
      i1  => group_1_4_decoder_horizon_track_7_not_cmd(0),
      i2  => group_1_4_nq_mem_51,
      nq  => g_0_4_cmd_bot_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_7_not_cmd(2),
      i1  => group_1_4_nq_mem_50,
      i2  => group_1_4_nq_mem_51,
      nq  => group_1_4_cmd_rig_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_7_not_cmd(1),
      i1  => group_1_4_decoder_horizon_track_7_not_cmd(0),
      i2  => group_1_4_nq_mem_52,
      nq  => group_1_4_cmd_bot_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_7_not_cmd(1),
      i1  => group_1_4_nq_mem_52,
      i2  => group_1_4_nq_mem_50,
      nq  => group_1_4_cmd_inpad_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_1_4_nq_mem_51,
      i1  => group_1_4_decoder_horizon_track_7_not_cmd(0),
      i2  => group_1_4_nq_mem_52,
      nq  => group_1_4_cmd_pin4_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_7_not_cmd(2),
      i1  => group_1_4_decoder_horizon_track_7_not_cmd(1),
      i2  => group_1_4_decoder_horizon_track_7_not_cmd(0),
      nq  => group_1_4_decoder_horizon_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_51,
      i1  => group_1_4_nq_mem_52,
      i2  => group_1_4_decoder_horizon_track_7_not_cmd(0),
      nq  => group_1_4_decoder_horizon_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_7_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_52,
      i1  => group_1_4_nq_mem_51,
      i2  => group_1_4_nq_mem_50,
      nq  => group_1_4_decoder_horizon_track_7_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_7_q0_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_7_na3_x1_3_sig,
      i1  => group_1_4_decoder_horizon_track_7_na3_x1_2_sig,
      i2  => group_1_4_decoder_horizon_track_7_na3_x1_sig,
      nq  => group_1_4_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_49,
      nq  => group_1_4_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_48,
      nq  => group_1_4_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_47,
      nq  => group_1_4_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_6_q5_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_6_not_cmd(2),
      i1  => group_1_4_decoder_horizon_track_6_not_cmd(0),
      i2  => group_1_4_nq_mem_48,
      nq  => g_0_4_cmd_bot_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_6_not_cmd(2),
      i1  => group_1_4_nq_mem_47,
      i2  => group_1_4_nq_mem_48,
      nq  => group_1_4_cmd_rig_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_6_not_cmd(1),
      i1  => group_1_4_decoder_horizon_track_6_not_cmd(0),
      i2  => group_1_4_nq_mem_49,
      nq  => group_1_4_cmd_bot_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_6_not_cmd(1),
      i1  => group_1_4_nq_mem_49,
      i2  => group_1_4_nq_mem_47,
      nq  => group_1_4_cmd_inpad_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_1_4_nq_mem_48,
      i1  => group_1_4_decoder_horizon_track_6_not_cmd(0),
      i2  => group_1_4_nq_mem_49,
      nq  => group_1_4_cmd_pin4_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_6_not_cmd(2),
      i1  => group_1_4_decoder_horizon_track_6_not_cmd(1),
      i2  => group_1_4_decoder_horizon_track_6_not_cmd(0),
      nq  => group_1_4_decoder_horizon_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_48,
      i1  => group_1_4_nq_mem_49,
      i2  => group_1_4_decoder_horizon_track_6_not_cmd(0),
      nq  => group_1_4_decoder_horizon_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_6_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_49,
      i1  => group_1_4_nq_mem_48,
      i2  => group_1_4_nq_mem_47,
      nq  => group_1_4_decoder_horizon_track_6_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_6_q0_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_6_na3_x1_3_sig,
      i1  => group_1_4_decoder_horizon_track_6_na3_x1_2_sig,
      i2  => group_1_4_decoder_horizon_track_6_na3_x1_sig,
      nq  => group_1_4_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_46,
      nq  => group_1_4_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_45,
      nq  => group_1_4_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_44,
      nq  => group_1_4_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_5_q5_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_5_not_cmd(2),
      i1  => group_1_4_decoder_horizon_track_5_not_cmd(0),
      i2  => group_1_4_nq_mem_45,
      nq  => g_0_4_cmd_bot_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_5_not_cmd(2),
      i1  => group_1_4_nq_mem_44,
      i2  => group_1_4_nq_mem_45,
      nq  => group_1_4_cmd_rig_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_5_not_cmd(1),
      i1  => group_1_4_decoder_horizon_track_5_not_cmd(0),
      i2  => group_1_4_nq_mem_46,
      nq  => group_1_4_cmd_bot_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_5_not_cmd(1),
      i1  => group_1_4_nq_mem_46,
      i2  => group_1_4_nq_mem_44,
      nq  => group_1_4_cmd_inpad_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_1_4_nq_mem_45,
      i1  => group_1_4_decoder_horizon_track_5_not_cmd(0),
      i2  => group_1_4_nq_mem_46,
      nq  => group_1_4_cmd_pin4_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_5_not_cmd(2),
      i1  => group_1_4_decoder_horizon_track_5_not_cmd(1),
      i2  => group_1_4_decoder_horizon_track_5_not_cmd(0),
      nq  => group_1_4_decoder_horizon_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_45,
      i1  => group_1_4_nq_mem_46,
      i2  => group_1_4_decoder_horizon_track_5_not_cmd(0),
      nq  => group_1_4_decoder_horizon_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_5_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_46,
      i1  => group_1_4_nq_mem_45,
      i2  => group_1_4_nq_mem_44,
      nq  => group_1_4_decoder_horizon_track_5_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_5_q0_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_5_na3_x1_3_sig,
      i1  => group_1_4_decoder_horizon_track_5_na3_x1_2_sig,
      i2  => group_1_4_decoder_horizon_track_5_na3_x1_sig,
      nq  => group_1_4_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_43,
      nq  => group_1_4_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_42,
      nq  => group_1_4_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_41,
      nq  => group_1_4_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_4_q5_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_4_not_cmd(2),
      i1  => group_1_4_decoder_horizon_track_4_not_cmd(0),
      i2  => group_1_4_nq_mem_42,
      nq  => g_0_4_cmd_bot_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_4_not_cmd(2),
      i1  => group_1_4_nq_mem_41,
      i2  => group_1_4_nq_mem_42,
      nq  => group_1_4_cmd_rig_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_4_not_cmd(1),
      i1  => group_1_4_decoder_horizon_track_4_not_cmd(0),
      i2  => group_1_4_nq_mem_43,
      nq  => group_1_4_cmd_bot_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_4_not_cmd(1),
      i1  => group_1_4_nq_mem_43,
      i2  => group_1_4_nq_mem_41,
      nq  => group_1_4_cmd_inpad_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_1_4_nq_mem_42,
      i1  => group_1_4_decoder_horizon_track_4_not_cmd(0),
      i2  => group_1_4_nq_mem_43,
      nq  => group_1_4_cmd_pin4_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_4_not_cmd(2),
      i1  => group_1_4_decoder_horizon_track_4_not_cmd(1),
      i2  => group_1_4_decoder_horizon_track_4_not_cmd(0),
      nq  => group_1_4_decoder_horizon_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_42,
      i1  => group_1_4_nq_mem_43,
      i2  => group_1_4_decoder_horizon_track_4_not_cmd(0),
      nq  => group_1_4_decoder_horizon_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_4_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_43,
      i1  => group_1_4_nq_mem_42,
      i2  => group_1_4_nq_mem_41,
      nq  => group_1_4_decoder_horizon_track_4_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_4_q0_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_4_na3_x1_3_sig,
      i1  => group_1_4_decoder_horizon_track_4_na3_x1_2_sig,
      i2  => group_1_4_decoder_horizon_track_4_na3_x1_sig,
      nq  => group_1_4_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_40,
      nq  => group_1_4_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_39,
      nq  => group_1_4_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_38,
      nq  => group_1_4_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_3_q5_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_3_not_cmd(2),
      i1  => group_1_4_decoder_horizon_track_3_not_cmd(0),
      i2  => group_1_4_nq_mem_39,
      nq  => g_0_4_cmd_bot_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_3_not_cmd(2),
      i1  => group_1_4_nq_mem_38,
      i2  => group_1_4_nq_mem_39,
      nq  => group_1_4_cmd_rig_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_3_not_cmd(1),
      i1  => group_1_4_decoder_horizon_track_3_not_cmd(0),
      i2  => group_1_4_nq_mem_40,
      nq  => group_1_4_cmd_bot_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_3_not_cmd(1),
      i1  => group_1_4_nq_mem_40,
      i2  => group_1_4_nq_mem_38,
      nq  => group_1_4_cmd_inpad_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_1_4_nq_mem_39,
      i1  => group_1_4_decoder_horizon_track_3_not_cmd(0),
      i2  => group_1_4_nq_mem_40,
      nq  => group_1_4_cmd_pin4_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_3_not_cmd(2),
      i1  => group_1_4_decoder_horizon_track_3_not_cmd(1),
      i2  => group_1_4_decoder_horizon_track_3_not_cmd(0),
      nq  => group_1_4_decoder_horizon_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_39,
      i1  => group_1_4_nq_mem_40,
      i2  => group_1_4_decoder_horizon_track_3_not_cmd(0),
      nq  => group_1_4_decoder_horizon_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_3_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_40,
      i1  => group_1_4_nq_mem_39,
      i2  => group_1_4_nq_mem_38,
      nq  => group_1_4_decoder_horizon_track_3_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_3_q0_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_3_na3_x1_3_sig,
      i1  => group_1_4_decoder_horizon_track_3_na3_x1_2_sig,
      i2  => group_1_4_decoder_horizon_track_3_na3_x1_sig,
      nq  => group_1_4_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_37,
      nq  => group_1_4_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_36,
      nq  => group_1_4_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_35,
      nq  => group_1_4_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_2_q5_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_2_not_cmd(2),
      i1  => group_1_4_decoder_horizon_track_2_not_cmd(0),
      i2  => group_1_4_nq_mem_36,
      nq  => g_0_4_cmd_bot_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_2_not_cmd(2),
      i1  => group_1_4_nq_mem_35,
      i2  => group_1_4_nq_mem_36,
      nq  => group_1_4_cmd_rig_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_2_not_cmd(1),
      i1  => group_1_4_decoder_horizon_track_2_not_cmd(0),
      i2  => group_1_4_nq_mem_37,
      nq  => group_1_4_cmd_bot_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_2_not_cmd(1),
      i1  => group_1_4_nq_mem_37,
      i2  => group_1_4_nq_mem_35,
      nq  => group_1_4_cmd_inpad_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_1_4_nq_mem_36,
      i1  => group_1_4_decoder_horizon_track_2_not_cmd(0),
      i2  => group_1_4_nq_mem_37,
      nq  => group_1_4_cmd_pin4_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_2_not_cmd(2),
      i1  => group_1_4_decoder_horizon_track_2_not_cmd(1),
      i2  => group_1_4_decoder_horizon_track_2_not_cmd(0),
      nq  => group_1_4_decoder_horizon_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_36,
      i1  => group_1_4_nq_mem_37,
      i2  => group_1_4_decoder_horizon_track_2_not_cmd(0),
      nq  => group_1_4_decoder_horizon_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_2_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_37,
      i1  => group_1_4_nq_mem_36,
      i2  => group_1_4_nq_mem_35,
      nq  => group_1_4_decoder_horizon_track_2_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_2_q0_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_2_na3_x1_3_sig,
      i1  => group_1_4_decoder_horizon_track_2_na3_x1_2_sig,
      i2  => group_1_4_decoder_horizon_track_2_na3_x1_sig,
      nq  => group_1_4_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_34,
      nq  => group_1_4_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_33,
      nq  => group_1_4_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_32,
      nq  => group_1_4_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_1_q5_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_1_not_cmd(2),
      i1  => group_1_4_decoder_horizon_track_1_not_cmd(0),
      i2  => group_1_4_nq_mem_33,
      nq  => g_0_4_cmd_bot_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_1_not_cmd(2),
      i1  => group_1_4_nq_mem_32,
      i2  => group_1_4_nq_mem_33,
      nq  => group_1_4_cmd_rig_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_1_not_cmd(1),
      i1  => group_1_4_decoder_horizon_track_1_not_cmd(0),
      i2  => group_1_4_nq_mem_34,
      nq  => group_1_4_cmd_bot_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_1_not_cmd(1),
      i1  => group_1_4_nq_mem_34,
      i2  => group_1_4_nq_mem_32,
      nq  => group_1_4_cmd_inpad_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_1_4_nq_mem_33,
      i1  => group_1_4_decoder_horizon_track_1_not_cmd(0),
      i2  => group_1_4_nq_mem_34,
      nq  => group_1_4_cmd_pin4_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_1_not_cmd(2),
      i1  => group_1_4_decoder_horizon_track_1_not_cmd(1),
      i2  => group_1_4_decoder_horizon_track_1_not_cmd(0),
      nq  => group_1_4_decoder_horizon_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_33,
      i1  => group_1_4_nq_mem_34,
      i2  => group_1_4_decoder_horizon_track_1_not_cmd(0),
      nq  => group_1_4_decoder_horizon_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_1_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_34,
      i1  => group_1_4_nq_mem_33,
      i2  => group_1_4_nq_mem_32,
      nq  => group_1_4_decoder_horizon_track_1_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_1_q0_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_1_na3_x1_3_sig,
      i1  => group_1_4_decoder_horizon_track_1_na3_x1_2_sig,
      i2  => group_1_4_decoder_horizon_track_1_na3_x1_sig,
      nq  => group_1_4_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_31,
      nq  => group_1_4_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_30,
      nq  => group_1_4_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_4_nq_mem_29,
      nq  => group_1_4_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_0_q5_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_0_not_cmd(2),
      i1  => group_1_4_decoder_horizon_track_0_not_cmd(0),
      i2  => group_1_4_nq_mem_30,
      nq  => g_0_4_cmd_bot_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_0_not_cmd(2),
      i1  => group_1_4_nq_mem_29,
      i2  => group_1_4_nq_mem_30,
      nq  => group_1_4_cmd_rig_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_0_not_cmd(1),
      i1  => group_1_4_decoder_horizon_track_0_not_cmd(0),
      i2  => group_1_4_nq_mem_31,
      nq  => group_1_4_cmd_bot_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_0_not_cmd(1),
      i1  => group_1_4_nq_mem_31,
      i2  => group_1_4_nq_mem_29,
      nq  => group_1_4_cmd_inpad_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_1_4_nq_mem_30,
      i1  => group_1_4_decoder_horizon_track_0_not_cmd(0),
      i2  => group_1_4_nq_mem_31,
      nq  => group_1_4_cmd_pin4_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_0_not_cmd(2),
      i1  => group_1_4_decoder_horizon_track_0_not_cmd(1),
      i2  => group_1_4_decoder_horizon_track_0_not_cmd(0),
      nq  => group_1_4_decoder_horizon_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_30,
      i1  => group_1_4_nq_mem_31,
      i2  => group_1_4_decoder_horizon_track_0_not_cmd(0),
      nq  => group_1_4_decoder_horizon_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_0_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_1_4_nq_mem_31,
      i1  => group_1_4_nq_mem_30,
      i2  => group_1_4_nq_mem_29,
      nq  => group_1_4_decoder_horizon_track_0_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_1_4_decoder_horizon_track_0_q0_ins : na3_x1
   port map (
      i0  => group_1_4_decoder_horizon_track_0_na3_x1_3_sig,
      i1  => group_1_4_decoder_horizon_track_0_na3_x1_2_sig,
      i2  => group_1_4_decoder_horizon_track_0_na3_x1_sig,
      nq  => group_1_4_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_out_pad_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_20,
      i0  => g_0_4_rig_0,
      i1  => g_0_4_rig_1,
      nq  => group_1_4_out_pad_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_4_out_pad_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_20,
      i0  => g_0_4_rig_2,
      i1  => g_0_4_rig_3,
      nq  => group_1_4_out_pad_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_4_out_pad_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_20,
      i0  => g_0_4_rig_4,
      i1  => g_0_4_rig_5,
      nq  => group_1_4_out_pad_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_4_out_pad_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_20,
      i0  => g_0_4_rig_6,
      i1  => g_0_4_rig_7,
      nq  => group_1_4_out_pad_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_4_out_pad_mux_mx10 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_21,
      i0  => group_1_4_out_pad_mux_q00,
      i1  => group_1_4_out_pad_mux_q01,
      nq  => group_1_4_out_pad_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_4_out_pad_mux_mx11 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_21,
      i0  => group_1_4_out_pad_mux_q02,
      i1  => group_1_4_out_pad_mux_q03,
      nq  => group_1_4_out_pad_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_4_out_pad_mux_mx20 : mx2_x2
   port map (
      cmd => group_1_4_nq_mem_22,
      i0  => group_1_4_out_pad_mux_q10,
      i1  => group_1_4_out_pad_mux_q11,
      q   => top_out_1,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_in0_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_17,
      i0  => g_0_4_rig_0,
      i1  => g_0_4_rig_1,
      nq  => group_1_4_clb_in0_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_in0_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_17,
      i0  => g_0_4_rig_2,
      i1  => g_0_4_rig_3,
      nq  => group_1_4_clb_in0_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_in0_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_17,
      i0  => g_0_4_rig_4,
      i1  => g_0_4_rig_5,
      nq  => group_1_4_clb_in0_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_in0_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_17,
      i0  => g_0_4_rig_6,
      i1  => g_0_4_rig_7,
      nq  => group_1_4_clb_in0_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_in0_mux_mx10 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_18,
      i0  => group_1_4_clb_in0_mux_q00,
      i1  => group_1_4_clb_in0_mux_q01,
      nq  => group_1_4_clb_in0_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_in0_mux_mx11 : nmx2_x1
   port map (
      cmd => group_1_4_nq_mem_18,
      i0  => group_1_4_clb_in0_mux_q02,
      i1  => group_1_4_clb_in0_mux_q03,
      nq  => group_1_4_clb_in0_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_4_clb_in0_mux_mx20 : mx2_x2
   port map (
      cmd => group_1_4_nq_mem_19,
      i0  => group_1_4_clb_in0_mux_q10,
      i1  => group_1_4_clb_in0_mux_q11,
      q   => group_1_4_in_0,
      vdd => vdd,
      vss => vss
   );

group_1_4_lut_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_4_in_3,
      i0  => group_1_4_nq_mem_0,
      i1  => group_1_4_nq_mem_1,
      nq  => group_1_4_lut_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_4_lut_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_4_in_3,
      i0  => group_1_4_nq_mem_2,
      i1  => group_1_4_nq_mem_3,
      nq  => group_1_4_lut_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_4_lut_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_4_in_3,
      i0  => group_1_4_nq_mem_4,
      i1  => group_1_4_nq_mem_5,
      nq  => group_1_4_lut_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_4_lut_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_4_in_3,
      i0  => group_1_4_nq_mem_6,
      i1  => group_1_4_nq_mem_7,
      nq  => group_1_4_lut_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_4_lut_mux_mx04 : nmx2_x1
   port map (
      cmd => group_1_4_in_3,
      i0  => group_1_4_nq_mem_8,
      i1  => group_1_4_nq_mem_9,
      nq  => group_1_4_lut_mux_q04,
      vdd => vdd,
      vss => vss
   );

group_1_4_lut_mux_mx05 : nmx2_x1
   port map (
      cmd => group_1_4_in_3,
      i0  => group_1_4_nq_mem_10,
      i1  => group_1_4_nq_mem_11,
      nq  => group_1_4_lut_mux_q05,
      vdd => vdd,
      vss => vss
   );

group_1_4_lut_mux_mx06 : nmx2_x1
   port map (
      cmd => group_1_4_in_3,
      i0  => group_1_4_nq_mem_12,
      i1  => group_1_4_nq_mem_13,
      nq  => group_1_4_lut_mux_q06,
      vdd => vdd,
      vss => vss
   );

group_1_4_lut_mux_mx07 : nmx2_x1
   port map (
      cmd => group_1_4_in_3,
      i0  => group_1_4_nq_mem_14,
      i1  => group_1_4_nq_mem_15,
      nq  => group_1_4_lut_mux_q07,
      vdd => vdd,
      vss => vss
   );

group_1_4_lut_mux_mx10 : nmx2_x1
   port map (
      cmd => g_0_4_out_rig,
      i0  => group_1_4_lut_mux_q00,
      i1  => group_1_4_lut_mux_q01,
      nq  => group_1_4_lut_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_4_lut_mux_mx11 : nmx2_x1
   port map (
      cmd => g_0_4_out_rig,
      i0  => group_1_4_lut_mux_q02,
      i1  => group_1_4_lut_mux_q03,
      nq  => group_1_4_lut_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_4_lut_mux_mx12 : nmx2_x1
   port map (
      cmd => g_0_4_out_rig,
      i0  => group_1_4_lut_mux_q04,
      i1  => group_1_4_lut_mux_q05,
      nq  => group_1_4_lut_mux_q12,
      vdd => vdd,
      vss => vss
   );

group_1_4_lut_mux_mx13 : nmx2_x1
   port map (
      cmd => g_0_4_out_rig,
      i0  => group_1_4_lut_mux_q06,
      i1  => group_1_4_lut_mux_q07,
      nq  => group_1_4_lut_mux_q13,
      vdd => vdd,
      vss => vss
   );

group_1_4_lut_mux_mx20 : nmx2_x1
   port map (
      cmd => g_1_3_out_top,
      i0  => group_1_4_lut_mux_q10,
      i1  => group_1_4_lut_mux_q11,
      nq  => group_1_4_lut_mux_q20,
      vdd => vdd,
      vss => vss
   );

group_1_4_lut_mux_mx21 : nmx2_x1
   port map (
      cmd => g_1_3_out_top,
      i0  => group_1_4_lut_mux_q12,
      i1  => group_1_4_lut_mux_q13,
      nq  => group_1_4_lut_mux_q21,
      vdd => vdd,
      vss => vss
   );

group_1_4_lut_mux_mx30 : nmx2_x1
   port map (
      cmd => group_1_4_in_0,
      i0  => group_1_4_lut_mux_q20,
      i1  => group_1_4_lut_mux_q21,
      nq  => group_1_4_out_lut,
      vdd => vdd,
      vss => vss
   );

group_1_3_mux_scan : mx2_x2
   port map (
      cmd => g_1_3_test_in,
      i0  => group_1_3_out_lut,
      i1  => g_0_3_scout,
      q   => group_1_3_out_lut_scan,
      vdd => vdd,
      vss => vss
   );

group_1_3_flip_flop_clb : sff1_x4
   port map (
      ck  => clk_top_x1,
      i   => group_1_3_out_lut_scan,
      q   => g_1_3_scout,
      vdd => vdd,
      vss => vss
   );

group_1_3_mux_out : mx2_x2
   port map (
      cmd => group_1_3_nq_mem_16,
      i0  => group_1_3_out_lut,
      i1  => g_1_3_scout,
      q   => group_1_3_out_clb,
      vdd => vdd,
      vss => vss
   );

group_1_3_zero_horiz_0 : zero_x0
   port map (
      nq  => group_1_3_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_1_3_cmd_zero_lef_0,
      i   => group_1_3_sig_zero_horiz_0,
      q   => g_0_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_pin4_lef_0 : ts_x4
   port map (
      cmd => group_1_3_cmd_pin4_lef_0,
      i   => group_1_3_out_clb,
      q   => g_0_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_lef_0 : ts_x4
   port map (
      cmd => group_1_3_cmd_top_lef_0,
      i   => g_1_3_top_0,
      q   => g_0_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_lef_0 : ts_x4
   port map (
      cmd => group_1_3_cmd_bot_lef_0,
      i   => g_1_2_top_0,
      q   => g_0_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_lef_0 : ts_x4
   port map (
      cmd => group_1_3_cmd_rig_lef_0,
      i   => g_1_3_rig_0,
      q   => g_0_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_rig_0 : ts_x4
   port map (
      cmd => g_1_3_cmd_top_rig_0,
      i   => g_1_3_top_0,
      q   => g_1_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_rig_0 : ts_x4
   port map (
      cmd => g_1_3_cmd_bot_rig_0,
      i   => g_1_2_top_0,
      q   => g_1_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_rig_0 : ts_x4
   port map (
      cmd => g_1_3_cmd_lef_rig_0,
      i   => g_0_3_rig_0,
      q   => g_1_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_zero_horiz_1 : zero_x0
   port map (
      nq  => group_1_3_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_1_3_cmd_zero_lef_1,
      i   => group_1_3_sig_zero_horiz_1,
      q   => g_0_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_pin4_lef_1 : ts_x4
   port map (
      cmd => group_1_3_cmd_pin4_lef_1,
      i   => group_1_3_out_clb,
      q   => g_0_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_lef_1 : ts_x4
   port map (
      cmd => group_1_3_cmd_top_lef_1,
      i   => g_1_3_top_1,
      q   => g_0_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_lef_1 : ts_x4
   port map (
      cmd => group_1_3_cmd_bot_lef_1,
      i   => g_1_2_top_1,
      q   => g_0_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_lef_1 : ts_x4
   port map (
      cmd => group_1_3_cmd_rig_lef_1,
      i   => g_1_3_rig_1,
      q   => g_0_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_rig_1 : ts_x4
   port map (
      cmd => g_1_3_cmd_top_rig_1,
      i   => g_1_3_top_1,
      q   => g_1_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_rig_1 : ts_x4
   port map (
      cmd => g_1_3_cmd_bot_rig_1,
      i   => g_1_2_top_1,
      q   => g_1_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_rig_1 : ts_x4
   port map (
      cmd => g_1_3_cmd_lef_rig_1,
      i   => g_0_3_rig_1,
      q   => g_1_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_zero_horiz_2 : zero_x0
   port map (
      nq  => group_1_3_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_1_3_cmd_zero_lef_2,
      i   => group_1_3_sig_zero_horiz_2,
      q   => g_0_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_pin4_lef_2 : ts_x4
   port map (
      cmd => group_1_3_cmd_pin4_lef_2,
      i   => group_1_3_out_clb,
      q   => g_0_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_lef_2 : ts_x4
   port map (
      cmd => group_1_3_cmd_top_lef_2,
      i   => g_1_3_top_2,
      q   => g_0_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_lef_2 : ts_x4
   port map (
      cmd => group_1_3_cmd_bot_lef_2,
      i   => g_1_2_top_2,
      q   => g_0_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_lef_2 : ts_x4
   port map (
      cmd => group_1_3_cmd_rig_lef_2,
      i   => g_1_3_rig_2,
      q   => g_0_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_rig_2 : ts_x4
   port map (
      cmd => g_1_3_cmd_top_rig_2,
      i   => g_1_3_top_2,
      q   => g_1_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_rig_2 : ts_x4
   port map (
      cmd => g_1_3_cmd_bot_rig_2,
      i   => g_1_2_top_2,
      q   => g_1_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_rig_2 : ts_x4
   port map (
      cmd => g_1_3_cmd_lef_rig_2,
      i   => g_0_3_rig_2,
      q   => g_1_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_zero_horiz_3 : zero_x0
   port map (
      nq  => group_1_3_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_1_3_cmd_zero_lef_3,
      i   => group_1_3_sig_zero_horiz_3,
      q   => g_0_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_pin4_lef_3 : ts_x4
   port map (
      cmd => group_1_3_cmd_pin4_lef_3,
      i   => group_1_3_out_clb,
      q   => g_0_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_lef_3 : ts_x4
   port map (
      cmd => group_1_3_cmd_top_lef_3,
      i   => g_1_3_top_3,
      q   => g_0_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_lef_3 : ts_x4
   port map (
      cmd => group_1_3_cmd_bot_lef_3,
      i   => g_1_2_top_3,
      q   => g_0_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_lef_3 : ts_x4
   port map (
      cmd => group_1_3_cmd_rig_lef_3,
      i   => g_1_3_rig_3,
      q   => g_0_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_rig_3 : ts_x4
   port map (
      cmd => g_1_3_cmd_top_rig_3,
      i   => g_1_3_top_3,
      q   => g_1_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_rig_3 : ts_x4
   port map (
      cmd => g_1_3_cmd_bot_rig_3,
      i   => g_1_2_top_3,
      q   => g_1_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_rig_3 : ts_x4
   port map (
      cmd => g_1_3_cmd_lef_rig_3,
      i   => g_0_3_rig_3,
      q   => g_1_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_zero_horiz_4 : zero_x0
   port map (
      nq  => group_1_3_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_1_3_cmd_zero_lef_4,
      i   => group_1_3_sig_zero_horiz_4,
      q   => g_0_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_pin4_lef_4 : ts_x4
   port map (
      cmd => group_1_3_cmd_pin4_lef_4,
      i   => group_1_3_out_clb,
      q   => g_0_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_lef_4 : ts_x4
   port map (
      cmd => group_1_3_cmd_top_lef_4,
      i   => g_1_3_top_4,
      q   => g_0_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_lef_4 : ts_x4
   port map (
      cmd => group_1_3_cmd_bot_lef_4,
      i   => g_1_2_top_4,
      q   => g_0_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_lef_4 : ts_x4
   port map (
      cmd => group_1_3_cmd_rig_lef_4,
      i   => g_1_3_rig_4,
      q   => g_0_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_rig_4 : ts_x4
   port map (
      cmd => g_1_3_cmd_top_rig_4,
      i   => g_1_3_top_4,
      q   => g_1_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_rig_4 : ts_x4
   port map (
      cmd => g_1_3_cmd_bot_rig_4,
      i   => g_1_2_top_4,
      q   => g_1_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_rig_4 : ts_x4
   port map (
      cmd => g_1_3_cmd_lef_rig_4,
      i   => g_0_3_rig_4,
      q   => g_1_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_zero_horiz_5 : zero_x0
   port map (
      nq  => group_1_3_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_1_3_cmd_zero_lef_5,
      i   => group_1_3_sig_zero_horiz_5,
      q   => g_0_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_pin4_lef_5 : ts_x4
   port map (
      cmd => group_1_3_cmd_pin4_lef_5,
      i   => group_1_3_out_clb,
      q   => g_0_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_lef_5 : ts_x4
   port map (
      cmd => group_1_3_cmd_top_lef_5,
      i   => g_1_3_top_5,
      q   => g_0_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_lef_5 : ts_x4
   port map (
      cmd => group_1_3_cmd_bot_lef_5,
      i   => g_1_2_top_5,
      q   => g_0_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_lef_5 : ts_x4
   port map (
      cmd => group_1_3_cmd_rig_lef_5,
      i   => g_1_3_rig_5,
      q   => g_0_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_rig_5 : ts_x4
   port map (
      cmd => g_1_3_cmd_top_rig_5,
      i   => g_1_3_top_5,
      q   => g_1_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_rig_5 : ts_x4
   port map (
      cmd => g_1_3_cmd_bot_rig_5,
      i   => g_1_2_top_5,
      q   => g_1_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_rig_5 : ts_x4
   port map (
      cmd => g_1_3_cmd_lef_rig_5,
      i   => g_0_3_rig_5,
      q   => g_1_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_zero_horiz_6 : zero_x0
   port map (
      nq  => group_1_3_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_1_3_cmd_zero_lef_6,
      i   => group_1_3_sig_zero_horiz_6,
      q   => g_0_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_pin4_lef_6 : ts_x4
   port map (
      cmd => group_1_3_cmd_pin4_lef_6,
      i   => group_1_3_out_clb,
      q   => g_0_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_lef_6 : ts_x4
   port map (
      cmd => group_1_3_cmd_top_lef_6,
      i   => g_1_3_top_6,
      q   => g_0_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_lef_6 : ts_x4
   port map (
      cmd => group_1_3_cmd_bot_lef_6,
      i   => g_1_2_top_6,
      q   => g_0_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_lef_6 : ts_x4
   port map (
      cmd => group_1_3_cmd_rig_lef_6,
      i   => g_1_3_rig_6,
      q   => g_0_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_rig_6 : ts_x4
   port map (
      cmd => g_1_3_cmd_top_rig_6,
      i   => g_1_3_top_6,
      q   => g_1_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_rig_6 : ts_x4
   port map (
      cmd => g_1_3_cmd_bot_rig_6,
      i   => g_1_2_top_6,
      q   => g_1_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_rig_6 : ts_x4
   port map (
      cmd => g_1_3_cmd_lef_rig_6,
      i   => g_0_3_rig_6,
      q   => g_1_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_zero_horiz_7 : zero_x0
   port map (
      nq  => group_1_3_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_1_3_cmd_zero_lef_7,
      i   => group_1_3_sig_zero_horiz_7,
      q   => g_0_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_pin4_lef_7 : ts_x4
   port map (
      cmd => group_1_3_cmd_pin4_lef_7,
      i   => group_1_3_out_clb,
      q   => g_0_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_lef_7 : ts_x4
   port map (
      cmd => group_1_3_cmd_top_lef_7,
      i   => g_1_3_top_7,
      q   => g_0_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_lef_7 : ts_x4
   port map (
      cmd => group_1_3_cmd_bot_lef_7,
      i   => g_1_2_top_7,
      q   => g_0_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_lef_7 : ts_x4
   port map (
      cmd => group_1_3_cmd_rig_lef_7,
      i   => g_1_3_rig_7,
      q   => g_0_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_rig_7 : ts_x4
   port map (
      cmd => g_1_3_cmd_top_rig_7,
      i   => g_1_3_top_7,
      q   => g_1_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_rig_7 : ts_x4
   port map (
      cmd => g_1_3_cmd_bot_rig_7,
      i   => g_1_2_top_7,
      q   => g_1_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_rig_7 : ts_x4
   port map (
      cmd => g_1_3_cmd_lef_rig_7,
      i   => g_0_3_rig_7,
      q   => g_1_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_zero_vert_0 : zero_x0
   port map (
      nq  => group_1_3_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_1_3_cmd_zero_bot_0,
      i   => group_1_3_sig_zero_vert_0,
      q   => g_1_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_pin5_bot_0 : ts_x4
   port map (
      cmd => group_1_3_cmd_pin5_bot_0,
      i   => group_1_3_out_clb,
      q   => g_1_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_bot_0 : ts_x4
   port map (
      cmd => group_1_3_cmd_top_bot_0,
      i   => g_1_3_top_0,
      q   => g_1_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_bot_0 : ts_x4
   port map (
      cmd => group_1_3_cmd_lef_bot_0,
      i   => g_0_3_rig_0,
      q   => g_1_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_bot_0 : ts_x4
   port map (
      cmd => group_1_3_cmd_rig_bot_0,
      i   => g_1_3_rig_0,
      q   => g_1_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_top_0 : ts_x4
   port map (
      cmd => g_1_3_cmd_bot_top_0,
      i   => g_1_2_top_0,
      q   => g_1_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_top_0 : ts_x4
   port map (
      cmd => g_1_3_cmd_lef_top_0,
      i   => g_0_3_rig_0,
      q   => g_1_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_top_0 : ts_x4
   port map (
      cmd => g_1_3_cmd_rig_top_0,
      i   => g_1_3_rig_0,
      q   => g_1_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_zero_vert_1 : zero_x0
   port map (
      nq  => group_1_3_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_1_3_cmd_zero_bot_1,
      i   => group_1_3_sig_zero_vert_1,
      q   => g_1_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_pin5_bot_1 : ts_x4
   port map (
      cmd => group_1_3_cmd_pin5_bot_1,
      i   => group_1_3_out_clb,
      q   => g_1_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_bot_1 : ts_x4
   port map (
      cmd => group_1_3_cmd_top_bot_1,
      i   => g_1_3_top_1,
      q   => g_1_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_bot_1 : ts_x4
   port map (
      cmd => group_1_3_cmd_lef_bot_1,
      i   => g_0_3_rig_1,
      q   => g_1_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_bot_1 : ts_x4
   port map (
      cmd => group_1_3_cmd_rig_bot_1,
      i   => g_1_3_rig_1,
      q   => g_1_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_top_1 : ts_x4
   port map (
      cmd => g_1_3_cmd_bot_top_1,
      i   => g_1_2_top_1,
      q   => g_1_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_top_1 : ts_x4
   port map (
      cmd => g_1_3_cmd_lef_top_1,
      i   => g_0_3_rig_1,
      q   => g_1_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_top_1 : ts_x4
   port map (
      cmd => g_1_3_cmd_rig_top_1,
      i   => g_1_3_rig_1,
      q   => g_1_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_zero_vert_2 : zero_x0
   port map (
      nq  => group_1_3_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_1_3_cmd_zero_bot_2,
      i   => group_1_3_sig_zero_vert_2,
      q   => g_1_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_pin5_bot_2 : ts_x4
   port map (
      cmd => group_1_3_cmd_pin5_bot_2,
      i   => group_1_3_out_clb,
      q   => g_1_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_bot_2 : ts_x4
   port map (
      cmd => group_1_3_cmd_top_bot_2,
      i   => g_1_3_top_2,
      q   => g_1_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_bot_2 : ts_x4
   port map (
      cmd => group_1_3_cmd_lef_bot_2,
      i   => g_0_3_rig_2,
      q   => g_1_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_bot_2 : ts_x4
   port map (
      cmd => group_1_3_cmd_rig_bot_2,
      i   => g_1_3_rig_2,
      q   => g_1_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_top_2 : ts_x4
   port map (
      cmd => g_1_3_cmd_bot_top_2,
      i   => g_1_2_top_2,
      q   => g_1_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_top_2 : ts_x4
   port map (
      cmd => g_1_3_cmd_lef_top_2,
      i   => g_0_3_rig_2,
      q   => g_1_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_top_2 : ts_x4
   port map (
      cmd => g_1_3_cmd_rig_top_2,
      i   => g_1_3_rig_2,
      q   => g_1_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_zero_vert_3 : zero_x0
   port map (
      nq  => group_1_3_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_1_3_cmd_zero_bot_3,
      i   => group_1_3_sig_zero_vert_3,
      q   => g_1_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_pin5_bot_3 : ts_x4
   port map (
      cmd => group_1_3_cmd_pin5_bot_3,
      i   => group_1_3_out_clb,
      q   => g_1_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_bot_3 : ts_x4
   port map (
      cmd => group_1_3_cmd_top_bot_3,
      i   => g_1_3_top_3,
      q   => g_1_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_bot_3 : ts_x4
   port map (
      cmd => group_1_3_cmd_lef_bot_3,
      i   => g_0_3_rig_3,
      q   => g_1_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_bot_3 : ts_x4
   port map (
      cmd => group_1_3_cmd_rig_bot_3,
      i   => g_1_3_rig_3,
      q   => g_1_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_top_3 : ts_x4
   port map (
      cmd => g_1_3_cmd_bot_top_3,
      i   => g_1_2_top_3,
      q   => g_1_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_top_3 : ts_x4
   port map (
      cmd => g_1_3_cmd_lef_top_3,
      i   => g_0_3_rig_3,
      q   => g_1_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_top_3 : ts_x4
   port map (
      cmd => g_1_3_cmd_rig_top_3,
      i   => g_1_3_rig_3,
      q   => g_1_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_zero_vert_4 : zero_x0
   port map (
      nq  => group_1_3_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_1_3_cmd_zero_bot_4,
      i   => group_1_3_sig_zero_vert_4,
      q   => g_1_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_pin5_bot_4 : ts_x4
   port map (
      cmd => group_1_3_cmd_pin5_bot_4,
      i   => group_1_3_out_clb,
      q   => g_1_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_bot_4 : ts_x4
   port map (
      cmd => group_1_3_cmd_top_bot_4,
      i   => g_1_3_top_4,
      q   => g_1_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_bot_4 : ts_x4
   port map (
      cmd => group_1_3_cmd_lef_bot_4,
      i   => g_0_3_rig_4,
      q   => g_1_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_bot_4 : ts_x4
   port map (
      cmd => group_1_3_cmd_rig_bot_4,
      i   => g_1_3_rig_4,
      q   => g_1_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_top_4 : ts_x4
   port map (
      cmd => g_1_3_cmd_bot_top_4,
      i   => g_1_2_top_4,
      q   => g_1_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_top_4 : ts_x4
   port map (
      cmd => g_1_3_cmd_lef_top_4,
      i   => g_0_3_rig_4,
      q   => g_1_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_top_4 : ts_x4
   port map (
      cmd => g_1_3_cmd_rig_top_4,
      i   => g_1_3_rig_4,
      q   => g_1_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_zero_vert_5 : zero_x0
   port map (
      nq  => group_1_3_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_1_3_cmd_zero_bot_5,
      i   => group_1_3_sig_zero_vert_5,
      q   => g_1_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_pin5_bot_5 : ts_x4
   port map (
      cmd => group_1_3_cmd_pin5_bot_5,
      i   => group_1_3_out_clb,
      q   => g_1_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_bot_5 : ts_x4
   port map (
      cmd => group_1_3_cmd_top_bot_5,
      i   => g_1_3_top_5,
      q   => g_1_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_bot_5 : ts_x4
   port map (
      cmd => group_1_3_cmd_lef_bot_5,
      i   => g_0_3_rig_5,
      q   => g_1_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_bot_5 : ts_x4
   port map (
      cmd => group_1_3_cmd_rig_bot_5,
      i   => g_1_3_rig_5,
      q   => g_1_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_top_5 : ts_x4
   port map (
      cmd => g_1_3_cmd_bot_top_5,
      i   => g_1_2_top_5,
      q   => g_1_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_top_5 : ts_x4
   port map (
      cmd => g_1_3_cmd_lef_top_5,
      i   => g_0_3_rig_5,
      q   => g_1_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_top_5 : ts_x4
   port map (
      cmd => g_1_3_cmd_rig_top_5,
      i   => g_1_3_rig_5,
      q   => g_1_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_zero_vert_6 : zero_x0
   port map (
      nq  => group_1_3_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_1_3_cmd_zero_bot_6,
      i   => group_1_3_sig_zero_vert_6,
      q   => g_1_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_pin5_bot_6 : ts_x4
   port map (
      cmd => group_1_3_cmd_pin5_bot_6,
      i   => group_1_3_out_clb,
      q   => g_1_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_bot_6 : ts_x4
   port map (
      cmd => group_1_3_cmd_top_bot_6,
      i   => g_1_3_top_6,
      q   => g_1_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_bot_6 : ts_x4
   port map (
      cmd => group_1_3_cmd_lef_bot_6,
      i   => g_0_3_rig_6,
      q   => g_1_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_bot_6 : ts_x4
   port map (
      cmd => group_1_3_cmd_rig_bot_6,
      i   => g_1_3_rig_6,
      q   => g_1_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_top_6 : ts_x4
   port map (
      cmd => g_1_3_cmd_bot_top_6,
      i   => g_1_2_top_6,
      q   => g_1_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_top_6 : ts_x4
   port map (
      cmd => g_1_3_cmd_lef_top_6,
      i   => g_0_3_rig_6,
      q   => g_1_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_top_6 : ts_x4
   port map (
      cmd => g_1_3_cmd_rig_top_6,
      i   => g_1_3_rig_6,
      q   => g_1_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_zero_vert_7 : zero_x0
   port map (
      nq  => group_1_3_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_1_3_cmd_zero_bot_7,
      i   => group_1_3_sig_zero_vert_7,
      q   => g_1_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_pin5_bot_7 : ts_x4
   port map (
      cmd => group_1_3_cmd_pin5_bot_7,
      i   => group_1_3_out_clb,
      q   => g_1_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_top_bot_7 : ts_x4
   port map (
      cmd => group_1_3_cmd_top_bot_7,
      i   => g_1_3_top_7,
      q   => g_1_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_bot_7 : ts_x4
   port map (
      cmd => group_1_3_cmd_lef_bot_7,
      i   => g_0_3_rig_7,
      q   => g_1_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_bot_7 : ts_x4
   port map (
      cmd => group_1_3_cmd_rig_bot_7,
      i   => g_1_3_rig_7,
      q   => g_1_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_bot_top_7 : ts_x4
   port map (
      cmd => g_1_3_cmd_bot_top_7,
      i   => g_1_2_top_7,
      q   => g_1_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_lef_top_7 : ts_x4
   port map (
      cmd => g_1_3_cmd_lef_top_7,
      i   => g_0_3_rig_7,
      q   => g_1_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_ts_rig_top_7 : ts_x4
   port map (
      cmd => g_1_3_cmd_rig_top_7,
      i   => g_1_3_rig_7,
      q   => g_1_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_mem_0 : sram_x1
   port map (
      d      => g_1_3_data_top(0),
      nq     => group_1_3_nq_mem_0,
      strobe => group_1_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_1 : sram_x1
   port map (
      d      => g_1_3_data_top(1),
      nq     => group_1_3_nq_mem_1,
      strobe => group_1_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_2 : sram_x1
   port map (
      d      => g_1_3_data_top(2),
      nq     => group_1_3_nq_mem_2,
      strobe => group_1_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_3 : sram_x1
   port map (
      d      => g_1_3_data_top(3),
      nq     => group_1_3_nq_mem_3,
      strobe => group_1_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_4 : sram_x1
   port map (
      d      => g_1_3_data_top(4),
      nq     => group_1_3_nq_mem_4,
      strobe => group_1_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_5 : sram_x1
   port map (
      d      => g_1_3_data_top(5),
      nq     => group_1_3_nq_mem_5,
      strobe => group_1_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_6 : sram_x1
   port map (
      d      => g_1_3_data_top(6),
      nq     => group_1_3_nq_mem_6,
      strobe => group_1_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_7 : sram_x1
   port map (
      d      => g_1_3_data_top(7),
      nq     => group_1_3_nq_mem_7,
      strobe => group_1_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_8 : sram_x1
   port map (
      d      => g_1_3_data_top(0),
      nq     => group_1_3_nq_mem_8,
      strobe => group_1_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_9 : sram_x1
   port map (
      d      => g_1_3_data_top(1),
      nq     => group_1_3_nq_mem_9,
      strobe => group_1_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_10 : sram_x1
   port map (
      d      => g_1_3_data_top(2),
      nq     => group_1_3_nq_mem_10,
      strobe => group_1_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_11 : sram_x1
   port map (
      d      => g_1_3_data_top(3),
      nq     => group_1_3_nq_mem_11,
      strobe => group_1_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_12 : sram_x1
   port map (
      d      => g_1_3_data_top(4),
      nq     => group_1_3_nq_mem_12,
      strobe => group_1_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_13 : sram_x1
   port map (
      d      => g_1_3_data_top(5),
      nq     => group_1_3_nq_mem_13,
      strobe => group_1_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_14 : sram_x1
   port map (
      d      => g_1_3_data_top(6),
      nq     => group_1_3_nq_mem_14,
      strobe => group_1_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_15 : sram_x1
   port map (
      d      => g_1_3_data_top(7),
      nq     => group_1_3_nq_mem_15,
      strobe => group_1_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_16 : sram_x1
   port map (
      d      => g_1_3_data_top(0),
      nq     => group_1_3_nq_mem_16,
      strobe => group_1_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_17 : sram_x1
   port map (
      d      => g_1_3_data_top(1),
      nq     => group_1_3_nq_mem_17,
      strobe => group_1_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_18 : sram_x1
   port map (
      d      => g_1_3_data_top(2),
      nq     => group_1_3_nq_mem_18,
      strobe => group_1_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_19 : sram_x1
   port map (
      d      => g_1_3_data_top(3),
      nq     => group_1_3_nq_mem_19,
      strobe => group_1_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_20 : sram_x1
   port map (
      d      => g_1_3_data_top(4),
      nq     => group_1_3_nq_mem_20,
      strobe => group_1_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_21 : sram_x1
   port map (
      d      => g_1_3_data_top(5),
      nq     => group_1_3_nq_mem_21,
      strobe => group_1_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_22 : sram_x1
   port map (
      d      => g_1_3_data_top(6),
      nq     => group_1_3_nq_mem_22,
      strobe => group_1_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_23 : sram_x1
   port map (
      d      => g_1_3_data_top(7),
      nq     => group_1_3_nq_mem_23,
      strobe => group_1_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_24 : sram_x1
   port map (
      d      => g_1_3_data_top(0),
      nq     => group_1_3_nq_mem_24,
      strobe => group_1_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_25 : sram_x1
   port map (
      d      => g_1_3_data_top(1),
      nq     => group_1_3_nq_mem_25,
      strobe => group_1_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_26 : sram_x1
   port map (
      d      => g_1_3_data_top(2),
      nq     => group_1_3_nq_mem_26,
      strobe => group_1_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_27 : sram_x1
   port map (
      d      => g_1_3_data_top(3),
      nq     => group_1_3_nq_mem_27,
      strobe => group_1_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_28 : sram_x1
   port map (
      d      => g_1_3_data_top(4),
      nq     => group_1_3_nq_mem_28,
      strobe => group_1_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_29 : sram_x1
   port map (
      d      => g_1_3_data_top(5),
      nq     => group_1_3_nq_mem_29,
      strobe => group_1_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_30 : sram_x1
   port map (
      d      => g_1_3_data_top(6),
      nq     => group_1_3_nq_mem_30,
      strobe => group_1_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_31 : sram_x1
   port map (
      d      => g_1_3_data_top(7),
      nq     => group_1_3_nq_mem_31,
      strobe => group_1_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_32 : sram_x1
   port map (
      d      => g_1_3_data_top(0),
      nq     => group_1_3_nq_mem_32,
      strobe => group_1_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_33 : sram_x1
   port map (
      d      => g_1_3_data_top(1),
      nq     => group_1_3_nq_mem_33,
      strobe => group_1_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_34 : sram_x1
   port map (
      d      => g_1_3_data_top(2),
      nq     => group_1_3_nq_mem_34,
      strobe => group_1_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_35 : sram_x1
   port map (
      d      => g_1_3_data_top(3),
      nq     => group_1_3_nq_mem_35,
      strobe => group_1_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_36 : sram_x1
   port map (
      d      => g_1_3_data_top(4),
      nq     => group_1_3_nq_mem_36,
      strobe => group_1_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_37 : sram_x1
   port map (
      d      => g_1_3_data_top(5),
      nq     => group_1_3_nq_mem_37,
      strobe => group_1_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_38 : sram_x1
   port map (
      d      => g_1_3_data_top(6),
      nq     => group_1_3_nq_mem_38,
      strobe => group_1_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_39 : sram_x1
   port map (
      d      => g_1_3_data_top(7),
      nq     => group_1_3_nq_mem_39,
      strobe => group_1_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_40 : sram_x1
   port map (
      d      => g_1_3_data_top(0),
      nq     => group_1_3_nq_mem_40,
      strobe => group_1_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_41 : sram_x1
   port map (
      d      => g_1_3_data_top(1),
      nq     => group_1_3_nq_mem_41,
      strobe => group_1_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_42 : sram_x1
   port map (
      d      => g_1_3_data_top(2),
      nq     => group_1_3_nq_mem_42,
      strobe => group_1_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_43 : sram_x1
   port map (
      d      => g_1_3_data_top(3),
      nq     => group_1_3_nq_mem_43,
      strobe => group_1_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_44 : sram_x1
   port map (
      d      => g_1_3_data_top(4),
      nq     => group_1_3_nq_mem_44,
      strobe => group_1_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_45 : sram_x1
   port map (
      d      => g_1_3_data_top(5),
      nq     => group_1_3_nq_mem_45,
      strobe => group_1_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_46 : sram_x1
   port map (
      d      => g_1_3_data_top(6),
      nq     => group_1_3_nq_mem_46,
      strobe => group_1_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_47 : sram_x1
   port map (
      d      => g_1_3_data_top(7),
      nq     => group_1_3_nq_mem_47,
      strobe => group_1_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_48 : sram_x1
   port map (
      d      => g_1_3_data_top(0),
      nq     => group_1_3_nq_mem_48,
      strobe => group_1_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_49 : sram_x1
   port map (
      d      => g_1_3_data_top(1),
      nq     => group_1_3_nq_mem_49,
      strobe => group_1_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_50 : sram_x1
   port map (
      d      => g_1_3_data_top(2),
      nq     => group_1_3_nq_mem_50,
      strobe => group_1_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_51 : sram_x1
   port map (
      d      => g_1_3_data_top(3),
      nq     => group_1_3_nq_mem_51,
      strobe => group_1_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_52 : sram_x1
   port map (
      d      => g_1_3_data_top(4),
      nq     => group_1_3_nq_mem_52,
      strobe => group_1_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_53 : sram_x1
   port map (
      d      => g_1_3_data_top(5),
      nq     => group_1_3_nq_mem_53,
      strobe => group_1_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_54 : sram_x1
   port map (
      d      => g_1_3_data_top(6),
      nq     => group_1_3_nq_mem_54,
      strobe => group_1_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_55 : sram_x1
   port map (
      d      => g_1_3_data_top(7),
      nq     => group_1_3_nq_mem_55,
      strobe => group_1_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_56 : sram_x1
   port map (
      d      => g_1_3_data_top(0),
      nq     => group_1_3_nq_mem_56,
      strobe => group_1_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_57 : sram_x1
   port map (
      d      => g_1_3_data_top(1),
      nq     => group_1_3_nq_mem_57,
      strobe => group_1_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_58 : sram_x1
   port map (
      d      => g_1_3_data_top(2),
      nq     => group_1_3_nq_mem_58,
      strobe => group_1_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_59 : sram_x1
   port map (
      d      => g_1_3_data_top(3),
      nq     => group_1_3_nq_mem_59,
      strobe => group_1_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_60 : sram_x1
   port map (
      d      => g_1_3_data_top(4),
      nq     => group_1_3_nq_mem_60,
      strobe => group_1_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_61 : sram_x1
   port map (
      d      => g_1_3_data_top(5),
      nq     => group_1_3_nq_mem_61,
      strobe => group_1_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_62 : sram_x1
   port map (
      d      => g_1_3_data_top(6),
      nq     => group_1_3_nq_mem_62,
      strobe => group_1_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_63 : sram_x1
   port map (
      d      => g_1_3_data_top(7),
      nq     => group_1_3_nq_mem_63,
      strobe => group_1_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_64 : sram_x1
   port map (
      d      => g_1_3_data_top(0),
      nq     => group_1_3_nq_mem_64,
      strobe => group_1_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_65 : sram_x1
   port map (
      d      => g_1_3_data_top(1),
      nq     => group_1_3_nq_mem_65,
      strobe => group_1_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_66 : sram_x1
   port map (
      d      => g_1_3_data_top(2),
      nq     => group_1_3_nq_mem_66,
      strobe => group_1_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_67 : sram_x1
   port map (
      d      => g_1_3_data_top(3),
      nq     => group_1_3_nq_mem_67,
      strobe => group_1_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_68 : sram_x1
   port map (
      d      => g_1_3_data_top(4),
      nq     => group_1_3_nq_mem_68,
      strobe => group_1_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_69 : sram_x1
   port map (
      d      => g_1_3_data_top(5),
      nq     => group_1_3_nq_mem_69,
      strobe => group_1_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_70 : sram_x1
   port map (
      d      => g_1_3_data_top(6),
      nq     => group_1_3_nq_mem_70,
      strobe => group_1_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_71 : sram_x1
   port map (
      d      => g_1_3_data_top(7),
      nq     => group_1_3_nq_mem_71,
      strobe => group_1_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_72 : sram_x1
   port map (
      d      => g_1_3_data_top(0),
      nq     => group_1_3_nq_mem_72,
      strobe => group_1_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_73 : sram_x1
   port map (
      d      => g_1_3_data_top(1),
      nq     => group_1_3_nq_mem_73,
      strobe => group_1_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_74 : sram_x1
   port map (
      d      => g_1_3_data_top(2),
      nq     => group_1_3_nq_mem_74,
      strobe => group_1_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_75 : sram_x1
   port map (
      d      => g_1_3_data_top(3),
      nq     => group_1_3_nq_mem_75,
      strobe => group_1_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_mem_76 : sram_x1
   port map (
      d      => g_1_3_data_top(4),
      nq     => group_1_3_nq_mem_76,
      strobe => group_1_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_parity_0 : sram_x1
   port map (
      d      => g_1_3_data_top(8),
      nq     => group_1_3_nq_mem_parity_0,
      strobe => group_1_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_parity_1 : sram_x1
   port map (
      d      => g_1_3_data_top(8),
      nq     => group_1_3_nq_mem_parity_1,
      strobe => group_1_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_parity_2 : sram_x1
   port map (
      d      => g_1_3_data_top(8),
      nq     => group_1_3_nq_mem_parity_2,
      strobe => group_1_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_parity_3 : sram_x1
   port map (
      d      => g_1_3_data_top(8),
      nq     => group_1_3_nq_mem_parity_3,
      strobe => group_1_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_parity_4 : sram_x1
   port map (
      d      => g_1_3_data_top(8),
      nq     => group_1_3_nq_mem_parity_4,
      strobe => group_1_3_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_parity_5 : sram_x1
   port map (
      d      => g_1_3_data_top(8),
      nq     => group_1_3_nq_mem_parity_5,
      strobe => group_1_3_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_parity_6 : sram_x1
   port map (
      d      => g_1_3_data_top(8),
      nq     => group_1_3_nq_mem_parity_6,
      strobe => group_1_3_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_parity_7 : sram_x1
   port map (
      d      => g_1_3_data_top(8),
      nq     => group_1_3_nq_mem_parity_7,
      strobe => group_1_3_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_parity_8 : sram_x1
   port map (
      d      => g_1_3_data_top(8),
      nq     => group_1_3_nq_mem_parity_8,
      strobe => group_1_3_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_parity_9 : sram_x1
   port map (
      d      => g_1_3_data_top(8),
      nq     => group_1_3_nq_mem_parity_9,
      strobe => group_1_3_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_3_xor_0_0 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_0,
      i1  => group_1_3_nq_mem_1,
      q   => group_1_3_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_1_0 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_2,
      i1  => group_1_3_nq_mem_3,
      q   => group_1_3_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_2_0 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_4,
      i1  => group_1_3_nq_mem_5,
      q   => group_1_3_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_3_0 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_6,
      i1  => group_1_3_nq_mem_7,
      q   => group_1_3_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_4_0 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_0_0,
      i1  => group_1_3_q_xor_1_0,
      q   => group_1_3_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_5_0 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_2_0,
      i1  => group_1_3_q_xor_3_0,
      q   => group_1_3_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_6_0 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_4_0,
      i1  => group_1_3_q_xor_5_0,
      q   => group_1_3_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_7_0 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_6_0,
      i1  => group_1_3_nq_mem_parity_0,
      q   => group_1_3_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_0_1 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_8,
      i1  => group_1_3_nq_mem_9,
      q   => group_1_3_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_1_1 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_10,
      i1  => group_1_3_nq_mem_11,
      q   => group_1_3_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_2_1 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_12,
      i1  => group_1_3_nq_mem_13,
      q   => group_1_3_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_3_1 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_14,
      i1  => group_1_3_nq_mem_15,
      q   => group_1_3_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_4_1 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_0_1,
      i1  => group_1_3_q_xor_1_1,
      q   => group_1_3_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_5_1 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_2_1,
      i1  => group_1_3_q_xor_3_1,
      q   => group_1_3_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_6_1 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_4_1,
      i1  => group_1_3_q_xor_5_1,
      q   => group_1_3_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_7_1 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_6_1,
      i1  => group_1_3_nq_mem_parity_1,
      q   => group_1_3_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_0_2 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_16,
      i1  => group_1_3_nq_mem_17,
      q   => group_1_3_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_1_2 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_18,
      i1  => group_1_3_nq_mem_19,
      q   => group_1_3_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_2_2 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_20,
      i1  => group_1_3_nq_mem_21,
      q   => group_1_3_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_3_2 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_22,
      i1  => group_1_3_nq_mem_23,
      q   => group_1_3_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_4_2 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_0_2,
      i1  => group_1_3_q_xor_1_2,
      q   => group_1_3_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_5_2 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_2_2,
      i1  => group_1_3_q_xor_3_2,
      q   => group_1_3_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_6_2 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_4_2,
      i1  => group_1_3_q_xor_5_2,
      q   => group_1_3_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_7_2 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_6_2,
      i1  => group_1_3_nq_mem_parity_2,
      q   => group_1_3_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_0_3 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_24,
      i1  => group_1_3_nq_mem_25,
      q   => group_1_3_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_1_3 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_26,
      i1  => group_1_3_nq_mem_27,
      q   => group_1_3_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_2_3 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_28,
      i1  => group_1_3_nq_mem_29,
      q   => group_1_3_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_3_3 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_30,
      i1  => group_1_3_nq_mem_31,
      q   => group_1_3_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_4_3 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_0_3,
      i1  => group_1_3_q_xor_1_3,
      q   => group_1_3_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_5_3 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_2_3,
      i1  => group_1_3_q_xor_3_3,
      q   => group_1_3_q_xor_5_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_6_3 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_4_3,
      i1  => group_1_3_q_xor_5_3,
      q   => group_1_3_q_xor_6_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_7_3 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_6_3,
      i1  => group_1_3_nq_mem_parity_3,
      q   => group_1_3_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_0_4 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_32,
      i1  => group_1_3_nq_mem_33,
      q   => group_1_3_q_xor_0_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_1_4 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_34,
      i1  => group_1_3_nq_mem_35,
      q   => group_1_3_q_xor_1_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_2_4 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_36,
      i1  => group_1_3_nq_mem_37,
      q   => group_1_3_q_xor_2_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_3_4 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_38,
      i1  => group_1_3_nq_mem_39,
      q   => group_1_3_q_xor_3_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_4_4 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_0_4,
      i1  => group_1_3_q_xor_1_4,
      q   => group_1_3_q_xor_4_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_5_4 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_2_4,
      i1  => group_1_3_q_xor_3_4,
      q   => group_1_3_q_xor_5_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_6_4 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_4_4,
      i1  => group_1_3_q_xor_5_4,
      q   => group_1_3_q_xor_6_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_7_4 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_6_4,
      i1  => group_1_3_nq_mem_parity_4,
      q   => group_1_3_sig_error_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_0_5 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_40,
      i1  => group_1_3_nq_mem_41,
      q   => group_1_3_q_xor_0_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_1_5 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_42,
      i1  => group_1_3_nq_mem_43,
      q   => group_1_3_q_xor_1_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_2_5 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_44,
      i1  => group_1_3_nq_mem_45,
      q   => group_1_3_q_xor_2_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_3_5 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_46,
      i1  => group_1_3_nq_mem_47,
      q   => group_1_3_q_xor_3_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_4_5 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_0_5,
      i1  => group_1_3_q_xor_1_5,
      q   => group_1_3_q_xor_4_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_5_5 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_2_5,
      i1  => group_1_3_q_xor_3_5,
      q   => group_1_3_q_xor_5_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_6_5 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_4_5,
      i1  => group_1_3_q_xor_5_5,
      q   => group_1_3_q_xor_6_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_7_5 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_6_5,
      i1  => group_1_3_nq_mem_parity_5,
      q   => group_1_3_sig_error_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_0_6 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_48,
      i1  => group_1_3_nq_mem_49,
      q   => group_1_3_q_xor_0_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_1_6 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_50,
      i1  => group_1_3_nq_mem_51,
      q   => group_1_3_q_xor_1_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_2_6 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_52,
      i1  => group_1_3_nq_mem_53,
      q   => group_1_3_q_xor_2_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_3_6 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_54,
      i1  => group_1_3_nq_mem_55,
      q   => group_1_3_q_xor_3_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_4_6 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_0_6,
      i1  => group_1_3_q_xor_1_6,
      q   => group_1_3_q_xor_4_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_5_6 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_2_6,
      i1  => group_1_3_q_xor_3_6,
      q   => group_1_3_q_xor_5_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_6_6 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_4_6,
      i1  => group_1_3_q_xor_5_6,
      q   => group_1_3_q_xor_6_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_7_6 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_6_6,
      i1  => group_1_3_nq_mem_parity_6,
      q   => group_1_3_sig_error_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_0_7 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_56,
      i1  => group_1_3_nq_mem_57,
      q   => group_1_3_q_xor_0_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_1_7 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_58,
      i1  => group_1_3_nq_mem_59,
      q   => group_1_3_q_xor_1_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_2_7 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_60,
      i1  => group_1_3_nq_mem_61,
      q   => group_1_3_q_xor_2_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_3_7 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_62,
      i1  => group_1_3_nq_mem_63,
      q   => group_1_3_q_xor_3_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_4_7 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_0_7,
      i1  => group_1_3_q_xor_1_7,
      q   => group_1_3_q_xor_4_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_5_7 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_2_7,
      i1  => group_1_3_q_xor_3_7,
      q   => group_1_3_q_xor_5_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_6_7 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_4_7,
      i1  => group_1_3_q_xor_5_7,
      q   => group_1_3_q_xor_6_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_7_7 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_6_7,
      i1  => group_1_3_nq_mem_parity_7,
      q   => group_1_3_sig_error_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_0_8 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_64,
      i1  => group_1_3_nq_mem_65,
      q   => group_1_3_q_xor_0_8,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_1_8 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_66,
      i1  => group_1_3_nq_mem_67,
      q   => group_1_3_q_xor_1_8,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_2_8 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_68,
      i1  => group_1_3_nq_mem_69,
      q   => group_1_3_q_xor_2_8,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_3_8 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_70,
      i1  => group_1_3_nq_mem_71,
      q   => group_1_3_q_xor_3_8,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_4_8 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_0_8,
      i1  => group_1_3_q_xor_1_8,
      q   => group_1_3_q_xor_4_8,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_5_8 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_2_8,
      i1  => group_1_3_q_xor_3_8,
      q   => group_1_3_q_xor_5_8,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_6_8 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_4_8,
      i1  => group_1_3_q_xor_5_8,
      q   => group_1_3_q_xor_6_8,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_7_8 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_6_8,
      i1  => group_1_3_nq_mem_parity_8,
      q   => group_1_3_sig_error_8,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_0_9 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_72,
      i1  => group_1_3_nq_mem_73,
      q   => group_1_3_q_xor_0_9,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_1_9 : xr2_x1
   port map (
      i0  => group_1_3_nq_mem_74,
      i1  => group_1_3_nq_mem_75,
      q   => group_1_3_q_xor_1_9,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_2_9 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_0_9,
      i1  => group_1_3_q_xor_1_9,
      q   => group_1_3_q_xor_2_9,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_3_9 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_2_9,
      i1  => group_1_3_nq_mem_76,
      q   => group_1_3_q_xor_3_9,
      vdd => vdd,
      vss => vss
   );

group_1_3_xor_4_9 : xr2_x1
   port map (
      i0  => group_1_3_q_xor_3_9,
      i1  => group_1_3_nq_mem_parity_9,
      q   => group_1_3_sig_error_9,
      vdd => vdd,
      vss => vss
   );

group_1_3_or_0 : o4_x2
   port map (
      i0  => group_1_3_sig_error_0,
      i1  => group_1_3_sig_error_1,
      i2  => group_1_3_sig_error_2,
      i3  => group_1_3_sig_error_3,
      q   => group_1_3_error_0123,
      vdd => vdd,
      vss => vss
   );

group_1_3_or_1 : o4_x2
   port map (
      i0  => group_1_3_sig_error_4,
      i1  => group_1_3_sig_error_5,
      i2  => group_1_3_sig_error_6,
      i3  => group_1_3_sig_error_7,
      q   => group_1_3_error_4567,
      vdd => vdd,
      vss => vss
   );

group_1_3_or_2 : o4_x2
   port map (
      i0  => group_1_3_sig_error_8,
      i1  => group_1_3_sig_error_9,
      i2  => group_1_3_error_0123,
      i3  => group_1_3_error_4567,
      q   => group_1_3_error_01234567,
      vdd => vdd,
      vss => vss
   );

group_1_3_or_3 : o2_x2
   port map (
      i0  => g_0_3_error_rig,
      i1  => group_1_3_error_01234567,
      q   => g_1_3_error_rig,
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_0 : buf_x2
   port map (
      i   => g_0_3_strobe_0_rig,
      q   => g_1_3_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_1 : buf_x2
   port map (
      i   => g_0_3_strobe_1_rig,
      q   => g_1_3_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_2 : buf_x2
   port map (
      i   => g_0_3_strobe_2_rig,
      q   => g_1_3_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_3 : buf_x2
   port map (
      i   => g_0_3_strobe_3_rig,
      q   => g_1_3_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_4 : buf_x2
   port map (
      i   => g_0_3_strobe_4_rig,
      q   => g_1_3_strobe_4_rig,
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_5 : buf_x2
   port map (
      i   => g_0_3_strobe_5_rig,
      q   => g_1_3_strobe_5_rig,
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_6 : buf_x2
   port map (
      i   => g_0_3_strobe_6_rig,
      q   => g_1_3_strobe_6_rig,
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_7 : buf_x2
   port map (
      i   => g_0_3_strobe_7_rig,
      q   => g_1_3_strobe_7_rig,
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_8 : buf_x2
   port map (
      i   => g_0_3_strobe_8_rig,
      q   => g_1_3_strobe_8_rig,
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_9 : buf_x2
   port map (
      i   => g_0_3_strobe_9_rig,
      q   => g_1_3_strobe_9_rig,
      vdd => vdd,
      vss => vss
   );

group_1_3_and_0 : a2_x2
   port map (
      i0  => g_0_3_strobe_0_rig,
      i1  => g_1_3_column_top,
      q   => group_1_3_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_and_1 : a2_x2
   port map (
      i0  => g_0_3_strobe_1_rig,
      i1  => g_1_3_column_top,
      q   => group_1_3_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_and_2 : a2_x2
   port map (
      i0  => g_0_3_strobe_2_rig,
      i1  => g_1_3_column_top,
      q   => group_1_3_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_and_3 : a2_x2
   port map (
      i0  => g_0_3_strobe_3_rig,
      i1  => g_1_3_column_top,
      q   => group_1_3_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_and_4 : a2_x2
   port map (
      i0  => g_0_3_strobe_4_rig,
      i1  => g_1_3_column_top,
      q   => group_1_3_strobe_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_and_5 : a2_x2
   port map (
      i0  => g_0_3_strobe_5_rig,
      i1  => g_1_3_column_top,
      q   => group_1_3_strobe_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_and_6 : a2_x2
   port map (
      i0  => g_0_3_strobe_6_rig,
      i1  => g_1_3_column_top,
      q   => group_1_3_strobe_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_and_7 : a2_x2
   port map (
      i0  => g_0_3_strobe_7_rig,
      i1  => g_1_3_column_top,
      q   => group_1_3_strobe_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_and_8 : a2_x2
   port map (
      i0  => g_0_3_strobe_8_rig,
      i1  => g_1_3_column_top,
      q   => group_1_3_strobe_8,
      vdd => vdd,
      vss => vss
   );

group_1_3_and_9 : a2_x2
   port map (
      i0  => g_0_3_strobe_9_rig,
      i1  => g_1_3_column_top,
      q   => group_1_3_strobe_9,
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_col : buf_x2
   port map (
      i   => g_1_3_column_top,
      q   => g_1_2_column_top,
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_data_0 : buf_x2
   port map (
      i   => g_1_3_data_top(0),
      q   => g_1_2_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_data_1 : buf_x2
   port map (
      i   => g_1_3_data_top(1),
      q   => g_1_2_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_data_2 : buf_x2
   port map (
      i   => g_1_3_data_top(2),
      q   => g_1_2_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_data_3 : buf_x2
   port map (
      i   => g_1_3_data_top(3),
      q   => g_1_2_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_data_4 : buf_x2
   port map (
      i   => g_1_3_data_top(4),
      q   => g_1_2_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_data_5 : buf_x2
   port map (
      i   => g_1_3_data_top(5),
      q   => g_1_2_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_data_6 : buf_x2
   port map (
      i   => g_1_3_data_top(6),
      q   => g_1_2_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_data_7 : buf_x2
   port map (
      i   => g_1_3_data_top(7),
      q   => g_1_2_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_1_3_buffer_data_8 : buf_x2
   port map (
      i   => g_1_3_data_top(8),
      q   => g_1_2_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_76,
      nq  => group_1_3_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_75,
      nq  => group_1_3_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_74,
      nq  => group_1_3_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_7_q7_ins : a3_x2
   port map (
      i0  => group_1_3_nq_mem_75,
      i1  => group_1_3_nq_mem_74,
      i2  => group_1_3_nq_mem_76,
      q   => g_1_2_cmd_rig_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_7_q6_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_7_not_cmd(1),
      i1  => group_1_3_decoder_vertical_track_7_not_cmd(2),
      i2  => group_1_3_nq_mem_74,
      nq  => g_1_2_cmd_lef_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_7_q5_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_7_not_cmd(0),
      i1  => group_1_3_decoder_vertical_track_7_not_cmd(2),
      i2  => group_1_3_nq_mem_75,
      nq  => g_1_2_cmd_bot_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_74,
      i1  => group_1_3_decoder_vertical_track_7_not_cmd(2),
      i2  => group_1_3_nq_mem_75,
      nq  => group_1_3_cmd_rig_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_7_not_cmd(0),
      i1  => group_1_3_decoder_vertical_track_7_not_cmd(1),
      i2  => group_1_3_nq_mem_76,
      nq  => group_1_3_cmd_lef_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_7_not_cmd(1),
      i1  => group_1_3_nq_mem_76,
      i2  => group_1_3_nq_mem_74,
      nq  => group_1_3_cmd_top_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_7_not_cmd(0),
      i1  => group_1_3_nq_mem_75,
      i2  => group_1_3_nq_mem_76,
      nq  => group_1_3_cmd_pin5_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_7_q0_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_75,
      i1  => group_1_3_nq_mem_74,
      i2  => group_1_3_nq_mem_76,
      nq  => group_1_3_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_73,
      nq  => group_1_3_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_72,
      nq  => group_1_3_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_71,
      nq  => group_1_3_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_6_q7_ins : a3_x2
   port map (
      i0  => group_1_3_nq_mem_72,
      i1  => group_1_3_nq_mem_71,
      i2  => group_1_3_nq_mem_73,
      q   => g_1_2_cmd_rig_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_6_q6_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_6_not_cmd(1),
      i1  => group_1_3_decoder_vertical_track_6_not_cmd(2),
      i2  => group_1_3_nq_mem_71,
      nq  => g_1_2_cmd_lef_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_6_q5_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_6_not_cmd(0),
      i1  => group_1_3_decoder_vertical_track_6_not_cmd(2),
      i2  => group_1_3_nq_mem_72,
      nq  => g_1_2_cmd_bot_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_71,
      i1  => group_1_3_decoder_vertical_track_6_not_cmd(2),
      i2  => group_1_3_nq_mem_72,
      nq  => group_1_3_cmd_rig_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_6_not_cmd(0),
      i1  => group_1_3_decoder_vertical_track_6_not_cmd(1),
      i2  => group_1_3_nq_mem_73,
      nq  => group_1_3_cmd_lef_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_6_not_cmd(1),
      i1  => group_1_3_nq_mem_73,
      i2  => group_1_3_nq_mem_71,
      nq  => group_1_3_cmd_top_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_6_not_cmd(0),
      i1  => group_1_3_nq_mem_72,
      i2  => group_1_3_nq_mem_73,
      nq  => group_1_3_cmd_pin5_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_6_q0_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_72,
      i1  => group_1_3_nq_mem_71,
      i2  => group_1_3_nq_mem_73,
      nq  => group_1_3_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_70,
      nq  => group_1_3_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_69,
      nq  => group_1_3_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_68,
      nq  => group_1_3_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_5_q7_ins : a3_x2
   port map (
      i0  => group_1_3_nq_mem_69,
      i1  => group_1_3_nq_mem_68,
      i2  => group_1_3_nq_mem_70,
      q   => g_1_2_cmd_rig_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_5_q6_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_5_not_cmd(1),
      i1  => group_1_3_decoder_vertical_track_5_not_cmd(2),
      i2  => group_1_3_nq_mem_68,
      nq  => g_1_2_cmd_lef_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_5_q5_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_5_not_cmd(0),
      i1  => group_1_3_decoder_vertical_track_5_not_cmd(2),
      i2  => group_1_3_nq_mem_69,
      nq  => g_1_2_cmd_bot_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_68,
      i1  => group_1_3_decoder_vertical_track_5_not_cmd(2),
      i2  => group_1_3_nq_mem_69,
      nq  => group_1_3_cmd_rig_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_5_not_cmd(0),
      i1  => group_1_3_decoder_vertical_track_5_not_cmd(1),
      i2  => group_1_3_nq_mem_70,
      nq  => group_1_3_cmd_lef_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_5_not_cmd(1),
      i1  => group_1_3_nq_mem_70,
      i2  => group_1_3_nq_mem_68,
      nq  => group_1_3_cmd_top_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_5_not_cmd(0),
      i1  => group_1_3_nq_mem_69,
      i2  => group_1_3_nq_mem_70,
      nq  => group_1_3_cmd_pin5_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_5_q0_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_69,
      i1  => group_1_3_nq_mem_68,
      i2  => group_1_3_nq_mem_70,
      nq  => group_1_3_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_67,
      nq  => group_1_3_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_66,
      nq  => group_1_3_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_65,
      nq  => group_1_3_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_4_q7_ins : a3_x2
   port map (
      i0  => group_1_3_nq_mem_66,
      i1  => group_1_3_nq_mem_65,
      i2  => group_1_3_nq_mem_67,
      q   => g_1_2_cmd_rig_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_4_q6_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_4_not_cmd(1),
      i1  => group_1_3_decoder_vertical_track_4_not_cmd(2),
      i2  => group_1_3_nq_mem_65,
      nq  => g_1_2_cmd_lef_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_4_q5_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_4_not_cmd(0),
      i1  => group_1_3_decoder_vertical_track_4_not_cmd(2),
      i2  => group_1_3_nq_mem_66,
      nq  => g_1_2_cmd_bot_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_65,
      i1  => group_1_3_decoder_vertical_track_4_not_cmd(2),
      i2  => group_1_3_nq_mem_66,
      nq  => group_1_3_cmd_rig_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_4_not_cmd(0),
      i1  => group_1_3_decoder_vertical_track_4_not_cmd(1),
      i2  => group_1_3_nq_mem_67,
      nq  => group_1_3_cmd_lef_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_4_not_cmd(1),
      i1  => group_1_3_nq_mem_67,
      i2  => group_1_3_nq_mem_65,
      nq  => group_1_3_cmd_top_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_4_not_cmd(0),
      i1  => group_1_3_nq_mem_66,
      i2  => group_1_3_nq_mem_67,
      nq  => group_1_3_cmd_pin5_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_4_q0_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_66,
      i1  => group_1_3_nq_mem_65,
      i2  => group_1_3_nq_mem_67,
      nq  => group_1_3_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_64,
      nq  => group_1_3_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_63,
      nq  => group_1_3_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_62,
      nq  => group_1_3_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_3_q7_ins : a3_x2
   port map (
      i0  => group_1_3_nq_mem_63,
      i1  => group_1_3_nq_mem_62,
      i2  => group_1_3_nq_mem_64,
      q   => g_1_2_cmd_rig_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_3_q6_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_3_not_cmd(1),
      i1  => group_1_3_decoder_vertical_track_3_not_cmd(2),
      i2  => group_1_3_nq_mem_62,
      nq  => g_1_2_cmd_lef_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_3_q5_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_3_not_cmd(0),
      i1  => group_1_3_decoder_vertical_track_3_not_cmd(2),
      i2  => group_1_3_nq_mem_63,
      nq  => g_1_2_cmd_bot_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_62,
      i1  => group_1_3_decoder_vertical_track_3_not_cmd(2),
      i2  => group_1_3_nq_mem_63,
      nq  => group_1_3_cmd_rig_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_3_not_cmd(0),
      i1  => group_1_3_decoder_vertical_track_3_not_cmd(1),
      i2  => group_1_3_nq_mem_64,
      nq  => group_1_3_cmd_lef_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_3_not_cmd(1),
      i1  => group_1_3_nq_mem_64,
      i2  => group_1_3_nq_mem_62,
      nq  => group_1_3_cmd_top_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_3_not_cmd(0),
      i1  => group_1_3_nq_mem_63,
      i2  => group_1_3_nq_mem_64,
      nq  => group_1_3_cmd_pin5_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_3_q0_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_63,
      i1  => group_1_3_nq_mem_62,
      i2  => group_1_3_nq_mem_64,
      nq  => group_1_3_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_61,
      nq  => group_1_3_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_60,
      nq  => group_1_3_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_59,
      nq  => group_1_3_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_2_q7_ins : a3_x2
   port map (
      i0  => group_1_3_nq_mem_60,
      i1  => group_1_3_nq_mem_59,
      i2  => group_1_3_nq_mem_61,
      q   => g_1_2_cmd_rig_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_2_q6_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_2_not_cmd(1),
      i1  => group_1_3_decoder_vertical_track_2_not_cmd(2),
      i2  => group_1_3_nq_mem_59,
      nq  => g_1_2_cmd_lef_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_2_q5_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_2_not_cmd(0),
      i1  => group_1_3_decoder_vertical_track_2_not_cmd(2),
      i2  => group_1_3_nq_mem_60,
      nq  => g_1_2_cmd_bot_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_59,
      i1  => group_1_3_decoder_vertical_track_2_not_cmd(2),
      i2  => group_1_3_nq_mem_60,
      nq  => group_1_3_cmd_rig_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_2_not_cmd(0),
      i1  => group_1_3_decoder_vertical_track_2_not_cmd(1),
      i2  => group_1_3_nq_mem_61,
      nq  => group_1_3_cmd_lef_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_2_not_cmd(1),
      i1  => group_1_3_nq_mem_61,
      i2  => group_1_3_nq_mem_59,
      nq  => group_1_3_cmd_top_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_2_not_cmd(0),
      i1  => group_1_3_nq_mem_60,
      i2  => group_1_3_nq_mem_61,
      nq  => group_1_3_cmd_pin5_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_2_q0_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_60,
      i1  => group_1_3_nq_mem_59,
      i2  => group_1_3_nq_mem_61,
      nq  => group_1_3_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_58,
      nq  => group_1_3_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_57,
      nq  => group_1_3_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_56,
      nq  => group_1_3_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_1_q7_ins : a3_x2
   port map (
      i0  => group_1_3_nq_mem_57,
      i1  => group_1_3_nq_mem_56,
      i2  => group_1_3_nq_mem_58,
      q   => g_1_2_cmd_rig_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_1_q6_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_1_not_cmd(1),
      i1  => group_1_3_decoder_vertical_track_1_not_cmd(2),
      i2  => group_1_3_nq_mem_56,
      nq  => g_1_2_cmd_lef_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_1_q5_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_1_not_cmd(0),
      i1  => group_1_3_decoder_vertical_track_1_not_cmd(2),
      i2  => group_1_3_nq_mem_57,
      nq  => g_1_2_cmd_bot_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_56,
      i1  => group_1_3_decoder_vertical_track_1_not_cmd(2),
      i2  => group_1_3_nq_mem_57,
      nq  => group_1_3_cmd_rig_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_1_not_cmd(0),
      i1  => group_1_3_decoder_vertical_track_1_not_cmd(1),
      i2  => group_1_3_nq_mem_58,
      nq  => group_1_3_cmd_lef_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_1_not_cmd(1),
      i1  => group_1_3_nq_mem_58,
      i2  => group_1_3_nq_mem_56,
      nq  => group_1_3_cmd_top_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_1_not_cmd(0),
      i1  => group_1_3_nq_mem_57,
      i2  => group_1_3_nq_mem_58,
      nq  => group_1_3_cmd_pin5_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_1_q0_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_57,
      i1  => group_1_3_nq_mem_56,
      i2  => group_1_3_nq_mem_58,
      nq  => group_1_3_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_55,
      nq  => group_1_3_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_54,
      nq  => group_1_3_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_53,
      nq  => group_1_3_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_0_q7_ins : a3_x2
   port map (
      i0  => group_1_3_nq_mem_54,
      i1  => group_1_3_nq_mem_53,
      i2  => group_1_3_nq_mem_55,
      q   => g_1_2_cmd_rig_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_0_q6_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_0_not_cmd(1),
      i1  => group_1_3_decoder_vertical_track_0_not_cmd(2),
      i2  => group_1_3_nq_mem_53,
      nq  => g_1_2_cmd_lef_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_0_q5_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_0_not_cmd(0),
      i1  => group_1_3_decoder_vertical_track_0_not_cmd(2),
      i2  => group_1_3_nq_mem_54,
      nq  => g_1_2_cmd_bot_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_53,
      i1  => group_1_3_decoder_vertical_track_0_not_cmd(2),
      i2  => group_1_3_nq_mem_54,
      nq  => group_1_3_cmd_rig_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_0_not_cmd(0),
      i1  => group_1_3_decoder_vertical_track_0_not_cmd(1),
      i2  => group_1_3_nq_mem_55,
      nq  => group_1_3_cmd_lef_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_0_not_cmd(1),
      i1  => group_1_3_nq_mem_55,
      i2  => group_1_3_nq_mem_53,
      nq  => group_1_3_cmd_top_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_vertical_track_0_not_cmd(0),
      i1  => group_1_3_nq_mem_54,
      i2  => group_1_3_nq_mem_55,
      nq  => group_1_3_cmd_pin5_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_vertical_track_0_q0_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_54,
      i1  => group_1_3_nq_mem_53,
      i2  => group_1_3_nq_mem_55,
      nq  => group_1_3_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_rightside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_23,
      i0  => g_1_2_top_0,
      i1  => g_1_2_top_1,
      nq  => group_1_3_clb_rightside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_rightside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_23,
      i0  => g_1_2_top_2,
      i1  => g_1_2_top_3,
      nq  => group_1_3_clb_rightside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_rightside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_23,
      i0  => g_1_2_top_4,
      i1  => g_1_2_top_5,
      nq  => group_1_3_clb_rightside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_rightside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_23,
      i0  => g_1_2_top_6,
      i1  => g_1_2_top_7,
      nq  => group_1_3_clb_rightside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_rightside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_24,
      i0  => group_1_3_clb_rightside_in2_mux_q00,
      i1  => group_1_3_clb_rightside_in2_mux_q01,
      nq  => group_1_3_clb_rightside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_rightside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_24,
      i0  => group_1_3_clb_rightside_in2_mux_q02,
      i1  => group_1_3_clb_rightside_in2_mux_q03,
      nq  => group_1_3_clb_rightside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_rightside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_1_3_nq_mem_25,
      i0  => group_1_3_clb_rightside_in2_mux_q10,
      i1  => group_1_3_clb_rightside_in2_mux_q11,
      q   => g_1_3_out_rig,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_in3_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_26,
      i0  => g_1_2_top_0,
      i1  => g_1_2_top_1,
      nq  => group_1_3_clb_in3_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_in3_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_26,
      i0  => g_1_2_top_2,
      i1  => g_1_2_top_3,
      nq  => group_1_3_clb_in3_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_in3_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_26,
      i0  => g_1_2_top_4,
      i1  => g_1_2_top_5,
      nq  => group_1_3_clb_in3_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_in3_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_26,
      i0  => g_1_2_top_6,
      i1  => g_1_2_top_7,
      nq  => group_1_3_clb_in3_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_in3_mux_mx10 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_27,
      i0  => group_1_3_clb_in3_mux_q00,
      i1  => group_1_3_clb_in3_mux_q01,
      nq  => group_1_3_clb_in3_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_in3_mux_mx11 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_27,
      i0  => group_1_3_clb_in3_mux_q02,
      i1  => group_1_3_clb_in3_mux_q03,
      nq  => group_1_3_clb_in3_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_in3_mux_mx20 : mx2_x2
   port map (
      cmd => group_1_3_nq_mem_28,
      i0  => group_1_3_clb_in3_mux_q10,
      i1  => group_1_3_clb_in3_mux_q11,
      q   => group_1_3_in_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_52,
      nq  => group_1_3_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_51,
      nq  => group_1_3_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_50,
      nq  => group_1_3_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_7_q6_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_7_not_cmd(1),
      i1  => group_1_3_decoder_horizon_track_7_not_cmd(2),
      i2  => group_1_3_nq_mem_50,
      nq  => g_0_3_cmd_bot_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_7_q5_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_7_not_cmd(0),
      i1  => group_1_3_decoder_horizon_track_7_not_cmd(2),
      i2  => group_1_3_nq_mem_51,
      nq  => g_0_3_cmd_top_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_50,
      i1  => group_1_3_decoder_horizon_track_7_not_cmd(2),
      i2  => group_1_3_nq_mem_51,
      nq  => group_1_3_cmd_rig_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_7_not_cmd(0),
      i1  => group_1_3_decoder_horizon_track_7_not_cmd(1),
      i2  => group_1_3_nq_mem_52,
      nq  => group_1_3_cmd_bot_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_7_not_cmd(1),
      i1  => group_1_3_nq_mem_52,
      i2  => group_1_3_nq_mem_50,
      nq  => group_1_3_cmd_top_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_7_not_cmd(0),
      i1  => group_1_3_nq_mem_51,
      i2  => group_1_3_nq_mem_52,
      nq  => group_1_3_cmd_pin4_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_7_not_cmd(1),
      i1  => group_1_3_decoder_horizon_track_7_not_cmd(0),
      i2  => group_1_3_decoder_horizon_track_7_not_cmd(2),
      nq  => group_1_3_decoder_horizon_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_3_nq_mem_51,
      i1  => group_1_3_nq_mem_50,
      i2  => group_1_3_nq_mem_52,
      nq  => group_1_3_decoder_horizon_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_7_q0_ins : na2_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_7_na3_x1_2_sig,
      i1  => group_1_3_decoder_horizon_track_7_na3_x1_sig,
      nq  => group_1_3_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_49,
      nq  => group_1_3_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_48,
      nq  => group_1_3_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_47,
      nq  => group_1_3_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_6_q6_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_6_not_cmd(1),
      i1  => group_1_3_decoder_horizon_track_6_not_cmd(2),
      i2  => group_1_3_nq_mem_47,
      nq  => g_0_3_cmd_bot_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_6_q5_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_6_not_cmd(0),
      i1  => group_1_3_decoder_horizon_track_6_not_cmd(2),
      i2  => group_1_3_nq_mem_48,
      nq  => g_0_3_cmd_top_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_47,
      i1  => group_1_3_decoder_horizon_track_6_not_cmd(2),
      i2  => group_1_3_nq_mem_48,
      nq  => group_1_3_cmd_rig_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_6_not_cmd(0),
      i1  => group_1_3_decoder_horizon_track_6_not_cmd(1),
      i2  => group_1_3_nq_mem_49,
      nq  => group_1_3_cmd_bot_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_6_not_cmd(1),
      i1  => group_1_3_nq_mem_49,
      i2  => group_1_3_nq_mem_47,
      nq  => group_1_3_cmd_top_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_6_not_cmd(0),
      i1  => group_1_3_nq_mem_48,
      i2  => group_1_3_nq_mem_49,
      nq  => group_1_3_cmd_pin4_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_6_not_cmd(1),
      i1  => group_1_3_decoder_horizon_track_6_not_cmd(0),
      i2  => group_1_3_decoder_horizon_track_6_not_cmd(2),
      nq  => group_1_3_decoder_horizon_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_3_nq_mem_48,
      i1  => group_1_3_nq_mem_47,
      i2  => group_1_3_nq_mem_49,
      nq  => group_1_3_decoder_horizon_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_6_q0_ins : na2_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_6_na3_x1_2_sig,
      i1  => group_1_3_decoder_horizon_track_6_na3_x1_sig,
      nq  => group_1_3_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_46,
      nq  => group_1_3_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_45,
      nq  => group_1_3_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_44,
      nq  => group_1_3_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_5_q6_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_5_not_cmd(1),
      i1  => group_1_3_decoder_horizon_track_5_not_cmd(2),
      i2  => group_1_3_nq_mem_44,
      nq  => g_0_3_cmd_bot_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_5_q5_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_5_not_cmd(0),
      i1  => group_1_3_decoder_horizon_track_5_not_cmd(2),
      i2  => group_1_3_nq_mem_45,
      nq  => g_0_3_cmd_top_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_44,
      i1  => group_1_3_decoder_horizon_track_5_not_cmd(2),
      i2  => group_1_3_nq_mem_45,
      nq  => group_1_3_cmd_rig_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_5_not_cmd(0),
      i1  => group_1_3_decoder_horizon_track_5_not_cmd(1),
      i2  => group_1_3_nq_mem_46,
      nq  => group_1_3_cmd_bot_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_5_not_cmd(1),
      i1  => group_1_3_nq_mem_46,
      i2  => group_1_3_nq_mem_44,
      nq  => group_1_3_cmd_top_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_5_not_cmd(0),
      i1  => group_1_3_nq_mem_45,
      i2  => group_1_3_nq_mem_46,
      nq  => group_1_3_cmd_pin4_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_5_not_cmd(1),
      i1  => group_1_3_decoder_horizon_track_5_not_cmd(0),
      i2  => group_1_3_decoder_horizon_track_5_not_cmd(2),
      nq  => group_1_3_decoder_horizon_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_3_nq_mem_45,
      i1  => group_1_3_nq_mem_44,
      i2  => group_1_3_nq_mem_46,
      nq  => group_1_3_decoder_horizon_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_5_q0_ins : na2_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_5_na3_x1_2_sig,
      i1  => group_1_3_decoder_horizon_track_5_na3_x1_sig,
      nq  => group_1_3_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_43,
      nq  => group_1_3_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_42,
      nq  => group_1_3_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_41,
      nq  => group_1_3_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_4_q6_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_4_not_cmd(1),
      i1  => group_1_3_decoder_horizon_track_4_not_cmd(2),
      i2  => group_1_3_nq_mem_41,
      nq  => g_0_3_cmd_bot_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_4_q5_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_4_not_cmd(0),
      i1  => group_1_3_decoder_horizon_track_4_not_cmd(2),
      i2  => group_1_3_nq_mem_42,
      nq  => g_0_3_cmd_top_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_41,
      i1  => group_1_3_decoder_horizon_track_4_not_cmd(2),
      i2  => group_1_3_nq_mem_42,
      nq  => group_1_3_cmd_rig_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_4_not_cmd(0),
      i1  => group_1_3_decoder_horizon_track_4_not_cmd(1),
      i2  => group_1_3_nq_mem_43,
      nq  => group_1_3_cmd_bot_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_4_not_cmd(1),
      i1  => group_1_3_nq_mem_43,
      i2  => group_1_3_nq_mem_41,
      nq  => group_1_3_cmd_top_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_4_not_cmd(0),
      i1  => group_1_3_nq_mem_42,
      i2  => group_1_3_nq_mem_43,
      nq  => group_1_3_cmd_pin4_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_4_not_cmd(1),
      i1  => group_1_3_decoder_horizon_track_4_not_cmd(0),
      i2  => group_1_3_decoder_horizon_track_4_not_cmd(2),
      nq  => group_1_3_decoder_horizon_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_3_nq_mem_42,
      i1  => group_1_3_nq_mem_41,
      i2  => group_1_3_nq_mem_43,
      nq  => group_1_3_decoder_horizon_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_4_q0_ins : na2_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_4_na3_x1_2_sig,
      i1  => group_1_3_decoder_horizon_track_4_na3_x1_sig,
      nq  => group_1_3_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_40,
      nq  => group_1_3_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_39,
      nq  => group_1_3_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_38,
      nq  => group_1_3_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_3_q6_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_3_not_cmd(1),
      i1  => group_1_3_decoder_horizon_track_3_not_cmd(2),
      i2  => group_1_3_nq_mem_38,
      nq  => g_0_3_cmd_bot_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_3_q5_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_3_not_cmd(0),
      i1  => group_1_3_decoder_horizon_track_3_not_cmd(2),
      i2  => group_1_3_nq_mem_39,
      nq  => g_0_3_cmd_top_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_38,
      i1  => group_1_3_decoder_horizon_track_3_not_cmd(2),
      i2  => group_1_3_nq_mem_39,
      nq  => group_1_3_cmd_rig_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_3_not_cmd(0),
      i1  => group_1_3_decoder_horizon_track_3_not_cmd(1),
      i2  => group_1_3_nq_mem_40,
      nq  => group_1_3_cmd_bot_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_3_not_cmd(1),
      i1  => group_1_3_nq_mem_40,
      i2  => group_1_3_nq_mem_38,
      nq  => group_1_3_cmd_top_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_3_not_cmd(0),
      i1  => group_1_3_nq_mem_39,
      i2  => group_1_3_nq_mem_40,
      nq  => group_1_3_cmd_pin4_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_3_not_cmd(1),
      i1  => group_1_3_decoder_horizon_track_3_not_cmd(0),
      i2  => group_1_3_decoder_horizon_track_3_not_cmd(2),
      nq  => group_1_3_decoder_horizon_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_3_nq_mem_39,
      i1  => group_1_3_nq_mem_38,
      i2  => group_1_3_nq_mem_40,
      nq  => group_1_3_decoder_horizon_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_3_q0_ins : na2_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_3_na3_x1_2_sig,
      i1  => group_1_3_decoder_horizon_track_3_na3_x1_sig,
      nq  => group_1_3_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_37,
      nq  => group_1_3_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_36,
      nq  => group_1_3_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_35,
      nq  => group_1_3_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_2_q6_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_2_not_cmd(1),
      i1  => group_1_3_decoder_horizon_track_2_not_cmd(2),
      i2  => group_1_3_nq_mem_35,
      nq  => g_0_3_cmd_bot_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_2_q5_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_2_not_cmd(0),
      i1  => group_1_3_decoder_horizon_track_2_not_cmd(2),
      i2  => group_1_3_nq_mem_36,
      nq  => g_0_3_cmd_top_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_35,
      i1  => group_1_3_decoder_horizon_track_2_not_cmd(2),
      i2  => group_1_3_nq_mem_36,
      nq  => group_1_3_cmd_rig_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_2_not_cmd(0),
      i1  => group_1_3_decoder_horizon_track_2_not_cmd(1),
      i2  => group_1_3_nq_mem_37,
      nq  => group_1_3_cmd_bot_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_2_not_cmd(1),
      i1  => group_1_3_nq_mem_37,
      i2  => group_1_3_nq_mem_35,
      nq  => group_1_3_cmd_top_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_2_not_cmd(0),
      i1  => group_1_3_nq_mem_36,
      i2  => group_1_3_nq_mem_37,
      nq  => group_1_3_cmd_pin4_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_2_not_cmd(1),
      i1  => group_1_3_decoder_horizon_track_2_not_cmd(0),
      i2  => group_1_3_decoder_horizon_track_2_not_cmd(2),
      nq  => group_1_3_decoder_horizon_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_3_nq_mem_36,
      i1  => group_1_3_nq_mem_35,
      i2  => group_1_3_nq_mem_37,
      nq  => group_1_3_decoder_horizon_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_2_q0_ins : na2_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_2_na3_x1_2_sig,
      i1  => group_1_3_decoder_horizon_track_2_na3_x1_sig,
      nq  => group_1_3_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_34,
      nq  => group_1_3_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_33,
      nq  => group_1_3_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_32,
      nq  => group_1_3_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_1_q6_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_1_not_cmd(1),
      i1  => group_1_3_decoder_horizon_track_1_not_cmd(2),
      i2  => group_1_3_nq_mem_32,
      nq  => g_0_3_cmd_bot_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_1_q5_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_1_not_cmd(0),
      i1  => group_1_3_decoder_horizon_track_1_not_cmd(2),
      i2  => group_1_3_nq_mem_33,
      nq  => g_0_3_cmd_top_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_32,
      i1  => group_1_3_decoder_horizon_track_1_not_cmd(2),
      i2  => group_1_3_nq_mem_33,
      nq  => group_1_3_cmd_rig_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_1_not_cmd(0),
      i1  => group_1_3_decoder_horizon_track_1_not_cmd(1),
      i2  => group_1_3_nq_mem_34,
      nq  => group_1_3_cmd_bot_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_1_not_cmd(1),
      i1  => group_1_3_nq_mem_34,
      i2  => group_1_3_nq_mem_32,
      nq  => group_1_3_cmd_top_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_1_not_cmd(0),
      i1  => group_1_3_nq_mem_33,
      i2  => group_1_3_nq_mem_34,
      nq  => group_1_3_cmd_pin4_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_1_not_cmd(1),
      i1  => group_1_3_decoder_horizon_track_1_not_cmd(0),
      i2  => group_1_3_decoder_horizon_track_1_not_cmd(2),
      nq  => group_1_3_decoder_horizon_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_3_nq_mem_33,
      i1  => group_1_3_nq_mem_32,
      i2  => group_1_3_nq_mem_34,
      nq  => group_1_3_decoder_horizon_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_1_q0_ins : na2_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_1_na3_x1_2_sig,
      i1  => group_1_3_decoder_horizon_track_1_na3_x1_sig,
      nq  => group_1_3_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_31,
      nq  => group_1_3_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_30,
      nq  => group_1_3_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_3_nq_mem_29,
      nq  => group_1_3_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_0_q6_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_0_not_cmd(1),
      i1  => group_1_3_decoder_horizon_track_0_not_cmd(2),
      i2  => group_1_3_nq_mem_29,
      nq  => g_0_3_cmd_bot_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_0_q5_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_0_not_cmd(0),
      i1  => group_1_3_decoder_horizon_track_0_not_cmd(2),
      i2  => group_1_3_nq_mem_30,
      nq  => g_0_3_cmd_top_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_1_3_nq_mem_29,
      i1  => group_1_3_decoder_horizon_track_0_not_cmd(2),
      i2  => group_1_3_nq_mem_30,
      nq  => group_1_3_cmd_rig_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_0_not_cmd(0),
      i1  => group_1_3_decoder_horizon_track_0_not_cmd(1),
      i2  => group_1_3_nq_mem_31,
      nq  => group_1_3_cmd_bot_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_0_not_cmd(1),
      i1  => group_1_3_nq_mem_31,
      i2  => group_1_3_nq_mem_29,
      nq  => group_1_3_cmd_top_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_0_not_cmd(0),
      i1  => group_1_3_nq_mem_30,
      i2  => group_1_3_nq_mem_31,
      nq  => group_1_3_cmd_pin4_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_0_not_cmd(1),
      i1  => group_1_3_decoder_horizon_track_0_not_cmd(0),
      i2  => group_1_3_decoder_horizon_track_0_not_cmd(2),
      nq  => group_1_3_decoder_horizon_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_3_nq_mem_30,
      i1  => group_1_3_nq_mem_29,
      i2  => group_1_3_nq_mem_31,
      nq  => group_1_3_decoder_horizon_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_3_decoder_horizon_track_0_q0_ins : na2_x1
   port map (
      i0  => group_1_3_decoder_horizon_track_0_na3_x1_2_sig,
      i1  => group_1_3_decoder_horizon_track_0_na3_x1_sig,
      nq  => group_1_3_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_topside_in1_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_20,
      i0  => g_0_3_rig_0,
      i1  => g_0_3_rig_1,
      nq  => group_1_3_clb_topside_in1_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_topside_in1_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_20,
      i0  => g_0_3_rig_2,
      i1  => g_0_3_rig_3,
      nq  => group_1_3_clb_topside_in1_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_topside_in1_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_20,
      i0  => g_0_3_rig_4,
      i1  => g_0_3_rig_5,
      nq  => group_1_3_clb_topside_in1_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_topside_in1_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_20,
      i0  => g_0_3_rig_6,
      i1  => g_0_3_rig_7,
      nq  => group_1_3_clb_topside_in1_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_topside_in1_mux_mx10 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_21,
      i0  => group_1_3_clb_topside_in1_mux_q00,
      i1  => group_1_3_clb_topside_in1_mux_q01,
      nq  => group_1_3_clb_topside_in1_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_topside_in1_mux_mx11 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_21,
      i0  => group_1_3_clb_topside_in1_mux_q02,
      i1  => group_1_3_clb_topside_in1_mux_q03,
      nq  => group_1_3_clb_topside_in1_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_topside_in1_mux_mx20 : mx2_x2
   port map (
      cmd => group_1_3_nq_mem_22,
      i0  => group_1_3_clb_topside_in1_mux_q10,
      i1  => group_1_3_clb_topside_in1_mux_q11,
      q   => g_1_3_out_top,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_in0_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_17,
      i0  => g_0_3_rig_0,
      i1  => g_0_3_rig_1,
      nq  => group_1_3_clb_in0_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_in0_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_17,
      i0  => g_0_3_rig_2,
      i1  => g_0_3_rig_3,
      nq  => group_1_3_clb_in0_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_in0_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_17,
      i0  => g_0_3_rig_4,
      i1  => g_0_3_rig_5,
      nq  => group_1_3_clb_in0_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_in0_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_17,
      i0  => g_0_3_rig_6,
      i1  => g_0_3_rig_7,
      nq  => group_1_3_clb_in0_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_in0_mux_mx10 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_18,
      i0  => group_1_3_clb_in0_mux_q00,
      i1  => group_1_3_clb_in0_mux_q01,
      nq  => group_1_3_clb_in0_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_in0_mux_mx11 : nmx2_x1
   port map (
      cmd => group_1_3_nq_mem_18,
      i0  => group_1_3_clb_in0_mux_q02,
      i1  => group_1_3_clb_in0_mux_q03,
      nq  => group_1_3_clb_in0_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_3_clb_in0_mux_mx20 : mx2_x2
   port map (
      cmd => group_1_3_nq_mem_19,
      i0  => group_1_3_clb_in0_mux_q10,
      i1  => group_1_3_clb_in0_mux_q11,
      q   => group_1_3_in_0,
      vdd => vdd,
      vss => vss
   );

group_1_3_lut_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_3_in_3,
      i0  => group_1_3_nq_mem_0,
      i1  => group_1_3_nq_mem_1,
      nq  => group_1_3_lut_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_3_lut_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_3_in_3,
      i0  => group_1_3_nq_mem_2,
      i1  => group_1_3_nq_mem_3,
      nq  => group_1_3_lut_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_3_lut_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_3_in_3,
      i0  => group_1_3_nq_mem_4,
      i1  => group_1_3_nq_mem_5,
      nq  => group_1_3_lut_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_3_lut_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_3_in_3,
      i0  => group_1_3_nq_mem_6,
      i1  => group_1_3_nq_mem_7,
      nq  => group_1_3_lut_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_3_lut_mux_mx04 : nmx2_x1
   port map (
      cmd => group_1_3_in_3,
      i0  => group_1_3_nq_mem_8,
      i1  => group_1_3_nq_mem_9,
      nq  => group_1_3_lut_mux_q04,
      vdd => vdd,
      vss => vss
   );

group_1_3_lut_mux_mx05 : nmx2_x1
   port map (
      cmd => group_1_3_in_3,
      i0  => group_1_3_nq_mem_10,
      i1  => group_1_3_nq_mem_11,
      nq  => group_1_3_lut_mux_q05,
      vdd => vdd,
      vss => vss
   );

group_1_3_lut_mux_mx06 : nmx2_x1
   port map (
      cmd => group_1_3_in_3,
      i0  => group_1_3_nq_mem_12,
      i1  => group_1_3_nq_mem_13,
      nq  => group_1_3_lut_mux_q06,
      vdd => vdd,
      vss => vss
   );

group_1_3_lut_mux_mx07 : nmx2_x1
   port map (
      cmd => group_1_3_in_3,
      i0  => group_1_3_nq_mem_14,
      i1  => group_1_3_nq_mem_15,
      nq  => group_1_3_lut_mux_q07,
      vdd => vdd,
      vss => vss
   );

group_1_3_lut_mux_mx10 : nmx2_x1
   port map (
      cmd => g_0_3_out_rig,
      i0  => group_1_3_lut_mux_q00,
      i1  => group_1_3_lut_mux_q01,
      nq  => group_1_3_lut_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_3_lut_mux_mx11 : nmx2_x1
   port map (
      cmd => g_0_3_out_rig,
      i0  => group_1_3_lut_mux_q02,
      i1  => group_1_3_lut_mux_q03,
      nq  => group_1_3_lut_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_3_lut_mux_mx12 : nmx2_x1
   port map (
      cmd => g_0_3_out_rig,
      i0  => group_1_3_lut_mux_q04,
      i1  => group_1_3_lut_mux_q05,
      nq  => group_1_3_lut_mux_q12,
      vdd => vdd,
      vss => vss
   );

group_1_3_lut_mux_mx13 : nmx2_x1
   port map (
      cmd => g_0_3_out_rig,
      i0  => group_1_3_lut_mux_q06,
      i1  => group_1_3_lut_mux_q07,
      nq  => group_1_3_lut_mux_q13,
      vdd => vdd,
      vss => vss
   );

group_1_3_lut_mux_mx20 : nmx2_x1
   port map (
      cmd => g_1_2_out_top,
      i0  => group_1_3_lut_mux_q10,
      i1  => group_1_3_lut_mux_q11,
      nq  => group_1_3_lut_mux_q20,
      vdd => vdd,
      vss => vss
   );

group_1_3_lut_mux_mx21 : nmx2_x1
   port map (
      cmd => g_1_2_out_top,
      i0  => group_1_3_lut_mux_q12,
      i1  => group_1_3_lut_mux_q13,
      nq  => group_1_3_lut_mux_q21,
      vdd => vdd,
      vss => vss
   );

group_1_3_lut_mux_mx30 : nmx2_x1
   port map (
      cmd => group_1_3_in_0,
      i0  => group_1_3_lut_mux_q20,
      i1  => group_1_3_lut_mux_q21,
      nq  => group_1_3_out_lut,
      vdd => vdd,
      vss => vss
   );

group_1_2_mux_scan : mx2_x2
   port map (
      cmd => g_1_2_test_in,
      i0  => group_1_2_out_lut,
      i1  => g_0_2_scout,
      q   => group_1_2_out_lut_scan,
      vdd => vdd,
      vss => vss
   );

group_1_2_flip_flop_clb : sff1_x4
   port map (
      ck  => clk_bot_x1,
      i   => group_1_2_out_lut_scan,
      q   => g_1_2_scout,
      vdd => vdd,
      vss => vss
   );

group_1_2_mux_out : mx2_x2
   port map (
      cmd => group_1_2_nq_mem_16,
      i0  => group_1_2_out_lut,
      i1  => g_1_2_scout,
      q   => group_1_2_out_clb,
      vdd => vdd,
      vss => vss
   );

group_1_2_zero_horiz_0 : zero_x0
   port map (
      nq  => group_1_2_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_1_2_cmd_zero_lef_0,
      i   => group_1_2_sig_zero_horiz_0,
      q   => g_0_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_pin4_lef_0 : ts_x4
   port map (
      cmd => group_1_2_cmd_pin4_lef_0,
      i   => group_1_2_out_clb,
      q   => g_0_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_lef_0 : ts_x4
   port map (
      cmd => group_1_2_cmd_top_lef_0,
      i   => g_1_2_top_0,
      q   => g_0_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_lef_0 : ts_x4
   port map (
      cmd => group_1_2_cmd_bot_lef_0,
      i   => g_1_1_top_0,
      q   => g_0_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_lef_0 : ts_x4
   port map (
      cmd => group_1_2_cmd_rig_lef_0,
      i   => g_1_2_rig_0,
      q   => g_0_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_rig_0 : ts_x4
   port map (
      cmd => g_1_2_cmd_top_rig_0,
      i   => g_1_2_top_0,
      q   => g_1_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_rig_0 : ts_x4
   port map (
      cmd => g_1_2_cmd_bot_rig_0,
      i   => g_1_1_top_0,
      q   => g_1_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_rig_0 : ts_x4
   port map (
      cmd => g_1_2_cmd_lef_rig_0,
      i   => g_0_2_rig_0,
      q   => g_1_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_zero_horiz_1 : zero_x0
   port map (
      nq  => group_1_2_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_1_2_cmd_zero_lef_1,
      i   => group_1_2_sig_zero_horiz_1,
      q   => g_0_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_pin4_lef_1 : ts_x4
   port map (
      cmd => group_1_2_cmd_pin4_lef_1,
      i   => group_1_2_out_clb,
      q   => g_0_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_lef_1 : ts_x4
   port map (
      cmd => group_1_2_cmd_top_lef_1,
      i   => g_1_2_top_1,
      q   => g_0_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_lef_1 : ts_x4
   port map (
      cmd => group_1_2_cmd_bot_lef_1,
      i   => g_1_1_top_1,
      q   => g_0_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_lef_1 : ts_x4
   port map (
      cmd => group_1_2_cmd_rig_lef_1,
      i   => g_1_2_rig_1,
      q   => g_0_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_rig_1 : ts_x4
   port map (
      cmd => g_1_2_cmd_top_rig_1,
      i   => g_1_2_top_1,
      q   => g_1_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_rig_1 : ts_x4
   port map (
      cmd => g_1_2_cmd_bot_rig_1,
      i   => g_1_1_top_1,
      q   => g_1_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_rig_1 : ts_x4
   port map (
      cmd => g_1_2_cmd_lef_rig_1,
      i   => g_0_2_rig_1,
      q   => g_1_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_zero_horiz_2 : zero_x0
   port map (
      nq  => group_1_2_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_1_2_cmd_zero_lef_2,
      i   => group_1_2_sig_zero_horiz_2,
      q   => g_0_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_pin4_lef_2 : ts_x4
   port map (
      cmd => group_1_2_cmd_pin4_lef_2,
      i   => group_1_2_out_clb,
      q   => g_0_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_lef_2 : ts_x4
   port map (
      cmd => group_1_2_cmd_top_lef_2,
      i   => g_1_2_top_2,
      q   => g_0_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_lef_2 : ts_x4
   port map (
      cmd => group_1_2_cmd_bot_lef_2,
      i   => g_1_1_top_2,
      q   => g_0_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_lef_2 : ts_x4
   port map (
      cmd => group_1_2_cmd_rig_lef_2,
      i   => g_1_2_rig_2,
      q   => g_0_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_rig_2 : ts_x4
   port map (
      cmd => g_1_2_cmd_top_rig_2,
      i   => g_1_2_top_2,
      q   => g_1_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_rig_2 : ts_x4
   port map (
      cmd => g_1_2_cmd_bot_rig_2,
      i   => g_1_1_top_2,
      q   => g_1_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_rig_2 : ts_x4
   port map (
      cmd => g_1_2_cmd_lef_rig_2,
      i   => g_0_2_rig_2,
      q   => g_1_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_zero_horiz_3 : zero_x0
   port map (
      nq  => group_1_2_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_1_2_cmd_zero_lef_3,
      i   => group_1_2_sig_zero_horiz_3,
      q   => g_0_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_pin4_lef_3 : ts_x4
   port map (
      cmd => group_1_2_cmd_pin4_lef_3,
      i   => group_1_2_out_clb,
      q   => g_0_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_lef_3 : ts_x4
   port map (
      cmd => group_1_2_cmd_top_lef_3,
      i   => g_1_2_top_3,
      q   => g_0_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_lef_3 : ts_x4
   port map (
      cmd => group_1_2_cmd_bot_lef_3,
      i   => g_1_1_top_3,
      q   => g_0_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_lef_3 : ts_x4
   port map (
      cmd => group_1_2_cmd_rig_lef_3,
      i   => g_1_2_rig_3,
      q   => g_0_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_rig_3 : ts_x4
   port map (
      cmd => g_1_2_cmd_top_rig_3,
      i   => g_1_2_top_3,
      q   => g_1_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_rig_3 : ts_x4
   port map (
      cmd => g_1_2_cmd_bot_rig_3,
      i   => g_1_1_top_3,
      q   => g_1_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_rig_3 : ts_x4
   port map (
      cmd => g_1_2_cmd_lef_rig_3,
      i   => g_0_2_rig_3,
      q   => g_1_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_zero_horiz_4 : zero_x0
   port map (
      nq  => group_1_2_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_1_2_cmd_zero_lef_4,
      i   => group_1_2_sig_zero_horiz_4,
      q   => g_0_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_pin4_lef_4 : ts_x4
   port map (
      cmd => group_1_2_cmd_pin4_lef_4,
      i   => group_1_2_out_clb,
      q   => g_0_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_lef_4 : ts_x4
   port map (
      cmd => group_1_2_cmd_top_lef_4,
      i   => g_1_2_top_4,
      q   => g_0_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_lef_4 : ts_x4
   port map (
      cmd => group_1_2_cmd_bot_lef_4,
      i   => g_1_1_top_4,
      q   => g_0_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_lef_4 : ts_x4
   port map (
      cmd => group_1_2_cmd_rig_lef_4,
      i   => g_1_2_rig_4,
      q   => g_0_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_rig_4 : ts_x4
   port map (
      cmd => g_1_2_cmd_top_rig_4,
      i   => g_1_2_top_4,
      q   => g_1_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_rig_4 : ts_x4
   port map (
      cmd => g_1_2_cmd_bot_rig_4,
      i   => g_1_1_top_4,
      q   => g_1_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_rig_4 : ts_x4
   port map (
      cmd => g_1_2_cmd_lef_rig_4,
      i   => g_0_2_rig_4,
      q   => g_1_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_zero_horiz_5 : zero_x0
   port map (
      nq  => group_1_2_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_1_2_cmd_zero_lef_5,
      i   => group_1_2_sig_zero_horiz_5,
      q   => g_0_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_pin4_lef_5 : ts_x4
   port map (
      cmd => group_1_2_cmd_pin4_lef_5,
      i   => group_1_2_out_clb,
      q   => g_0_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_lef_5 : ts_x4
   port map (
      cmd => group_1_2_cmd_top_lef_5,
      i   => g_1_2_top_5,
      q   => g_0_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_lef_5 : ts_x4
   port map (
      cmd => group_1_2_cmd_bot_lef_5,
      i   => g_1_1_top_5,
      q   => g_0_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_lef_5 : ts_x4
   port map (
      cmd => group_1_2_cmd_rig_lef_5,
      i   => g_1_2_rig_5,
      q   => g_0_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_rig_5 : ts_x4
   port map (
      cmd => g_1_2_cmd_top_rig_5,
      i   => g_1_2_top_5,
      q   => g_1_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_rig_5 : ts_x4
   port map (
      cmd => g_1_2_cmd_bot_rig_5,
      i   => g_1_1_top_5,
      q   => g_1_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_rig_5 : ts_x4
   port map (
      cmd => g_1_2_cmd_lef_rig_5,
      i   => g_0_2_rig_5,
      q   => g_1_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_zero_horiz_6 : zero_x0
   port map (
      nq  => group_1_2_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_1_2_cmd_zero_lef_6,
      i   => group_1_2_sig_zero_horiz_6,
      q   => g_0_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_pin4_lef_6 : ts_x4
   port map (
      cmd => group_1_2_cmd_pin4_lef_6,
      i   => group_1_2_out_clb,
      q   => g_0_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_lef_6 : ts_x4
   port map (
      cmd => group_1_2_cmd_top_lef_6,
      i   => g_1_2_top_6,
      q   => g_0_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_lef_6 : ts_x4
   port map (
      cmd => group_1_2_cmd_bot_lef_6,
      i   => g_1_1_top_6,
      q   => g_0_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_lef_6 : ts_x4
   port map (
      cmd => group_1_2_cmd_rig_lef_6,
      i   => g_1_2_rig_6,
      q   => g_0_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_rig_6 : ts_x4
   port map (
      cmd => g_1_2_cmd_top_rig_6,
      i   => g_1_2_top_6,
      q   => g_1_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_rig_6 : ts_x4
   port map (
      cmd => g_1_2_cmd_bot_rig_6,
      i   => g_1_1_top_6,
      q   => g_1_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_rig_6 : ts_x4
   port map (
      cmd => g_1_2_cmd_lef_rig_6,
      i   => g_0_2_rig_6,
      q   => g_1_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_zero_horiz_7 : zero_x0
   port map (
      nq  => group_1_2_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_1_2_cmd_zero_lef_7,
      i   => group_1_2_sig_zero_horiz_7,
      q   => g_0_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_pin4_lef_7 : ts_x4
   port map (
      cmd => group_1_2_cmd_pin4_lef_7,
      i   => group_1_2_out_clb,
      q   => g_0_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_lef_7 : ts_x4
   port map (
      cmd => group_1_2_cmd_top_lef_7,
      i   => g_1_2_top_7,
      q   => g_0_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_lef_7 : ts_x4
   port map (
      cmd => group_1_2_cmd_bot_lef_7,
      i   => g_1_1_top_7,
      q   => g_0_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_lef_7 : ts_x4
   port map (
      cmd => group_1_2_cmd_rig_lef_7,
      i   => g_1_2_rig_7,
      q   => g_0_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_rig_7 : ts_x4
   port map (
      cmd => g_1_2_cmd_top_rig_7,
      i   => g_1_2_top_7,
      q   => g_1_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_rig_7 : ts_x4
   port map (
      cmd => g_1_2_cmd_bot_rig_7,
      i   => g_1_1_top_7,
      q   => g_1_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_rig_7 : ts_x4
   port map (
      cmd => g_1_2_cmd_lef_rig_7,
      i   => g_0_2_rig_7,
      q   => g_1_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_zero_vert_0 : zero_x0
   port map (
      nq  => group_1_2_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_1_2_cmd_zero_bot_0,
      i   => group_1_2_sig_zero_vert_0,
      q   => g_1_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_pin5_bot_0 : ts_x4
   port map (
      cmd => group_1_2_cmd_pin5_bot_0,
      i   => group_1_2_out_clb,
      q   => g_1_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_bot_0 : ts_x4
   port map (
      cmd => group_1_2_cmd_top_bot_0,
      i   => g_1_2_top_0,
      q   => g_1_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_bot_0 : ts_x4
   port map (
      cmd => group_1_2_cmd_lef_bot_0,
      i   => g_0_2_rig_0,
      q   => g_1_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_bot_0 : ts_x4
   port map (
      cmd => group_1_2_cmd_rig_bot_0,
      i   => g_1_2_rig_0,
      q   => g_1_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_top_0 : ts_x4
   port map (
      cmd => g_1_2_cmd_bot_top_0,
      i   => g_1_1_top_0,
      q   => g_1_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_top_0 : ts_x4
   port map (
      cmd => g_1_2_cmd_lef_top_0,
      i   => g_0_2_rig_0,
      q   => g_1_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_top_0 : ts_x4
   port map (
      cmd => g_1_2_cmd_rig_top_0,
      i   => g_1_2_rig_0,
      q   => g_1_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_zero_vert_1 : zero_x0
   port map (
      nq  => group_1_2_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_1_2_cmd_zero_bot_1,
      i   => group_1_2_sig_zero_vert_1,
      q   => g_1_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_pin5_bot_1 : ts_x4
   port map (
      cmd => group_1_2_cmd_pin5_bot_1,
      i   => group_1_2_out_clb,
      q   => g_1_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_bot_1 : ts_x4
   port map (
      cmd => group_1_2_cmd_top_bot_1,
      i   => g_1_2_top_1,
      q   => g_1_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_bot_1 : ts_x4
   port map (
      cmd => group_1_2_cmd_lef_bot_1,
      i   => g_0_2_rig_1,
      q   => g_1_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_bot_1 : ts_x4
   port map (
      cmd => group_1_2_cmd_rig_bot_1,
      i   => g_1_2_rig_1,
      q   => g_1_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_top_1 : ts_x4
   port map (
      cmd => g_1_2_cmd_bot_top_1,
      i   => g_1_1_top_1,
      q   => g_1_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_top_1 : ts_x4
   port map (
      cmd => g_1_2_cmd_lef_top_1,
      i   => g_0_2_rig_1,
      q   => g_1_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_top_1 : ts_x4
   port map (
      cmd => g_1_2_cmd_rig_top_1,
      i   => g_1_2_rig_1,
      q   => g_1_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_zero_vert_2 : zero_x0
   port map (
      nq  => group_1_2_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_1_2_cmd_zero_bot_2,
      i   => group_1_2_sig_zero_vert_2,
      q   => g_1_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_pin5_bot_2 : ts_x4
   port map (
      cmd => group_1_2_cmd_pin5_bot_2,
      i   => group_1_2_out_clb,
      q   => g_1_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_bot_2 : ts_x4
   port map (
      cmd => group_1_2_cmd_top_bot_2,
      i   => g_1_2_top_2,
      q   => g_1_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_bot_2 : ts_x4
   port map (
      cmd => group_1_2_cmd_lef_bot_2,
      i   => g_0_2_rig_2,
      q   => g_1_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_bot_2 : ts_x4
   port map (
      cmd => group_1_2_cmd_rig_bot_2,
      i   => g_1_2_rig_2,
      q   => g_1_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_top_2 : ts_x4
   port map (
      cmd => g_1_2_cmd_bot_top_2,
      i   => g_1_1_top_2,
      q   => g_1_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_top_2 : ts_x4
   port map (
      cmd => g_1_2_cmd_lef_top_2,
      i   => g_0_2_rig_2,
      q   => g_1_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_top_2 : ts_x4
   port map (
      cmd => g_1_2_cmd_rig_top_2,
      i   => g_1_2_rig_2,
      q   => g_1_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_zero_vert_3 : zero_x0
   port map (
      nq  => group_1_2_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_1_2_cmd_zero_bot_3,
      i   => group_1_2_sig_zero_vert_3,
      q   => g_1_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_pin5_bot_3 : ts_x4
   port map (
      cmd => group_1_2_cmd_pin5_bot_3,
      i   => group_1_2_out_clb,
      q   => g_1_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_bot_3 : ts_x4
   port map (
      cmd => group_1_2_cmd_top_bot_3,
      i   => g_1_2_top_3,
      q   => g_1_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_bot_3 : ts_x4
   port map (
      cmd => group_1_2_cmd_lef_bot_3,
      i   => g_0_2_rig_3,
      q   => g_1_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_bot_3 : ts_x4
   port map (
      cmd => group_1_2_cmd_rig_bot_3,
      i   => g_1_2_rig_3,
      q   => g_1_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_top_3 : ts_x4
   port map (
      cmd => g_1_2_cmd_bot_top_3,
      i   => g_1_1_top_3,
      q   => g_1_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_top_3 : ts_x4
   port map (
      cmd => g_1_2_cmd_lef_top_3,
      i   => g_0_2_rig_3,
      q   => g_1_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_top_3 : ts_x4
   port map (
      cmd => g_1_2_cmd_rig_top_3,
      i   => g_1_2_rig_3,
      q   => g_1_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_zero_vert_4 : zero_x0
   port map (
      nq  => group_1_2_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_1_2_cmd_zero_bot_4,
      i   => group_1_2_sig_zero_vert_4,
      q   => g_1_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_pin5_bot_4 : ts_x4
   port map (
      cmd => group_1_2_cmd_pin5_bot_4,
      i   => group_1_2_out_clb,
      q   => g_1_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_bot_4 : ts_x4
   port map (
      cmd => group_1_2_cmd_top_bot_4,
      i   => g_1_2_top_4,
      q   => g_1_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_bot_4 : ts_x4
   port map (
      cmd => group_1_2_cmd_lef_bot_4,
      i   => g_0_2_rig_4,
      q   => g_1_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_bot_4 : ts_x4
   port map (
      cmd => group_1_2_cmd_rig_bot_4,
      i   => g_1_2_rig_4,
      q   => g_1_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_top_4 : ts_x4
   port map (
      cmd => g_1_2_cmd_bot_top_4,
      i   => g_1_1_top_4,
      q   => g_1_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_top_4 : ts_x4
   port map (
      cmd => g_1_2_cmd_lef_top_4,
      i   => g_0_2_rig_4,
      q   => g_1_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_top_4 : ts_x4
   port map (
      cmd => g_1_2_cmd_rig_top_4,
      i   => g_1_2_rig_4,
      q   => g_1_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_zero_vert_5 : zero_x0
   port map (
      nq  => group_1_2_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_1_2_cmd_zero_bot_5,
      i   => group_1_2_sig_zero_vert_5,
      q   => g_1_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_pin5_bot_5 : ts_x4
   port map (
      cmd => group_1_2_cmd_pin5_bot_5,
      i   => group_1_2_out_clb,
      q   => g_1_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_bot_5 : ts_x4
   port map (
      cmd => group_1_2_cmd_top_bot_5,
      i   => g_1_2_top_5,
      q   => g_1_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_bot_5 : ts_x4
   port map (
      cmd => group_1_2_cmd_lef_bot_5,
      i   => g_0_2_rig_5,
      q   => g_1_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_bot_5 : ts_x4
   port map (
      cmd => group_1_2_cmd_rig_bot_5,
      i   => g_1_2_rig_5,
      q   => g_1_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_top_5 : ts_x4
   port map (
      cmd => g_1_2_cmd_bot_top_5,
      i   => g_1_1_top_5,
      q   => g_1_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_top_5 : ts_x4
   port map (
      cmd => g_1_2_cmd_lef_top_5,
      i   => g_0_2_rig_5,
      q   => g_1_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_top_5 : ts_x4
   port map (
      cmd => g_1_2_cmd_rig_top_5,
      i   => g_1_2_rig_5,
      q   => g_1_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_zero_vert_6 : zero_x0
   port map (
      nq  => group_1_2_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_1_2_cmd_zero_bot_6,
      i   => group_1_2_sig_zero_vert_6,
      q   => g_1_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_pin5_bot_6 : ts_x4
   port map (
      cmd => group_1_2_cmd_pin5_bot_6,
      i   => group_1_2_out_clb,
      q   => g_1_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_bot_6 : ts_x4
   port map (
      cmd => group_1_2_cmd_top_bot_6,
      i   => g_1_2_top_6,
      q   => g_1_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_bot_6 : ts_x4
   port map (
      cmd => group_1_2_cmd_lef_bot_6,
      i   => g_0_2_rig_6,
      q   => g_1_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_bot_6 : ts_x4
   port map (
      cmd => group_1_2_cmd_rig_bot_6,
      i   => g_1_2_rig_6,
      q   => g_1_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_top_6 : ts_x4
   port map (
      cmd => g_1_2_cmd_bot_top_6,
      i   => g_1_1_top_6,
      q   => g_1_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_top_6 : ts_x4
   port map (
      cmd => g_1_2_cmd_lef_top_6,
      i   => g_0_2_rig_6,
      q   => g_1_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_top_6 : ts_x4
   port map (
      cmd => g_1_2_cmd_rig_top_6,
      i   => g_1_2_rig_6,
      q   => g_1_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_zero_vert_7 : zero_x0
   port map (
      nq  => group_1_2_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_1_2_cmd_zero_bot_7,
      i   => group_1_2_sig_zero_vert_7,
      q   => g_1_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_pin5_bot_7 : ts_x4
   port map (
      cmd => group_1_2_cmd_pin5_bot_7,
      i   => group_1_2_out_clb,
      q   => g_1_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_top_bot_7 : ts_x4
   port map (
      cmd => group_1_2_cmd_top_bot_7,
      i   => g_1_2_top_7,
      q   => g_1_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_bot_7 : ts_x4
   port map (
      cmd => group_1_2_cmd_lef_bot_7,
      i   => g_0_2_rig_7,
      q   => g_1_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_bot_7 : ts_x4
   port map (
      cmd => group_1_2_cmd_rig_bot_7,
      i   => g_1_2_rig_7,
      q   => g_1_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_bot_top_7 : ts_x4
   port map (
      cmd => g_1_2_cmd_bot_top_7,
      i   => g_1_1_top_7,
      q   => g_1_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_lef_top_7 : ts_x4
   port map (
      cmd => g_1_2_cmd_lef_top_7,
      i   => g_0_2_rig_7,
      q   => g_1_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_ts_rig_top_7 : ts_x4
   port map (
      cmd => g_1_2_cmd_rig_top_7,
      i   => g_1_2_rig_7,
      q   => g_1_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_mem_0 : sram_x1
   port map (
      d      => g_1_2_data_top(0),
      nq     => group_1_2_nq_mem_0,
      strobe => group_1_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_1 : sram_x1
   port map (
      d      => g_1_2_data_top(1),
      nq     => group_1_2_nq_mem_1,
      strobe => group_1_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_2 : sram_x1
   port map (
      d      => g_1_2_data_top(2),
      nq     => group_1_2_nq_mem_2,
      strobe => group_1_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_3 : sram_x1
   port map (
      d      => g_1_2_data_top(3),
      nq     => group_1_2_nq_mem_3,
      strobe => group_1_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_4 : sram_x1
   port map (
      d      => g_1_2_data_top(4),
      nq     => group_1_2_nq_mem_4,
      strobe => group_1_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_5 : sram_x1
   port map (
      d      => g_1_2_data_top(5),
      nq     => group_1_2_nq_mem_5,
      strobe => group_1_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_6 : sram_x1
   port map (
      d      => g_1_2_data_top(6),
      nq     => group_1_2_nq_mem_6,
      strobe => group_1_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_7 : sram_x1
   port map (
      d      => g_1_2_data_top(7),
      nq     => group_1_2_nq_mem_7,
      strobe => group_1_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_8 : sram_x1
   port map (
      d      => g_1_2_data_top(0),
      nq     => group_1_2_nq_mem_8,
      strobe => group_1_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_9 : sram_x1
   port map (
      d      => g_1_2_data_top(1),
      nq     => group_1_2_nq_mem_9,
      strobe => group_1_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_10 : sram_x1
   port map (
      d      => g_1_2_data_top(2),
      nq     => group_1_2_nq_mem_10,
      strobe => group_1_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_11 : sram_x1
   port map (
      d      => g_1_2_data_top(3),
      nq     => group_1_2_nq_mem_11,
      strobe => group_1_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_12 : sram_x1
   port map (
      d      => g_1_2_data_top(4),
      nq     => group_1_2_nq_mem_12,
      strobe => group_1_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_13 : sram_x1
   port map (
      d      => g_1_2_data_top(5),
      nq     => group_1_2_nq_mem_13,
      strobe => group_1_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_14 : sram_x1
   port map (
      d      => g_1_2_data_top(6),
      nq     => group_1_2_nq_mem_14,
      strobe => group_1_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_15 : sram_x1
   port map (
      d      => g_1_2_data_top(7),
      nq     => group_1_2_nq_mem_15,
      strobe => group_1_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_16 : sram_x1
   port map (
      d      => g_1_2_data_top(0),
      nq     => group_1_2_nq_mem_16,
      strobe => group_1_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_17 : sram_x1
   port map (
      d      => g_1_2_data_top(1),
      nq     => group_1_2_nq_mem_17,
      strobe => group_1_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_18 : sram_x1
   port map (
      d      => g_1_2_data_top(2),
      nq     => group_1_2_nq_mem_18,
      strobe => group_1_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_19 : sram_x1
   port map (
      d      => g_1_2_data_top(3),
      nq     => group_1_2_nq_mem_19,
      strobe => group_1_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_20 : sram_x1
   port map (
      d      => g_1_2_data_top(4),
      nq     => group_1_2_nq_mem_20,
      strobe => group_1_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_21 : sram_x1
   port map (
      d      => g_1_2_data_top(5),
      nq     => group_1_2_nq_mem_21,
      strobe => group_1_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_22 : sram_x1
   port map (
      d      => g_1_2_data_top(6),
      nq     => group_1_2_nq_mem_22,
      strobe => group_1_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_23 : sram_x1
   port map (
      d      => g_1_2_data_top(7),
      nq     => group_1_2_nq_mem_23,
      strobe => group_1_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_24 : sram_x1
   port map (
      d      => g_1_2_data_top(0),
      nq     => group_1_2_nq_mem_24,
      strobe => group_1_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_25 : sram_x1
   port map (
      d      => g_1_2_data_top(1),
      nq     => group_1_2_nq_mem_25,
      strobe => group_1_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_26 : sram_x1
   port map (
      d      => g_1_2_data_top(2),
      nq     => group_1_2_nq_mem_26,
      strobe => group_1_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_27 : sram_x1
   port map (
      d      => g_1_2_data_top(3),
      nq     => group_1_2_nq_mem_27,
      strobe => group_1_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_28 : sram_x1
   port map (
      d      => g_1_2_data_top(4),
      nq     => group_1_2_nq_mem_28,
      strobe => group_1_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_29 : sram_x1
   port map (
      d      => g_1_2_data_top(5),
      nq     => group_1_2_nq_mem_29,
      strobe => group_1_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_30 : sram_x1
   port map (
      d      => g_1_2_data_top(6),
      nq     => group_1_2_nq_mem_30,
      strobe => group_1_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_31 : sram_x1
   port map (
      d      => g_1_2_data_top(7),
      nq     => group_1_2_nq_mem_31,
      strobe => group_1_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_32 : sram_x1
   port map (
      d      => g_1_2_data_top(0),
      nq     => group_1_2_nq_mem_32,
      strobe => group_1_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_33 : sram_x1
   port map (
      d      => g_1_2_data_top(1),
      nq     => group_1_2_nq_mem_33,
      strobe => group_1_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_34 : sram_x1
   port map (
      d      => g_1_2_data_top(2),
      nq     => group_1_2_nq_mem_34,
      strobe => group_1_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_35 : sram_x1
   port map (
      d      => g_1_2_data_top(3),
      nq     => group_1_2_nq_mem_35,
      strobe => group_1_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_36 : sram_x1
   port map (
      d      => g_1_2_data_top(4),
      nq     => group_1_2_nq_mem_36,
      strobe => group_1_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_37 : sram_x1
   port map (
      d      => g_1_2_data_top(5),
      nq     => group_1_2_nq_mem_37,
      strobe => group_1_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_38 : sram_x1
   port map (
      d      => g_1_2_data_top(6),
      nq     => group_1_2_nq_mem_38,
      strobe => group_1_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_39 : sram_x1
   port map (
      d      => g_1_2_data_top(7),
      nq     => group_1_2_nq_mem_39,
      strobe => group_1_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_40 : sram_x1
   port map (
      d      => g_1_2_data_top(0),
      nq     => group_1_2_nq_mem_40,
      strobe => group_1_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_41 : sram_x1
   port map (
      d      => g_1_2_data_top(1),
      nq     => group_1_2_nq_mem_41,
      strobe => group_1_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_42 : sram_x1
   port map (
      d      => g_1_2_data_top(2),
      nq     => group_1_2_nq_mem_42,
      strobe => group_1_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_43 : sram_x1
   port map (
      d      => g_1_2_data_top(3),
      nq     => group_1_2_nq_mem_43,
      strobe => group_1_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_44 : sram_x1
   port map (
      d      => g_1_2_data_top(4),
      nq     => group_1_2_nq_mem_44,
      strobe => group_1_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_45 : sram_x1
   port map (
      d      => g_1_2_data_top(5),
      nq     => group_1_2_nq_mem_45,
      strobe => group_1_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_46 : sram_x1
   port map (
      d      => g_1_2_data_top(6),
      nq     => group_1_2_nq_mem_46,
      strobe => group_1_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_47 : sram_x1
   port map (
      d      => g_1_2_data_top(7),
      nq     => group_1_2_nq_mem_47,
      strobe => group_1_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_48 : sram_x1
   port map (
      d      => g_1_2_data_top(0),
      nq     => group_1_2_nq_mem_48,
      strobe => group_1_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_49 : sram_x1
   port map (
      d      => g_1_2_data_top(1),
      nq     => group_1_2_nq_mem_49,
      strobe => group_1_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_50 : sram_x1
   port map (
      d      => g_1_2_data_top(2),
      nq     => group_1_2_nq_mem_50,
      strobe => group_1_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_51 : sram_x1
   port map (
      d      => g_1_2_data_top(3),
      nq     => group_1_2_nq_mem_51,
      strobe => group_1_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_52 : sram_x1
   port map (
      d      => g_1_2_data_top(4),
      nq     => group_1_2_nq_mem_52,
      strobe => group_1_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_53 : sram_x1
   port map (
      d      => g_1_2_data_top(5),
      nq     => group_1_2_nq_mem_53,
      strobe => group_1_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_54 : sram_x1
   port map (
      d      => g_1_2_data_top(6),
      nq     => group_1_2_nq_mem_54,
      strobe => group_1_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_55 : sram_x1
   port map (
      d      => g_1_2_data_top(7),
      nq     => group_1_2_nq_mem_55,
      strobe => group_1_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_56 : sram_x1
   port map (
      d      => g_1_2_data_top(0),
      nq     => group_1_2_nq_mem_56,
      strobe => group_1_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_57 : sram_x1
   port map (
      d      => g_1_2_data_top(1),
      nq     => group_1_2_nq_mem_57,
      strobe => group_1_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_58 : sram_x1
   port map (
      d      => g_1_2_data_top(2),
      nq     => group_1_2_nq_mem_58,
      strobe => group_1_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_59 : sram_x1
   port map (
      d      => g_1_2_data_top(3),
      nq     => group_1_2_nq_mem_59,
      strobe => group_1_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_60 : sram_x1
   port map (
      d      => g_1_2_data_top(4),
      nq     => group_1_2_nq_mem_60,
      strobe => group_1_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_61 : sram_x1
   port map (
      d      => g_1_2_data_top(5),
      nq     => group_1_2_nq_mem_61,
      strobe => group_1_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_62 : sram_x1
   port map (
      d      => g_1_2_data_top(6),
      nq     => group_1_2_nq_mem_62,
      strobe => group_1_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_63 : sram_x1
   port map (
      d      => g_1_2_data_top(7),
      nq     => group_1_2_nq_mem_63,
      strobe => group_1_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_64 : sram_x1
   port map (
      d      => g_1_2_data_top(0),
      nq     => group_1_2_nq_mem_64,
      strobe => group_1_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_65 : sram_x1
   port map (
      d      => g_1_2_data_top(1),
      nq     => group_1_2_nq_mem_65,
      strobe => group_1_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_66 : sram_x1
   port map (
      d      => g_1_2_data_top(2),
      nq     => group_1_2_nq_mem_66,
      strobe => group_1_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_67 : sram_x1
   port map (
      d      => g_1_2_data_top(3),
      nq     => group_1_2_nq_mem_67,
      strobe => group_1_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_68 : sram_x1
   port map (
      d      => g_1_2_data_top(4),
      nq     => group_1_2_nq_mem_68,
      strobe => group_1_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_69 : sram_x1
   port map (
      d      => g_1_2_data_top(5),
      nq     => group_1_2_nq_mem_69,
      strobe => group_1_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_70 : sram_x1
   port map (
      d      => g_1_2_data_top(6),
      nq     => group_1_2_nq_mem_70,
      strobe => group_1_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_71 : sram_x1
   port map (
      d      => g_1_2_data_top(7),
      nq     => group_1_2_nq_mem_71,
      strobe => group_1_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_72 : sram_x1
   port map (
      d      => g_1_2_data_top(0),
      nq     => group_1_2_nq_mem_72,
      strobe => group_1_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_73 : sram_x1
   port map (
      d      => g_1_2_data_top(1),
      nq     => group_1_2_nq_mem_73,
      strobe => group_1_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_74 : sram_x1
   port map (
      d      => g_1_2_data_top(2),
      nq     => group_1_2_nq_mem_74,
      strobe => group_1_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_75 : sram_x1
   port map (
      d      => g_1_2_data_top(3),
      nq     => group_1_2_nq_mem_75,
      strobe => group_1_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_mem_76 : sram_x1
   port map (
      d      => g_1_2_data_top(4),
      nq     => group_1_2_nq_mem_76,
      strobe => group_1_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_parity_0 : sram_x1
   port map (
      d      => g_1_2_data_top(8),
      nq     => group_1_2_nq_mem_parity_0,
      strobe => group_1_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_parity_1 : sram_x1
   port map (
      d      => g_1_2_data_top(8),
      nq     => group_1_2_nq_mem_parity_1,
      strobe => group_1_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_parity_2 : sram_x1
   port map (
      d      => g_1_2_data_top(8),
      nq     => group_1_2_nq_mem_parity_2,
      strobe => group_1_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_parity_3 : sram_x1
   port map (
      d      => g_1_2_data_top(8),
      nq     => group_1_2_nq_mem_parity_3,
      strobe => group_1_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_parity_4 : sram_x1
   port map (
      d      => g_1_2_data_top(8),
      nq     => group_1_2_nq_mem_parity_4,
      strobe => group_1_2_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_parity_5 : sram_x1
   port map (
      d      => g_1_2_data_top(8),
      nq     => group_1_2_nq_mem_parity_5,
      strobe => group_1_2_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_parity_6 : sram_x1
   port map (
      d      => g_1_2_data_top(8),
      nq     => group_1_2_nq_mem_parity_6,
      strobe => group_1_2_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_parity_7 : sram_x1
   port map (
      d      => g_1_2_data_top(8),
      nq     => group_1_2_nq_mem_parity_7,
      strobe => group_1_2_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_parity_8 : sram_x1
   port map (
      d      => g_1_2_data_top(8),
      nq     => group_1_2_nq_mem_parity_8,
      strobe => group_1_2_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_parity_9 : sram_x1
   port map (
      d      => g_1_2_data_top(8),
      nq     => group_1_2_nq_mem_parity_9,
      strobe => group_1_2_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_2_xor_0_0 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_0,
      i1  => group_1_2_nq_mem_1,
      q   => group_1_2_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_1_0 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_2,
      i1  => group_1_2_nq_mem_3,
      q   => group_1_2_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_2_0 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_4,
      i1  => group_1_2_nq_mem_5,
      q   => group_1_2_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_3_0 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_6,
      i1  => group_1_2_nq_mem_7,
      q   => group_1_2_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_4_0 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_0_0,
      i1  => group_1_2_q_xor_1_0,
      q   => group_1_2_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_5_0 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_2_0,
      i1  => group_1_2_q_xor_3_0,
      q   => group_1_2_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_6_0 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_4_0,
      i1  => group_1_2_q_xor_5_0,
      q   => group_1_2_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_7_0 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_6_0,
      i1  => group_1_2_nq_mem_parity_0,
      q   => group_1_2_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_0_1 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_8,
      i1  => group_1_2_nq_mem_9,
      q   => group_1_2_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_1_1 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_10,
      i1  => group_1_2_nq_mem_11,
      q   => group_1_2_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_2_1 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_12,
      i1  => group_1_2_nq_mem_13,
      q   => group_1_2_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_3_1 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_14,
      i1  => group_1_2_nq_mem_15,
      q   => group_1_2_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_4_1 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_0_1,
      i1  => group_1_2_q_xor_1_1,
      q   => group_1_2_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_5_1 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_2_1,
      i1  => group_1_2_q_xor_3_1,
      q   => group_1_2_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_6_1 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_4_1,
      i1  => group_1_2_q_xor_5_1,
      q   => group_1_2_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_7_1 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_6_1,
      i1  => group_1_2_nq_mem_parity_1,
      q   => group_1_2_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_0_2 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_16,
      i1  => group_1_2_nq_mem_17,
      q   => group_1_2_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_1_2 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_18,
      i1  => group_1_2_nq_mem_19,
      q   => group_1_2_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_2_2 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_20,
      i1  => group_1_2_nq_mem_21,
      q   => group_1_2_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_3_2 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_22,
      i1  => group_1_2_nq_mem_23,
      q   => group_1_2_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_4_2 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_0_2,
      i1  => group_1_2_q_xor_1_2,
      q   => group_1_2_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_5_2 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_2_2,
      i1  => group_1_2_q_xor_3_2,
      q   => group_1_2_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_6_2 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_4_2,
      i1  => group_1_2_q_xor_5_2,
      q   => group_1_2_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_7_2 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_6_2,
      i1  => group_1_2_nq_mem_parity_2,
      q   => group_1_2_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_0_3 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_24,
      i1  => group_1_2_nq_mem_25,
      q   => group_1_2_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_1_3 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_26,
      i1  => group_1_2_nq_mem_27,
      q   => group_1_2_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_2_3 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_28,
      i1  => group_1_2_nq_mem_29,
      q   => group_1_2_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_3_3 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_30,
      i1  => group_1_2_nq_mem_31,
      q   => group_1_2_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_4_3 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_0_3,
      i1  => group_1_2_q_xor_1_3,
      q   => group_1_2_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_5_3 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_2_3,
      i1  => group_1_2_q_xor_3_3,
      q   => group_1_2_q_xor_5_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_6_3 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_4_3,
      i1  => group_1_2_q_xor_5_3,
      q   => group_1_2_q_xor_6_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_7_3 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_6_3,
      i1  => group_1_2_nq_mem_parity_3,
      q   => group_1_2_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_0_4 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_32,
      i1  => group_1_2_nq_mem_33,
      q   => group_1_2_q_xor_0_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_1_4 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_34,
      i1  => group_1_2_nq_mem_35,
      q   => group_1_2_q_xor_1_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_2_4 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_36,
      i1  => group_1_2_nq_mem_37,
      q   => group_1_2_q_xor_2_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_3_4 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_38,
      i1  => group_1_2_nq_mem_39,
      q   => group_1_2_q_xor_3_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_4_4 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_0_4,
      i1  => group_1_2_q_xor_1_4,
      q   => group_1_2_q_xor_4_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_5_4 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_2_4,
      i1  => group_1_2_q_xor_3_4,
      q   => group_1_2_q_xor_5_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_6_4 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_4_4,
      i1  => group_1_2_q_xor_5_4,
      q   => group_1_2_q_xor_6_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_7_4 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_6_4,
      i1  => group_1_2_nq_mem_parity_4,
      q   => group_1_2_sig_error_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_0_5 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_40,
      i1  => group_1_2_nq_mem_41,
      q   => group_1_2_q_xor_0_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_1_5 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_42,
      i1  => group_1_2_nq_mem_43,
      q   => group_1_2_q_xor_1_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_2_5 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_44,
      i1  => group_1_2_nq_mem_45,
      q   => group_1_2_q_xor_2_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_3_5 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_46,
      i1  => group_1_2_nq_mem_47,
      q   => group_1_2_q_xor_3_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_4_5 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_0_5,
      i1  => group_1_2_q_xor_1_5,
      q   => group_1_2_q_xor_4_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_5_5 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_2_5,
      i1  => group_1_2_q_xor_3_5,
      q   => group_1_2_q_xor_5_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_6_5 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_4_5,
      i1  => group_1_2_q_xor_5_5,
      q   => group_1_2_q_xor_6_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_7_5 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_6_5,
      i1  => group_1_2_nq_mem_parity_5,
      q   => group_1_2_sig_error_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_0_6 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_48,
      i1  => group_1_2_nq_mem_49,
      q   => group_1_2_q_xor_0_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_1_6 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_50,
      i1  => group_1_2_nq_mem_51,
      q   => group_1_2_q_xor_1_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_2_6 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_52,
      i1  => group_1_2_nq_mem_53,
      q   => group_1_2_q_xor_2_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_3_6 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_54,
      i1  => group_1_2_nq_mem_55,
      q   => group_1_2_q_xor_3_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_4_6 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_0_6,
      i1  => group_1_2_q_xor_1_6,
      q   => group_1_2_q_xor_4_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_5_6 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_2_6,
      i1  => group_1_2_q_xor_3_6,
      q   => group_1_2_q_xor_5_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_6_6 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_4_6,
      i1  => group_1_2_q_xor_5_6,
      q   => group_1_2_q_xor_6_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_7_6 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_6_6,
      i1  => group_1_2_nq_mem_parity_6,
      q   => group_1_2_sig_error_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_0_7 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_56,
      i1  => group_1_2_nq_mem_57,
      q   => group_1_2_q_xor_0_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_1_7 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_58,
      i1  => group_1_2_nq_mem_59,
      q   => group_1_2_q_xor_1_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_2_7 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_60,
      i1  => group_1_2_nq_mem_61,
      q   => group_1_2_q_xor_2_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_3_7 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_62,
      i1  => group_1_2_nq_mem_63,
      q   => group_1_2_q_xor_3_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_4_7 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_0_7,
      i1  => group_1_2_q_xor_1_7,
      q   => group_1_2_q_xor_4_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_5_7 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_2_7,
      i1  => group_1_2_q_xor_3_7,
      q   => group_1_2_q_xor_5_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_6_7 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_4_7,
      i1  => group_1_2_q_xor_5_7,
      q   => group_1_2_q_xor_6_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_7_7 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_6_7,
      i1  => group_1_2_nq_mem_parity_7,
      q   => group_1_2_sig_error_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_0_8 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_64,
      i1  => group_1_2_nq_mem_65,
      q   => group_1_2_q_xor_0_8,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_1_8 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_66,
      i1  => group_1_2_nq_mem_67,
      q   => group_1_2_q_xor_1_8,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_2_8 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_68,
      i1  => group_1_2_nq_mem_69,
      q   => group_1_2_q_xor_2_8,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_3_8 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_70,
      i1  => group_1_2_nq_mem_71,
      q   => group_1_2_q_xor_3_8,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_4_8 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_0_8,
      i1  => group_1_2_q_xor_1_8,
      q   => group_1_2_q_xor_4_8,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_5_8 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_2_8,
      i1  => group_1_2_q_xor_3_8,
      q   => group_1_2_q_xor_5_8,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_6_8 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_4_8,
      i1  => group_1_2_q_xor_5_8,
      q   => group_1_2_q_xor_6_8,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_7_8 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_6_8,
      i1  => group_1_2_nq_mem_parity_8,
      q   => group_1_2_sig_error_8,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_0_9 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_72,
      i1  => group_1_2_nq_mem_73,
      q   => group_1_2_q_xor_0_9,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_1_9 : xr2_x1
   port map (
      i0  => group_1_2_nq_mem_74,
      i1  => group_1_2_nq_mem_75,
      q   => group_1_2_q_xor_1_9,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_2_9 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_0_9,
      i1  => group_1_2_q_xor_1_9,
      q   => group_1_2_q_xor_2_9,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_3_9 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_2_9,
      i1  => group_1_2_nq_mem_76,
      q   => group_1_2_q_xor_3_9,
      vdd => vdd,
      vss => vss
   );

group_1_2_xor_4_9 : xr2_x1
   port map (
      i0  => group_1_2_q_xor_3_9,
      i1  => group_1_2_nq_mem_parity_9,
      q   => group_1_2_sig_error_9,
      vdd => vdd,
      vss => vss
   );

group_1_2_or_0 : o4_x2
   port map (
      i0  => group_1_2_sig_error_0,
      i1  => group_1_2_sig_error_1,
      i2  => group_1_2_sig_error_2,
      i3  => group_1_2_sig_error_3,
      q   => group_1_2_error_0123,
      vdd => vdd,
      vss => vss
   );

group_1_2_or_1 : o4_x2
   port map (
      i0  => group_1_2_sig_error_4,
      i1  => group_1_2_sig_error_5,
      i2  => group_1_2_sig_error_6,
      i3  => group_1_2_sig_error_7,
      q   => group_1_2_error_4567,
      vdd => vdd,
      vss => vss
   );

group_1_2_or_2 : o4_x2
   port map (
      i0  => group_1_2_sig_error_8,
      i1  => group_1_2_sig_error_9,
      i2  => group_1_2_error_0123,
      i3  => group_1_2_error_4567,
      q   => group_1_2_error_01234567,
      vdd => vdd,
      vss => vss
   );

group_1_2_or_3 : o2_x2
   port map (
      i0  => g_0_2_error_rig,
      i1  => group_1_2_error_01234567,
      q   => g_1_2_error_rig,
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_0 : buf_x2
   port map (
      i   => g_0_2_strobe_0_rig,
      q   => g_1_2_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_1 : buf_x2
   port map (
      i   => g_0_2_strobe_1_rig,
      q   => g_1_2_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_2 : buf_x2
   port map (
      i   => g_0_2_strobe_2_rig,
      q   => g_1_2_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_3 : buf_x2
   port map (
      i   => g_0_2_strobe_3_rig,
      q   => g_1_2_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_4 : buf_x2
   port map (
      i   => g_0_2_strobe_4_rig,
      q   => g_1_2_strobe_4_rig,
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_5 : buf_x2
   port map (
      i   => g_0_2_strobe_5_rig,
      q   => g_1_2_strobe_5_rig,
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_6 : buf_x2
   port map (
      i   => g_0_2_strobe_6_rig,
      q   => g_1_2_strobe_6_rig,
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_7 : buf_x2
   port map (
      i   => g_0_2_strobe_7_rig,
      q   => g_1_2_strobe_7_rig,
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_8 : buf_x2
   port map (
      i   => g_0_2_strobe_8_rig,
      q   => g_1_2_strobe_8_rig,
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_9 : buf_x2
   port map (
      i   => g_0_2_strobe_9_rig,
      q   => g_1_2_strobe_9_rig,
      vdd => vdd,
      vss => vss
   );

group_1_2_and_0 : a2_x2
   port map (
      i0  => g_0_2_strobe_0_rig,
      i1  => g_1_2_column_top,
      q   => group_1_2_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_and_1 : a2_x2
   port map (
      i0  => g_0_2_strobe_1_rig,
      i1  => g_1_2_column_top,
      q   => group_1_2_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_and_2 : a2_x2
   port map (
      i0  => g_0_2_strobe_2_rig,
      i1  => g_1_2_column_top,
      q   => group_1_2_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_and_3 : a2_x2
   port map (
      i0  => g_0_2_strobe_3_rig,
      i1  => g_1_2_column_top,
      q   => group_1_2_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_and_4 : a2_x2
   port map (
      i0  => g_0_2_strobe_4_rig,
      i1  => g_1_2_column_top,
      q   => group_1_2_strobe_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_and_5 : a2_x2
   port map (
      i0  => g_0_2_strobe_5_rig,
      i1  => g_1_2_column_top,
      q   => group_1_2_strobe_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_and_6 : a2_x2
   port map (
      i0  => g_0_2_strobe_6_rig,
      i1  => g_1_2_column_top,
      q   => group_1_2_strobe_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_and_7 : a2_x2
   port map (
      i0  => g_0_2_strobe_7_rig,
      i1  => g_1_2_column_top,
      q   => group_1_2_strobe_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_and_8 : a2_x2
   port map (
      i0  => g_0_2_strobe_8_rig,
      i1  => g_1_2_column_top,
      q   => group_1_2_strobe_8,
      vdd => vdd,
      vss => vss
   );

group_1_2_and_9 : a2_x2
   port map (
      i0  => g_0_2_strobe_9_rig,
      i1  => g_1_2_column_top,
      q   => group_1_2_strobe_9,
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_col : buf_x2
   port map (
      i   => g_1_2_column_top,
      q   => g_1_1_column_top,
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_data_0 : buf_x2
   port map (
      i   => g_1_2_data_top(0),
      q   => g_1_1_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_data_1 : buf_x2
   port map (
      i   => g_1_2_data_top(1),
      q   => g_1_1_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_data_2 : buf_x2
   port map (
      i   => g_1_2_data_top(2),
      q   => g_1_1_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_data_3 : buf_x2
   port map (
      i   => g_1_2_data_top(3),
      q   => g_1_1_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_data_4 : buf_x2
   port map (
      i   => g_1_2_data_top(4),
      q   => g_1_1_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_data_5 : buf_x2
   port map (
      i   => g_1_2_data_top(5),
      q   => g_1_1_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_data_6 : buf_x2
   port map (
      i   => g_1_2_data_top(6),
      q   => g_1_1_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_data_7 : buf_x2
   port map (
      i   => g_1_2_data_top(7),
      q   => g_1_1_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_1_2_buffer_data_8 : buf_x2
   port map (
      i   => g_1_2_data_top(8),
      q   => g_1_1_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_76,
      nq  => group_1_2_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_75,
      nq  => group_1_2_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_74,
      nq  => group_1_2_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_7_q7_ins : a3_x2
   port map (
      i0  => group_1_2_nq_mem_75,
      i1  => group_1_2_nq_mem_74,
      i2  => group_1_2_nq_mem_76,
      q   => g_1_1_cmd_rig_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_7_q6_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_7_not_cmd(1),
      i1  => group_1_2_decoder_vertical_track_7_not_cmd(2),
      i2  => group_1_2_nq_mem_74,
      nq  => g_1_1_cmd_lef_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_7_q5_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_7_not_cmd(0),
      i1  => group_1_2_decoder_vertical_track_7_not_cmd(2),
      i2  => group_1_2_nq_mem_75,
      nq  => g_1_1_cmd_bot_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_74,
      i1  => group_1_2_decoder_vertical_track_7_not_cmd(2),
      i2  => group_1_2_nq_mem_75,
      nq  => group_1_2_cmd_rig_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_7_not_cmd(0),
      i1  => group_1_2_decoder_vertical_track_7_not_cmd(1),
      i2  => group_1_2_nq_mem_76,
      nq  => group_1_2_cmd_lef_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_7_not_cmd(1),
      i1  => group_1_2_nq_mem_76,
      i2  => group_1_2_nq_mem_74,
      nq  => group_1_2_cmd_top_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_7_not_cmd(0),
      i1  => group_1_2_nq_mem_75,
      i2  => group_1_2_nq_mem_76,
      nq  => group_1_2_cmd_pin5_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_7_q0_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_75,
      i1  => group_1_2_nq_mem_74,
      i2  => group_1_2_nq_mem_76,
      nq  => group_1_2_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_73,
      nq  => group_1_2_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_72,
      nq  => group_1_2_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_71,
      nq  => group_1_2_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_6_q7_ins : a3_x2
   port map (
      i0  => group_1_2_nq_mem_72,
      i1  => group_1_2_nq_mem_71,
      i2  => group_1_2_nq_mem_73,
      q   => g_1_1_cmd_rig_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_6_q6_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_6_not_cmd(1),
      i1  => group_1_2_decoder_vertical_track_6_not_cmd(2),
      i2  => group_1_2_nq_mem_71,
      nq  => g_1_1_cmd_lef_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_6_q5_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_6_not_cmd(0),
      i1  => group_1_2_decoder_vertical_track_6_not_cmd(2),
      i2  => group_1_2_nq_mem_72,
      nq  => g_1_1_cmd_bot_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_71,
      i1  => group_1_2_decoder_vertical_track_6_not_cmd(2),
      i2  => group_1_2_nq_mem_72,
      nq  => group_1_2_cmd_rig_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_6_not_cmd(0),
      i1  => group_1_2_decoder_vertical_track_6_not_cmd(1),
      i2  => group_1_2_nq_mem_73,
      nq  => group_1_2_cmd_lef_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_6_not_cmd(1),
      i1  => group_1_2_nq_mem_73,
      i2  => group_1_2_nq_mem_71,
      nq  => group_1_2_cmd_top_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_6_not_cmd(0),
      i1  => group_1_2_nq_mem_72,
      i2  => group_1_2_nq_mem_73,
      nq  => group_1_2_cmd_pin5_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_6_q0_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_72,
      i1  => group_1_2_nq_mem_71,
      i2  => group_1_2_nq_mem_73,
      nq  => group_1_2_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_70,
      nq  => group_1_2_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_69,
      nq  => group_1_2_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_68,
      nq  => group_1_2_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_5_q7_ins : a3_x2
   port map (
      i0  => group_1_2_nq_mem_69,
      i1  => group_1_2_nq_mem_68,
      i2  => group_1_2_nq_mem_70,
      q   => g_1_1_cmd_rig_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_5_q6_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_5_not_cmd(1),
      i1  => group_1_2_decoder_vertical_track_5_not_cmd(2),
      i2  => group_1_2_nq_mem_68,
      nq  => g_1_1_cmd_lef_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_5_q5_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_5_not_cmd(0),
      i1  => group_1_2_decoder_vertical_track_5_not_cmd(2),
      i2  => group_1_2_nq_mem_69,
      nq  => g_1_1_cmd_bot_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_68,
      i1  => group_1_2_decoder_vertical_track_5_not_cmd(2),
      i2  => group_1_2_nq_mem_69,
      nq  => group_1_2_cmd_rig_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_5_not_cmd(0),
      i1  => group_1_2_decoder_vertical_track_5_not_cmd(1),
      i2  => group_1_2_nq_mem_70,
      nq  => group_1_2_cmd_lef_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_5_not_cmd(1),
      i1  => group_1_2_nq_mem_70,
      i2  => group_1_2_nq_mem_68,
      nq  => group_1_2_cmd_top_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_5_not_cmd(0),
      i1  => group_1_2_nq_mem_69,
      i2  => group_1_2_nq_mem_70,
      nq  => group_1_2_cmd_pin5_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_5_q0_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_69,
      i1  => group_1_2_nq_mem_68,
      i2  => group_1_2_nq_mem_70,
      nq  => group_1_2_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_67,
      nq  => group_1_2_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_66,
      nq  => group_1_2_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_65,
      nq  => group_1_2_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_4_q7_ins : a3_x2
   port map (
      i0  => group_1_2_nq_mem_66,
      i1  => group_1_2_nq_mem_65,
      i2  => group_1_2_nq_mem_67,
      q   => g_1_1_cmd_rig_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_4_q6_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_4_not_cmd(1),
      i1  => group_1_2_decoder_vertical_track_4_not_cmd(2),
      i2  => group_1_2_nq_mem_65,
      nq  => g_1_1_cmd_lef_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_4_q5_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_4_not_cmd(0),
      i1  => group_1_2_decoder_vertical_track_4_not_cmd(2),
      i2  => group_1_2_nq_mem_66,
      nq  => g_1_1_cmd_bot_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_65,
      i1  => group_1_2_decoder_vertical_track_4_not_cmd(2),
      i2  => group_1_2_nq_mem_66,
      nq  => group_1_2_cmd_rig_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_4_not_cmd(0),
      i1  => group_1_2_decoder_vertical_track_4_not_cmd(1),
      i2  => group_1_2_nq_mem_67,
      nq  => group_1_2_cmd_lef_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_4_not_cmd(1),
      i1  => group_1_2_nq_mem_67,
      i2  => group_1_2_nq_mem_65,
      nq  => group_1_2_cmd_top_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_4_not_cmd(0),
      i1  => group_1_2_nq_mem_66,
      i2  => group_1_2_nq_mem_67,
      nq  => group_1_2_cmd_pin5_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_4_q0_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_66,
      i1  => group_1_2_nq_mem_65,
      i2  => group_1_2_nq_mem_67,
      nq  => group_1_2_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_64,
      nq  => group_1_2_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_63,
      nq  => group_1_2_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_62,
      nq  => group_1_2_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_3_q7_ins : a3_x2
   port map (
      i0  => group_1_2_nq_mem_63,
      i1  => group_1_2_nq_mem_62,
      i2  => group_1_2_nq_mem_64,
      q   => g_1_1_cmd_rig_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_3_q6_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_3_not_cmd(1),
      i1  => group_1_2_decoder_vertical_track_3_not_cmd(2),
      i2  => group_1_2_nq_mem_62,
      nq  => g_1_1_cmd_lef_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_3_q5_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_3_not_cmd(0),
      i1  => group_1_2_decoder_vertical_track_3_not_cmd(2),
      i2  => group_1_2_nq_mem_63,
      nq  => g_1_1_cmd_bot_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_62,
      i1  => group_1_2_decoder_vertical_track_3_not_cmd(2),
      i2  => group_1_2_nq_mem_63,
      nq  => group_1_2_cmd_rig_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_3_not_cmd(0),
      i1  => group_1_2_decoder_vertical_track_3_not_cmd(1),
      i2  => group_1_2_nq_mem_64,
      nq  => group_1_2_cmd_lef_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_3_not_cmd(1),
      i1  => group_1_2_nq_mem_64,
      i2  => group_1_2_nq_mem_62,
      nq  => group_1_2_cmd_top_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_3_not_cmd(0),
      i1  => group_1_2_nq_mem_63,
      i2  => group_1_2_nq_mem_64,
      nq  => group_1_2_cmd_pin5_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_3_q0_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_63,
      i1  => group_1_2_nq_mem_62,
      i2  => group_1_2_nq_mem_64,
      nq  => group_1_2_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_61,
      nq  => group_1_2_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_60,
      nq  => group_1_2_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_59,
      nq  => group_1_2_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_2_q7_ins : a3_x2
   port map (
      i0  => group_1_2_nq_mem_60,
      i1  => group_1_2_nq_mem_59,
      i2  => group_1_2_nq_mem_61,
      q   => g_1_1_cmd_rig_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_2_q6_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_2_not_cmd(1),
      i1  => group_1_2_decoder_vertical_track_2_not_cmd(2),
      i2  => group_1_2_nq_mem_59,
      nq  => g_1_1_cmd_lef_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_2_q5_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_2_not_cmd(0),
      i1  => group_1_2_decoder_vertical_track_2_not_cmd(2),
      i2  => group_1_2_nq_mem_60,
      nq  => g_1_1_cmd_bot_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_59,
      i1  => group_1_2_decoder_vertical_track_2_not_cmd(2),
      i2  => group_1_2_nq_mem_60,
      nq  => group_1_2_cmd_rig_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_2_not_cmd(0),
      i1  => group_1_2_decoder_vertical_track_2_not_cmd(1),
      i2  => group_1_2_nq_mem_61,
      nq  => group_1_2_cmd_lef_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_2_not_cmd(1),
      i1  => group_1_2_nq_mem_61,
      i2  => group_1_2_nq_mem_59,
      nq  => group_1_2_cmd_top_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_2_not_cmd(0),
      i1  => group_1_2_nq_mem_60,
      i2  => group_1_2_nq_mem_61,
      nq  => group_1_2_cmd_pin5_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_2_q0_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_60,
      i1  => group_1_2_nq_mem_59,
      i2  => group_1_2_nq_mem_61,
      nq  => group_1_2_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_58,
      nq  => group_1_2_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_57,
      nq  => group_1_2_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_56,
      nq  => group_1_2_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_1_q7_ins : a3_x2
   port map (
      i0  => group_1_2_nq_mem_57,
      i1  => group_1_2_nq_mem_56,
      i2  => group_1_2_nq_mem_58,
      q   => g_1_1_cmd_rig_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_1_q6_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_1_not_cmd(1),
      i1  => group_1_2_decoder_vertical_track_1_not_cmd(2),
      i2  => group_1_2_nq_mem_56,
      nq  => g_1_1_cmd_lef_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_1_q5_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_1_not_cmd(0),
      i1  => group_1_2_decoder_vertical_track_1_not_cmd(2),
      i2  => group_1_2_nq_mem_57,
      nq  => g_1_1_cmd_bot_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_56,
      i1  => group_1_2_decoder_vertical_track_1_not_cmd(2),
      i2  => group_1_2_nq_mem_57,
      nq  => group_1_2_cmd_rig_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_1_not_cmd(0),
      i1  => group_1_2_decoder_vertical_track_1_not_cmd(1),
      i2  => group_1_2_nq_mem_58,
      nq  => group_1_2_cmd_lef_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_1_not_cmd(1),
      i1  => group_1_2_nq_mem_58,
      i2  => group_1_2_nq_mem_56,
      nq  => group_1_2_cmd_top_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_1_not_cmd(0),
      i1  => group_1_2_nq_mem_57,
      i2  => group_1_2_nq_mem_58,
      nq  => group_1_2_cmd_pin5_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_1_q0_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_57,
      i1  => group_1_2_nq_mem_56,
      i2  => group_1_2_nq_mem_58,
      nq  => group_1_2_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_55,
      nq  => group_1_2_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_54,
      nq  => group_1_2_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_53,
      nq  => group_1_2_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_0_q7_ins : a3_x2
   port map (
      i0  => group_1_2_nq_mem_54,
      i1  => group_1_2_nq_mem_53,
      i2  => group_1_2_nq_mem_55,
      q   => g_1_1_cmd_rig_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_0_q6_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_0_not_cmd(1),
      i1  => group_1_2_decoder_vertical_track_0_not_cmd(2),
      i2  => group_1_2_nq_mem_53,
      nq  => g_1_1_cmd_lef_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_0_q5_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_0_not_cmd(0),
      i1  => group_1_2_decoder_vertical_track_0_not_cmd(2),
      i2  => group_1_2_nq_mem_54,
      nq  => g_1_1_cmd_bot_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_53,
      i1  => group_1_2_decoder_vertical_track_0_not_cmd(2),
      i2  => group_1_2_nq_mem_54,
      nq  => group_1_2_cmd_rig_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_0_not_cmd(0),
      i1  => group_1_2_decoder_vertical_track_0_not_cmd(1),
      i2  => group_1_2_nq_mem_55,
      nq  => group_1_2_cmd_lef_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_0_not_cmd(1),
      i1  => group_1_2_nq_mem_55,
      i2  => group_1_2_nq_mem_53,
      nq  => group_1_2_cmd_top_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_vertical_track_0_not_cmd(0),
      i1  => group_1_2_nq_mem_54,
      i2  => group_1_2_nq_mem_55,
      nq  => group_1_2_cmd_pin5_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_vertical_track_0_q0_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_54,
      i1  => group_1_2_nq_mem_53,
      i2  => group_1_2_nq_mem_55,
      nq  => group_1_2_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_rightside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_23,
      i0  => g_1_1_top_0,
      i1  => g_1_1_top_1,
      nq  => group_1_2_clb_rightside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_rightside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_23,
      i0  => g_1_1_top_2,
      i1  => g_1_1_top_3,
      nq  => group_1_2_clb_rightside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_rightside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_23,
      i0  => g_1_1_top_4,
      i1  => g_1_1_top_5,
      nq  => group_1_2_clb_rightside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_rightside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_23,
      i0  => g_1_1_top_6,
      i1  => g_1_1_top_7,
      nq  => group_1_2_clb_rightside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_rightside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_24,
      i0  => group_1_2_clb_rightside_in2_mux_q00,
      i1  => group_1_2_clb_rightside_in2_mux_q01,
      nq  => group_1_2_clb_rightside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_rightside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_24,
      i0  => group_1_2_clb_rightside_in2_mux_q02,
      i1  => group_1_2_clb_rightside_in2_mux_q03,
      nq  => group_1_2_clb_rightside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_rightside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_1_2_nq_mem_25,
      i0  => group_1_2_clb_rightside_in2_mux_q10,
      i1  => group_1_2_clb_rightside_in2_mux_q11,
      q   => g_1_2_out_rig,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_in3_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_26,
      i0  => g_1_1_top_0,
      i1  => g_1_1_top_1,
      nq  => group_1_2_clb_in3_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_in3_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_26,
      i0  => g_1_1_top_2,
      i1  => g_1_1_top_3,
      nq  => group_1_2_clb_in3_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_in3_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_26,
      i0  => g_1_1_top_4,
      i1  => g_1_1_top_5,
      nq  => group_1_2_clb_in3_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_in3_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_26,
      i0  => g_1_1_top_6,
      i1  => g_1_1_top_7,
      nq  => group_1_2_clb_in3_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_in3_mux_mx10 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_27,
      i0  => group_1_2_clb_in3_mux_q00,
      i1  => group_1_2_clb_in3_mux_q01,
      nq  => group_1_2_clb_in3_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_in3_mux_mx11 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_27,
      i0  => group_1_2_clb_in3_mux_q02,
      i1  => group_1_2_clb_in3_mux_q03,
      nq  => group_1_2_clb_in3_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_in3_mux_mx20 : mx2_x2
   port map (
      cmd => group_1_2_nq_mem_28,
      i0  => group_1_2_clb_in3_mux_q10,
      i1  => group_1_2_clb_in3_mux_q11,
      q   => group_1_2_in_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_52,
      nq  => group_1_2_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_51,
      nq  => group_1_2_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_50,
      nq  => group_1_2_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_7_q6_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_7_not_cmd(1),
      i1  => group_1_2_decoder_horizon_track_7_not_cmd(2),
      i2  => group_1_2_nq_mem_50,
      nq  => g_0_2_cmd_bot_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_7_q5_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_7_not_cmd(0),
      i1  => group_1_2_decoder_horizon_track_7_not_cmd(2),
      i2  => group_1_2_nq_mem_51,
      nq  => g_0_2_cmd_top_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_50,
      i1  => group_1_2_decoder_horizon_track_7_not_cmd(2),
      i2  => group_1_2_nq_mem_51,
      nq  => group_1_2_cmd_rig_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_7_not_cmd(0),
      i1  => group_1_2_decoder_horizon_track_7_not_cmd(1),
      i2  => group_1_2_nq_mem_52,
      nq  => group_1_2_cmd_bot_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_7_not_cmd(1),
      i1  => group_1_2_nq_mem_52,
      i2  => group_1_2_nq_mem_50,
      nq  => group_1_2_cmd_top_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_7_not_cmd(0),
      i1  => group_1_2_nq_mem_51,
      i2  => group_1_2_nq_mem_52,
      nq  => group_1_2_cmd_pin4_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_7_not_cmd(1),
      i1  => group_1_2_decoder_horizon_track_7_not_cmd(0),
      i2  => group_1_2_decoder_horizon_track_7_not_cmd(2),
      nq  => group_1_2_decoder_horizon_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_2_nq_mem_51,
      i1  => group_1_2_nq_mem_50,
      i2  => group_1_2_nq_mem_52,
      nq  => group_1_2_decoder_horizon_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_7_q0_ins : na2_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_7_na3_x1_2_sig,
      i1  => group_1_2_decoder_horizon_track_7_na3_x1_sig,
      nq  => group_1_2_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_49,
      nq  => group_1_2_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_48,
      nq  => group_1_2_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_47,
      nq  => group_1_2_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_6_q6_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_6_not_cmd(1),
      i1  => group_1_2_decoder_horizon_track_6_not_cmd(2),
      i2  => group_1_2_nq_mem_47,
      nq  => g_0_2_cmd_bot_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_6_q5_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_6_not_cmd(0),
      i1  => group_1_2_decoder_horizon_track_6_not_cmd(2),
      i2  => group_1_2_nq_mem_48,
      nq  => g_0_2_cmd_top_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_47,
      i1  => group_1_2_decoder_horizon_track_6_not_cmd(2),
      i2  => group_1_2_nq_mem_48,
      nq  => group_1_2_cmd_rig_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_6_not_cmd(0),
      i1  => group_1_2_decoder_horizon_track_6_not_cmd(1),
      i2  => group_1_2_nq_mem_49,
      nq  => group_1_2_cmd_bot_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_6_not_cmd(1),
      i1  => group_1_2_nq_mem_49,
      i2  => group_1_2_nq_mem_47,
      nq  => group_1_2_cmd_top_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_6_not_cmd(0),
      i1  => group_1_2_nq_mem_48,
      i2  => group_1_2_nq_mem_49,
      nq  => group_1_2_cmd_pin4_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_6_not_cmd(1),
      i1  => group_1_2_decoder_horizon_track_6_not_cmd(0),
      i2  => group_1_2_decoder_horizon_track_6_not_cmd(2),
      nq  => group_1_2_decoder_horizon_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_2_nq_mem_48,
      i1  => group_1_2_nq_mem_47,
      i2  => group_1_2_nq_mem_49,
      nq  => group_1_2_decoder_horizon_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_6_q0_ins : na2_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_6_na3_x1_2_sig,
      i1  => group_1_2_decoder_horizon_track_6_na3_x1_sig,
      nq  => group_1_2_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_46,
      nq  => group_1_2_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_45,
      nq  => group_1_2_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_44,
      nq  => group_1_2_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_5_q6_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_5_not_cmd(1),
      i1  => group_1_2_decoder_horizon_track_5_not_cmd(2),
      i2  => group_1_2_nq_mem_44,
      nq  => g_0_2_cmd_bot_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_5_q5_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_5_not_cmd(0),
      i1  => group_1_2_decoder_horizon_track_5_not_cmd(2),
      i2  => group_1_2_nq_mem_45,
      nq  => g_0_2_cmd_top_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_44,
      i1  => group_1_2_decoder_horizon_track_5_not_cmd(2),
      i2  => group_1_2_nq_mem_45,
      nq  => group_1_2_cmd_rig_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_5_not_cmd(0),
      i1  => group_1_2_decoder_horizon_track_5_not_cmd(1),
      i2  => group_1_2_nq_mem_46,
      nq  => group_1_2_cmd_bot_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_5_not_cmd(1),
      i1  => group_1_2_nq_mem_46,
      i2  => group_1_2_nq_mem_44,
      nq  => group_1_2_cmd_top_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_5_not_cmd(0),
      i1  => group_1_2_nq_mem_45,
      i2  => group_1_2_nq_mem_46,
      nq  => group_1_2_cmd_pin4_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_5_not_cmd(1),
      i1  => group_1_2_decoder_horizon_track_5_not_cmd(0),
      i2  => group_1_2_decoder_horizon_track_5_not_cmd(2),
      nq  => group_1_2_decoder_horizon_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_2_nq_mem_45,
      i1  => group_1_2_nq_mem_44,
      i2  => group_1_2_nq_mem_46,
      nq  => group_1_2_decoder_horizon_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_5_q0_ins : na2_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_5_na3_x1_2_sig,
      i1  => group_1_2_decoder_horizon_track_5_na3_x1_sig,
      nq  => group_1_2_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_43,
      nq  => group_1_2_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_42,
      nq  => group_1_2_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_41,
      nq  => group_1_2_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_4_q6_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_4_not_cmd(1),
      i1  => group_1_2_decoder_horizon_track_4_not_cmd(2),
      i2  => group_1_2_nq_mem_41,
      nq  => g_0_2_cmd_bot_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_4_q5_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_4_not_cmd(0),
      i1  => group_1_2_decoder_horizon_track_4_not_cmd(2),
      i2  => group_1_2_nq_mem_42,
      nq  => g_0_2_cmd_top_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_41,
      i1  => group_1_2_decoder_horizon_track_4_not_cmd(2),
      i2  => group_1_2_nq_mem_42,
      nq  => group_1_2_cmd_rig_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_4_not_cmd(0),
      i1  => group_1_2_decoder_horizon_track_4_not_cmd(1),
      i2  => group_1_2_nq_mem_43,
      nq  => group_1_2_cmd_bot_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_4_not_cmd(1),
      i1  => group_1_2_nq_mem_43,
      i2  => group_1_2_nq_mem_41,
      nq  => group_1_2_cmd_top_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_4_not_cmd(0),
      i1  => group_1_2_nq_mem_42,
      i2  => group_1_2_nq_mem_43,
      nq  => group_1_2_cmd_pin4_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_4_not_cmd(1),
      i1  => group_1_2_decoder_horizon_track_4_not_cmd(0),
      i2  => group_1_2_decoder_horizon_track_4_not_cmd(2),
      nq  => group_1_2_decoder_horizon_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_2_nq_mem_42,
      i1  => group_1_2_nq_mem_41,
      i2  => group_1_2_nq_mem_43,
      nq  => group_1_2_decoder_horizon_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_4_q0_ins : na2_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_4_na3_x1_2_sig,
      i1  => group_1_2_decoder_horizon_track_4_na3_x1_sig,
      nq  => group_1_2_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_40,
      nq  => group_1_2_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_39,
      nq  => group_1_2_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_38,
      nq  => group_1_2_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_3_q6_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_3_not_cmd(1),
      i1  => group_1_2_decoder_horizon_track_3_not_cmd(2),
      i2  => group_1_2_nq_mem_38,
      nq  => g_0_2_cmd_bot_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_3_q5_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_3_not_cmd(0),
      i1  => group_1_2_decoder_horizon_track_3_not_cmd(2),
      i2  => group_1_2_nq_mem_39,
      nq  => g_0_2_cmd_top_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_38,
      i1  => group_1_2_decoder_horizon_track_3_not_cmd(2),
      i2  => group_1_2_nq_mem_39,
      nq  => group_1_2_cmd_rig_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_3_not_cmd(0),
      i1  => group_1_2_decoder_horizon_track_3_not_cmd(1),
      i2  => group_1_2_nq_mem_40,
      nq  => group_1_2_cmd_bot_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_3_not_cmd(1),
      i1  => group_1_2_nq_mem_40,
      i2  => group_1_2_nq_mem_38,
      nq  => group_1_2_cmd_top_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_3_not_cmd(0),
      i1  => group_1_2_nq_mem_39,
      i2  => group_1_2_nq_mem_40,
      nq  => group_1_2_cmd_pin4_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_3_not_cmd(1),
      i1  => group_1_2_decoder_horizon_track_3_not_cmd(0),
      i2  => group_1_2_decoder_horizon_track_3_not_cmd(2),
      nq  => group_1_2_decoder_horizon_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_2_nq_mem_39,
      i1  => group_1_2_nq_mem_38,
      i2  => group_1_2_nq_mem_40,
      nq  => group_1_2_decoder_horizon_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_3_q0_ins : na2_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_3_na3_x1_2_sig,
      i1  => group_1_2_decoder_horizon_track_3_na3_x1_sig,
      nq  => group_1_2_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_37,
      nq  => group_1_2_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_36,
      nq  => group_1_2_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_35,
      nq  => group_1_2_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_2_q6_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_2_not_cmd(1),
      i1  => group_1_2_decoder_horizon_track_2_not_cmd(2),
      i2  => group_1_2_nq_mem_35,
      nq  => g_0_2_cmd_bot_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_2_q5_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_2_not_cmd(0),
      i1  => group_1_2_decoder_horizon_track_2_not_cmd(2),
      i2  => group_1_2_nq_mem_36,
      nq  => g_0_2_cmd_top_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_35,
      i1  => group_1_2_decoder_horizon_track_2_not_cmd(2),
      i2  => group_1_2_nq_mem_36,
      nq  => group_1_2_cmd_rig_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_2_not_cmd(0),
      i1  => group_1_2_decoder_horizon_track_2_not_cmd(1),
      i2  => group_1_2_nq_mem_37,
      nq  => group_1_2_cmd_bot_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_2_not_cmd(1),
      i1  => group_1_2_nq_mem_37,
      i2  => group_1_2_nq_mem_35,
      nq  => group_1_2_cmd_top_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_2_not_cmd(0),
      i1  => group_1_2_nq_mem_36,
      i2  => group_1_2_nq_mem_37,
      nq  => group_1_2_cmd_pin4_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_2_not_cmd(1),
      i1  => group_1_2_decoder_horizon_track_2_not_cmd(0),
      i2  => group_1_2_decoder_horizon_track_2_not_cmd(2),
      nq  => group_1_2_decoder_horizon_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_2_nq_mem_36,
      i1  => group_1_2_nq_mem_35,
      i2  => group_1_2_nq_mem_37,
      nq  => group_1_2_decoder_horizon_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_2_q0_ins : na2_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_2_na3_x1_2_sig,
      i1  => group_1_2_decoder_horizon_track_2_na3_x1_sig,
      nq  => group_1_2_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_34,
      nq  => group_1_2_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_33,
      nq  => group_1_2_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_32,
      nq  => group_1_2_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_1_q6_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_1_not_cmd(1),
      i1  => group_1_2_decoder_horizon_track_1_not_cmd(2),
      i2  => group_1_2_nq_mem_32,
      nq  => g_0_2_cmd_bot_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_1_q5_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_1_not_cmd(0),
      i1  => group_1_2_decoder_horizon_track_1_not_cmd(2),
      i2  => group_1_2_nq_mem_33,
      nq  => g_0_2_cmd_top_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_32,
      i1  => group_1_2_decoder_horizon_track_1_not_cmd(2),
      i2  => group_1_2_nq_mem_33,
      nq  => group_1_2_cmd_rig_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_1_not_cmd(0),
      i1  => group_1_2_decoder_horizon_track_1_not_cmd(1),
      i2  => group_1_2_nq_mem_34,
      nq  => group_1_2_cmd_bot_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_1_not_cmd(1),
      i1  => group_1_2_nq_mem_34,
      i2  => group_1_2_nq_mem_32,
      nq  => group_1_2_cmd_top_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_1_not_cmd(0),
      i1  => group_1_2_nq_mem_33,
      i2  => group_1_2_nq_mem_34,
      nq  => group_1_2_cmd_pin4_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_1_not_cmd(1),
      i1  => group_1_2_decoder_horizon_track_1_not_cmd(0),
      i2  => group_1_2_decoder_horizon_track_1_not_cmd(2),
      nq  => group_1_2_decoder_horizon_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_2_nq_mem_33,
      i1  => group_1_2_nq_mem_32,
      i2  => group_1_2_nq_mem_34,
      nq  => group_1_2_decoder_horizon_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_1_q0_ins : na2_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_1_na3_x1_2_sig,
      i1  => group_1_2_decoder_horizon_track_1_na3_x1_sig,
      nq  => group_1_2_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_31,
      nq  => group_1_2_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_30,
      nq  => group_1_2_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_2_nq_mem_29,
      nq  => group_1_2_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_0_q6_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_0_not_cmd(1),
      i1  => group_1_2_decoder_horizon_track_0_not_cmd(2),
      i2  => group_1_2_nq_mem_29,
      nq  => g_0_2_cmd_bot_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_0_q5_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_0_not_cmd(0),
      i1  => group_1_2_decoder_horizon_track_0_not_cmd(2),
      i2  => group_1_2_nq_mem_30,
      nq  => g_0_2_cmd_top_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_1_2_nq_mem_29,
      i1  => group_1_2_decoder_horizon_track_0_not_cmd(2),
      i2  => group_1_2_nq_mem_30,
      nq  => group_1_2_cmd_rig_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_0_not_cmd(0),
      i1  => group_1_2_decoder_horizon_track_0_not_cmd(1),
      i2  => group_1_2_nq_mem_31,
      nq  => group_1_2_cmd_bot_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_0_not_cmd(1),
      i1  => group_1_2_nq_mem_31,
      i2  => group_1_2_nq_mem_29,
      nq  => group_1_2_cmd_top_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_0_not_cmd(0),
      i1  => group_1_2_nq_mem_30,
      i2  => group_1_2_nq_mem_31,
      nq  => group_1_2_cmd_pin4_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_0_not_cmd(1),
      i1  => group_1_2_decoder_horizon_track_0_not_cmd(0),
      i2  => group_1_2_decoder_horizon_track_0_not_cmd(2),
      nq  => group_1_2_decoder_horizon_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_2_nq_mem_30,
      i1  => group_1_2_nq_mem_29,
      i2  => group_1_2_nq_mem_31,
      nq  => group_1_2_decoder_horizon_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_2_decoder_horizon_track_0_q0_ins : na2_x1
   port map (
      i0  => group_1_2_decoder_horizon_track_0_na3_x1_2_sig,
      i1  => group_1_2_decoder_horizon_track_0_na3_x1_sig,
      nq  => group_1_2_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_topside_in1_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_20,
      i0  => g_0_2_rig_0,
      i1  => g_0_2_rig_1,
      nq  => group_1_2_clb_topside_in1_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_topside_in1_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_20,
      i0  => g_0_2_rig_2,
      i1  => g_0_2_rig_3,
      nq  => group_1_2_clb_topside_in1_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_topside_in1_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_20,
      i0  => g_0_2_rig_4,
      i1  => g_0_2_rig_5,
      nq  => group_1_2_clb_topside_in1_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_topside_in1_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_20,
      i0  => g_0_2_rig_6,
      i1  => g_0_2_rig_7,
      nq  => group_1_2_clb_topside_in1_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_topside_in1_mux_mx10 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_21,
      i0  => group_1_2_clb_topside_in1_mux_q00,
      i1  => group_1_2_clb_topside_in1_mux_q01,
      nq  => group_1_2_clb_topside_in1_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_topside_in1_mux_mx11 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_21,
      i0  => group_1_2_clb_topside_in1_mux_q02,
      i1  => group_1_2_clb_topside_in1_mux_q03,
      nq  => group_1_2_clb_topside_in1_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_topside_in1_mux_mx20 : mx2_x2
   port map (
      cmd => group_1_2_nq_mem_22,
      i0  => group_1_2_clb_topside_in1_mux_q10,
      i1  => group_1_2_clb_topside_in1_mux_q11,
      q   => g_1_2_out_top,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_in0_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_17,
      i0  => g_0_2_rig_0,
      i1  => g_0_2_rig_1,
      nq  => group_1_2_clb_in0_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_in0_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_17,
      i0  => g_0_2_rig_2,
      i1  => g_0_2_rig_3,
      nq  => group_1_2_clb_in0_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_in0_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_17,
      i0  => g_0_2_rig_4,
      i1  => g_0_2_rig_5,
      nq  => group_1_2_clb_in0_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_in0_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_17,
      i0  => g_0_2_rig_6,
      i1  => g_0_2_rig_7,
      nq  => group_1_2_clb_in0_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_in0_mux_mx10 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_18,
      i0  => group_1_2_clb_in0_mux_q00,
      i1  => group_1_2_clb_in0_mux_q01,
      nq  => group_1_2_clb_in0_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_in0_mux_mx11 : nmx2_x1
   port map (
      cmd => group_1_2_nq_mem_18,
      i0  => group_1_2_clb_in0_mux_q02,
      i1  => group_1_2_clb_in0_mux_q03,
      nq  => group_1_2_clb_in0_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_2_clb_in0_mux_mx20 : mx2_x2
   port map (
      cmd => group_1_2_nq_mem_19,
      i0  => group_1_2_clb_in0_mux_q10,
      i1  => group_1_2_clb_in0_mux_q11,
      q   => group_1_2_in_0,
      vdd => vdd,
      vss => vss
   );

group_1_2_lut_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_2_in_3,
      i0  => group_1_2_nq_mem_0,
      i1  => group_1_2_nq_mem_1,
      nq  => group_1_2_lut_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_2_lut_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_2_in_3,
      i0  => group_1_2_nq_mem_2,
      i1  => group_1_2_nq_mem_3,
      nq  => group_1_2_lut_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_2_lut_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_2_in_3,
      i0  => group_1_2_nq_mem_4,
      i1  => group_1_2_nq_mem_5,
      nq  => group_1_2_lut_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_2_lut_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_2_in_3,
      i0  => group_1_2_nq_mem_6,
      i1  => group_1_2_nq_mem_7,
      nq  => group_1_2_lut_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_2_lut_mux_mx04 : nmx2_x1
   port map (
      cmd => group_1_2_in_3,
      i0  => group_1_2_nq_mem_8,
      i1  => group_1_2_nq_mem_9,
      nq  => group_1_2_lut_mux_q04,
      vdd => vdd,
      vss => vss
   );

group_1_2_lut_mux_mx05 : nmx2_x1
   port map (
      cmd => group_1_2_in_3,
      i0  => group_1_2_nq_mem_10,
      i1  => group_1_2_nq_mem_11,
      nq  => group_1_2_lut_mux_q05,
      vdd => vdd,
      vss => vss
   );

group_1_2_lut_mux_mx06 : nmx2_x1
   port map (
      cmd => group_1_2_in_3,
      i0  => group_1_2_nq_mem_12,
      i1  => group_1_2_nq_mem_13,
      nq  => group_1_2_lut_mux_q06,
      vdd => vdd,
      vss => vss
   );

group_1_2_lut_mux_mx07 : nmx2_x1
   port map (
      cmd => group_1_2_in_3,
      i0  => group_1_2_nq_mem_14,
      i1  => group_1_2_nq_mem_15,
      nq  => group_1_2_lut_mux_q07,
      vdd => vdd,
      vss => vss
   );

group_1_2_lut_mux_mx10 : nmx2_x1
   port map (
      cmd => g_0_2_out_rig,
      i0  => group_1_2_lut_mux_q00,
      i1  => group_1_2_lut_mux_q01,
      nq  => group_1_2_lut_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_2_lut_mux_mx11 : nmx2_x1
   port map (
      cmd => g_0_2_out_rig,
      i0  => group_1_2_lut_mux_q02,
      i1  => group_1_2_lut_mux_q03,
      nq  => group_1_2_lut_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_2_lut_mux_mx12 : nmx2_x1
   port map (
      cmd => g_0_2_out_rig,
      i0  => group_1_2_lut_mux_q04,
      i1  => group_1_2_lut_mux_q05,
      nq  => group_1_2_lut_mux_q12,
      vdd => vdd,
      vss => vss
   );

group_1_2_lut_mux_mx13 : nmx2_x1
   port map (
      cmd => g_0_2_out_rig,
      i0  => group_1_2_lut_mux_q06,
      i1  => group_1_2_lut_mux_q07,
      nq  => group_1_2_lut_mux_q13,
      vdd => vdd,
      vss => vss
   );

group_1_2_lut_mux_mx20 : nmx2_x1
   port map (
      cmd => g_1_1_out_top,
      i0  => group_1_2_lut_mux_q10,
      i1  => group_1_2_lut_mux_q11,
      nq  => group_1_2_lut_mux_q20,
      vdd => vdd,
      vss => vss
   );

group_1_2_lut_mux_mx21 : nmx2_x1
   port map (
      cmd => g_1_1_out_top,
      i0  => group_1_2_lut_mux_q12,
      i1  => group_1_2_lut_mux_q13,
      nq  => group_1_2_lut_mux_q21,
      vdd => vdd,
      vss => vss
   );

group_1_2_lut_mux_mx30 : nmx2_x1
   port map (
      cmd => group_1_2_in_0,
      i0  => group_1_2_lut_mux_q20,
      i1  => group_1_2_lut_mux_q21,
      nq  => group_1_2_out_lut,
      vdd => vdd,
      vss => vss
   );

group_1_1_mux_scan : mx2_x2
   port map (
      cmd => g_1_1_test_in,
      i0  => group_1_1_out_lut,
      i1  => g_0_1_scout,
      q   => group_1_1_out_lut_scan,
      vdd => vdd,
      vss => vss
   );

group_1_1_flip_flop_clb : sff1_x4
   port map (
      ck  => clk_bot_x1,
      i   => group_1_1_out_lut_scan,
      q   => g_1_1_scout,
      vdd => vdd,
      vss => vss
   );

group_1_1_mux_out : mx2_x2
   port map (
      cmd => group_1_1_nq_mem_16,
      i0  => group_1_1_out_lut,
      i1  => g_1_1_scout,
      q   => group_1_1_out_clb,
      vdd => vdd,
      vss => vss
   );

group_1_1_zero_horiz_0 : zero_x0
   port map (
      nq  => group_1_1_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_1_1_cmd_zero_lef_0,
      i   => group_1_1_sig_zero_horiz_0,
      q   => g_0_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_pin4_lef_0 : ts_x4
   port map (
      cmd => group_1_1_cmd_pin4_lef_0,
      i   => group_1_1_out_clb,
      q   => g_0_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_lef_0 : ts_x4
   port map (
      cmd => group_1_1_cmd_top_lef_0,
      i   => g_1_1_top_0,
      q   => g_0_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_lef_0 : ts_x4
   port map (
      cmd => group_1_1_cmd_bot_lef_0,
      i   => g_1_0_top_0,
      q   => g_0_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_lef_0 : ts_x4
   port map (
      cmd => group_1_1_cmd_rig_lef_0,
      i   => g_1_1_rig_0,
      q   => g_0_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_rig_0 : ts_x4
   port map (
      cmd => g_1_1_cmd_top_rig_0,
      i   => g_1_1_top_0,
      q   => g_1_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_rig_0 : ts_x4
   port map (
      cmd => g_1_1_cmd_bot_rig_0,
      i   => g_1_0_top_0,
      q   => g_1_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_rig_0 : ts_x4
   port map (
      cmd => g_1_1_cmd_lef_rig_0,
      i   => g_0_1_rig_0,
      q   => g_1_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_zero_horiz_1 : zero_x0
   port map (
      nq  => group_1_1_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_1_1_cmd_zero_lef_1,
      i   => group_1_1_sig_zero_horiz_1,
      q   => g_0_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_pin4_lef_1 : ts_x4
   port map (
      cmd => group_1_1_cmd_pin4_lef_1,
      i   => group_1_1_out_clb,
      q   => g_0_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_lef_1 : ts_x4
   port map (
      cmd => group_1_1_cmd_top_lef_1,
      i   => g_1_1_top_1,
      q   => g_0_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_lef_1 : ts_x4
   port map (
      cmd => group_1_1_cmd_bot_lef_1,
      i   => g_1_0_top_1,
      q   => g_0_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_lef_1 : ts_x4
   port map (
      cmd => group_1_1_cmd_rig_lef_1,
      i   => g_1_1_rig_1,
      q   => g_0_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_rig_1 : ts_x4
   port map (
      cmd => g_1_1_cmd_top_rig_1,
      i   => g_1_1_top_1,
      q   => g_1_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_rig_1 : ts_x4
   port map (
      cmd => g_1_1_cmd_bot_rig_1,
      i   => g_1_0_top_1,
      q   => g_1_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_rig_1 : ts_x4
   port map (
      cmd => g_1_1_cmd_lef_rig_1,
      i   => g_0_1_rig_1,
      q   => g_1_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_zero_horiz_2 : zero_x0
   port map (
      nq  => group_1_1_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_1_1_cmd_zero_lef_2,
      i   => group_1_1_sig_zero_horiz_2,
      q   => g_0_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_pin4_lef_2 : ts_x4
   port map (
      cmd => group_1_1_cmd_pin4_lef_2,
      i   => group_1_1_out_clb,
      q   => g_0_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_lef_2 : ts_x4
   port map (
      cmd => group_1_1_cmd_top_lef_2,
      i   => g_1_1_top_2,
      q   => g_0_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_lef_2 : ts_x4
   port map (
      cmd => group_1_1_cmd_bot_lef_2,
      i   => g_1_0_top_2,
      q   => g_0_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_lef_2 : ts_x4
   port map (
      cmd => group_1_1_cmd_rig_lef_2,
      i   => g_1_1_rig_2,
      q   => g_0_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_rig_2 : ts_x4
   port map (
      cmd => g_1_1_cmd_top_rig_2,
      i   => g_1_1_top_2,
      q   => g_1_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_rig_2 : ts_x4
   port map (
      cmd => g_1_1_cmd_bot_rig_2,
      i   => g_1_0_top_2,
      q   => g_1_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_rig_2 : ts_x4
   port map (
      cmd => g_1_1_cmd_lef_rig_2,
      i   => g_0_1_rig_2,
      q   => g_1_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_zero_horiz_3 : zero_x0
   port map (
      nq  => group_1_1_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_1_1_cmd_zero_lef_3,
      i   => group_1_1_sig_zero_horiz_3,
      q   => g_0_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_pin4_lef_3 : ts_x4
   port map (
      cmd => group_1_1_cmd_pin4_lef_3,
      i   => group_1_1_out_clb,
      q   => g_0_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_lef_3 : ts_x4
   port map (
      cmd => group_1_1_cmd_top_lef_3,
      i   => g_1_1_top_3,
      q   => g_0_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_lef_3 : ts_x4
   port map (
      cmd => group_1_1_cmd_bot_lef_3,
      i   => g_1_0_top_3,
      q   => g_0_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_lef_3 : ts_x4
   port map (
      cmd => group_1_1_cmd_rig_lef_3,
      i   => g_1_1_rig_3,
      q   => g_0_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_rig_3 : ts_x4
   port map (
      cmd => g_1_1_cmd_top_rig_3,
      i   => g_1_1_top_3,
      q   => g_1_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_rig_3 : ts_x4
   port map (
      cmd => g_1_1_cmd_bot_rig_3,
      i   => g_1_0_top_3,
      q   => g_1_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_rig_3 : ts_x4
   port map (
      cmd => g_1_1_cmd_lef_rig_3,
      i   => g_0_1_rig_3,
      q   => g_1_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_zero_horiz_4 : zero_x0
   port map (
      nq  => group_1_1_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_1_1_cmd_zero_lef_4,
      i   => group_1_1_sig_zero_horiz_4,
      q   => g_0_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_pin4_lef_4 : ts_x4
   port map (
      cmd => group_1_1_cmd_pin4_lef_4,
      i   => group_1_1_out_clb,
      q   => g_0_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_lef_4 : ts_x4
   port map (
      cmd => group_1_1_cmd_top_lef_4,
      i   => g_1_1_top_4,
      q   => g_0_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_lef_4 : ts_x4
   port map (
      cmd => group_1_1_cmd_bot_lef_4,
      i   => g_1_0_top_4,
      q   => g_0_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_lef_4 : ts_x4
   port map (
      cmd => group_1_1_cmd_rig_lef_4,
      i   => g_1_1_rig_4,
      q   => g_0_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_rig_4 : ts_x4
   port map (
      cmd => g_1_1_cmd_top_rig_4,
      i   => g_1_1_top_4,
      q   => g_1_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_rig_4 : ts_x4
   port map (
      cmd => g_1_1_cmd_bot_rig_4,
      i   => g_1_0_top_4,
      q   => g_1_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_rig_4 : ts_x4
   port map (
      cmd => g_1_1_cmd_lef_rig_4,
      i   => g_0_1_rig_4,
      q   => g_1_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_zero_horiz_5 : zero_x0
   port map (
      nq  => group_1_1_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_1_1_cmd_zero_lef_5,
      i   => group_1_1_sig_zero_horiz_5,
      q   => g_0_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_pin4_lef_5 : ts_x4
   port map (
      cmd => group_1_1_cmd_pin4_lef_5,
      i   => group_1_1_out_clb,
      q   => g_0_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_lef_5 : ts_x4
   port map (
      cmd => group_1_1_cmd_top_lef_5,
      i   => g_1_1_top_5,
      q   => g_0_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_lef_5 : ts_x4
   port map (
      cmd => group_1_1_cmd_bot_lef_5,
      i   => g_1_0_top_5,
      q   => g_0_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_lef_5 : ts_x4
   port map (
      cmd => group_1_1_cmd_rig_lef_5,
      i   => g_1_1_rig_5,
      q   => g_0_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_rig_5 : ts_x4
   port map (
      cmd => g_1_1_cmd_top_rig_5,
      i   => g_1_1_top_5,
      q   => g_1_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_rig_5 : ts_x4
   port map (
      cmd => g_1_1_cmd_bot_rig_5,
      i   => g_1_0_top_5,
      q   => g_1_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_rig_5 : ts_x4
   port map (
      cmd => g_1_1_cmd_lef_rig_5,
      i   => g_0_1_rig_5,
      q   => g_1_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_zero_horiz_6 : zero_x0
   port map (
      nq  => group_1_1_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_1_1_cmd_zero_lef_6,
      i   => group_1_1_sig_zero_horiz_6,
      q   => g_0_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_pin4_lef_6 : ts_x4
   port map (
      cmd => group_1_1_cmd_pin4_lef_6,
      i   => group_1_1_out_clb,
      q   => g_0_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_lef_6 : ts_x4
   port map (
      cmd => group_1_1_cmd_top_lef_6,
      i   => g_1_1_top_6,
      q   => g_0_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_lef_6 : ts_x4
   port map (
      cmd => group_1_1_cmd_bot_lef_6,
      i   => g_1_0_top_6,
      q   => g_0_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_lef_6 : ts_x4
   port map (
      cmd => group_1_1_cmd_rig_lef_6,
      i   => g_1_1_rig_6,
      q   => g_0_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_rig_6 : ts_x4
   port map (
      cmd => g_1_1_cmd_top_rig_6,
      i   => g_1_1_top_6,
      q   => g_1_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_rig_6 : ts_x4
   port map (
      cmd => g_1_1_cmd_bot_rig_6,
      i   => g_1_0_top_6,
      q   => g_1_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_rig_6 : ts_x4
   port map (
      cmd => g_1_1_cmd_lef_rig_6,
      i   => g_0_1_rig_6,
      q   => g_1_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_zero_horiz_7 : zero_x0
   port map (
      nq  => group_1_1_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_1_1_cmd_zero_lef_7,
      i   => group_1_1_sig_zero_horiz_7,
      q   => g_0_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_pin4_lef_7 : ts_x4
   port map (
      cmd => group_1_1_cmd_pin4_lef_7,
      i   => group_1_1_out_clb,
      q   => g_0_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_lef_7 : ts_x4
   port map (
      cmd => group_1_1_cmd_top_lef_7,
      i   => g_1_1_top_7,
      q   => g_0_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_lef_7 : ts_x4
   port map (
      cmd => group_1_1_cmd_bot_lef_7,
      i   => g_1_0_top_7,
      q   => g_0_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_lef_7 : ts_x4
   port map (
      cmd => group_1_1_cmd_rig_lef_7,
      i   => g_1_1_rig_7,
      q   => g_0_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_rig_7 : ts_x4
   port map (
      cmd => g_1_1_cmd_top_rig_7,
      i   => g_1_1_top_7,
      q   => g_1_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_rig_7 : ts_x4
   port map (
      cmd => g_1_1_cmd_bot_rig_7,
      i   => g_1_0_top_7,
      q   => g_1_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_rig_7 : ts_x4
   port map (
      cmd => g_1_1_cmd_lef_rig_7,
      i   => g_0_1_rig_7,
      q   => g_1_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_zero_vert_0 : zero_x0
   port map (
      nq  => group_1_1_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_1_1_cmd_zero_bot_0,
      i   => group_1_1_sig_zero_vert_0,
      q   => g_1_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_pin5_bot_0 : ts_x4
   port map (
      cmd => group_1_1_cmd_pin5_bot_0,
      i   => group_1_1_out_clb,
      q   => g_1_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_bot_0 : ts_x4
   port map (
      cmd => group_1_1_cmd_top_bot_0,
      i   => g_1_1_top_0,
      q   => g_1_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_bot_0 : ts_x4
   port map (
      cmd => group_1_1_cmd_lef_bot_0,
      i   => g_0_1_rig_0,
      q   => g_1_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_bot_0 : ts_x4
   port map (
      cmd => group_1_1_cmd_rig_bot_0,
      i   => g_1_1_rig_0,
      q   => g_1_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_top_0 : ts_x4
   port map (
      cmd => g_1_1_cmd_bot_top_0,
      i   => g_1_0_top_0,
      q   => g_1_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_top_0 : ts_x4
   port map (
      cmd => g_1_1_cmd_lef_top_0,
      i   => g_0_1_rig_0,
      q   => g_1_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_top_0 : ts_x4
   port map (
      cmd => g_1_1_cmd_rig_top_0,
      i   => g_1_1_rig_0,
      q   => g_1_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_zero_vert_1 : zero_x0
   port map (
      nq  => group_1_1_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_1_1_cmd_zero_bot_1,
      i   => group_1_1_sig_zero_vert_1,
      q   => g_1_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_pin5_bot_1 : ts_x4
   port map (
      cmd => group_1_1_cmd_pin5_bot_1,
      i   => group_1_1_out_clb,
      q   => g_1_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_bot_1 : ts_x4
   port map (
      cmd => group_1_1_cmd_top_bot_1,
      i   => g_1_1_top_1,
      q   => g_1_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_bot_1 : ts_x4
   port map (
      cmd => group_1_1_cmd_lef_bot_1,
      i   => g_0_1_rig_1,
      q   => g_1_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_bot_1 : ts_x4
   port map (
      cmd => group_1_1_cmd_rig_bot_1,
      i   => g_1_1_rig_1,
      q   => g_1_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_top_1 : ts_x4
   port map (
      cmd => g_1_1_cmd_bot_top_1,
      i   => g_1_0_top_1,
      q   => g_1_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_top_1 : ts_x4
   port map (
      cmd => g_1_1_cmd_lef_top_1,
      i   => g_0_1_rig_1,
      q   => g_1_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_top_1 : ts_x4
   port map (
      cmd => g_1_1_cmd_rig_top_1,
      i   => g_1_1_rig_1,
      q   => g_1_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_zero_vert_2 : zero_x0
   port map (
      nq  => group_1_1_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_1_1_cmd_zero_bot_2,
      i   => group_1_1_sig_zero_vert_2,
      q   => g_1_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_pin5_bot_2 : ts_x4
   port map (
      cmd => group_1_1_cmd_pin5_bot_2,
      i   => group_1_1_out_clb,
      q   => g_1_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_bot_2 : ts_x4
   port map (
      cmd => group_1_1_cmd_top_bot_2,
      i   => g_1_1_top_2,
      q   => g_1_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_bot_2 : ts_x4
   port map (
      cmd => group_1_1_cmd_lef_bot_2,
      i   => g_0_1_rig_2,
      q   => g_1_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_bot_2 : ts_x4
   port map (
      cmd => group_1_1_cmd_rig_bot_2,
      i   => g_1_1_rig_2,
      q   => g_1_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_top_2 : ts_x4
   port map (
      cmd => g_1_1_cmd_bot_top_2,
      i   => g_1_0_top_2,
      q   => g_1_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_top_2 : ts_x4
   port map (
      cmd => g_1_1_cmd_lef_top_2,
      i   => g_0_1_rig_2,
      q   => g_1_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_top_2 : ts_x4
   port map (
      cmd => g_1_1_cmd_rig_top_2,
      i   => g_1_1_rig_2,
      q   => g_1_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_zero_vert_3 : zero_x0
   port map (
      nq  => group_1_1_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_1_1_cmd_zero_bot_3,
      i   => group_1_1_sig_zero_vert_3,
      q   => g_1_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_pin5_bot_3 : ts_x4
   port map (
      cmd => group_1_1_cmd_pin5_bot_3,
      i   => group_1_1_out_clb,
      q   => g_1_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_bot_3 : ts_x4
   port map (
      cmd => group_1_1_cmd_top_bot_3,
      i   => g_1_1_top_3,
      q   => g_1_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_bot_3 : ts_x4
   port map (
      cmd => group_1_1_cmd_lef_bot_3,
      i   => g_0_1_rig_3,
      q   => g_1_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_bot_3 : ts_x4
   port map (
      cmd => group_1_1_cmd_rig_bot_3,
      i   => g_1_1_rig_3,
      q   => g_1_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_top_3 : ts_x4
   port map (
      cmd => g_1_1_cmd_bot_top_3,
      i   => g_1_0_top_3,
      q   => g_1_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_top_3 : ts_x4
   port map (
      cmd => g_1_1_cmd_lef_top_3,
      i   => g_0_1_rig_3,
      q   => g_1_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_top_3 : ts_x4
   port map (
      cmd => g_1_1_cmd_rig_top_3,
      i   => g_1_1_rig_3,
      q   => g_1_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_zero_vert_4 : zero_x0
   port map (
      nq  => group_1_1_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_1_1_cmd_zero_bot_4,
      i   => group_1_1_sig_zero_vert_4,
      q   => g_1_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_pin5_bot_4 : ts_x4
   port map (
      cmd => group_1_1_cmd_pin5_bot_4,
      i   => group_1_1_out_clb,
      q   => g_1_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_bot_4 : ts_x4
   port map (
      cmd => group_1_1_cmd_top_bot_4,
      i   => g_1_1_top_4,
      q   => g_1_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_bot_4 : ts_x4
   port map (
      cmd => group_1_1_cmd_lef_bot_4,
      i   => g_0_1_rig_4,
      q   => g_1_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_bot_4 : ts_x4
   port map (
      cmd => group_1_1_cmd_rig_bot_4,
      i   => g_1_1_rig_4,
      q   => g_1_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_top_4 : ts_x4
   port map (
      cmd => g_1_1_cmd_bot_top_4,
      i   => g_1_0_top_4,
      q   => g_1_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_top_4 : ts_x4
   port map (
      cmd => g_1_1_cmd_lef_top_4,
      i   => g_0_1_rig_4,
      q   => g_1_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_top_4 : ts_x4
   port map (
      cmd => g_1_1_cmd_rig_top_4,
      i   => g_1_1_rig_4,
      q   => g_1_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_zero_vert_5 : zero_x0
   port map (
      nq  => group_1_1_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_1_1_cmd_zero_bot_5,
      i   => group_1_1_sig_zero_vert_5,
      q   => g_1_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_pin5_bot_5 : ts_x4
   port map (
      cmd => group_1_1_cmd_pin5_bot_5,
      i   => group_1_1_out_clb,
      q   => g_1_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_bot_5 : ts_x4
   port map (
      cmd => group_1_1_cmd_top_bot_5,
      i   => g_1_1_top_5,
      q   => g_1_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_bot_5 : ts_x4
   port map (
      cmd => group_1_1_cmd_lef_bot_5,
      i   => g_0_1_rig_5,
      q   => g_1_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_bot_5 : ts_x4
   port map (
      cmd => group_1_1_cmd_rig_bot_5,
      i   => g_1_1_rig_5,
      q   => g_1_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_top_5 : ts_x4
   port map (
      cmd => g_1_1_cmd_bot_top_5,
      i   => g_1_0_top_5,
      q   => g_1_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_top_5 : ts_x4
   port map (
      cmd => g_1_1_cmd_lef_top_5,
      i   => g_0_1_rig_5,
      q   => g_1_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_top_5 : ts_x4
   port map (
      cmd => g_1_1_cmd_rig_top_5,
      i   => g_1_1_rig_5,
      q   => g_1_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_zero_vert_6 : zero_x0
   port map (
      nq  => group_1_1_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_1_1_cmd_zero_bot_6,
      i   => group_1_1_sig_zero_vert_6,
      q   => g_1_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_pin5_bot_6 : ts_x4
   port map (
      cmd => group_1_1_cmd_pin5_bot_6,
      i   => group_1_1_out_clb,
      q   => g_1_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_bot_6 : ts_x4
   port map (
      cmd => group_1_1_cmd_top_bot_6,
      i   => g_1_1_top_6,
      q   => g_1_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_bot_6 : ts_x4
   port map (
      cmd => group_1_1_cmd_lef_bot_6,
      i   => g_0_1_rig_6,
      q   => g_1_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_bot_6 : ts_x4
   port map (
      cmd => group_1_1_cmd_rig_bot_6,
      i   => g_1_1_rig_6,
      q   => g_1_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_top_6 : ts_x4
   port map (
      cmd => g_1_1_cmd_bot_top_6,
      i   => g_1_0_top_6,
      q   => g_1_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_top_6 : ts_x4
   port map (
      cmd => g_1_1_cmd_lef_top_6,
      i   => g_0_1_rig_6,
      q   => g_1_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_top_6 : ts_x4
   port map (
      cmd => g_1_1_cmd_rig_top_6,
      i   => g_1_1_rig_6,
      q   => g_1_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_zero_vert_7 : zero_x0
   port map (
      nq  => group_1_1_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_1_1_cmd_zero_bot_7,
      i   => group_1_1_sig_zero_vert_7,
      q   => g_1_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_pin5_bot_7 : ts_x4
   port map (
      cmd => group_1_1_cmd_pin5_bot_7,
      i   => group_1_1_out_clb,
      q   => g_1_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_top_bot_7 : ts_x4
   port map (
      cmd => group_1_1_cmd_top_bot_7,
      i   => g_1_1_top_7,
      q   => g_1_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_bot_7 : ts_x4
   port map (
      cmd => group_1_1_cmd_lef_bot_7,
      i   => g_0_1_rig_7,
      q   => g_1_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_bot_7 : ts_x4
   port map (
      cmd => group_1_1_cmd_rig_bot_7,
      i   => g_1_1_rig_7,
      q   => g_1_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_bot_top_7 : ts_x4
   port map (
      cmd => g_1_1_cmd_bot_top_7,
      i   => g_1_0_top_7,
      q   => g_1_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_lef_top_7 : ts_x4
   port map (
      cmd => g_1_1_cmd_lef_top_7,
      i   => g_0_1_rig_7,
      q   => g_1_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_ts_rig_top_7 : ts_x4
   port map (
      cmd => g_1_1_cmd_rig_top_7,
      i   => g_1_1_rig_7,
      q   => g_1_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_mem_0 : sram_x1
   port map (
      d      => g_1_1_data_top(0),
      nq     => group_1_1_nq_mem_0,
      strobe => group_1_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_1 : sram_x1
   port map (
      d      => g_1_1_data_top(1),
      nq     => group_1_1_nq_mem_1,
      strobe => group_1_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_2 : sram_x1
   port map (
      d      => g_1_1_data_top(2),
      nq     => group_1_1_nq_mem_2,
      strobe => group_1_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_3 : sram_x1
   port map (
      d      => g_1_1_data_top(3),
      nq     => group_1_1_nq_mem_3,
      strobe => group_1_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_4 : sram_x1
   port map (
      d      => g_1_1_data_top(4),
      nq     => group_1_1_nq_mem_4,
      strobe => group_1_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_5 : sram_x1
   port map (
      d      => g_1_1_data_top(5),
      nq     => group_1_1_nq_mem_5,
      strobe => group_1_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_6 : sram_x1
   port map (
      d      => g_1_1_data_top(6),
      nq     => group_1_1_nq_mem_6,
      strobe => group_1_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_7 : sram_x1
   port map (
      d      => g_1_1_data_top(7),
      nq     => group_1_1_nq_mem_7,
      strobe => group_1_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_8 : sram_x1
   port map (
      d      => g_1_1_data_top(0),
      nq     => group_1_1_nq_mem_8,
      strobe => group_1_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_9 : sram_x1
   port map (
      d      => g_1_1_data_top(1),
      nq     => group_1_1_nq_mem_9,
      strobe => group_1_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_10 : sram_x1
   port map (
      d      => g_1_1_data_top(2),
      nq     => group_1_1_nq_mem_10,
      strobe => group_1_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_11 : sram_x1
   port map (
      d      => g_1_1_data_top(3),
      nq     => group_1_1_nq_mem_11,
      strobe => group_1_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_12 : sram_x1
   port map (
      d      => g_1_1_data_top(4),
      nq     => group_1_1_nq_mem_12,
      strobe => group_1_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_13 : sram_x1
   port map (
      d      => g_1_1_data_top(5),
      nq     => group_1_1_nq_mem_13,
      strobe => group_1_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_14 : sram_x1
   port map (
      d      => g_1_1_data_top(6),
      nq     => group_1_1_nq_mem_14,
      strobe => group_1_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_15 : sram_x1
   port map (
      d      => g_1_1_data_top(7),
      nq     => group_1_1_nq_mem_15,
      strobe => group_1_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_16 : sram_x1
   port map (
      d      => g_1_1_data_top(0),
      nq     => group_1_1_nq_mem_16,
      strobe => group_1_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_17 : sram_x1
   port map (
      d      => g_1_1_data_top(1),
      nq     => group_1_1_nq_mem_17,
      strobe => group_1_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_18 : sram_x1
   port map (
      d      => g_1_1_data_top(2),
      nq     => group_1_1_nq_mem_18,
      strobe => group_1_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_19 : sram_x1
   port map (
      d      => g_1_1_data_top(3),
      nq     => group_1_1_nq_mem_19,
      strobe => group_1_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_20 : sram_x1
   port map (
      d      => g_1_1_data_top(4),
      nq     => group_1_1_nq_mem_20,
      strobe => group_1_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_21 : sram_x1
   port map (
      d      => g_1_1_data_top(5),
      nq     => group_1_1_nq_mem_21,
      strobe => group_1_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_22 : sram_x1
   port map (
      d      => g_1_1_data_top(6),
      nq     => group_1_1_nq_mem_22,
      strobe => group_1_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_23 : sram_x1
   port map (
      d      => g_1_1_data_top(7),
      nq     => group_1_1_nq_mem_23,
      strobe => group_1_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_24 : sram_x1
   port map (
      d      => g_1_1_data_top(0),
      nq     => group_1_1_nq_mem_24,
      strobe => group_1_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_25 : sram_x1
   port map (
      d      => g_1_1_data_top(1),
      nq     => group_1_1_nq_mem_25,
      strobe => group_1_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_26 : sram_x1
   port map (
      d      => g_1_1_data_top(2),
      nq     => group_1_1_nq_mem_26,
      strobe => group_1_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_27 : sram_x1
   port map (
      d      => g_1_1_data_top(3),
      nq     => group_1_1_nq_mem_27,
      strobe => group_1_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_28 : sram_x1
   port map (
      d      => g_1_1_data_top(4),
      nq     => group_1_1_nq_mem_28,
      strobe => group_1_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_29 : sram_x1
   port map (
      d      => g_1_1_data_top(5),
      nq     => group_1_1_nq_mem_29,
      strobe => group_1_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_30 : sram_x1
   port map (
      d      => g_1_1_data_top(6),
      nq     => group_1_1_nq_mem_30,
      strobe => group_1_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_31 : sram_x1
   port map (
      d      => g_1_1_data_top(7),
      nq     => group_1_1_nq_mem_31,
      strobe => group_1_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_32 : sram_x1
   port map (
      d      => g_1_1_data_top(0),
      nq     => group_1_1_nq_mem_32,
      strobe => group_1_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_33 : sram_x1
   port map (
      d      => g_1_1_data_top(1),
      nq     => group_1_1_nq_mem_33,
      strobe => group_1_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_34 : sram_x1
   port map (
      d      => g_1_1_data_top(2),
      nq     => group_1_1_nq_mem_34,
      strobe => group_1_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_35 : sram_x1
   port map (
      d      => g_1_1_data_top(3),
      nq     => group_1_1_nq_mem_35,
      strobe => group_1_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_36 : sram_x1
   port map (
      d      => g_1_1_data_top(4),
      nq     => group_1_1_nq_mem_36,
      strobe => group_1_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_37 : sram_x1
   port map (
      d      => g_1_1_data_top(5),
      nq     => group_1_1_nq_mem_37,
      strobe => group_1_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_38 : sram_x1
   port map (
      d      => g_1_1_data_top(6),
      nq     => group_1_1_nq_mem_38,
      strobe => group_1_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_39 : sram_x1
   port map (
      d      => g_1_1_data_top(7),
      nq     => group_1_1_nq_mem_39,
      strobe => group_1_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_40 : sram_x1
   port map (
      d      => g_1_1_data_top(0),
      nq     => group_1_1_nq_mem_40,
      strobe => group_1_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_41 : sram_x1
   port map (
      d      => g_1_1_data_top(1),
      nq     => group_1_1_nq_mem_41,
      strobe => group_1_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_42 : sram_x1
   port map (
      d      => g_1_1_data_top(2),
      nq     => group_1_1_nq_mem_42,
      strobe => group_1_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_43 : sram_x1
   port map (
      d      => g_1_1_data_top(3),
      nq     => group_1_1_nq_mem_43,
      strobe => group_1_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_44 : sram_x1
   port map (
      d      => g_1_1_data_top(4),
      nq     => group_1_1_nq_mem_44,
      strobe => group_1_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_45 : sram_x1
   port map (
      d      => g_1_1_data_top(5),
      nq     => group_1_1_nq_mem_45,
      strobe => group_1_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_46 : sram_x1
   port map (
      d      => g_1_1_data_top(6),
      nq     => group_1_1_nq_mem_46,
      strobe => group_1_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_47 : sram_x1
   port map (
      d      => g_1_1_data_top(7),
      nq     => group_1_1_nq_mem_47,
      strobe => group_1_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_48 : sram_x1
   port map (
      d      => g_1_1_data_top(0),
      nq     => group_1_1_nq_mem_48,
      strobe => group_1_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_49 : sram_x1
   port map (
      d      => g_1_1_data_top(1),
      nq     => group_1_1_nq_mem_49,
      strobe => group_1_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_50 : sram_x1
   port map (
      d      => g_1_1_data_top(2),
      nq     => group_1_1_nq_mem_50,
      strobe => group_1_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_51 : sram_x1
   port map (
      d      => g_1_1_data_top(3),
      nq     => group_1_1_nq_mem_51,
      strobe => group_1_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_52 : sram_x1
   port map (
      d      => g_1_1_data_top(4),
      nq     => group_1_1_nq_mem_52,
      strobe => group_1_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_53 : sram_x1
   port map (
      d      => g_1_1_data_top(5),
      nq     => group_1_1_nq_mem_53,
      strobe => group_1_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_54 : sram_x1
   port map (
      d      => g_1_1_data_top(6),
      nq     => group_1_1_nq_mem_54,
      strobe => group_1_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_55 : sram_x1
   port map (
      d      => g_1_1_data_top(7),
      nq     => group_1_1_nq_mem_55,
      strobe => group_1_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_56 : sram_x1
   port map (
      d      => g_1_1_data_top(0),
      nq     => group_1_1_nq_mem_56,
      strobe => group_1_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_57 : sram_x1
   port map (
      d      => g_1_1_data_top(1),
      nq     => group_1_1_nq_mem_57,
      strobe => group_1_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_58 : sram_x1
   port map (
      d      => g_1_1_data_top(2),
      nq     => group_1_1_nq_mem_58,
      strobe => group_1_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_59 : sram_x1
   port map (
      d      => g_1_1_data_top(3),
      nq     => group_1_1_nq_mem_59,
      strobe => group_1_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_60 : sram_x1
   port map (
      d      => g_1_1_data_top(4),
      nq     => group_1_1_nq_mem_60,
      strobe => group_1_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_61 : sram_x1
   port map (
      d      => g_1_1_data_top(5),
      nq     => group_1_1_nq_mem_61,
      strobe => group_1_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_62 : sram_x1
   port map (
      d      => g_1_1_data_top(6),
      nq     => group_1_1_nq_mem_62,
      strobe => group_1_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_63 : sram_x1
   port map (
      d      => g_1_1_data_top(7),
      nq     => group_1_1_nq_mem_63,
      strobe => group_1_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_64 : sram_x1
   port map (
      d      => g_1_1_data_top(0),
      nq     => group_1_1_nq_mem_64,
      strobe => group_1_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_65 : sram_x1
   port map (
      d      => g_1_1_data_top(1),
      nq     => group_1_1_nq_mem_65,
      strobe => group_1_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_66 : sram_x1
   port map (
      d      => g_1_1_data_top(2),
      nq     => group_1_1_nq_mem_66,
      strobe => group_1_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_67 : sram_x1
   port map (
      d      => g_1_1_data_top(3),
      nq     => group_1_1_nq_mem_67,
      strobe => group_1_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_68 : sram_x1
   port map (
      d      => g_1_1_data_top(4),
      nq     => group_1_1_nq_mem_68,
      strobe => group_1_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_69 : sram_x1
   port map (
      d      => g_1_1_data_top(5),
      nq     => group_1_1_nq_mem_69,
      strobe => group_1_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_70 : sram_x1
   port map (
      d      => g_1_1_data_top(6),
      nq     => group_1_1_nq_mem_70,
      strobe => group_1_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_71 : sram_x1
   port map (
      d      => g_1_1_data_top(7),
      nq     => group_1_1_nq_mem_71,
      strobe => group_1_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_72 : sram_x1
   port map (
      d      => g_1_1_data_top(0),
      nq     => group_1_1_nq_mem_72,
      strobe => group_1_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_73 : sram_x1
   port map (
      d      => g_1_1_data_top(1),
      nq     => group_1_1_nq_mem_73,
      strobe => group_1_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_74 : sram_x1
   port map (
      d      => g_1_1_data_top(2),
      nq     => group_1_1_nq_mem_74,
      strobe => group_1_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_75 : sram_x1
   port map (
      d      => g_1_1_data_top(3),
      nq     => group_1_1_nq_mem_75,
      strobe => group_1_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_mem_76 : sram_x1
   port map (
      d      => g_1_1_data_top(4),
      nq     => group_1_1_nq_mem_76,
      strobe => group_1_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_parity_0 : sram_x1
   port map (
      d      => g_1_1_data_top(8),
      nq     => group_1_1_nq_mem_parity_0,
      strobe => group_1_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_parity_1 : sram_x1
   port map (
      d      => g_1_1_data_top(8),
      nq     => group_1_1_nq_mem_parity_1,
      strobe => group_1_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_parity_2 : sram_x1
   port map (
      d      => g_1_1_data_top(8),
      nq     => group_1_1_nq_mem_parity_2,
      strobe => group_1_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_parity_3 : sram_x1
   port map (
      d      => g_1_1_data_top(8),
      nq     => group_1_1_nq_mem_parity_3,
      strobe => group_1_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_parity_4 : sram_x1
   port map (
      d      => g_1_1_data_top(8),
      nq     => group_1_1_nq_mem_parity_4,
      strobe => group_1_1_strobe_4,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_parity_5 : sram_x1
   port map (
      d      => g_1_1_data_top(8),
      nq     => group_1_1_nq_mem_parity_5,
      strobe => group_1_1_strobe_5,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_parity_6 : sram_x1
   port map (
      d      => g_1_1_data_top(8),
      nq     => group_1_1_nq_mem_parity_6,
      strobe => group_1_1_strobe_6,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_parity_7 : sram_x1
   port map (
      d      => g_1_1_data_top(8),
      nq     => group_1_1_nq_mem_parity_7,
      strobe => group_1_1_strobe_7,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_parity_8 : sram_x1
   port map (
      d      => g_1_1_data_top(8),
      nq     => group_1_1_nq_mem_parity_8,
      strobe => group_1_1_strobe_8,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_parity_9 : sram_x1
   port map (
      d      => g_1_1_data_top(8),
      nq     => group_1_1_nq_mem_parity_9,
      strobe => group_1_1_strobe_9,
      vdd    => vdd,
      vss    => vss
   );

group_1_1_xor_0_0 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_0,
      i1  => group_1_1_nq_mem_1,
      q   => group_1_1_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_1_0 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_2,
      i1  => group_1_1_nq_mem_3,
      q   => group_1_1_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_2_0 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_4,
      i1  => group_1_1_nq_mem_5,
      q   => group_1_1_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_3_0 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_6,
      i1  => group_1_1_nq_mem_7,
      q   => group_1_1_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_4_0 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_0_0,
      i1  => group_1_1_q_xor_1_0,
      q   => group_1_1_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_5_0 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_2_0,
      i1  => group_1_1_q_xor_3_0,
      q   => group_1_1_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_6_0 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_4_0,
      i1  => group_1_1_q_xor_5_0,
      q   => group_1_1_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_7_0 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_6_0,
      i1  => group_1_1_nq_mem_parity_0,
      q   => group_1_1_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_0_1 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_8,
      i1  => group_1_1_nq_mem_9,
      q   => group_1_1_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_1_1 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_10,
      i1  => group_1_1_nq_mem_11,
      q   => group_1_1_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_2_1 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_12,
      i1  => group_1_1_nq_mem_13,
      q   => group_1_1_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_3_1 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_14,
      i1  => group_1_1_nq_mem_15,
      q   => group_1_1_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_4_1 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_0_1,
      i1  => group_1_1_q_xor_1_1,
      q   => group_1_1_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_5_1 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_2_1,
      i1  => group_1_1_q_xor_3_1,
      q   => group_1_1_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_6_1 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_4_1,
      i1  => group_1_1_q_xor_5_1,
      q   => group_1_1_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_7_1 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_6_1,
      i1  => group_1_1_nq_mem_parity_1,
      q   => group_1_1_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_0_2 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_16,
      i1  => group_1_1_nq_mem_17,
      q   => group_1_1_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_1_2 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_18,
      i1  => group_1_1_nq_mem_19,
      q   => group_1_1_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_2_2 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_20,
      i1  => group_1_1_nq_mem_21,
      q   => group_1_1_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_3_2 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_22,
      i1  => group_1_1_nq_mem_23,
      q   => group_1_1_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_4_2 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_0_2,
      i1  => group_1_1_q_xor_1_2,
      q   => group_1_1_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_5_2 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_2_2,
      i1  => group_1_1_q_xor_3_2,
      q   => group_1_1_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_6_2 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_4_2,
      i1  => group_1_1_q_xor_5_2,
      q   => group_1_1_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_7_2 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_6_2,
      i1  => group_1_1_nq_mem_parity_2,
      q   => group_1_1_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_0_3 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_24,
      i1  => group_1_1_nq_mem_25,
      q   => group_1_1_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_1_3 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_26,
      i1  => group_1_1_nq_mem_27,
      q   => group_1_1_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_2_3 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_28,
      i1  => group_1_1_nq_mem_29,
      q   => group_1_1_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_3_3 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_30,
      i1  => group_1_1_nq_mem_31,
      q   => group_1_1_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_4_3 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_0_3,
      i1  => group_1_1_q_xor_1_3,
      q   => group_1_1_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_5_3 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_2_3,
      i1  => group_1_1_q_xor_3_3,
      q   => group_1_1_q_xor_5_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_6_3 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_4_3,
      i1  => group_1_1_q_xor_5_3,
      q   => group_1_1_q_xor_6_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_7_3 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_6_3,
      i1  => group_1_1_nq_mem_parity_3,
      q   => group_1_1_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_0_4 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_32,
      i1  => group_1_1_nq_mem_33,
      q   => group_1_1_q_xor_0_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_1_4 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_34,
      i1  => group_1_1_nq_mem_35,
      q   => group_1_1_q_xor_1_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_2_4 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_36,
      i1  => group_1_1_nq_mem_37,
      q   => group_1_1_q_xor_2_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_3_4 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_38,
      i1  => group_1_1_nq_mem_39,
      q   => group_1_1_q_xor_3_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_4_4 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_0_4,
      i1  => group_1_1_q_xor_1_4,
      q   => group_1_1_q_xor_4_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_5_4 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_2_4,
      i1  => group_1_1_q_xor_3_4,
      q   => group_1_1_q_xor_5_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_6_4 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_4_4,
      i1  => group_1_1_q_xor_5_4,
      q   => group_1_1_q_xor_6_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_7_4 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_6_4,
      i1  => group_1_1_nq_mem_parity_4,
      q   => group_1_1_sig_error_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_0_5 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_40,
      i1  => group_1_1_nq_mem_41,
      q   => group_1_1_q_xor_0_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_1_5 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_42,
      i1  => group_1_1_nq_mem_43,
      q   => group_1_1_q_xor_1_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_2_5 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_44,
      i1  => group_1_1_nq_mem_45,
      q   => group_1_1_q_xor_2_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_3_5 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_46,
      i1  => group_1_1_nq_mem_47,
      q   => group_1_1_q_xor_3_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_4_5 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_0_5,
      i1  => group_1_1_q_xor_1_5,
      q   => group_1_1_q_xor_4_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_5_5 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_2_5,
      i1  => group_1_1_q_xor_3_5,
      q   => group_1_1_q_xor_5_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_6_5 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_4_5,
      i1  => group_1_1_q_xor_5_5,
      q   => group_1_1_q_xor_6_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_7_5 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_6_5,
      i1  => group_1_1_nq_mem_parity_5,
      q   => group_1_1_sig_error_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_0_6 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_48,
      i1  => group_1_1_nq_mem_49,
      q   => group_1_1_q_xor_0_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_1_6 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_50,
      i1  => group_1_1_nq_mem_51,
      q   => group_1_1_q_xor_1_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_2_6 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_52,
      i1  => group_1_1_nq_mem_53,
      q   => group_1_1_q_xor_2_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_3_6 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_54,
      i1  => group_1_1_nq_mem_55,
      q   => group_1_1_q_xor_3_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_4_6 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_0_6,
      i1  => group_1_1_q_xor_1_6,
      q   => group_1_1_q_xor_4_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_5_6 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_2_6,
      i1  => group_1_1_q_xor_3_6,
      q   => group_1_1_q_xor_5_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_6_6 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_4_6,
      i1  => group_1_1_q_xor_5_6,
      q   => group_1_1_q_xor_6_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_7_6 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_6_6,
      i1  => group_1_1_nq_mem_parity_6,
      q   => group_1_1_sig_error_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_0_7 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_56,
      i1  => group_1_1_nq_mem_57,
      q   => group_1_1_q_xor_0_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_1_7 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_58,
      i1  => group_1_1_nq_mem_59,
      q   => group_1_1_q_xor_1_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_2_7 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_60,
      i1  => group_1_1_nq_mem_61,
      q   => group_1_1_q_xor_2_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_3_7 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_62,
      i1  => group_1_1_nq_mem_63,
      q   => group_1_1_q_xor_3_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_4_7 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_0_7,
      i1  => group_1_1_q_xor_1_7,
      q   => group_1_1_q_xor_4_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_5_7 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_2_7,
      i1  => group_1_1_q_xor_3_7,
      q   => group_1_1_q_xor_5_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_6_7 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_4_7,
      i1  => group_1_1_q_xor_5_7,
      q   => group_1_1_q_xor_6_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_7_7 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_6_7,
      i1  => group_1_1_nq_mem_parity_7,
      q   => group_1_1_sig_error_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_0_8 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_64,
      i1  => group_1_1_nq_mem_65,
      q   => group_1_1_q_xor_0_8,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_1_8 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_66,
      i1  => group_1_1_nq_mem_67,
      q   => group_1_1_q_xor_1_8,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_2_8 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_68,
      i1  => group_1_1_nq_mem_69,
      q   => group_1_1_q_xor_2_8,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_3_8 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_70,
      i1  => group_1_1_nq_mem_71,
      q   => group_1_1_q_xor_3_8,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_4_8 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_0_8,
      i1  => group_1_1_q_xor_1_8,
      q   => group_1_1_q_xor_4_8,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_5_8 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_2_8,
      i1  => group_1_1_q_xor_3_8,
      q   => group_1_1_q_xor_5_8,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_6_8 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_4_8,
      i1  => group_1_1_q_xor_5_8,
      q   => group_1_1_q_xor_6_8,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_7_8 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_6_8,
      i1  => group_1_1_nq_mem_parity_8,
      q   => group_1_1_sig_error_8,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_0_9 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_72,
      i1  => group_1_1_nq_mem_73,
      q   => group_1_1_q_xor_0_9,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_1_9 : xr2_x1
   port map (
      i0  => group_1_1_nq_mem_74,
      i1  => group_1_1_nq_mem_75,
      q   => group_1_1_q_xor_1_9,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_2_9 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_0_9,
      i1  => group_1_1_q_xor_1_9,
      q   => group_1_1_q_xor_2_9,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_3_9 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_2_9,
      i1  => group_1_1_nq_mem_76,
      q   => group_1_1_q_xor_3_9,
      vdd => vdd,
      vss => vss
   );

group_1_1_xor_4_9 : xr2_x1
   port map (
      i0  => group_1_1_q_xor_3_9,
      i1  => group_1_1_nq_mem_parity_9,
      q   => group_1_1_sig_error_9,
      vdd => vdd,
      vss => vss
   );

group_1_1_or_0 : o4_x2
   port map (
      i0  => group_1_1_sig_error_0,
      i1  => group_1_1_sig_error_1,
      i2  => group_1_1_sig_error_2,
      i3  => group_1_1_sig_error_3,
      q   => group_1_1_error_0123,
      vdd => vdd,
      vss => vss
   );

group_1_1_or_1 : o4_x2
   port map (
      i0  => group_1_1_sig_error_4,
      i1  => group_1_1_sig_error_5,
      i2  => group_1_1_sig_error_6,
      i3  => group_1_1_sig_error_7,
      q   => group_1_1_error_4567,
      vdd => vdd,
      vss => vss
   );

group_1_1_or_2 : o4_x2
   port map (
      i0  => group_1_1_sig_error_8,
      i1  => group_1_1_sig_error_9,
      i2  => group_1_1_error_0123,
      i3  => group_1_1_error_4567,
      q   => group_1_1_error_01234567,
      vdd => vdd,
      vss => vss
   );

group_1_1_or_3 : o2_x2
   port map (
      i0  => g_0_1_error_rig,
      i1  => group_1_1_error_01234567,
      q   => g_1_1_error_rig,
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_0 : buf_x2
   port map (
      i   => g_0_1_strobe_0_rig,
      q   => g_1_1_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_1 : buf_x2
   port map (
      i   => g_0_1_strobe_1_rig,
      q   => g_1_1_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_2 : buf_x2
   port map (
      i   => g_0_1_strobe_2_rig,
      q   => g_1_1_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_3 : buf_x2
   port map (
      i   => g_0_1_strobe_3_rig,
      q   => g_1_1_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_4 : buf_x2
   port map (
      i   => g_0_1_strobe_4_rig,
      q   => g_1_1_strobe_4_rig,
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_5 : buf_x2
   port map (
      i   => g_0_1_strobe_5_rig,
      q   => g_1_1_strobe_5_rig,
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_6 : buf_x2
   port map (
      i   => g_0_1_strobe_6_rig,
      q   => g_1_1_strobe_6_rig,
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_7 : buf_x2
   port map (
      i   => g_0_1_strobe_7_rig,
      q   => g_1_1_strobe_7_rig,
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_8 : buf_x2
   port map (
      i   => g_0_1_strobe_8_rig,
      q   => g_1_1_strobe_8_rig,
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_9 : buf_x2
   port map (
      i   => g_0_1_strobe_9_rig,
      q   => g_1_1_strobe_9_rig,
      vdd => vdd,
      vss => vss
   );

group_1_1_and_0 : a2_x2
   port map (
      i0  => g_0_1_strobe_0_rig,
      i1  => g_1_1_column_top,
      q   => group_1_1_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_and_1 : a2_x2
   port map (
      i0  => g_0_1_strobe_1_rig,
      i1  => g_1_1_column_top,
      q   => group_1_1_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_and_2 : a2_x2
   port map (
      i0  => g_0_1_strobe_2_rig,
      i1  => g_1_1_column_top,
      q   => group_1_1_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_and_3 : a2_x2
   port map (
      i0  => g_0_1_strobe_3_rig,
      i1  => g_1_1_column_top,
      q   => group_1_1_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_and_4 : a2_x2
   port map (
      i0  => g_0_1_strobe_4_rig,
      i1  => g_1_1_column_top,
      q   => group_1_1_strobe_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_and_5 : a2_x2
   port map (
      i0  => g_0_1_strobe_5_rig,
      i1  => g_1_1_column_top,
      q   => group_1_1_strobe_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_and_6 : a2_x2
   port map (
      i0  => g_0_1_strobe_6_rig,
      i1  => g_1_1_column_top,
      q   => group_1_1_strobe_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_and_7 : a2_x2
   port map (
      i0  => g_0_1_strobe_7_rig,
      i1  => g_1_1_column_top,
      q   => group_1_1_strobe_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_and_8 : a2_x2
   port map (
      i0  => g_0_1_strobe_8_rig,
      i1  => g_1_1_column_top,
      q   => group_1_1_strobe_8,
      vdd => vdd,
      vss => vss
   );

group_1_1_and_9 : a2_x2
   port map (
      i0  => g_0_1_strobe_9_rig,
      i1  => g_1_1_column_top,
      q   => group_1_1_strobe_9,
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_col : buf_x2
   port map (
      i   => g_1_1_column_top,
      q   => g_1_0_column_top,
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_data_0 : buf_x2
   port map (
      i   => g_1_1_data_top(0),
      q   => g_1_0_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_data_1 : buf_x2
   port map (
      i   => g_1_1_data_top(1),
      q   => g_1_0_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_data_2 : buf_x2
   port map (
      i   => g_1_1_data_top(2),
      q   => g_1_0_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_data_3 : buf_x2
   port map (
      i   => g_1_1_data_top(3),
      q   => g_1_0_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_data_4 : buf_x2
   port map (
      i   => g_1_1_data_top(4),
      q   => g_1_0_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_data_5 : buf_x2
   port map (
      i   => g_1_1_data_top(5),
      q   => g_1_0_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_data_6 : buf_x2
   port map (
      i   => g_1_1_data_top(6),
      q   => g_1_0_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_data_7 : buf_x2
   port map (
      i   => g_1_1_data_top(7),
      q   => g_1_0_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_1_1_buffer_data_8 : buf_x2
   port map (
      i   => g_1_1_data_top(8),
      q   => g_1_0_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_76,
      nq  => group_1_1_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_75,
      nq  => group_1_1_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_74,
      nq  => group_1_1_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_7_q6_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_7_not_cmd(1),
      i1  => group_1_1_decoder_vertical_track_7_not_cmd(2),
      i2  => group_1_1_nq_mem_74,
      nq  => g_1_0_cmd_rig_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_7_q5_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_7_not_cmd(0),
      i1  => group_1_1_decoder_vertical_track_7_not_cmd(2),
      i2  => group_1_1_nq_mem_75,
      nq  => g_1_0_cmd_lef_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_1_1_nq_mem_74,
      i1  => group_1_1_decoder_vertical_track_7_not_cmd(2),
      i2  => group_1_1_nq_mem_75,
      nq  => group_1_1_cmd_rig_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_7_not_cmd(0),
      i1  => group_1_1_decoder_vertical_track_7_not_cmd(1),
      i2  => group_1_1_nq_mem_76,
      nq  => group_1_1_cmd_lef_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_7_not_cmd(1),
      i1  => group_1_1_nq_mem_76,
      i2  => group_1_1_nq_mem_74,
      nq  => group_1_1_cmd_top_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_7_not_cmd(0),
      i1  => group_1_1_nq_mem_75,
      i2  => group_1_1_nq_mem_76,
      nq  => group_1_1_cmd_pin5_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_7_not_cmd(1),
      i1  => group_1_1_decoder_vertical_track_7_not_cmd(0),
      i2  => group_1_1_decoder_vertical_track_7_not_cmd(2),
      nq  => group_1_1_decoder_vertical_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_1_nq_mem_75,
      i1  => group_1_1_nq_mem_74,
      i2  => group_1_1_nq_mem_76,
      nq  => group_1_1_decoder_vertical_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_7_q0_ins : na2_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_7_na3_x1_2_sig,
      i1  => group_1_1_decoder_vertical_track_7_na3_x1_sig,
      nq  => group_1_1_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_73,
      nq  => group_1_1_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_72,
      nq  => group_1_1_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_71,
      nq  => group_1_1_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_6_q6_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_6_not_cmd(1),
      i1  => group_1_1_decoder_vertical_track_6_not_cmd(2),
      i2  => group_1_1_nq_mem_71,
      nq  => g_1_0_cmd_rig_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_6_q5_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_6_not_cmd(0),
      i1  => group_1_1_decoder_vertical_track_6_not_cmd(2),
      i2  => group_1_1_nq_mem_72,
      nq  => g_1_0_cmd_lef_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_1_1_nq_mem_71,
      i1  => group_1_1_decoder_vertical_track_6_not_cmd(2),
      i2  => group_1_1_nq_mem_72,
      nq  => group_1_1_cmd_rig_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_6_not_cmd(0),
      i1  => group_1_1_decoder_vertical_track_6_not_cmd(1),
      i2  => group_1_1_nq_mem_73,
      nq  => group_1_1_cmd_lef_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_6_not_cmd(1),
      i1  => group_1_1_nq_mem_73,
      i2  => group_1_1_nq_mem_71,
      nq  => group_1_1_cmd_top_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_6_not_cmd(0),
      i1  => group_1_1_nq_mem_72,
      i2  => group_1_1_nq_mem_73,
      nq  => group_1_1_cmd_pin5_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_6_not_cmd(1),
      i1  => group_1_1_decoder_vertical_track_6_not_cmd(0),
      i2  => group_1_1_decoder_vertical_track_6_not_cmd(2),
      nq  => group_1_1_decoder_vertical_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_1_nq_mem_72,
      i1  => group_1_1_nq_mem_71,
      i2  => group_1_1_nq_mem_73,
      nq  => group_1_1_decoder_vertical_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_6_q0_ins : na2_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_6_na3_x1_2_sig,
      i1  => group_1_1_decoder_vertical_track_6_na3_x1_sig,
      nq  => group_1_1_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_70,
      nq  => group_1_1_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_69,
      nq  => group_1_1_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_68,
      nq  => group_1_1_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_5_q6_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_5_not_cmd(1),
      i1  => group_1_1_decoder_vertical_track_5_not_cmd(2),
      i2  => group_1_1_nq_mem_68,
      nq  => g_1_0_cmd_rig_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_5_q5_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_5_not_cmd(0),
      i1  => group_1_1_decoder_vertical_track_5_not_cmd(2),
      i2  => group_1_1_nq_mem_69,
      nq  => g_1_0_cmd_lef_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_1_1_nq_mem_68,
      i1  => group_1_1_decoder_vertical_track_5_not_cmd(2),
      i2  => group_1_1_nq_mem_69,
      nq  => group_1_1_cmd_rig_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_5_not_cmd(0),
      i1  => group_1_1_decoder_vertical_track_5_not_cmd(1),
      i2  => group_1_1_nq_mem_70,
      nq  => group_1_1_cmd_lef_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_5_not_cmd(1),
      i1  => group_1_1_nq_mem_70,
      i2  => group_1_1_nq_mem_68,
      nq  => group_1_1_cmd_top_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_5_not_cmd(0),
      i1  => group_1_1_nq_mem_69,
      i2  => group_1_1_nq_mem_70,
      nq  => group_1_1_cmd_pin5_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_5_not_cmd(1),
      i1  => group_1_1_decoder_vertical_track_5_not_cmd(0),
      i2  => group_1_1_decoder_vertical_track_5_not_cmd(2),
      nq  => group_1_1_decoder_vertical_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_1_nq_mem_69,
      i1  => group_1_1_nq_mem_68,
      i2  => group_1_1_nq_mem_70,
      nq  => group_1_1_decoder_vertical_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_5_q0_ins : na2_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_5_na3_x1_2_sig,
      i1  => group_1_1_decoder_vertical_track_5_na3_x1_sig,
      nq  => group_1_1_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_67,
      nq  => group_1_1_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_66,
      nq  => group_1_1_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_65,
      nq  => group_1_1_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_4_q6_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_4_not_cmd(1),
      i1  => group_1_1_decoder_vertical_track_4_not_cmd(2),
      i2  => group_1_1_nq_mem_65,
      nq  => g_1_0_cmd_rig_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_4_q5_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_4_not_cmd(0),
      i1  => group_1_1_decoder_vertical_track_4_not_cmd(2),
      i2  => group_1_1_nq_mem_66,
      nq  => g_1_0_cmd_lef_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_1_1_nq_mem_65,
      i1  => group_1_1_decoder_vertical_track_4_not_cmd(2),
      i2  => group_1_1_nq_mem_66,
      nq  => group_1_1_cmd_rig_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_4_not_cmd(0),
      i1  => group_1_1_decoder_vertical_track_4_not_cmd(1),
      i2  => group_1_1_nq_mem_67,
      nq  => group_1_1_cmd_lef_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_4_not_cmd(1),
      i1  => group_1_1_nq_mem_67,
      i2  => group_1_1_nq_mem_65,
      nq  => group_1_1_cmd_top_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_4_not_cmd(0),
      i1  => group_1_1_nq_mem_66,
      i2  => group_1_1_nq_mem_67,
      nq  => group_1_1_cmd_pin5_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_4_not_cmd(1),
      i1  => group_1_1_decoder_vertical_track_4_not_cmd(0),
      i2  => group_1_1_decoder_vertical_track_4_not_cmd(2),
      nq  => group_1_1_decoder_vertical_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_1_nq_mem_66,
      i1  => group_1_1_nq_mem_65,
      i2  => group_1_1_nq_mem_67,
      nq  => group_1_1_decoder_vertical_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_4_q0_ins : na2_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_4_na3_x1_2_sig,
      i1  => group_1_1_decoder_vertical_track_4_na3_x1_sig,
      nq  => group_1_1_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_64,
      nq  => group_1_1_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_63,
      nq  => group_1_1_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_62,
      nq  => group_1_1_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_3_q6_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_3_not_cmd(1),
      i1  => group_1_1_decoder_vertical_track_3_not_cmd(2),
      i2  => group_1_1_nq_mem_62,
      nq  => g_1_0_cmd_rig_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_3_q5_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_3_not_cmd(0),
      i1  => group_1_1_decoder_vertical_track_3_not_cmd(2),
      i2  => group_1_1_nq_mem_63,
      nq  => g_1_0_cmd_lef_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_1_1_nq_mem_62,
      i1  => group_1_1_decoder_vertical_track_3_not_cmd(2),
      i2  => group_1_1_nq_mem_63,
      nq  => group_1_1_cmd_rig_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_3_not_cmd(0),
      i1  => group_1_1_decoder_vertical_track_3_not_cmd(1),
      i2  => group_1_1_nq_mem_64,
      nq  => group_1_1_cmd_lef_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_3_not_cmd(1),
      i1  => group_1_1_nq_mem_64,
      i2  => group_1_1_nq_mem_62,
      nq  => group_1_1_cmd_top_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_3_not_cmd(0),
      i1  => group_1_1_nq_mem_63,
      i2  => group_1_1_nq_mem_64,
      nq  => group_1_1_cmd_pin5_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_3_not_cmd(1),
      i1  => group_1_1_decoder_vertical_track_3_not_cmd(0),
      i2  => group_1_1_decoder_vertical_track_3_not_cmd(2),
      nq  => group_1_1_decoder_vertical_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_1_nq_mem_63,
      i1  => group_1_1_nq_mem_62,
      i2  => group_1_1_nq_mem_64,
      nq  => group_1_1_decoder_vertical_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_3_q0_ins : na2_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_3_na3_x1_2_sig,
      i1  => group_1_1_decoder_vertical_track_3_na3_x1_sig,
      nq  => group_1_1_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_61,
      nq  => group_1_1_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_60,
      nq  => group_1_1_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_59,
      nq  => group_1_1_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_2_q6_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_2_not_cmd(1),
      i1  => group_1_1_decoder_vertical_track_2_not_cmd(2),
      i2  => group_1_1_nq_mem_59,
      nq  => g_1_0_cmd_rig_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_2_q5_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_2_not_cmd(0),
      i1  => group_1_1_decoder_vertical_track_2_not_cmd(2),
      i2  => group_1_1_nq_mem_60,
      nq  => g_1_0_cmd_lef_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_1_1_nq_mem_59,
      i1  => group_1_1_decoder_vertical_track_2_not_cmd(2),
      i2  => group_1_1_nq_mem_60,
      nq  => group_1_1_cmd_rig_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_2_not_cmd(0),
      i1  => group_1_1_decoder_vertical_track_2_not_cmd(1),
      i2  => group_1_1_nq_mem_61,
      nq  => group_1_1_cmd_lef_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_2_not_cmd(1),
      i1  => group_1_1_nq_mem_61,
      i2  => group_1_1_nq_mem_59,
      nq  => group_1_1_cmd_top_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_2_not_cmd(0),
      i1  => group_1_1_nq_mem_60,
      i2  => group_1_1_nq_mem_61,
      nq  => group_1_1_cmd_pin5_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_2_not_cmd(1),
      i1  => group_1_1_decoder_vertical_track_2_not_cmd(0),
      i2  => group_1_1_decoder_vertical_track_2_not_cmd(2),
      nq  => group_1_1_decoder_vertical_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_1_nq_mem_60,
      i1  => group_1_1_nq_mem_59,
      i2  => group_1_1_nq_mem_61,
      nq  => group_1_1_decoder_vertical_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_2_q0_ins : na2_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_2_na3_x1_2_sig,
      i1  => group_1_1_decoder_vertical_track_2_na3_x1_sig,
      nq  => group_1_1_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_58,
      nq  => group_1_1_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_57,
      nq  => group_1_1_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_56,
      nq  => group_1_1_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_1_q6_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_1_not_cmd(1),
      i1  => group_1_1_decoder_vertical_track_1_not_cmd(2),
      i2  => group_1_1_nq_mem_56,
      nq  => g_1_0_cmd_rig_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_1_q5_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_1_not_cmd(0),
      i1  => group_1_1_decoder_vertical_track_1_not_cmd(2),
      i2  => group_1_1_nq_mem_57,
      nq  => g_1_0_cmd_lef_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_1_1_nq_mem_56,
      i1  => group_1_1_decoder_vertical_track_1_not_cmd(2),
      i2  => group_1_1_nq_mem_57,
      nq  => group_1_1_cmd_rig_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_1_not_cmd(0),
      i1  => group_1_1_decoder_vertical_track_1_not_cmd(1),
      i2  => group_1_1_nq_mem_58,
      nq  => group_1_1_cmd_lef_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_1_not_cmd(1),
      i1  => group_1_1_nq_mem_58,
      i2  => group_1_1_nq_mem_56,
      nq  => group_1_1_cmd_top_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_1_not_cmd(0),
      i1  => group_1_1_nq_mem_57,
      i2  => group_1_1_nq_mem_58,
      nq  => group_1_1_cmd_pin5_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_1_not_cmd(1),
      i1  => group_1_1_decoder_vertical_track_1_not_cmd(0),
      i2  => group_1_1_decoder_vertical_track_1_not_cmd(2),
      nq  => group_1_1_decoder_vertical_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_1_nq_mem_57,
      i1  => group_1_1_nq_mem_56,
      i2  => group_1_1_nq_mem_58,
      nq  => group_1_1_decoder_vertical_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_1_q0_ins : na2_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_1_na3_x1_2_sig,
      i1  => group_1_1_decoder_vertical_track_1_na3_x1_sig,
      nq  => group_1_1_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_55,
      nq  => group_1_1_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_54,
      nq  => group_1_1_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_53,
      nq  => group_1_1_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_0_q6_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_0_not_cmd(1),
      i1  => group_1_1_decoder_vertical_track_0_not_cmd(2),
      i2  => group_1_1_nq_mem_53,
      nq  => g_1_0_cmd_rig_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_0_q5_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_0_not_cmd(0),
      i1  => group_1_1_decoder_vertical_track_0_not_cmd(2),
      i2  => group_1_1_nq_mem_54,
      nq  => g_1_0_cmd_lef_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_1_1_nq_mem_53,
      i1  => group_1_1_decoder_vertical_track_0_not_cmd(2),
      i2  => group_1_1_nq_mem_54,
      nq  => group_1_1_cmd_rig_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_0_not_cmd(0),
      i1  => group_1_1_decoder_vertical_track_0_not_cmd(1),
      i2  => group_1_1_nq_mem_55,
      nq  => group_1_1_cmd_lef_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_0_not_cmd(1),
      i1  => group_1_1_nq_mem_55,
      i2  => group_1_1_nq_mem_53,
      nq  => group_1_1_cmd_top_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_0_not_cmd(0),
      i1  => group_1_1_nq_mem_54,
      i2  => group_1_1_nq_mem_55,
      nq  => group_1_1_cmd_pin5_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_0_not_cmd(1),
      i1  => group_1_1_decoder_vertical_track_0_not_cmd(0),
      i2  => group_1_1_decoder_vertical_track_0_not_cmd(2),
      nq  => group_1_1_decoder_vertical_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_1_nq_mem_54,
      i1  => group_1_1_nq_mem_53,
      i2  => group_1_1_nq_mem_55,
      nq  => group_1_1_decoder_vertical_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_vertical_track_0_q0_ins : na2_x1
   port map (
      i0  => group_1_1_decoder_vertical_track_0_na3_x1_2_sig,
      i1  => group_1_1_decoder_vertical_track_0_na3_x1_sig,
      nq  => group_1_1_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_rightside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_23,
      i0  => g_1_0_top_0,
      i1  => g_1_0_top_1,
      nq  => group_1_1_clb_rightside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_rightside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_23,
      i0  => g_1_0_top_2,
      i1  => g_1_0_top_3,
      nq  => group_1_1_clb_rightside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_rightside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_23,
      i0  => g_1_0_top_4,
      i1  => g_1_0_top_5,
      nq  => group_1_1_clb_rightside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_rightside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_23,
      i0  => g_1_0_top_6,
      i1  => g_1_0_top_7,
      nq  => group_1_1_clb_rightside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_rightside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_24,
      i0  => group_1_1_clb_rightside_in2_mux_q00,
      i1  => group_1_1_clb_rightside_in2_mux_q01,
      nq  => group_1_1_clb_rightside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_rightside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_24,
      i0  => group_1_1_clb_rightside_in2_mux_q02,
      i1  => group_1_1_clb_rightside_in2_mux_q03,
      nq  => group_1_1_clb_rightside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_rightside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_1_1_nq_mem_25,
      i0  => group_1_1_clb_rightside_in2_mux_q10,
      i1  => group_1_1_clb_rightside_in2_mux_q11,
      q   => g_1_1_out_rig,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_in3_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_26,
      i0  => g_1_0_top_0,
      i1  => g_1_0_top_1,
      nq  => group_1_1_clb_in3_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_in3_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_26,
      i0  => g_1_0_top_2,
      i1  => g_1_0_top_3,
      nq  => group_1_1_clb_in3_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_in3_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_26,
      i0  => g_1_0_top_4,
      i1  => g_1_0_top_5,
      nq  => group_1_1_clb_in3_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_in3_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_26,
      i0  => g_1_0_top_6,
      i1  => g_1_0_top_7,
      nq  => group_1_1_clb_in3_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_in3_mux_mx10 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_27,
      i0  => group_1_1_clb_in3_mux_q00,
      i1  => group_1_1_clb_in3_mux_q01,
      nq  => group_1_1_clb_in3_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_in3_mux_mx11 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_27,
      i0  => group_1_1_clb_in3_mux_q02,
      i1  => group_1_1_clb_in3_mux_q03,
      nq  => group_1_1_clb_in3_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_in3_mux_mx20 : mx2_x2
   port map (
      cmd => group_1_1_nq_mem_28,
      i0  => group_1_1_clb_in3_mux_q10,
      i1  => group_1_1_clb_in3_mux_q11,
      q   => group_1_1_in_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_52,
      nq  => group_1_1_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_51,
      nq  => group_1_1_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_50,
      nq  => group_1_1_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_7_q6_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_7_not_cmd(1),
      i1  => group_1_1_decoder_horizon_track_7_not_cmd(2),
      i2  => group_1_1_nq_mem_50,
      nq  => g_0_1_cmd_bot_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_7_q5_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_7_not_cmd(0),
      i1  => group_1_1_decoder_horizon_track_7_not_cmd(2),
      i2  => group_1_1_nq_mem_51,
      nq  => g_0_1_cmd_top_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_1_1_nq_mem_50,
      i1  => group_1_1_decoder_horizon_track_7_not_cmd(2),
      i2  => group_1_1_nq_mem_51,
      nq  => group_1_1_cmd_rig_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_7_not_cmd(0),
      i1  => group_1_1_decoder_horizon_track_7_not_cmd(1),
      i2  => group_1_1_nq_mem_52,
      nq  => group_1_1_cmd_bot_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_7_not_cmd(1),
      i1  => group_1_1_nq_mem_52,
      i2  => group_1_1_nq_mem_50,
      nq  => group_1_1_cmd_top_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_7_not_cmd(0),
      i1  => group_1_1_nq_mem_51,
      i2  => group_1_1_nq_mem_52,
      nq  => group_1_1_cmd_pin4_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_7_not_cmd(1),
      i1  => group_1_1_decoder_horizon_track_7_not_cmd(0),
      i2  => group_1_1_decoder_horizon_track_7_not_cmd(2),
      nq  => group_1_1_decoder_horizon_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_1_nq_mem_51,
      i1  => group_1_1_nq_mem_50,
      i2  => group_1_1_nq_mem_52,
      nq  => group_1_1_decoder_horizon_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_7_q0_ins : na2_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_7_na3_x1_2_sig,
      i1  => group_1_1_decoder_horizon_track_7_na3_x1_sig,
      nq  => group_1_1_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_49,
      nq  => group_1_1_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_48,
      nq  => group_1_1_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_47,
      nq  => group_1_1_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_6_q6_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_6_not_cmd(1),
      i1  => group_1_1_decoder_horizon_track_6_not_cmd(2),
      i2  => group_1_1_nq_mem_47,
      nq  => g_0_1_cmd_bot_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_6_q5_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_6_not_cmd(0),
      i1  => group_1_1_decoder_horizon_track_6_not_cmd(2),
      i2  => group_1_1_nq_mem_48,
      nq  => g_0_1_cmd_top_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_1_1_nq_mem_47,
      i1  => group_1_1_decoder_horizon_track_6_not_cmd(2),
      i2  => group_1_1_nq_mem_48,
      nq  => group_1_1_cmd_rig_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_6_not_cmd(0),
      i1  => group_1_1_decoder_horizon_track_6_not_cmd(1),
      i2  => group_1_1_nq_mem_49,
      nq  => group_1_1_cmd_bot_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_6_not_cmd(1),
      i1  => group_1_1_nq_mem_49,
      i2  => group_1_1_nq_mem_47,
      nq  => group_1_1_cmd_top_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_6_not_cmd(0),
      i1  => group_1_1_nq_mem_48,
      i2  => group_1_1_nq_mem_49,
      nq  => group_1_1_cmd_pin4_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_6_not_cmd(1),
      i1  => group_1_1_decoder_horizon_track_6_not_cmd(0),
      i2  => group_1_1_decoder_horizon_track_6_not_cmd(2),
      nq  => group_1_1_decoder_horizon_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_1_nq_mem_48,
      i1  => group_1_1_nq_mem_47,
      i2  => group_1_1_nq_mem_49,
      nq  => group_1_1_decoder_horizon_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_6_q0_ins : na2_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_6_na3_x1_2_sig,
      i1  => group_1_1_decoder_horizon_track_6_na3_x1_sig,
      nq  => group_1_1_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_46,
      nq  => group_1_1_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_45,
      nq  => group_1_1_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_44,
      nq  => group_1_1_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_5_q6_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_5_not_cmd(1),
      i1  => group_1_1_decoder_horizon_track_5_not_cmd(2),
      i2  => group_1_1_nq_mem_44,
      nq  => g_0_1_cmd_bot_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_5_q5_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_5_not_cmd(0),
      i1  => group_1_1_decoder_horizon_track_5_not_cmd(2),
      i2  => group_1_1_nq_mem_45,
      nq  => g_0_1_cmd_top_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_1_1_nq_mem_44,
      i1  => group_1_1_decoder_horizon_track_5_not_cmd(2),
      i2  => group_1_1_nq_mem_45,
      nq  => group_1_1_cmd_rig_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_5_not_cmd(0),
      i1  => group_1_1_decoder_horizon_track_5_not_cmd(1),
      i2  => group_1_1_nq_mem_46,
      nq  => group_1_1_cmd_bot_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_5_not_cmd(1),
      i1  => group_1_1_nq_mem_46,
      i2  => group_1_1_nq_mem_44,
      nq  => group_1_1_cmd_top_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_5_not_cmd(0),
      i1  => group_1_1_nq_mem_45,
      i2  => group_1_1_nq_mem_46,
      nq  => group_1_1_cmd_pin4_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_5_not_cmd(1),
      i1  => group_1_1_decoder_horizon_track_5_not_cmd(0),
      i2  => group_1_1_decoder_horizon_track_5_not_cmd(2),
      nq  => group_1_1_decoder_horizon_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_1_nq_mem_45,
      i1  => group_1_1_nq_mem_44,
      i2  => group_1_1_nq_mem_46,
      nq  => group_1_1_decoder_horizon_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_5_q0_ins : na2_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_5_na3_x1_2_sig,
      i1  => group_1_1_decoder_horizon_track_5_na3_x1_sig,
      nq  => group_1_1_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_43,
      nq  => group_1_1_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_42,
      nq  => group_1_1_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_41,
      nq  => group_1_1_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_4_q6_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_4_not_cmd(1),
      i1  => group_1_1_decoder_horizon_track_4_not_cmd(2),
      i2  => group_1_1_nq_mem_41,
      nq  => g_0_1_cmd_bot_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_4_q5_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_4_not_cmd(0),
      i1  => group_1_1_decoder_horizon_track_4_not_cmd(2),
      i2  => group_1_1_nq_mem_42,
      nq  => g_0_1_cmd_top_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_1_1_nq_mem_41,
      i1  => group_1_1_decoder_horizon_track_4_not_cmd(2),
      i2  => group_1_1_nq_mem_42,
      nq  => group_1_1_cmd_rig_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_4_not_cmd(0),
      i1  => group_1_1_decoder_horizon_track_4_not_cmd(1),
      i2  => group_1_1_nq_mem_43,
      nq  => group_1_1_cmd_bot_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_4_not_cmd(1),
      i1  => group_1_1_nq_mem_43,
      i2  => group_1_1_nq_mem_41,
      nq  => group_1_1_cmd_top_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_4_not_cmd(0),
      i1  => group_1_1_nq_mem_42,
      i2  => group_1_1_nq_mem_43,
      nq  => group_1_1_cmd_pin4_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_4_not_cmd(1),
      i1  => group_1_1_decoder_horizon_track_4_not_cmd(0),
      i2  => group_1_1_decoder_horizon_track_4_not_cmd(2),
      nq  => group_1_1_decoder_horizon_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_1_nq_mem_42,
      i1  => group_1_1_nq_mem_41,
      i2  => group_1_1_nq_mem_43,
      nq  => group_1_1_decoder_horizon_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_4_q0_ins : na2_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_4_na3_x1_2_sig,
      i1  => group_1_1_decoder_horizon_track_4_na3_x1_sig,
      nq  => group_1_1_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_40,
      nq  => group_1_1_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_39,
      nq  => group_1_1_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_38,
      nq  => group_1_1_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_3_q6_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_3_not_cmd(1),
      i1  => group_1_1_decoder_horizon_track_3_not_cmd(2),
      i2  => group_1_1_nq_mem_38,
      nq  => g_0_1_cmd_bot_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_3_q5_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_3_not_cmd(0),
      i1  => group_1_1_decoder_horizon_track_3_not_cmd(2),
      i2  => group_1_1_nq_mem_39,
      nq  => g_0_1_cmd_top_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_1_1_nq_mem_38,
      i1  => group_1_1_decoder_horizon_track_3_not_cmd(2),
      i2  => group_1_1_nq_mem_39,
      nq  => group_1_1_cmd_rig_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_3_not_cmd(0),
      i1  => group_1_1_decoder_horizon_track_3_not_cmd(1),
      i2  => group_1_1_nq_mem_40,
      nq  => group_1_1_cmd_bot_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_3_not_cmd(1),
      i1  => group_1_1_nq_mem_40,
      i2  => group_1_1_nq_mem_38,
      nq  => group_1_1_cmd_top_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_3_not_cmd(0),
      i1  => group_1_1_nq_mem_39,
      i2  => group_1_1_nq_mem_40,
      nq  => group_1_1_cmd_pin4_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_3_not_cmd(1),
      i1  => group_1_1_decoder_horizon_track_3_not_cmd(0),
      i2  => group_1_1_decoder_horizon_track_3_not_cmd(2),
      nq  => group_1_1_decoder_horizon_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_1_nq_mem_39,
      i1  => group_1_1_nq_mem_38,
      i2  => group_1_1_nq_mem_40,
      nq  => group_1_1_decoder_horizon_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_3_q0_ins : na2_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_3_na3_x1_2_sig,
      i1  => group_1_1_decoder_horizon_track_3_na3_x1_sig,
      nq  => group_1_1_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_37,
      nq  => group_1_1_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_36,
      nq  => group_1_1_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_35,
      nq  => group_1_1_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_2_q6_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_2_not_cmd(1),
      i1  => group_1_1_decoder_horizon_track_2_not_cmd(2),
      i2  => group_1_1_nq_mem_35,
      nq  => g_0_1_cmd_bot_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_2_q5_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_2_not_cmd(0),
      i1  => group_1_1_decoder_horizon_track_2_not_cmd(2),
      i2  => group_1_1_nq_mem_36,
      nq  => g_0_1_cmd_top_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_1_1_nq_mem_35,
      i1  => group_1_1_decoder_horizon_track_2_not_cmd(2),
      i2  => group_1_1_nq_mem_36,
      nq  => group_1_1_cmd_rig_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_2_not_cmd(0),
      i1  => group_1_1_decoder_horizon_track_2_not_cmd(1),
      i2  => group_1_1_nq_mem_37,
      nq  => group_1_1_cmd_bot_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_2_not_cmd(1),
      i1  => group_1_1_nq_mem_37,
      i2  => group_1_1_nq_mem_35,
      nq  => group_1_1_cmd_top_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_2_not_cmd(0),
      i1  => group_1_1_nq_mem_36,
      i2  => group_1_1_nq_mem_37,
      nq  => group_1_1_cmd_pin4_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_2_not_cmd(1),
      i1  => group_1_1_decoder_horizon_track_2_not_cmd(0),
      i2  => group_1_1_decoder_horizon_track_2_not_cmd(2),
      nq  => group_1_1_decoder_horizon_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_1_nq_mem_36,
      i1  => group_1_1_nq_mem_35,
      i2  => group_1_1_nq_mem_37,
      nq  => group_1_1_decoder_horizon_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_2_q0_ins : na2_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_2_na3_x1_2_sig,
      i1  => group_1_1_decoder_horizon_track_2_na3_x1_sig,
      nq  => group_1_1_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_34,
      nq  => group_1_1_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_33,
      nq  => group_1_1_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_32,
      nq  => group_1_1_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_1_q6_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_1_not_cmd(1),
      i1  => group_1_1_decoder_horizon_track_1_not_cmd(2),
      i2  => group_1_1_nq_mem_32,
      nq  => g_0_1_cmd_bot_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_1_q5_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_1_not_cmd(0),
      i1  => group_1_1_decoder_horizon_track_1_not_cmd(2),
      i2  => group_1_1_nq_mem_33,
      nq  => g_0_1_cmd_top_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_1_1_nq_mem_32,
      i1  => group_1_1_decoder_horizon_track_1_not_cmd(2),
      i2  => group_1_1_nq_mem_33,
      nq  => group_1_1_cmd_rig_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_1_not_cmd(0),
      i1  => group_1_1_decoder_horizon_track_1_not_cmd(1),
      i2  => group_1_1_nq_mem_34,
      nq  => group_1_1_cmd_bot_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_1_not_cmd(1),
      i1  => group_1_1_nq_mem_34,
      i2  => group_1_1_nq_mem_32,
      nq  => group_1_1_cmd_top_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_1_not_cmd(0),
      i1  => group_1_1_nq_mem_33,
      i2  => group_1_1_nq_mem_34,
      nq  => group_1_1_cmd_pin4_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_1_not_cmd(1),
      i1  => group_1_1_decoder_horizon_track_1_not_cmd(0),
      i2  => group_1_1_decoder_horizon_track_1_not_cmd(2),
      nq  => group_1_1_decoder_horizon_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_1_nq_mem_33,
      i1  => group_1_1_nq_mem_32,
      i2  => group_1_1_nq_mem_34,
      nq  => group_1_1_decoder_horizon_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_1_q0_ins : na2_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_1_na3_x1_2_sig,
      i1  => group_1_1_decoder_horizon_track_1_na3_x1_sig,
      nq  => group_1_1_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_31,
      nq  => group_1_1_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_30,
      nq  => group_1_1_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_1_nq_mem_29,
      nq  => group_1_1_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_0_q6_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_0_not_cmd(1),
      i1  => group_1_1_decoder_horizon_track_0_not_cmd(2),
      i2  => group_1_1_nq_mem_29,
      nq  => g_0_1_cmd_bot_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_0_q5_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_0_not_cmd(0),
      i1  => group_1_1_decoder_horizon_track_0_not_cmd(2),
      i2  => group_1_1_nq_mem_30,
      nq  => g_0_1_cmd_top_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_1_1_nq_mem_29,
      i1  => group_1_1_decoder_horizon_track_0_not_cmd(2),
      i2  => group_1_1_nq_mem_30,
      nq  => group_1_1_cmd_rig_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_0_not_cmd(0),
      i1  => group_1_1_decoder_horizon_track_0_not_cmd(1),
      i2  => group_1_1_nq_mem_31,
      nq  => group_1_1_cmd_bot_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_0_not_cmd(1),
      i1  => group_1_1_nq_mem_31,
      i2  => group_1_1_nq_mem_29,
      nq  => group_1_1_cmd_top_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_0_not_cmd(0),
      i1  => group_1_1_nq_mem_30,
      i2  => group_1_1_nq_mem_31,
      nq  => group_1_1_cmd_pin4_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_0_not_cmd(1),
      i1  => group_1_1_decoder_horizon_track_0_not_cmd(0),
      i2  => group_1_1_decoder_horizon_track_0_not_cmd(2),
      nq  => group_1_1_decoder_horizon_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_1_nq_mem_30,
      i1  => group_1_1_nq_mem_29,
      i2  => group_1_1_nq_mem_31,
      nq  => group_1_1_decoder_horizon_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_1_decoder_horizon_track_0_q0_ins : na2_x1
   port map (
      i0  => group_1_1_decoder_horizon_track_0_na3_x1_2_sig,
      i1  => group_1_1_decoder_horizon_track_0_na3_x1_sig,
      nq  => group_1_1_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_topside_in1_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_20,
      i0  => g_0_1_rig_0,
      i1  => g_0_1_rig_1,
      nq  => group_1_1_clb_topside_in1_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_topside_in1_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_20,
      i0  => g_0_1_rig_2,
      i1  => g_0_1_rig_3,
      nq  => group_1_1_clb_topside_in1_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_topside_in1_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_20,
      i0  => g_0_1_rig_4,
      i1  => g_0_1_rig_5,
      nq  => group_1_1_clb_topside_in1_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_topside_in1_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_20,
      i0  => g_0_1_rig_6,
      i1  => g_0_1_rig_7,
      nq  => group_1_1_clb_topside_in1_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_topside_in1_mux_mx10 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_21,
      i0  => group_1_1_clb_topside_in1_mux_q00,
      i1  => group_1_1_clb_topside_in1_mux_q01,
      nq  => group_1_1_clb_topside_in1_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_topside_in1_mux_mx11 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_21,
      i0  => group_1_1_clb_topside_in1_mux_q02,
      i1  => group_1_1_clb_topside_in1_mux_q03,
      nq  => group_1_1_clb_topside_in1_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_topside_in1_mux_mx20 : mx2_x2
   port map (
      cmd => group_1_1_nq_mem_22,
      i0  => group_1_1_clb_topside_in1_mux_q10,
      i1  => group_1_1_clb_topside_in1_mux_q11,
      q   => g_1_1_out_top,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_in0_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_17,
      i0  => g_0_1_rig_0,
      i1  => g_0_1_rig_1,
      nq  => group_1_1_clb_in0_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_in0_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_17,
      i0  => g_0_1_rig_2,
      i1  => g_0_1_rig_3,
      nq  => group_1_1_clb_in0_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_in0_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_17,
      i0  => g_0_1_rig_4,
      i1  => g_0_1_rig_5,
      nq  => group_1_1_clb_in0_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_in0_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_17,
      i0  => g_0_1_rig_6,
      i1  => g_0_1_rig_7,
      nq  => group_1_1_clb_in0_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_in0_mux_mx10 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_18,
      i0  => group_1_1_clb_in0_mux_q00,
      i1  => group_1_1_clb_in0_mux_q01,
      nq  => group_1_1_clb_in0_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_in0_mux_mx11 : nmx2_x1
   port map (
      cmd => group_1_1_nq_mem_18,
      i0  => group_1_1_clb_in0_mux_q02,
      i1  => group_1_1_clb_in0_mux_q03,
      nq  => group_1_1_clb_in0_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_1_clb_in0_mux_mx20 : mx2_x2
   port map (
      cmd => group_1_1_nq_mem_19,
      i0  => group_1_1_clb_in0_mux_q10,
      i1  => group_1_1_clb_in0_mux_q11,
      q   => group_1_1_in_0,
      vdd => vdd,
      vss => vss
   );

group_1_1_lut_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_1_in_3,
      i0  => group_1_1_nq_mem_0,
      i1  => group_1_1_nq_mem_1,
      nq  => group_1_1_lut_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_1_lut_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_1_in_3,
      i0  => group_1_1_nq_mem_2,
      i1  => group_1_1_nq_mem_3,
      nq  => group_1_1_lut_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_1_lut_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_1_in_3,
      i0  => group_1_1_nq_mem_4,
      i1  => group_1_1_nq_mem_5,
      nq  => group_1_1_lut_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_1_lut_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_1_in_3,
      i0  => group_1_1_nq_mem_6,
      i1  => group_1_1_nq_mem_7,
      nq  => group_1_1_lut_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_1_lut_mux_mx04 : nmx2_x1
   port map (
      cmd => group_1_1_in_3,
      i0  => group_1_1_nq_mem_8,
      i1  => group_1_1_nq_mem_9,
      nq  => group_1_1_lut_mux_q04,
      vdd => vdd,
      vss => vss
   );

group_1_1_lut_mux_mx05 : nmx2_x1
   port map (
      cmd => group_1_1_in_3,
      i0  => group_1_1_nq_mem_10,
      i1  => group_1_1_nq_mem_11,
      nq  => group_1_1_lut_mux_q05,
      vdd => vdd,
      vss => vss
   );

group_1_1_lut_mux_mx06 : nmx2_x1
   port map (
      cmd => group_1_1_in_3,
      i0  => group_1_1_nq_mem_12,
      i1  => group_1_1_nq_mem_13,
      nq  => group_1_1_lut_mux_q06,
      vdd => vdd,
      vss => vss
   );

group_1_1_lut_mux_mx07 : nmx2_x1
   port map (
      cmd => group_1_1_in_3,
      i0  => group_1_1_nq_mem_14,
      i1  => group_1_1_nq_mem_15,
      nq  => group_1_1_lut_mux_q07,
      vdd => vdd,
      vss => vss
   );

group_1_1_lut_mux_mx10 : nmx2_x1
   port map (
      cmd => g_0_1_out_rig,
      i0  => group_1_1_lut_mux_q00,
      i1  => group_1_1_lut_mux_q01,
      nq  => group_1_1_lut_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_1_lut_mux_mx11 : nmx2_x1
   port map (
      cmd => g_0_1_out_rig,
      i0  => group_1_1_lut_mux_q02,
      i1  => group_1_1_lut_mux_q03,
      nq  => group_1_1_lut_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_1_lut_mux_mx12 : nmx2_x1
   port map (
      cmd => g_0_1_out_rig,
      i0  => group_1_1_lut_mux_q04,
      i1  => group_1_1_lut_mux_q05,
      nq  => group_1_1_lut_mux_q12,
      vdd => vdd,
      vss => vss
   );

group_1_1_lut_mux_mx13 : nmx2_x1
   port map (
      cmd => g_0_1_out_rig,
      i0  => group_1_1_lut_mux_q06,
      i1  => group_1_1_lut_mux_q07,
      nq  => group_1_1_lut_mux_q13,
      vdd => vdd,
      vss => vss
   );

group_1_1_lut_mux_mx20 : nmx2_x1
   port map (
      cmd => g_1_0_out_top,
      i0  => group_1_1_lut_mux_q10,
      i1  => group_1_1_lut_mux_q11,
      nq  => group_1_1_lut_mux_q20,
      vdd => vdd,
      vss => vss
   );

group_1_1_lut_mux_mx21 : nmx2_x1
   port map (
      cmd => g_1_0_out_top,
      i0  => group_1_1_lut_mux_q12,
      i1  => group_1_1_lut_mux_q13,
      nq  => group_1_1_lut_mux_q21,
      vdd => vdd,
      vss => vss
   );

group_1_1_lut_mux_mx30 : nmx2_x1
   port map (
      cmd => group_1_1_in_0,
      i0  => group_1_1_lut_mux_q20,
      i1  => group_1_1_lut_mux_q21,
      nq  => group_1_1_out_lut,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_rig_top_0 : ts_x4
   port map (
      cmd => g_1_0_cmd_rig_top_0,
      i   => g_1_0_rig_0,
      q   => g_1_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_lef_top_0 : ts_x4
   port map (
      cmd => g_1_0_cmd_lef_top_0,
      i   => g_0_0_rig_0,
      q   => g_1_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_rig_top_1 : ts_x4
   port map (
      cmd => g_1_0_cmd_rig_top_1,
      i   => g_1_0_rig_1,
      q   => g_1_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_lef_top_1 : ts_x4
   port map (
      cmd => g_1_0_cmd_lef_top_1,
      i   => g_0_0_rig_1,
      q   => g_1_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_rig_top_2 : ts_x4
   port map (
      cmd => g_1_0_cmd_rig_top_2,
      i   => g_1_0_rig_2,
      q   => g_1_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_lef_top_2 : ts_x4
   port map (
      cmd => g_1_0_cmd_lef_top_2,
      i   => g_0_0_rig_2,
      q   => g_1_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_rig_top_3 : ts_x4
   port map (
      cmd => g_1_0_cmd_rig_top_3,
      i   => g_1_0_rig_3,
      q   => g_1_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_lef_top_3 : ts_x4
   port map (
      cmd => g_1_0_cmd_lef_top_3,
      i   => g_0_0_rig_3,
      q   => g_1_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_rig_top_4 : ts_x4
   port map (
      cmd => g_1_0_cmd_rig_top_4,
      i   => g_1_0_rig_4,
      q   => g_1_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_lef_top_4 : ts_x4
   port map (
      cmd => g_1_0_cmd_lef_top_4,
      i   => g_0_0_rig_4,
      q   => g_1_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_rig_top_5 : ts_x4
   port map (
      cmd => g_1_0_cmd_rig_top_5,
      i   => g_1_0_rig_5,
      q   => g_1_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_lef_top_5 : ts_x4
   port map (
      cmd => g_1_0_cmd_lef_top_5,
      i   => g_0_0_rig_5,
      q   => g_1_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_rig_top_6 : ts_x4
   port map (
      cmd => g_1_0_cmd_rig_top_6,
      i   => g_1_0_rig_6,
      q   => g_1_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_lef_top_6 : ts_x4
   port map (
      cmd => g_1_0_cmd_lef_top_6,
      i   => g_0_0_rig_6,
      q   => g_1_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_rig_top_7 : ts_x4
   port map (
      cmd => g_1_0_cmd_rig_top_7,
      i   => g_1_0_rig_7,
      q   => g_1_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_lef_top_7 : ts_x4
   port map (
      cmd => g_1_0_cmd_lef_top_7,
      i   => g_0_0_rig_7,
      q   => g_1_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_1_0_zero_horiz_0 : zero_x0
   port map (
      nq  => group_1_0_sig_zero_horiz_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_vss_lef_0 : ts_x4
   port map (
      cmd => group_1_0_cmd_zero_lef_0,
      i   => group_1_0_sig_zero_horiz_0,
      q   => g_0_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_inpad_lef_0 : ts_x4
   port map (
      cmd => group_1_0_cmd_inpad_lef_0,
      i   => bot_in_1,
      q   => g_0_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_top_lef_0 : ts_x4
   port map (
      cmd => group_1_0_cmd_top_lef_0,
      i   => g_1_0_top_0,
      q   => g_0_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_rig_lef_0 : ts_x4
   port map (
      cmd => group_1_0_cmd_rig_lef_0,
      i   => g_1_0_rig_0,
      q   => g_0_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_top_rig_0 : ts_x4
   port map (
      cmd => g_1_0_cmd_top_rig_0,
      i   => g_1_0_top_0,
      q   => g_1_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_lef_rig_0 : ts_x4
   port map (
      cmd => g_1_0_cmd_lef_rig_0,
      i   => g_0_0_rig_0,
      q   => g_1_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_zero_horiz_1 : zero_x0
   port map (
      nq  => group_1_0_sig_zero_horiz_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_vss_lef_1 : ts_x4
   port map (
      cmd => group_1_0_cmd_zero_lef_1,
      i   => group_1_0_sig_zero_horiz_1,
      q   => g_0_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_inpad_lef_1 : ts_x4
   port map (
      cmd => group_1_0_cmd_inpad_lef_1,
      i   => bot_in_1,
      q   => g_0_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_top_lef_1 : ts_x4
   port map (
      cmd => group_1_0_cmd_top_lef_1,
      i   => g_1_0_top_1,
      q   => g_0_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_rig_lef_1 : ts_x4
   port map (
      cmd => group_1_0_cmd_rig_lef_1,
      i   => g_1_0_rig_1,
      q   => g_0_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_top_rig_1 : ts_x4
   port map (
      cmd => g_1_0_cmd_top_rig_1,
      i   => g_1_0_top_1,
      q   => g_1_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_lef_rig_1 : ts_x4
   port map (
      cmd => g_1_0_cmd_lef_rig_1,
      i   => g_0_0_rig_1,
      q   => g_1_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_zero_horiz_2 : zero_x0
   port map (
      nq  => group_1_0_sig_zero_horiz_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_vss_lef_2 : ts_x4
   port map (
      cmd => group_1_0_cmd_zero_lef_2,
      i   => group_1_0_sig_zero_horiz_2,
      q   => g_0_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_inpad_lef_2 : ts_x4
   port map (
      cmd => group_1_0_cmd_inpad_lef_2,
      i   => bot_in_1,
      q   => g_0_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_top_lef_2 : ts_x4
   port map (
      cmd => group_1_0_cmd_top_lef_2,
      i   => g_1_0_top_2,
      q   => g_0_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_rig_lef_2 : ts_x4
   port map (
      cmd => group_1_0_cmd_rig_lef_2,
      i   => g_1_0_rig_2,
      q   => g_0_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_top_rig_2 : ts_x4
   port map (
      cmd => g_1_0_cmd_top_rig_2,
      i   => g_1_0_top_2,
      q   => g_1_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_lef_rig_2 : ts_x4
   port map (
      cmd => g_1_0_cmd_lef_rig_2,
      i   => g_0_0_rig_2,
      q   => g_1_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_zero_horiz_3 : zero_x0
   port map (
      nq  => group_1_0_sig_zero_horiz_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_vss_lef_3 : ts_x4
   port map (
      cmd => group_1_0_cmd_zero_lef_3,
      i   => group_1_0_sig_zero_horiz_3,
      q   => g_0_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_inpad_lef_3 : ts_x4
   port map (
      cmd => group_1_0_cmd_inpad_lef_3,
      i   => bot_in_1,
      q   => g_0_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_top_lef_3 : ts_x4
   port map (
      cmd => group_1_0_cmd_top_lef_3,
      i   => g_1_0_top_3,
      q   => g_0_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_rig_lef_3 : ts_x4
   port map (
      cmd => group_1_0_cmd_rig_lef_3,
      i   => g_1_0_rig_3,
      q   => g_0_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_top_rig_3 : ts_x4
   port map (
      cmd => g_1_0_cmd_top_rig_3,
      i   => g_1_0_top_3,
      q   => g_1_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_lef_rig_3 : ts_x4
   port map (
      cmd => g_1_0_cmd_lef_rig_3,
      i   => g_0_0_rig_3,
      q   => g_1_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_zero_horiz_4 : zero_x0
   port map (
      nq  => group_1_0_sig_zero_horiz_4,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_vss_lef_4 : ts_x4
   port map (
      cmd => group_1_0_cmd_zero_lef_4,
      i   => group_1_0_sig_zero_horiz_4,
      q   => g_0_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_inpad_lef_4 : ts_x4
   port map (
      cmd => group_1_0_cmd_inpad_lef_4,
      i   => bot_in_1,
      q   => g_0_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_top_lef_4 : ts_x4
   port map (
      cmd => group_1_0_cmd_top_lef_4,
      i   => g_1_0_top_4,
      q   => g_0_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_rig_lef_4 : ts_x4
   port map (
      cmd => group_1_0_cmd_rig_lef_4,
      i   => g_1_0_rig_4,
      q   => g_0_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_top_rig_4 : ts_x4
   port map (
      cmd => g_1_0_cmd_top_rig_4,
      i   => g_1_0_top_4,
      q   => g_1_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_lef_rig_4 : ts_x4
   port map (
      cmd => g_1_0_cmd_lef_rig_4,
      i   => g_0_0_rig_4,
      q   => g_1_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_0_zero_horiz_5 : zero_x0
   port map (
      nq  => group_1_0_sig_zero_horiz_5,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_vss_lef_5 : ts_x4
   port map (
      cmd => group_1_0_cmd_zero_lef_5,
      i   => group_1_0_sig_zero_horiz_5,
      q   => g_0_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_inpad_lef_5 : ts_x4
   port map (
      cmd => group_1_0_cmd_inpad_lef_5,
      i   => bot_in_1,
      q   => g_0_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_top_lef_5 : ts_x4
   port map (
      cmd => group_1_0_cmd_top_lef_5,
      i   => g_1_0_top_5,
      q   => g_0_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_rig_lef_5 : ts_x4
   port map (
      cmd => group_1_0_cmd_rig_lef_5,
      i   => g_1_0_rig_5,
      q   => g_0_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_top_rig_5 : ts_x4
   port map (
      cmd => g_1_0_cmd_top_rig_5,
      i   => g_1_0_top_5,
      q   => g_1_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_lef_rig_5 : ts_x4
   port map (
      cmd => g_1_0_cmd_lef_rig_5,
      i   => g_0_0_rig_5,
      q   => g_1_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_0_zero_horiz_6 : zero_x0
   port map (
      nq  => group_1_0_sig_zero_horiz_6,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_vss_lef_6 : ts_x4
   port map (
      cmd => group_1_0_cmd_zero_lef_6,
      i   => group_1_0_sig_zero_horiz_6,
      q   => g_0_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_inpad_lef_6 : ts_x4
   port map (
      cmd => group_1_0_cmd_inpad_lef_6,
      i   => bot_in_1,
      q   => g_0_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_top_lef_6 : ts_x4
   port map (
      cmd => group_1_0_cmd_top_lef_6,
      i   => g_1_0_top_6,
      q   => g_0_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_rig_lef_6 : ts_x4
   port map (
      cmd => group_1_0_cmd_rig_lef_6,
      i   => g_1_0_rig_6,
      q   => g_0_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_top_rig_6 : ts_x4
   port map (
      cmd => g_1_0_cmd_top_rig_6,
      i   => g_1_0_top_6,
      q   => g_1_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_lef_rig_6 : ts_x4
   port map (
      cmd => g_1_0_cmd_lef_rig_6,
      i   => g_0_0_rig_6,
      q   => g_1_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_0_zero_horiz_7 : zero_x0
   port map (
      nq  => group_1_0_sig_zero_horiz_7,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_vss_lef_7 : ts_x4
   port map (
      cmd => group_1_0_cmd_zero_lef_7,
      i   => group_1_0_sig_zero_horiz_7,
      q   => g_0_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_inpad_lef_7 : ts_x4
   port map (
      cmd => group_1_0_cmd_inpad_lef_7,
      i   => bot_in_1,
      q   => g_0_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_top_lef_7 : ts_x4
   port map (
      cmd => group_1_0_cmd_top_lef_7,
      i   => g_1_0_top_7,
      q   => g_0_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_rig_lef_7 : ts_x4
   port map (
      cmd => group_1_0_cmd_rig_lef_7,
      i   => g_1_0_rig_7,
      q   => g_0_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_top_rig_7 : ts_x4
   port map (
      cmd => g_1_0_cmd_top_rig_7,
      i   => g_1_0_top_7,
      q   => g_1_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_0_ts_lef_rig_7 : ts_x4
   port map (
      cmd => g_1_0_cmd_lef_rig_7,
      i   => g_0_0_rig_7,
      q   => g_1_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_0_mem_0 : sram_x1
   port map (
      d      => g_1_0_data_top(0),
      nq     => group_1_0_nq_mem_0,
      strobe => group_1_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_1 : sram_x1
   port map (
      d      => g_1_0_data_top(1),
      nq     => group_1_0_nq_mem_1,
      strobe => group_1_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_2 : sram_x1
   port map (
      d      => g_1_0_data_top(2),
      nq     => group_1_0_nq_mem_2,
      strobe => group_1_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_3 : sram_x1
   port map (
      d      => g_1_0_data_top(3),
      nq     => group_1_0_nq_mem_3,
      strobe => group_1_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_4 : sram_x1
   port map (
      d      => g_1_0_data_top(4),
      nq     => group_1_0_nq_mem_4,
      strobe => group_1_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_5 : sram_x1
   port map (
      d      => g_1_0_data_top(5),
      nq     => group_1_0_nq_mem_5,
      strobe => group_1_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_6 : sram_x1
   port map (
      d      => g_1_0_data_top(6),
      nq     => group_1_0_nq_mem_6,
      strobe => group_1_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_7 : sram_x1
   port map (
      d      => g_1_0_data_top(7),
      nq     => group_1_0_nq_mem_7,
      strobe => group_1_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_8 : sram_x1
   port map (
      d      => g_1_0_data_top(0),
      nq     => group_1_0_nq_mem_8,
      strobe => group_1_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_9 : sram_x1
   port map (
      d      => g_1_0_data_top(1),
      nq     => group_1_0_nq_mem_9,
      strobe => group_1_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_10 : sram_x1
   port map (
      d      => g_1_0_data_top(2),
      nq     => group_1_0_nq_mem_10,
      strobe => group_1_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_11 : sram_x1
   port map (
      d      => g_1_0_data_top(3),
      nq     => group_1_0_nq_mem_11,
      strobe => group_1_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_12 : sram_x1
   port map (
      d      => g_1_0_data_top(4),
      nq     => group_1_0_nq_mem_12,
      strobe => group_1_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_13 : sram_x1
   port map (
      d      => g_1_0_data_top(5),
      nq     => group_1_0_nq_mem_13,
      strobe => group_1_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_14 : sram_x1
   port map (
      d      => g_1_0_data_top(6),
      nq     => group_1_0_nq_mem_14,
      strobe => group_1_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_15 : sram_x1
   port map (
      d      => g_1_0_data_top(7),
      nq     => group_1_0_nq_mem_15,
      strobe => group_1_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_16 : sram_x1
   port map (
      d      => g_1_0_data_top(0),
      nq     => group_1_0_nq_mem_16,
      strobe => group_1_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_17 : sram_x1
   port map (
      d      => g_1_0_data_top(1),
      nq     => group_1_0_nq_mem_17,
      strobe => group_1_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_18 : sram_x1
   port map (
      d      => g_1_0_data_top(2),
      nq     => group_1_0_nq_mem_18,
      strobe => group_1_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_19 : sram_x1
   port map (
      d      => g_1_0_data_top(3),
      nq     => group_1_0_nq_mem_19,
      strobe => group_1_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_20 : sram_x1
   port map (
      d      => g_1_0_data_top(4),
      nq     => group_1_0_nq_mem_20,
      strobe => group_1_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_21 : sram_x1
   port map (
      d      => g_1_0_data_top(5),
      nq     => group_1_0_nq_mem_21,
      strobe => group_1_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_22 : sram_x1
   port map (
      d      => g_1_0_data_top(6),
      nq     => group_1_0_nq_mem_22,
      strobe => group_1_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_23 : sram_x1
   port map (
      d      => g_1_0_data_top(7),
      nq     => group_1_0_nq_mem_23,
      strobe => group_1_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_24 : sram_x1
   port map (
      d      => g_1_0_data_top(0),
      nq     => group_1_0_nq_mem_24,
      strobe => group_1_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_25 : sram_x1
   port map (
      d      => g_1_0_data_top(1),
      nq     => group_1_0_nq_mem_25,
      strobe => group_1_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_26 : sram_x1
   port map (
      d      => g_1_0_data_top(2),
      nq     => group_1_0_nq_mem_26,
      strobe => group_1_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_27 : sram_x1
   port map (
      d      => g_1_0_data_top(3),
      nq     => group_1_0_nq_mem_27,
      strobe => group_1_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_28 : sram_x1
   port map (
      d      => g_1_0_data_top(4),
      nq     => group_1_0_nq_mem_28,
      strobe => group_1_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_mem_29 : sram_x1
   port map (
      d      => g_1_0_data_top(5),
      nq     => group_1_0_nq_mem_29,
      strobe => group_1_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_parity_0 : sram_x1
   port map (
      d      => g_1_0_data_top(8),
      nq     => group_1_0_nq_mem_parity_0,
      strobe => group_1_0_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_parity_1 : sram_x1
   port map (
      d      => g_1_0_data_top(8),
      nq     => group_1_0_nq_mem_parity_1,
      strobe => group_1_0_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_parity_2 : sram_x1
   port map (
      d      => g_1_0_data_top(8),
      nq     => group_1_0_nq_mem_parity_2,
      strobe => group_1_0_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_parity_3 : sram_x1
   port map (
      d      => g_1_0_data_top(8),
      nq     => group_1_0_nq_mem_parity_3,
      strobe => group_1_0_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_1_0_xor_0_0 : xr2_x1
   port map (
      i0  => group_1_0_nq_mem_0,
      i1  => group_1_0_nq_mem_1,
      q   => group_1_0_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_1_0 : xr2_x1
   port map (
      i0  => group_1_0_nq_mem_2,
      i1  => group_1_0_nq_mem_3,
      q   => group_1_0_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_2_0 : xr2_x1
   port map (
      i0  => group_1_0_nq_mem_4,
      i1  => group_1_0_nq_mem_5,
      q   => group_1_0_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_3_0 : xr2_x1
   port map (
      i0  => group_1_0_nq_mem_6,
      i1  => group_1_0_nq_mem_7,
      q   => group_1_0_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_4_0 : xr2_x1
   port map (
      i0  => group_1_0_q_xor_0_0,
      i1  => group_1_0_q_xor_1_0,
      q   => group_1_0_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_5_0 : xr2_x1
   port map (
      i0  => group_1_0_q_xor_2_0,
      i1  => group_1_0_q_xor_3_0,
      q   => group_1_0_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_6_0 : xr2_x1
   port map (
      i0  => group_1_0_q_xor_4_0,
      i1  => group_1_0_q_xor_5_0,
      q   => group_1_0_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_7_0 : xr2_x1
   port map (
      i0  => group_1_0_q_xor_6_0,
      i1  => group_1_0_nq_mem_parity_0,
      q   => group_1_0_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_0_1 : xr2_x1
   port map (
      i0  => group_1_0_nq_mem_8,
      i1  => group_1_0_nq_mem_9,
      q   => group_1_0_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_1_1 : xr2_x1
   port map (
      i0  => group_1_0_nq_mem_10,
      i1  => group_1_0_nq_mem_11,
      q   => group_1_0_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_2_1 : xr2_x1
   port map (
      i0  => group_1_0_nq_mem_12,
      i1  => group_1_0_nq_mem_13,
      q   => group_1_0_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_3_1 : xr2_x1
   port map (
      i0  => group_1_0_nq_mem_14,
      i1  => group_1_0_nq_mem_15,
      q   => group_1_0_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_4_1 : xr2_x1
   port map (
      i0  => group_1_0_q_xor_0_1,
      i1  => group_1_0_q_xor_1_1,
      q   => group_1_0_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_5_1 : xr2_x1
   port map (
      i0  => group_1_0_q_xor_2_1,
      i1  => group_1_0_q_xor_3_1,
      q   => group_1_0_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_6_1 : xr2_x1
   port map (
      i0  => group_1_0_q_xor_4_1,
      i1  => group_1_0_q_xor_5_1,
      q   => group_1_0_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_7_1 : xr2_x1
   port map (
      i0  => group_1_0_q_xor_6_1,
      i1  => group_1_0_nq_mem_parity_1,
      q   => group_1_0_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_0_2 : xr2_x1
   port map (
      i0  => group_1_0_nq_mem_16,
      i1  => group_1_0_nq_mem_17,
      q   => group_1_0_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_1_2 : xr2_x1
   port map (
      i0  => group_1_0_nq_mem_18,
      i1  => group_1_0_nq_mem_19,
      q   => group_1_0_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_2_2 : xr2_x1
   port map (
      i0  => group_1_0_nq_mem_20,
      i1  => group_1_0_nq_mem_21,
      q   => group_1_0_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_3_2 : xr2_x1
   port map (
      i0  => group_1_0_nq_mem_22,
      i1  => group_1_0_nq_mem_23,
      q   => group_1_0_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_4_2 : xr2_x1
   port map (
      i0  => group_1_0_q_xor_0_2,
      i1  => group_1_0_q_xor_1_2,
      q   => group_1_0_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_5_2 : xr2_x1
   port map (
      i0  => group_1_0_q_xor_2_2,
      i1  => group_1_0_q_xor_3_2,
      q   => group_1_0_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_6_2 : xr2_x1
   port map (
      i0  => group_1_0_q_xor_4_2,
      i1  => group_1_0_q_xor_5_2,
      q   => group_1_0_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_7_2 : xr2_x1
   port map (
      i0  => group_1_0_q_xor_6_2,
      i1  => group_1_0_nq_mem_parity_2,
      q   => group_1_0_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_0_3 : xr2_x1
   port map (
      i0  => group_1_0_nq_mem_24,
      i1  => group_1_0_nq_mem_25,
      q   => group_1_0_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_1_3 : xr2_x1
   port map (
      i0  => group_1_0_nq_mem_26,
      i1  => group_1_0_nq_mem_27,
      q   => group_1_0_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_2_3 : xr2_x1
   port map (
      i0  => group_1_0_nq_mem_28,
      i1  => group_1_0_nq_mem_29,
      q   => group_1_0_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_3_3 : xr2_x1
   port map (
      i0  => group_1_0_q_xor_0_3,
      i1  => group_1_0_q_xor_1_3,
      q   => group_1_0_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_4_3 : xr2_x1
   port map (
      i0  => group_1_0_q_xor_3_3,
      i1  => group_1_0_q_xor_2_3,
      q   => group_1_0_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_xor_5_3 : xr2_x1
   port map (
      i0  => group_1_0_q_xor_4_3,
      i1  => group_1_0_nq_mem_parity_3,
      q   => group_1_0_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_or_0 : o4_x2
   port map (
      i0  => group_1_0_sig_error_0,
      i1  => group_1_0_sig_error_1,
      i2  => group_1_0_sig_error_2,
      i3  => group_1_0_sig_error_3,
      q   => g_1_0_error_rig,
      vdd => vdd,
      vss => vss
   );

group_1_0_buffer_0 : buf_x2
   port map (
      i   => g_0_0_strobe_0_rig,
      q   => g_1_0_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_1_0_buffer_1 : buf_x2
   port map (
      i   => g_0_0_strobe_1_rig,
      q   => g_1_0_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_1_0_buffer_2 : buf_x2
   port map (
      i   => g_0_0_strobe_2_rig,
      q   => g_1_0_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_1_0_buffer_3 : buf_x2
   port map (
      i   => g_0_0_strobe_3_rig,
      q   => g_1_0_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_1_0_and_0 : a2_x2
   port map (
      i0  => g_0_0_strobe_0_rig,
      i1  => g_1_0_column_top,
      q   => group_1_0_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_and_1 : a2_x2
   port map (
      i0  => g_0_0_strobe_1_rig,
      i1  => g_1_0_column_top,
      q   => group_1_0_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_and_2 : a2_x2
   port map (
      i0  => g_0_0_strobe_2_rig,
      i1  => g_1_0_column_top,
      q   => group_1_0_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_and_3 : a2_x2
   port map (
      i0  => g_0_0_strobe_3_rig,
      i1  => g_1_0_column_top,
      q   => group_1_0_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_29,
      nq  => group_1_0_decoder_horizon_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_28,
      nq  => group_1_0_decoder_horizon_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_27,
      nq  => group_1_0_decoder_horizon_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_7_q4_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_7_not_cmd(2),
      i1  => group_1_0_nq_mem_27,
      i2  => group_1_0_nq_mem_28,
      nq  => g_0_0_cmd_top_rig_7,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_7_q3_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_7_not_cmd(0),
      i1  => group_1_0_decoder_horizon_track_7_not_cmd(1),
      i2  => group_1_0_nq_mem_29,
      nq  => group_1_0_cmd_rig_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_7_q2_ins : no3_x1
   port map (
      i0  => group_1_0_nq_mem_29,
      i1  => group_1_0_decoder_horizon_track_7_not_cmd(1),
      i2  => group_1_0_nq_mem_27,
      nq  => group_1_0_cmd_top_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_7_q1_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_7_not_cmd(0),
      i1  => group_1_0_nq_mem_28,
      i2  => group_1_0_nq_mem_29,
      nq  => group_1_0_cmd_inpad_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_7_not_cmd(0),
      i1  => group_1_0_decoder_horizon_track_7_not_cmd(2),
      i2  => group_1_0_decoder_horizon_track_7_not_cmd(1),
      nq  => group_1_0_decoder_horizon_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_29,
      i1  => group_1_0_nq_mem_27,
      i2  => group_1_0_decoder_horizon_track_7_not_cmd(1),
      nq  => group_1_0_decoder_horizon_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_7_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_27,
      i1  => group_1_0_nq_mem_29,
      i2  => group_1_0_nq_mem_28,
      nq  => group_1_0_decoder_horizon_track_7_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_7_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_29,
      i1  => group_1_0_nq_mem_28,
      i2  => group_1_0_decoder_horizon_track_7_not_cmd(0),
      nq  => group_1_0_decoder_horizon_track_7_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_7_q0_ins : na4_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_7_na3_x1_4_sig,
      i1  => group_1_0_decoder_horizon_track_7_na3_x1_3_sig,
      i2  => group_1_0_decoder_horizon_track_7_na3_x1_2_sig,
      i3  => group_1_0_decoder_horizon_track_7_na3_x1_sig,
      nq  => group_1_0_cmd_zero_lef_7,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_26,
      nq  => group_1_0_decoder_horizon_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_25,
      nq  => group_1_0_decoder_horizon_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_24,
      nq  => group_1_0_decoder_horizon_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_6_q4_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_6_not_cmd(2),
      i1  => group_1_0_nq_mem_24,
      i2  => group_1_0_nq_mem_25,
      nq  => g_0_0_cmd_top_rig_6,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_6_q3_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_6_not_cmd(0),
      i1  => group_1_0_decoder_horizon_track_6_not_cmd(1),
      i2  => group_1_0_nq_mem_26,
      nq  => group_1_0_cmd_rig_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_6_q2_ins : no3_x1
   port map (
      i0  => group_1_0_nq_mem_26,
      i1  => group_1_0_decoder_horizon_track_6_not_cmd(1),
      i2  => group_1_0_nq_mem_24,
      nq  => group_1_0_cmd_top_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_6_q1_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_6_not_cmd(0),
      i1  => group_1_0_nq_mem_25,
      i2  => group_1_0_nq_mem_26,
      nq  => group_1_0_cmd_inpad_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_6_not_cmd(0),
      i1  => group_1_0_decoder_horizon_track_6_not_cmd(2),
      i2  => group_1_0_decoder_horizon_track_6_not_cmd(1),
      nq  => group_1_0_decoder_horizon_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_26,
      i1  => group_1_0_nq_mem_24,
      i2  => group_1_0_decoder_horizon_track_6_not_cmd(1),
      nq  => group_1_0_decoder_horizon_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_6_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_24,
      i1  => group_1_0_nq_mem_26,
      i2  => group_1_0_nq_mem_25,
      nq  => group_1_0_decoder_horizon_track_6_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_6_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_26,
      i1  => group_1_0_nq_mem_25,
      i2  => group_1_0_decoder_horizon_track_6_not_cmd(0),
      nq  => group_1_0_decoder_horizon_track_6_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_6_q0_ins : na4_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_6_na3_x1_4_sig,
      i1  => group_1_0_decoder_horizon_track_6_na3_x1_3_sig,
      i2  => group_1_0_decoder_horizon_track_6_na3_x1_2_sig,
      i3  => group_1_0_decoder_horizon_track_6_na3_x1_sig,
      nq  => group_1_0_cmd_zero_lef_6,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_23,
      nq  => group_1_0_decoder_horizon_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_22,
      nq  => group_1_0_decoder_horizon_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_21,
      nq  => group_1_0_decoder_horizon_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_5_q4_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_5_not_cmd(2),
      i1  => group_1_0_nq_mem_21,
      i2  => group_1_0_nq_mem_22,
      nq  => g_0_0_cmd_top_rig_5,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_5_q3_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_5_not_cmd(0),
      i1  => group_1_0_decoder_horizon_track_5_not_cmd(1),
      i2  => group_1_0_nq_mem_23,
      nq  => group_1_0_cmd_rig_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_5_q2_ins : no3_x1
   port map (
      i0  => group_1_0_nq_mem_23,
      i1  => group_1_0_decoder_horizon_track_5_not_cmd(1),
      i2  => group_1_0_nq_mem_21,
      nq  => group_1_0_cmd_top_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_5_q1_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_5_not_cmd(0),
      i1  => group_1_0_nq_mem_22,
      i2  => group_1_0_nq_mem_23,
      nq  => group_1_0_cmd_inpad_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_5_not_cmd(0),
      i1  => group_1_0_decoder_horizon_track_5_not_cmd(2),
      i2  => group_1_0_decoder_horizon_track_5_not_cmd(1),
      nq  => group_1_0_decoder_horizon_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_23,
      i1  => group_1_0_nq_mem_21,
      i2  => group_1_0_decoder_horizon_track_5_not_cmd(1),
      nq  => group_1_0_decoder_horizon_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_5_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_21,
      i1  => group_1_0_nq_mem_23,
      i2  => group_1_0_nq_mem_22,
      nq  => group_1_0_decoder_horizon_track_5_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_5_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_23,
      i1  => group_1_0_nq_mem_22,
      i2  => group_1_0_decoder_horizon_track_5_not_cmd(0),
      nq  => group_1_0_decoder_horizon_track_5_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_5_q0_ins : na4_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_5_na3_x1_4_sig,
      i1  => group_1_0_decoder_horizon_track_5_na3_x1_3_sig,
      i2  => group_1_0_decoder_horizon_track_5_na3_x1_2_sig,
      i3  => group_1_0_decoder_horizon_track_5_na3_x1_sig,
      nq  => group_1_0_cmd_zero_lef_5,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_20,
      nq  => group_1_0_decoder_horizon_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_19,
      nq  => group_1_0_decoder_horizon_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_18,
      nq  => group_1_0_decoder_horizon_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_4_q4_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_4_not_cmd(2),
      i1  => group_1_0_nq_mem_18,
      i2  => group_1_0_nq_mem_19,
      nq  => g_0_0_cmd_top_rig_4,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_4_q3_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_4_not_cmd(0),
      i1  => group_1_0_decoder_horizon_track_4_not_cmd(1),
      i2  => group_1_0_nq_mem_20,
      nq  => group_1_0_cmd_rig_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_4_q2_ins : no3_x1
   port map (
      i0  => group_1_0_nq_mem_20,
      i1  => group_1_0_decoder_horizon_track_4_not_cmd(1),
      i2  => group_1_0_nq_mem_18,
      nq  => group_1_0_cmd_top_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_4_q1_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_4_not_cmd(0),
      i1  => group_1_0_nq_mem_19,
      i2  => group_1_0_nq_mem_20,
      nq  => group_1_0_cmd_inpad_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_4_not_cmd(0),
      i1  => group_1_0_decoder_horizon_track_4_not_cmd(2),
      i2  => group_1_0_decoder_horizon_track_4_not_cmd(1),
      nq  => group_1_0_decoder_horizon_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_20,
      i1  => group_1_0_nq_mem_18,
      i2  => group_1_0_decoder_horizon_track_4_not_cmd(1),
      nq  => group_1_0_decoder_horizon_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_4_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_18,
      i1  => group_1_0_nq_mem_20,
      i2  => group_1_0_nq_mem_19,
      nq  => group_1_0_decoder_horizon_track_4_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_4_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_20,
      i1  => group_1_0_nq_mem_19,
      i2  => group_1_0_decoder_horizon_track_4_not_cmd(0),
      nq  => group_1_0_decoder_horizon_track_4_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_4_q0_ins : na4_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_4_na3_x1_4_sig,
      i1  => group_1_0_decoder_horizon_track_4_na3_x1_3_sig,
      i2  => group_1_0_decoder_horizon_track_4_na3_x1_2_sig,
      i3  => group_1_0_decoder_horizon_track_4_na3_x1_sig,
      nq  => group_1_0_cmd_zero_lef_4,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_17,
      nq  => group_1_0_decoder_horizon_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_16,
      nq  => group_1_0_decoder_horizon_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_15,
      nq  => group_1_0_decoder_horizon_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_3_q4_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_3_not_cmd(2),
      i1  => group_1_0_nq_mem_15,
      i2  => group_1_0_nq_mem_16,
      nq  => g_0_0_cmd_top_rig_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_3_q3_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_3_not_cmd(0),
      i1  => group_1_0_decoder_horizon_track_3_not_cmd(1),
      i2  => group_1_0_nq_mem_17,
      nq  => group_1_0_cmd_rig_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_3_q2_ins : no3_x1
   port map (
      i0  => group_1_0_nq_mem_17,
      i1  => group_1_0_decoder_horizon_track_3_not_cmd(1),
      i2  => group_1_0_nq_mem_15,
      nq  => group_1_0_cmd_top_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_3_q1_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_3_not_cmd(0),
      i1  => group_1_0_nq_mem_16,
      i2  => group_1_0_nq_mem_17,
      nq  => group_1_0_cmd_inpad_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_3_not_cmd(0),
      i1  => group_1_0_decoder_horizon_track_3_not_cmd(2),
      i2  => group_1_0_decoder_horizon_track_3_not_cmd(1),
      nq  => group_1_0_decoder_horizon_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_17,
      i1  => group_1_0_nq_mem_15,
      i2  => group_1_0_decoder_horizon_track_3_not_cmd(1),
      nq  => group_1_0_decoder_horizon_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_3_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_15,
      i1  => group_1_0_nq_mem_17,
      i2  => group_1_0_nq_mem_16,
      nq  => group_1_0_decoder_horizon_track_3_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_3_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_17,
      i1  => group_1_0_nq_mem_16,
      i2  => group_1_0_decoder_horizon_track_3_not_cmd(0),
      nq  => group_1_0_decoder_horizon_track_3_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_3_q0_ins : na4_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_3_na3_x1_4_sig,
      i1  => group_1_0_decoder_horizon_track_3_na3_x1_3_sig,
      i2  => group_1_0_decoder_horizon_track_3_na3_x1_2_sig,
      i3  => group_1_0_decoder_horizon_track_3_na3_x1_sig,
      nq  => group_1_0_cmd_zero_lef_3,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_14,
      nq  => group_1_0_decoder_horizon_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_13,
      nq  => group_1_0_decoder_horizon_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_12,
      nq  => group_1_0_decoder_horizon_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_2_q4_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_2_not_cmd(2),
      i1  => group_1_0_nq_mem_12,
      i2  => group_1_0_nq_mem_13,
      nq  => g_0_0_cmd_top_rig_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_2_q3_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_2_not_cmd(0),
      i1  => group_1_0_decoder_horizon_track_2_not_cmd(1),
      i2  => group_1_0_nq_mem_14,
      nq  => group_1_0_cmd_rig_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_2_q2_ins : no3_x1
   port map (
      i0  => group_1_0_nq_mem_14,
      i1  => group_1_0_decoder_horizon_track_2_not_cmd(1),
      i2  => group_1_0_nq_mem_12,
      nq  => group_1_0_cmd_top_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_2_q1_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_2_not_cmd(0),
      i1  => group_1_0_nq_mem_13,
      i2  => group_1_0_nq_mem_14,
      nq  => group_1_0_cmd_inpad_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_2_not_cmd(0),
      i1  => group_1_0_decoder_horizon_track_2_not_cmd(2),
      i2  => group_1_0_decoder_horizon_track_2_not_cmd(1),
      nq  => group_1_0_decoder_horizon_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_14,
      i1  => group_1_0_nq_mem_12,
      i2  => group_1_0_decoder_horizon_track_2_not_cmd(1),
      nq  => group_1_0_decoder_horizon_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_2_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_12,
      i1  => group_1_0_nq_mem_14,
      i2  => group_1_0_nq_mem_13,
      nq  => group_1_0_decoder_horizon_track_2_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_2_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_14,
      i1  => group_1_0_nq_mem_13,
      i2  => group_1_0_decoder_horizon_track_2_not_cmd(0),
      nq  => group_1_0_decoder_horizon_track_2_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_2_q0_ins : na4_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_2_na3_x1_4_sig,
      i1  => group_1_0_decoder_horizon_track_2_na3_x1_3_sig,
      i2  => group_1_0_decoder_horizon_track_2_na3_x1_2_sig,
      i3  => group_1_0_decoder_horizon_track_2_na3_x1_sig,
      nq  => group_1_0_cmd_zero_lef_2,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_11,
      nq  => group_1_0_decoder_horizon_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_10,
      nq  => group_1_0_decoder_horizon_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_9,
      nq  => group_1_0_decoder_horizon_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_1_q4_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_1_not_cmd(2),
      i1  => group_1_0_nq_mem_9,
      i2  => group_1_0_nq_mem_10,
      nq  => g_0_0_cmd_top_rig_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_1_q3_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_1_not_cmd(0),
      i1  => group_1_0_decoder_horizon_track_1_not_cmd(1),
      i2  => group_1_0_nq_mem_11,
      nq  => group_1_0_cmd_rig_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_1_q2_ins : no3_x1
   port map (
      i0  => group_1_0_nq_mem_11,
      i1  => group_1_0_decoder_horizon_track_1_not_cmd(1),
      i2  => group_1_0_nq_mem_9,
      nq  => group_1_0_cmd_top_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_1_q1_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_1_not_cmd(0),
      i1  => group_1_0_nq_mem_10,
      i2  => group_1_0_nq_mem_11,
      nq  => group_1_0_cmd_inpad_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_1_not_cmd(0),
      i1  => group_1_0_decoder_horizon_track_1_not_cmd(2),
      i2  => group_1_0_decoder_horizon_track_1_not_cmd(1),
      nq  => group_1_0_decoder_horizon_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_11,
      i1  => group_1_0_nq_mem_9,
      i2  => group_1_0_decoder_horizon_track_1_not_cmd(1),
      nq  => group_1_0_decoder_horizon_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_1_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_9,
      i1  => group_1_0_nq_mem_11,
      i2  => group_1_0_nq_mem_10,
      nq  => group_1_0_decoder_horizon_track_1_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_1_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_11,
      i1  => group_1_0_nq_mem_10,
      i2  => group_1_0_decoder_horizon_track_1_not_cmd(0),
      nq  => group_1_0_decoder_horizon_track_1_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_1_q0_ins : na4_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_1_na3_x1_4_sig,
      i1  => group_1_0_decoder_horizon_track_1_na3_x1_3_sig,
      i2  => group_1_0_decoder_horizon_track_1_na3_x1_2_sig,
      i3  => group_1_0_decoder_horizon_track_1_na3_x1_sig,
      nq  => group_1_0_cmd_zero_lef_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_8,
      nq  => group_1_0_decoder_horizon_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_7,
      nq  => group_1_0_decoder_horizon_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_1_0_nq_mem_6,
      nq  => group_1_0_decoder_horizon_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_0_q4_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_0_not_cmd(2),
      i1  => group_1_0_nq_mem_6,
      i2  => group_1_0_nq_mem_7,
      nq  => g_0_0_cmd_top_rig_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_0_q3_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_0_not_cmd(0),
      i1  => group_1_0_decoder_horizon_track_0_not_cmd(1),
      i2  => group_1_0_nq_mem_8,
      nq  => group_1_0_cmd_rig_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_0_q2_ins : no3_x1
   port map (
      i0  => group_1_0_nq_mem_8,
      i1  => group_1_0_decoder_horizon_track_0_not_cmd(1),
      i2  => group_1_0_nq_mem_6,
      nq  => group_1_0_cmd_top_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_0_q1_ins : no3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_0_not_cmd(0),
      i1  => group_1_0_nq_mem_7,
      i2  => group_1_0_nq_mem_8,
      nq  => group_1_0_cmd_inpad_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_0_not_cmd(0),
      i1  => group_1_0_decoder_horizon_track_0_not_cmd(2),
      i2  => group_1_0_decoder_horizon_track_0_not_cmd(1),
      nq  => group_1_0_decoder_horizon_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_8,
      i1  => group_1_0_nq_mem_6,
      i2  => group_1_0_decoder_horizon_track_0_not_cmd(1),
      nq  => group_1_0_decoder_horizon_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_0_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_6,
      i1  => group_1_0_nq_mem_8,
      i2  => group_1_0_nq_mem_7,
      nq  => group_1_0_decoder_horizon_track_0_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_0_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_1_0_nq_mem_8,
      i1  => group_1_0_nq_mem_7,
      i2  => group_1_0_decoder_horizon_track_0_not_cmd(0),
      nq  => group_1_0_decoder_horizon_track_0_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_1_0_decoder_horizon_track_0_q0_ins : na4_x1
   port map (
      i0  => group_1_0_decoder_horizon_track_0_na3_x1_4_sig,
      i1  => group_1_0_decoder_horizon_track_0_na3_x1_3_sig,
      i2  => group_1_0_decoder_horizon_track_0_na3_x1_2_sig,
      i3  => group_1_0_decoder_horizon_track_0_na3_x1_sig,
      nq  => group_1_0_cmd_zero_lef_0,
      vdd => vdd,
      vss => vss
   );

group_1_0_out_pad_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_0_nq_mem_3,
      i0  => g_0_0_rig_0,
      i1  => g_0_0_rig_1,
      nq  => group_1_0_out_pad_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_0_out_pad_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_0_nq_mem_3,
      i0  => g_0_0_rig_2,
      i1  => g_0_0_rig_3,
      nq  => group_1_0_out_pad_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_0_out_pad_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_0_nq_mem_3,
      i0  => g_0_0_rig_4,
      i1  => g_0_0_rig_5,
      nq  => group_1_0_out_pad_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_0_out_pad_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_0_nq_mem_3,
      i0  => g_0_0_rig_6,
      i1  => g_0_0_rig_7,
      nq  => group_1_0_out_pad_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_0_out_pad_mux_mx10 : nmx2_x1
   port map (
      cmd => group_1_0_nq_mem_4,
      i0  => group_1_0_out_pad_mux_q00,
      i1  => group_1_0_out_pad_mux_q01,
      nq  => group_1_0_out_pad_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_0_out_pad_mux_mx11 : nmx2_x1
   port map (
      cmd => group_1_0_nq_mem_4,
      i0  => group_1_0_out_pad_mux_q02,
      i1  => group_1_0_out_pad_mux_q03,
      nq  => group_1_0_out_pad_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_0_out_pad_mux_mx20 : mx2_x2
   port map (
      cmd => group_1_0_nq_mem_5,
      i0  => group_1_0_out_pad_mux_q10,
      i1  => group_1_0_out_pad_mux_q11,
      q   => bot_out_1,
      vdd => vdd,
      vss => vss
   );

group_1_0_clb_topside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_1_0_nq_mem_0,
      i0  => g_0_0_rig_0,
      i1  => g_0_0_rig_1,
      nq  => group_1_0_clb_topside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_1_0_clb_topside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_1_0_nq_mem_0,
      i0  => g_0_0_rig_2,
      i1  => g_0_0_rig_3,
      nq  => group_1_0_clb_topside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_1_0_clb_topside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_1_0_nq_mem_0,
      i0  => g_0_0_rig_4,
      i1  => g_0_0_rig_5,
      nq  => group_1_0_clb_topside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_1_0_clb_topside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_1_0_nq_mem_0,
      i0  => g_0_0_rig_6,
      i1  => g_0_0_rig_7,
      nq  => group_1_0_clb_topside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_1_0_clb_topside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_1_0_nq_mem_1,
      i0  => group_1_0_clb_topside_in2_mux_q00,
      i1  => group_1_0_clb_topside_in2_mux_q01,
      nq  => group_1_0_clb_topside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_1_0_clb_topside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_1_0_nq_mem_1,
      i0  => group_1_0_clb_topside_in2_mux_q02,
      i1  => group_1_0_clb_topside_in2_mux_q03,
      nq  => group_1_0_clb_topside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_1_0_clb_topside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_1_0_nq_mem_2,
      i0  => group_1_0_clb_topside_in2_mux_q10,
      i1  => group_1_0_clb_topside_in2_mux_q11,
      q   => g_1_0_out_top,
      vdd => vdd,
      vss => vss
   );

group_0_4_buf_scan : buf_x2
   port map (
      i   => lef_in_4,
      q   => g_0_4_scout,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_bot_rig_0 : ts_x4
   port map (
      cmd => g_0_4_cmd_bot_rig_0,
      i   => g_0_3_top_0,
      q   => g_0_4_rig_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_bot_rig_1 : ts_x4
   port map (
      cmd => g_0_4_cmd_bot_rig_1,
      i   => g_0_3_top_1,
      q   => g_0_4_rig_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_bot_rig_2 : ts_x4
   port map (
      cmd => g_0_4_cmd_bot_rig_2,
      i   => g_0_3_top_2,
      q   => g_0_4_rig_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_bot_rig_3 : ts_x4
   port map (
      cmd => g_0_4_cmd_bot_rig_3,
      i   => g_0_3_top_3,
      q   => g_0_4_rig_3,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_bot_rig_4 : ts_x4
   port map (
      cmd => g_0_4_cmd_bot_rig_4,
      i   => g_0_3_top_4,
      q   => g_0_4_rig_4,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_bot_rig_5 : ts_x4
   port map (
      cmd => g_0_4_cmd_bot_rig_5,
      i   => g_0_3_top_5,
      q   => g_0_4_rig_5,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_bot_rig_6 : ts_x4
   port map (
      cmd => g_0_4_cmd_bot_rig_6,
      i   => g_0_3_top_6,
      q   => g_0_4_rig_6,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_bot_rig_7 : ts_x4
   port map (
      cmd => g_0_4_cmd_bot_rig_7,
      i   => g_0_3_top_7,
      q   => g_0_4_rig_7,
      vdd => vdd,
      vss => vss
   );

group_0_4_zero_vert_0 : zero_x0
   port map (
      nq  => group_0_4_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_0_4_cmd_zero_bot_0,
      i   => group_0_4_sig_zero_vert_0,
      q   => g_0_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_inpad_bot_0 : ts_x4
   port map (
      cmd => group_0_4_cmd_inpad_bot_0,
      i   => lef_in_4,
      q   => g_0_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_rig_bot_0 : ts_x4
   port map (
      cmd => group_0_4_cmd_rig_bot_0,
      i   => g_0_4_rig_0,
      q   => g_0_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_zero_vert_1 : zero_x0
   port map (
      nq  => group_0_4_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_0_4_cmd_zero_bot_1,
      i   => group_0_4_sig_zero_vert_1,
      q   => g_0_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_inpad_bot_1 : ts_x4
   port map (
      cmd => group_0_4_cmd_inpad_bot_1,
      i   => lef_in_4,
      q   => g_0_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_rig_bot_1 : ts_x4
   port map (
      cmd => group_0_4_cmd_rig_bot_1,
      i   => g_0_4_rig_1,
      q   => g_0_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_zero_vert_2 : zero_x0
   port map (
      nq  => group_0_4_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_0_4_cmd_zero_bot_2,
      i   => group_0_4_sig_zero_vert_2,
      q   => g_0_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_inpad_bot_2 : ts_x4
   port map (
      cmd => group_0_4_cmd_inpad_bot_2,
      i   => lef_in_4,
      q   => g_0_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_rig_bot_2 : ts_x4
   port map (
      cmd => group_0_4_cmd_rig_bot_2,
      i   => g_0_4_rig_2,
      q   => g_0_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_zero_vert_3 : zero_x0
   port map (
      nq  => group_0_4_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_0_4_cmd_zero_bot_3,
      i   => group_0_4_sig_zero_vert_3,
      q   => g_0_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_inpad_bot_3 : ts_x4
   port map (
      cmd => group_0_4_cmd_inpad_bot_3,
      i   => lef_in_4,
      q   => g_0_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_rig_bot_3 : ts_x4
   port map (
      cmd => group_0_4_cmd_rig_bot_3,
      i   => g_0_4_rig_3,
      q   => g_0_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_4_zero_vert_4 : zero_x0
   port map (
      nq  => group_0_4_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_0_4_cmd_zero_bot_4,
      i   => group_0_4_sig_zero_vert_4,
      q   => g_0_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_inpad_bot_4 : ts_x4
   port map (
      cmd => group_0_4_cmd_inpad_bot_4,
      i   => lef_in_4,
      q   => g_0_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_rig_bot_4 : ts_x4
   port map (
      cmd => group_0_4_cmd_rig_bot_4,
      i   => g_0_4_rig_4,
      q   => g_0_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_4_zero_vert_5 : zero_x0
   port map (
      nq  => group_0_4_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_0_4_cmd_zero_bot_5,
      i   => group_0_4_sig_zero_vert_5,
      q   => g_0_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_inpad_bot_5 : ts_x4
   port map (
      cmd => group_0_4_cmd_inpad_bot_5,
      i   => lef_in_4,
      q   => g_0_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_rig_bot_5 : ts_x4
   port map (
      cmd => group_0_4_cmd_rig_bot_5,
      i   => g_0_4_rig_5,
      q   => g_0_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_4_zero_vert_6 : zero_x0
   port map (
      nq  => group_0_4_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_0_4_cmd_zero_bot_6,
      i   => group_0_4_sig_zero_vert_6,
      q   => g_0_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_inpad_bot_6 : ts_x4
   port map (
      cmd => group_0_4_cmd_inpad_bot_6,
      i   => lef_in_4,
      q   => g_0_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_rig_bot_6 : ts_x4
   port map (
      cmd => group_0_4_cmd_rig_bot_6,
      i   => g_0_4_rig_6,
      q   => g_0_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_4_zero_vert_7 : zero_x0
   port map (
      nq  => group_0_4_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_0_4_cmd_zero_bot_7,
      i   => group_0_4_sig_zero_vert_7,
      q   => g_0_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_inpad_bot_7 : ts_x4
   port map (
      cmd => group_0_4_cmd_inpad_bot_7,
      i   => lef_in_4,
      q   => g_0_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_4_ts_rig_bot_7 : ts_x4
   port map (
      cmd => group_0_4_cmd_rig_bot_7,
      i   => g_0_4_rig_7,
      q   => g_0_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_4_mem_0 : sram_x1
   port map (
      d      => data_x0(0),
      nq     => group_0_4_nq_mem_0,
      strobe => group_0_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_1 : sram_x1
   port map (
      d      => data_x0(1),
      nq     => group_0_4_nq_mem_1,
      strobe => group_0_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_2 : sram_x1
   port map (
      d      => data_x0(2),
      nq     => group_0_4_nq_mem_2,
      strobe => group_0_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_3 : sram_x1
   port map (
      d      => data_x0(3),
      nq     => group_0_4_nq_mem_3,
      strobe => group_0_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_4 : sram_x1
   port map (
      d      => data_x0(4),
      nq     => group_0_4_nq_mem_4,
      strobe => group_0_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_5 : sram_x1
   port map (
      d      => data_x0(5),
      nq     => group_0_4_nq_mem_5,
      strobe => group_0_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_6 : sram_x1
   port map (
      d      => data_x0(6),
      nq     => group_0_4_nq_mem_6,
      strobe => group_0_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_7 : sram_x1
   port map (
      d      => data_x0(7),
      nq     => group_0_4_nq_mem_7,
      strobe => group_0_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_8 : sram_x1
   port map (
      d      => data_x0(0),
      nq     => group_0_4_nq_mem_8,
      strobe => group_0_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_9 : sram_x1
   port map (
      d      => data_x0(1),
      nq     => group_0_4_nq_mem_9,
      strobe => group_0_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_10 : sram_x1
   port map (
      d      => data_x0(2),
      nq     => group_0_4_nq_mem_10,
      strobe => group_0_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_11 : sram_x1
   port map (
      d      => data_x0(3),
      nq     => group_0_4_nq_mem_11,
      strobe => group_0_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_12 : sram_x1
   port map (
      d      => data_x0(4),
      nq     => group_0_4_nq_mem_12,
      strobe => group_0_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_13 : sram_x1
   port map (
      d      => data_x0(5),
      nq     => group_0_4_nq_mem_13,
      strobe => group_0_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_14 : sram_x1
   port map (
      d      => data_x0(6),
      nq     => group_0_4_nq_mem_14,
      strobe => group_0_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_15 : sram_x1
   port map (
      d      => data_x0(7),
      nq     => group_0_4_nq_mem_15,
      strobe => group_0_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_16 : sram_x1
   port map (
      d      => data_x0(0),
      nq     => group_0_4_nq_mem_16,
      strobe => group_0_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_17 : sram_x1
   port map (
      d      => data_x0(1),
      nq     => group_0_4_nq_mem_17,
      strobe => group_0_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_18 : sram_x1
   port map (
      d      => data_x0(2),
      nq     => group_0_4_nq_mem_18,
      strobe => group_0_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_19 : sram_x1
   port map (
      d      => data_x0(3),
      nq     => group_0_4_nq_mem_19,
      strobe => group_0_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_20 : sram_x1
   port map (
      d      => data_x0(4),
      nq     => group_0_4_nq_mem_20,
      strobe => group_0_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_21 : sram_x1
   port map (
      d      => data_x0(5),
      nq     => group_0_4_nq_mem_21,
      strobe => group_0_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_22 : sram_x1
   port map (
      d      => data_x0(6),
      nq     => group_0_4_nq_mem_22,
      strobe => group_0_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_23 : sram_x1
   port map (
      d      => data_x0(7),
      nq     => group_0_4_nq_mem_23,
      strobe => group_0_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_24 : sram_x1
   port map (
      d      => data_x0(0),
      nq     => group_0_4_nq_mem_24,
      strobe => group_0_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_25 : sram_x1
   port map (
      d      => data_x0(1),
      nq     => group_0_4_nq_mem_25,
      strobe => group_0_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_26 : sram_x1
   port map (
      d      => data_x0(2),
      nq     => group_0_4_nq_mem_26,
      strobe => group_0_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_27 : sram_x1
   port map (
      d      => data_x0(3),
      nq     => group_0_4_nq_mem_27,
      strobe => group_0_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_28 : sram_x1
   port map (
      d      => data_x0(4),
      nq     => group_0_4_nq_mem_28,
      strobe => group_0_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_mem_29 : sram_x1
   port map (
      d      => data_x0(5),
      nq     => group_0_4_nq_mem_29,
      strobe => group_0_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_parity_0 : sram_x1
   port map (
      d      => data_x0(8),
      nq     => group_0_4_nq_mem_parity_0,
      strobe => group_0_4_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_parity_1 : sram_x1
   port map (
      d      => data_x0(8),
      nq     => group_0_4_nq_mem_parity_1,
      strobe => group_0_4_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_parity_2 : sram_x1
   port map (
      d      => data_x0(8),
      nq     => group_0_4_nq_mem_parity_2,
      strobe => group_0_4_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_parity_3 : sram_x1
   port map (
      d      => data_x0(8),
      nq     => group_0_4_nq_mem_parity_3,
      strobe => group_0_4_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_4_xor_0_0 : xr2_x1
   port map (
      i0  => group_0_4_nq_mem_0,
      i1  => group_0_4_nq_mem_1,
      q   => group_0_4_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_1_0 : xr2_x1
   port map (
      i0  => group_0_4_nq_mem_2,
      i1  => group_0_4_nq_mem_3,
      q   => group_0_4_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_2_0 : xr2_x1
   port map (
      i0  => group_0_4_nq_mem_4,
      i1  => group_0_4_nq_mem_5,
      q   => group_0_4_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_3_0 : xr2_x1
   port map (
      i0  => group_0_4_nq_mem_6,
      i1  => group_0_4_nq_mem_7,
      q   => group_0_4_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_4_0 : xr2_x1
   port map (
      i0  => group_0_4_q_xor_0_0,
      i1  => group_0_4_q_xor_1_0,
      q   => group_0_4_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_5_0 : xr2_x1
   port map (
      i0  => group_0_4_q_xor_2_0,
      i1  => group_0_4_q_xor_3_0,
      q   => group_0_4_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_6_0 : xr2_x1
   port map (
      i0  => group_0_4_q_xor_4_0,
      i1  => group_0_4_q_xor_5_0,
      q   => group_0_4_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_7_0 : xr2_x1
   port map (
      i0  => group_0_4_q_xor_6_0,
      i1  => group_0_4_nq_mem_parity_0,
      q   => group_0_4_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_0_1 : xr2_x1
   port map (
      i0  => group_0_4_nq_mem_8,
      i1  => group_0_4_nq_mem_9,
      q   => group_0_4_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_1_1 : xr2_x1
   port map (
      i0  => group_0_4_nq_mem_10,
      i1  => group_0_4_nq_mem_11,
      q   => group_0_4_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_2_1 : xr2_x1
   port map (
      i0  => group_0_4_nq_mem_12,
      i1  => group_0_4_nq_mem_13,
      q   => group_0_4_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_3_1 : xr2_x1
   port map (
      i0  => group_0_4_nq_mem_14,
      i1  => group_0_4_nq_mem_15,
      q   => group_0_4_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_4_1 : xr2_x1
   port map (
      i0  => group_0_4_q_xor_0_1,
      i1  => group_0_4_q_xor_1_1,
      q   => group_0_4_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_5_1 : xr2_x1
   port map (
      i0  => group_0_4_q_xor_2_1,
      i1  => group_0_4_q_xor_3_1,
      q   => group_0_4_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_6_1 : xr2_x1
   port map (
      i0  => group_0_4_q_xor_4_1,
      i1  => group_0_4_q_xor_5_1,
      q   => group_0_4_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_7_1 : xr2_x1
   port map (
      i0  => group_0_4_q_xor_6_1,
      i1  => group_0_4_nq_mem_parity_1,
      q   => group_0_4_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_0_2 : xr2_x1
   port map (
      i0  => group_0_4_nq_mem_16,
      i1  => group_0_4_nq_mem_17,
      q   => group_0_4_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_1_2 : xr2_x1
   port map (
      i0  => group_0_4_nq_mem_18,
      i1  => group_0_4_nq_mem_19,
      q   => group_0_4_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_2_2 : xr2_x1
   port map (
      i0  => group_0_4_nq_mem_20,
      i1  => group_0_4_nq_mem_21,
      q   => group_0_4_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_3_2 : xr2_x1
   port map (
      i0  => group_0_4_nq_mem_22,
      i1  => group_0_4_nq_mem_23,
      q   => group_0_4_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_4_2 : xr2_x1
   port map (
      i0  => group_0_4_q_xor_0_2,
      i1  => group_0_4_q_xor_1_2,
      q   => group_0_4_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_5_2 : xr2_x1
   port map (
      i0  => group_0_4_q_xor_2_2,
      i1  => group_0_4_q_xor_3_2,
      q   => group_0_4_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_6_2 : xr2_x1
   port map (
      i0  => group_0_4_q_xor_4_2,
      i1  => group_0_4_q_xor_5_2,
      q   => group_0_4_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_7_2 : xr2_x1
   port map (
      i0  => group_0_4_q_xor_6_2,
      i1  => group_0_4_nq_mem_parity_2,
      q   => group_0_4_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_0_3 : xr2_x1
   port map (
      i0  => group_0_4_nq_mem_24,
      i1  => group_0_4_nq_mem_25,
      q   => group_0_4_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_1_3 : xr2_x1
   port map (
      i0  => group_0_4_nq_mem_26,
      i1  => group_0_4_nq_mem_27,
      q   => group_0_4_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_2_3 : xr2_x1
   port map (
      i0  => group_0_4_nq_mem_28,
      i1  => group_0_4_nq_mem_29,
      q   => group_0_4_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_3_3 : xr2_x1
   port map (
      i0  => group_0_4_q_xor_0_3,
      i1  => group_0_4_q_xor_1_3,
      q   => group_0_4_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_4_3 : xr2_x1
   port map (
      i0  => group_0_4_q_xor_3_3,
      i1  => group_0_4_q_xor_2_3,
      q   => group_0_4_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_0_4_xor_5_3 : xr2_x1
   port map (
      i0  => group_0_4_q_xor_4_3,
      i1  => group_0_4_nq_mem_parity_3,
      q   => group_0_4_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_0_4_or_0 : o4_x2
   port map (
      i0  => group_0_4_sig_error_0,
      i1  => group_0_4_sig_error_1,
      i2  => group_0_4_sig_error_2,
      i3  => group_0_4_sig_error_3,
      q   => g_0_4_error_rig,
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_0 : buf_x2
   port map (
      i   => strobe_y4_0,
      q   => g_0_4_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_1 : buf_x2
   port map (
      i   => strobe_y4_1,
      q   => g_0_4_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_2 : buf_x2
   port map (
      i   => strobe_y4_2,
      q   => g_0_4_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_3 : buf_x2
   port map (
      i   => strobe_y4_3,
      q   => g_0_4_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_4 : buf_x2
   port map (
      i   => strobe_y4_4,
      q   => g_0_4_strobe_4_rig,
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_5 : buf_x2
   port map (
      i   => strobe_y4_5,
      q   => g_0_4_strobe_5_rig,
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_6 : buf_x2
   port map (
      i   => strobe_y4_6,
      q   => g_0_4_strobe_6_rig,
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_7 : buf_x2
   port map (
      i   => strobe_y4_7,
      q   => g_0_4_strobe_7_rig,
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_8 : buf_x2
   port map (
      i   => strobe_y4_8,
      q   => g_0_4_strobe_8_rig,
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_9 : buf_x2
   port map (
      i   => strobe_y4_9,
      q   => g_0_4_strobe_9_rig,
      vdd => vdd,
      vss => vss
   );

group_0_4_and_0 : a2_x2
   port map (
      i0  => strobe_y4_0,
      i1  => column_0,
      q   => group_0_4_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_and_1 : a2_x2
   port map (
      i0  => strobe_y4_1,
      i1  => column_0,
      q   => group_0_4_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_and_2 : a2_x2
   port map (
      i0  => strobe_y4_2,
      i1  => column_0,
      q   => group_0_4_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_and_3 : a2_x2
   port map (
      i0  => strobe_y4_3,
      i1  => column_0,
      q   => group_0_4_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_col : buf_x2
   port map (
      i   => column_0,
      q   => g_0_3_column_top,
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_data_0 : buf_x2
   port map (
      i   => data_x0(0),
      q   => g_0_3_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_data_1 : buf_x2
   port map (
      i   => data_x0(1),
      q   => g_0_3_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_data_2 : buf_x2
   port map (
      i   => data_x0(2),
      q   => g_0_3_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_data_3 : buf_x2
   port map (
      i   => data_x0(3),
      q   => g_0_3_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_data_4 : buf_x2
   port map (
      i   => data_x0(4),
      q   => g_0_3_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_data_5 : buf_x2
   port map (
      i   => data_x0(5),
      q   => g_0_3_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_data_6 : buf_x2
   port map (
      i   => data_x0(6),
      q   => g_0_3_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_data_7 : buf_x2
   port map (
      i   => data_x0(7),
      q   => g_0_3_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_0_4_buffer_data_8 : buf_x2
   port map (
      i   => data_x0(8),
      q   => g_0_3_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_29,
      nq  => group_0_4_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_28,
      nq  => group_0_4_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_27,
      nq  => group_0_4_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_7_not_cmd(2),
      i1  => group_0_4_nq_mem_27,
      i2  => group_0_4_nq_mem_28,
      nq  => g_0_3_cmd_rig_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_7_not_cmd(0),
      i1  => group_0_4_decoder_vertical_track_7_not_cmd(1),
      i2  => group_0_4_nq_mem_29,
      nq  => g_0_3_cmd_bot_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_0_4_nq_mem_29,
      i1  => group_0_4_decoder_vertical_track_7_not_cmd(1),
      i2  => group_0_4_nq_mem_27,
      nq  => group_0_4_cmd_rig_bot_7,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_7_not_cmd(0),
      i1  => group_0_4_nq_mem_28,
      i2  => group_0_4_nq_mem_29,
      nq  => group_0_4_cmd_inpad_bot_7,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_7_not_cmd(0),
      i1  => group_0_4_decoder_vertical_track_7_not_cmd(2),
      i2  => group_0_4_decoder_vertical_track_7_not_cmd(1),
      nq  => group_0_4_decoder_vertical_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_29,
      i1  => group_0_4_nq_mem_27,
      i2  => group_0_4_decoder_vertical_track_7_not_cmd(1),
      nq  => group_0_4_decoder_vertical_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_7_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_27,
      i1  => group_0_4_nq_mem_29,
      i2  => group_0_4_nq_mem_28,
      nq  => group_0_4_decoder_vertical_track_7_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_7_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_29,
      i1  => group_0_4_nq_mem_28,
      i2  => group_0_4_decoder_vertical_track_7_not_cmd(0),
      nq  => group_0_4_decoder_vertical_track_7_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_7_q0_ins : na4_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_7_na3_x1_4_sig,
      i1  => group_0_4_decoder_vertical_track_7_na3_x1_3_sig,
      i2  => group_0_4_decoder_vertical_track_7_na3_x1_2_sig,
      i3  => group_0_4_decoder_vertical_track_7_na3_x1_sig,
      nq  => group_0_4_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_26,
      nq  => group_0_4_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_25,
      nq  => group_0_4_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_24,
      nq  => group_0_4_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_6_not_cmd(2),
      i1  => group_0_4_nq_mem_24,
      i2  => group_0_4_nq_mem_25,
      nq  => g_0_3_cmd_rig_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_6_not_cmd(0),
      i1  => group_0_4_decoder_vertical_track_6_not_cmd(1),
      i2  => group_0_4_nq_mem_26,
      nq  => g_0_3_cmd_bot_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_0_4_nq_mem_26,
      i1  => group_0_4_decoder_vertical_track_6_not_cmd(1),
      i2  => group_0_4_nq_mem_24,
      nq  => group_0_4_cmd_rig_bot_6,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_6_not_cmd(0),
      i1  => group_0_4_nq_mem_25,
      i2  => group_0_4_nq_mem_26,
      nq  => group_0_4_cmd_inpad_bot_6,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_6_not_cmd(0),
      i1  => group_0_4_decoder_vertical_track_6_not_cmd(2),
      i2  => group_0_4_decoder_vertical_track_6_not_cmd(1),
      nq  => group_0_4_decoder_vertical_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_26,
      i1  => group_0_4_nq_mem_24,
      i2  => group_0_4_decoder_vertical_track_6_not_cmd(1),
      nq  => group_0_4_decoder_vertical_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_6_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_24,
      i1  => group_0_4_nq_mem_26,
      i2  => group_0_4_nq_mem_25,
      nq  => group_0_4_decoder_vertical_track_6_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_6_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_26,
      i1  => group_0_4_nq_mem_25,
      i2  => group_0_4_decoder_vertical_track_6_not_cmd(0),
      nq  => group_0_4_decoder_vertical_track_6_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_6_q0_ins : na4_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_6_na3_x1_4_sig,
      i1  => group_0_4_decoder_vertical_track_6_na3_x1_3_sig,
      i2  => group_0_4_decoder_vertical_track_6_na3_x1_2_sig,
      i3  => group_0_4_decoder_vertical_track_6_na3_x1_sig,
      nq  => group_0_4_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_23,
      nq  => group_0_4_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_22,
      nq  => group_0_4_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_21,
      nq  => group_0_4_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_5_not_cmd(2),
      i1  => group_0_4_nq_mem_21,
      i2  => group_0_4_nq_mem_22,
      nq  => g_0_3_cmd_rig_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_5_not_cmd(0),
      i1  => group_0_4_decoder_vertical_track_5_not_cmd(1),
      i2  => group_0_4_nq_mem_23,
      nq  => g_0_3_cmd_bot_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_0_4_nq_mem_23,
      i1  => group_0_4_decoder_vertical_track_5_not_cmd(1),
      i2  => group_0_4_nq_mem_21,
      nq  => group_0_4_cmd_rig_bot_5,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_5_not_cmd(0),
      i1  => group_0_4_nq_mem_22,
      i2  => group_0_4_nq_mem_23,
      nq  => group_0_4_cmd_inpad_bot_5,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_5_not_cmd(0),
      i1  => group_0_4_decoder_vertical_track_5_not_cmd(2),
      i2  => group_0_4_decoder_vertical_track_5_not_cmd(1),
      nq  => group_0_4_decoder_vertical_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_23,
      i1  => group_0_4_nq_mem_21,
      i2  => group_0_4_decoder_vertical_track_5_not_cmd(1),
      nq  => group_0_4_decoder_vertical_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_5_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_21,
      i1  => group_0_4_nq_mem_23,
      i2  => group_0_4_nq_mem_22,
      nq  => group_0_4_decoder_vertical_track_5_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_5_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_23,
      i1  => group_0_4_nq_mem_22,
      i2  => group_0_4_decoder_vertical_track_5_not_cmd(0),
      nq  => group_0_4_decoder_vertical_track_5_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_5_q0_ins : na4_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_5_na3_x1_4_sig,
      i1  => group_0_4_decoder_vertical_track_5_na3_x1_3_sig,
      i2  => group_0_4_decoder_vertical_track_5_na3_x1_2_sig,
      i3  => group_0_4_decoder_vertical_track_5_na3_x1_sig,
      nq  => group_0_4_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_20,
      nq  => group_0_4_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_19,
      nq  => group_0_4_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_18,
      nq  => group_0_4_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_4_not_cmd(2),
      i1  => group_0_4_nq_mem_18,
      i2  => group_0_4_nq_mem_19,
      nq  => g_0_3_cmd_rig_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_4_not_cmd(0),
      i1  => group_0_4_decoder_vertical_track_4_not_cmd(1),
      i2  => group_0_4_nq_mem_20,
      nq  => g_0_3_cmd_bot_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_0_4_nq_mem_20,
      i1  => group_0_4_decoder_vertical_track_4_not_cmd(1),
      i2  => group_0_4_nq_mem_18,
      nq  => group_0_4_cmd_rig_bot_4,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_4_not_cmd(0),
      i1  => group_0_4_nq_mem_19,
      i2  => group_0_4_nq_mem_20,
      nq  => group_0_4_cmd_inpad_bot_4,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_4_not_cmd(0),
      i1  => group_0_4_decoder_vertical_track_4_not_cmd(2),
      i2  => group_0_4_decoder_vertical_track_4_not_cmd(1),
      nq  => group_0_4_decoder_vertical_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_20,
      i1  => group_0_4_nq_mem_18,
      i2  => group_0_4_decoder_vertical_track_4_not_cmd(1),
      nq  => group_0_4_decoder_vertical_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_4_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_18,
      i1  => group_0_4_nq_mem_20,
      i2  => group_0_4_nq_mem_19,
      nq  => group_0_4_decoder_vertical_track_4_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_4_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_20,
      i1  => group_0_4_nq_mem_19,
      i2  => group_0_4_decoder_vertical_track_4_not_cmd(0),
      nq  => group_0_4_decoder_vertical_track_4_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_4_q0_ins : na4_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_4_na3_x1_4_sig,
      i1  => group_0_4_decoder_vertical_track_4_na3_x1_3_sig,
      i2  => group_0_4_decoder_vertical_track_4_na3_x1_2_sig,
      i3  => group_0_4_decoder_vertical_track_4_na3_x1_sig,
      nq  => group_0_4_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_17,
      nq  => group_0_4_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_16,
      nq  => group_0_4_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_15,
      nq  => group_0_4_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_3_not_cmd(2),
      i1  => group_0_4_nq_mem_15,
      i2  => group_0_4_nq_mem_16,
      nq  => g_0_3_cmd_rig_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_3_not_cmd(0),
      i1  => group_0_4_decoder_vertical_track_3_not_cmd(1),
      i2  => group_0_4_nq_mem_17,
      nq  => g_0_3_cmd_bot_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_0_4_nq_mem_17,
      i1  => group_0_4_decoder_vertical_track_3_not_cmd(1),
      i2  => group_0_4_nq_mem_15,
      nq  => group_0_4_cmd_rig_bot_3,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_3_not_cmd(0),
      i1  => group_0_4_nq_mem_16,
      i2  => group_0_4_nq_mem_17,
      nq  => group_0_4_cmd_inpad_bot_3,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_3_not_cmd(0),
      i1  => group_0_4_decoder_vertical_track_3_not_cmd(2),
      i2  => group_0_4_decoder_vertical_track_3_not_cmd(1),
      nq  => group_0_4_decoder_vertical_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_17,
      i1  => group_0_4_nq_mem_15,
      i2  => group_0_4_decoder_vertical_track_3_not_cmd(1),
      nq  => group_0_4_decoder_vertical_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_3_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_15,
      i1  => group_0_4_nq_mem_17,
      i2  => group_0_4_nq_mem_16,
      nq  => group_0_4_decoder_vertical_track_3_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_3_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_17,
      i1  => group_0_4_nq_mem_16,
      i2  => group_0_4_decoder_vertical_track_3_not_cmd(0),
      nq  => group_0_4_decoder_vertical_track_3_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_3_q0_ins : na4_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_3_na3_x1_4_sig,
      i1  => group_0_4_decoder_vertical_track_3_na3_x1_3_sig,
      i2  => group_0_4_decoder_vertical_track_3_na3_x1_2_sig,
      i3  => group_0_4_decoder_vertical_track_3_na3_x1_sig,
      nq  => group_0_4_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_14,
      nq  => group_0_4_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_13,
      nq  => group_0_4_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_12,
      nq  => group_0_4_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_2_not_cmd(2),
      i1  => group_0_4_nq_mem_12,
      i2  => group_0_4_nq_mem_13,
      nq  => g_0_3_cmd_rig_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_2_not_cmd(0),
      i1  => group_0_4_decoder_vertical_track_2_not_cmd(1),
      i2  => group_0_4_nq_mem_14,
      nq  => g_0_3_cmd_bot_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_0_4_nq_mem_14,
      i1  => group_0_4_decoder_vertical_track_2_not_cmd(1),
      i2  => group_0_4_nq_mem_12,
      nq  => group_0_4_cmd_rig_bot_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_2_not_cmd(0),
      i1  => group_0_4_nq_mem_13,
      i2  => group_0_4_nq_mem_14,
      nq  => group_0_4_cmd_inpad_bot_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_2_not_cmd(0),
      i1  => group_0_4_decoder_vertical_track_2_not_cmd(2),
      i2  => group_0_4_decoder_vertical_track_2_not_cmd(1),
      nq  => group_0_4_decoder_vertical_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_14,
      i1  => group_0_4_nq_mem_12,
      i2  => group_0_4_decoder_vertical_track_2_not_cmd(1),
      nq  => group_0_4_decoder_vertical_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_2_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_12,
      i1  => group_0_4_nq_mem_14,
      i2  => group_0_4_nq_mem_13,
      nq  => group_0_4_decoder_vertical_track_2_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_2_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_14,
      i1  => group_0_4_nq_mem_13,
      i2  => group_0_4_decoder_vertical_track_2_not_cmd(0),
      nq  => group_0_4_decoder_vertical_track_2_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_2_q0_ins : na4_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_2_na3_x1_4_sig,
      i1  => group_0_4_decoder_vertical_track_2_na3_x1_3_sig,
      i2  => group_0_4_decoder_vertical_track_2_na3_x1_2_sig,
      i3  => group_0_4_decoder_vertical_track_2_na3_x1_sig,
      nq  => group_0_4_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_11,
      nq  => group_0_4_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_10,
      nq  => group_0_4_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_9,
      nq  => group_0_4_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_1_not_cmd(2),
      i1  => group_0_4_nq_mem_9,
      i2  => group_0_4_nq_mem_10,
      nq  => g_0_3_cmd_rig_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_1_not_cmd(0),
      i1  => group_0_4_decoder_vertical_track_1_not_cmd(1),
      i2  => group_0_4_nq_mem_11,
      nq  => g_0_3_cmd_bot_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_0_4_nq_mem_11,
      i1  => group_0_4_decoder_vertical_track_1_not_cmd(1),
      i2  => group_0_4_nq_mem_9,
      nq  => group_0_4_cmd_rig_bot_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_1_not_cmd(0),
      i1  => group_0_4_nq_mem_10,
      i2  => group_0_4_nq_mem_11,
      nq  => group_0_4_cmd_inpad_bot_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_1_not_cmd(0),
      i1  => group_0_4_decoder_vertical_track_1_not_cmd(2),
      i2  => group_0_4_decoder_vertical_track_1_not_cmd(1),
      nq  => group_0_4_decoder_vertical_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_11,
      i1  => group_0_4_nq_mem_9,
      i2  => group_0_4_decoder_vertical_track_1_not_cmd(1),
      nq  => group_0_4_decoder_vertical_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_1_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_9,
      i1  => group_0_4_nq_mem_11,
      i2  => group_0_4_nq_mem_10,
      nq  => group_0_4_decoder_vertical_track_1_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_1_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_11,
      i1  => group_0_4_nq_mem_10,
      i2  => group_0_4_decoder_vertical_track_1_not_cmd(0),
      nq  => group_0_4_decoder_vertical_track_1_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_1_q0_ins : na4_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_1_na3_x1_4_sig,
      i1  => group_0_4_decoder_vertical_track_1_na3_x1_3_sig,
      i2  => group_0_4_decoder_vertical_track_1_na3_x1_2_sig,
      i3  => group_0_4_decoder_vertical_track_1_na3_x1_sig,
      nq  => group_0_4_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_8,
      nq  => group_0_4_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_7,
      nq  => group_0_4_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_4_nq_mem_6,
      nq  => group_0_4_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_0_not_cmd(2),
      i1  => group_0_4_nq_mem_6,
      i2  => group_0_4_nq_mem_7,
      nq  => g_0_3_cmd_rig_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_0_not_cmd(0),
      i1  => group_0_4_decoder_vertical_track_0_not_cmd(1),
      i2  => group_0_4_nq_mem_8,
      nq  => g_0_3_cmd_bot_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_0_4_nq_mem_8,
      i1  => group_0_4_decoder_vertical_track_0_not_cmd(1),
      i2  => group_0_4_nq_mem_6,
      nq  => group_0_4_cmd_rig_bot_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_0_not_cmd(0),
      i1  => group_0_4_nq_mem_7,
      i2  => group_0_4_nq_mem_8,
      nq  => group_0_4_cmd_inpad_bot_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_0_not_cmd(0),
      i1  => group_0_4_decoder_vertical_track_0_not_cmd(2),
      i2  => group_0_4_decoder_vertical_track_0_not_cmd(1),
      nq  => group_0_4_decoder_vertical_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_8,
      i1  => group_0_4_nq_mem_6,
      i2  => group_0_4_decoder_vertical_track_0_not_cmd(1),
      nq  => group_0_4_decoder_vertical_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_0_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_6,
      i1  => group_0_4_nq_mem_8,
      i2  => group_0_4_nq_mem_7,
      nq  => group_0_4_decoder_vertical_track_0_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_0_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_0_4_nq_mem_8,
      i1  => group_0_4_nq_mem_7,
      i2  => group_0_4_decoder_vertical_track_0_not_cmd(0),
      nq  => group_0_4_decoder_vertical_track_0_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_0_4_decoder_vertical_track_0_q0_ins : na4_x1
   port map (
      i0  => group_0_4_decoder_vertical_track_0_na3_x1_4_sig,
      i1  => group_0_4_decoder_vertical_track_0_na3_x1_3_sig,
      i2  => group_0_4_decoder_vertical_track_0_na3_x1_2_sig,
      i3  => group_0_4_decoder_vertical_track_0_na3_x1_sig,
      nq  => group_0_4_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_0_4_out_pad_mux_mx00 : nmx2_x1
   port map (
      cmd => group_0_4_nq_mem_3,
      i0  => g_0_3_top_0,
      i1  => g_0_3_top_1,
      nq  => group_0_4_out_pad_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_0_4_out_pad_mux_mx01 : nmx2_x1
   port map (
      cmd => group_0_4_nq_mem_3,
      i0  => g_0_3_top_2,
      i1  => g_0_3_top_3,
      nq  => group_0_4_out_pad_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_0_4_out_pad_mux_mx02 : nmx2_x1
   port map (
      cmd => group_0_4_nq_mem_3,
      i0  => g_0_3_top_4,
      i1  => g_0_3_top_5,
      nq  => group_0_4_out_pad_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_0_4_out_pad_mux_mx03 : nmx2_x1
   port map (
      cmd => group_0_4_nq_mem_3,
      i0  => g_0_3_top_6,
      i1  => g_0_3_top_7,
      nq  => group_0_4_out_pad_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_0_4_out_pad_mux_mx10 : nmx2_x1
   port map (
      cmd => group_0_4_nq_mem_4,
      i0  => group_0_4_out_pad_mux_q00,
      i1  => group_0_4_out_pad_mux_q01,
      nq  => group_0_4_out_pad_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_0_4_out_pad_mux_mx11 : nmx2_x1
   port map (
      cmd => group_0_4_nq_mem_4,
      i0  => group_0_4_out_pad_mux_q02,
      i1  => group_0_4_out_pad_mux_q03,
      nq  => group_0_4_out_pad_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_0_4_out_pad_mux_mx20 : mx2_x2
   port map (
      cmd => group_0_4_nq_mem_5,
      i0  => group_0_4_out_pad_mux_q10,
      i1  => group_0_4_out_pad_mux_q11,
      q   => lef_out_4,
      vdd => vdd,
      vss => vss
   );

group_0_4_clb_rightside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_0_4_nq_mem_0,
      i0  => g_0_3_top_0,
      i1  => g_0_3_top_1,
      nq  => group_0_4_clb_rightside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_0_4_clb_rightside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_0_4_nq_mem_0,
      i0  => g_0_3_top_2,
      i1  => g_0_3_top_3,
      nq  => group_0_4_clb_rightside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_0_4_clb_rightside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_0_4_nq_mem_0,
      i0  => g_0_3_top_4,
      i1  => g_0_3_top_5,
      nq  => group_0_4_clb_rightside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_0_4_clb_rightside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_0_4_nq_mem_0,
      i0  => g_0_3_top_6,
      i1  => g_0_3_top_7,
      nq  => group_0_4_clb_rightside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_0_4_clb_rightside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_0_4_nq_mem_1,
      i0  => group_0_4_clb_rightside_in2_mux_q00,
      i1  => group_0_4_clb_rightside_in2_mux_q01,
      nq  => group_0_4_clb_rightside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_0_4_clb_rightside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_0_4_nq_mem_1,
      i0  => group_0_4_clb_rightside_in2_mux_q02,
      i1  => group_0_4_clb_rightside_in2_mux_q03,
      nq  => group_0_4_clb_rightside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_0_4_clb_rightside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_0_4_nq_mem_2,
      i0  => group_0_4_clb_rightside_in2_mux_q10,
      i1  => group_0_4_clb_rightside_in2_mux_q11,
      q   => g_0_4_out_rig,
      vdd => vdd,
      vss => vss
   );

group_0_3_buf_scan : buf_x2
   port map (
      i   => lef_in_3,
      q   => g_0_3_scout,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_top_rig_0 : ts_x4
   port map (
      cmd => g_0_3_cmd_top_rig_0,
      i   => g_0_3_top_0,
      q   => g_0_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_bot_rig_0 : ts_x4
   port map (
      cmd => g_0_3_cmd_bot_rig_0,
      i   => g_0_2_top_0,
      q   => g_0_3_rig_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_top_rig_1 : ts_x4
   port map (
      cmd => g_0_3_cmd_top_rig_1,
      i   => g_0_3_top_1,
      q   => g_0_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_bot_rig_1 : ts_x4
   port map (
      cmd => g_0_3_cmd_bot_rig_1,
      i   => g_0_2_top_1,
      q   => g_0_3_rig_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_top_rig_2 : ts_x4
   port map (
      cmd => g_0_3_cmd_top_rig_2,
      i   => g_0_3_top_2,
      q   => g_0_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_bot_rig_2 : ts_x4
   port map (
      cmd => g_0_3_cmd_bot_rig_2,
      i   => g_0_2_top_2,
      q   => g_0_3_rig_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_top_rig_3 : ts_x4
   port map (
      cmd => g_0_3_cmd_top_rig_3,
      i   => g_0_3_top_3,
      q   => g_0_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_bot_rig_3 : ts_x4
   port map (
      cmd => g_0_3_cmd_bot_rig_3,
      i   => g_0_2_top_3,
      q   => g_0_3_rig_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_top_rig_4 : ts_x4
   port map (
      cmd => g_0_3_cmd_top_rig_4,
      i   => g_0_3_top_4,
      q   => g_0_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_bot_rig_4 : ts_x4
   port map (
      cmd => g_0_3_cmd_bot_rig_4,
      i   => g_0_2_top_4,
      q   => g_0_3_rig_4,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_top_rig_5 : ts_x4
   port map (
      cmd => g_0_3_cmd_top_rig_5,
      i   => g_0_3_top_5,
      q   => g_0_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_bot_rig_5 : ts_x4
   port map (
      cmd => g_0_3_cmd_bot_rig_5,
      i   => g_0_2_top_5,
      q   => g_0_3_rig_5,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_top_rig_6 : ts_x4
   port map (
      cmd => g_0_3_cmd_top_rig_6,
      i   => g_0_3_top_6,
      q   => g_0_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_bot_rig_6 : ts_x4
   port map (
      cmd => g_0_3_cmd_bot_rig_6,
      i   => g_0_2_top_6,
      q   => g_0_3_rig_6,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_top_rig_7 : ts_x4
   port map (
      cmd => g_0_3_cmd_top_rig_7,
      i   => g_0_3_top_7,
      q   => g_0_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_bot_rig_7 : ts_x4
   port map (
      cmd => g_0_3_cmd_bot_rig_7,
      i   => g_0_2_top_7,
      q   => g_0_3_rig_7,
      vdd => vdd,
      vss => vss
   );

group_0_3_zero_vert_0 : zero_x0
   port map (
      nq  => group_0_3_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_0_3_cmd_zero_bot_0,
      i   => group_0_3_sig_zero_vert_0,
      q   => g_0_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_inpad_bot_0 : ts_x4
   port map (
      cmd => group_0_3_cmd_inpad_bot_0,
      i   => lef_in_3,
      q   => g_0_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_top_bot_0 : ts_x4
   port map (
      cmd => group_0_3_cmd_top_bot_0,
      i   => g_0_3_top_0,
      q   => g_0_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_rig_bot_0 : ts_x4
   port map (
      cmd => group_0_3_cmd_rig_bot_0,
      i   => g_0_3_rig_0,
      q   => g_0_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_bot_top_0 : ts_x4
   port map (
      cmd => g_0_3_cmd_bot_top_0,
      i   => g_0_2_top_0,
      q   => g_0_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_rig_top_0 : ts_x4
   port map (
      cmd => g_0_3_cmd_rig_top_0,
      i   => g_0_3_rig_0,
      q   => g_0_3_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_zero_vert_1 : zero_x0
   port map (
      nq  => group_0_3_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_0_3_cmd_zero_bot_1,
      i   => group_0_3_sig_zero_vert_1,
      q   => g_0_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_inpad_bot_1 : ts_x4
   port map (
      cmd => group_0_3_cmd_inpad_bot_1,
      i   => lef_in_3,
      q   => g_0_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_top_bot_1 : ts_x4
   port map (
      cmd => group_0_3_cmd_top_bot_1,
      i   => g_0_3_top_1,
      q   => g_0_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_rig_bot_1 : ts_x4
   port map (
      cmd => group_0_3_cmd_rig_bot_1,
      i   => g_0_3_rig_1,
      q   => g_0_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_bot_top_1 : ts_x4
   port map (
      cmd => g_0_3_cmd_bot_top_1,
      i   => g_0_2_top_1,
      q   => g_0_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_rig_top_1 : ts_x4
   port map (
      cmd => g_0_3_cmd_rig_top_1,
      i   => g_0_3_rig_1,
      q   => g_0_3_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_zero_vert_2 : zero_x0
   port map (
      nq  => group_0_3_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_0_3_cmd_zero_bot_2,
      i   => group_0_3_sig_zero_vert_2,
      q   => g_0_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_inpad_bot_2 : ts_x4
   port map (
      cmd => group_0_3_cmd_inpad_bot_2,
      i   => lef_in_3,
      q   => g_0_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_top_bot_2 : ts_x4
   port map (
      cmd => group_0_3_cmd_top_bot_2,
      i   => g_0_3_top_2,
      q   => g_0_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_rig_bot_2 : ts_x4
   port map (
      cmd => group_0_3_cmd_rig_bot_2,
      i   => g_0_3_rig_2,
      q   => g_0_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_bot_top_2 : ts_x4
   port map (
      cmd => g_0_3_cmd_bot_top_2,
      i   => g_0_2_top_2,
      q   => g_0_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_rig_top_2 : ts_x4
   port map (
      cmd => g_0_3_cmd_rig_top_2,
      i   => g_0_3_rig_2,
      q   => g_0_3_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_zero_vert_3 : zero_x0
   port map (
      nq  => group_0_3_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_0_3_cmd_zero_bot_3,
      i   => group_0_3_sig_zero_vert_3,
      q   => g_0_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_inpad_bot_3 : ts_x4
   port map (
      cmd => group_0_3_cmd_inpad_bot_3,
      i   => lef_in_3,
      q   => g_0_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_top_bot_3 : ts_x4
   port map (
      cmd => group_0_3_cmd_top_bot_3,
      i   => g_0_3_top_3,
      q   => g_0_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_rig_bot_3 : ts_x4
   port map (
      cmd => group_0_3_cmd_rig_bot_3,
      i   => g_0_3_rig_3,
      q   => g_0_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_bot_top_3 : ts_x4
   port map (
      cmd => g_0_3_cmd_bot_top_3,
      i   => g_0_2_top_3,
      q   => g_0_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_rig_top_3 : ts_x4
   port map (
      cmd => g_0_3_cmd_rig_top_3,
      i   => g_0_3_rig_3,
      q   => g_0_3_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_zero_vert_4 : zero_x0
   port map (
      nq  => group_0_3_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_0_3_cmd_zero_bot_4,
      i   => group_0_3_sig_zero_vert_4,
      q   => g_0_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_inpad_bot_4 : ts_x4
   port map (
      cmd => group_0_3_cmd_inpad_bot_4,
      i   => lef_in_3,
      q   => g_0_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_top_bot_4 : ts_x4
   port map (
      cmd => group_0_3_cmd_top_bot_4,
      i   => g_0_3_top_4,
      q   => g_0_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_rig_bot_4 : ts_x4
   port map (
      cmd => group_0_3_cmd_rig_bot_4,
      i   => g_0_3_rig_4,
      q   => g_0_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_bot_top_4 : ts_x4
   port map (
      cmd => g_0_3_cmd_bot_top_4,
      i   => g_0_2_top_4,
      q   => g_0_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_rig_top_4 : ts_x4
   port map (
      cmd => g_0_3_cmd_rig_top_4,
      i   => g_0_3_rig_4,
      q   => g_0_3_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_3_zero_vert_5 : zero_x0
   port map (
      nq  => group_0_3_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_0_3_cmd_zero_bot_5,
      i   => group_0_3_sig_zero_vert_5,
      q   => g_0_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_inpad_bot_5 : ts_x4
   port map (
      cmd => group_0_3_cmd_inpad_bot_5,
      i   => lef_in_3,
      q   => g_0_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_top_bot_5 : ts_x4
   port map (
      cmd => group_0_3_cmd_top_bot_5,
      i   => g_0_3_top_5,
      q   => g_0_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_rig_bot_5 : ts_x4
   port map (
      cmd => group_0_3_cmd_rig_bot_5,
      i   => g_0_3_rig_5,
      q   => g_0_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_bot_top_5 : ts_x4
   port map (
      cmd => g_0_3_cmd_bot_top_5,
      i   => g_0_2_top_5,
      q   => g_0_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_rig_top_5 : ts_x4
   port map (
      cmd => g_0_3_cmd_rig_top_5,
      i   => g_0_3_rig_5,
      q   => g_0_3_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_3_zero_vert_6 : zero_x0
   port map (
      nq  => group_0_3_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_0_3_cmd_zero_bot_6,
      i   => group_0_3_sig_zero_vert_6,
      q   => g_0_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_inpad_bot_6 : ts_x4
   port map (
      cmd => group_0_3_cmd_inpad_bot_6,
      i   => lef_in_3,
      q   => g_0_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_top_bot_6 : ts_x4
   port map (
      cmd => group_0_3_cmd_top_bot_6,
      i   => g_0_3_top_6,
      q   => g_0_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_rig_bot_6 : ts_x4
   port map (
      cmd => group_0_3_cmd_rig_bot_6,
      i   => g_0_3_rig_6,
      q   => g_0_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_bot_top_6 : ts_x4
   port map (
      cmd => g_0_3_cmd_bot_top_6,
      i   => g_0_2_top_6,
      q   => g_0_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_rig_top_6 : ts_x4
   port map (
      cmd => g_0_3_cmd_rig_top_6,
      i   => g_0_3_rig_6,
      q   => g_0_3_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_3_zero_vert_7 : zero_x0
   port map (
      nq  => group_0_3_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_0_3_cmd_zero_bot_7,
      i   => group_0_3_sig_zero_vert_7,
      q   => g_0_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_inpad_bot_7 : ts_x4
   port map (
      cmd => group_0_3_cmd_inpad_bot_7,
      i   => lef_in_3,
      q   => g_0_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_top_bot_7 : ts_x4
   port map (
      cmd => group_0_3_cmd_top_bot_7,
      i   => g_0_3_top_7,
      q   => g_0_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_rig_bot_7 : ts_x4
   port map (
      cmd => group_0_3_cmd_rig_bot_7,
      i   => g_0_3_rig_7,
      q   => g_0_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_bot_top_7 : ts_x4
   port map (
      cmd => g_0_3_cmd_bot_top_7,
      i   => g_0_2_top_7,
      q   => g_0_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_3_ts_rig_top_7 : ts_x4
   port map (
      cmd => g_0_3_cmd_rig_top_7,
      i   => g_0_3_rig_7,
      q   => g_0_3_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_3_mem_0 : sram_x1
   port map (
      d      => g_0_3_data_top(0),
      nq     => group_0_3_nq_mem_0,
      strobe => group_0_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_1 : sram_x1
   port map (
      d      => g_0_3_data_top(1),
      nq     => group_0_3_nq_mem_1,
      strobe => group_0_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_2 : sram_x1
   port map (
      d      => g_0_3_data_top(2),
      nq     => group_0_3_nq_mem_2,
      strobe => group_0_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_3 : sram_x1
   port map (
      d      => g_0_3_data_top(3),
      nq     => group_0_3_nq_mem_3,
      strobe => group_0_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_4 : sram_x1
   port map (
      d      => g_0_3_data_top(4),
      nq     => group_0_3_nq_mem_4,
      strobe => group_0_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_5 : sram_x1
   port map (
      d      => g_0_3_data_top(5),
      nq     => group_0_3_nq_mem_5,
      strobe => group_0_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_6 : sram_x1
   port map (
      d      => g_0_3_data_top(6),
      nq     => group_0_3_nq_mem_6,
      strobe => group_0_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_7 : sram_x1
   port map (
      d      => g_0_3_data_top(7),
      nq     => group_0_3_nq_mem_7,
      strobe => group_0_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_8 : sram_x1
   port map (
      d      => g_0_3_data_top(0),
      nq     => group_0_3_nq_mem_8,
      strobe => group_0_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_9 : sram_x1
   port map (
      d      => g_0_3_data_top(1),
      nq     => group_0_3_nq_mem_9,
      strobe => group_0_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_10 : sram_x1
   port map (
      d      => g_0_3_data_top(2),
      nq     => group_0_3_nq_mem_10,
      strobe => group_0_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_11 : sram_x1
   port map (
      d      => g_0_3_data_top(3),
      nq     => group_0_3_nq_mem_11,
      strobe => group_0_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_12 : sram_x1
   port map (
      d      => g_0_3_data_top(4),
      nq     => group_0_3_nq_mem_12,
      strobe => group_0_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_13 : sram_x1
   port map (
      d      => g_0_3_data_top(5),
      nq     => group_0_3_nq_mem_13,
      strobe => group_0_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_14 : sram_x1
   port map (
      d      => g_0_3_data_top(6),
      nq     => group_0_3_nq_mem_14,
      strobe => group_0_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_15 : sram_x1
   port map (
      d      => g_0_3_data_top(7),
      nq     => group_0_3_nq_mem_15,
      strobe => group_0_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_16 : sram_x1
   port map (
      d      => g_0_3_data_top(0),
      nq     => group_0_3_nq_mem_16,
      strobe => group_0_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_17 : sram_x1
   port map (
      d      => g_0_3_data_top(1),
      nq     => group_0_3_nq_mem_17,
      strobe => group_0_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_18 : sram_x1
   port map (
      d      => g_0_3_data_top(2),
      nq     => group_0_3_nq_mem_18,
      strobe => group_0_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_19 : sram_x1
   port map (
      d      => g_0_3_data_top(3),
      nq     => group_0_3_nq_mem_19,
      strobe => group_0_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_20 : sram_x1
   port map (
      d      => g_0_3_data_top(4),
      nq     => group_0_3_nq_mem_20,
      strobe => group_0_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_21 : sram_x1
   port map (
      d      => g_0_3_data_top(5),
      nq     => group_0_3_nq_mem_21,
      strobe => group_0_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_22 : sram_x1
   port map (
      d      => g_0_3_data_top(6),
      nq     => group_0_3_nq_mem_22,
      strobe => group_0_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_23 : sram_x1
   port map (
      d      => g_0_3_data_top(7),
      nq     => group_0_3_nq_mem_23,
      strobe => group_0_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_24 : sram_x1
   port map (
      d      => g_0_3_data_top(0),
      nq     => group_0_3_nq_mem_24,
      strobe => group_0_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_25 : sram_x1
   port map (
      d      => g_0_3_data_top(1),
      nq     => group_0_3_nq_mem_25,
      strobe => group_0_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_26 : sram_x1
   port map (
      d      => g_0_3_data_top(2),
      nq     => group_0_3_nq_mem_26,
      strobe => group_0_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_27 : sram_x1
   port map (
      d      => g_0_3_data_top(3),
      nq     => group_0_3_nq_mem_27,
      strobe => group_0_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_28 : sram_x1
   port map (
      d      => g_0_3_data_top(4),
      nq     => group_0_3_nq_mem_28,
      strobe => group_0_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_mem_29 : sram_x1
   port map (
      d      => g_0_3_data_top(5),
      nq     => group_0_3_nq_mem_29,
      strobe => group_0_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_parity_0 : sram_x1
   port map (
      d      => g_0_3_data_top(8),
      nq     => group_0_3_nq_mem_parity_0,
      strobe => group_0_3_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_parity_1 : sram_x1
   port map (
      d      => g_0_3_data_top(8),
      nq     => group_0_3_nq_mem_parity_1,
      strobe => group_0_3_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_parity_2 : sram_x1
   port map (
      d      => g_0_3_data_top(8),
      nq     => group_0_3_nq_mem_parity_2,
      strobe => group_0_3_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_parity_3 : sram_x1
   port map (
      d      => g_0_3_data_top(8),
      nq     => group_0_3_nq_mem_parity_3,
      strobe => group_0_3_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_3_xor_0_0 : xr2_x1
   port map (
      i0  => group_0_3_nq_mem_0,
      i1  => group_0_3_nq_mem_1,
      q   => group_0_3_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_1_0 : xr2_x1
   port map (
      i0  => group_0_3_nq_mem_2,
      i1  => group_0_3_nq_mem_3,
      q   => group_0_3_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_2_0 : xr2_x1
   port map (
      i0  => group_0_3_nq_mem_4,
      i1  => group_0_3_nq_mem_5,
      q   => group_0_3_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_3_0 : xr2_x1
   port map (
      i0  => group_0_3_nq_mem_6,
      i1  => group_0_3_nq_mem_7,
      q   => group_0_3_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_4_0 : xr2_x1
   port map (
      i0  => group_0_3_q_xor_0_0,
      i1  => group_0_3_q_xor_1_0,
      q   => group_0_3_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_5_0 : xr2_x1
   port map (
      i0  => group_0_3_q_xor_2_0,
      i1  => group_0_3_q_xor_3_0,
      q   => group_0_3_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_6_0 : xr2_x1
   port map (
      i0  => group_0_3_q_xor_4_0,
      i1  => group_0_3_q_xor_5_0,
      q   => group_0_3_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_7_0 : xr2_x1
   port map (
      i0  => group_0_3_q_xor_6_0,
      i1  => group_0_3_nq_mem_parity_0,
      q   => group_0_3_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_0_1 : xr2_x1
   port map (
      i0  => group_0_3_nq_mem_8,
      i1  => group_0_3_nq_mem_9,
      q   => group_0_3_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_1_1 : xr2_x1
   port map (
      i0  => group_0_3_nq_mem_10,
      i1  => group_0_3_nq_mem_11,
      q   => group_0_3_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_2_1 : xr2_x1
   port map (
      i0  => group_0_3_nq_mem_12,
      i1  => group_0_3_nq_mem_13,
      q   => group_0_3_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_3_1 : xr2_x1
   port map (
      i0  => group_0_3_nq_mem_14,
      i1  => group_0_3_nq_mem_15,
      q   => group_0_3_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_4_1 : xr2_x1
   port map (
      i0  => group_0_3_q_xor_0_1,
      i1  => group_0_3_q_xor_1_1,
      q   => group_0_3_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_5_1 : xr2_x1
   port map (
      i0  => group_0_3_q_xor_2_1,
      i1  => group_0_3_q_xor_3_1,
      q   => group_0_3_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_6_1 : xr2_x1
   port map (
      i0  => group_0_3_q_xor_4_1,
      i1  => group_0_3_q_xor_5_1,
      q   => group_0_3_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_7_1 : xr2_x1
   port map (
      i0  => group_0_3_q_xor_6_1,
      i1  => group_0_3_nq_mem_parity_1,
      q   => group_0_3_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_0_2 : xr2_x1
   port map (
      i0  => group_0_3_nq_mem_16,
      i1  => group_0_3_nq_mem_17,
      q   => group_0_3_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_1_2 : xr2_x1
   port map (
      i0  => group_0_3_nq_mem_18,
      i1  => group_0_3_nq_mem_19,
      q   => group_0_3_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_2_2 : xr2_x1
   port map (
      i0  => group_0_3_nq_mem_20,
      i1  => group_0_3_nq_mem_21,
      q   => group_0_3_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_3_2 : xr2_x1
   port map (
      i0  => group_0_3_nq_mem_22,
      i1  => group_0_3_nq_mem_23,
      q   => group_0_3_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_4_2 : xr2_x1
   port map (
      i0  => group_0_3_q_xor_0_2,
      i1  => group_0_3_q_xor_1_2,
      q   => group_0_3_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_5_2 : xr2_x1
   port map (
      i0  => group_0_3_q_xor_2_2,
      i1  => group_0_3_q_xor_3_2,
      q   => group_0_3_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_6_2 : xr2_x1
   port map (
      i0  => group_0_3_q_xor_4_2,
      i1  => group_0_3_q_xor_5_2,
      q   => group_0_3_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_7_2 : xr2_x1
   port map (
      i0  => group_0_3_q_xor_6_2,
      i1  => group_0_3_nq_mem_parity_2,
      q   => group_0_3_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_0_3 : xr2_x1
   port map (
      i0  => group_0_3_nq_mem_24,
      i1  => group_0_3_nq_mem_25,
      q   => group_0_3_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_1_3 : xr2_x1
   port map (
      i0  => group_0_3_nq_mem_26,
      i1  => group_0_3_nq_mem_27,
      q   => group_0_3_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_2_3 : xr2_x1
   port map (
      i0  => group_0_3_nq_mem_28,
      i1  => group_0_3_nq_mem_29,
      q   => group_0_3_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_3_3 : xr2_x1
   port map (
      i0  => group_0_3_q_xor_0_3,
      i1  => group_0_3_q_xor_1_3,
      q   => group_0_3_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_4_3 : xr2_x1
   port map (
      i0  => group_0_3_q_xor_3_3,
      i1  => group_0_3_q_xor_2_3,
      q   => group_0_3_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_xor_5_3 : xr2_x1
   port map (
      i0  => group_0_3_q_xor_4_3,
      i1  => group_0_3_nq_mem_parity_3,
      q   => group_0_3_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_or_0 : o4_x2
   port map (
      i0  => group_0_3_sig_error_0,
      i1  => group_0_3_sig_error_1,
      i2  => group_0_3_sig_error_2,
      i3  => group_0_3_sig_error_3,
      q   => g_0_3_error_rig,
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_0 : buf_x2
   port map (
      i   => strobe_y3_0,
      q   => g_0_3_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_1 : buf_x2
   port map (
      i   => strobe_y3_1,
      q   => g_0_3_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_2 : buf_x2
   port map (
      i   => strobe_y3_2,
      q   => g_0_3_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_3 : buf_x2
   port map (
      i   => strobe_y3_3,
      q   => g_0_3_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_4 : buf_x2
   port map (
      i   => strobe_y3_4,
      q   => g_0_3_strobe_4_rig,
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_5 : buf_x2
   port map (
      i   => strobe_y3_5,
      q   => g_0_3_strobe_5_rig,
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_6 : buf_x2
   port map (
      i   => strobe_y3_6,
      q   => g_0_3_strobe_6_rig,
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_7 : buf_x2
   port map (
      i   => strobe_y3_7,
      q   => g_0_3_strobe_7_rig,
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_8 : buf_x2
   port map (
      i   => strobe_y3_8,
      q   => g_0_3_strobe_8_rig,
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_9 : buf_x2
   port map (
      i   => strobe_y3_9,
      q   => g_0_3_strobe_9_rig,
      vdd => vdd,
      vss => vss
   );

group_0_3_and_0 : a2_x2
   port map (
      i0  => strobe_y3_0,
      i1  => g_0_3_column_top,
      q   => group_0_3_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_and_1 : a2_x2
   port map (
      i0  => strobe_y3_1,
      i1  => g_0_3_column_top,
      q   => group_0_3_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_and_2 : a2_x2
   port map (
      i0  => strobe_y3_2,
      i1  => g_0_3_column_top,
      q   => group_0_3_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_and_3 : a2_x2
   port map (
      i0  => strobe_y3_3,
      i1  => g_0_3_column_top,
      q   => group_0_3_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_col : buf_x2
   port map (
      i   => g_0_3_column_top,
      q   => g_0_2_column_top,
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_data_0 : buf_x2
   port map (
      i   => g_0_3_data_top(0),
      q   => g_0_2_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_data_1 : buf_x2
   port map (
      i   => g_0_3_data_top(1),
      q   => g_0_2_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_data_2 : buf_x2
   port map (
      i   => g_0_3_data_top(2),
      q   => g_0_2_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_data_3 : buf_x2
   port map (
      i   => g_0_3_data_top(3),
      q   => g_0_2_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_data_4 : buf_x2
   port map (
      i   => g_0_3_data_top(4),
      q   => g_0_2_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_data_5 : buf_x2
   port map (
      i   => g_0_3_data_top(5),
      q   => g_0_2_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_data_6 : buf_x2
   port map (
      i   => g_0_3_data_top(6),
      q   => g_0_2_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_data_7 : buf_x2
   port map (
      i   => g_0_3_data_top(7),
      q   => g_0_2_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_0_3_buffer_data_8 : buf_x2
   port map (
      i   => g_0_3_data_top(8),
      q   => g_0_2_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_29,
      nq  => group_0_3_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_28,
      nq  => group_0_3_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_27,
      nq  => group_0_3_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_7_q5_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_7_not_cmd(2),
      i1  => group_0_3_decoder_vertical_track_7_not_cmd(0),
      i2  => group_0_3_nq_mem_28,
      nq  => g_0_2_cmd_rig_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_7_not_cmd(2),
      i1  => group_0_3_nq_mem_27,
      i2  => group_0_3_nq_mem_28,
      nq  => g_0_2_cmd_bot_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_7_not_cmd(1),
      i1  => group_0_3_decoder_vertical_track_7_not_cmd(0),
      i2  => group_0_3_nq_mem_29,
      nq  => group_0_3_cmd_rig_bot_7,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_7_not_cmd(1),
      i1  => group_0_3_nq_mem_29,
      i2  => group_0_3_nq_mem_27,
      nq  => group_0_3_cmd_top_bot_7,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_0_3_nq_mem_28,
      i1  => group_0_3_decoder_vertical_track_7_not_cmd(0),
      i2  => group_0_3_nq_mem_29,
      nq  => group_0_3_cmd_inpad_bot_7,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_7_not_cmd(2),
      i1  => group_0_3_decoder_vertical_track_7_not_cmd(1),
      i2  => group_0_3_decoder_vertical_track_7_not_cmd(0),
      nq  => group_0_3_decoder_vertical_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_3_nq_mem_28,
      i1  => group_0_3_nq_mem_29,
      i2  => group_0_3_decoder_vertical_track_7_not_cmd(0),
      nq  => group_0_3_decoder_vertical_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_7_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_3_nq_mem_29,
      i1  => group_0_3_nq_mem_28,
      i2  => group_0_3_nq_mem_27,
      nq  => group_0_3_decoder_vertical_track_7_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_7_q0_ins : na3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_7_na3_x1_3_sig,
      i1  => group_0_3_decoder_vertical_track_7_na3_x1_2_sig,
      i2  => group_0_3_decoder_vertical_track_7_na3_x1_sig,
      nq  => group_0_3_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_26,
      nq  => group_0_3_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_25,
      nq  => group_0_3_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_24,
      nq  => group_0_3_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_6_q5_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_6_not_cmd(2),
      i1  => group_0_3_decoder_vertical_track_6_not_cmd(0),
      i2  => group_0_3_nq_mem_25,
      nq  => g_0_2_cmd_rig_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_6_not_cmd(2),
      i1  => group_0_3_nq_mem_24,
      i2  => group_0_3_nq_mem_25,
      nq  => g_0_2_cmd_bot_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_6_not_cmd(1),
      i1  => group_0_3_decoder_vertical_track_6_not_cmd(0),
      i2  => group_0_3_nq_mem_26,
      nq  => group_0_3_cmd_rig_bot_6,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_6_not_cmd(1),
      i1  => group_0_3_nq_mem_26,
      i2  => group_0_3_nq_mem_24,
      nq  => group_0_3_cmd_top_bot_6,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_0_3_nq_mem_25,
      i1  => group_0_3_decoder_vertical_track_6_not_cmd(0),
      i2  => group_0_3_nq_mem_26,
      nq  => group_0_3_cmd_inpad_bot_6,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_6_not_cmd(2),
      i1  => group_0_3_decoder_vertical_track_6_not_cmd(1),
      i2  => group_0_3_decoder_vertical_track_6_not_cmd(0),
      nq  => group_0_3_decoder_vertical_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_3_nq_mem_25,
      i1  => group_0_3_nq_mem_26,
      i2  => group_0_3_decoder_vertical_track_6_not_cmd(0),
      nq  => group_0_3_decoder_vertical_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_6_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_3_nq_mem_26,
      i1  => group_0_3_nq_mem_25,
      i2  => group_0_3_nq_mem_24,
      nq  => group_0_3_decoder_vertical_track_6_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_6_q0_ins : na3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_6_na3_x1_3_sig,
      i1  => group_0_3_decoder_vertical_track_6_na3_x1_2_sig,
      i2  => group_0_3_decoder_vertical_track_6_na3_x1_sig,
      nq  => group_0_3_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_23,
      nq  => group_0_3_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_22,
      nq  => group_0_3_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_21,
      nq  => group_0_3_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_5_q5_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_5_not_cmd(2),
      i1  => group_0_3_decoder_vertical_track_5_not_cmd(0),
      i2  => group_0_3_nq_mem_22,
      nq  => g_0_2_cmd_rig_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_5_not_cmd(2),
      i1  => group_0_3_nq_mem_21,
      i2  => group_0_3_nq_mem_22,
      nq  => g_0_2_cmd_bot_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_5_not_cmd(1),
      i1  => group_0_3_decoder_vertical_track_5_not_cmd(0),
      i2  => group_0_3_nq_mem_23,
      nq  => group_0_3_cmd_rig_bot_5,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_5_not_cmd(1),
      i1  => group_0_3_nq_mem_23,
      i2  => group_0_3_nq_mem_21,
      nq  => group_0_3_cmd_top_bot_5,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_0_3_nq_mem_22,
      i1  => group_0_3_decoder_vertical_track_5_not_cmd(0),
      i2  => group_0_3_nq_mem_23,
      nq  => group_0_3_cmd_inpad_bot_5,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_5_not_cmd(2),
      i1  => group_0_3_decoder_vertical_track_5_not_cmd(1),
      i2  => group_0_3_decoder_vertical_track_5_not_cmd(0),
      nq  => group_0_3_decoder_vertical_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_3_nq_mem_22,
      i1  => group_0_3_nq_mem_23,
      i2  => group_0_3_decoder_vertical_track_5_not_cmd(0),
      nq  => group_0_3_decoder_vertical_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_5_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_3_nq_mem_23,
      i1  => group_0_3_nq_mem_22,
      i2  => group_0_3_nq_mem_21,
      nq  => group_0_3_decoder_vertical_track_5_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_5_q0_ins : na3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_5_na3_x1_3_sig,
      i1  => group_0_3_decoder_vertical_track_5_na3_x1_2_sig,
      i2  => group_0_3_decoder_vertical_track_5_na3_x1_sig,
      nq  => group_0_3_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_20,
      nq  => group_0_3_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_19,
      nq  => group_0_3_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_18,
      nq  => group_0_3_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_4_q5_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_4_not_cmd(2),
      i1  => group_0_3_decoder_vertical_track_4_not_cmd(0),
      i2  => group_0_3_nq_mem_19,
      nq  => g_0_2_cmd_rig_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_4_not_cmd(2),
      i1  => group_0_3_nq_mem_18,
      i2  => group_0_3_nq_mem_19,
      nq  => g_0_2_cmd_bot_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_4_not_cmd(1),
      i1  => group_0_3_decoder_vertical_track_4_not_cmd(0),
      i2  => group_0_3_nq_mem_20,
      nq  => group_0_3_cmd_rig_bot_4,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_4_not_cmd(1),
      i1  => group_0_3_nq_mem_20,
      i2  => group_0_3_nq_mem_18,
      nq  => group_0_3_cmd_top_bot_4,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_0_3_nq_mem_19,
      i1  => group_0_3_decoder_vertical_track_4_not_cmd(0),
      i2  => group_0_3_nq_mem_20,
      nq  => group_0_3_cmd_inpad_bot_4,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_4_not_cmd(2),
      i1  => group_0_3_decoder_vertical_track_4_not_cmd(1),
      i2  => group_0_3_decoder_vertical_track_4_not_cmd(0),
      nq  => group_0_3_decoder_vertical_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_3_nq_mem_19,
      i1  => group_0_3_nq_mem_20,
      i2  => group_0_3_decoder_vertical_track_4_not_cmd(0),
      nq  => group_0_3_decoder_vertical_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_4_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_3_nq_mem_20,
      i1  => group_0_3_nq_mem_19,
      i2  => group_0_3_nq_mem_18,
      nq  => group_0_3_decoder_vertical_track_4_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_4_q0_ins : na3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_4_na3_x1_3_sig,
      i1  => group_0_3_decoder_vertical_track_4_na3_x1_2_sig,
      i2  => group_0_3_decoder_vertical_track_4_na3_x1_sig,
      nq  => group_0_3_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_17,
      nq  => group_0_3_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_16,
      nq  => group_0_3_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_15,
      nq  => group_0_3_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_3_q5_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_3_not_cmd(2),
      i1  => group_0_3_decoder_vertical_track_3_not_cmd(0),
      i2  => group_0_3_nq_mem_16,
      nq  => g_0_2_cmd_rig_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_3_not_cmd(2),
      i1  => group_0_3_nq_mem_15,
      i2  => group_0_3_nq_mem_16,
      nq  => g_0_2_cmd_bot_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_3_not_cmd(1),
      i1  => group_0_3_decoder_vertical_track_3_not_cmd(0),
      i2  => group_0_3_nq_mem_17,
      nq  => group_0_3_cmd_rig_bot_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_3_not_cmd(1),
      i1  => group_0_3_nq_mem_17,
      i2  => group_0_3_nq_mem_15,
      nq  => group_0_3_cmd_top_bot_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_0_3_nq_mem_16,
      i1  => group_0_3_decoder_vertical_track_3_not_cmd(0),
      i2  => group_0_3_nq_mem_17,
      nq  => group_0_3_cmd_inpad_bot_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_3_not_cmd(2),
      i1  => group_0_3_decoder_vertical_track_3_not_cmd(1),
      i2  => group_0_3_decoder_vertical_track_3_not_cmd(0),
      nq  => group_0_3_decoder_vertical_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_3_nq_mem_16,
      i1  => group_0_3_nq_mem_17,
      i2  => group_0_3_decoder_vertical_track_3_not_cmd(0),
      nq  => group_0_3_decoder_vertical_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_3_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_3_nq_mem_17,
      i1  => group_0_3_nq_mem_16,
      i2  => group_0_3_nq_mem_15,
      nq  => group_0_3_decoder_vertical_track_3_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_3_q0_ins : na3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_3_na3_x1_3_sig,
      i1  => group_0_3_decoder_vertical_track_3_na3_x1_2_sig,
      i2  => group_0_3_decoder_vertical_track_3_na3_x1_sig,
      nq  => group_0_3_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_14,
      nq  => group_0_3_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_13,
      nq  => group_0_3_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_12,
      nq  => group_0_3_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_2_q5_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_2_not_cmd(2),
      i1  => group_0_3_decoder_vertical_track_2_not_cmd(0),
      i2  => group_0_3_nq_mem_13,
      nq  => g_0_2_cmd_rig_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_2_not_cmd(2),
      i1  => group_0_3_nq_mem_12,
      i2  => group_0_3_nq_mem_13,
      nq  => g_0_2_cmd_bot_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_2_not_cmd(1),
      i1  => group_0_3_decoder_vertical_track_2_not_cmd(0),
      i2  => group_0_3_nq_mem_14,
      nq  => group_0_3_cmd_rig_bot_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_2_not_cmd(1),
      i1  => group_0_3_nq_mem_14,
      i2  => group_0_3_nq_mem_12,
      nq  => group_0_3_cmd_top_bot_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_0_3_nq_mem_13,
      i1  => group_0_3_decoder_vertical_track_2_not_cmd(0),
      i2  => group_0_3_nq_mem_14,
      nq  => group_0_3_cmd_inpad_bot_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_2_not_cmd(2),
      i1  => group_0_3_decoder_vertical_track_2_not_cmd(1),
      i2  => group_0_3_decoder_vertical_track_2_not_cmd(0),
      nq  => group_0_3_decoder_vertical_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_3_nq_mem_13,
      i1  => group_0_3_nq_mem_14,
      i2  => group_0_3_decoder_vertical_track_2_not_cmd(0),
      nq  => group_0_3_decoder_vertical_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_2_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_3_nq_mem_14,
      i1  => group_0_3_nq_mem_13,
      i2  => group_0_3_nq_mem_12,
      nq  => group_0_3_decoder_vertical_track_2_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_2_q0_ins : na3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_2_na3_x1_3_sig,
      i1  => group_0_3_decoder_vertical_track_2_na3_x1_2_sig,
      i2  => group_0_3_decoder_vertical_track_2_na3_x1_sig,
      nq  => group_0_3_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_11,
      nq  => group_0_3_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_10,
      nq  => group_0_3_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_9,
      nq  => group_0_3_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_1_q5_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_1_not_cmd(2),
      i1  => group_0_3_decoder_vertical_track_1_not_cmd(0),
      i2  => group_0_3_nq_mem_10,
      nq  => g_0_2_cmd_rig_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_1_not_cmd(2),
      i1  => group_0_3_nq_mem_9,
      i2  => group_0_3_nq_mem_10,
      nq  => g_0_2_cmd_bot_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_1_not_cmd(1),
      i1  => group_0_3_decoder_vertical_track_1_not_cmd(0),
      i2  => group_0_3_nq_mem_11,
      nq  => group_0_3_cmd_rig_bot_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_1_not_cmd(1),
      i1  => group_0_3_nq_mem_11,
      i2  => group_0_3_nq_mem_9,
      nq  => group_0_3_cmd_top_bot_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_0_3_nq_mem_10,
      i1  => group_0_3_decoder_vertical_track_1_not_cmd(0),
      i2  => group_0_3_nq_mem_11,
      nq  => group_0_3_cmd_inpad_bot_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_1_not_cmd(2),
      i1  => group_0_3_decoder_vertical_track_1_not_cmd(1),
      i2  => group_0_3_decoder_vertical_track_1_not_cmd(0),
      nq  => group_0_3_decoder_vertical_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_3_nq_mem_10,
      i1  => group_0_3_nq_mem_11,
      i2  => group_0_3_decoder_vertical_track_1_not_cmd(0),
      nq  => group_0_3_decoder_vertical_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_1_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_3_nq_mem_11,
      i1  => group_0_3_nq_mem_10,
      i2  => group_0_3_nq_mem_9,
      nq  => group_0_3_decoder_vertical_track_1_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_1_q0_ins : na3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_1_na3_x1_3_sig,
      i1  => group_0_3_decoder_vertical_track_1_na3_x1_2_sig,
      i2  => group_0_3_decoder_vertical_track_1_na3_x1_sig,
      nq  => group_0_3_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_8,
      nq  => group_0_3_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_7,
      nq  => group_0_3_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_3_nq_mem_6,
      nq  => group_0_3_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_0_q5_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_0_not_cmd(2),
      i1  => group_0_3_decoder_vertical_track_0_not_cmd(0),
      i2  => group_0_3_nq_mem_7,
      nq  => g_0_2_cmd_rig_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_0_not_cmd(2),
      i1  => group_0_3_nq_mem_6,
      i2  => group_0_3_nq_mem_7,
      nq  => g_0_2_cmd_bot_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_0_not_cmd(1),
      i1  => group_0_3_decoder_vertical_track_0_not_cmd(0),
      i2  => group_0_3_nq_mem_8,
      nq  => group_0_3_cmd_rig_bot_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_0_not_cmd(1),
      i1  => group_0_3_nq_mem_8,
      i2  => group_0_3_nq_mem_6,
      nq  => group_0_3_cmd_top_bot_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_0_3_nq_mem_7,
      i1  => group_0_3_decoder_vertical_track_0_not_cmd(0),
      i2  => group_0_3_nq_mem_8,
      nq  => group_0_3_cmd_inpad_bot_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_0_not_cmd(2),
      i1  => group_0_3_decoder_vertical_track_0_not_cmd(1),
      i2  => group_0_3_decoder_vertical_track_0_not_cmd(0),
      nq  => group_0_3_decoder_vertical_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_3_nq_mem_7,
      i1  => group_0_3_nq_mem_8,
      i2  => group_0_3_decoder_vertical_track_0_not_cmd(0),
      nq  => group_0_3_decoder_vertical_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_0_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_3_nq_mem_8,
      i1  => group_0_3_nq_mem_7,
      i2  => group_0_3_nq_mem_6,
      nq  => group_0_3_decoder_vertical_track_0_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_3_decoder_vertical_track_0_q0_ins : na3_x1
   port map (
      i0  => group_0_3_decoder_vertical_track_0_na3_x1_3_sig,
      i1  => group_0_3_decoder_vertical_track_0_na3_x1_2_sig,
      i2  => group_0_3_decoder_vertical_track_0_na3_x1_sig,
      nq  => group_0_3_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_0_3_out_pad_mux_mx00 : nmx2_x1
   port map (
      cmd => group_0_3_nq_mem_3,
      i0  => g_0_2_top_0,
      i1  => g_0_2_top_1,
      nq  => group_0_3_out_pad_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_0_3_out_pad_mux_mx01 : nmx2_x1
   port map (
      cmd => group_0_3_nq_mem_3,
      i0  => g_0_2_top_2,
      i1  => g_0_2_top_3,
      nq  => group_0_3_out_pad_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_0_3_out_pad_mux_mx02 : nmx2_x1
   port map (
      cmd => group_0_3_nq_mem_3,
      i0  => g_0_2_top_4,
      i1  => g_0_2_top_5,
      nq  => group_0_3_out_pad_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_0_3_out_pad_mux_mx03 : nmx2_x1
   port map (
      cmd => group_0_3_nq_mem_3,
      i0  => g_0_2_top_6,
      i1  => g_0_2_top_7,
      nq  => group_0_3_out_pad_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_0_3_out_pad_mux_mx10 : nmx2_x1
   port map (
      cmd => group_0_3_nq_mem_4,
      i0  => group_0_3_out_pad_mux_q00,
      i1  => group_0_3_out_pad_mux_q01,
      nq  => group_0_3_out_pad_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_0_3_out_pad_mux_mx11 : nmx2_x1
   port map (
      cmd => group_0_3_nq_mem_4,
      i0  => group_0_3_out_pad_mux_q02,
      i1  => group_0_3_out_pad_mux_q03,
      nq  => group_0_3_out_pad_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_0_3_out_pad_mux_mx20 : mx2_x2
   port map (
      cmd => group_0_3_nq_mem_5,
      i0  => group_0_3_out_pad_mux_q10,
      i1  => group_0_3_out_pad_mux_q11,
      q   => lef_out_3,
      vdd => vdd,
      vss => vss
   );

group_0_3_clb_rightside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_0_3_nq_mem_0,
      i0  => g_0_2_top_0,
      i1  => g_0_2_top_1,
      nq  => group_0_3_clb_rightside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_0_3_clb_rightside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_0_3_nq_mem_0,
      i0  => g_0_2_top_2,
      i1  => g_0_2_top_3,
      nq  => group_0_3_clb_rightside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_0_3_clb_rightside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_0_3_nq_mem_0,
      i0  => g_0_2_top_4,
      i1  => g_0_2_top_5,
      nq  => group_0_3_clb_rightside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_0_3_clb_rightside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_0_3_nq_mem_0,
      i0  => g_0_2_top_6,
      i1  => g_0_2_top_7,
      nq  => group_0_3_clb_rightside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_0_3_clb_rightside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_0_3_nq_mem_1,
      i0  => group_0_3_clb_rightside_in2_mux_q00,
      i1  => group_0_3_clb_rightside_in2_mux_q01,
      nq  => group_0_3_clb_rightside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_0_3_clb_rightside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_0_3_nq_mem_1,
      i0  => group_0_3_clb_rightside_in2_mux_q02,
      i1  => group_0_3_clb_rightside_in2_mux_q03,
      nq  => group_0_3_clb_rightside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_0_3_clb_rightside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_0_3_nq_mem_2,
      i0  => group_0_3_clb_rightside_in2_mux_q10,
      i1  => group_0_3_clb_rightside_in2_mux_q11,
      q   => g_0_3_out_rig,
      vdd => vdd,
      vss => vss
   );

group_0_2_buf_scan : buf_x2
   port map (
      i   => lef_in_2,
      q   => g_0_2_scout,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_top_rig_0 : ts_x4
   port map (
      cmd => g_0_2_cmd_top_rig_0,
      i   => g_0_2_top_0,
      q   => g_0_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_bot_rig_0 : ts_x4
   port map (
      cmd => g_0_2_cmd_bot_rig_0,
      i   => g_0_1_top_0,
      q   => g_0_2_rig_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_top_rig_1 : ts_x4
   port map (
      cmd => g_0_2_cmd_top_rig_1,
      i   => g_0_2_top_1,
      q   => g_0_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_bot_rig_1 : ts_x4
   port map (
      cmd => g_0_2_cmd_bot_rig_1,
      i   => g_0_1_top_1,
      q   => g_0_2_rig_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_top_rig_2 : ts_x4
   port map (
      cmd => g_0_2_cmd_top_rig_2,
      i   => g_0_2_top_2,
      q   => g_0_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_bot_rig_2 : ts_x4
   port map (
      cmd => g_0_2_cmd_bot_rig_2,
      i   => g_0_1_top_2,
      q   => g_0_2_rig_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_top_rig_3 : ts_x4
   port map (
      cmd => g_0_2_cmd_top_rig_3,
      i   => g_0_2_top_3,
      q   => g_0_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_bot_rig_3 : ts_x4
   port map (
      cmd => g_0_2_cmd_bot_rig_3,
      i   => g_0_1_top_3,
      q   => g_0_2_rig_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_top_rig_4 : ts_x4
   port map (
      cmd => g_0_2_cmd_top_rig_4,
      i   => g_0_2_top_4,
      q   => g_0_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_bot_rig_4 : ts_x4
   port map (
      cmd => g_0_2_cmd_bot_rig_4,
      i   => g_0_1_top_4,
      q   => g_0_2_rig_4,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_top_rig_5 : ts_x4
   port map (
      cmd => g_0_2_cmd_top_rig_5,
      i   => g_0_2_top_5,
      q   => g_0_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_bot_rig_5 : ts_x4
   port map (
      cmd => g_0_2_cmd_bot_rig_5,
      i   => g_0_1_top_5,
      q   => g_0_2_rig_5,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_top_rig_6 : ts_x4
   port map (
      cmd => g_0_2_cmd_top_rig_6,
      i   => g_0_2_top_6,
      q   => g_0_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_bot_rig_6 : ts_x4
   port map (
      cmd => g_0_2_cmd_bot_rig_6,
      i   => g_0_1_top_6,
      q   => g_0_2_rig_6,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_top_rig_7 : ts_x4
   port map (
      cmd => g_0_2_cmd_top_rig_7,
      i   => g_0_2_top_7,
      q   => g_0_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_bot_rig_7 : ts_x4
   port map (
      cmd => g_0_2_cmd_bot_rig_7,
      i   => g_0_1_top_7,
      q   => g_0_2_rig_7,
      vdd => vdd,
      vss => vss
   );

group_0_2_zero_vert_0 : zero_x0
   port map (
      nq  => group_0_2_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_0_2_cmd_zero_bot_0,
      i   => group_0_2_sig_zero_vert_0,
      q   => g_0_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_inpad_bot_0 : ts_x4
   port map (
      cmd => group_0_2_cmd_inpad_bot_0,
      i   => lef_in_2,
      q   => g_0_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_top_bot_0 : ts_x4
   port map (
      cmd => group_0_2_cmd_top_bot_0,
      i   => g_0_2_top_0,
      q   => g_0_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_rig_bot_0 : ts_x4
   port map (
      cmd => group_0_2_cmd_rig_bot_0,
      i   => g_0_2_rig_0,
      q   => g_0_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_bot_top_0 : ts_x4
   port map (
      cmd => g_0_2_cmd_bot_top_0,
      i   => g_0_1_top_0,
      q   => g_0_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_rig_top_0 : ts_x4
   port map (
      cmd => g_0_2_cmd_rig_top_0,
      i   => g_0_2_rig_0,
      q   => g_0_2_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_zero_vert_1 : zero_x0
   port map (
      nq  => group_0_2_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_0_2_cmd_zero_bot_1,
      i   => group_0_2_sig_zero_vert_1,
      q   => g_0_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_inpad_bot_1 : ts_x4
   port map (
      cmd => group_0_2_cmd_inpad_bot_1,
      i   => lef_in_2,
      q   => g_0_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_top_bot_1 : ts_x4
   port map (
      cmd => group_0_2_cmd_top_bot_1,
      i   => g_0_2_top_1,
      q   => g_0_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_rig_bot_1 : ts_x4
   port map (
      cmd => group_0_2_cmd_rig_bot_1,
      i   => g_0_2_rig_1,
      q   => g_0_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_bot_top_1 : ts_x4
   port map (
      cmd => g_0_2_cmd_bot_top_1,
      i   => g_0_1_top_1,
      q   => g_0_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_rig_top_1 : ts_x4
   port map (
      cmd => g_0_2_cmd_rig_top_1,
      i   => g_0_2_rig_1,
      q   => g_0_2_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_zero_vert_2 : zero_x0
   port map (
      nq  => group_0_2_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_0_2_cmd_zero_bot_2,
      i   => group_0_2_sig_zero_vert_2,
      q   => g_0_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_inpad_bot_2 : ts_x4
   port map (
      cmd => group_0_2_cmd_inpad_bot_2,
      i   => lef_in_2,
      q   => g_0_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_top_bot_2 : ts_x4
   port map (
      cmd => group_0_2_cmd_top_bot_2,
      i   => g_0_2_top_2,
      q   => g_0_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_rig_bot_2 : ts_x4
   port map (
      cmd => group_0_2_cmd_rig_bot_2,
      i   => g_0_2_rig_2,
      q   => g_0_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_bot_top_2 : ts_x4
   port map (
      cmd => g_0_2_cmd_bot_top_2,
      i   => g_0_1_top_2,
      q   => g_0_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_rig_top_2 : ts_x4
   port map (
      cmd => g_0_2_cmd_rig_top_2,
      i   => g_0_2_rig_2,
      q   => g_0_2_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_zero_vert_3 : zero_x0
   port map (
      nq  => group_0_2_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_0_2_cmd_zero_bot_3,
      i   => group_0_2_sig_zero_vert_3,
      q   => g_0_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_inpad_bot_3 : ts_x4
   port map (
      cmd => group_0_2_cmd_inpad_bot_3,
      i   => lef_in_2,
      q   => g_0_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_top_bot_3 : ts_x4
   port map (
      cmd => group_0_2_cmd_top_bot_3,
      i   => g_0_2_top_3,
      q   => g_0_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_rig_bot_3 : ts_x4
   port map (
      cmd => group_0_2_cmd_rig_bot_3,
      i   => g_0_2_rig_3,
      q   => g_0_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_bot_top_3 : ts_x4
   port map (
      cmd => g_0_2_cmd_bot_top_3,
      i   => g_0_1_top_3,
      q   => g_0_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_rig_top_3 : ts_x4
   port map (
      cmd => g_0_2_cmd_rig_top_3,
      i   => g_0_2_rig_3,
      q   => g_0_2_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_zero_vert_4 : zero_x0
   port map (
      nq  => group_0_2_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_0_2_cmd_zero_bot_4,
      i   => group_0_2_sig_zero_vert_4,
      q   => g_0_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_inpad_bot_4 : ts_x4
   port map (
      cmd => group_0_2_cmd_inpad_bot_4,
      i   => lef_in_2,
      q   => g_0_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_top_bot_4 : ts_x4
   port map (
      cmd => group_0_2_cmd_top_bot_4,
      i   => g_0_2_top_4,
      q   => g_0_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_rig_bot_4 : ts_x4
   port map (
      cmd => group_0_2_cmd_rig_bot_4,
      i   => g_0_2_rig_4,
      q   => g_0_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_bot_top_4 : ts_x4
   port map (
      cmd => g_0_2_cmd_bot_top_4,
      i   => g_0_1_top_4,
      q   => g_0_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_rig_top_4 : ts_x4
   port map (
      cmd => g_0_2_cmd_rig_top_4,
      i   => g_0_2_rig_4,
      q   => g_0_2_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_2_zero_vert_5 : zero_x0
   port map (
      nq  => group_0_2_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_0_2_cmd_zero_bot_5,
      i   => group_0_2_sig_zero_vert_5,
      q   => g_0_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_inpad_bot_5 : ts_x4
   port map (
      cmd => group_0_2_cmd_inpad_bot_5,
      i   => lef_in_2,
      q   => g_0_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_top_bot_5 : ts_x4
   port map (
      cmd => group_0_2_cmd_top_bot_5,
      i   => g_0_2_top_5,
      q   => g_0_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_rig_bot_5 : ts_x4
   port map (
      cmd => group_0_2_cmd_rig_bot_5,
      i   => g_0_2_rig_5,
      q   => g_0_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_bot_top_5 : ts_x4
   port map (
      cmd => g_0_2_cmd_bot_top_5,
      i   => g_0_1_top_5,
      q   => g_0_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_rig_top_5 : ts_x4
   port map (
      cmd => g_0_2_cmd_rig_top_5,
      i   => g_0_2_rig_5,
      q   => g_0_2_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_2_zero_vert_6 : zero_x0
   port map (
      nq  => group_0_2_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_0_2_cmd_zero_bot_6,
      i   => group_0_2_sig_zero_vert_6,
      q   => g_0_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_inpad_bot_6 : ts_x4
   port map (
      cmd => group_0_2_cmd_inpad_bot_6,
      i   => lef_in_2,
      q   => g_0_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_top_bot_6 : ts_x4
   port map (
      cmd => group_0_2_cmd_top_bot_6,
      i   => g_0_2_top_6,
      q   => g_0_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_rig_bot_6 : ts_x4
   port map (
      cmd => group_0_2_cmd_rig_bot_6,
      i   => g_0_2_rig_6,
      q   => g_0_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_bot_top_6 : ts_x4
   port map (
      cmd => g_0_2_cmd_bot_top_6,
      i   => g_0_1_top_6,
      q   => g_0_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_rig_top_6 : ts_x4
   port map (
      cmd => g_0_2_cmd_rig_top_6,
      i   => g_0_2_rig_6,
      q   => g_0_2_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_2_zero_vert_7 : zero_x0
   port map (
      nq  => group_0_2_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_0_2_cmd_zero_bot_7,
      i   => group_0_2_sig_zero_vert_7,
      q   => g_0_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_inpad_bot_7 : ts_x4
   port map (
      cmd => group_0_2_cmd_inpad_bot_7,
      i   => lef_in_2,
      q   => g_0_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_top_bot_7 : ts_x4
   port map (
      cmd => group_0_2_cmd_top_bot_7,
      i   => g_0_2_top_7,
      q   => g_0_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_rig_bot_7 : ts_x4
   port map (
      cmd => group_0_2_cmd_rig_bot_7,
      i   => g_0_2_rig_7,
      q   => g_0_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_bot_top_7 : ts_x4
   port map (
      cmd => g_0_2_cmd_bot_top_7,
      i   => g_0_1_top_7,
      q   => g_0_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_2_ts_rig_top_7 : ts_x4
   port map (
      cmd => g_0_2_cmd_rig_top_7,
      i   => g_0_2_rig_7,
      q   => g_0_2_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_2_mem_0 : sram_x1
   port map (
      d      => g_0_2_data_top(0),
      nq     => group_0_2_nq_mem_0,
      strobe => group_0_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_1 : sram_x1
   port map (
      d      => g_0_2_data_top(1),
      nq     => group_0_2_nq_mem_1,
      strobe => group_0_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_2 : sram_x1
   port map (
      d      => g_0_2_data_top(2),
      nq     => group_0_2_nq_mem_2,
      strobe => group_0_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_3 : sram_x1
   port map (
      d      => g_0_2_data_top(3),
      nq     => group_0_2_nq_mem_3,
      strobe => group_0_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_4 : sram_x1
   port map (
      d      => g_0_2_data_top(4),
      nq     => group_0_2_nq_mem_4,
      strobe => group_0_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_5 : sram_x1
   port map (
      d      => g_0_2_data_top(5),
      nq     => group_0_2_nq_mem_5,
      strobe => group_0_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_6 : sram_x1
   port map (
      d      => g_0_2_data_top(6),
      nq     => group_0_2_nq_mem_6,
      strobe => group_0_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_7 : sram_x1
   port map (
      d      => g_0_2_data_top(7),
      nq     => group_0_2_nq_mem_7,
      strobe => group_0_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_8 : sram_x1
   port map (
      d      => g_0_2_data_top(0),
      nq     => group_0_2_nq_mem_8,
      strobe => group_0_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_9 : sram_x1
   port map (
      d      => g_0_2_data_top(1),
      nq     => group_0_2_nq_mem_9,
      strobe => group_0_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_10 : sram_x1
   port map (
      d      => g_0_2_data_top(2),
      nq     => group_0_2_nq_mem_10,
      strobe => group_0_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_11 : sram_x1
   port map (
      d      => g_0_2_data_top(3),
      nq     => group_0_2_nq_mem_11,
      strobe => group_0_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_12 : sram_x1
   port map (
      d      => g_0_2_data_top(4),
      nq     => group_0_2_nq_mem_12,
      strobe => group_0_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_13 : sram_x1
   port map (
      d      => g_0_2_data_top(5),
      nq     => group_0_2_nq_mem_13,
      strobe => group_0_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_14 : sram_x1
   port map (
      d      => g_0_2_data_top(6),
      nq     => group_0_2_nq_mem_14,
      strobe => group_0_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_15 : sram_x1
   port map (
      d      => g_0_2_data_top(7),
      nq     => group_0_2_nq_mem_15,
      strobe => group_0_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_16 : sram_x1
   port map (
      d      => g_0_2_data_top(0),
      nq     => group_0_2_nq_mem_16,
      strobe => group_0_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_17 : sram_x1
   port map (
      d      => g_0_2_data_top(1),
      nq     => group_0_2_nq_mem_17,
      strobe => group_0_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_18 : sram_x1
   port map (
      d      => g_0_2_data_top(2),
      nq     => group_0_2_nq_mem_18,
      strobe => group_0_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_19 : sram_x1
   port map (
      d      => g_0_2_data_top(3),
      nq     => group_0_2_nq_mem_19,
      strobe => group_0_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_20 : sram_x1
   port map (
      d      => g_0_2_data_top(4),
      nq     => group_0_2_nq_mem_20,
      strobe => group_0_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_21 : sram_x1
   port map (
      d      => g_0_2_data_top(5),
      nq     => group_0_2_nq_mem_21,
      strobe => group_0_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_22 : sram_x1
   port map (
      d      => g_0_2_data_top(6),
      nq     => group_0_2_nq_mem_22,
      strobe => group_0_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_23 : sram_x1
   port map (
      d      => g_0_2_data_top(7),
      nq     => group_0_2_nq_mem_23,
      strobe => group_0_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_24 : sram_x1
   port map (
      d      => g_0_2_data_top(0),
      nq     => group_0_2_nq_mem_24,
      strobe => group_0_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_25 : sram_x1
   port map (
      d      => g_0_2_data_top(1),
      nq     => group_0_2_nq_mem_25,
      strobe => group_0_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_26 : sram_x1
   port map (
      d      => g_0_2_data_top(2),
      nq     => group_0_2_nq_mem_26,
      strobe => group_0_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_27 : sram_x1
   port map (
      d      => g_0_2_data_top(3),
      nq     => group_0_2_nq_mem_27,
      strobe => group_0_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_28 : sram_x1
   port map (
      d      => g_0_2_data_top(4),
      nq     => group_0_2_nq_mem_28,
      strobe => group_0_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_mem_29 : sram_x1
   port map (
      d      => g_0_2_data_top(5),
      nq     => group_0_2_nq_mem_29,
      strobe => group_0_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_parity_0 : sram_x1
   port map (
      d      => g_0_2_data_top(8),
      nq     => group_0_2_nq_mem_parity_0,
      strobe => group_0_2_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_parity_1 : sram_x1
   port map (
      d      => g_0_2_data_top(8),
      nq     => group_0_2_nq_mem_parity_1,
      strobe => group_0_2_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_parity_2 : sram_x1
   port map (
      d      => g_0_2_data_top(8),
      nq     => group_0_2_nq_mem_parity_2,
      strobe => group_0_2_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_parity_3 : sram_x1
   port map (
      d      => g_0_2_data_top(8),
      nq     => group_0_2_nq_mem_parity_3,
      strobe => group_0_2_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_2_xor_0_0 : xr2_x1
   port map (
      i0  => group_0_2_nq_mem_0,
      i1  => group_0_2_nq_mem_1,
      q   => group_0_2_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_1_0 : xr2_x1
   port map (
      i0  => group_0_2_nq_mem_2,
      i1  => group_0_2_nq_mem_3,
      q   => group_0_2_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_2_0 : xr2_x1
   port map (
      i0  => group_0_2_nq_mem_4,
      i1  => group_0_2_nq_mem_5,
      q   => group_0_2_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_3_0 : xr2_x1
   port map (
      i0  => group_0_2_nq_mem_6,
      i1  => group_0_2_nq_mem_7,
      q   => group_0_2_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_4_0 : xr2_x1
   port map (
      i0  => group_0_2_q_xor_0_0,
      i1  => group_0_2_q_xor_1_0,
      q   => group_0_2_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_5_0 : xr2_x1
   port map (
      i0  => group_0_2_q_xor_2_0,
      i1  => group_0_2_q_xor_3_0,
      q   => group_0_2_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_6_0 : xr2_x1
   port map (
      i0  => group_0_2_q_xor_4_0,
      i1  => group_0_2_q_xor_5_0,
      q   => group_0_2_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_7_0 : xr2_x1
   port map (
      i0  => group_0_2_q_xor_6_0,
      i1  => group_0_2_nq_mem_parity_0,
      q   => group_0_2_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_0_1 : xr2_x1
   port map (
      i0  => group_0_2_nq_mem_8,
      i1  => group_0_2_nq_mem_9,
      q   => group_0_2_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_1_1 : xr2_x1
   port map (
      i0  => group_0_2_nq_mem_10,
      i1  => group_0_2_nq_mem_11,
      q   => group_0_2_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_2_1 : xr2_x1
   port map (
      i0  => group_0_2_nq_mem_12,
      i1  => group_0_2_nq_mem_13,
      q   => group_0_2_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_3_1 : xr2_x1
   port map (
      i0  => group_0_2_nq_mem_14,
      i1  => group_0_2_nq_mem_15,
      q   => group_0_2_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_4_1 : xr2_x1
   port map (
      i0  => group_0_2_q_xor_0_1,
      i1  => group_0_2_q_xor_1_1,
      q   => group_0_2_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_5_1 : xr2_x1
   port map (
      i0  => group_0_2_q_xor_2_1,
      i1  => group_0_2_q_xor_3_1,
      q   => group_0_2_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_6_1 : xr2_x1
   port map (
      i0  => group_0_2_q_xor_4_1,
      i1  => group_0_2_q_xor_5_1,
      q   => group_0_2_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_7_1 : xr2_x1
   port map (
      i0  => group_0_2_q_xor_6_1,
      i1  => group_0_2_nq_mem_parity_1,
      q   => group_0_2_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_0_2 : xr2_x1
   port map (
      i0  => group_0_2_nq_mem_16,
      i1  => group_0_2_nq_mem_17,
      q   => group_0_2_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_1_2 : xr2_x1
   port map (
      i0  => group_0_2_nq_mem_18,
      i1  => group_0_2_nq_mem_19,
      q   => group_0_2_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_2_2 : xr2_x1
   port map (
      i0  => group_0_2_nq_mem_20,
      i1  => group_0_2_nq_mem_21,
      q   => group_0_2_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_3_2 : xr2_x1
   port map (
      i0  => group_0_2_nq_mem_22,
      i1  => group_0_2_nq_mem_23,
      q   => group_0_2_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_4_2 : xr2_x1
   port map (
      i0  => group_0_2_q_xor_0_2,
      i1  => group_0_2_q_xor_1_2,
      q   => group_0_2_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_5_2 : xr2_x1
   port map (
      i0  => group_0_2_q_xor_2_2,
      i1  => group_0_2_q_xor_3_2,
      q   => group_0_2_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_6_2 : xr2_x1
   port map (
      i0  => group_0_2_q_xor_4_2,
      i1  => group_0_2_q_xor_5_2,
      q   => group_0_2_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_7_2 : xr2_x1
   port map (
      i0  => group_0_2_q_xor_6_2,
      i1  => group_0_2_nq_mem_parity_2,
      q   => group_0_2_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_0_3 : xr2_x1
   port map (
      i0  => group_0_2_nq_mem_24,
      i1  => group_0_2_nq_mem_25,
      q   => group_0_2_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_1_3 : xr2_x1
   port map (
      i0  => group_0_2_nq_mem_26,
      i1  => group_0_2_nq_mem_27,
      q   => group_0_2_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_2_3 : xr2_x1
   port map (
      i0  => group_0_2_nq_mem_28,
      i1  => group_0_2_nq_mem_29,
      q   => group_0_2_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_3_3 : xr2_x1
   port map (
      i0  => group_0_2_q_xor_0_3,
      i1  => group_0_2_q_xor_1_3,
      q   => group_0_2_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_4_3 : xr2_x1
   port map (
      i0  => group_0_2_q_xor_3_3,
      i1  => group_0_2_q_xor_2_3,
      q   => group_0_2_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_xor_5_3 : xr2_x1
   port map (
      i0  => group_0_2_q_xor_4_3,
      i1  => group_0_2_nq_mem_parity_3,
      q   => group_0_2_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_or_0 : o4_x2
   port map (
      i0  => group_0_2_sig_error_0,
      i1  => group_0_2_sig_error_1,
      i2  => group_0_2_sig_error_2,
      i3  => group_0_2_sig_error_3,
      q   => g_0_2_error_rig,
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_0 : buf_x2
   port map (
      i   => strobe_y2_0,
      q   => g_0_2_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_1 : buf_x2
   port map (
      i   => strobe_y2_1,
      q   => g_0_2_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_2 : buf_x2
   port map (
      i   => strobe_y2_2,
      q   => g_0_2_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_3 : buf_x2
   port map (
      i   => strobe_y2_3,
      q   => g_0_2_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_4 : buf_x2
   port map (
      i   => strobe_y2_4,
      q   => g_0_2_strobe_4_rig,
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_5 : buf_x2
   port map (
      i   => strobe_y2_5,
      q   => g_0_2_strobe_5_rig,
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_6 : buf_x2
   port map (
      i   => strobe_y2_6,
      q   => g_0_2_strobe_6_rig,
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_7 : buf_x2
   port map (
      i   => strobe_y2_7,
      q   => g_0_2_strobe_7_rig,
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_8 : buf_x2
   port map (
      i   => strobe_y2_8,
      q   => g_0_2_strobe_8_rig,
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_9 : buf_x2
   port map (
      i   => strobe_y2_9,
      q   => g_0_2_strobe_9_rig,
      vdd => vdd,
      vss => vss
   );

group_0_2_and_0 : a2_x2
   port map (
      i0  => strobe_y2_0,
      i1  => g_0_2_column_top,
      q   => group_0_2_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_and_1 : a2_x2
   port map (
      i0  => strobe_y2_1,
      i1  => g_0_2_column_top,
      q   => group_0_2_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_and_2 : a2_x2
   port map (
      i0  => strobe_y2_2,
      i1  => g_0_2_column_top,
      q   => group_0_2_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_and_3 : a2_x2
   port map (
      i0  => strobe_y2_3,
      i1  => g_0_2_column_top,
      q   => group_0_2_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_col : buf_x2
   port map (
      i   => g_0_2_column_top,
      q   => g_0_1_column_top,
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_data_0 : buf_x2
   port map (
      i   => g_0_2_data_top(0),
      q   => g_0_1_data_top(0),
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_data_1 : buf_x2
   port map (
      i   => g_0_2_data_top(1),
      q   => g_0_1_data_top(1),
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_data_2 : buf_x2
   port map (
      i   => g_0_2_data_top(2),
      q   => g_0_1_data_top(2),
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_data_3 : buf_x2
   port map (
      i   => g_0_2_data_top(3),
      q   => g_0_1_data_top(3),
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_data_4 : buf_x2
   port map (
      i   => g_0_2_data_top(4),
      q   => g_0_1_data_top(4),
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_data_5 : buf_x2
   port map (
      i   => g_0_2_data_top(5),
      q   => g_0_1_data_top(5),
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_data_6 : buf_x2
   port map (
      i   => g_0_2_data_top(6),
      q   => g_0_1_data_top(6),
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_data_7 : buf_x2
   port map (
      i   => g_0_2_data_top(7),
      q   => g_0_1_data_top(7),
      vdd => vdd,
      vss => vss
   );

group_0_2_buffer_data_8 : buf_x2
   port map (
      i   => g_0_2_data_top(8),
      q   => g_0_1_data_top(8),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_29,
      nq  => group_0_2_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_28,
      nq  => group_0_2_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_27,
      nq  => group_0_2_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_7_q5_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_7_not_cmd(2),
      i1  => group_0_2_decoder_vertical_track_7_not_cmd(0),
      i2  => group_0_2_nq_mem_28,
      nq  => g_0_1_cmd_rig_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_7_not_cmd(2),
      i1  => group_0_2_nq_mem_27,
      i2  => group_0_2_nq_mem_28,
      nq  => g_0_1_cmd_bot_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_7_not_cmd(1),
      i1  => group_0_2_decoder_vertical_track_7_not_cmd(0),
      i2  => group_0_2_nq_mem_29,
      nq  => group_0_2_cmd_rig_bot_7,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_7_not_cmd(1),
      i1  => group_0_2_nq_mem_29,
      i2  => group_0_2_nq_mem_27,
      nq  => group_0_2_cmd_top_bot_7,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_0_2_nq_mem_28,
      i1  => group_0_2_decoder_vertical_track_7_not_cmd(0),
      i2  => group_0_2_nq_mem_29,
      nq  => group_0_2_cmd_inpad_bot_7,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_7_not_cmd(2),
      i1  => group_0_2_decoder_vertical_track_7_not_cmd(1),
      i2  => group_0_2_decoder_vertical_track_7_not_cmd(0),
      nq  => group_0_2_decoder_vertical_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_2_nq_mem_28,
      i1  => group_0_2_nq_mem_29,
      i2  => group_0_2_decoder_vertical_track_7_not_cmd(0),
      nq  => group_0_2_decoder_vertical_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_7_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_2_nq_mem_29,
      i1  => group_0_2_nq_mem_28,
      i2  => group_0_2_nq_mem_27,
      nq  => group_0_2_decoder_vertical_track_7_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_7_q0_ins : na3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_7_na3_x1_3_sig,
      i1  => group_0_2_decoder_vertical_track_7_na3_x1_2_sig,
      i2  => group_0_2_decoder_vertical_track_7_na3_x1_sig,
      nq  => group_0_2_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_26,
      nq  => group_0_2_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_25,
      nq  => group_0_2_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_24,
      nq  => group_0_2_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_6_q5_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_6_not_cmd(2),
      i1  => group_0_2_decoder_vertical_track_6_not_cmd(0),
      i2  => group_0_2_nq_mem_25,
      nq  => g_0_1_cmd_rig_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_6_not_cmd(2),
      i1  => group_0_2_nq_mem_24,
      i2  => group_0_2_nq_mem_25,
      nq  => g_0_1_cmd_bot_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_6_not_cmd(1),
      i1  => group_0_2_decoder_vertical_track_6_not_cmd(0),
      i2  => group_0_2_nq_mem_26,
      nq  => group_0_2_cmd_rig_bot_6,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_6_not_cmd(1),
      i1  => group_0_2_nq_mem_26,
      i2  => group_0_2_nq_mem_24,
      nq  => group_0_2_cmd_top_bot_6,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_0_2_nq_mem_25,
      i1  => group_0_2_decoder_vertical_track_6_not_cmd(0),
      i2  => group_0_2_nq_mem_26,
      nq  => group_0_2_cmd_inpad_bot_6,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_6_not_cmd(2),
      i1  => group_0_2_decoder_vertical_track_6_not_cmd(1),
      i2  => group_0_2_decoder_vertical_track_6_not_cmd(0),
      nq  => group_0_2_decoder_vertical_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_2_nq_mem_25,
      i1  => group_0_2_nq_mem_26,
      i2  => group_0_2_decoder_vertical_track_6_not_cmd(0),
      nq  => group_0_2_decoder_vertical_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_6_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_2_nq_mem_26,
      i1  => group_0_2_nq_mem_25,
      i2  => group_0_2_nq_mem_24,
      nq  => group_0_2_decoder_vertical_track_6_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_6_q0_ins : na3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_6_na3_x1_3_sig,
      i1  => group_0_2_decoder_vertical_track_6_na3_x1_2_sig,
      i2  => group_0_2_decoder_vertical_track_6_na3_x1_sig,
      nq  => group_0_2_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_23,
      nq  => group_0_2_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_22,
      nq  => group_0_2_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_21,
      nq  => group_0_2_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_5_q5_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_5_not_cmd(2),
      i1  => group_0_2_decoder_vertical_track_5_not_cmd(0),
      i2  => group_0_2_nq_mem_22,
      nq  => g_0_1_cmd_rig_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_5_not_cmd(2),
      i1  => group_0_2_nq_mem_21,
      i2  => group_0_2_nq_mem_22,
      nq  => g_0_1_cmd_bot_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_5_not_cmd(1),
      i1  => group_0_2_decoder_vertical_track_5_not_cmd(0),
      i2  => group_0_2_nq_mem_23,
      nq  => group_0_2_cmd_rig_bot_5,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_5_not_cmd(1),
      i1  => group_0_2_nq_mem_23,
      i2  => group_0_2_nq_mem_21,
      nq  => group_0_2_cmd_top_bot_5,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_0_2_nq_mem_22,
      i1  => group_0_2_decoder_vertical_track_5_not_cmd(0),
      i2  => group_0_2_nq_mem_23,
      nq  => group_0_2_cmd_inpad_bot_5,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_5_not_cmd(2),
      i1  => group_0_2_decoder_vertical_track_5_not_cmd(1),
      i2  => group_0_2_decoder_vertical_track_5_not_cmd(0),
      nq  => group_0_2_decoder_vertical_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_2_nq_mem_22,
      i1  => group_0_2_nq_mem_23,
      i2  => group_0_2_decoder_vertical_track_5_not_cmd(0),
      nq  => group_0_2_decoder_vertical_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_5_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_2_nq_mem_23,
      i1  => group_0_2_nq_mem_22,
      i2  => group_0_2_nq_mem_21,
      nq  => group_0_2_decoder_vertical_track_5_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_5_q0_ins : na3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_5_na3_x1_3_sig,
      i1  => group_0_2_decoder_vertical_track_5_na3_x1_2_sig,
      i2  => group_0_2_decoder_vertical_track_5_na3_x1_sig,
      nq  => group_0_2_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_20,
      nq  => group_0_2_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_19,
      nq  => group_0_2_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_18,
      nq  => group_0_2_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_4_q5_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_4_not_cmd(2),
      i1  => group_0_2_decoder_vertical_track_4_not_cmd(0),
      i2  => group_0_2_nq_mem_19,
      nq  => g_0_1_cmd_rig_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_4_not_cmd(2),
      i1  => group_0_2_nq_mem_18,
      i2  => group_0_2_nq_mem_19,
      nq  => g_0_1_cmd_bot_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_4_not_cmd(1),
      i1  => group_0_2_decoder_vertical_track_4_not_cmd(0),
      i2  => group_0_2_nq_mem_20,
      nq  => group_0_2_cmd_rig_bot_4,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_4_not_cmd(1),
      i1  => group_0_2_nq_mem_20,
      i2  => group_0_2_nq_mem_18,
      nq  => group_0_2_cmd_top_bot_4,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_0_2_nq_mem_19,
      i1  => group_0_2_decoder_vertical_track_4_not_cmd(0),
      i2  => group_0_2_nq_mem_20,
      nq  => group_0_2_cmd_inpad_bot_4,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_4_not_cmd(2),
      i1  => group_0_2_decoder_vertical_track_4_not_cmd(1),
      i2  => group_0_2_decoder_vertical_track_4_not_cmd(0),
      nq  => group_0_2_decoder_vertical_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_2_nq_mem_19,
      i1  => group_0_2_nq_mem_20,
      i2  => group_0_2_decoder_vertical_track_4_not_cmd(0),
      nq  => group_0_2_decoder_vertical_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_4_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_2_nq_mem_20,
      i1  => group_0_2_nq_mem_19,
      i2  => group_0_2_nq_mem_18,
      nq  => group_0_2_decoder_vertical_track_4_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_4_q0_ins : na3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_4_na3_x1_3_sig,
      i1  => group_0_2_decoder_vertical_track_4_na3_x1_2_sig,
      i2  => group_0_2_decoder_vertical_track_4_na3_x1_sig,
      nq  => group_0_2_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_17,
      nq  => group_0_2_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_16,
      nq  => group_0_2_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_15,
      nq  => group_0_2_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_3_q5_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_3_not_cmd(2),
      i1  => group_0_2_decoder_vertical_track_3_not_cmd(0),
      i2  => group_0_2_nq_mem_16,
      nq  => g_0_1_cmd_rig_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_3_not_cmd(2),
      i1  => group_0_2_nq_mem_15,
      i2  => group_0_2_nq_mem_16,
      nq  => g_0_1_cmd_bot_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_3_not_cmd(1),
      i1  => group_0_2_decoder_vertical_track_3_not_cmd(0),
      i2  => group_0_2_nq_mem_17,
      nq  => group_0_2_cmd_rig_bot_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_3_not_cmd(1),
      i1  => group_0_2_nq_mem_17,
      i2  => group_0_2_nq_mem_15,
      nq  => group_0_2_cmd_top_bot_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_0_2_nq_mem_16,
      i1  => group_0_2_decoder_vertical_track_3_not_cmd(0),
      i2  => group_0_2_nq_mem_17,
      nq  => group_0_2_cmd_inpad_bot_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_3_not_cmd(2),
      i1  => group_0_2_decoder_vertical_track_3_not_cmd(1),
      i2  => group_0_2_decoder_vertical_track_3_not_cmd(0),
      nq  => group_0_2_decoder_vertical_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_2_nq_mem_16,
      i1  => group_0_2_nq_mem_17,
      i2  => group_0_2_decoder_vertical_track_3_not_cmd(0),
      nq  => group_0_2_decoder_vertical_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_3_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_2_nq_mem_17,
      i1  => group_0_2_nq_mem_16,
      i2  => group_0_2_nq_mem_15,
      nq  => group_0_2_decoder_vertical_track_3_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_3_q0_ins : na3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_3_na3_x1_3_sig,
      i1  => group_0_2_decoder_vertical_track_3_na3_x1_2_sig,
      i2  => group_0_2_decoder_vertical_track_3_na3_x1_sig,
      nq  => group_0_2_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_14,
      nq  => group_0_2_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_13,
      nq  => group_0_2_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_12,
      nq  => group_0_2_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_2_q5_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_2_not_cmd(2),
      i1  => group_0_2_decoder_vertical_track_2_not_cmd(0),
      i2  => group_0_2_nq_mem_13,
      nq  => g_0_1_cmd_rig_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_2_not_cmd(2),
      i1  => group_0_2_nq_mem_12,
      i2  => group_0_2_nq_mem_13,
      nq  => g_0_1_cmd_bot_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_2_not_cmd(1),
      i1  => group_0_2_decoder_vertical_track_2_not_cmd(0),
      i2  => group_0_2_nq_mem_14,
      nq  => group_0_2_cmd_rig_bot_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_2_not_cmd(1),
      i1  => group_0_2_nq_mem_14,
      i2  => group_0_2_nq_mem_12,
      nq  => group_0_2_cmd_top_bot_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_0_2_nq_mem_13,
      i1  => group_0_2_decoder_vertical_track_2_not_cmd(0),
      i2  => group_0_2_nq_mem_14,
      nq  => group_0_2_cmd_inpad_bot_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_2_not_cmd(2),
      i1  => group_0_2_decoder_vertical_track_2_not_cmd(1),
      i2  => group_0_2_decoder_vertical_track_2_not_cmd(0),
      nq  => group_0_2_decoder_vertical_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_2_nq_mem_13,
      i1  => group_0_2_nq_mem_14,
      i2  => group_0_2_decoder_vertical_track_2_not_cmd(0),
      nq  => group_0_2_decoder_vertical_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_2_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_2_nq_mem_14,
      i1  => group_0_2_nq_mem_13,
      i2  => group_0_2_nq_mem_12,
      nq  => group_0_2_decoder_vertical_track_2_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_2_q0_ins : na3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_2_na3_x1_3_sig,
      i1  => group_0_2_decoder_vertical_track_2_na3_x1_2_sig,
      i2  => group_0_2_decoder_vertical_track_2_na3_x1_sig,
      nq  => group_0_2_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_11,
      nq  => group_0_2_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_10,
      nq  => group_0_2_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_9,
      nq  => group_0_2_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_1_q5_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_1_not_cmd(2),
      i1  => group_0_2_decoder_vertical_track_1_not_cmd(0),
      i2  => group_0_2_nq_mem_10,
      nq  => g_0_1_cmd_rig_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_1_not_cmd(2),
      i1  => group_0_2_nq_mem_9,
      i2  => group_0_2_nq_mem_10,
      nq  => g_0_1_cmd_bot_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_1_not_cmd(1),
      i1  => group_0_2_decoder_vertical_track_1_not_cmd(0),
      i2  => group_0_2_nq_mem_11,
      nq  => group_0_2_cmd_rig_bot_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_1_not_cmd(1),
      i1  => group_0_2_nq_mem_11,
      i2  => group_0_2_nq_mem_9,
      nq  => group_0_2_cmd_top_bot_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_0_2_nq_mem_10,
      i1  => group_0_2_decoder_vertical_track_1_not_cmd(0),
      i2  => group_0_2_nq_mem_11,
      nq  => group_0_2_cmd_inpad_bot_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_1_not_cmd(2),
      i1  => group_0_2_decoder_vertical_track_1_not_cmd(1),
      i2  => group_0_2_decoder_vertical_track_1_not_cmd(0),
      nq  => group_0_2_decoder_vertical_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_2_nq_mem_10,
      i1  => group_0_2_nq_mem_11,
      i2  => group_0_2_decoder_vertical_track_1_not_cmd(0),
      nq  => group_0_2_decoder_vertical_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_1_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_2_nq_mem_11,
      i1  => group_0_2_nq_mem_10,
      i2  => group_0_2_nq_mem_9,
      nq  => group_0_2_decoder_vertical_track_1_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_1_q0_ins : na3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_1_na3_x1_3_sig,
      i1  => group_0_2_decoder_vertical_track_1_na3_x1_2_sig,
      i2  => group_0_2_decoder_vertical_track_1_na3_x1_sig,
      nq  => group_0_2_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_8,
      nq  => group_0_2_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_7,
      nq  => group_0_2_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_2_nq_mem_6,
      nq  => group_0_2_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_0_q5_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_0_not_cmd(2),
      i1  => group_0_2_decoder_vertical_track_0_not_cmd(0),
      i2  => group_0_2_nq_mem_7,
      nq  => g_0_1_cmd_rig_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_0_not_cmd(2),
      i1  => group_0_2_nq_mem_6,
      i2  => group_0_2_nq_mem_7,
      nq  => g_0_1_cmd_bot_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_0_not_cmd(1),
      i1  => group_0_2_decoder_vertical_track_0_not_cmd(0),
      i2  => group_0_2_nq_mem_8,
      nq  => group_0_2_cmd_rig_bot_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_0_not_cmd(1),
      i1  => group_0_2_nq_mem_8,
      i2  => group_0_2_nq_mem_6,
      nq  => group_0_2_cmd_top_bot_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_0_2_nq_mem_7,
      i1  => group_0_2_decoder_vertical_track_0_not_cmd(0),
      i2  => group_0_2_nq_mem_8,
      nq  => group_0_2_cmd_inpad_bot_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_0_not_cmd(2),
      i1  => group_0_2_decoder_vertical_track_0_not_cmd(1),
      i2  => group_0_2_decoder_vertical_track_0_not_cmd(0),
      nq  => group_0_2_decoder_vertical_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_2_nq_mem_7,
      i1  => group_0_2_nq_mem_8,
      i2  => group_0_2_decoder_vertical_track_0_not_cmd(0),
      nq  => group_0_2_decoder_vertical_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_0_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_2_nq_mem_8,
      i1  => group_0_2_nq_mem_7,
      i2  => group_0_2_nq_mem_6,
      nq  => group_0_2_decoder_vertical_track_0_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_2_decoder_vertical_track_0_q0_ins : na3_x1
   port map (
      i0  => group_0_2_decoder_vertical_track_0_na3_x1_3_sig,
      i1  => group_0_2_decoder_vertical_track_0_na3_x1_2_sig,
      i2  => group_0_2_decoder_vertical_track_0_na3_x1_sig,
      nq  => group_0_2_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_0_2_out_pad_mux_mx00 : nmx2_x1
   port map (
      cmd => group_0_2_nq_mem_3,
      i0  => g_0_1_top_0,
      i1  => g_0_1_top_1,
      nq  => group_0_2_out_pad_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_0_2_out_pad_mux_mx01 : nmx2_x1
   port map (
      cmd => group_0_2_nq_mem_3,
      i0  => g_0_1_top_2,
      i1  => g_0_1_top_3,
      nq  => group_0_2_out_pad_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_0_2_out_pad_mux_mx02 : nmx2_x1
   port map (
      cmd => group_0_2_nq_mem_3,
      i0  => g_0_1_top_4,
      i1  => g_0_1_top_5,
      nq  => group_0_2_out_pad_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_0_2_out_pad_mux_mx03 : nmx2_x1
   port map (
      cmd => group_0_2_nq_mem_3,
      i0  => g_0_1_top_6,
      i1  => g_0_1_top_7,
      nq  => group_0_2_out_pad_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_0_2_out_pad_mux_mx10 : nmx2_x1
   port map (
      cmd => group_0_2_nq_mem_4,
      i0  => group_0_2_out_pad_mux_q00,
      i1  => group_0_2_out_pad_mux_q01,
      nq  => group_0_2_out_pad_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_0_2_out_pad_mux_mx11 : nmx2_x1
   port map (
      cmd => group_0_2_nq_mem_4,
      i0  => group_0_2_out_pad_mux_q02,
      i1  => group_0_2_out_pad_mux_q03,
      nq  => group_0_2_out_pad_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_0_2_out_pad_mux_mx20 : mx2_x2
   port map (
      cmd => group_0_2_nq_mem_5,
      i0  => group_0_2_out_pad_mux_q10,
      i1  => group_0_2_out_pad_mux_q11,
      q   => lef_out_2,
      vdd => vdd,
      vss => vss
   );

group_0_2_clb_rightside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_0_2_nq_mem_0,
      i0  => g_0_1_top_0,
      i1  => g_0_1_top_1,
      nq  => group_0_2_clb_rightside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_0_2_clb_rightside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_0_2_nq_mem_0,
      i0  => g_0_1_top_2,
      i1  => g_0_1_top_3,
      nq  => group_0_2_clb_rightside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_0_2_clb_rightside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_0_2_nq_mem_0,
      i0  => g_0_1_top_4,
      i1  => g_0_1_top_5,
      nq  => group_0_2_clb_rightside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_0_2_clb_rightside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_0_2_nq_mem_0,
      i0  => g_0_1_top_6,
      i1  => g_0_1_top_7,
      nq  => group_0_2_clb_rightside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_0_2_clb_rightside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_0_2_nq_mem_1,
      i0  => group_0_2_clb_rightside_in2_mux_q00,
      i1  => group_0_2_clb_rightside_in2_mux_q01,
      nq  => group_0_2_clb_rightside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_0_2_clb_rightside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_0_2_nq_mem_1,
      i0  => group_0_2_clb_rightside_in2_mux_q02,
      i1  => group_0_2_clb_rightside_in2_mux_q03,
      nq  => group_0_2_clb_rightside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_0_2_clb_rightside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_0_2_nq_mem_2,
      i0  => group_0_2_clb_rightside_in2_mux_q10,
      i1  => group_0_2_clb_rightside_in2_mux_q11,
      q   => g_0_2_out_rig,
      vdd => vdd,
      vss => vss
   );

group_0_1_buf_scan : buf_x2
   port map (
      i   => lef_in_1,
      q   => g_0_1_scout,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_top_rig_0 : ts_x4
   port map (
      cmd => g_0_1_cmd_top_rig_0,
      i   => g_0_1_top_0,
      q   => g_0_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_bot_rig_0 : ts_x4
   port map (
      cmd => g_0_1_cmd_bot_rig_0,
      i   => g_0_0_top_0,
      q   => g_0_1_rig_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_top_rig_1 : ts_x4
   port map (
      cmd => g_0_1_cmd_top_rig_1,
      i   => g_0_1_top_1,
      q   => g_0_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_bot_rig_1 : ts_x4
   port map (
      cmd => g_0_1_cmd_bot_rig_1,
      i   => g_0_0_top_1,
      q   => g_0_1_rig_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_top_rig_2 : ts_x4
   port map (
      cmd => g_0_1_cmd_top_rig_2,
      i   => g_0_1_top_2,
      q   => g_0_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_bot_rig_2 : ts_x4
   port map (
      cmd => g_0_1_cmd_bot_rig_2,
      i   => g_0_0_top_2,
      q   => g_0_1_rig_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_top_rig_3 : ts_x4
   port map (
      cmd => g_0_1_cmd_top_rig_3,
      i   => g_0_1_top_3,
      q   => g_0_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_bot_rig_3 : ts_x4
   port map (
      cmd => g_0_1_cmd_bot_rig_3,
      i   => g_0_0_top_3,
      q   => g_0_1_rig_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_top_rig_4 : ts_x4
   port map (
      cmd => g_0_1_cmd_top_rig_4,
      i   => g_0_1_top_4,
      q   => g_0_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_bot_rig_4 : ts_x4
   port map (
      cmd => g_0_1_cmd_bot_rig_4,
      i   => g_0_0_top_4,
      q   => g_0_1_rig_4,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_top_rig_5 : ts_x4
   port map (
      cmd => g_0_1_cmd_top_rig_5,
      i   => g_0_1_top_5,
      q   => g_0_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_bot_rig_5 : ts_x4
   port map (
      cmd => g_0_1_cmd_bot_rig_5,
      i   => g_0_0_top_5,
      q   => g_0_1_rig_5,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_top_rig_6 : ts_x4
   port map (
      cmd => g_0_1_cmd_top_rig_6,
      i   => g_0_1_top_6,
      q   => g_0_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_bot_rig_6 : ts_x4
   port map (
      cmd => g_0_1_cmd_bot_rig_6,
      i   => g_0_0_top_6,
      q   => g_0_1_rig_6,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_top_rig_7 : ts_x4
   port map (
      cmd => g_0_1_cmd_top_rig_7,
      i   => g_0_1_top_7,
      q   => g_0_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_bot_rig_7 : ts_x4
   port map (
      cmd => g_0_1_cmd_bot_rig_7,
      i   => g_0_0_top_7,
      q   => g_0_1_rig_7,
      vdd => vdd,
      vss => vss
   );

group_0_1_zero_vert_0 : zero_x0
   port map (
      nq  => group_0_1_sig_zero_vert_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_vss_bot_0 : ts_x4
   port map (
      cmd => group_0_1_cmd_zero_bot_0,
      i   => group_0_1_sig_zero_vert_0,
      q   => g_0_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_inpad_bot_0 : ts_x4
   port map (
      cmd => group_0_1_cmd_inpad_bot_0,
      i   => lef_in_1,
      q   => g_0_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_top_bot_0 : ts_x4
   port map (
      cmd => group_0_1_cmd_top_bot_0,
      i   => g_0_1_top_0,
      q   => g_0_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_rig_bot_0 : ts_x4
   port map (
      cmd => group_0_1_cmd_rig_bot_0,
      i   => g_0_1_rig_0,
      q   => g_0_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_bot_top_0 : ts_x4
   port map (
      cmd => g_0_1_cmd_bot_top_0,
      i   => g_0_0_top_0,
      q   => g_0_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_rig_top_0 : ts_x4
   port map (
      cmd => g_0_1_cmd_rig_top_0,
      i   => g_0_1_rig_0,
      q   => g_0_1_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_zero_vert_1 : zero_x0
   port map (
      nq  => group_0_1_sig_zero_vert_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_vss_bot_1 : ts_x4
   port map (
      cmd => group_0_1_cmd_zero_bot_1,
      i   => group_0_1_sig_zero_vert_1,
      q   => g_0_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_inpad_bot_1 : ts_x4
   port map (
      cmd => group_0_1_cmd_inpad_bot_1,
      i   => lef_in_1,
      q   => g_0_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_top_bot_1 : ts_x4
   port map (
      cmd => group_0_1_cmd_top_bot_1,
      i   => g_0_1_top_1,
      q   => g_0_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_rig_bot_1 : ts_x4
   port map (
      cmd => group_0_1_cmd_rig_bot_1,
      i   => g_0_1_rig_1,
      q   => g_0_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_bot_top_1 : ts_x4
   port map (
      cmd => g_0_1_cmd_bot_top_1,
      i   => g_0_0_top_1,
      q   => g_0_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_rig_top_1 : ts_x4
   port map (
      cmd => g_0_1_cmd_rig_top_1,
      i   => g_0_1_rig_1,
      q   => g_0_1_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_zero_vert_2 : zero_x0
   port map (
      nq  => group_0_1_sig_zero_vert_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_vss_bot_2 : ts_x4
   port map (
      cmd => group_0_1_cmd_zero_bot_2,
      i   => group_0_1_sig_zero_vert_2,
      q   => g_0_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_inpad_bot_2 : ts_x4
   port map (
      cmd => group_0_1_cmd_inpad_bot_2,
      i   => lef_in_1,
      q   => g_0_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_top_bot_2 : ts_x4
   port map (
      cmd => group_0_1_cmd_top_bot_2,
      i   => g_0_1_top_2,
      q   => g_0_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_rig_bot_2 : ts_x4
   port map (
      cmd => group_0_1_cmd_rig_bot_2,
      i   => g_0_1_rig_2,
      q   => g_0_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_bot_top_2 : ts_x4
   port map (
      cmd => g_0_1_cmd_bot_top_2,
      i   => g_0_0_top_2,
      q   => g_0_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_rig_top_2 : ts_x4
   port map (
      cmd => g_0_1_cmd_rig_top_2,
      i   => g_0_1_rig_2,
      q   => g_0_1_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_zero_vert_3 : zero_x0
   port map (
      nq  => group_0_1_sig_zero_vert_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_vss_bot_3 : ts_x4
   port map (
      cmd => group_0_1_cmd_zero_bot_3,
      i   => group_0_1_sig_zero_vert_3,
      q   => g_0_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_inpad_bot_3 : ts_x4
   port map (
      cmd => group_0_1_cmd_inpad_bot_3,
      i   => lef_in_1,
      q   => g_0_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_top_bot_3 : ts_x4
   port map (
      cmd => group_0_1_cmd_top_bot_3,
      i   => g_0_1_top_3,
      q   => g_0_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_rig_bot_3 : ts_x4
   port map (
      cmd => group_0_1_cmd_rig_bot_3,
      i   => g_0_1_rig_3,
      q   => g_0_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_bot_top_3 : ts_x4
   port map (
      cmd => g_0_1_cmd_bot_top_3,
      i   => g_0_0_top_3,
      q   => g_0_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_rig_top_3 : ts_x4
   port map (
      cmd => g_0_1_cmd_rig_top_3,
      i   => g_0_1_rig_3,
      q   => g_0_1_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_zero_vert_4 : zero_x0
   port map (
      nq  => group_0_1_sig_zero_vert_4,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_vss_bot_4 : ts_x4
   port map (
      cmd => group_0_1_cmd_zero_bot_4,
      i   => group_0_1_sig_zero_vert_4,
      q   => g_0_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_inpad_bot_4 : ts_x4
   port map (
      cmd => group_0_1_cmd_inpad_bot_4,
      i   => lef_in_1,
      q   => g_0_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_top_bot_4 : ts_x4
   port map (
      cmd => group_0_1_cmd_top_bot_4,
      i   => g_0_1_top_4,
      q   => g_0_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_rig_bot_4 : ts_x4
   port map (
      cmd => group_0_1_cmd_rig_bot_4,
      i   => g_0_1_rig_4,
      q   => g_0_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_bot_top_4 : ts_x4
   port map (
      cmd => g_0_1_cmd_bot_top_4,
      i   => g_0_0_top_4,
      q   => g_0_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_rig_top_4 : ts_x4
   port map (
      cmd => g_0_1_cmd_rig_top_4,
      i   => g_0_1_rig_4,
      q   => g_0_1_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_1_zero_vert_5 : zero_x0
   port map (
      nq  => group_0_1_sig_zero_vert_5,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_vss_bot_5 : ts_x4
   port map (
      cmd => group_0_1_cmd_zero_bot_5,
      i   => group_0_1_sig_zero_vert_5,
      q   => g_0_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_inpad_bot_5 : ts_x4
   port map (
      cmd => group_0_1_cmd_inpad_bot_5,
      i   => lef_in_1,
      q   => g_0_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_top_bot_5 : ts_x4
   port map (
      cmd => group_0_1_cmd_top_bot_5,
      i   => g_0_1_top_5,
      q   => g_0_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_rig_bot_5 : ts_x4
   port map (
      cmd => group_0_1_cmd_rig_bot_5,
      i   => g_0_1_rig_5,
      q   => g_0_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_bot_top_5 : ts_x4
   port map (
      cmd => g_0_1_cmd_bot_top_5,
      i   => g_0_0_top_5,
      q   => g_0_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_rig_top_5 : ts_x4
   port map (
      cmd => g_0_1_cmd_rig_top_5,
      i   => g_0_1_rig_5,
      q   => g_0_1_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_1_zero_vert_6 : zero_x0
   port map (
      nq  => group_0_1_sig_zero_vert_6,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_vss_bot_6 : ts_x4
   port map (
      cmd => group_0_1_cmd_zero_bot_6,
      i   => group_0_1_sig_zero_vert_6,
      q   => g_0_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_inpad_bot_6 : ts_x4
   port map (
      cmd => group_0_1_cmd_inpad_bot_6,
      i   => lef_in_1,
      q   => g_0_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_top_bot_6 : ts_x4
   port map (
      cmd => group_0_1_cmd_top_bot_6,
      i   => g_0_1_top_6,
      q   => g_0_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_rig_bot_6 : ts_x4
   port map (
      cmd => group_0_1_cmd_rig_bot_6,
      i   => g_0_1_rig_6,
      q   => g_0_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_bot_top_6 : ts_x4
   port map (
      cmd => g_0_1_cmd_bot_top_6,
      i   => g_0_0_top_6,
      q   => g_0_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_rig_top_6 : ts_x4
   port map (
      cmd => g_0_1_cmd_rig_top_6,
      i   => g_0_1_rig_6,
      q   => g_0_1_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_1_zero_vert_7 : zero_x0
   port map (
      nq  => group_0_1_sig_zero_vert_7,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_vss_bot_7 : ts_x4
   port map (
      cmd => group_0_1_cmd_zero_bot_7,
      i   => group_0_1_sig_zero_vert_7,
      q   => g_0_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_inpad_bot_7 : ts_x4
   port map (
      cmd => group_0_1_cmd_inpad_bot_7,
      i   => lef_in_1,
      q   => g_0_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_top_bot_7 : ts_x4
   port map (
      cmd => group_0_1_cmd_top_bot_7,
      i   => g_0_1_top_7,
      q   => g_0_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_rig_bot_7 : ts_x4
   port map (
      cmd => group_0_1_cmd_rig_bot_7,
      i   => g_0_1_rig_7,
      q   => g_0_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_bot_top_7 : ts_x4
   port map (
      cmd => g_0_1_cmd_bot_top_7,
      i   => g_0_0_top_7,
      q   => g_0_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_1_ts_rig_top_7 : ts_x4
   port map (
      cmd => g_0_1_cmd_rig_top_7,
      i   => g_0_1_rig_7,
      q   => g_0_1_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_1_mem_0 : sram_x1
   port map (
      d      => g_0_1_data_top(0),
      nq     => group_0_1_nq_mem_0,
      strobe => group_0_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_1 : sram_x1
   port map (
      d      => g_0_1_data_top(1),
      nq     => group_0_1_nq_mem_1,
      strobe => group_0_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_2 : sram_x1
   port map (
      d      => g_0_1_data_top(2),
      nq     => group_0_1_nq_mem_2,
      strobe => group_0_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_3 : sram_x1
   port map (
      d      => g_0_1_data_top(3),
      nq     => group_0_1_nq_mem_3,
      strobe => group_0_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_4 : sram_x1
   port map (
      d      => g_0_1_data_top(4),
      nq     => group_0_1_nq_mem_4,
      strobe => group_0_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_5 : sram_x1
   port map (
      d      => g_0_1_data_top(5),
      nq     => group_0_1_nq_mem_5,
      strobe => group_0_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_6 : sram_x1
   port map (
      d      => g_0_1_data_top(6),
      nq     => group_0_1_nq_mem_6,
      strobe => group_0_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_7 : sram_x1
   port map (
      d      => g_0_1_data_top(7),
      nq     => group_0_1_nq_mem_7,
      strobe => group_0_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_8 : sram_x1
   port map (
      d      => g_0_1_data_top(0),
      nq     => group_0_1_nq_mem_8,
      strobe => group_0_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_9 : sram_x1
   port map (
      d      => g_0_1_data_top(1),
      nq     => group_0_1_nq_mem_9,
      strobe => group_0_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_10 : sram_x1
   port map (
      d      => g_0_1_data_top(2),
      nq     => group_0_1_nq_mem_10,
      strobe => group_0_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_11 : sram_x1
   port map (
      d      => g_0_1_data_top(3),
      nq     => group_0_1_nq_mem_11,
      strobe => group_0_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_12 : sram_x1
   port map (
      d      => g_0_1_data_top(4),
      nq     => group_0_1_nq_mem_12,
      strobe => group_0_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_13 : sram_x1
   port map (
      d      => g_0_1_data_top(5),
      nq     => group_0_1_nq_mem_13,
      strobe => group_0_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_14 : sram_x1
   port map (
      d      => g_0_1_data_top(6),
      nq     => group_0_1_nq_mem_14,
      strobe => group_0_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_15 : sram_x1
   port map (
      d      => g_0_1_data_top(7),
      nq     => group_0_1_nq_mem_15,
      strobe => group_0_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_16 : sram_x1
   port map (
      d      => g_0_1_data_top(0),
      nq     => group_0_1_nq_mem_16,
      strobe => group_0_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_17 : sram_x1
   port map (
      d      => g_0_1_data_top(1),
      nq     => group_0_1_nq_mem_17,
      strobe => group_0_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_18 : sram_x1
   port map (
      d      => g_0_1_data_top(2),
      nq     => group_0_1_nq_mem_18,
      strobe => group_0_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_19 : sram_x1
   port map (
      d      => g_0_1_data_top(3),
      nq     => group_0_1_nq_mem_19,
      strobe => group_0_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_20 : sram_x1
   port map (
      d      => g_0_1_data_top(4),
      nq     => group_0_1_nq_mem_20,
      strobe => group_0_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_21 : sram_x1
   port map (
      d      => g_0_1_data_top(5),
      nq     => group_0_1_nq_mem_21,
      strobe => group_0_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_22 : sram_x1
   port map (
      d      => g_0_1_data_top(6),
      nq     => group_0_1_nq_mem_22,
      strobe => group_0_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_23 : sram_x1
   port map (
      d      => g_0_1_data_top(7),
      nq     => group_0_1_nq_mem_23,
      strobe => group_0_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_24 : sram_x1
   port map (
      d      => g_0_1_data_top(0),
      nq     => group_0_1_nq_mem_24,
      strobe => group_0_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_25 : sram_x1
   port map (
      d      => g_0_1_data_top(1),
      nq     => group_0_1_nq_mem_25,
      strobe => group_0_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_26 : sram_x1
   port map (
      d      => g_0_1_data_top(2),
      nq     => group_0_1_nq_mem_26,
      strobe => group_0_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_27 : sram_x1
   port map (
      d      => g_0_1_data_top(3),
      nq     => group_0_1_nq_mem_27,
      strobe => group_0_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_28 : sram_x1
   port map (
      d      => g_0_1_data_top(4),
      nq     => group_0_1_nq_mem_28,
      strobe => group_0_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_mem_29 : sram_x1
   port map (
      d      => g_0_1_data_top(5),
      nq     => group_0_1_nq_mem_29,
      strobe => group_0_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_parity_0 : sram_x1
   port map (
      d      => g_0_1_data_top(8),
      nq     => group_0_1_nq_mem_parity_0,
      strobe => group_0_1_strobe_0,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_parity_1 : sram_x1
   port map (
      d      => g_0_1_data_top(8),
      nq     => group_0_1_nq_mem_parity_1,
      strobe => group_0_1_strobe_1,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_parity_2 : sram_x1
   port map (
      d      => g_0_1_data_top(8),
      nq     => group_0_1_nq_mem_parity_2,
      strobe => group_0_1_strobe_2,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_parity_3 : sram_x1
   port map (
      d      => g_0_1_data_top(8),
      nq     => group_0_1_nq_mem_parity_3,
      strobe => group_0_1_strobe_3,
      vdd    => vdd,
      vss    => vss
   );

group_0_1_xor_0_0 : xr2_x1
   port map (
      i0  => group_0_1_nq_mem_0,
      i1  => group_0_1_nq_mem_1,
      q   => group_0_1_q_xor_0_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_1_0 : xr2_x1
   port map (
      i0  => group_0_1_nq_mem_2,
      i1  => group_0_1_nq_mem_3,
      q   => group_0_1_q_xor_1_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_2_0 : xr2_x1
   port map (
      i0  => group_0_1_nq_mem_4,
      i1  => group_0_1_nq_mem_5,
      q   => group_0_1_q_xor_2_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_3_0 : xr2_x1
   port map (
      i0  => group_0_1_nq_mem_6,
      i1  => group_0_1_nq_mem_7,
      q   => group_0_1_q_xor_3_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_4_0 : xr2_x1
   port map (
      i0  => group_0_1_q_xor_0_0,
      i1  => group_0_1_q_xor_1_0,
      q   => group_0_1_q_xor_4_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_5_0 : xr2_x1
   port map (
      i0  => group_0_1_q_xor_2_0,
      i1  => group_0_1_q_xor_3_0,
      q   => group_0_1_q_xor_5_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_6_0 : xr2_x1
   port map (
      i0  => group_0_1_q_xor_4_0,
      i1  => group_0_1_q_xor_5_0,
      q   => group_0_1_q_xor_6_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_7_0 : xr2_x1
   port map (
      i0  => group_0_1_q_xor_6_0,
      i1  => group_0_1_nq_mem_parity_0,
      q   => group_0_1_sig_error_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_0_1 : xr2_x1
   port map (
      i0  => group_0_1_nq_mem_8,
      i1  => group_0_1_nq_mem_9,
      q   => group_0_1_q_xor_0_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_1_1 : xr2_x1
   port map (
      i0  => group_0_1_nq_mem_10,
      i1  => group_0_1_nq_mem_11,
      q   => group_0_1_q_xor_1_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_2_1 : xr2_x1
   port map (
      i0  => group_0_1_nq_mem_12,
      i1  => group_0_1_nq_mem_13,
      q   => group_0_1_q_xor_2_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_3_1 : xr2_x1
   port map (
      i0  => group_0_1_nq_mem_14,
      i1  => group_0_1_nq_mem_15,
      q   => group_0_1_q_xor_3_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_4_1 : xr2_x1
   port map (
      i0  => group_0_1_q_xor_0_1,
      i1  => group_0_1_q_xor_1_1,
      q   => group_0_1_q_xor_4_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_5_1 : xr2_x1
   port map (
      i0  => group_0_1_q_xor_2_1,
      i1  => group_0_1_q_xor_3_1,
      q   => group_0_1_q_xor_5_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_6_1 : xr2_x1
   port map (
      i0  => group_0_1_q_xor_4_1,
      i1  => group_0_1_q_xor_5_1,
      q   => group_0_1_q_xor_6_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_7_1 : xr2_x1
   port map (
      i0  => group_0_1_q_xor_6_1,
      i1  => group_0_1_nq_mem_parity_1,
      q   => group_0_1_sig_error_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_0_2 : xr2_x1
   port map (
      i0  => group_0_1_nq_mem_16,
      i1  => group_0_1_nq_mem_17,
      q   => group_0_1_q_xor_0_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_1_2 : xr2_x1
   port map (
      i0  => group_0_1_nq_mem_18,
      i1  => group_0_1_nq_mem_19,
      q   => group_0_1_q_xor_1_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_2_2 : xr2_x1
   port map (
      i0  => group_0_1_nq_mem_20,
      i1  => group_0_1_nq_mem_21,
      q   => group_0_1_q_xor_2_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_3_2 : xr2_x1
   port map (
      i0  => group_0_1_nq_mem_22,
      i1  => group_0_1_nq_mem_23,
      q   => group_0_1_q_xor_3_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_4_2 : xr2_x1
   port map (
      i0  => group_0_1_q_xor_0_2,
      i1  => group_0_1_q_xor_1_2,
      q   => group_0_1_q_xor_4_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_5_2 : xr2_x1
   port map (
      i0  => group_0_1_q_xor_2_2,
      i1  => group_0_1_q_xor_3_2,
      q   => group_0_1_q_xor_5_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_6_2 : xr2_x1
   port map (
      i0  => group_0_1_q_xor_4_2,
      i1  => group_0_1_q_xor_5_2,
      q   => group_0_1_q_xor_6_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_7_2 : xr2_x1
   port map (
      i0  => group_0_1_q_xor_6_2,
      i1  => group_0_1_nq_mem_parity_2,
      q   => group_0_1_sig_error_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_0_3 : xr2_x1
   port map (
      i0  => group_0_1_nq_mem_24,
      i1  => group_0_1_nq_mem_25,
      q   => group_0_1_q_xor_0_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_1_3 : xr2_x1
   port map (
      i0  => group_0_1_nq_mem_26,
      i1  => group_0_1_nq_mem_27,
      q   => group_0_1_q_xor_1_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_2_3 : xr2_x1
   port map (
      i0  => group_0_1_nq_mem_28,
      i1  => group_0_1_nq_mem_29,
      q   => group_0_1_q_xor_2_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_3_3 : xr2_x1
   port map (
      i0  => group_0_1_q_xor_0_3,
      i1  => group_0_1_q_xor_1_3,
      q   => group_0_1_q_xor_3_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_4_3 : xr2_x1
   port map (
      i0  => group_0_1_q_xor_3_3,
      i1  => group_0_1_q_xor_2_3,
      q   => group_0_1_q_xor_4_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_xor_5_3 : xr2_x1
   port map (
      i0  => group_0_1_q_xor_4_3,
      i1  => group_0_1_nq_mem_parity_3,
      q   => group_0_1_sig_error_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_or_0 : o4_x2
   port map (
      i0  => group_0_1_sig_error_0,
      i1  => group_0_1_sig_error_1,
      i2  => group_0_1_sig_error_2,
      i3  => group_0_1_sig_error_3,
      q   => g_0_1_error_rig,
      vdd => vdd,
      vss => vss
   );

group_0_1_buffer_0 : buf_x2
   port map (
      i   => strobe_y1_0,
      q   => g_0_1_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_0_1_buffer_1 : buf_x2
   port map (
      i   => strobe_y1_1,
      q   => g_0_1_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_0_1_buffer_2 : buf_x2
   port map (
      i   => strobe_y1_2,
      q   => g_0_1_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_0_1_buffer_3 : buf_x2
   port map (
      i   => strobe_y1_3,
      q   => g_0_1_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );

group_0_1_buffer_4 : buf_x2
   port map (
      i   => strobe_y1_4,
      q   => g_0_1_strobe_4_rig,
      vdd => vdd,
      vss => vss
   );

group_0_1_buffer_5 : buf_x2
   port map (
      i   => strobe_y1_5,
      q   => g_0_1_strobe_5_rig,
      vdd => vdd,
      vss => vss
   );

group_0_1_buffer_6 : buf_x2
   port map (
      i   => strobe_y1_6,
      q   => g_0_1_strobe_6_rig,
      vdd => vdd,
      vss => vss
   );

group_0_1_buffer_7 : buf_x2
   port map (
      i   => strobe_y1_7,
      q   => g_0_1_strobe_7_rig,
      vdd => vdd,
      vss => vss
   );

group_0_1_buffer_8 : buf_x2
   port map (
      i   => strobe_y1_8,
      q   => g_0_1_strobe_8_rig,
      vdd => vdd,
      vss => vss
   );

group_0_1_buffer_9 : buf_x2
   port map (
      i   => strobe_y1_9,
      q   => g_0_1_strobe_9_rig,
      vdd => vdd,
      vss => vss
   );

group_0_1_and_0 : a2_x2
   port map (
      i0  => strobe_y1_0,
      i1  => g_0_1_column_top,
      q   => group_0_1_strobe_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_and_1 : a2_x2
   port map (
      i0  => strobe_y1_1,
      i1  => g_0_1_column_top,
      q   => group_0_1_strobe_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_and_2 : a2_x2
   port map (
      i0  => strobe_y1_2,
      i1  => g_0_1_column_top,
      q   => group_0_1_strobe_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_and_3 : a2_x2
   port map (
      i0  => strobe_y1_3,
      i1  => g_0_1_column_top,
      q   => group_0_1_strobe_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_7_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_29,
      nq  => group_0_1_decoder_vertical_track_7_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_7_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_28,
      nq  => group_0_1_decoder_vertical_track_7_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_7_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_27,
      nq  => group_0_1_decoder_vertical_track_7_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_7_q4_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_7_not_cmd(2),
      i1  => group_0_1_nq_mem_27,
      i2  => group_0_1_nq_mem_28,
      nq  => g_0_0_cmd_rig_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_7_q3_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_7_not_cmd(0),
      i1  => group_0_1_decoder_vertical_track_7_not_cmd(1),
      i2  => group_0_1_nq_mem_29,
      nq  => group_0_1_cmd_rig_bot_7,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_7_q2_ins : no3_x1
   port map (
      i0  => group_0_1_nq_mem_29,
      i1  => group_0_1_decoder_vertical_track_7_not_cmd(1),
      i2  => group_0_1_nq_mem_27,
      nq  => group_0_1_cmd_top_bot_7,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_7_q1_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_7_not_cmd(0),
      i1  => group_0_1_nq_mem_28,
      i2  => group_0_1_nq_mem_29,
      nq  => group_0_1_cmd_inpad_bot_7,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_7_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_7_not_cmd(0),
      i1  => group_0_1_decoder_vertical_track_7_not_cmd(2),
      i2  => group_0_1_decoder_vertical_track_7_not_cmd(1),
      nq  => group_0_1_decoder_vertical_track_7_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_7_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_29,
      i1  => group_0_1_nq_mem_27,
      i2  => group_0_1_decoder_vertical_track_7_not_cmd(1),
      nq  => group_0_1_decoder_vertical_track_7_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_7_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_27,
      i1  => group_0_1_nq_mem_29,
      i2  => group_0_1_nq_mem_28,
      nq  => group_0_1_decoder_vertical_track_7_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_7_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_29,
      i1  => group_0_1_nq_mem_28,
      i2  => group_0_1_decoder_vertical_track_7_not_cmd(0),
      nq  => group_0_1_decoder_vertical_track_7_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_7_q0_ins : na4_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_7_na3_x1_4_sig,
      i1  => group_0_1_decoder_vertical_track_7_na3_x1_3_sig,
      i2  => group_0_1_decoder_vertical_track_7_na3_x1_2_sig,
      i3  => group_0_1_decoder_vertical_track_7_na3_x1_sig,
      nq  => group_0_1_cmd_zero_bot_7,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_6_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_26,
      nq  => group_0_1_decoder_vertical_track_6_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_6_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_25,
      nq  => group_0_1_decoder_vertical_track_6_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_6_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_24,
      nq  => group_0_1_decoder_vertical_track_6_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_6_q4_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_6_not_cmd(2),
      i1  => group_0_1_nq_mem_24,
      i2  => group_0_1_nq_mem_25,
      nq  => g_0_0_cmd_rig_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_6_q3_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_6_not_cmd(0),
      i1  => group_0_1_decoder_vertical_track_6_not_cmd(1),
      i2  => group_0_1_nq_mem_26,
      nq  => group_0_1_cmd_rig_bot_6,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_6_q2_ins : no3_x1
   port map (
      i0  => group_0_1_nq_mem_26,
      i1  => group_0_1_decoder_vertical_track_6_not_cmd(1),
      i2  => group_0_1_nq_mem_24,
      nq  => group_0_1_cmd_top_bot_6,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_6_q1_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_6_not_cmd(0),
      i1  => group_0_1_nq_mem_25,
      i2  => group_0_1_nq_mem_26,
      nq  => group_0_1_cmd_inpad_bot_6,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_6_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_6_not_cmd(0),
      i1  => group_0_1_decoder_vertical_track_6_not_cmd(2),
      i2  => group_0_1_decoder_vertical_track_6_not_cmd(1),
      nq  => group_0_1_decoder_vertical_track_6_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_6_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_26,
      i1  => group_0_1_nq_mem_24,
      i2  => group_0_1_decoder_vertical_track_6_not_cmd(1),
      nq  => group_0_1_decoder_vertical_track_6_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_6_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_24,
      i1  => group_0_1_nq_mem_26,
      i2  => group_0_1_nq_mem_25,
      nq  => group_0_1_decoder_vertical_track_6_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_6_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_26,
      i1  => group_0_1_nq_mem_25,
      i2  => group_0_1_decoder_vertical_track_6_not_cmd(0),
      nq  => group_0_1_decoder_vertical_track_6_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_6_q0_ins : na4_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_6_na3_x1_4_sig,
      i1  => group_0_1_decoder_vertical_track_6_na3_x1_3_sig,
      i2  => group_0_1_decoder_vertical_track_6_na3_x1_2_sig,
      i3  => group_0_1_decoder_vertical_track_6_na3_x1_sig,
      nq  => group_0_1_cmd_zero_bot_6,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_5_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_23,
      nq  => group_0_1_decoder_vertical_track_5_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_5_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_22,
      nq  => group_0_1_decoder_vertical_track_5_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_5_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_21,
      nq  => group_0_1_decoder_vertical_track_5_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_5_q4_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_5_not_cmd(2),
      i1  => group_0_1_nq_mem_21,
      i2  => group_0_1_nq_mem_22,
      nq  => g_0_0_cmd_rig_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_5_q3_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_5_not_cmd(0),
      i1  => group_0_1_decoder_vertical_track_5_not_cmd(1),
      i2  => group_0_1_nq_mem_23,
      nq  => group_0_1_cmd_rig_bot_5,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_5_q2_ins : no3_x1
   port map (
      i0  => group_0_1_nq_mem_23,
      i1  => group_0_1_decoder_vertical_track_5_not_cmd(1),
      i2  => group_0_1_nq_mem_21,
      nq  => group_0_1_cmd_top_bot_5,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_5_q1_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_5_not_cmd(0),
      i1  => group_0_1_nq_mem_22,
      i2  => group_0_1_nq_mem_23,
      nq  => group_0_1_cmd_inpad_bot_5,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_5_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_5_not_cmd(0),
      i1  => group_0_1_decoder_vertical_track_5_not_cmd(2),
      i2  => group_0_1_decoder_vertical_track_5_not_cmd(1),
      nq  => group_0_1_decoder_vertical_track_5_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_5_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_23,
      i1  => group_0_1_nq_mem_21,
      i2  => group_0_1_decoder_vertical_track_5_not_cmd(1),
      nq  => group_0_1_decoder_vertical_track_5_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_5_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_21,
      i1  => group_0_1_nq_mem_23,
      i2  => group_0_1_nq_mem_22,
      nq  => group_0_1_decoder_vertical_track_5_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_5_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_23,
      i1  => group_0_1_nq_mem_22,
      i2  => group_0_1_decoder_vertical_track_5_not_cmd(0),
      nq  => group_0_1_decoder_vertical_track_5_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_5_q0_ins : na4_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_5_na3_x1_4_sig,
      i1  => group_0_1_decoder_vertical_track_5_na3_x1_3_sig,
      i2  => group_0_1_decoder_vertical_track_5_na3_x1_2_sig,
      i3  => group_0_1_decoder_vertical_track_5_na3_x1_sig,
      nq  => group_0_1_cmd_zero_bot_5,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_4_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_20,
      nq  => group_0_1_decoder_vertical_track_4_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_4_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_19,
      nq  => group_0_1_decoder_vertical_track_4_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_4_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_18,
      nq  => group_0_1_decoder_vertical_track_4_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_4_q4_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_4_not_cmd(2),
      i1  => group_0_1_nq_mem_18,
      i2  => group_0_1_nq_mem_19,
      nq  => g_0_0_cmd_rig_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_4_q3_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_4_not_cmd(0),
      i1  => group_0_1_decoder_vertical_track_4_not_cmd(1),
      i2  => group_0_1_nq_mem_20,
      nq  => group_0_1_cmd_rig_bot_4,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_4_q2_ins : no3_x1
   port map (
      i0  => group_0_1_nq_mem_20,
      i1  => group_0_1_decoder_vertical_track_4_not_cmd(1),
      i2  => group_0_1_nq_mem_18,
      nq  => group_0_1_cmd_top_bot_4,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_4_q1_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_4_not_cmd(0),
      i1  => group_0_1_nq_mem_19,
      i2  => group_0_1_nq_mem_20,
      nq  => group_0_1_cmd_inpad_bot_4,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_4_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_4_not_cmd(0),
      i1  => group_0_1_decoder_vertical_track_4_not_cmd(2),
      i2  => group_0_1_decoder_vertical_track_4_not_cmd(1),
      nq  => group_0_1_decoder_vertical_track_4_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_4_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_20,
      i1  => group_0_1_nq_mem_18,
      i2  => group_0_1_decoder_vertical_track_4_not_cmd(1),
      nq  => group_0_1_decoder_vertical_track_4_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_4_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_18,
      i1  => group_0_1_nq_mem_20,
      i2  => group_0_1_nq_mem_19,
      nq  => group_0_1_decoder_vertical_track_4_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_4_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_20,
      i1  => group_0_1_nq_mem_19,
      i2  => group_0_1_decoder_vertical_track_4_not_cmd(0),
      nq  => group_0_1_decoder_vertical_track_4_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_4_q0_ins : na4_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_4_na3_x1_4_sig,
      i1  => group_0_1_decoder_vertical_track_4_na3_x1_3_sig,
      i2  => group_0_1_decoder_vertical_track_4_na3_x1_2_sig,
      i3  => group_0_1_decoder_vertical_track_4_na3_x1_sig,
      nq  => group_0_1_cmd_zero_bot_4,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_3_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_17,
      nq  => group_0_1_decoder_vertical_track_3_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_3_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_16,
      nq  => group_0_1_decoder_vertical_track_3_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_3_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_15,
      nq  => group_0_1_decoder_vertical_track_3_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_3_q4_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_3_not_cmd(2),
      i1  => group_0_1_nq_mem_15,
      i2  => group_0_1_nq_mem_16,
      nq  => g_0_0_cmd_rig_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_3_q3_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_3_not_cmd(0),
      i1  => group_0_1_decoder_vertical_track_3_not_cmd(1),
      i2  => group_0_1_nq_mem_17,
      nq  => group_0_1_cmd_rig_bot_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_3_q2_ins : no3_x1
   port map (
      i0  => group_0_1_nq_mem_17,
      i1  => group_0_1_decoder_vertical_track_3_not_cmd(1),
      i2  => group_0_1_nq_mem_15,
      nq  => group_0_1_cmd_top_bot_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_3_q1_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_3_not_cmd(0),
      i1  => group_0_1_nq_mem_16,
      i2  => group_0_1_nq_mem_17,
      nq  => group_0_1_cmd_inpad_bot_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_3_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_3_not_cmd(0),
      i1  => group_0_1_decoder_vertical_track_3_not_cmd(2),
      i2  => group_0_1_decoder_vertical_track_3_not_cmd(1),
      nq  => group_0_1_decoder_vertical_track_3_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_3_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_17,
      i1  => group_0_1_nq_mem_15,
      i2  => group_0_1_decoder_vertical_track_3_not_cmd(1),
      nq  => group_0_1_decoder_vertical_track_3_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_3_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_15,
      i1  => group_0_1_nq_mem_17,
      i2  => group_0_1_nq_mem_16,
      nq  => group_0_1_decoder_vertical_track_3_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_3_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_17,
      i1  => group_0_1_nq_mem_16,
      i2  => group_0_1_decoder_vertical_track_3_not_cmd(0),
      nq  => group_0_1_decoder_vertical_track_3_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_3_q0_ins : na4_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_3_na3_x1_4_sig,
      i1  => group_0_1_decoder_vertical_track_3_na3_x1_3_sig,
      i2  => group_0_1_decoder_vertical_track_3_na3_x1_2_sig,
      i3  => group_0_1_decoder_vertical_track_3_na3_x1_sig,
      nq  => group_0_1_cmd_zero_bot_3,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_2_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_14,
      nq  => group_0_1_decoder_vertical_track_2_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_2_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_13,
      nq  => group_0_1_decoder_vertical_track_2_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_2_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_12,
      nq  => group_0_1_decoder_vertical_track_2_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_2_q4_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_2_not_cmd(2),
      i1  => group_0_1_nq_mem_12,
      i2  => group_0_1_nq_mem_13,
      nq  => g_0_0_cmd_rig_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_2_q3_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_2_not_cmd(0),
      i1  => group_0_1_decoder_vertical_track_2_not_cmd(1),
      i2  => group_0_1_nq_mem_14,
      nq  => group_0_1_cmd_rig_bot_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_2_q2_ins : no3_x1
   port map (
      i0  => group_0_1_nq_mem_14,
      i1  => group_0_1_decoder_vertical_track_2_not_cmd(1),
      i2  => group_0_1_nq_mem_12,
      nq  => group_0_1_cmd_top_bot_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_2_q1_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_2_not_cmd(0),
      i1  => group_0_1_nq_mem_13,
      i2  => group_0_1_nq_mem_14,
      nq  => group_0_1_cmd_inpad_bot_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_2_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_2_not_cmd(0),
      i1  => group_0_1_decoder_vertical_track_2_not_cmd(2),
      i2  => group_0_1_decoder_vertical_track_2_not_cmd(1),
      nq  => group_0_1_decoder_vertical_track_2_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_2_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_14,
      i1  => group_0_1_nq_mem_12,
      i2  => group_0_1_decoder_vertical_track_2_not_cmd(1),
      nq  => group_0_1_decoder_vertical_track_2_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_2_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_12,
      i1  => group_0_1_nq_mem_14,
      i2  => group_0_1_nq_mem_13,
      nq  => group_0_1_decoder_vertical_track_2_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_2_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_14,
      i1  => group_0_1_nq_mem_13,
      i2  => group_0_1_decoder_vertical_track_2_not_cmd(0),
      nq  => group_0_1_decoder_vertical_track_2_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_2_q0_ins : na4_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_2_na3_x1_4_sig,
      i1  => group_0_1_decoder_vertical_track_2_na3_x1_3_sig,
      i2  => group_0_1_decoder_vertical_track_2_na3_x1_2_sig,
      i3  => group_0_1_decoder_vertical_track_2_na3_x1_sig,
      nq  => group_0_1_cmd_zero_bot_2,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_1_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_11,
      nq  => group_0_1_decoder_vertical_track_1_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_1_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_10,
      nq  => group_0_1_decoder_vertical_track_1_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_1_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_9,
      nq  => group_0_1_decoder_vertical_track_1_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_1_q4_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_1_not_cmd(2),
      i1  => group_0_1_nq_mem_9,
      i2  => group_0_1_nq_mem_10,
      nq  => g_0_0_cmd_rig_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_1_q3_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_1_not_cmd(0),
      i1  => group_0_1_decoder_vertical_track_1_not_cmd(1),
      i2  => group_0_1_nq_mem_11,
      nq  => group_0_1_cmd_rig_bot_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_1_q2_ins : no3_x1
   port map (
      i0  => group_0_1_nq_mem_11,
      i1  => group_0_1_decoder_vertical_track_1_not_cmd(1),
      i2  => group_0_1_nq_mem_9,
      nq  => group_0_1_cmd_top_bot_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_1_q1_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_1_not_cmd(0),
      i1  => group_0_1_nq_mem_10,
      i2  => group_0_1_nq_mem_11,
      nq  => group_0_1_cmd_inpad_bot_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_1_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_1_not_cmd(0),
      i1  => group_0_1_decoder_vertical_track_1_not_cmd(2),
      i2  => group_0_1_decoder_vertical_track_1_not_cmd(1),
      nq  => group_0_1_decoder_vertical_track_1_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_1_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_11,
      i1  => group_0_1_nq_mem_9,
      i2  => group_0_1_decoder_vertical_track_1_not_cmd(1),
      nq  => group_0_1_decoder_vertical_track_1_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_1_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_9,
      i1  => group_0_1_nq_mem_11,
      i2  => group_0_1_nq_mem_10,
      nq  => group_0_1_decoder_vertical_track_1_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_1_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_11,
      i1  => group_0_1_nq_mem_10,
      i2  => group_0_1_decoder_vertical_track_1_not_cmd(0),
      nq  => group_0_1_decoder_vertical_track_1_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_1_q0_ins : na4_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_1_na3_x1_4_sig,
      i1  => group_0_1_decoder_vertical_track_1_na3_x1_3_sig,
      i2  => group_0_1_decoder_vertical_track_1_na3_x1_2_sig,
      i3  => group_0_1_decoder_vertical_track_1_na3_x1_sig,
      nq  => group_0_1_cmd_zero_bot_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_0_not_cmd_2_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_8,
      nq  => group_0_1_decoder_vertical_track_0_not_cmd(2),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_0_not_cmd_1_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_7,
      nq  => group_0_1_decoder_vertical_track_0_not_cmd(1),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_0_not_cmd_0_ins : inv_x2
   port map (
      i   => group_0_1_nq_mem_6,
      nq  => group_0_1_decoder_vertical_track_0_not_cmd(0),
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_0_q4_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_0_not_cmd(2),
      i1  => group_0_1_nq_mem_6,
      i2  => group_0_1_nq_mem_7,
      nq  => g_0_0_cmd_rig_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_0_q3_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_0_not_cmd(0),
      i1  => group_0_1_decoder_vertical_track_0_not_cmd(1),
      i2  => group_0_1_nq_mem_8,
      nq  => group_0_1_cmd_rig_bot_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_0_q2_ins : no3_x1
   port map (
      i0  => group_0_1_nq_mem_8,
      i1  => group_0_1_decoder_vertical_track_0_not_cmd(1),
      i2  => group_0_1_nq_mem_6,
      nq  => group_0_1_cmd_top_bot_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_0_q1_ins : no3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_0_not_cmd(0),
      i1  => group_0_1_nq_mem_7,
      i2  => group_0_1_nq_mem_8,
      nq  => group_0_1_cmd_inpad_bot_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_0_na3_x1_ins : na3_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_0_not_cmd(0),
      i1  => group_0_1_decoder_vertical_track_0_not_cmd(2),
      i2  => group_0_1_decoder_vertical_track_0_not_cmd(1),
      nq  => group_0_1_decoder_vertical_track_0_na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_0_na3_x1_2_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_8,
      i1  => group_0_1_nq_mem_6,
      i2  => group_0_1_decoder_vertical_track_0_not_cmd(1),
      nq  => group_0_1_decoder_vertical_track_0_na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_0_na3_x1_3_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_6,
      i1  => group_0_1_nq_mem_8,
      i2  => group_0_1_nq_mem_7,
      nq  => group_0_1_decoder_vertical_track_0_na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_0_na3_x1_4_ins : na3_x1
   port map (
      i0  => group_0_1_nq_mem_8,
      i1  => group_0_1_nq_mem_7,
      i2  => group_0_1_decoder_vertical_track_0_not_cmd(0),
      nq  => group_0_1_decoder_vertical_track_0_na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

group_0_1_decoder_vertical_track_0_q0_ins : na4_x1
   port map (
      i0  => group_0_1_decoder_vertical_track_0_na3_x1_4_sig,
      i1  => group_0_1_decoder_vertical_track_0_na3_x1_3_sig,
      i2  => group_0_1_decoder_vertical_track_0_na3_x1_2_sig,
      i3  => group_0_1_decoder_vertical_track_0_na3_x1_sig,
      nq  => group_0_1_cmd_zero_bot_0,
      vdd => vdd,
      vss => vss
   );

group_0_1_out_pad_mux_mx00 : nmx2_x1
   port map (
      cmd => group_0_1_nq_mem_3,
      i0  => g_0_0_top_0,
      i1  => g_0_0_top_1,
      nq  => group_0_1_out_pad_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_0_1_out_pad_mux_mx01 : nmx2_x1
   port map (
      cmd => group_0_1_nq_mem_3,
      i0  => g_0_0_top_2,
      i1  => g_0_0_top_3,
      nq  => group_0_1_out_pad_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_0_1_out_pad_mux_mx02 : nmx2_x1
   port map (
      cmd => group_0_1_nq_mem_3,
      i0  => g_0_0_top_4,
      i1  => g_0_0_top_5,
      nq  => group_0_1_out_pad_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_0_1_out_pad_mux_mx03 : nmx2_x1
   port map (
      cmd => group_0_1_nq_mem_3,
      i0  => g_0_0_top_6,
      i1  => g_0_0_top_7,
      nq  => group_0_1_out_pad_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_0_1_out_pad_mux_mx10 : nmx2_x1
   port map (
      cmd => group_0_1_nq_mem_4,
      i0  => group_0_1_out_pad_mux_q00,
      i1  => group_0_1_out_pad_mux_q01,
      nq  => group_0_1_out_pad_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_0_1_out_pad_mux_mx11 : nmx2_x1
   port map (
      cmd => group_0_1_nq_mem_4,
      i0  => group_0_1_out_pad_mux_q02,
      i1  => group_0_1_out_pad_mux_q03,
      nq  => group_0_1_out_pad_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_0_1_out_pad_mux_mx20 : mx2_x2
   port map (
      cmd => group_0_1_nq_mem_5,
      i0  => group_0_1_out_pad_mux_q10,
      i1  => group_0_1_out_pad_mux_q11,
      q   => lef_out_1,
      vdd => vdd,
      vss => vss
   );

group_0_1_clb_rightside_in2_mux_mx00 : nmx2_x1
   port map (
      cmd => group_0_1_nq_mem_0,
      i0  => g_0_0_top_0,
      i1  => g_0_0_top_1,
      nq  => group_0_1_clb_rightside_in2_mux_q00,
      vdd => vdd,
      vss => vss
   );

group_0_1_clb_rightside_in2_mux_mx01 : nmx2_x1
   port map (
      cmd => group_0_1_nq_mem_0,
      i0  => g_0_0_top_2,
      i1  => g_0_0_top_3,
      nq  => group_0_1_clb_rightside_in2_mux_q01,
      vdd => vdd,
      vss => vss
   );

group_0_1_clb_rightside_in2_mux_mx02 : nmx2_x1
   port map (
      cmd => group_0_1_nq_mem_0,
      i0  => g_0_0_top_4,
      i1  => g_0_0_top_5,
      nq  => group_0_1_clb_rightside_in2_mux_q02,
      vdd => vdd,
      vss => vss
   );

group_0_1_clb_rightside_in2_mux_mx03 : nmx2_x1
   port map (
      cmd => group_0_1_nq_mem_0,
      i0  => g_0_0_top_6,
      i1  => g_0_0_top_7,
      nq  => group_0_1_clb_rightside_in2_mux_q03,
      vdd => vdd,
      vss => vss
   );

group_0_1_clb_rightside_in2_mux_mx10 : nmx2_x1
   port map (
      cmd => group_0_1_nq_mem_1,
      i0  => group_0_1_clb_rightside_in2_mux_q00,
      i1  => group_0_1_clb_rightside_in2_mux_q01,
      nq  => group_0_1_clb_rightside_in2_mux_q10,
      vdd => vdd,
      vss => vss
   );

group_0_1_clb_rightside_in2_mux_mx11 : nmx2_x1
   port map (
      cmd => group_0_1_nq_mem_1,
      i0  => group_0_1_clb_rightside_in2_mux_q02,
      i1  => group_0_1_clb_rightside_in2_mux_q03,
      nq  => group_0_1_clb_rightside_in2_mux_q11,
      vdd => vdd,
      vss => vss
   );

group_0_1_clb_rightside_in2_mux_mx20 : mx2_x2
   port map (
      cmd => group_0_1_nq_mem_2,
      i0  => group_0_1_clb_rightside_in2_mux_q10,
      i1  => group_0_1_clb_rightside_in2_mux_q11,
      q   => g_0_1_out_rig,
      vdd => vdd,
      vss => vss
   );

group_0_0_ts_top_rig_0 : ts_x4
   port map (
      cmd => g_0_0_cmd_top_rig_0,
      i   => g_0_0_top_0,
      q   => g_0_0_rig_0,
      vdd => vdd,
      vss => vss
   );

group_0_0_ts_rig_top_0 : ts_x4
   port map (
      cmd => g_0_0_cmd_rig_top_0,
      i   => g_0_0_rig_0,
      q   => g_0_0_top_0,
      vdd => vdd,
      vss => vss
   );

group_0_0_ts_top_rig_1 : ts_x4
   port map (
      cmd => g_0_0_cmd_top_rig_1,
      i   => g_0_0_top_1,
      q   => g_0_0_rig_1,
      vdd => vdd,
      vss => vss
   );

group_0_0_ts_rig_top_1 : ts_x4
   port map (
      cmd => g_0_0_cmd_rig_top_1,
      i   => g_0_0_rig_1,
      q   => g_0_0_top_1,
      vdd => vdd,
      vss => vss
   );

group_0_0_ts_top_rig_2 : ts_x4
   port map (
      cmd => g_0_0_cmd_top_rig_2,
      i   => g_0_0_top_2,
      q   => g_0_0_rig_2,
      vdd => vdd,
      vss => vss
   );

group_0_0_ts_rig_top_2 : ts_x4
   port map (
      cmd => g_0_0_cmd_rig_top_2,
      i   => g_0_0_rig_2,
      q   => g_0_0_top_2,
      vdd => vdd,
      vss => vss
   );

group_0_0_ts_top_rig_3 : ts_x4
   port map (
      cmd => g_0_0_cmd_top_rig_3,
      i   => g_0_0_top_3,
      q   => g_0_0_rig_3,
      vdd => vdd,
      vss => vss
   );

group_0_0_ts_rig_top_3 : ts_x4
   port map (
      cmd => g_0_0_cmd_rig_top_3,
      i   => g_0_0_rig_3,
      q   => g_0_0_top_3,
      vdd => vdd,
      vss => vss
   );

group_0_0_ts_top_rig_4 : ts_x4
   port map (
      cmd => g_0_0_cmd_top_rig_4,
      i   => g_0_0_top_4,
      q   => g_0_0_rig_4,
      vdd => vdd,
      vss => vss
   );

group_0_0_ts_rig_top_4 : ts_x4
   port map (
      cmd => g_0_0_cmd_rig_top_4,
      i   => g_0_0_rig_4,
      q   => g_0_0_top_4,
      vdd => vdd,
      vss => vss
   );

group_0_0_ts_top_rig_5 : ts_x4
   port map (
      cmd => g_0_0_cmd_top_rig_5,
      i   => g_0_0_top_5,
      q   => g_0_0_rig_5,
      vdd => vdd,
      vss => vss
   );

group_0_0_ts_rig_top_5 : ts_x4
   port map (
      cmd => g_0_0_cmd_rig_top_5,
      i   => g_0_0_rig_5,
      q   => g_0_0_top_5,
      vdd => vdd,
      vss => vss
   );

group_0_0_ts_top_rig_6 : ts_x4
   port map (
      cmd => g_0_0_cmd_top_rig_6,
      i   => g_0_0_top_6,
      q   => g_0_0_rig_6,
      vdd => vdd,
      vss => vss
   );

group_0_0_ts_rig_top_6 : ts_x4
   port map (
      cmd => g_0_0_cmd_rig_top_6,
      i   => g_0_0_rig_6,
      q   => g_0_0_top_6,
      vdd => vdd,
      vss => vss
   );

group_0_0_ts_top_rig_7 : ts_x4
   port map (
      cmd => g_0_0_cmd_top_rig_7,
      i   => g_0_0_top_7,
      q   => g_0_0_rig_7,
      vdd => vdd,
      vss => vss
   );

group_0_0_ts_rig_top_7 : ts_x4
   port map (
      cmd => g_0_0_cmd_rig_top_7,
      i   => g_0_0_rig_7,
      q   => g_0_0_top_7,
      vdd => vdd,
      vss => vss
   );

group_0_0_buffer_0 : buf_x2
   port map (
      i   => strobe_y0_0,
      q   => g_0_0_strobe_0_rig,
      vdd => vdd,
      vss => vss
   );

group_0_0_buffer_1 : buf_x2
   port map (
      i   => strobe_y0_1,
      q   => g_0_0_strobe_1_rig,
      vdd => vdd,
      vss => vss
   );

group_0_0_buffer_2 : buf_x2
   port map (
      i   => strobe_y0_2,
      q   => g_0_0_strobe_2_rig,
      vdd => vdd,
      vss => vss
   );

group_0_0_buffer_3 : buf_x2
   port map (
      i   => strobe_y0_3,
      q   => g_0_0_strobe_3_rig,
      vdd => vdd,
      vss => vss
   );


end structural;
