{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765463067586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765463067593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 15:24:27 2025 " "Processing started: Thu Dec 11 15:24:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765463067593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765463067593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off keyboard -c keyboard " "Command: quartus_map --read_settings_files=on --write_settings_files=off keyboard -c keyboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765463067593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765463068242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765463068242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "globals.vhd 1 0 " "Found 1 design units, including 0 entities, in source file globals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 globals " "Found design unit 1: globals" {  } { { "globals.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/globals.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765463078272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765463078272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_7seg-behavioral " "Found design unit 1: hex_to_7seg-behavioral" {  } { { "hex_to_7seg.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/hex_to_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765463078279 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/hex_to_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765463078279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765463078279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_shot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_shot-behav " "Found design unit 1: one_shot-behav" {  } { { "one_shot.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/one_shot.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765463078284 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_shot " "Found entity 1: one_shot" {  } { { "one_shot.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/one_shot.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765463078284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765463078284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_driver_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_driver_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_driver_display-structural " "Found design unit 1: keyboard_driver_display-structural" {  } { { "keyboard_driver_display.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/keyboard_driver_display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765463078290 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_driver_display " "Found entity 1: keyboard_driver_display" {  } { { "keyboard_driver_display.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/keyboard_driver_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765463078290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765463078290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-behav " "Found design unit 1: keyboard-behav" {  } { { "keyboard.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/keyboard.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765463078295 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/keyboard.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765463078295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765463078295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scancode_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scancode_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scancode_display-rtl " "Found design unit 1: scancode_display-rtl" {  } { { "scancode_display.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_display.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765463078299 ""} { "Info" "ISGN_ENTITY_NAME" "1 scancode_display " "Found entity 1: scancode_display" {  } { { "scancode_display.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765463078299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765463078299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_task2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_task2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_task2-rtl " "Found design unit 1: top_task2-rtl" {  } { { "top_task2.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/top_task2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765463078304 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_task2 " "Found entity 1: top_task2" {  } { { "top_task2.vhd" "" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/top_task2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765463078304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765463078304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_task2 " "Elaborating entity \"top_task2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765463078348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyboard_inst " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyboard_inst\"" {  } { { "top_task2.vhd" "keyboard_inst" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/top_task2.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765463078358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_shot keyboard:keyboard_inst\|one_shot:oneshot_inst " "Elaborating entity \"one_shot\" for hierarchy \"keyboard:keyboard_inst\|one_shot:oneshot_inst\"" {  } { { "keyboard.vhd" "oneshot_inst" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/keyboard.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765463078361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scancode_display scancode_display:display_inst " "Elaborating entity \"scancode_display\" for hierarchy \"scancode_display:display_inst\"" {  } { { "top_task2.vhd" "display_inst" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/top_task2.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765463078364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg scancode_display:display_inst\|hex_to_7seg:hex0 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"scancode_display:display_inst\|hex_to_7seg:hex0\"" {  } { { "scancode_display.vhd" "hex0" { Text "C:/Programming/University/basic_lab_digital_circuits/Lab 2/scancode_display.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765463078372 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765463078980 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765463079362 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765463079524 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765463079524 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "147 " "Implemented 147 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765463079563 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765463079563 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765463079563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765463079563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765463079577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 15:24:39 2025 " "Processing ended: Thu Dec 11 15:24:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765463079577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765463079577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765463079577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765463079577 ""}
