--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RSTN        |    1.051(R)|      FAST  |    3.248(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<0>       |    0.985(R)|      FAST  |    2.983(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<1>       |    0.627(R)|      FAST  |    2.425(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<2>       |    0.639(R)|      FAST  |    3.223(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<3>       |    0.670(R)|      FAST  |    2.462(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<4>       |    0.585(R)|      FAST  |    2.506(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<5>       |    0.794(R)|      FAST  |    3.042(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<6>       |    0.708(R)|      FAST  |    3.207(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<7>       |    0.614(R)|      FAST  |    3.061(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<8>       |    0.775(R)|      FAST  |    2.244(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<9>       |    0.730(R)|      FAST  |    2.582(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<10>      |    0.750(R)|      FAST  |    2.278(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<11>      |    0.717(R)|      FAST  |    2.395(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<12>      |    0.678(R)|      FAST  |    2.480(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<13>      |    0.828(R)|      FAST  |    2.237(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<14>      |    0.717(R)|      FAST  |    2.335(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
SW<15>      |    0.790(R)|      FAST  |    2.733(R)|      SLOW  |clk_100mhz_BUFGP  |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CR          |         8.134(R)|      SLOW  |         3.525(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
SEG_PEN     |         8.141(R)|      SLOW  |         3.523(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
readn       |         9.093(R)|      SLOW  |         4.034(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
seg_clk     |         8.113(R)|      SLOW  |         3.530(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
seg_sout    |         8.356(R)|      SLOW  |         3.670(R)|      FAST  |clk_100mhz_BUFGP  |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.528|    5.108|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 09 19:37:26 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 708 MB



