{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497801029475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497801029475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 18 12:50:29 2017 " "Processing started: Sun Jun 18 12:50:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497801029475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1497801029475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bbtronenhanced -c bbtronenhanced --generate_symbol=e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off bbtronenhanced -c bbtronenhanced --generate_symbol=e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlUnity.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1497801029475 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 controlunity.v(165) " "Verilog HDL Expression warning at controlunity.v(165): truncated literal to match 1 bits" {  } { { "controlunity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlunity.v" 165 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1497801029805 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 controlunity.v(195) " "Verilog HDL Expression warning at controlunity.v(195): truncated literal to match 1 bits" {  } { { "controlunity.v" "" { Text "e:/Users/Sergio/Documents/GitHub/bbtron_enhanced/Projeto/controlunity.v" 195 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1497801029805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 2 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497801029813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 18 12:50:29 2017 " "Processing ended: Sun Jun 18 12:50:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497801029813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497801029813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497801029813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1497801029813 ""}
