{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717421681821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717421681824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 01:34:41 2024 " "Processing started: Tue Jun 04 01:34:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717421681824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421681824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off COR_ASP -c COR_ASP_TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off COR_ASP -c COR_ASP_TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421681825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717421683340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717421683340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/nios_system_2a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system_2a/synthesis/nios_system_2a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nios_System_2A-rtl " "Found design unit 1: Nios_System_2A-rtl" {  } { { "Nios_System_2A/synthesis/Nios_System_2A.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/Nios_System_2A.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421692910 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A " "Found entity 1: Nios_System_2A" {  } { { "Nios_System_2A/synthesis/Nios_System_2A.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/Nios_System_2A.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421692910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421692910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Nios_System_2A/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421692919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421692919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Nios_System_2A/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421692924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421692924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_irq_mapper " "Found entity 1: Nios_System_2A_irq_mapper" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_irq_mapper.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421692929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421692929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0 " "Found entity 1: Nios_System_2A_mm_interconnect_0" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421692942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421692942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Nios_System_2A_mm_interconnect_0_avalon_st_adapter" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421692947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421692947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421692951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421692951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Nios_System_2A_mm_interconnect_0_rsp_mux_001" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421692957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421692957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_2a/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421692962 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421692962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421692962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_rsp_mux " "Found entity 1: Nios_System_2A_mm_interconnect_0_rsp_mux" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421692968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421692968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Nios_System_2A_mm_interconnect_0_rsp_demux_001" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421692973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421692973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_rsp_demux " "Found entity 1: Nios_System_2A_mm_interconnect_0_rsp_demux" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421692978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421692978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Nios_System_2A_mm_interconnect_0_cmd_mux_001" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421692983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421692983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_cmd_mux " "Found entity 1: Nios_System_2A_mm_interconnect_0_cmd_mux" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421692988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421692988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Nios_System_2A_mm_interconnect_0_cmd_demux_001" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421692993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421692993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_cmd_demux " "Found entity 1: Nios_System_2A_mm_interconnect_0_cmd_demux" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421692997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421692997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_2a/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693010 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Nios_System_2A/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Nios_System_2A/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_2A_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717421693025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_2A_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717421693026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_router_003_default_decode " "Found entity 1: Nios_System_2A_mm_interconnect_0_router_003_default_decode" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693028 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_mm_interconnect_0_router_003 " "Found entity 2: Nios_System_2A_mm_interconnect_0_router_003" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_2A_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717421693031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_2A_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717421693032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_router_002_default_decode " "Found entity 1: Nios_System_2A_mm_interconnect_0_router_002_default_decode" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693034 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_mm_interconnect_0_router_002 " "Found entity 2: Nios_System_2A_mm_interconnect_0_router_002" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693034 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_2A_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717421693038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_2A_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717421693038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_router_001_default_decode " "Found entity 1: Nios_System_2A_mm_interconnect_0_router_001_default_decode" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693041 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_mm_interconnect_0_router_001 " "Found entity 2: Nios_System_2A_mm_interconnect_0_router_001" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Nios_System_2A_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717421693044 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Nios_System_2A_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Nios_System_2A_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717421693045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_mm_interconnect_0_router_default_decode " "Found entity 1: Nios_System_2A_mm_interconnect_0_router_default_decode" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693047 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_mm_interconnect_0_router " "Found entity 2: Nios_System_2A_mm_interconnect_0_router" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Nios_System_2A/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_send.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_send " "Found entity 1: Nios_System_2A_send" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_send.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_send.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_recv.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_recv.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_recv " "Found entity 1: Nios_System_2A_recv" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_recv.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_recv.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_onchip_memory " "Found entity 1: Nios_System_2A_onchip_memory" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_jtag_uart_sim_scfifo_w " "Found entity 1: Nios_System_2A_jtag_uart_sim_scfifo_w" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693110 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_jtag_uart_scfifo_w " "Found entity 2: Nios_System_2A_jtag_uart_scfifo_w" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693110 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_System_2A_jtag_uart_sim_scfifo_r " "Found entity 3: Nios_System_2A_jtag_uart_sim_scfifo_r" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693110 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_System_2A_jtag_uart_scfifo_r " "Found entity 4: Nios_System_2A_jtag_uart_scfifo_r" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693110 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_System_2A_jtag_uart " "Found entity 5: Nios_System_2A_jtag_uart" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu " "Found entity 1: Nios_System_2A_cpu" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_ic_data_module " "Found entity 1: Nios_System_2A_cpu_cpu_ic_data_module" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "2 Nios_System_2A_cpu_cpu_ic_tag_module " "Found entity 2: Nios_System_2A_cpu_cpu_ic_tag_module" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "3 Nios_System_2A_cpu_cpu_bht_module " "Found entity 3: Nios_System_2A_cpu_cpu_bht_module" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "4 Nios_System_2A_cpu_cpu_register_bank_a_module " "Found entity 4: Nios_System_2A_cpu_cpu_register_bank_a_module" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "5 Nios_System_2A_cpu_cpu_register_bank_b_module " "Found entity 5: Nios_System_2A_cpu_cpu_register_bank_b_module" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "6 Nios_System_2A_cpu_cpu_dc_tag_module " "Found entity 6: Nios_System_2A_cpu_cpu_dc_tag_module" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "7 Nios_System_2A_cpu_cpu_dc_data_module " "Found entity 7: Nios_System_2A_cpu_cpu_dc_data_module" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "8 Nios_System_2A_cpu_cpu_dc_victim_module " "Found entity 8: Nios_System_2A_cpu_cpu_dc_victim_module" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "9 Nios_System_2A_cpu_cpu_nios2_oci_debug " "Found entity 9: Nios_System_2A_cpu_cpu_nios2_oci_debug" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "10 Nios_System_2A_cpu_cpu_nios2_oci_break " "Found entity 10: Nios_System_2A_cpu_cpu_nios2_oci_break" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "11 Nios_System_2A_cpu_cpu_nios2_oci_xbrk " "Found entity 11: Nios_System_2A_cpu_cpu_nios2_oci_xbrk" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "12 Nios_System_2A_cpu_cpu_nios2_oci_dbrk " "Found entity 12: Nios_System_2A_cpu_cpu_nios2_oci_dbrk" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "13 Nios_System_2A_cpu_cpu_nios2_oci_itrace " "Found entity 13: Nios_System_2A_cpu_cpu_nios2_oci_itrace" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "14 Nios_System_2A_cpu_cpu_nios2_oci_td_mode " "Found entity 14: Nios_System_2A_cpu_cpu_nios2_oci_td_mode" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "15 Nios_System_2A_cpu_cpu_nios2_oci_dtrace " "Found entity 15: Nios_System_2A_cpu_cpu_nios2_oci_dtrace" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "16 Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Nios_System_2A_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "17 Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Nios_System_2A_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "18 Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Nios_System_2A_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "19 Nios_System_2A_cpu_cpu_nios2_oci_fifo " "Found entity 19: Nios_System_2A_cpu_cpu_nios2_oci_fifo" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "20 Nios_System_2A_cpu_cpu_nios2_oci_pib " "Found entity 20: Nios_System_2A_cpu_cpu_nios2_oci_pib" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "21 Nios_System_2A_cpu_cpu_nios2_oci_im " "Found entity 21: Nios_System_2A_cpu_cpu_nios2_oci_im" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "22 Nios_System_2A_cpu_cpu_nios2_performance_monitors " "Found entity 22: Nios_System_2A_cpu_cpu_nios2_performance_monitors" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "23 Nios_System_2A_cpu_cpu_nios2_avalon_reg " "Found entity 23: Nios_System_2A_cpu_cpu_nios2_avalon_reg" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "24 Nios_System_2A_cpu_cpu_ociram_sp_ram_module " "Found entity 24: Nios_System_2A_cpu_cpu_ociram_sp_ram_module" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "25 Nios_System_2A_cpu_cpu_nios2_ocimem " "Found entity 25: Nios_System_2A_cpu_cpu_nios2_ocimem" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "26 Nios_System_2A_cpu_cpu_nios2_oci " "Found entity 26: Nios_System_2A_cpu_cpu_nios2_oci" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""} { "Info" "ISGN_ENTITY_NAME" "27 Nios_System_2A_cpu_cpu " "Found entity 27: Nios_System_2A_cpu_cpu" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_debug_slave_sysclk " "Found entity 1: Nios_System_2A_cpu_cpu_debug_slave_sysclk" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_debug_slave_tck " "Found entity 1: Nios_System_2A_cpu_cpu_debug_slave_tck" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_debug_slave_wrapper " "Found entity 1: Nios_System_2A_cpu_cpu_debug_slave_wrapper" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_mult_cell " "Found entity 1: Nios_System_2A_cpu_cpu_mult_cell" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_mult_cell.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_cpu_cpu_test_bench " "Found entity 1: Nios_System_2A_cpu_cpu_test_bench" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_test_bench.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system_2a/synthesis/submodules/nios_system_2a_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system_2a/synthesis/submodules/nios_system_2a_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nios_System_2A_addr " "Found entity 1: Nios_System_2A_addr" {  } { { "Nios_System_2A/synthesis/submodules/Nios_System_2A_addr.v" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/Nios_System_2A/synthesis/submodules/Nios_System_2A_addr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdma_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdma_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdma_tb-sim " "Found design unit 1: tdma_tb-sim" {  } { { "tdma_tb.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/tdma_tb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693892 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdma_tb " "Found entity 1: tdma_tb" {  } { { "tdma_tb.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/tdma_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nodeadc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nodeadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nodeadc-rtl " "Found design unit 1: nodeadc-rtl" {  } { { "nodeadc.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/nodeadc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693897 ""} { "Info" "ISGN_ENTITY_NAME" "1 nodeadc " "Found entity 1: nodeadc" {  } { { "nodeadc.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/nodeadc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_tb-behavior " "Found design unit 1: adc_tb-behavior" {  } { { "adc_tb.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693902 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_tb " "Found entity 1: adc_tb" {  } { { "adc_tb.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-beh " "Found design unit 1: adc-beh" {  } { { "adc.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693907 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "adc.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/adc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "averagecalculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file averagecalculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AverageCalculator-Behavioral " "Found design unit 1: AverageCalculator-Behavioral" {  } { { "AverageCalculator.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693913 ""} { "Info" "ISGN_ENTITY_NAME" "1 AverageCalculator " "Found entity 1: AverageCalculator" {  } { { "AverageCalculator.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audiorom/audiorom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audiorom/audiorom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiorom-SYN " "Found design unit 1: audiorom-SYN" {  } { { "ip/AudioRom/AudioRom.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioRom/AudioRom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693918 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioRom " "Found entity 1: AudioRom" {  } { { "ip/AudioRom/AudioRom.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioRom/AudioRom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audiofifo/audiofifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audiofifo/audiofifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiofifo-SYN " "Found design unit 1: audiofifo-SYN" {  } { { "ip/AudioFifo/AudioFifo.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioFifo/AudioFifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693923 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioFifo " "Found entity 1: AudioFifo" {  } { { "ip/AudioFifo/AudioFifo.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioFifo/AudioFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audioclock_2/audioclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audioclock_2/audioclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioClock-rtl " "Found design unit 1: AudioClock-rtl" {  } { { "ip/AudioClock_2/AudioClock.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioClock_2/AudioClock.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693927 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioClock " "Found entity 1: AudioClock" {  } { { "ip/AudioClock_2/AudioClock.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioClock_2/AudioClock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693927 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioClock_1/AudioClock.vhd C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioClock_2/AudioClock.vhd " "File \"C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioClock_1/AudioClock.vhd\" is a duplicate of already analyzed file \"C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/AudioClock_2/AudioClock.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1717421693932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audioclock_1/audioclock.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ip/audioclock_1/audioclock.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/tdmaminfifo/tdmaminfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/tdmaminfifo/tdmaminfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdmaminfifo-SYN " "Found design unit 1: tdmaminfifo-SYN" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693937 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFifo " "Found entity 1: TdmaMinFifo" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamintypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tdmamin/tdmamintypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinTypes " "Found design unit 1: TdmaMinTypes" {  } { { "TdmaMin/TdmaMinTypes.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693943 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TdmaMinTypes-body " "Found design unit 2: TdmaMinTypes-body" {  } { { "TdmaMin/TdmaMinTypes.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSwitch-rtl " "Found design unit 1: TdmaMinSwitch-rtl" {  } { { "TdmaMin/TdmaMinSwitch.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693949 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSwitch " "Found entity 1: TdmaMinSwitch" {  } { { "TdmaMin/TdmaMinSwitch.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinStage-rtl " "Found design unit 1: TdmaMinStage-rtl" {  } { { "TdmaMin/TdmaMinStage.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693960 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinStage " "Found entity 1: TdmaMinStage" {  } { { "TdmaMin/TdmaMinStage.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminslots.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminslots.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSlots-rtl " "Found design unit 1: TdmaMinSlots-rtl" {  } { { "TdmaMin/TdmaMinSlots.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693968 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSlots " "Found entity 1: TdmaMinSlots" {  } { { "TdmaMin/TdmaMinSlots.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamininterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmamininterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinInterface-rtl " "Found design unit 1: TdmaMinInterface-rtl" {  } { { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693974 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinInterface " "Found entity 1: TdmaMinInterface" {  } { { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinFabric-rtl " "Found design unit 1: TdmaMinFabric-rtl" {  } { { "TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693980 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFabric " "Found entity 1: TdmaMinFabric" {  } { { "TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmamin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMin-rtl " "Found design unit 1: TdmaMin-rtl" {  } { { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693986 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMin " "Found entity 1: TdmaMin" {  } { { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corasp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corasp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CORASP-rtl " "Found design unit 1: CORASP-rtl" {  } { { "CORASP.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693992 ""} { "Info" "ISGN_ENTITY_NAME" "1 CORASP " "Found entity 1: CORASP" {  } { { "CORASP.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cor_asp_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cor_asp_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COR_ASP_TopLevel-sim " "Found design unit 1: COR_ASP_TopLevel-sim" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693997 ""} { "Info" "ISGN_ENTITY_NAME" "1 COR_ASP_TopLevel " "Found entity 1: COR_ASP_TopLevel" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421693997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421693997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cor_asp_toplevel_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cor_asp_toplevel_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COR_ASP_TopLevel_tb-tb " "Found design unit 1: COR_ASP_TopLevel_tb-tb" {  } { { "COR_ASP_TopLevel_tb.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421694002 ""} { "Info" "ISGN_ENTITY_NAME" "1 COR_ASP_TopLevel_tb " "Found entity 1: COR_ASP_TopLevel_tb" {  } { { "COR_ASP_TopLevel_tb.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421694002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421694002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corasp_wave_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corasp_wave_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CORASP_Wave_Test-sim " "Found design unit 1: CORASP_Wave_Test-sim" {  } { { "CORASP_Wave_Test.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP_Wave_Test.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421694008 ""} { "Info" "ISGN_ENTITY_NAME" "1 CORASP_Wave_Test " "Found entity 1: CORASP_Wave_Test" {  } { { "CORASP_Wave_Test.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP_Wave_Test.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421694008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421694008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testcor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testCor-rtl " "Found design unit 1: testCor-rtl" {  } { { "testCor.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421694013 ""} { "Info" "ISGN_ENTITY_NAME" "1 testCor " "Found entity 1: testCor" {  } { { "testCor.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421694013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421694013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd_asp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pd_asp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PD_ASP-PD_RTL " "Found design unit 1: PD_ASP-PD_RTL" {  } { { "PD_ASP.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421694019 ""} { "Info" "ISGN_ENTITY_NAME" "1 PD_ASP " "Found entity 1: PD_ASP" {  } { { "PD_ASP.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421694019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421694019 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "COR_ASP_TopLevel " "Elaborating entity \"COR_ASP_TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717421694418 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "seg_0_external_connection_export 1 8 COR_ASP_TopLevel.vhd(101) " "VHDL Incomplete Partial Association warning at COR_ASP_TopLevel.vhd(101): port or argument \"seg_0_external_connection_export\" has 1/8 unassociated elements" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 101 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1717421694427 "|COR_ASP_TopLevel"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "seg_1_external_connection_export 1 8 COR_ASP_TopLevel.vhd(101) " "VHDL Incomplete Partial Association warning at COR_ASP_TopLevel.vhd(101): port or argument \"seg_1_external_connection_export\" has 1/8 unassociated elements" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 101 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1717421694427 "|COR_ASP_TopLevel"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "seg_2_external_connection_export 1 8 COR_ASP_TopLevel.vhd(101) " "VHDL Incomplete Partial Association warning at COR_ASP_TopLevel.vhd(101): port or argument \"seg_2_external_connection_export\" has 1/8 unassociated elements" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 101 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1717421694427 "|COR_ASP_TopLevel"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "seg_3_external_connection_export 1 8 COR_ASP_TopLevel.vhd(101) " "VHDL Incomplete Partial Association warning at COR_ASP_TopLevel.vhd(101): port or argument \"seg_3_external_connection_export\" has 1/8 unassociated elements" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 101 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1717421694427 "|COR_ASP_TopLevel"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "seg_4_external_connection_export 1 8 COR_ASP_TopLevel.vhd(101) " "VHDL Incomplete Partial Association warning at COR_ASP_TopLevel.vhd(101): port or argument \"seg_4_external_connection_export\" has 1/8 unassociated elements" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 101 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1717421694427 "|COR_ASP_TopLevel"}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "seg_5_external_connection_export 1 8 COR_ASP_TopLevel.vhd(101) " "VHDL Incomplete Partial Association warning at COR_ASP_TopLevel.vhd(101): port or argument \"seg_5_external_connection_export\" has 1/8 unassociated elements" {  } { { "COR_ASP_TopLevel.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 101 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1717421694427 "|COR_ASP_TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMin TdmaMin:tdma_min " "Elaborating entity \"TdmaMin\" for hierarchy \"TdmaMin:tdma_min\"" {  } { { "COR_ASP_TopLevel.vhd" "tdma_min" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421694486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSlots TdmaMin:tdma_min\|TdmaMinSlots:slots " "Elaborating entity \"TdmaMinSlots\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinSlots:slots\"" {  } { { "TdmaMin/TdmaMin.vhd" "slots" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421694526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFabric TdmaMin:tdma_min\|TdmaMinFabric:fabric " "Elaborating entity \"TdmaMinFabric\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\"" {  } { { "TdmaMin/TdmaMin.vhd" "fabric" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421694538 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "links " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"links\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1717421694557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinStage TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage " "Elaborating entity \"TdmaMinStage\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\"" {  } { { "TdmaMin/TdmaMinFabric.vhd" "\\staging:2:stage" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421694575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSwitch TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\|TdmaMinSwitch:\\switches:0:switch " "Elaborating entity \"TdmaMinSwitch\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:2:stage\|TdmaMinSwitch:\\switches:0:switch\"" {  } { { "TdmaMin/TdmaMinStage.vhd" "\\switches:0:switch" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421694596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:0:interface" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421694703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo " "Elaborating entity \"TdmaMinFifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\"" {  } { { "TdmaMin/TdmaMinInterface.vhd" "fifo" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421694720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "scfifo_component" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421694981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421694989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717421694990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717421694990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717421694990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717421694990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717421694990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717421694990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717421694990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717421694990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717421694990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717421694990 ""}  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717421694990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_l191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_l191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_l191 " "Found entity 1: scfifo_l191" {  } { { "db/scfifo_l191.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421695060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421695060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_l191 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated " "Elaborating entity \"scfifo_l191\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421695065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s791.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s791.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s791 " "Found entity 1: a_dpfifo_s791" {  } { { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421695098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421695098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s791 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo " "Elaborating entity \"a_dpfifo_s791\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\"" {  } { { "db/scfifo_l191.tdf" "dpfifo" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/scfifo_l191.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421695104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/altsyncram_r3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421695168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421695168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s791.tdf" "FIFOram" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421695178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/cmpr_7l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421695251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421695251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s791.tdf" "almost_full_comparer" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421695262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison\"" {  } { { "db/a_dpfifo_s791.tdf" "three_comparison" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421695279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421695337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421695337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb " "Elaborating entity \"cntr_i2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s791.tdf" "rd_ptr_msb" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421695346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v27 " "Found entity 1: cntr_v27" {  } { { "db/cntr_v27.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/cntr_v27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421695409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421695409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v27 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter " "Elaborating entity \"cntr_v27\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter\"" {  } { { "db/a_dpfifo_s791.tdf" "usedw_counter" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421695419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/cntr_j2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717421695478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421695478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr " "Elaborating entity \"cntr_j2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr\"" {  } { { "db/a_dpfifo_s791.tdf" "wr_ptr" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/db/a_dpfifo_s791.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421695488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:1:interface" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421695520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:2:interface" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421695798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:3:interface" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421696075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:4:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:4:interface" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421696346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:5:interface\"" {  } { { "TdmaMin/TdmaMin.vhd" "\\interfaces:5:interface" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421696615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORASP CORASP:cor_asp " "Elaborating entity \"CORASP\" for hierarchy \"CORASP:cor_asp\"" {  } { { "COR_ASP_TopLevel.vhd" "cor_asp" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421696901 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "recvdata CORASP.vhd(40) " "Verilog HDL or VHDL warning at CORASP.vhd(40): object \"recvdata\" assigned a value but never read" {  } { { "CORASP.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717421696902 "|COR_ASP_TopLevel|CORASP:cor_asp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testCor testCor:test_cor " "Elaborating entity \"testCor\" for hierarchy \"testCor:test_cor\"" {  } { { "COR_ASP_TopLevel.vhd" "test_cor" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421697017 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avgVal testCor.vhd(20) " "Verilog HDL or VHDL warning at testCor.vhd(20): object \"avgVal\" assigned a value but never read" {  } { { "testCor.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717421697017 "|COR_ASP_TopLevel|testCor:test_cor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PD_ASP PD_ASP:PD_ASP " "Elaborating entity \"PD_ASP\" for hierarchy \"PD_ASP:PD_ASP\"" {  } { { "COR_ASP_TopLevel.vhd" "PD_ASP" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421697036 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_sig PD_ASP.vhd(21) " "Verilog HDL or VHDL warning at PD_ASP.vhd(21): object \"counter_sig\" assigned a value but never read" {  } { { "PD_ASP.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717421697037 "|COR_ASP_TopLevel|PD_ASP:PD_ASP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_T PD_ASP.vhd(22) " "Verilog HDL or VHDL warning at PD_ASP.vhd(22): object \"counter_T\" assigned a value but never read" {  } { { "PD_ASP.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717421697037 "|COR_ASP_TopLevel|PD_ASP:PD_ASP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AverageCalculator AverageCalculator:avg_asp " "Elaborating entity \"AverageCalculator\" for hierarchy \"AverageCalculator:avg_asp\"" {  } { { "COR_ASP_TopLevel.vhd" "avg_asp" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421697113 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"00000101\" 8 4 AverageCalculator.vhd(38) " "VHDL Expression error at AverageCalculator.vhd(38): expression \"\"00000101\"\" has 8 elements ; expected 4 elements." {  } { { "AverageCalculator.vhd" "" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd" 38 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1717421697114 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "AverageCalculator:avg_asp " "Can't elaborate user hierarchy \"AverageCalculator:avg_asp\"" {  } { { "COR_ASP_TopLevel.vhd" "avg_asp" { Text "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd" 86 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717421697115 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shaar/Downloads/HMPSoC/COR-ASP/output_files/COR_ASP_TopLevel.map.smsg " "Generated suppressed messages file C:/Users/shaar/Downloads/HMPSoC/COR-ASP/output_files/COR_ASP_TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421697264 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717421698619 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 04 01:34:58 2024 " "Processing ended: Tue Jun 04 01:34:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717421698619 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717421698619 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717421698619 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421698619 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717421699292 ""}
