

================================================================
== Vitis HLS Report for 'Bert_layer'
================================================================
* Date:           Sun Sep  3 07:07:33 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.421 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  114759661|  114759661|  1.148 sec|  1.148 sec|  114759662|  114759662|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                                      |                                           |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |                       Instance                       |                   Module                  |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +------------------------------------------------------+-------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_Linear_layer_qkv_fu_148                           |Linear_layer_qkv                           |   9580958|   9580958|  95.810 ms|  95.810 ms|   9580958|   9580958|       no|
        |grp_Self_attention_fu_164                             |Self_attention                             |     51913|     51913|   0.519 ms|   0.519 ms|     51913|     51913|       no|
        |grp_Linear_layer_ds0_fu_172                           |Linear_layer_ds0                           |   9580958|   9580958|  95.810 ms|  95.810 ms|   9580958|   9580958|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28_fu_182    |Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28    |      9225|      9225|  92.250 us|  92.250 us|      9225|      9225|       no|
        |grp_Layer_norm_fu_190                                 |Layer_norm                                 |     56254|     56254|   0.563 ms|   0.563 ms|     56254|     56254|       no|
        |grp_Linear_layer_ds1_fu_200                           |Linear_layer_ds1                           |  38240414|  38240414|  0.382 sec|  0.382 sec|  38240414|  38240414|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37_fu_210    |Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37    |     37067|     37067|   0.371 ms|   0.371 ms|     37067|     37067|       no|
        |grp_Linear_layer_ds2_fu_246                           |Linear_layer_ds2                           |  37975454|  37975454|  0.380 sec|  0.380 sec|  37975454|  37975454|       no|
        |grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812_fu_256  |Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812  |      9225|      9225|  92.250 us|  92.250 us|      9225|      9225|       no|
        |grp_Layer_norm_1_fu_263                               |Layer_norm_1                               |     56254|     56254|   0.563 ms|   0.563 ms|     56254|     56254|       no|
        +------------------------------------------------------+-------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       -|       -|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |     8147|  412|  138818|  187256|    0|
|Memory           |      544|    -|       0|       0|    0|
|Multiplexer      |        -|    -|       -|    1896|    -|
|Register         |        -|    -|      34|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |     8691|  412|  138852|  189152|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      280|  220|  106400|   53200|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |     3103|  187|     130|     355|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+--------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP |   FF  |   LUT  | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+--------+-----+
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28_fu_182    |Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28    |        0|    0|    233|     214|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812_fu_256  |Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812  |        0|    0|    233|     214|    0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37_fu_210    |Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37    |       35|  117|  26569|   18214|    0|
    |grp_Layer_norm_fu_190                                 |Layer_norm                                 |        0|    0|   1875|    1490|    0|
    |grp_Layer_norm_1_fu_263                               |Layer_norm_1                               |        0|    0|   1875|    1490|    0|
    |grp_Linear_layer_ds0_fu_172                           |Linear_layer_ds0                           |      814|    1|   2714|    3663|    0|
    |grp_Linear_layer_ds1_fu_200                           |Linear_layer_ds1                           |     3220|    1|   2776|    3728|    0|
    |grp_Linear_layer_ds2_fu_246                           |Linear_layer_ds2                           |     3154|    1|   2750|    3730|    0|
    |grp_Linear_layer_qkv_fu_148                           |Linear_layer_qkv                           |      814|    9|   3237|    4668|    0|
    |grp_Self_attention_fu_164                             |Self_attention                             |      110|  270|  95230|  147282|    0|
    |dadd_64ns_64ns_64_7_full_dsp_1_U1802                  |dadd_64ns_64ns_64_7_full_dsp_1             |        0|    3|    630|    1141|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U1798                  |fadd_32ns_32ns_32_5_full_dsp_1             |        0|    2|    205|     390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1797              |faddfsub_32ns_32ns_32_5_full_dsp_1         |        0|    2|    205|     390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1789                     |fcmp_32ns_32ns_1_2_no_dsp_1                |        0|    0|      0|       0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1790                     |fcmp_32ns_32ns_1_2_no_dsp_1                |        0|    0|      0|       0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U1791                     |fcmp_32ns_32ns_1_2_no_dsp_1                |        0|    0|      0|       0|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U1794                   |fdiv_32ns_32ns_32_16_no_dsp_1              |        0|    0|      0|       0|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U1795                   |fdiv_32ns_32ns_32_16_no_dsp_1              |        0|    0|      0|       0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1792                   |fmul_32ns_32ns_32_4_max_dsp_1              |        0|    3|    143|     321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1793                   |fmul_32ns_32ns_32_4_max_dsp_1              |        0|    3|    143|     321|    0|
    |fpext_32ns_64_2_no_dsp_1_U1800                        |fpext_32ns_64_2_no_dsp_1                   |        0|    0|      0|       0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U1799                      |fptrunc_64ns_32_2_no_dsp_1                 |        0|    0|      0|       0|    0|
    |fsqrt_32ns_32ns_32_16_no_dsp_1_U1801                  |fsqrt_32ns_32ns_32_16_no_dsp_1             |        0|    0|      0|       0|    0|
    |sitofp_32ns_32_6_no_dsp_1_U1796                       |sitofp_32ns_32_6_no_dsp_1                  |        0|    0|      0|       0|    0|
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+--------+-----+
    |Total                                                 |                                           |     8147|  412| 138818|  187256|    0|
    +------------------------------------------------------+-------------------------------------------+---------+-----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory |                 Module                 | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v577_U  |Linear_layer_ds1_q_outp4_RAM_AUTO_1R1W  |      128|  0|   0|    0|  36864|   32|     1|      1179648|
    |v578_U  |Linear_layer_ds1_q_outp4_RAM_AUTO_1R1W  |      128|  0|   0|    0|  36864|   32|     1|      1179648|
    |v570_U  |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v571_U  |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v572_U  |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v573_U  |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v574_U  |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v575_U  |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v576_U  |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v579_U  |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|  0|   0|    0|   9216|   32|     1|       294912|
    |v580_U  |Linear_layer_qkv_q_outp_RAM_AUTO_1R1W   |       32|  0|   0|    0|   9216|   32|     1|       294912|
    +--------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total   |                                        |      544|  0|   0|    0| 156672|  352|    11|      5013504|
    +--------+----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  113|         25|    1|         25|
    |grp_Linear_layer_qkv_fu_148_v553_q0  |   20|          4|   32|        128|
    |grp_Linear_layer_qkv_fu_148_v554_q0  |   20|          4|   32|        128|
    |grp_fu_274_ce                        |   25|          5|    1|          5|
    |grp_fu_274_opcode                    |   25|          5|    5|         25|
    |grp_fu_274_p0                        |   25|          5|   32|        160|
    |grp_fu_274_p1                        |   25|          5|   32|        160|
    |grp_fu_278_ce                        |   25|          5|    1|          5|
    |grp_fu_278_opcode                    |   25|          5|    5|         25|
    |grp_fu_278_p0                        |   25|          5|   32|        160|
    |grp_fu_278_p1                        |   25|          5|   32|        160|
    |grp_fu_282_ce                        |   25|          5|    1|          5|
    |grp_fu_282_opcode                    |   25|          5|    5|         25|
    |grp_fu_282_p0                        |   25|          5|   32|        160|
    |grp_fu_282_p1                        |   25|          5|   32|        160|
    |grp_fu_286_ce                        |   42|          8|    1|          8|
    |grp_fu_286_p0                        |   42|          8|   32|        256|
    |grp_fu_286_p1                        |   42|          8|   32|        256|
    |grp_fu_290_ce                        |   31|          6|    1|          6|
    |grp_fu_290_p0                        |   31|          6|   32|        192|
    |grp_fu_290_p1                        |   31|          6|   32|        192|
    |grp_fu_294_ce                        |   37|          7|    1|          7|
    |grp_fu_294_p0                        |   37|          7|   32|        224|
    |grp_fu_294_p1                        |   37|          7|   32|        224|
    |grp_fu_298_ce                        |   37|          7|    1|          7|
    |grp_fu_298_p0                        |   37|          7|   32|        224|
    |grp_fu_298_p1                        |   37|          7|   32|        224|
    |grp_fu_302_ce                        |   25|          5|    1|          5|
    |grp_fu_302_p0                        |   25|          5|   32|        160|
    |grp_fu_305_ce                        |   53|         10|    1|         10|
    |grp_fu_305_opcode                    |   53|         10|    2|         20|
    |grp_fu_305_p0                        |   53|         10|   32|        320|
    |grp_fu_305_p1                        |   53|         10|   32|        320|
    |grp_fu_309_ce                        |   25|          5|    1|          5|
    |grp_fu_309_p0                        |   25|          5|   32|        160|
    |grp_fu_309_p1                        |   25|          5|   32|        160|
    |grp_fu_313_ce                        |   20|          4|    1|          4|
    |grp_fu_313_p0                        |   20|          4|   64|        256|
    |grp_fu_316_ce                        |   20|          4|    1|          4|
    |grp_fu_316_p0                        |   20|          4|   32|        128|
    |grp_fu_319_ce                        |   14|          3|    1|          3|
    |grp_fu_319_p0                        |   14|          3|   32|         96|
    |grp_fu_319_p1                        |   14|          3|   32|         96|
    |grp_fu_323_ce                        |   14|          3|    1|          3|
    |grp_fu_323_p0                        |   14|          3|   64|        192|
    |grp_fu_323_p1                        |   14|          3|   64|        192|
    |v552_address0                        |   14|          3|   14|         42|
    |v552_ce0                             |   14|          3|    1|          3|
    |v553_ce0                             |    9|          2|    1|          2|
    |v554_ce0                             |    9|          2|    1|          2|
    |v555_ce0                             |    9|          2|    1|          2|
    |v556_ce0                             |    9|          2|    1|          2|
    |v557_ce0                             |    9|          2|    1|          2|
    |v558_ce0                             |    9|          2|    1|          2|
    |v570_address0                        |   14|          3|   14|         42|
    |v570_ce0                             |   14|          3|    1|          3|
    |v570_we0                             |    9|          2|    1|          2|
    |v571_address0                        |   14|          3|   14|         42|
    |v571_ce0                             |   14|          3|    1|          3|
    |v571_we0                             |    9|          2|    1|          2|
    |v572_address0                        |   14|          3|   14|         42|
    |v572_ce0                             |   14|          3|    1|          3|
    |v572_we0                             |    9|          2|    1|          2|
    |v573_address0                        |   14|          3|   14|         42|
    |v573_ce0                             |   14|          3|    1|          3|
    |v573_we0                             |    9|          2|    1|          2|
    |v574_address0                        |   14|          3|   14|         42|
    |v574_ce0                             |   14|          3|    1|          3|
    |v574_we0                             |    9|          2|    1|          2|
    |v575_address0                        |   14|          3|   14|         42|
    |v575_ce0                             |   14|          3|    1|          3|
    |v575_we0                             |    9|          2|    1|          2|
    |v576_address0                        |   20|          4|   14|         56|
    |v576_ce0                             |   20|          4|    1|          4|
    |v576_we0                             |    9|          2|    1|          2|
    |v577_address0                        |   14|          3|   16|         48|
    |v577_ce0                             |   14|          3|    1|          3|
    |v577_we0                             |    9|          2|    1|          2|
    |v578_address0                        |   14|          3|   16|         48|
    |v578_ce0                             |   14|          3|    1|          3|
    |v578_we0                             |    9|          2|    1|          2|
    |v579_address0                        |   14|          3|   14|         42|
    |v579_ce0                             |   14|          3|    1|          3|
    |v579_we0                             |    9|          2|    1|          2|
    |v580_address0                        |   14|          3|   14|         42|
    |v580_ce0                             |   14|          3|    1|          3|
    |v580_we0                             |    9|          2|    1|          2|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                | 1896|        384| 1193|       5886|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                          |  24|   0|   24|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812_fu_256_ap_start_reg  |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28_fu_182_ap_start_reg    |   1|   0|    1|          0|
    |grp_Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37_fu_210_ap_start_reg    |   1|   0|    1|          0|
    |grp_Layer_norm_1_fu_263_ap_start_reg                               |   1|   0|    1|          0|
    |grp_Layer_norm_fu_190_ap_start_reg                                 |   1|   0|    1|          0|
    |grp_Linear_layer_ds0_fu_172_ap_start_reg                           |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_fu_200_ap_start_reg                           |   1|   0|    1|          0|
    |grp_Linear_layer_ds2_fu_246_ap_start_reg                           |   1|   0|    1|          0|
    |grp_Linear_layer_qkv_fu_148_ap_start_reg                           |   1|   0|    1|          0|
    |grp_Self_attention_fu_164_ap_start_reg                             |   1|   0|    1|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              |  34|   0|   34|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|    Bert_layer|  return value|
|v552_address0  |  out|   14|   ap_memory|          v552|         array|
|v552_ce0       |  out|    1|   ap_memory|          v552|         array|
|v552_q0        |   in|   32|   ap_memory|          v552|         array|
|v553_address0  |  out|   20|   ap_memory|          v553|         array|
|v553_ce0       |  out|    1|   ap_memory|          v553|         array|
|v553_q0        |   in|   32|   ap_memory|          v553|         array|
|v554_address0  |  out|   10|   ap_memory|          v554|         array|
|v554_ce0       |  out|    1|   ap_memory|          v554|         array|
|v554_q0        |   in|   32|   ap_memory|          v554|         array|
|v555_address0  |  out|   20|   ap_memory|          v555|         array|
|v555_ce0       |  out|    1|   ap_memory|          v555|         array|
|v555_q0        |   in|   32|   ap_memory|          v555|         array|
|v556_address0  |  out|   10|   ap_memory|          v556|         array|
|v556_ce0       |  out|    1|   ap_memory|          v556|         array|
|v556_q0        |   in|   32|   ap_memory|          v556|         array|
|v557_address0  |  out|   20|   ap_memory|          v557|         array|
|v557_ce0       |  out|    1|   ap_memory|          v557|         array|
|v557_q0        |   in|   32|   ap_memory|          v557|         array|
|v558_address0  |  out|   10|   ap_memory|          v558|         array|
|v558_ce0       |  out|    1|   ap_memory|          v558|         array|
|v558_q0        |   in|   32|   ap_memory|          v558|         array|
|v559_address0  |  out|   20|   ap_memory|          v559|         array|
|v559_ce0       |  out|    1|   ap_memory|          v559|         array|
|v559_q0        |   in|   32|   ap_memory|          v559|         array|
|v560_address0  |  out|   10|   ap_memory|          v560|         array|
|v560_ce0       |  out|    1|   ap_memory|          v560|         array|
|v560_q0        |   in|   32|   ap_memory|          v560|         array|
|v561_address0  |  out|   22|   ap_memory|          v561|         array|
|v561_ce0       |  out|    1|   ap_memory|          v561|         array|
|v561_q0        |   in|   32|   ap_memory|          v561|         array|
|v562_address0  |  out|   12|   ap_memory|          v562|         array|
|v562_ce0       |  out|    1|   ap_memory|          v562|         array|
|v562_q0        |   in|   32|   ap_memory|          v562|         array|
|v563_address0  |  out|   22|   ap_memory|          v563|         array|
|v563_ce0       |  out|    1|   ap_memory|          v563|         array|
|v563_q0        |   in|   32|   ap_memory|          v563|         array|
|v564_address0  |  out|   10|   ap_memory|          v564|         array|
|v564_ce0       |  out|    1|   ap_memory|          v564|         array|
|v564_q0        |   in|   32|   ap_memory|          v564|         array|
|v565_address0  |  out|   10|   ap_memory|          v565|         array|
|v565_ce0       |  out|    1|   ap_memory|          v565|         array|
|v565_q0        |   in|   32|   ap_memory|          v565|         array|
|v566_address0  |  out|   10|   ap_memory|          v566|         array|
|v566_ce0       |  out|    1|   ap_memory|          v566|         array|
|v566_q0        |   in|   32|   ap_memory|          v566|         array|
|v567_address0  |  out|   10|   ap_memory|          v567|         array|
|v567_ce0       |  out|    1|   ap_memory|          v567|         array|
|v567_q0        |   in|   32|   ap_memory|          v567|         array|
|v568_address0  |  out|   10|   ap_memory|          v568|         array|
|v568_ce0       |  out|    1|   ap_memory|          v568|         array|
|v568_q0        |   in|   32|   ap_memory|          v568|         array|
|v569_address0  |  out|   14|   ap_memory|          v569|         array|
|v569_ce0       |  out|    1|   ap_memory|          v569|         array|
|v569_we0       |  out|    1|   ap_memory|          v569|         array|
|v569_d0        |  out|   32|   ap_memory|          v569|         array|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%v570 = alloca i64 1" [kernel.cpp:926]   --->   Operation 25 'alloca' 'v570' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%v571 = alloca i64 1" [kernel.cpp:928]   --->   Operation 26 'alloca' 'v571' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%v572 = alloca i64 1" [kernel.cpp:930]   --->   Operation 27 'alloca' 'v572' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%v573 = alloca i64 1" [kernel.cpp:932]   --->   Operation 28 'alloca' 'v573' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%v574 = alloca i64 1"   --->   Operation 29 'alloca' 'v574' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%v575 = alloca i64 1" [kernel.cpp:936]   --->   Operation 30 'alloca' 'v575' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%v576 = alloca i64 1" [kernel.cpp:938]   --->   Operation 31 'alloca' 'v576' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%v577 = alloca i64 1" [kernel.cpp:940]   --->   Operation 32 'alloca' 'v577' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%v578 = alloca i64 1" [kernel.cpp:942]   --->   Operation 33 'alloca' 'v578' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%v579 = alloca i64 1"   --->   Operation 34 'alloca' 'v579' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%v580 = alloca i64 1" [kernel.cpp:946]   --->   Operation 35 'alloca' 'v580' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln927 = call void @Linear_layer_qkv, i32 %v552, i32 %v553, i32 %v554, i32 %v570" [kernel.cpp:927]   --->   Operation 36 'call' 'call_ln927' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln927 = call void @Linear_layer_qkv, i32 %v552, i32 %v553, i32 %v554, i32 %v570" [kernel.cpp:927]   --->   Operation 37 'call' 'call_ln927' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln929 = call void @Linear_layer_qkv, i32 %v552, i32 %v555, i32 %v556, i32 %v571" [kernel.cpp:929]   --->   Operation 38 'call' 'call_ln929' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln929 = call void @Linear_layer_qkv, i32 %v552, i32 %v555, i32 %v556, i32 %v571" [kernel.cpp:929]   --->   Operation 39 'call' 'call_ln929' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln931 = call void @Linear_layer_qkv, i32 %v552, i32 %v557, i32 %v558, i32 %v572" [kernel.cpp:931]   --->   Operation 40 'call' 'call_ln931' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln931 = call void @Linear_layer_qkv, i32 %v552, i32 %v557, i32 %v558, i32 %v572" [kernel.cpp:931]   --->   Operation 41 'call' 'call_ln931' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln933 = call void @Self_attention, i32 %v570, i32 %v571, i32 %v572, i32 %v573" [kernel.cpp:933]   --->   Operation 42 'call' 'call_ln933' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln933 = call void @Self_attention, i32 %v570, i32 %v571, i32 %v572, i32 %v573" [kernel.cpp:933]   --->   Operation 43 'call' 'call_ln933' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 44 [2/2] (0.00ns)   --->   "%call_ln935 = call void @Linear_layer_ds0, i32 %v573, i32 %v559, i32 %v560, i32 %v574" [kernel.cpp:935]   --->   Operation 44 'call' 'call_ln935' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln935 = call void @Linear_layer_ds0, i32 %v573, i32 %v559, i32 %v560, i32 %v574" [kernel.cpp:935]   --->   Operation 45 'call' 'call_ln935' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28, i32 %v552, i32 %v574, i32 %v575"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28, i32 %v552, i32 %v574, i32 %v575"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln939 = call void @Layer_norm, i32 %v575, i32 %v565, i32 %v566, i32 %v576" [kernel.cpp:939]   --->   Operation 48 'call' 'call_ln939' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln939 = call void @Layer_norm, i32 %v575, i32 %v565, i32 %v566, i32 %v576" [kernel.cpp:939]   --->   Operation 49 'call' 'call_ln939' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln941 = call void @Linear_layer_ds1, i32 %v576, i32 %v561, i32 %v562, i32 %v577" [kernel.cpp:941]   --->   Operation 50 'call' 'call_ln941' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln941 = call void @Linear_layer_ds1, i32 %v576, i32 %v561, i32 %v562, i32 %v577" [kernel.cpp:941]   --->   Operation 51 'call' 'call_ln941' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37, i32 %v577, i32 %v578, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37, i32 %v577, i32 %v578, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln945 = call void @Linear_layer_ds2, i32 %v578, i32 %v563, i32 %v564, i32 %v579" [kernel.cpp:945]   --->   Operation 54 'call' 'call_ln945' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln945 = call void @Linear_layer_ds2, i32 %v578, i32 %v563, i32 %v564, i32 %v579" [kernel.cpp:945]   --->   Operation 55 'call' 'call_ln945' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812, i32 %v576, i32 %v579, i32 %v580"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812, i32 %v576, i32 %v579, i32 %v580"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln948 = call void @Layer_norm.1, i32 %v580, i32 %v567, i32 %v568, i32 %v569" [kernel.cpp:948]   --->   Operation 58 'call' 'call_ln948' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 59 [1/1] (0.00ns)   --->   "%spectopmodule_ln906 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [kernel.cpp:906]   --->   Operation 59 'spectopmodule' 'spectopmodule_ln906' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v552, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v552"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v553, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v553"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v554, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v554"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v555, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v555"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v556, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v556"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v557, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v557"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v558, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v558"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v559, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v559"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v560, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v560"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v561, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v561"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v562, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v562"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v563, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v563"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v564, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v564"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v565, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v565"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v566, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v566"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v567, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v567"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v568, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v568"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v569, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %v569"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln948 = call void @Layer_norm.1, i32 %v580, i32 %v567, i32 %v568, i32 %v569" [kernel.cpp:948]   --->   Operation 96 'call' 'call_ln948' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln949 = ret" [kernel.cpp:949]   --->   Operation 97 'ret' 'ret_ln949' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v552]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v553]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v554]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v555]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v556]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v557]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v558]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v559]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v560]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v561]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v562]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v563]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v564]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v565]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v566]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v567]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v568]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v569]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v570                (alloca       ) [ 0011111110000000000000000]
v571                (alloca       ) [ 0011111110000000000000000]
v572                (alloca       ) [ 0011111110000000000000000]
v573                (alloca       ) [ 0011111111100000000000000]
v574                (alloca       ) [ 0011111111111000000000000]
v575                (alloca       ) [ 0011111111111110000000000]
v576                (alloca       ) [ 0011111111111111111111100]
v577                (alloca       ) [ 0011111111111111111000000]
v578                (alloca       ) [ 0011111111111111111110000]
v579                (alloca       ) [ 0011111111111111111111100]
v580                (alloca       ) [ 0011111111111111111111111]
call_ln927          (call         ) [ 0000000000000000000000000]
call_ln929          (call         ) [ 0000000000000000000000000]
call_ln931          (call         ) [ 0000000000000000000000000]
call_ln933          (call         ) [ 0000000000000000000000000]
call_ln935          (call         ) [ 0000000000000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000]
call_ln939          (call         ) [ 0000000000000000000000000]
call_ln941          (call         ) [ 0000000000000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000]
call_ln945          (call         ) [ 0000000000000000000000000]
call_ln0            (call         ) [ 0000000000000000000000000]
spectopmodule_ln906 (spectopmodule) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000]
specinterface_ln0   (specinterface) [ 0000000000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 0000000000000000000000000]
call_ln948          (call         ) [ 0000000000000000000000000]
ret_ln949           (ret          ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v552">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v552"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v553">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v553"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v554">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v554"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v555">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v555"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v556">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v556"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v557">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v557"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v558">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v558"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v559">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v559"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v560">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v560"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v561">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v561"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v562">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v562"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="v563">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v563"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="v564">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v564"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="v565">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v565"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="v566">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v566"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="v567">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v567"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="v568">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v568"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="v569">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v569"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_qkv"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds0"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_norm"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Layer_norm.1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="v570_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v570/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="v571_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v571/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="v572_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v572/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="v573_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v573/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="v574_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v574/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="v575_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v575/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="v576_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v576/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="v577_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v577/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="v578_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v578/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="v579_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v579/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="v580_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v580/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_Linear_layer_qkv_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="0" index="3" bw="32" slack="0"/>
<pin id="153" dir="0" index="4" bw="32" slack="0"/>
<pin id="154" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln927/1 call_ln929/3 call_ln931/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_Self_attention_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="170" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln933/7 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_Linear_layer_ds0_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="0" index="3" bw="32" slack="0"/>
<pin id="177" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="178" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln935/9 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_Layer_norm_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="0" index="3" bw="32" slack="0"/>
<pin id="195" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="196" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln939/13 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_Linear_layer_ds1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="32" slack="0"/>
<pin id="205" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="206" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln941/15 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="0" index="4" bw="109" slack="0"/>
<pin id="216" dir="0" index="5" bw="105" slack="0"/>
<pin id="217" dir="0" index="6" bw="102" slack="0"/>
<pin id="218" dir="0" index="7" bw="97" slack="0"/>
<pin id="219" dir="0" index="8" bw="92" slack="0"/>
<pin id="220" dir="0" index="9" bw="87" slack="0"/>
<pin id="221" dir="0" index="10" bw="82" slack="0"/>
<pin id="222" dir="0" index="11" bw="77" slack="0"/>
<pin id="223" dir="0" index="12" bw="58" slack="0"/>
<pin id="224" dir="0" index="13" bw="26" slack="0"/>
<pin id="225" dir="0" index="14" bw="42" slack="0"/>
<pin id="226" dir="0" index="15" bw="58" slack="0"/>
<pin id="227" dir="0" index="16" bw="26" slack="0"/>
<pin id="228" dir="0" index="17" bw="42" slack="0"/>
<pin id="229" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/17 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_Linear_layer_ds2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="32" slack="0"/>
<pin id="250" dir="0" index="3" bw="32" slack="0"/>
<pin id="251" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="252" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln945/19 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/21 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_Layer_norm_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="0" index="3" bw="32" slack="0"/>
<pin id="268" dir="0" index="4" bw="32" slack="0"/>
<pin id="269" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln948/23 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_529/3 tmp_625/4 tmp_538/5 tmp_817/6 tmp_51/3 tmp_39/3 tmp_45/3 tmp_27/3 tmp_33/3 tmp_15/3 tmp_21/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_532/3 tmp_631/4 tmp_539/5 tmp_823/6 tmp_54/3 tmp_42/3 tmp_47/3 tmp_30/3 tmp_36/3 tmp_18/3 tmp_24/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_533/3 tmp_637/4 tmp_721/5 tmp_829/6 tmp_55/3 tmp_43/3 tmp_48/3 tmp_31/3 tmp_37/3 tmp_19/3 tmp_25/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="289" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v/3 v127_15/4 v127_31/5 v127_47/6 v4/9 v/3 v9/9 v237_2/10 v237_4/11 v237_6/12 v/13 v239_2/14 v239_4/15 v239_6/16 v239_8/17 v239_s/18 v239_11/19 v239_13/20 v239_15/21 v239_17/22 v239_19/23 v239_21/24 v239_23/25 v239_25/26 v239_27/27 v239_29/28 v239_31/29 v239_33/30 v239_35/31 v239_37/32 v239_39/33 v239_41/34 v239_43/35 v239_45/36 v239_47/37 v239_49/38 v239_51/39 v239_53/40 v311/5 v331/10 v360/3 v370/19 v378/8 v436/5 v456/10 v467/195 v526/5 v546/10 v360/3 v370/19 v378/8 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="293" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v127_1/3 v127_16/4 v127_32/5 v127_48/6 v147_1/9 v210_1/3 v237_1/9 v237_3/10 v237_5/11 v237_7/12 v239_1/13 v239_3/14 v239_5/15 v239_7/16 v239_9/17 v239_10/18 v239_12/19 v239_14/20 v239_16/21 v239_18/22 v239_20/23 v239_22/24 v239_24/25 v239_26/26 v239_28/27 v239_30/28 v239_32/29 v239_34/30 v239_36/31 v239_38/32 v239_40/33 v239_42/34 v239_44/35 v239_46/36 v239_48/37 v239_50/38 v239_52/39 v239_54/40 v304/4 v333/14 v429/4 v458/14 v474/199 v519/4 v548/14 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="296" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="297" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v8/7 v129_15/8 v129_31/9 v129_47/10 v6/17 v2/3 v5/7 v3/17 v240_2/18 v240_4/19 v240_6/20 v240_8/21 v240_s/22 v240_11/23 v240_13/24 v240_15/25 v240_17/26 v240_19/27 v240_21/28 v240_23/29 v240_25/30 v240_27/31 v240_29/32 v240_31/33 v240_33/34 v240_35/35 v240_37/36 v240_39/37 v240_41/38 v240_43/39 v240_45/40 v240_47/41 v240_49/42 v240_51/43 v240_53/44 v240_55/45 v240_57/46 v240_59/47 v240_61/48 v313/9 v334/18 v365/3 v382/12 v438/9 v459/18 v528/9 v549/18 v365/3 v382/12 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="301" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v129_1/7 v129_16/8 v129_32/9 v129_48/10 v150_1/17 v166_1/3 v212_1/7 v240_1/17 v240_3/18 v240_5/19 v240_7/20 v240_9/21 v240_10/22 v240_12/23 v240_14/24 v240_16/25 v240_18/26 v240_20/27 v240_22/28 v240_24/29 v240_26/30 v240_28/31 v240_30/32 v240_32/33 v240_34/34 v240_36/35 v240_38/36 v240_40/37 v240_42/38 v240_44/39 v240_46/40 v240_48/41 v240_50/42 v240_52/43 v240_54/44 v240_56/45 v240_58/46 v240_60/47 v240_62/48 v306/8 v367/3 v431/8 v521/8 v367/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="304" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="v/3 v8/3 v236_2/4 v236_4/5 v236_6/6 v236_8/7 v236_s/8 v236_11/9 v236_13/10 v236_15/11 v236_17/12 v236_19/13 v236_21/14 v236_23/15 v236_25/16 v236_27/17 v236_29/18 v236_31/19 v236_33/20 v236_35/21 v236_37/22 v236_39/23 v236_41/24 v236_43/25 v236_45/26 v236_47/27 v236_49/28 v236_51/29 v236_53/30 v236_55/31 v236_57/32 v236_59/33 v236_61/34 v330/4 v455/4 v545/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="308" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="v1/13 v336/34 v344/4 v358/3 v362/7 v371/23 v377/3 v461/34 v470/105 v551/34 v344/4 v358/3 v362/7 v371/23 v377/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="312" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v161_1/18 v384/28 v473/194 v384/28 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="315" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="v/18 v468/92 v/18 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="318" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv/9 x_assign/4 conv/9 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="322" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="v2/20 v1/20 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="325" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="326" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add/11 add/11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="66" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="66" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="66" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="66" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="66" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="66" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="66" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="66" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="66" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="66" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="66" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="68" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="159"><net_src comp="104" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="8" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="171"><net_src comp="70" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="72" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="188"><net_src comp="74" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="197"><net_src comp="76" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="207"><net_src comp="78" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="230"><net_src comp="80" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="232"><net_src comp="38" pin="0"/><net_sink comp="210" pin=4"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="210" pin=5"/></net>

<net id="234"><net_src comp="42" pin="0"/><net_sink comp="210" pin=6"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="210" pin=7"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="210" pin=8"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="210" pin=9"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="210" pin=10"/></net>

<net id="239"><net_src comp="52" pin="0"/><net_sink comp="210" pin=11"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="210" pin=12"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="210" pin=13"/></net>

<net id="242"><net_src comp="58" pin="0"/><net_sink comp="210" pin=14"/></net>

<net id="243"><net_src comp="60" pin="0"/><net_sink comp="210" pin=15"/></net>

<net id="244"><net_src comp="62" pin="0"/><net_sink comp="210" pin=16"/></net>

<net id="245"><net_src comp="64" pin="0"/><net_sink comp="210" pin=17"/></net>

<net id="253"><net_src comp="82" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="22" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="262"><net_src comp="84" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="270"><net_src comp="86" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="30" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="32" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="263" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v569 | {23 24 }
 - Input state : 
	Port: Bert_layer : v552 | {1 2 3 4 5 6 11 12 }
	Port: Bert_layer : v553 | {1 2 }
	Port: Bert_layer : v554 | {1 2 }
	Port: Bert_layer : v555 | {3 4 }
	Port: Bert_layer : v556 | {3 4 }
	Port: Bert_layer : v557 | {5 6 }
	Port: Bert_layer : v558 | {5 6 }
	Port: Bert_layer : v559 | {9 10 }
	Port: Bert_layer : v560 | {9 10 }
	Port: Bert_layer : v561 | {15 16 }
	Port: Bert_layer : v562 | {15 16 }
	Port: Bert_layer : v563 | {19 20 }
	Port: Bert_layer : v564 | {19 20 }
	Port: Bert_layer : v565 | {13 14 }
	Port: Bert_layer : v566 | {13 14 }
	Port: Bert_layer : v567 | {23 24 }
	Port: Bert_layer : v568 | {23 24 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V | {17 18 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log0_lut_table_array_V | {17 18 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V | {17 18 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V | {17 18 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V | {17 18 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V | {17 18 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V | {17 18 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V | {17 18 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V | {17 18 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V | {17 18 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V | {17 18 }
	Port: Bert_layer : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V | {17 18 }
	Port: Bert_layer : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {17 18 }
	Port: Bert_layer : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {17 18 }
	Port: Bert_layer : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {17 18 }
  - Chain level:
	State 1
		call_ln927 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                    Functional Unit                   |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |              grp_Linear_layer_qkv_fu_148             |   814   |    21   | 49.3473 |   3526  |   4472  |    0    |
|          |               grp_Self_attention_fu_164              |   110   |   656   | 1430.44 |  109553 |  156782 |    0    |
|          |              grp_Linear_layer_ds0_fu_172             |   814   |    23   | 44.5833 |   3667  |   4835  |    0    |
|          |  grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j28_fu_182  |    0    |    2    |  4.764  |   468   |   525   |    0    |
|   call   |                 grp_Layer_norm_fu_190                |    0    |    27   | 25.8852 |   4020  |   5186  |    0    |
|          |              grp_Linear_layer_ds1_fu_200             |   3220  |    23   | 44.5833 |   3737  |   4900  |    0    |
|          |  grp_Bert_layer_Pipeline_l_S_i_j_0_i38_l_j37_fu_210  |    0    |   127   | 97.2259 |  21637  |  17594  |    0    |
|          |              grp_Linear_layer_ds2_fu_246             |   3154  |    23   | 42.9953 |   3719  |   4893  |    0    |
|          | grp_Bert_layer_Pipeline_l_S_i_j_0_i28_l_j2812_fu_256 |    0    |    2    |  3.176  |   436   |   516   |    0    |
|          |                grp_Layer_norm_1_fu_263               |    0    |    27   | 25.8852 |   4020  |   5186  |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   dadd   |                      grp_fu_323                      |    0    |    3    |    0    |   630   |   1141  |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fadd   |                      grp_fu_305                      |    0    |    2    |    0    |   205   |   390   |    0    |
|          |                      grp_fu_309                      |    0    |    2    |    0    |   205   |   390   |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fmul   |                      grp_fu_286                      |    0    |    3    |    0    |   143   |   321   |    0    |
|          |                      grp_fu_290                      |    0    |    3    |    0    |   143   |   321   |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                      grp_fu_274                      |    0    |    0    |    0    |    0    |    0    |    0    |
|   fcmp   |                      grp_fu_278                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      grp_fu_282                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fdiv   |                      grp_fu_294                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      grp_fu_298                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  sitofp  |                      grp_fu_302                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  fptrunc |                      grp_fu_313                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fpext  |                      grp_fu_316                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   fsqrt  |                      grp_fu_319                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                      |   8112  |   944   | 1768.89 |  156109 |  207452 |    0    |
|----------|------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                       |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------------------------------------------------------------+--------+--------+--------+--------+
|         pow_reduce_anonymous_namespace_log0_lut_table_array_V         |    4   |    0   |    0   |    -   |
|pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V|    0   |    6   |    6   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V |    3   |    0   |    0   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V |    3   |    0   |    0   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V |    3   |    0   |    0   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V |    3   |    0   |    0   |    -   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V |    3   |    0   |    0   |    -   |
|  pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V |    3   |    0   |    0   |    -   |
|  pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V |    3   |    0   |    0   |    -   |
|     pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V     |    2   |    0   |    0   |    -   |
|      pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V      |    2   |    0   |    0   |    -   |
|      pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V      |    1   |    0   |    0   |    -   |
|     table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V     |    2   |    0   |    0   |    -   |
|      table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V      |    2   |    0   |    0   |    -   |
|      table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V      |    1   |    0   |    0   |    -   |
|                                  v570                                 |   32   |    0   |    0   |    0   |
|                                  v571                                 |   32   |    0   |    0   |    0   |
|                                  v572                                 |   32   |    0   |    0   |    0   |
|                                  v573                                 |   32   |    0   |    0   |    0   |
|                                  v574                                 |   32   |    0   |    0   |    0   |
|                                  v575                                 |   32   |    0   |    0   |    0   |
|                                  v576                                 |   32   |    0   |    0   |    0   |
|                                  v577                                 |   128  |    0   |    0   |    0   |
|                                  v578                                 |   128  |    0   |    0   |    0   |
|                                  v579                                 |   32   |    0   |    0   |    0   |
|                                  v580                                 |   32   |    0   |    0   |    0   |
+-----------------------------------------------------------------------+--------+--------+--------+--------+
|                                 Total                                 |   579  |    6   |    6   |    0   |
+-----------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
| grp_Linear_layer_qkv_fu_148 |  p2  |   3  |  32  |   96   ||    14   |
| grp_Linear_layer_qkv_fu_148 |  p3  |   3  |  32  |   96   ||    14   |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   192  ||  3.4146 ||    28   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |  8112  |   944  |  1768  | 156109 | 207452 |    0   |
|   Memory  |   579  |    -   |    -   |    6   |    6   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   28   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  8691  |   944  |  1772  | 156115 | 207486 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
