
FreeRTOS_SecureIOToggle_TrustZone_NonSecure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08040000  08040000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008490  08040200  08040200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08048690  08048690  00009690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08048800  08048800  0000a080  2**0
                  CONTENTS
  4 .ARM          00000008  08048800  08048800  00009800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08048808  08048808  0000a080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08048808  08048808  00009808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  08048810  08048810  00009810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20018000  08048818  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003958  20018080  08048898  0000a080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2001b9d8  08048898  0000a9d8  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000a080  2**0
                  CONTENTS, READONLY
 12 .debug_line   0001fb1e  00000000  00000000  0000a0b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line_str 000000b1  00000000  00000000  00029bd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_info   0001eebd  00000000  00000000  00029c85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000413e  00000000  00000000  00048b42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001ad0  00000000  00000000  0004cc80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001179c5  00000000  00000000  0004e750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 000014c3  00000000  00000000  00166115  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002c7a8  00000000  00000000  001675d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00193d80  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007754  00000000  00000000  00193dc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08040200 <__do_global_dtors_aux>:
 8040200:	b510      	push	{r4, lr}
 8040202:	4c05      	ldr	r4, [pc, #20]	@ (8040218 <__do_global_dtors_aux+0x18>)
 8040204:	7823      	ldrb	r3, [r4, #0]
 8040206:	b933      	cbnz	r3, 8040216 <__do_global_dtors_aux+0x16>
 8040208:	4b04      	ldr	r3, [pc, #16]	@ (804021c <__do_global_dtors_aux+0x1c>)
 804020a:	b113      	cbz	r3, 8040212 <__do_global_dtors_aux+0x12>
 804020c:	4804      	ldr	r0, [pc, #16]	@ (8040220 <__do_global_dtors_aux+0x20>)
 804020e:	f3af 8000 	nop.w
 8040212:	2301      	movs	r3, #1
 8040214:	7023      	strb	r3, [r4, #0]
 8040216:	bd10      	pop	{r4, pc}
 8040218:	20018080 	.word	0x20018080
 804021c:	00000000 	.word	0x00000000
 8040220:	08048638 	.word	0x08048638

08040224 <frame_dummy>:
 8040224:	b508      	push	{r3, lr}
 8040226:	4b03      	ldr	r3, [pc, #12]	@ (8040234 <frame_dummy+0x10>)
 8040228:	b11b      	cbz	r3, 8040232 <frame_dummy+0xe>
 804022a:	4903      	ldr	r1, [pc, #12]	@ (8040238 <frame_dummy+0x14>)
 804022c:	4803      	ldr	r0, [pc, #12]	@ (804023c <frame_dummy+0x18>)
 804022e:	f3af 8000 	nop.w
 8040232:	bd08      	pop	{r3, pc}
 8040234:	00000000 	.word	0x00000000
 8040238:	20018084 	.word	0x20018084
 804023c:	08048638 	.word	0x08048638

08040240 <__aeabi_uldivmod>:
 8040240:	b953      	cbnz	r3, 8040258 <__aeabi_uldivmod+0x18>
 8040242:	b94a      	cbnz	r2, 8040258 <__aeabi_uldivmod+0x18>
 8040244:	2900      	cmp	r1, #0
 8040246:	bf08      	it	eq
 8040248:	2800      	cmpeq	r0, #0
 804024a:	bf1c      	itt	ne
 804024c:	f04f 31ff 	movne.w	r1, #4294967295
 8040250:	f04f 30ff 	movne.w	r0, #4294967295
 8040254:	f000 b97e 	b.w	8040554 <__aeabi_idiv0>
 8040258:	f1ad 0c08 	sub.w	ip, sp, #8
 804025c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8040260:	f000 f806 	bl	8040270 <__udivmoddi4>
 8040264:	f8dd e004 	ldr.w	lr, [sp, #4]
 8040268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 804026c:	b004      	add	sp, #16
 804026e:	4770      	bx	lr

08040270 <__udivmoddi4>:
 8040270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8040274:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8040276:	460c      	mov	r4, r1
 8040278:	2b00      	cmp	r3, #0
 804027a:	d14d      	bne.n	8040318 <__udivmoddi4+0xa8>
 804027c:	428a      	cmp	r2, r1
 804027e:	460f      	mov	r7, r1
 8040280:	4684      	mov	ip, r0
 8040282:	4696      	mov	lr, r2
 8040284:	fab2 f382 	clz	r3, r2
 8040288:	d960      	bls.n	804034c <__udivmoddi4+0xdc>
 804028a:	b14b      	cbz	r3, 80402a0 <__udivmoddi4+0x30>
 804028c:	fa02 fe03 	lsl.w	lr, r2, r3
 8040290:	f1c3 0220 	rsb	r2, r3, #32
 8040294:	409f      	lsls	r7, r3
 8040296:	fa00 fc03 	lsl.w	ip, r0, r3
 804029a:	fa20 f202 	lsr.w	r2, r0, r2
 804029e:	4317      	orrs	r7, r2
 80402a0:	ea4f 461e 	mov.w	r6, lr, lsr #16
 80402a4:	fa1f f48e 	uxth.w	r4, lr
 80402a8:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80402ac:	fbb7 f1f6 	udiv	r1, r7, r6
 80402b0:	fb06 7711 	mls	r7, r6, r1, r7
 80402b4:	fb01 f004 	mul.w	r0, r1, r4
 80402b8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80402bc:	4290      	cmp	r0, r2
 80402be:	d908      	bls.n	80402d2 <__udivmoddi4+0x62>
 80402c0:	eb1e 0202 	adds.w	r2, lr, r2
 80402c4:	f101 37ff 	add.w	r7, r1, #4294967295
 80402c8:	d202      	bcs.n	80402d0 <__udivmoddi4+0x60>
 80402ca:	4290      	cmp	r0, r2
 80402cc:	f200 812d 	bhi.w	804052a <__udivmoddi4+0x2ba>
 80402d0:	4639      	mov	r1, r7
 80402d2:	1a12      	subs	r2, r2, r0
 80402d4:	fa1f fc8c 	uxth.w	ip, ip
 80402d8:	fbb2 f0f6 	udiv	r0, r2, r6
 80402dc:	fb06 2210 	mls	r2, r6, r0, r2
 80402e0:	fb00 f404 	mul.w	r4, r0, r4
 80402e4:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 80402e8:	4564      	cmp	r4, ip
 80402ea:	d908      	bls.n	80402fe <__udivmoddi4+0x8e>
 80402ec:	eb1e 0c0c 	adds.w	ip, lr, ip
 80402f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80402f4:	d202      	bcs.n	80402fc <__udivmoddi4+0x8c>
 80402f6:	4564      	cmp	r4, ip
 80402f8:	f200 811a 	bhi.w	8040530 <__udivmoddi4+0x2c0>
 80402fc:	4610      	mov	r0, r2
 80402fe:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8040302:	ebac 0c04 	sub.w	ip, ip, r4
 8040306:	2100      	movs	r1, #0
 8040308:	b125      	cbz	r5, 8040314 <__udivmoddi4+0xa4>
 804030a:	fa2c f303 	lsr.w	r3, ip, r3
 804030e:	2200      	movs	r2, #0
 8040310:	e9c5 3200 	strd	r3, r2, [r5]
 8040314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8040318:	428b      	cmp	r3, r1
 804031a:	d905      	bls.n	8040328 <__udivmoddi4+0xb8>
 804031c:	b10d      	cbz	r5, 8040322 <__udivmoddi4+0xb2>
 804031e:	e9c5 0100 	strd	r0, r1, [r5]
 8040322:	2100      	movs	r1, #0
 8040324:	4608      	mov	r0, r1
 8040326:	e7f5      	b.n	8040314 <__udivmoddi4+0xa4>
 8040328:	fab3 f183 	clz	r1, r3
 804032c:	2900      	cmp	r1, #0
 804032e:	d14d      	bne.n	80403cc <__udivmoddi4+0x15c>
 8040330:	42a3      	cmp	r3, r4
 8040332:	f0c0 80f2 	bcc.w	804051a <__udivmoddi4+0x2aa>
 8040336:	4290      	cmp	r0, r2
 8040338:	f080 80ef 	bcs.w	804051a <__udivmoddi4+0x2aa>
 804033c:	4606      	mov	r6, r0
 804033e:	4623      	mov	r3, r4
 8040340:	4608      	mov	r0, r1
 8040342:	2d00      	cmp	r5, #0
 8040344:	d0e6      	beq.n	8040314 <__udivmoddi4+0xa4>
 8040346:	e9c5 6300 	strd	r6, r3, [r5]
 804034a:	e7e3      	b.n	8040314 <__udivmoddi4+0xa4>
 804034c:	2b00      	cmp	r3, #0
 804034e:	f040 80a2 	bne.w	8040496 <__udivmoddi4+0x226>
 8040352:	1a8a      	subs	r2, r1, r2
 8040354:	ea4f 471e 	mov.w	r7, lr, lsr #16
 8040358:	fa1f f68e 	uxth.w	r6, lr
 804035c:	2101      	movs	r1, #1
 804035e:	fbb2 f4f7 	udiv	r4, r2, r7
 8040362:	fb07 2014 	mls	r0, r7, r4, r2
 8040366:	ea4f 421c 	mov.w	r2, ip, lsr #16
 804036a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 804036e:	fb06 f004 	mul.w	r0, r6, r4
 8040372:	4290      	cmp	r0, r2
 8040374:	d90f      	bls.n	8040396 <__udivmoddi4+0x126>
 8040376:	eb1e 0202 	adds.w	r2, lr, r2
 804037a:	f104 38ff 	add.w	r8, r4, #4294967295
 804037e:	bf2c      	ite	cs
 8040380:	f04f 0901 	movcs.w	r9, #1
 8040384:	f04f 0900 	movcc.w	r9, #0
 8040388:	4290      	cmp	r0, r2
 804038a:	d903      	bls.n	8040394 <__udivmoddi4+0x124>
 804038c:	f1b9 0f00 	cmp.w	r9, #0
 8040390:	f000 80c8 	beq.w	8040524 <__udivmoddi4+0x2b4>
 8040394:	4644      	mov	r4, r8
 8040396:	1a12      	subs	r2, r2, r0
 8040398:	fa1f fc8c 	uxth.w	ip, ip
 804039c:	fbb2 f0f7 	udiv	r0, r2, r7
 80403a0:	fb07 2210 	mls	r2, r7, r0, r2
 80403a4:	fb00 f606 	mul.w	r6, r0, r6
 80403a8:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 80403ac:	4566      	cmp	r6, ip
 80403ae:	d908      	bls.n	80403c2 <__udivmoddi4+0x152>
 80403b0:	eb1e 0c0c 	adds.w	ip, lr, ip
 80403b4:	f100 32ff 	add.w	r2, r0, #4294967295
 80403b8:	d202      	bcs.n	80403c0 <__udivmoddi4+0x150>
 80403ba:	4566      	cmp	r6, ip
 80403bc:	f200 80bb 	bhi.w	8040536 <__udivmoddi4+0x2c6>
 80403c0:	4610      	mov	r0, r2
 80403c2:	ebac 0c06 	sub.w	ip, ip, r6
 80403c6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80403ca:	e79d      	b.n	8040308 <__udivmoddi4+0x98>
 80403cc:	f1c1 0620 	rsb	r6, r1, #32
 80403d0:	408b      	lsls	r3, r1
 80403d2:	fa04 fe01 	lsl.w	lr, r4, r1
 80403d6:	fa22 f706 	lsr.w	r7, r2, r6
 80403da:	fa20 fc06 	lsr.w	ip, r0, r6
 80403de:	40f4      	lsrs	r4, r6
 80403e0:	408a      	lsls	r2, r1
 80403e2:	431f      	orrs	r7, r3
 80403e4:	ea4e 030c 	orr.w	r3, lr, ip
 80403e8:	fa00 fe01 	lsl.w	lr, r0, r1
 80403ec:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80403f0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80403f4:	fa1f fc87 	uxth.w	ip, r7
 80403f8:	fbb4 f0f8 	udiv	r0, r4, r8
 80403fc:	fb08 4410 	mls	r4, r8, r0, r4
 8040400:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8040404:	fb00 f90c 	mul.w	r9, r0, ip
 8040408:	45a1      	cmp	r9, r4
 804040a:	d90e      	bls.n	804042a <__udivmoddi4+0x1ba>
 804040c:	193c      	adds	r4, r7, r4
 804040e:	f100 3aff 	add.w	sl, r0, #4294967295
 8040412:	bf2c      	ite	cs
 8040414:	f04f 0b01 	movcs.w	fp, #1
 8040418:	f04f 0b00 	movcc.w	fp, #0
 804041c:	45a1      	cmp	r9, r4
 804041e:	d903      	bls.n	8040428 <__udivmoddi4+0x1b8>
 8040420:	f1bb 0f00 	cmp.w	fp, #0
 8040424:	f000 8093 	beq.w	804054e <__udivmoddi4+0x2de>
 8040428:	4650      	mov	r0, sl
 804042a:	eba4 0409 	sub.w	r4, r4, r9
 804042e:	fa1f f983 	uxth.w	r9, r3
 8040432:	fbb4 f3f8 	udiv	r3, r4, r8
 8040436:	fb08 4413 	mls	r4, r8, r3, r4
 804043a:	fb03 fc0c 	mul.w	ip, r3, ip
 804043e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8040442:	45a4      	cmp	ip, r4
 8040444:	d906      	bls.n	8040454 <__udivmoddi4+0x1e4>
 8040446:	193c      	adds	r4, r7, r4
 8040448:	f103 38ff 	add.w	r8, r3, #4294967295
 804044c:	d201      	bcs.n	8040452 <__udivmoddi4+0x1e2>
 804044e:	45a4      	cmp	ip, r4
 8040450:	d87a      	bhi.n	8040548 <__udivmoddi4+0x2d8>
 8040452:	4643      	mov	r3, r8
 8040454:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8040458:	eba4 040c 	sub.w	r4, r4, ip
 804045c:	fba0 9802 	umull	r9, r8, r0, r2
 8040460:	4544      	cmp	r4, r8
 8040462:	46cc      	mov	ip, r9
 8040464:	4643      	mov	r3, r8
 8040466:	d302      	bcc.n	804046e <__udivmoddi4+0x1fe>
 8040468:	d106      	bne.n	8040478 <__udivmoddi4+0x208>
 804046a:	45ce      	cmp	lr, r9
 804046c:	d204      	bcs.n	8040478 <__udivmoddi4+0x208>
 804046e:	3801      	subs	r0, #1
 8040470:	ebb9 0c02 	subs.w	ip, r9, r2
 8040474:	eb68 0307 	sbc.w	r3, r8, r7
 8040478:	b15d      	cbz	r5, 8040492 <__udivmoddi4+0x222>
 804047a:	ebbe 020c 	subs.w	r2, lr, ip
 804047e:	eb64 0403 	sbc.w	r4, r4, r3
 8040482:	fa04 f606 	lsl.w	r6, r4, r6
 8040486:	fa22 f301 	lsr.w	r3, r2, r1
 804048a:	40cc      	lsrs	r4, r1
 804048c:	431e      	orrs	r6, r3
 804048e:	e9c5 6400 	strd	r6, r4, [r5]
 8040492:	2100      	movs	r1, #0
 8040494:	e73e      	b.n	8040314 <__udivmoddi4+0xa4>
 8040496:	fa02 fe03 	lsl.w	lr, r2, r3
 804049a:	f1c3 0120 	rsb	r1, r3, #32
 804049e:	fa04 f203 	lsl.w	r2, r4, r3
 80404a2:	fa00 fc03 	lsl.w	ip, r0, r3
 80404a6:	40cc      	lsrs	r4, r1
 80404a8:	ea4f 471e 	mov.w	r7, lr, lsr #16
 80404ac:	fa20 f101 	lsr.w	r1, r0, r1
 80404b0:	fa1f f68e 	uxth.w	r6, lr
 80404b4:	fbb4 f0f7 	udiv	r0, r4, r7
 80404b8:	430a      	orrs	r2, r1
 80404ba:	fb07 4410 	mls	r4, r7, r0, r4
 80404be:	0c11      	lsrs	r1, r2, #16
 80404c0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80404c4:	fb00 f406 	mul.w	r4, r0, r6
 80404c8:	428c      	cmp	r4, r1
 80404ca:	d90e      	bls.n	80404ea <__udivmoddi4+0x27a>
 80404cc:	eb1e 0101 	adds.w	r1, lr, r1
 80404d0:	f100 38ff 	add.w	r8, r0, #4294967295
 80404d4:	bf2c      	ite	cs
 80404d6:	f04f 0901 	movcs.w	r9, #1
 80404da:	f04f 0900 	movcc.w	r9, #0
 80404de:	428c      	cmp	r4, r1
 80404e0:	d902      	bls.n	80404e8 <__udivmoddi4+0x278>
 80404e2:	f1b9 0f00 	cmp.w	r9, #0
 80404e6:	d02c      	beq.n	8040542 <__udivmoddi4+0x2d2>
 80404e8:	4640      	mov	r0, r8
 80404ea:	1b09      	subs	r1, r1, r4
 80404ec:	b292      	uxth	r2, r2
 80404ee:	fbb1 f4f7 	udiv	r4, r1, r7
 80404f2:	fb07 1114 	mls	r1, r7, r4, r1
 80404f6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80404fa:	fb04 f106 	mul.w	r1, r4, r6
 80404fe:	4291      	cmp	r1, r2
 8040500:	d907      	bls.n	8040512 <__udivmoddi4+0x2a2>
 8040502:	eb1e 0202 	adds.w	r2, lr, r2
 8040506:	f104 38ff 	add.w	r8, r4, #4294967295
 804050a:	d201      	bcs.n	8040510 <__udivmoddi4+0x2a0>
 804050c:	4291      	cmp	r1, r2
 804050e:	d815      	bhi.n	804053c <__udivmoddi4+0x2cc>
 8040510:	4644      	mov	r4, r8
 8040512:	1a52      	subs	r2, r2, r1
 8040514:	ea44 4100 	orr.w	r1, r4, r0, lsl #16
 8040518:	e721      	b.n	804035e <__udivmoddi4+0xee>
 804051a:	1a86      	subs	r6, r0, r2
 804051c:	eb64 0303 	sbc.w	r3, r4, r3
 8040520:	2001      	movs	r0, #1
 8040522:	e70e      	b.n	8040342 <__udivmoddi4+0xd2>
 8040524:	3c02      	subs	r4, #2
 8040526:	4472      	add	r2, lr
 8040528:	e735      	b.n	8040396 <__udivmoddi4+0x126>
 804052a:	3902      	subs	r1, #2
 804052c:	4472      	add	r2, lr
 804052e:	e6d0      	b.n	80402d2 <__udivmoddi4+0x62>
 8040530:	44f4      	add	ip, lr
 8040532:	3802      	subs	r0, #2
 8040534:	e6e3      	b.n	80402fe <__udivmoddi4+0x8e>
 8040536:	44f4      	add	ip, lr
 8040538:	3802      	subs	r0, #2
 804053a:	e742      	b.n	80403c2 <__udivmoddi4+0x152>
 804053c:	3c02      	subs	r4, #2
 804053e:	4472      	add	r2, lr
 8040540:	e7e7      	b.n	8040512 <__udivmoddi4+0x2a2>
 8040542:	3802      	subs	r0, #2
 8040544:	4471      	add	r1, lr
 8040546:	e7d0      	b.n	80404ea <__udivmoddi4+0x27a>
 8040548:	3b02      	subs	r3, #2
 804054a:	443c      	add	r4, r7
 804054c:	e782      	b.n	8040454 <__udivmoddi4+0x1e4>
 804054e:	3802      	subs	r0, #2
 8040550:	443c      	add	r4, r7
 8040552:	e76a      	b.n	804042a <__udivmoddi4+0x1ba>

08040554 <__aeabi_idiv0>:
 8040554:	4770      	bx	lr
 8040556:	bf00      	nop

08040558 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8040558:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8040590 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 804055c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 804055e:	e003      	b.n	8040568 <LoopCopyDataInit>

08040560 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8040560:	4b0c      	ldr	r3, [pc, #48]	@ (8040594 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8040562:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8040564:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8040566:	3104      	adds	r1, #4

08040568 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8040568:	480b      	ldr	r0, [pc, #44]	@ (8040598 <LoopForever+0xa>)
	ldr	r3, =_edata
 804056a:	4b0c      	ldr	r3, [pc, #48]	@ (804059c <LoopForever+0xe>)
	adds	r2, r0, r1
 804056c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 804056e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8040570:	d3f6      	bcc.n	8040560 <CopyDataInit>
	ldr	r2, =_sbss
 8040572:	4a0b      	ldr	r2, [pc, #44]	@ (80405a0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8040574:	e002      	b.n	804057c <LoopFillZerobss>

08040576 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8040576:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8040578:	f842 3b04 	str.w	r3, [r2], #4

0804057c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 804057c:	4b09      	ldr	r3, [pc, #36]	@ (80405a4 <LoopForever+0x16>)
	cmp	r2, r3
 804057e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8040580:	d3f9      	bcc.n	8040576 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8040582:	f000 fc1f 	bl	8040dc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8040586:	f007 fa75 	bl	8047a74 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 804058a:	f000 f819 	bl	80405c0 <main>

0804058e <LoopForever>:

LoopForever:
    b LoopForever
 804058e:	e7fe      	b.n	804058e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8040590:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8040594:	08048818 	.word	0x08048818
	ldr	r0, =_sdata
 8040598:	20018000 	.word	0x20018000
	ldr	r3, =_edata
 804059c:	20018080 	.word	0x20018080
	ldr	r2, =_sbss
 80405a0:	20018080 	.word	0x20018080
	ldr	r3, = _ebss
 80405a4:	2001b9d8 	.word	0x2001b9d8

080405a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80405a8:	e7fe      	b.n	80405a8 <ADC1_2_IRQHandler>

080405aa <vApplicationStackOverflowHook>:
/* Hook prototypes */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);

/* USER CODE BEGIN 4 */
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 80405aa:	b480      	push	{r7}
 80405ac:	b083      	sub	sp, #12
 80405ae:	af00      	add	r7, sp, #0
 80405b0:	6078      	str	r0, [r7, #4]
 80405b2:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 80405b4:	bf00      	nop
 80405b6:	370c      	adds	r7, #12
 80405b8:	46bd      	mov	sp, r7
 80405ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80405be:	4770      	bx	lr

080405c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80405c0:	b580      	push	{r7, lr}
 80405c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80405c4:	f000 fc12 	bl	8040dec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80405c8:	f000 f834 	bl	8040634 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80405cc:	f000 f8d0 	bl	8040770 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80405d0:	f000 f882 	bl	80406d8 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80405d4:	f004 fac2 	bl	8044b5c <osKernelInitialize>

  uart_mutex = xSemaphoreCreateMutex();
 80405d8:	2001      	movs	r0, #1
 80405da:	f005 f9cd 	bl	8045978 <xQueueCreateMutex>
 80405de:	4603      	mov	r3, r0
 80405e0:	4a0d      	ldr	r2, [pc, #52]	@ (8040618 <main+0x58>)
 80405e2:	6013      	str	r3, [r2, #0]
  if (uart_mutex == NULL) {
 80405e4:	4b0c      	ldr	r3, [pc, #48]	@ (8040618 <main+0x58>)
 80405e6:	681b      	ldr	r3, [r3, #0]
 80405e8:	2b00      	cmp	r3, #0
 80405ea:	d101      	bne.n	80405f0 <main+0x30>
      Error_Handler();  // Or handle the error gracefully
 80405ec:	f000 fa22 	bl	8040a34 <Error_Handler>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of LEDThreadHandle */
  LEDThreadHandleHandle = osThreadNew(LED_Thread, NULL, &LEDThreadHandle_attributes);
 80405f0:	4a0a      	ldr	r2, [pc, #40]	@ (804061c <main+0x5c>)
 80405f2:	2100      	movs	r1, #0
 80405f4:	480a      	ldr	r0, [pc, #40]	@ (8040620 <main+0x60>)
 80405f6:	f004 fafb 	bl	8044bf0 <osThreadNew>
 80405fa:	4603      	mov	r3, r0
 80405fc:	4a09      	ldr	r2, [pc, #36]	@ (8040624 <main+0x64>)
 80405fe:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8040600:	4a09      	ldr	r2, [pc, #36]	@ (8040628 <main+0x68>)
 8040602:	2100      	movs	r1, #0
 8040604:	4809      	ldr	r0, [pc, #36]	@ (804062c <main+0x6c>)
 8040606:	f004 faf3 	bl	8044bf0 <osThreadNew>
 804060a:	4603      	mov	r3, r0
 804060c:	4a08      	ldr	r2, [pc, #32]	@ (8040630 <main+0x70>)
 804060e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8040610:	f004 fac8 	bl	8044ba4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8040614:	bf00      	nop
 8040616:	e7fd      	b.n	8040614 <main+0x54>
 8040618:	2001809c 	.word	0x2001809c
 804061c:	08048704 	.word	0x08048704
 8040620:	080407f5 	.word	0x080407f5
 8040624:	20018134 	.word	0x20018134
 8040628:	08048728 	.word	0x08048728
 804062c:	08040925 	.word	0x08040925
 8040630:	20018138 	.word	0x20018138

08040634 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8040634:	b580      	push	{r7, lr}
 8040636:	b098      	sub	sp, #96	@ 0x60
 8040638:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 804063a:	f107 0318 	add.w	r3, r7, #24
 804063e:	2248      	movs	r2, #72	@ 0x48
 8040640:	2100      	movs	r1, #0
 8040642:	4618      	mov	r0, r3
 8040644:	f007 f9c1 	bl	80479ca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8040648:	1d3b      	adds	r3, r7, #4
 804064a:	2200      	movs	r2, #0
 804064c:	601a      	str	r2, [r3, #0]
 804064e:	605a      	str	r2, [r3, #4]
 8040650:	609a      	str	r2, [r3, #8]
 8040652:	60da      	str	r2, [r3, #12]
 8040654:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 8040656:	2000      	movs	r0, #0
 8040658:	f000 ff44 	bl	80414e4 <HAL_PWREx_ControlVoltageScaling>
 804065c:	4603      	mov	r3, r0
 804065e:	2b00      	cmp	r3, #0
 8040660:	d001      	beq.n	8040666 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8040662:	f000 f9e7 	bl	8040a34 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8040666:	2310      	movs	r3, #16
 8040668:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 804066a:	2301      	movs	r3, #1
 804066c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 804066e:	2300      	movs	r3, #0
 8040670:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8040672:	2360      	movs	r3, #96	@ 0x60
 8040674:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8040676:	2302      	movs	r3, #2
 8040678:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 804067a:	2301      	movs	r3, #1
 804067c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 804067e:	2301      	movs	r3, #1
 8040680:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 8040682:	2337      	movs	r3, #55	@ 0x37
 8040684:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8040686:	2307      	movs	r3, #7
 8040688:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 804068a:	2302      	movs	r3, #2
 804068c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 804068e:	2302      	movs	r3, #2
 8040690:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8040692:	f107 0318 	add.w	r3, r7, #24
 8040696:	4618      	mov	r0, r3
 8040698:	f000 ffb4 	bl	8041604 <HAL_RCC_OscConfig>
 804069c:	4603      	mov	r3, r0
 804069e:	2b00      	cmp	r3, #0
 80406a0:	d001      	beq.n	80406a6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80406a2:	f000 f9c7 	bl	8040a34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80406a6:	230f      	movs	r3, #15
 80406a8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80406aa:	2303      	movs	r3, #3
 80406ac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80406ae:	2300      	movs	r3, #0
 80406b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80406b2:	2300      	movs	r3, #0
 80406b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80406b6:	2300      	movs	r3, #0
 80406b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80406ba:	1d3b      	adds	r3, r7, #4
 80406bc:	2105      	movs	r1, #5
 80406be:	4618      	mov	r0, r3
 80406c0:	f001 fc76 	bl	8041fb0 <HAL_RCC_ClockConfig>
 80406c4:	4603      	mov	r3, r0
 80406c6:	2b00      	cmp	r3, #0
 80406c8:	d001      	beq.n	80406ce <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80406ca:	f000 f9b3 	bl	8040a34 <Error_Handler>
  }
}
 80406ce:	bf00      	nop
 80406d0:	3760      	adds	r7, #96	@ 0x60
 80406d2:	46bd      	mov	sp, r7
 80406d4:	bd80      	pop	{r7, pc}
	...

080406d8 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80406d8:	b580      	push	{r7, lr}
 80406da:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80406dc:	4b22      	ldr	r3, [pc, #136]	@ (8040768 <MX_LPUART1_UART_Init+0x90>)
 80406de:	4a23      	ldr	r2, [pc, #140]	@ (804076c <MX_LPUART1_UART_Init+0x94>)
 80406e0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80406e2:	4b21      	ldr	r3, [pc, #132]	@ (8040768 <MX_LPUART1_UART_Init+0x90>)
 80406e4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80406e8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80406ea:	4b1f      	ldr	r3, [pc, #124]	@ (8040768 <MX_LPUART1_UART_Init+0x90>)
 80406ec:	2200      	movs	r2, #0
 80406ee:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80406f0:	4b1d      	ldr	r3, [pc, #116]	@ (8040768 <MX_LPUART1_UART_Init+0x90>)
 80406f2:	2200      	movs	r2, #0
 80406f4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80406f6:	4b1c      	ldr	r3, [pc, #112]	@ (8040768 <MX_LPUART1_UART_Init+0x90>)
 80406f8:	2200      	movs	r2, #0
 80406fa:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80406fc:	4b1a      	ldr	r3, [pc, #104]	@ (8040768 <MX_LPUART1_UART_Init+0x90>)
 80406fe:	220c      	movs	r2, #12
 8040700:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8040702:	4b19      	ldr	r3, [pc, #100]	@ (8040768 <MX_LPUART1_UART_Init+0x90>)
 8040704:	2200      	movs	r2, #0
 8040706:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8040708:	4b17      	ldr	r3, [pc, #92]	@ (8040768 <MX_LPUART1_UART_Init+0x90>)
 804070a:	2200      	movs	r2, #0
 804070c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 804070e:	4b16      	ldr	r3, [pc, #88]	@ (8040768 <MX_LPUART1_UART_Init+0x90>)
 8040710:	2200      	movs	r2, #0
 8040712:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8040714:	4b14      	ldr	r3, [pc, #80]	@ (8040768 <MX_LPUART1_UART_Init+0x90>)
 8040716:	2200      	movs	r2, #0
 8040718:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 804071a:	4b13      	ldr	r3, [pc, #76]	@ (8040768 <MX_LPUART1_UART_Init+0x90>)
 804071c:	2200      	movs	r2, #0
 804071e:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8040720:	4811      	ldr	r0, [pc, #68]	@ (8040768 <MX_LPUART1_UART_Init+0x90>)
 8040722:	f002 ff33 	bl	804358c <HAL_UART_Init>
 8040726:	4603      	mov	r3, r0
 8040728:	2b00      	cmp	r3, #0
 804072a:	d001      	beq.n	8040730 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 804072c:	f000 f982 	bl	8040a34 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8040730:	2100      	movs	r1, #0
 8040732:	480d      	ldr	r0, [pc, #52]	@ (8040768 <MX_LPUART1_UART_Init+0x90>)
 8040734:	f004 f903 	bl	804493e <HAL_UARTEx_SetTxFifoThreshold>
 8040738:	4603      	mov	r3, r0
 804073a:	2b00      	cmp	r3, #0
 804073c:	d001      	beq.n	8040742 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 804073e:	f000 f979 	bl	8040a34 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8040742:	2100      	movs	r1, #0
 8040744:	4808      	ldr	r0, [pc, #32]	@ (8040768 <MX_LPUART1_UART_Init+0x90>)
 8040746:	f004 f938 	bl	80449ba <HAL_UARTEx_SetRxFifoThreshold>
 804074a:	4603      	mov	r3, r0
 804074c:	2b00      	cmp	r3, #0
 804074e:	d001      	beq.n	8040754 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8040750:	f000 f970 	bl	8040a34 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8040754:	4804      	ldr	r0, [pc, #16]	@ (8040768 <MX_LPUART1_UART_Init+0x90>)
 8040756:	f004 f8b9 	bl	80448cc <HAL_UARTEx_DisableFifoMode>
 804075a:	4603      	mov	r3, r0
 804075c:	2b00      	cmp	r3, #0
 804075e:	d001      	beq.n	8040764 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8040760:	f000 f968 	bl	8040a34 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8040764:	bf00      	nop
 8040766:	bd80      	pop	{r7, pc}
 8040768:	200180a0 	.word	0x200180a0
 804076c:	40008000 	.word	0x40008000

08040770 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8040770:	b580      	push	{r7, lr}
 8040772:	b082      	sub	sp, #8
 8040774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8040776:	4b09      	ldr	r3, [pc, #36]	@ (804079c <MX_GPIO_Init+0x2c>)
 8040778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 804077a:	4a08      	ldr	r2, [pc, #32]	@ (804079c <MX_GPIO_Init+0x2c>)
 804077c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8040780:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8040782:	4b06      	ldr	r3, [pc, #24]	@ (804079c <MX_GPIO_Init+0x2c>)
 8040784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8040786:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 804078a:	607b      	str	r3, [r7, #4]
 804078c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 804078e:	f000 ff05 	bl	804159c <HAL_PWREx_EnableVddIO2>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8040792:	bf00      	nop
 8040794:	3708      	adds	r7, #8
 8040796:	46bd      	mov	sp, r7
 8040798:	bd80      	pop	{r7, pc}
 804079a:	bf00      	nop
 804079c:	40021000 	.word	0x40021000

080407a0 <__io_putchar>:
		Error_Handler();
	}


	int __io_putchar(int ch)
	{
 80407a0:	b580      	push	{r7, lr}
 80407a2:	b082      	sub	sp, #8
 80407a4:	af00      	add	r7, sp, #0
 80407a6:	6078      	str	r0, [r7, #4]
	    HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80407a8:	1d39      	adds	r1, r7, #4
 80407aa:	f04f 33ff 	mov.w	r3, #4294967295
 80407ae:	2201      	movs	r2, #1
 80407b0:	4803      	ldr	r0, [pc, #12]	@ (80407c0 <__io_putchar+0x20>)
 80407b2:	f002 ff3b 	bl	804362c <HAL_UART_Transmit>
	    return ch;
 80407b6:	687b      	ldr	r3, [r7, #4]
	}
 80407b8:	4618      	mov	r0, r3
 80407ba:	3708      	adds	r7, #8
 80407bc:	46bd      	mov	sp, r7
 80407be:	bd80      	pop	{r7, pc}
 80407c0:	200180a0 	.word	0x200180a0

080407c4 <__busy_wait_cycles>:
	 */
/* USER CODE END Header_LED_Thread */


	static inline void __busy_wait_cycles(uint32_t cycles)
	{
 80407c4:	b480      	push	{r7}
 80407c6:	b085      	sub	sp, #20
 80407c8:	af00      	add	r7, sp, #0
 80407ca:	6078      	str	r0, [r7, #4]
	    uint32_t iterations = (cycles + 2) / 3;  // Adjust for 3-cycle loop execution
 80407cc:	687b      	ldr	r3, [r7, #4]
 80407ce:	3302      	adds	r3, #2
 80407d0:	4a07      	ldr	r2, [pc, #28]	@ (80407f0 <__busy_wait_cycles+0x2c>)
 80407d2:	fba2 2303 	umull	r2, r3, r2, r3
 80407d6:	085b      	lsrs	r3, r3, #1
 80407d8:	60fb      	str	r3, [r7, #12]

	    __asm volatile (
 80407da:	68fb      	ldr	r3, [r7, #12]
 80407dc:	3b01      	subs	r3, #1
 80407de:	d1fd      	bne.n	80407dc <__busy_wait_cycles+0x18>
 80407e0:	60fb      	str	r3, [r7, #12]
	        "    bne 1b;"           // Branch to label 1 if not zero
	        : "+r" (iterations)
	        :
	        : "memory", "cc"
	    );
	}
 80407e2:	bf00      	nop
 80407e4:	3714      	adds	r7, #20
 80407e6:	46bd      	mov	sp, r7
 80407e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80407ec:	4770      	bx	lr
 80407ee:	bf00      	nop
 80407f0:	aaaaaaab 	.word	0xaaaaaaab

080407f4 <LED_Thread>:


void LED_Thread(void *argument)
{
 80407f4:	b580      	push	{r7, lr}
 80407f6:	b086      	sub	sp, #24
 80407f8:	af00      	add	r7, sp, #0
 80407fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */


		(void) argument;

		portALLOCATE_SECURE_CONTEXT(configMINIMAL_SECURE_STACK_SIZE);
 80407fc:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8040800:	f004 ff92 	bl	8045728 <vPortAllocateSecureContext>
		uint32_t start_tick = 0;
 8040804:	2300      	movs	r3, #0
 8040806:	613b      	str	r3, [r7, #16]
		uint32_t ctround = 0;
 8040808:	2300      	movs	r3, #0
 804080a:	617b      	str	r3, [r7, #20]

		if (xSemaphoreTake(uart_mutex, pdMS_TO_TICKS(100)) == pdTRUE)
 804080c:	4b3f      	ldr	r3, [pc, #252]	@ (804090c <LED_Thread+0x118>)
 804080e:	681b      	ldr	r3, [r3, #0]
 8040810:	2164      	movs	r1, #100	@ 0x64
 8040812:	4618      	mov	r0, r3
 8040814:	f005 fac5 	bl	8045da2 <xQueueSemaphoreTake>
 8040818:	4603      	mov	r3, r0
 804081a:	2b01      	cmp	r3, #1
 804081c:	d10a      	bne.n	8040834 <LED_Thread+0x40>
		{

			printf("NormalS: %lu\r\n", 0);
 804081e:	2100      	movs	r1, #0
 8040820:	483b      	ldr	r0, [pc, #236]	@ (8040910 <LED_Thread+0x11c>)
 8040822:	f007 f87d 	bl	8047920 <iprintf>
			xSemaphoreGive(uart_mutex);
 8040826:	4b39      	ldr	r3, [pc, #228]	@ (804090c <LED_Thread+0x118>)
 8040828:	6818      	ldr	r0, [r3, #0]
 804082a:	2300      	movs	r3, #0
 804082c:	2200      	movs	r2, #0
 804082e:	2100      	movs	r1, #0
 8040830:	f005 f8ba 	bl	80459a8 <xQueueGenericSend>

		}

		if (xSemaphoreTake(uart_mutex, pdMS_TO_TICKS(100)) == pdTRUE)
 8040834:	4b35      	ldr	r3, [pc, #212]	@ (804090c <LED_Thread+0x118>)
 8040836:	681b      	ldr	r3, [r3, #0]
 8040838:	2164      	movs	r1, #100	@ 0x64
 804083a:	4618      	mov	r0, r3
 804083c:	f005 fab1 	bl	8045da2 <xQueueSemaphoreTake>
 8040840:	4603      	mov	r3, r0
 8040842:	2b01      	cmp	r3, #1
 8040844:	d10a      	bne.n	804085c <LED_Thread+0x68>
		{

			printf("NormalE: %lu\r\n", 0);
 8040846:	2100      	movs	r1, #0
 8040848:	4832      	ldr	r0, [pc, #200]	@ (8040914 <LED_Thread+0x120>)
 804084a:	f007 f869 	bl	8047920 <iprintf>

			xSemaphoreGive(uart_mutex);
 804084e:	4b2f      	ldr	r3, [pc, #188]	@ (804090c <LED_Thread+0x118>)
 8040850:	6818      	ldr	r0, [r3, #0]
 8040852:	2300      	movs	r3, #0
 8040854:	2200      	movs	r2, #0
 8040856:	2100      	movs	r1, #0
 8040858:	f005 f8a6 	bl	80459a8 <xQueueGenericSend>
		}

		for (;;) {

		ctround++;
 804085c:	697b      	ldr	r3, [r7, #20]
 804085e:	3301      	adds	r3, #1
 8040860:	617b      	str	r3, [r7, #20]

		start_tick = HAL_GetTick();
 8040862:	f000 faf1 	bl	8040e48 <HAL_GetTick>
 8040866:	6138      	str	r0, [r7, #16]
		if(ctround % 10000 == 0  ){
 8040868:	697a      	ldr	r2, [r7, #20]
 804086a:	4b2b      	ldr	r3, [pc, #172]	@ (8040918 <LED_Thread+0x124>)
 804086c:	fba3 1302 	umull	r1, r3, r3, r2
 8040870:	0b5b      	lsrs	r3, r3, #13
 8040872:	f242 7110 	movw	r1, #10000	@ 0x2710
 8040876:	fb01 f303 	mul.w	r3, r1, r3
 804087a:	1ad3      	subs	r3, r2, r3
 804087c:	2b00      	cmp	r3, #0
 804087e:	d113      	bne.n	80408a8 <LED_Thread+0xb4>
			if (xSemaphoreTake(uart_mutex, pdMS_TO_TICKS(100)) == pdTRUE)
 8040880:	4b22      	ldr	r3, [pc, #136]	@ (804090c <LED_Thread+0x118>)
 8040882:	681b      	ldr	r3, [r3, #0]
 8040884:	2164      	movs	r1, #100	@ 0x64
 8040886:	4618      	mov	r0, r3
 8040888:	f005 fa8b 	bl	8045da2 <xQueueSemaphoreTake>
 804088c:	4603      	mov	r3, r0
 804088e:	2b01      	cmp	r3, #1
 8040890:	d10a      	bne.n	80408a8 <LED_Thread+0xb4>
			{

				printf("NormalS: %lu\r\n", start_tick);
 8040892:	6939      	ldr	r1, [r7, #16]
 8040894:	481e      	ldr	r0, [pc, #120]	@ (8040910 <LED_Thread+0x11c>)
 8040896:	f007 f843 	bl	8047920 <iprintf>
				xSemaphoreGive(uart_mutex);
 804089a:	4b1c      	ldr	r3, [pc, #112]	@ (804090c <LED_Thread+0x118>)
 804089c:	6818      	ldr	r0, [r3, #0]
 804089e:	2300      	movs	r3, #0
 80408a0:	2200      	movs	r2, #0
 80408a2:	2100      	movs	r1, #0
 80408a4:	f005 f880 	bl	80459a8 <xQueueGenericSend>

			}
		}

	    uint32_t delay_cycles_1 = (SystemCoreClock / 1000) * 1;
 80408a8:	4b1c      	ldr	r3, [pc, #112]	@ (804091c <LED_Thread+0x128>)
 80408aa:	681b      	ldr	r3, [r3, #0]
 80408ac:	4a1c      	ldr	r2, [pc, #112]	@ (8040920 <LED_Thread+0x12c>)
 80408ae:	fba2 2303 	umull	r2, r3, r2, r3
 80408b2:	099b      	lsrs	r3, r3, #6
 80408b4:	60fb      	str	r3, [r7, #12]
	    __busy_wait_cycles(delay_cycles_1);
 80408b6:	68f8      	ldr	r0, [r7, #12]
 80408b8:	f7ff ff84 	bl	80407c4 <__busy_wait_cycles>

	    start_tick = HAL_GetTick();
 80408bc:	f000 fac4 	bl	8040e48 <HAL_GetTick>
 80408c0:	6138      	str	r0, [r7, #16]
//	    printf("NormalE: %lu\r\n", start_tick);
		if(ctround % 10000 == 0  ){
 80408c2:	697a      	ldr	r2, [r7, #20]
 80408c4:	4b14      	ldr	r3, [pc, #80]	@ (8040918 <LED_Thread+0x124>)
 80408c6:	fba3 1302 	umull	r1, r3, r3, r2
 80408ca:	0b5b      	lsrs	r3, r3, #13
 80408cc:	f242 7110 	movw	r1, #10000	@ 0x2710
 80408d0:	fb01 f303 	mul.w	r3, r1, r3
 80408d4:	1ad3      	subs	r3, r2, r3
 80408d6:	2b00      	cmp	r3, #0
 80408d8:	d113      	bne.n	8040902 <LED_Thread+0x10e>
			if (xSemaphoreTake(uart_mutex, pdMS_TO_TICKS(100)) == pdTRUE)
 80408da:	4b0c      	ldr	r3, [pc, #48]	@ (804090c <LED_Thread+0x118>)
 80408dc:	681b      	ldr	r3, [r3, #0]
 80408de:	2164      	movs	r1, #100	@ 0x64
 80408e0:	4618      	mov	r0, r3
 80408e2:	f005 fa5e 	bl	8045da2 <xQueueSemaphoreTake>
 80408e6:	4603      	mov	r3, r0
 80408e8:	2b01      	cmp	r3, #1
 80408ea:	d10a      	bne.n	8040902 <LED_Thread+0x10e>
			{

					printf("NormalE: %lu\r\n", start_tick);
 80408ec:	6939      	ldr	r1, [r7, #16]
 80408ee:	4809      	ldr	r0, [pc, #36]	@ (8040914 <LED_Thread+0x120>)
 80408f0:	f007 f816 	bl	8047920 <iprintf>

				xSemaphoreGive(uart_mutex);
 80408f4:	4b05      	ldr	r3, [pc, #20]	@ (804090c <LED_Thread+0x118>)
 80408f6:	6818      	ldr	r0, [r3, #0]
 80408f8:	2300      	movs	r3, #0
 80408fa:	2200      	movs	r2, #0
 80408fc:	2100      	movs	r1, #0
 80408fe:	f005 f853 	bl	80459a8 <xQueueGenericSend>
			}
		}

	    osDelay(1);
 8040902:	2001      	movs	r0, #1
 8040904:	f004 fa07 	bl	8044d16 <osDelay>
		for (;;) {
 8040908:	e7a8      	b.n	804085c <LED_Thread+0x68>
 804090a:	bf00      	nop
 804090c:	2001809c 	.word	0x2001809c
 8040910:	080486ac 	.word	0x080486ac
 8040914:	080486bc 	.word	0x080486bc
 8040918:	d1b71759 	.word	0xd1b71759
 804091c:	20018014 	.word	0x20018014
 8040920:	10624dd3 	.word	0x10624dd3

08040924 <StartTask02>:
	 * @param argument: Not used
	 * @retval None
	 */
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8040924:	b580      	push	{r7, lr}
 8040926:	b0b4      	sub	sp, #208	@ 0xd0
 8040928:	af00      	add	r7, sp, #0
 804092a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  (void) argument;

  osDelay(1000);
 804092c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8040930:	f004 f9f1 	bl	8044d16 <osDelay>
  portALLOCATE_SECURE_CONTEXT(configMINIMAL_SECURE_STACK_SIZE);
 8040934:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8040938:	f004 fef6 	bl	8045728 <vPortAllocateSecureContext>
  char buffer[64];
  uint8_t result[32];
  uint8_t hmac_result[32];
  uint8_t digest[32];
  uint32_t start_tick = 0;
 804093c:	2300      	movs	r3, #0
 804093e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

  for(;;)
  {


	  	 osDelay(1000);
 8040942:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8040946:	f004 f9e6 	bl	8044d16 <osDelay>
	     uint32_t before = HAL_GetTick();
 804094a:	f000 fa7d 	bl	8040e48 <HAL_GetTick>
 804094e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
//
	     if (xSemaphoreTake(uart_mutex, pdMS_TO_TICKS(100)) == pdTRUE)
 8040952:	4b2b      	ldr	r3, [pc, #172]	@ (8040a00 <StartTask02+0xdc>)
 8040954:	681b      	ldr	r3, [r3, #0]
 8040956:	2164      	movs	r1, #100	@ 0x64
 8040958:	4618      	mov	r0, r3
 804095a:	f005 fa22 	bl	8045da2 <xQueueSemaphoreTake>
 804095e:	4603      	mov	r3, r0
 8040960:	2b01      	cmp	r3, #1
 8040962:	d10b      	bne.n	804097c <StartTask02+0x58>
	     {
	         printf("SecureS: %lu\r\n", before);
 8040964:	f8d7 10c4 	ldr.w	r1, [r7, #196]	@ 0xc4
 8040968:	4826      	ldr	r0, [pc, #152]	@ (8040a04 <StartTask02+0xe0>)
 804096a:	f006 ffd9 	bl	8047920 <iprintf>
	         xSemaphoreGive(uart_mutex);
 804096e:	4b24      	ldr	r3, [pc, #144]	@ (8040a00 <StartTask02+0xdc>)
 8040970:	6818      	ldr	r0, [r3, #0]
 8040972:	2300      	movs	r3, #0
 8040974:	2200      	movs	r2, #0
 8040976:	2100      	movs	r1, #0
 8040978:	f005 f816 	bl	80459a8 <xQueueGenericSend>
	     }

//	     SECURE_LinearHMAC(digest, sizeof(digest));
//	     SECURE_ShuffledHMAC(digest, sizeof(digest));

	     for (int i = 0; i < 4; i++) {
 804097c:	2300      	movs	r3, #0
 804097e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8040982:	e016      	b.n	80409b2 <StartTask02+0x8e>
	         uint32_t w = HAL_GetTick() ^ (0x9E3779B9u * i);
 8040984:	f000 fa60 	bl	8040e48 <HAL_GetTick>
 8040988:	4602      	mov	r2, r0
 804098a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 804098e:	491e      	ldr	r1, [pc, #120]	@ (8040a08 <StartTask02+0xe4>)
 8040990:	fb01 f303 	mul.w	r3, r1, r3
 8040994:	4053      	eors	r3, r2
 8040996:	60fb      	str	r3, [r7, #12]
	         memcpy(&challenge[4*i], &w, 4);
 8040998:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 804099c:	009b      	lsls	r3, r3, #2
 804099e:	f107 0210 	add.w	r2, r7, #16
 80409a2:	4413      	add	r3, r2
 80409a4:	68fa      	ldr	r2, [r7, #12]
 80409a6:	601a      	str	r2, [r3, #0]
	     for (int i = 0; i < 4; i++) {
 80409a8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80409ac:	3301      	adds	r3, #1
 80409ae:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80409b2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80409b6:	2b03      	cmp	r3, #3
 80409b8:	dde4      	ble.n	8040984 <StartTask02+0x60>
	     }

	     SECURE_ShuffledHMAC_secure(digest, sizeof(digest), challenge, sizeof(challenge));
 80409ba:	f107 0210 	add.w	r2, r7, #16
 80409be:	f107 0020 	add.w	r0, r7, #32
 80409c2:	2310      	movs	r3, #16
 80409c4:	2120      	movs	r1, #32
 80409c6:	f007 fe47 	bl	8048658 <__SECURE_ShuffledHMAC_secure_veneer>


	     uint32_t after = HAL_GetTick();
 80409ca:	f000 fa3d 	bl	8040e48 <HAL_GetTick>
 80409ce:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
	     if (xSemaphoreTake(uart_mutex, pdMS_TO_TICKS(100)) == pdTRUE)
 80409d2:	4b0b      	ldr	r3, [pc, #44]	@ (8040a00 <StartTask02+0xdc>)
 80409d4:	681b      	ldr	r3, [r3, #0]
 80409d6:	2164      	movs	r1, #100	@ 0x64
 80409d8:	4618      	mov	r0, r3
 80409da:	f005 f9e2 	bl	8045da2 <xQueueSemaphoreTake>
 80409de:	4603      	mov	r3, r0
 80409e0:	2b01      	cmp	r3, #1
 80409e2:	d1ae      	bne.n	8040942 <StartTask02+0x1e>
	     {
	         printf("SecureE: %lu\r\n", after);
 80409e4:	f8d7 10c0 	ldr.w	r1, [r7, #192]	@ 0xc0
 80409e8:	4808      	ldr	r0, [pc, #32]	@ (8040a0c <StartTask02+0xe8>)
 80409ea:	f006 ff99 	bl	8047920 <iprintf>
	         xSemaphoreGive(uart_mutex);
 80409ee:	4b04      	ldr	r3, [pc, #16]	@ (8040a00 <StartTask02+0xdc>)
 80409f0:	6818      	ldr	r0, [r3, #0]
 80409f2:	2300      	movs	r3, #0
 80409f4:	2200      	movs	r2, #0
 80409f6:	2100      	movs	r1, #0
 80409f8:	f004 ffd6 	bl	80459a8 <xQueueGenericSend>
  {
 80409fc:	e7a1      	b.n	8040942 <StartTask02+0x1e>
 80409fe:	bf00      	nop
 8040a00:	2001809c 	.word	0x2001809c
 8040a04:	080486cc 	.word	0x080486cc
 8040a08:	9e3779b9 	.word	0x9e3779b9
 8040a0c:	080486dc 	.word	0x080486dc

08040a10 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8040a10:	b580      	push	{r7, lr}
 8040a12:	b082      	sub	sp, #8
 8040a14:	af00      	add	r7, sp, #0
 8040a16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8040a18:	687b      	ldr	r3, [r7, #4]
 8040a1a:	681b      	ldr	r3, [r3, #0]
 8040a1c:	4a04      	ldr	r2, [pc, #16]	@ (8040a30 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8040a1e:	4293      	cmp	r3, r2
 8040a20:	d101      	bne.n	8040a26 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8040a22:	f000 f9fd 	bl	8040e20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8040a26:	bf00      	nop
 8040a28:	3708      	adds	r7, #8
 8040a2a:	46bd      	mov	sp, r7
 8040a2c:	bd80      	pop	{r7, pc}
 8040a2e:	bf00      	nop
 8040a30:	40001000 	.word	0x40001000

08040a34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8040a34:	b580      	push	{r7, lr}
 8040a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
		/* LED3 on */
		BSP_LED_On(LED3);
 8040a38:	2002      	movs	r0, #2
 8040a3a:	f000 f9a9 	bl	8040d90 <BSP_LED_On>

		/* Infinite loop */
		while (1) {
 8040a3e:	bf00      	nop
 8040a40:	e7fd      	b.n	8040a3e <Error_Handler+0xa>
	...

08040a44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8040a44:	b580      	push	{r7, lr}
 8040a46:	b082      	sub	sp, #8
 8040a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8040a4a:	4b11      	ldr	r3, [pc, #68]	@ (8040a90 <HAL_MspInit+0x4c>)
 8040a4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8040a4e:	4a10      	ldr	r2, [pc, #64]	@ (8040a90 <HAL_MspInit+0x4c>)
 8040a50:	f043 0301 	orr.w	r3, r3, #1
 8040a54:	6613      	str	r3, [r2, #96]	@ 0x60
 8040a56:	4b0e      	ldr	r3, [pc, #56]	@ (8040a90 <HAL_MspInit+0x4c>)
 8040a58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8040a5a:	f003 0301 	and.w	r3, r3, #1
 8040a5e:	607b      	str	r3, [r7, #4]
 8040a60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8040a62:	4b0b      	ldr	r3, [pc, #44]	@ (8040a90 <HAL_MspInit+0x4c>)
 8040a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8040a66:	4a0a      	ldr	r2, [pc, #40]	@ (8040a90 <HAL_MspInit+0x4c>)
 8040a68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8040a6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8040a6e:	4b08      	ldr	r3, [pc, #32]	@ (8040a90 <HAL_MspInit+0x4c>)
 8040a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8040a72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8040a76:	603b      	str	r3, [r7, #0]
 8040a78:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 7, 0);
 8040a7a:	2200      	movs	r2, #0
 8040a7c:	2107      	movs	r1, #7
 8040a7e:	f06f 0001 	mvn.w	r0, #1
 8040a82:	f000 faa5 	bl	8040fd0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8040a86:	bf00      	nop
 8040a88:	3708      	adds	r7, #8
 8040a8a:	46bd      	mov	sp, r7
 8040a8c:	bd80      	pop	{r7, pc}
 8040a8e:	bf00      	nop
 8040a90:	40021000 	.word	0x40021000

08040a94 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8040a94:	b580      	push	{r7, lr}
 8040a96:	b0ae      	sub	sp, #184	@ 0xb8
 8040a98:	af00      	add	r7, sp, #0
 8040a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8040a9c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8040aa0:	2200      	movs	r2, #0
 8040aa2:	601a      	str	r2, [r3, #0]
 8040aa4:	605a      	str	r2, [r3, #4]
 8040aa6:	609a      	str	r2, [r3, #8]
 8040aa8:	60da      	str	r2, [r3, #12]
 8040aaa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8040aac:	f107 0310 	add.w	r3, r7, #16
 8040ab0:	2294      	movs	r2, #148	@ 0x94
 8040ab2:	2100      	movs	r1, #0
 8040ab4:	4618      	mov	r0, r3
 8040ab6:	f006 ff88 	bl	80479ca <memset>
  if(huart->Instance==LPUART1)
 8040aba:	687b      	ldr	r3, [r7, #4]
 8040abc:	681b      	ldr	r3, [r3, #0]
 8040abe:	4a26      	ldr	r2, [pc, #152]	@ (8040b58 <HAL_UART_MspInit+0xc4>)
 8040ac0:	4293      	cmp	r3, r2
 8040ac2:	d145      	bne.n	8040b50 <HAL_UART_MspInit+0xbc>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8040ac4:	2320      	movs	r3, #32
 8040ac6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8040ac8:	2300      	movs	r3, #0
 8040aca:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8040acc:	f107 0310 	add.w	r3, r7, #16
 8040ad0:	4618      	mov	r0, r3
 8040ad2:	f001 fd7f 	bl	80425d4 <HAL_RCCEx_PeriphCLKConfig>
 8040ad6:	4603      	mov	r3, r0
 8040ad8:	2b00      	cmp	r3, #0
 8040ada:	d001      	beq.n	8040ae0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8040adc:	f7ff ffaa 	bl	8040a34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8040ae0:	4b1e      	ldr	r3, [pc, #120]	@ (8040b5c <HAL_UART_MspInit+0xc8>)
 8040ae2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8040ae4:	4a1d      	ldr	r2, [pc, #116]	@ (8040b5c <HAL_UART_MspInit+0xc8>)
 8040ae6:	f043 0301 	orr.w	r3, r3, #1
 8040aea:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8040aec:	4b1b      	ldr	r3, [pc, #108]	@ (8040b5c <HAL_UART_MspInit+0xc8>)
 8040aee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8040af0:	f003 0301 	and.w	r3, r3, #1
 8040af4:	60fb      	str	r3, [r7, #12]
 8040af6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8040af8:	4b18      	ldr	r3, [pc, #96]	@ (8040b5c <HAL_UART_MspInit+0xc8>)
 8040afa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8040afc:	4a17      	ldr	r2, [pc, #92]	@ (8040b5c <HAL_UART_MspInit+0xc8>)
 8040afe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8040b02:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8040b04:	4b15      	ldr	r3, [pc, #84]	@ (8040b5c <HAL_UART_MspInit+0xc8>)
 8040b06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8040b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8040b0c:	60bb      	str	r3, [r7, #8]
 8040b0e:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8040b10:	f000 fd44 	bl	804159c <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8040b14:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8040b18:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8040b1c:	2302      	movs	r3, #2
 8040b1e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8040b22:	2300      	movs	r3, #0
 8040b24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8040b28:	2300      	movs	r3, #0
 8040b2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8040b2e:	2308      	movs	r3, #8
 8040b30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8040b34:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8040b38:	4619      	mov	r1, r3
 8040b3a:	4809      	ldr	r0, [pc, #36]	@ (8040b60 <HAL_UART_MspInit+0xcc>)
 8040b3c:	f000 fb2c 	bl	8041198 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 8040b40:	2200      	movs	r2, #0
 8040b42:	2105      	movs	r1, #5
 8040b44:	2042      	movs	r0, #66	@ 0x42
 8040b46:	f000 fa43 	bl	8040fd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8040b4a:	2042      	movs	r0, #66	@ 0x42
 8040b4c:	f000 fa5a 	bl	8041004 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8040b50:	bf00      	nop
 8040b52:	37b8      	adds	r7, #184	@ 0xb8
 8040b54:	46bd      	mov	sp, r7
 8040b56:	bd80      	pop	{r7, pc}
 8040b58:	40008000 	.word	0x40008000
 8040b5c:	40021000 	.word	0x40021000
 8040b60:	42021800 	.word	0x42021800

08040b64 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8040b64:	b580      	push	{r7, lr}
 8040b66:	b08c      	sub	sp, #48	@ 0x30
 8040b68:	af00      	add	r7, sp, #0
 8040b6a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8040b6c:	2300      	movs	r3, #0
 8040b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              uwPrescalerValue = 0;
 8040b70:	2300      	movs	r3, #0
 8040b72:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority ,0);
 8040b74:	2200      	movs	r2, #0
 8040b76:	6879      	ldr	r1, [r7, #4]
 8040b78:	2031      	movs	r0, #49	@ 0x31
 8040b7a:	f000 fa29 	bl	8040fd0 <HAL_NVIC_SetPriority>
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8040b7e:	2031      	movs	r0, #49	@ 0x31
 8040b80:	f000 fa40 	bl	8041004 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8040b84:	4b1e      	ldr	r3, [pc, #120]	@ (8040c00 <HAL_InitTick+0x9c>)
 8040b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8040b88:	4a1d      	ldr	r2, [pc, #116]	@ (8040c00 <HAL_InitTick+0x9c>)
 8040b8a:	f043 0310 	orr.w	r3, r3, #16
 8040b8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8040b90:	4b1b      	ldr	r3, [pc, #108]	@ (8040c00 <HAL_InitTick+0x9c>)
 8040b92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8040b94:	f003 0310 	and.w	r3, r3, #16
 8040b98:	60fb      	str	r3, [r7, #12]
 8040b9a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8040b9c:	f107 0210 	add.w	r2, r7, #16
 8040ba0:	f107 0314 	add.w	r3, r7, #20
 8040ba4:	4611      	mov	r1, r2
 8040ba6:	4618      	mov	r0, r3
 8040ba8:	f001 fc12 	bl	80423d0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8040bac:	f001 fbe8 	bl	8042380 <HAL_RCC_GetPCLK1Freq>
 8040bb0:	62f8      	str	r0, [r7, #44]	@ 0x2c

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8040bb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8040bb4:	4a13      	ldr	r2, [pc, #76]	@ (8040c04 <HAL_InitTick+0xa0>)
 8040bb6:	fba2 2303 	umull	r2, r3, r2, r3
 8040bba:	0c9b      	lsrs	r3, r3, #18
 8040bbc:	3b01      	subs	r3, #1
 8040bbe:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8040bc0:	4b11      	ldr	r3, [pc, #68]	@ (8040c08 <HAL_InitTick+0xa4>)
 8040bc2:	4a12      	ldr	r2, [pc, #72]	@ (8040c0c <HAL_InitTick+0xa8>)
 8040bc4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8040bc6:	4b10      	ldr	r3, [pc, #64]	@ (8040c08 <HAL_InitTick+0xa4>)
 8040bc8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8040bcc:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8040bce:	4a0e      	ldr	r2, [pc, #56]	@ (8040c08 <HAL_InitTick+0xa4>)
 8040bd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8040bd2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8040bd4:	4b0c      	ldr	r3, [pc, #48]	@ (8040c08 <HAL_InitTick+0xa4>)
 8040bd6:	2200      	movs	r2, #0
 8040bd8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8040bda:	4b0b      	ldr	r3, [pc, #44]	@ (8040c08 <HAL_InitTick+0xa4>)
 8040bdc:	2200      	movs	r2, #0
 8040bde:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8040be0:	4809      	ldr	r0, [pc, #36]	@ (8040c08 <HAL_InitTick+0xa4>)
 8040be2:	f002 fa0d 	bl	8043000 <HAL_TIM_Base_Init>
 8040be6:	4603      	mov	r3, r0
 8040be8:	2b00      	cmp	r3, #0
 8040bea:	d104      	bne.n	8040bf6 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8040bec:	4806      	ldr	r0, [pc, #24]	@ (8040c08 <HAL_InitTick+0xa4>)
 8040bee:	f002 fa69 	bl	80430c4 <HAL_TIM_Base_Start_IT>
 8040bf2:	4603      	mov	r3, r0
 8040bf4:	e000      	b.n	8040bf8 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8040bf6:	2301      	movs	r3, #1
}
 8040bf8:	4618      	mov	r0, r3
 8040bfa:	3730      	adds	r7, #48	@ 0x30
 8040bfc:	46bd      	mov	sp, r7
 8040bfe:	bd80      	pop	{r7, pc}
 8040c00:	40021000 	.word	0x40021000
 8040c04:	431bde83 	.word	0x431bde83
 8040c08:	2001813c 	.word	0x2001813c
 8040c0c:	40001000 	.word	0x40001000

08040c10 <MemManage_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8040c10:	b480      	push	{r7}
 8040c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8040c14:	bf00      	nop
 8040c16:	e7fd      	b.n	8040c14 <MemManage_Handler+0x4>

08040c18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8040c18:	b480      	push	{r7}
 8040c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8040c1c:	bf00      	nop
 8040c1e:	e7fd      	b.n	8040c1c <UsageFault_Handler+0x4>

08040c20 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8040c20:	b580      	push	{r7, lr}
 8040c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8040c24:	4802      	ldr	r0, [pc, #8]	@ (8040c30 <TIM6_IRQHandler+0x10>)
 8040c26:	f002 fabd 	bl	80431a4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8040c2a:	bf00      	nop
 8040c2c:	bd80      	pop	{r7, pc}
 8040c2e:	bf00      	nop
 8040c30:	2001813c 	.word	0x2001813c

08040c34 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt / LPUART1 wake-up interrupt through EXTI line 31.
  */
void LPUART1_IRQHandler(void)
{
 8040c34:	b580      	push	{r7, lr}
 8040c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8040c38:	4802      	ldr	r0, [pc, #8]	@ (8040c44 <LPUART1_IRQHandler+0x10>)
 8040c3a:	f002 fd85 	bl	8043748 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8040c3e:	bf00      	nop
 8040c40:	bd80      	pop	{r7, pc}
 8040c42:	bf00      	nop
 8040c44:	200180a0 	.word	0x200180a0

08040c48 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8040c48:	b580      	push	{r7, lr}
 8040c4a:	b086      	sub	sp, #24
 8040c4c:	af00      	add	r7, sp, #0
 8040c4e:	60f8      	str	r0, [r7, #12]
 8040c50:	60b9      	str	r1, [r7, #8]
 8040c52:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8040c54:	2300      	movs	r3, #0
 8040c56:	617b      	str	r3, [r7, #20]
 8040c58:	e00a      	b.n	8040c70 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8040c5a:	f3af 8000 	nop.w
 8040c5e:	4601      	mov	r1, r0
 8040c60:	68bb      	ldr	r3, [r7, #8]
 8040c62:	1c5a      	adds	r2, r3, #1
 8040c64:	60ba      	str	r2, [r7, #8]
 8040c66:	b2ca      	uxtb	r2, r1
 8040c68:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8040c6a:	697b      	ldr	r3, [r7, #20]
 8040c6c:	3301      	adds	r3, #1
 8040c6e:	617b      	str	r3, [r7, #20]
 8040c70:	697a      	ldr	r2, [r7, #20]
 8040c72:	687b      	ldr	r3, [r7, #4]
 8040c74:	429a      	cmp	r2, r3
 8040c76:	dbf0      	blt.n	8040c5a <_read+0x12>
  }

  return len;
 8040c78:	687b      	ldr	r3, [r7, #4]
}
 8040c7a:	4618      	mov	r0, r3
 8040c7c:	3718      	adds	r7, #24
 8040c7e:	46bd      	mov	sp, r7
 8040c80:	bd80      	pop	{r7, pc}

08040c82 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8040c82:	b580      	push	{r7, lr}
 8040c84:	b086      	sub	sp, #24
 8040c86:	af00      	add	r7, sp, #0
 8040c88:	60f8      	str	r0, [r7, #12]
 8040c8a:	60b9      	str	r1, [r7, #8]
 8040c8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8040c8e:	2300      	movs	r3, #0
 8040c90:	617b      	str	r3, [r7, #20]
 8040c92:	e009      	b.n	8040ca8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8040c94:	68bb      	ldr	r3, [r7, #8]
 8040c96:	1c5a      	adds	r2, r3, #1
 8040c98:	60ba      	str	r2, [r7, #8]
 8040c9a:	781b      	ldrb	r3, [r3, #0]
 8040c9c:	4618      	mov	r0, r3
 8040c9e:	f7ff fd7f 	bl	80407a0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8040ca2:	697b      	ldr	r3, [r7, #20]
 8040ca4:	3301      	adds	r3, #1
 8040ca6:	617b      	str	r3, [r7, #20]
 8040ca8:	697a      	ldr	r2, [r7, #20]
 8040caa:	687b      	ldr	r3, [r7, #4]
 8040cac:	429a      	cmp	r2, r3
 8040cae:	dbf1      	blt.n	8040c94 <_write+0x12>
  }
  return len;
 8040cb0:	687b      	ldr	r3, [r7, #4]
}
 8040cb2:	4618      	mov	r0, r3
 8040cb4:	3718      	adds	r7, #24
 8040cb6:	46bd      	mov	sp, r7
 8040cb8:	bd80      	pop	{r7, pc}

08040cba <_close>:

int _close(int file)
{
 8040cba:	b480      	push	{r7}
 8040cbc:	b083      	sub	sp, #12
 8040cbe:	af00      	add	r7, sp, #0
 8040cc0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8040cc2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8040cc6:	4618      	mov	r0, r3
 8040cc8:	370c      	adds	r7, #12
 8040cca:	46bd      	mov	sp, r7
 8040ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040cd0:	4770      	bx	lr

08040cd2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8040cd2:	b480      	push	{r7}
 8040cd4:	b083      	sub	sp, #12
 8040cd6:	af00      	add	r7, sp, #0
 8040cd8:	6078      	str	r0, [r7, #4]
 8040cda:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8040cdc:	683b      	ldr	r3, [r7, #0]
 8040cde:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8040ce2:	605a      	str	r2, [r3, #4]
  return 0;
 8040ce4:	2300      	movs	r3, #0
}
 8040ce6:	4618      	mov	r0, r3
 8040ce8:	370c      	adds	r7, #12
 8040cea:	46bd      	mov	sp, r7
 8040cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040cf0:	4770      	bx	lr

08040cf2 <_isatty>:

int _isatty(int file)
{
 8040cf2:	b480      	push	{r7}
 8040cf4:	b083      	sub	sp, #12
 8040cf6:	af00      	add	r7, sp, #0
 8040cf8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8040cfa:	2301      	movs	r3, #1
}
 8040cfc:	4618      	mov	r0, r3
 8040cfe:	370c      	adds	r7, #12
 8040d00:	46bd      	mov	sp, r7
 8040d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040d06:	4770      	bx	lr

08040d08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8040d08:	b480      	push	{r7}
 8040d0a:	b085      	sub	sp, #20
 8040d0c:	af00      	add	r7, sp, #0
 8040d0e:	60f8      	str	r0, [r7, #12]
 8040d10:	60b9      	str	r1, [r7, #8]
 8040d12:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8040d14:	2300      	movs	r3, #0
}
 8040d16:	4618      	mov	r0, r3
 8040d18:	3714      	adds	r7, #20
 8040d1a:	46bd      	mov	sp, r7
 8040d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040d20:	4770      	bx	lr
	...

08040d24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8040d24:	b580      	push	{r7, lr}
 8040d26:	b086      	sub	sp, #24
 8040d28:	af00      	add	r7, sp, #0
 8040d2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8040d2c:	4a14      	ldr	r2, [pc, #80]	@ (8040d80 <_sbrk+0x5c>)
 8040d2e:	4b15      	ldr	r3, [pc, #84]	@ (8040d84 <_sbrk+0x60>)
 8040d30:	1ad3      	subs	r3, r2, r3
 8040d32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8040d34:	697b      	ldr	r3, [r7, #20]
 8040d36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8040d38:	4b13      	ldr	r3, [pc, #76]	@ (8040d88 <_sbrk+0x64>)
 8040d3a:	681b      	ldr	r3, [r3, #0]
 8040d3c:	2b00      	cmp	r3, #0
 8040d3e:	d102      	bne.n	8040d46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8040d40:	4b11      	ldr	r3, [pc, #68]	@ (8040d88 <_sbrk+0x64>)
 8040d42:	4a12      	ldr	r2, [pc, #72]	@ (8040d8c <_sbrk+0x68>)
 8040d44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8040d46:	4b10      	ldr	r3, [pc, #64]	@ (8040d88 <_sbrk+0x64>)
 8040d48:	681a      	ldr	r2, [r3, #0]
 8040d4a:	687b      	ldr	r3, [r7, #4]
 8040d4c:	4413      	add	r3, r2
 8040d4e:	693a      	ldr	r2, [r7, #16]
 8040d50:	429a      	cmp	r2, r3
 8040d52:	d207      	bcs.n	8040d64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8040d54:	f006 fe88 	bl	8047a68 <__errno>
 8040d58:	4603      	mov	r3, r0
 8040d5a:	220c      	movs	r2, #12
 8040d5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8040d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8040d62:	e009      	b.n	8040d78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8040d64:	4b08      	ldr	r3, [pc, #32]	@ (8040d88 <_sbrk+0x64>)
 8040d66:	681b      	ldr	r3, [r3, #0]
 8040d68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8040d6a:	4b07      	ldr	r3, [pc, #28]	@ (8040d88 <_sbrk+0x64>)
 8040d6c:	681a      	ldr	r2, [r3, #0]
 8040d6e:	687b      	ldr	r3, [r7, #4]
 8040d70:	4413      	add	r3, r2
 8040d72:	4a05      	ldr	r2, [pc, #20]	@ (8040d88 <_sbrk+0x64>)
 8040d74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8040d76:	68fb      	ldr	r3, [r7, #12]
}
 8040d78:	4618      	mov	r0, r3
 8040d7a:	3718      	adds	r7, #24
 8040d7c:	46bd      	mov	sp, r7
 8040d7e:	bd80      	pop	{r7, pc}
 8040d80:	20030000 	.word	0x20030000
 8040d84:	00000400 	.word	0x00000400
 8040d88:	20018188 	.word	0x20018188
 8040d8c:	2001b9d8 	.word	0x2001b9d8

08040d90 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8040d90:	b580      	push	{r7, lr}
 8040d92:	b082      	sub	sp, #8
 8040d94:	af00      	add	r7, sp, #0
 8040d96:	4603      	mov	r3, r0
 8040d98:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8040d9a:	79fb      	ldrb	r3, [r7, #7]
 8040d9c:	4a07      	ldr	r2, [pc, #28]	@ (8040dbc <BSP_LED_On+0x2c>)
 8040d9e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8040da2:	79fb      	ldrb	r3, [r7, #7]
 8040da4:	4a06      	ldr	r2, [pc, #24]	@ (8040dc0 <BSP_LED_On+0x30>)
 8040da6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8040daa:	2201      	movs	r2, #1
 8040dac:	4619      	mov	r1, r3
 8040dae:	f000 fb73 	bl	8041498 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8040db2:	2300      	movs	r3, #0
}
 8040db4:	4618      	mov	r0, r3
 8040db6:	3708      	adds	r7, #8
 8040db8:	46bd      	mov	sp, r7
 8040dba:	bd80      	pop	{r7, pc}
 8040dbc:	20018008 	.word	0x20018008
 8040dc0:	20018000 	.word	0x20018000

08040dc4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8040dc4:	b480      	push	{r7}
 8040dc6:	af00      	add	r7, sp, #0
#endif

  /* Non-secure main application shall call SystemCoreClockUpdate() to update */
  /* the SystemCoreClock variable to insure non-secure application relies on  */
  /* the initial clock reference set by secure application.                   */
}
 8040dc8:	bf00      	nop
 8040dca:	46bd      	mov	sp, r7
 8040dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040dd0:	4770      	bx	lr
	...

08040dd4 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8040dd4:	b580      	push	{r7, lr}
 8040dd6:	af00      	add	r7, sp, #0
  /* Get the SystemCoreClock value from the secure domain */
  SystemCoreClock = SECURE_SystemCoreClockUpdate();
 8040dd8:	f007 fc3a 	bl	8048650 <__SECURE_SystemCoreClockUpdate_veneer>
 8040ddc:	4603      	mov	r3, r0
 8040dde:	4a02      	ldr	r2, [pc, #8]	@ (8040de8 <SystemCoreClockUpdate+0x14>)
 8040de0:	6013      	str	r3, [r2, #0]
}
 8040de2:	bf00      	nop
 8040de4:	bd80      	pop	{r7, pc}
 8040de6:	bf00      	nop
 8040de8:	20018014 	.word	0x20018014

08040dec <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8040dec:	b580      	push	{r7, lr}
 8040dee:	b082      	sub	sp, #8
 8040df0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8040df2:	2300      	movs	r3, #0
 8040df4:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8040df6:	2004      	movs	r0, #4
 8040df8:	f000 f8df 	bl	8040fba <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 8040dfc:	f7ff ffea 	bl	8040dd4 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8040e00:	2000      	movs	r0, #0
 8040e02:	f7ff feaf 	bl	8040b64 <HAL_InitTick>
 8040e06:	4603      	mov	r3, r0
 8040e08:	2b00      	cmp	r3, #0
 8040e0a:	d002      	beq.n	8040e12 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 8040e0c:	2301      	movs	r3, #1
 8040e0e:	71fb      	strb	r3, [r7, #7]
 8040e10:	e001      	b.n	8040e16 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8040e12:	f7ff fe17 	bl	8040a44 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8040e16:	79fb      	ldrb	r3, [r7, #7]
}
 8040e18:	4618      	mov	r0, r3
 8040e1a:	3708      	adds	r7, #8
 8040e1c:	46bd      	mov	sp, r7
 8040e1e:	bd80      	pop	{r7, pc}

08040e20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8040e20:	b480      	push	{r7}
 8040e22:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8040e24:	4b06      	ldr	r3, [pc, #24]	@ (8040e40 <HAL_IncTick+0x20>)
 8040e26:	781b      	ldrb	r3, [r3, #0]
 8040e28:	461a      	mov	r2, r3
 8040e2a:	4b06      	ldr	r3, [pc, #24]	@ (8040e44 <HAL_IncTick+0x24>)
 8040e2c:	681b      	ldr	r3, [r3, #0]
 8040e2e:	4413      	add	r3, r2
 8040e30:	4a04      	ldr	r2, [pc, #16]	@ (8040e44 <HAL_IncTick+0x24>)
 8040e32:	6013      	str	r3, [r2, #0]
}
 8040e34:	bf00      	nop
 8040e36:	46bd      	mov	sp, r7
 8040e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040e3c:	4770      	bx	lr
 8040e3e:	bf00      	nop
 8040e40:	2001801c 	.word	0x2001801c
 8040e44:	2001818c 	.word	0x2001818c

08040e48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8040e48:	b480      	push	{r7}
 8040e4a:	af00      	add	r7, sp, #0
  return uwTick;
 8040e4c:	4b03      	ldr	r3, [pc, #12]	@ (8040e5c <HAL_GetTick+0x14>)
 8040e4e:	681b      	ldr	r3, [r3, #0]
}
 8040e50:	4618      	mov	r0, r3
 8040e52:	46bd      	mov	sp, r7
 8040e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040e58:	4770      	bx	lr
 8040e5a:	bf00      	nop
 8040e5c:	2001818c 	.word	0x2001818c

08040e60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8040e60:	b480      	push	{r7}
 8040e62:	b085      	sub	sp, #20
 8040e64:	af00      	add	r7, sp, #0
 8040e66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8040e68:	687b      	ldr	r3, [r7, #4]
 8040e6a:	f003 0307 	and.w	r3, r3, #7
 8040e6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8040e70:	4b0c      	ldr	r3, [pc, #48]	@ (8040ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8040e72:	68db      	ldr	r3, [r3, #12]
 8040e74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8040e76:	68ba      	ldr	r2, [r7, #8]
 8040e78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8040e7c:	4013      	ands	r3, r2
 8040e7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8040e80:	68fb      	ldr	r3, [r7, #12]
 8040e82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8040e84:	68bb      	ldr	r3, [r7, #8]
 8040e86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8040e88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8040e8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8040e90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8040e92:	4a04      	ldr	r2, [pc, #16]	@ (8040ea4 <__NVIC_SetPriorityGrouping+0x44>)
 8040e94:	68bb      	ldr	r3, [r7, #8]
 8040e96:	60d3      	str	r3, [r2, #12]
}
 8040e98:	bf00      	nop
 8040e9a:	3714      	adds	r7, #20
 8040e9c:	46bd      	mov	sp, r7
 8040e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040ea2:	4770      	bx	lr
 8040ea4:	e000ed00 	.word	0xe000ed00

08040ea8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8040ea8:	b480      	push	{r7}
 8040eaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8040eac:	4b04      	ldr	r3, [pc, #16]	@ (8040ec0 <__NVIC_GetPriorityGrouping+0x18>)
 8040eae:	68db      	ldr	r3, [r3, #12]
 8040eb0:	0a1b      	lsrs	r3, r3, #8
 8040eb2:	f003 0307 	and.w	r3, r3, #7
}
 8040eb6:	4618      	mov	r0, r3
 8040eb8:	46bd      	mov	sp, r7
 8040eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040ebe:	4770      	bx	lr
 8040ec0:	e000ed00 	.word	0xe000ed00

08040ec4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8040ec4:	b480      	push	{r7}
 8040ec6:	b083      	sub	sp, #12
 8040ec8:	af00      	add	r7, sp, #0
 8040eca:	4603      	mov	r3, r0
 8040ecc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8040ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040ed2:	2b00      	cmp	r3, #0
 8040ed4:	db0b      	blt.n	8040eee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8040ed6:	79fb      	ldrb	r3, [r7, #7]
 8040ed8:	f003 021f 	and.w	r2, r3, #31
 8040edc:	4907      	ldr	r1, [pc, #28]	@ (8040efc <__NVIC_EnableIRQ+0x38>)
 8040ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040ee2:	095b      	lsrs	r3, r3, #5
 8040ee4:	2001      	movs	r0, #1
 8040ee6:	fa00 f202 	lsl.w	r2, r0, r2
 8040eea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8040eee:	bf00      	nop
 8040ef0:	370c      	adds	r7, #12
 8040ef2:	46bd      	mov	sp, r7
 8040ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040ef8:	4770      	bx	lr
 8040efa:	bf00      	nop
 8040efc:	e000e100 	.word	0xe000e100

08040f00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8040f00:	b480      	push	{r7}
 8040f02:	b083      	sub	sp, #12
 8040f04:	af00      	add	r7, sp, #0
 8040f06:	4603      	mov	r3, r0
 8040f08:	6039      	str	r1, [r7, #0]
 8040f0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8040f0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040f10:	2b00      	cmp	r3, #0
 8040f12:	db0a      	blt.n	8040f2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8040f14:	683b      	ldr	r3, [r7, #0]
 8040f16:	b2da      	uxtb	r2, r3
 8040f18:	490c      	ldr	r1, [pc, #48]	@ (8040f4c <__NVIC_SetPriority+0x4c>)
 8040f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8040f1e:	0152      	lsls	r2, r2, #5
 8040f20:	b2d2      	uxtb	r2, r2
 8040f22:	440b      	add	r3, r1
 8040f24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8040f28:	e00a      	b.n	8040f40 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8040f2a:	683b      	ldr	r3, [r7, #0]
 8040f2c:	b2da      	uxtb	r2, r3
 8040f2e:	4908      	ldr	r1, [pc, #32]	@ (8040f50 <__NVIC_SetPriority+0x50>)
 8040f30:	79fb      	ldrb	r3, [r7, #7]
 8040f32:	f003 030f 	and.w	r3, r3, #15
 8040f36:	3b04      	subs	r3, #4
 8040f38:	0152      	lsls	r2, r2, #5
 8040f3a:	b2d2      	uxtb	r2, r2
 8040f3c:	440b      	add	r3, r1
 8040f3e:	761a      	strb	r2, [r3, #24]
}
 8040f40:	bf00      	nop
 8040f42:	370c      	adds	r7, #12
 8040f44:	46bd      	mov	sp, r7
 8040f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040f4a:	4770      	bx	lr
 8040f4c:	e000e100 	.word	0xe000e100
 8040f50:	e000ed00 	.word	0xe000ed00

08040f54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8040f54:	b480      	push	{r7}
 8040f56:	b089      	sub	sp, #36	@ 0x24
 8040f58:	af00      	add	r7, sp, #0
 8040f5a:	60f8      	str	r0, [r7, #12]
 8040f5c:	60b9      	str	r1, [r7, #8]
 8040f5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8040f60:	68fb      	ldr	r3, [r7, #12]
 8040f62:	f003 0307 	and.w	r3, r3, #7
 8040f66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8040f68:	69fb      	ldr	r3, [r7, #28]
 8040f6a:	f1c3 0307 	rsb	r3, r3, #7
 8040f6e:	2b03      	cmp	r3, #3
 8040f70:	bf28      	it	cs
 8040f72:	2303      	movcs	r3, #3
 8040f74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8040f76:	69fb      	ldr	r3, [r7, #28]
 8040f78:	3303      	adds	r3, #3
 8040f7a:	2b06      	cmp	r3, #6
 8040f7c:	d902      	bls.n	8040f84 <NVIC_EncodePriority+0x30>
 8040f7e:	69fb      	ldr	r3, [r7, #28]
 8040f80:	3b04      	subs	r3, #4
 8040f82:	e000      	b.n	8040f86 <NVIC_EncodePriority+0x32>
 8040f84:	2300      	movs	r3, #0
 8040f86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8040f88:	f04f 32ff 	mov.w	r2, #4294967295
 8040f8c:	69bb      	ldr	r3, [r7, #24]
 8040f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8040f92:	43da      	mvns	r2, r3
 8040f94:	68bb      	ldr	r3, [r7, #8]
 8040f96:	401a      	ands	r2, r3
 8040f98:	697b      	ldr	r3, [r7, #20]
 8040f9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8040f9c:	f04f 31ff 	mov.w	r1, #4294967295
 8040fa0:	697b      	ldr	r3, [r7, #20]
 8040fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8040fa6:	43d9      	mvns	r1, r3
 8040fa8:	687b      	ldr	r3, [r7, #4]
 8040faa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8040fac:	4313      	orrs	r3, r2
         );
}
 8040fae:	4618      	mov	r0, r3
 8040fb0:	3724      	adds	r7, #36	@ 0x24
 8040fb2:	46bd      	mov	sp, r7
 8040fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8040fb8:	4770      	bx	lr

08040fba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8040fba:	b580      	push	{r7, lr}
 8040fbc:	b082      	sub	sp, #8
 8040fbe:	af00      	add	r7, sp, #0
 8040fc0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8040fc2:	6878      	ldr	r0, [r7, #4]
 8040fc4:	f7ff ff4c 	bl	8040e60 <__NVIC_SetPriorityGrouping>
}
 8040fc8:	bf00      	nop
 8040fca:	3708      	adds	r7, #8
 8040fcc:	46bd      	mov	sp, r7
 8040fce:	bd80      	pop	{r7, pc}

08040fd0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8040fd0:	b580      	push	{r7, lr}
 8040fd2:	b086      	sub	sp, #24
 8040fd4:	af00      	add	r7, sp, #0
 8040fd6:	4603      	mov	r3, r0
 8040fd8:	60b9      	str	r1, [r7, #8]
 8040fda:	607a      	str	r2, [r7, #4]
 8040fdc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8040fde:	f7ff ff63 	bl	8040ea8 <__NVIC_GetPriorityGrouping>
 8040fe2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8040fe4:	687a      	ldr	r2, [r7, #4]
 8040fe6:	68b9      	ldr	r1, [r7, #8]
 8040fe8:	6978      	ldr	r0, [r7, #20]
 8040fea:	f7ff ffb3 	bl	8040f54 <NVIC_EncodePriority>
 8040fee:	4602      	mov	r2, r0
 8040ff0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8040ff4:	4611      	mov	r1, r2
 8040ff6:	4618      	mov	r0, r3
 8040ff8:	f7ff ff82 	bl	8040f00 <__NVIC_SetPriority>
}
 8040ffc:	bf00      	nop
 8040ffe:	3718      	adds	r7, #24
 8041000:	46bd      	mov	sp, r7
 8041002:	bd80      	pop	{r7, pc}

08041004 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8041004:	b580      	push	{r7, lr}
 8041006:	b082      	sub	sp, #8
 8041008:	af00      	add	r7, sp, #0
 804100a:	4603      	mov	r3, r0
 804100c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 804100e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8041012:	4618      	mov	r0, r3
 8041014:	f7ff ff56 	bl	8040ec4 <__NVIC_EnableIRQ>
}
 8041018:	bf00      	nop
 804101a:	3708      	adds	r7, #8
 804101c:	46bd      	mov	sp, r7
 804101e:	bd80      	pop	{r7, pc}

08041020 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8041020:	b480      	push	{r7}
 8041022:	b085      	sub	sp, #20
 8041024:	af00      	add	r7, sp, #0
 8041026:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8041028:	2300      	movs	r3, #0
 804102a:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 804102c:	687b      	ldr	r3, [r7, #4]
 804102e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8041032:	b2db      	uxtb	r3, r3
 8041034:	2b02      	cmp	r3, #2
 8041036:	d008      	beq.n	804104a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8041038:	687b      	ldr	r3, [r7, #4]
 804103a:	2204      	movs	r2, #4
 804103c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 804103e:	687b      	ldr	r3, [r7, #4]
 8041040:	2200      	movs	r2, #0
 8041042:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8041046:	2301      	movs	r3, #1
 8041048:	e040      	b.n	80410cc <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 804104a:	687b      	ldr	r3, [r7, #4]
 804104c:	681b      	ldr	r3, [r3, #0]
 804104e:	681a      	ldr	r2, [r3, #0]
 8041050:	687b      	ldr	r3, [r7, #4]
 8041052:	681b      	ldr	r3, [r3, #0]
 8041054:	f022 020e 	bic.w	r2, r2, #14
 8041058:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 804105a:	687b      	ldr	r3, [r7, #4]
 804105c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 804105e:	681a      	ldr	r2, [r3, #0]
 8041060:	687b      	ldr	r3, [r7, #4]
 8041062:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8041064:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8041068:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 804106a:	687b      	ldr	r3, [r7, #4]
 804106c:	681b      	ldr	r3, [r3, #0]
 804106e:	681a      	ldr	r2, [r3, #0]
 8041070:	687b      	ldr	r3, [r7, #4]
 8041072:	681b      	ldr	r3, [r3, #0]
 8041074:	f022 0201 	bic.w	r2, r2, #1
 8041078:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 804107a:	687b      	ldr	r3, [r7, #4]
 804107c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 804107e:	f003 021c 	and.w	r2, r3, #28
 8041082:	687b      	ldr	r3, [r7, #4]
 8041084:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8041086:	2101      	movs	r1, #1
 8041088:	fa01 f202 	lsl.w	r2, r1, r2
 804108c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 804108e:	687b      	ldr	r3, [r7, #4]
 8041090:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8041092:	687a      	ldr	r2, [r7, #4]
 8041094:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8041096:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8041098:	687b      	ldr	r3, [r7, #4]
 804109a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 804109c:	2b00      	cmp	r3, #0
 804109e:	d00c      	beq.n	80410ba <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80410a0:	687b      	ldr	r3, [r7, #4]
 80410a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80410a4:	681a      	ldr	r2, [r3, #0]
 80410a6:	687b      	ldr	r3, [r7, #4]
 80410a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80410aa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80410ae:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80410b0:	687b      	ldr	r3, [r7, #4]
 80410b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80410b4:	687a      	ldr	r2, [r7, #4]
 80410b6:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 80410b8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80410ba:	687b      	ldr	r3, [r7, #4]
 80410bc:	2201      	movs	r2, #1
 80410be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80410c2:	687b      	ldr	r3, [r7, #4]
 80410c4:	2200      	movs	r2, #0
 80410c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80410ca:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80410cc:	4618      	mov	r0, r3
 80410ce:	3714      	adds	r7, #20
 80410d0:	46bd      	mov	sp, r7
 80410d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80410d6:	4770      	bx	lr

080410d8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80410d8:	b580      	push	{r7, lr}
 80410da:	b084      	sub	sp, #16
 80410dc:	af00      	add	r7, sp, #0
 80410de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80410e0:	2300      	movs	r3, #0
 80410e2:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80410e4:	687b      	ldr	r3, [r7, #4]
 80410e6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80410ea:	b2db      	uxtb	r3, r3
 80410ec:	2b02      	cmp	r3, #2
 80410ee:	d005      	beq.n	80410fc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80410f0:	687b      	ldr	r3, [r7, #4]
 80410f2:	2204      	movs	r2, #4
 80410f4:	645a      	str	r2, [r3, #68]	@ 0x44

    status = HAL_ERROR;
 80410f6:	2301      	movs	r3, #1
 80410f8:	73fb      	strb	r3, [r7, #15]
 80410fa:	e047      	b.n	804118c <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80410fc:	687b      	ldr	r3, [r7, #4]
 80410fe:	681b      	ldr	r3, [r3, #0]
 8041100:	681a      	ldr	r2, [r3, #0]
 8041102:	687b      	ldr	r3, [r7, #4]
 8041104:	681b      	ldr	r3, [r3, #0]
 8041106:	f022 020e 	bic.w	r2, r2, #14
 804110a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 804110c:	687b      	ldr	r3, [r7, #4]
 804110e:	681b      	ldr	r3, [r3, #0]
 8041110:	681a      	ldr	r2, [r3, #0]
 8041112:	687b      	ldr	r3, [r7, #4]
 8041114:	681b      	ldr	r3, [r3, #0]
 8041116:	f022 0201 	bic.w	r2, r2, #1
 804111a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 804111c:	687b      	ldr	r3, [r7, #4]
 804111e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8041120:	681a      	ldr	r2, [r3, #0]
 8041122:	687b      	ldr	r3, [r7, #4]
 8041124:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8041126:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 804112a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 804112c:	687b      	ldr	r3, [r7, #4]
 804112e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8041130:	f003 021c 	and.w	r2, r3, #28
 8041134:	687b      	ldr	r3, [r7, #4]
 8041136:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8041138:	2101      	movs	r1, #1
 804113a:	fa01 f202 	lsl.w	r2, r1, r2
 804113e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8041140:	687b      	ldr	r3, [r7, #4]
 8041142:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8041144:	687a      	ldr	r2, [r7, #4]
 8041146:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8041148:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 804114a:	687b      	ldr	r3, [r7, #4]
 804114c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 804114e:	2b00      	cmp	r3, #0
 8041150:	d00c      	beq.n	804116c <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8041152:	687b      	ldr	r3, [r7, #4]
 8041154:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8041156:	681a      	ldr	r2, [r3, #0]
 8041158:	687b      	ldr	r3, [r7, #4]
 804115a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 804115c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8041160:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8041162:	687b      	ldr	r3, [r7, #4]
 8041164:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8041166:	687a      	ldr	r2, [r7, #4]
 8041168:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 804116a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 804116c:	687b      	ldr	r3, [r7, #4]
 804116e:	2201      	movs	r2, #1
 8041170:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8041174:	687b      	ldr	r3, [r7, #4]
 8041176:	2200      	movs	r2, #0
 8041178:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 804117c:	687b      	ldr	r3, [r7, #4]
 804117e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8041180:	2b00      	cmp	r3, #0
 8041182:	d003      	beq.n	804118c <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8041184:	687b      	ldr	r3, [r7, #4]
 8041186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8041188:	6878      	ldr	r0, [r7, #4]
 804118a:	4798      	blx	r3
    }
  }
  return status;
 804118c:	7bfb      	ldrb	r3, [r7, #15]
}
 804118e:	4618      	mov	r0, r3
 8041190:	3710      	adds	r7, #16
 8041192:	46bd      	mov	sp, r7
 8041194:	bd80      	pop	{r7, pc}
	...

08041198 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8041198:	b480      	push	{r7}
 804119a:	b087      	sub	sp, #28
 804119c:	af00      	add	r7, sp, #0
 804119e:	6078      	str	r0, [r7, #4]
 80411a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 80411a2:	2300      	movs	r3, #0
 80411a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80411a6:	e158      	b.n	804145a <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80411a8:	683b      	ldr	r3, [r7, #0]
 80411aa:	681a      	ldr	r2, [r3, #0]
 80411ac:	2101      	movs	r1, #1
 80411ae:	697b      	ldr	r3, [r7, #20]
 80411b0:	fa01 f303 	lsl.w	r3, r1, r3
 80411b4:	4013      	ands	r3, r2
 80411b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 80411b8:	68fb      	ldr	r3, [r7, #12]
 80411ba:	2b00      	cmp	r3, #0
 80411bc:	f000 814a 	beq.w	8041454 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80411c0:	683b      	ldr	r3, [r7, #0]
 80411c2:	685b      	ldr	r3, [r3, #4]
 80411c4:	f003 0303 	and.w	r3, r3, #3
 80411c8:	2b01      	cmp	r3, #1
 80411ca:	d005      	beq.n	80411d8 <HAL_GPIO_Init+0x40>
 80411cc:	683b      	ldr	r3, [r7, #0]
 80411ce:	685b      	ldr	r3, [r3, #4]
 80411d0:	f003 0303 	and.w	r3, r3, #3
 80411d4:	2b02      	cmp	r3, #2
 80411d6:	d130      	bne.n	804123a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80411d8:	687b      	ldr	r3, [r7, #4]
 80411da:	689b      	ldr	r3, [r3, #8]
 80411dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80411de:	697b      	ldr	r3, [r7, #20]
 80411e0:	005b      	lsls	r3, r3, #1
 80411e2:	2203      	movs	r2, #3
 80411e4:	fa02 f303 	lsl.w	r3, r2, r3
 80411e8:	43db      	mvns	r3, r3
 80411ea:	693a      	ldr	r2, [r7, #16]
 80411ec:	4013      	ands	r3, r2
 80411ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80411f0:	683b      	ldr	r3, [r7, #0]
 80411f2:	68da      	ldr	r2, [r3, #12]
 80411f4:	697b      	ldr	r3, [r7, #20]
 80411f6:	005b      	lsls	r3, r3, #1
 80411f8:	fa02 f303 	lsl.w	r3, r2, r3
 80411fc:	693a      	ldr	r2, [r7, #16]
 80411fe:	4313      	orrs	r3, r2
 8041200:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8041202:	687b      	ldr	r3, [r7, #4]
 8041204:	693a      	ldr	r2, [r7, #16]
 8041206:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8041208:	687b      	ldr	r3, [r7, #4]
 804120a:	685b      	ldr	r3, [r3, #4]
 804120c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 804120e:	2201      	movs	r2, #1
 8041210:	697b      	ldr	r3, [r7, #20]
 8041212:	fa02 f303 	lsl.w	r3, r2, r3
 8041216:	43db      	mvns	r3, r3
 8041218:	693a      	ldr	r2, [r7, #16]
 804121a:	4013      	ands	r3, r2
 804121c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 804121e:	683b      	ldr	r3, [r7, #0]
 8041220:	685b      	ldr	r3, [r3, #4]
 8041222:	091b      	lsrs	r3, r3, #4
 8041224:	f003 0201 	and.w	r2, r3, #1
 8041228:	697b      	ldr	r3, [r7, #20]
 804122a:	fa02 f303 	lsl.w	r3, r2, r3
 804122e:	693a      	ldr	r2, [r7, #16]
 8041230:	4313      	orrs	r3, r2
 8041232:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8041234:	687b      	ldr	r3, [r7, #4]
 8041236:	693a      	ldr	r2, [r7, #16]
 8041238:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 804123a:	683b      	ldr	r3, [r7, #0]
 804123c:	685b      	ldr	r3, [r3, #4]
 804123e:	f003 0303 	and.w	r3, r3, #3
 8041242:	2b03      	cmp	r3, #3
 8041244:	d017      	beq.n	8041276 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8041246:	687b      	ldr	r3, [r7, #4]
 8041248:	68db      	ldr	r3, [r3, #12]
 804124a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 804124c:	697b      	ldr	r3, [r7, #20]
 804124e:	005b      	lsls	r3, r3, #1
 8041250:	2203      	movs	r2, #3
 8041252:	fa02 f303 	lsl.w	r3, r2, r3
 8041256:	43db      	mvns	r3, r3
 8041258:	693a      	ldr	r2, [r7, #16]
 804125a:	4013      	ands	r3, r2
 804125c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 804125e:	683b      	ldr	r3, [r7, #0]
 8041260:	689a      	ldr	r2, [r3, #8]
 8041262:	697b      	ldr	r3, [r7, #20]
 8041264:	005b      	lsls	r3, r3, #1
 8041266:	fa02 f303 	lsl.w	r3, r2, r3
 804126a:	693a      	ldr	r2, [r7, #16]
 804126c:	4313      	orrs	r3, r2
 804126e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8041270:	687b      	ldr	r3, [r7, #4]
 8041272:	693a      	ldr	r2, [r7, #16]
 8041274:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8041276:	683b      	ldr	r3, [r7, #0]
 8041278:	685b      	ldr	r3, [r3, #4]
 804127a:	f003 0303 	and.w	r3, r3, #3
 804127e:	2b02      	cmp	r3, #2
 8041280:	d123      	bne.n	80412ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8041282:	697b      	ldr	r3, [r7, #20]
 8041284:	08da      	lsrs	r2, r3, #3
 8041286:	687b      	ldr	r3, [r7, #4]
 8041288:	3208      	adds	r2, #8
 804128a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 804128e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8041290:	697b      	ldr	r3, [r7, #20]
 8041292:	f003 0307 	and.w	r3, r3, #7
 8041296:	009b      	lsls	r3, r3, #2
 8041298:	220f      	movs	r2, #15
 804129a:	fa02 f303 	lsl.w	r3, r2, r3
 804129e:	43db      	mvns	r3, r3
 80412a0:	693a      	ldr	r2, [r7, #16]
 80412a2:	4013      	ands	r3, r2
 80412a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80412a6:	683b      	ldr	r3, [r7, #0]
 80412a8:	691a      	ldr	r2, [r3, #16]
 80412aa:	697b      	ldr	r3, [r7, #20]
 80412ac:	f003 0307 	and.w	r3, r3, #7
 80412b0:	009b      	lsls	r3, r3, #2
 80412b2:	fa02 f303 	lsl.w	r3, r2, r3
 80412b6:	693a      	ldr	r2, [r7, #16]
 80412b8:	4313      	orrs	r3, r2
 80412ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80412bc:	697b      	ldr	r3, [r7, #20]
 80412be:	08da      	lsrs	r2, r3, #3
 80412c0:	687b      	ldr	r3, [r7, #4]
 80412c2:	3208      	adds	r2, #8
 80412c4:	6939      	ldr	r1, [r7, #16]
 80412c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80412ca:	687b      	ldr	r3, [r7, #4]
 80412cc:	681b      	ldr	r3, [r3, #0]
 80412ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80412d0:	697b      	ldr	r3, [r7, #20]
 80412d2:	005b      	lsls	r3, r3, #1
 80412d4:	2203      	movs	r2, #3
 80412d6:	fa02 f303 	lsl.w	r3, r2, r3
 80412da:	43db      	mvns	r3, r3
 80412dc:	693a      	ldr	r2, [r7, #16]
 80412de:	4013      	ands	r3, r2
 80412e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80412e2:	683b      	ldr	r3, [r7, #0]
 80412e4:	685b      	ldr	r3, [r3, #4]
 80412e6:	f003 0203 	and.w	r2, r3, #3
 80412ea:	697b      	ldr	r3, [r7, #20]
 80412ec:	005b      	lsls	r3, r3, #1
 80412ee:	fa02 f303 	lsl.w	r3, r2, r3
 80412f2:	693a      	ldr	r2, [r7, #16]
 80412f4:	4313      	orrs	r3, r2
 80412f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80412f8:	687b      	ldr	r3, [r7, #4]
 80412fa:	693a      	ldr	r2, [r7, #16]
 80412fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80412fe:	683b      	ldr	r3, [r7, #0]
 8041300:	685b      	ldr	r3, [r3, #4]
 8041302:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8041306:	2b00      	cmp	r3, #0
 8041308:	f000 80a4 	beq.w	8041454 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 804130c:	4a5a      	ldr	r2, [pc, #360]	@ (8041478 <HAL_GPIO_Init+0x2e0>)
 804130e:	697b      	ldr	r3, [r7, #20]
 8041310:	089b      	lsrs	r3, r3, #2
 8041312:	3318      	adds	r3, #24
 8041314:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8041318:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 804131a:	697b      	ldr	r3, [r7, #20]
 804131c:	f003 0303 	and.w	r3, r3, #3
 8041320:	00db      	lsls	r3, r3, #3
 8041322:	220f      	movs	r2, #15
 8041324:	fa02 f303 	lsl.w	r3, r2, r3
 8041328:	43db      	mvns	r3, r3
 804132a:	693a      	ldr	r2, [r7, #16]
 804132c:	4013      	ands	r3, r2
 804132e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8041330:	687b      	ldr	r3, [r7, #4]
 8041332:	4a52      	ldr	r2, [pc, #328]	@ (804147c <HAL_GPIO_Init+0x2e4>)
 8041334:	4293      	cmp	r3, r2
 8041336:	d025      	beq.n	8041384 <HAL_GPIO_Init+0x1ec>
 8041338:	687b      	ldr	r3, [r7, #4]
 804133a:	4a51      	ldr	r2, [pc, #324]	@ (8041480 <HAL_GPIO_Init+0x2e8>)
 804133c:	4293      	cmp	r3, r2
 804133e:	d01f      	beq.n	8041380 <HAL_GPIO_Init+0x1e8>
 8041340:	687b      	ldr	r3, [r7, #4]
 8041342:	4a50      	ldr	r2, [pc, #320]	@ (8041484 <HAL_GPIO_Init+0x2ec>)
 8041344:	4293      	cmp	r3, r2
 8041346:	d019      	beq.n	804137c <HAL_GPIO_Init+0x1e4>
 8041348:	687b      	ldr	r3, [r7, #4]
 804134a:	4a4f      	ldr	r2, [pc, #316]	@ (8041488 <HAL_GPIO_Init+0x2f0>)
 804134c:	4293      	cmp	r3, r2
 804134e:	d013      	beq.n	8041378 <HAL_GPIO_Init+0x1e0>
 8041350:	687b      	ldr	r3, [r7, #4]
 8041352:	4a4e      	ldr	r2, [pc, #312]	@ (804148c <HAL_GPIO_Init+0x2f4>)
 8041354:	4293      	cmp	r3, r2
 8041356:	d00d      	beq.n	8041374 <HAL_GPIO_Init+0x1dc>
 8041358:	687b      	ldr	r3, [r7, #4]
 804135a:	4a4d      	ldr	r2, [pc, #308]	@ (8041490 <HAL_GPIO_Init+0x2f8>)
 804135c:	4293      	cmp	r3, r2
 804135e:	d007      	beq.n	8041370 <HAL_GPIO_Init+0x1d8>
 8041360:	687b      	ldr	r3, [r7, #4]
 8041362:	4a4c      	ldr	r2, [pc, #304]	@ (8041494 <HAL_GPIO_Init+0x2fc>)
 8041364:	4293      	cmp	r3, r2
 8041366:	d101      	bne.n	804136c <HAL_GPIO_Init+0x1d4>
 8041368:	2306      	movs	r3, #6
 804136a:	e00c      	b.n	8041386 <HAL_GPIO_Init+0x1ee>
 804136c:	2307      	movs	r3, #7
 804136e:	e00a      	b.n	8041386 <HAL_GPIO_Init+0x1ee>
 8041370:	2305      	movs	r3, #5
 8041372:	e008      	b.n	8041386 <HAL_GPIO_Init+0x1ee>
 8041374:	2304      	movs	r3, #4
 8041376:	e006      	b.n	8041386 <HAL_GPIO_Init+0x1ee>
 8041378:	2303      	movs	r3, #3
 804137a:	e004      	b.n	8041386 <HAL_GPIO_Init+0x1ee>
 804137c:	2302      	movs	r3, #2
 804137e:	e002      	b.n	8041386 <HAL_GPIO_Init+0x1ee>
 8041380:	2301      	movs	r3, #1
 8041382:	e000      	b.n	8041386 <HAL_GPIO_Init+0x1ee>
 8041384:	2300      	movs	r3, #0
 8041386:	697a      	ldr	r2, [r7, #20]
 8041388:	f002 0203 	and.w	r2, r2, #3
 804138c:	00d2      	lsls	r2, r2, #3
 804138e:	4093      	lsls	r3, r2
 8041390:	693a      	ldr	r2, [r7, #16]
 8041392:	4313      	orrs	r3, r2
 8041394:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8041396:	4938      	ldr	r1, [pc, #224]	@ (8041478 <HAL_GPIO_Init+0x2e0>)
 8041398:	697b      	ldr	r3, [r7, #20]
 804139a:	089b      	lsrs	r3, r3, #2
 804139c:	3318      	adds	r3, #24
 804139e:	693a      	ldr	r2, [r7, #16]
 80413a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80413a4:	4b34      	ldr	r3, [pc, #208]	@ (8041478 <HAL_GPIO_Init+0x2e0>)
 80413a6:	681b      	ldr	r3, [r3, #0]
 80413a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80413aa:	68fb      	ldr	r3, [r7, #12]
 80413ac:	43db      	mvns	r3, r3
 80413ae:	693a      	ldr	r2, [r7, #16]
 80413b0:	4013      	ands	r3, r2
 80413b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80413b4:	683b      	ldr	r3, [r7, #0]
 80413b6:	685b      	ldr	r3, [r3, #4]
 80413b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80413bc:	2b00      	cmp	r3, #0
 80413be:	d003      	beq.n	80413c8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80413c0:	693a      	ldr	r2, [r7, #16]
 80413c2:	68fb      	ldr	r3, [r7, #12]
 80413c4:	4313      	orrs	r3, r2
 80413c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80413c8:	4a2b      	ldr	r2, [pc, #172]	@ (8041478 <HAL_GPIO_Init+0x2e0>)
 80413ca:	693b      	ldr	r3, [r7, #16]
 80413cc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80413ce:	4b2a      	ldr	r3, [pc, #168]	@ (8041478 <HAL_GPIO_Init+0x2e0>)
 80413d0:	685b      	ldr	r3, [r3, #4]
 80413d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80413d4:	68fb      	ldr	r3, [r7, #12]
 80413d6:	43db      	mvns	r3, r3
 80413d8:	693a      	ldr	r2, [r7, #16]
 80413da:	4013      	ands	r3, r2
 80413dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80413de:	683b      	ldr	r3, [r7, #0]
 80413e0:	685b      	ldr	r3, [r3, #4]
 80413e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80413e6:	2b00      	cmp	r3, #0
 80413e8:	d003      	beq.n	80413f2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80413ea:	693a      	ldr	r2, [r7, #16]
 80413ec:	68fb      	ldr	r3, [r7, #12]
 80413ee:	4313      	orrs	r3, r2
 80413f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80413f2:	4a21      	ldr	r2, [pc, #132]	@ (8041478 <HAL_GPIO_Init+0x2e0>)
 80413f4:	693b      	ldr	r3, [r7, #16]
 80413f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80413f8:	4b1f      	ldr	r3, [pc, #124]	@ (8041478 <HAL_GPIO_Init+0x2e0>)
 80413fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80413fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8041400:	68fb      	ldr	r3, [r7, #12]
 8041402:	43db      	mvns	r3, r3
 8041404:	693a      	ldr	r2, [r7, #16]
 8041406:	4013      	ands	r3, r2
 8041408:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 804140a:	683b      	ldr	r3, [r7, #0]
 804140c:	685b      	ldr	r3, [r3, #4]
 804140e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8041412:	2b00      	cmp	r3, #0
 8041414:	d003      	beq.n	804141e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8041416:	693a      	ldr	r2, [r7, #16]
 8041418:	68fb      	ldr	r3, [r7, #12]
 804141a:	4313      	orrs	r3, r2
 804141c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 804141e:	4a16      	ldr	r2, [pc, #88]	@ (8041478 <HAL_GPIO_Init+0x2e0>)
 8041420:	693b      	ldr	r3, [r7, #16]
 8041422:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 8041426:	4b14      	ldr	r3, [pc, #80]	@ (8041478 <HAL_GPIO_Init+0x2e0>)
 8041428:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 804142c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 804142e:	68fb      	ldr	r3, [r7, #12]
 8041430:	43db      	mvns	r3, r3
 8041432:	693a      	ldr	r2, [r7, #16]
 8041434:	4013      	ands	r3, r2
 8041436:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8041438:	683b      	ldr	r3, [r7, #0]
 804143a:	685b      	ldr	r3, [r3, #4]
 804143c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8041440:	2b00      	cmp	r3, #0
 8041442:	d003      	beq.n	804144c <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 8041444:	693a      	ldr	r2, [r7, #16]
 8041446:	68fb      	ldr	r3, [r7, #12]
 8041448:	4313      	orrs	r3, r2
 804144a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 804144c:	4a0a      	ldr	r2, [pc, #40]	@ (8041478 <HAL_GPIO_Init+0x2e0>)
 804144e:	693b      	ldr	r3, [r7, #16]
 8041450:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8041454:	697b      	ldr	r3, [r7, #20]
 8041456:	3301      	adds	r3, #1
 8041458:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 804145a:	683b      	ldr	r3, [r7, #0]
 804145c:	681a      	ldr	r2, [r3, #0]
 804145e:	697b      	ldr	r3, [r7, #20]
 8041460:	fa22 f303 	lsr.w	r3, r2, r3
 8041464:	2b00      	cmp	r3, #0
 8041466:	f47f ae9f 	bne.w	80411a8 <HAL_GPIO_Init+0x10>
  }
}
 804146a:	bf00      	nop
 804146c:	bf00      	nop
 804146e:	371c      	adds	r7, #28
 8041470:	46bd      	mov	sp, r7
 8041472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8041476:	4770      	bx	lr
 8041478:	4002f400 	.word	0x4002f400
 804147c:	42020000 	.word	0x42020000
 8041480:	42020400 	.word	0x42020400
 8041484:	42020800 	.word	0x42020800
 8041488:	42020c00 	.word	0x42020c00
 804148c:	42021000 	.word	0x42021000
 8041490:	42021400 	.word	0x42021400
 8041494:	42021800 	.word	0x42021800

08041498 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8041498:	b480      	push	{r7}
 804149a:	b083      	sub	sp, #12
 804149c:	af00      	add	r7, sp, #0
 804149e:	6078      	str	r0, [r7, #4]
 80414a0:	460b      	mov	r3, r1
 80414a2:	807b      	strh	r3, [r7, #2]
 80414a4:	4613      	mov	r3, r2
 80414a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80414a8:	787b      	ldrb	r3, [r7, #1]
 80414aa:	2b00      	cmp	r3, #0
 80414ac:	d003      	beq.n	80414b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80414ae:	887a      	ldrh	r2, [r7, #2]
 80414b0:	687b      	ldr	r3, [r7, #4]
 80414b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80414b4:	e002      	b.n	80414bc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80414b6:	887a      	ldrh	r2, [r7, #2]
 80414b8:	687b      	ldr	r3, [r7, #4]
 80414ba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80414bc:	bf00      	nop
 80414be:	370c      	adds	r7, #12
 80414c0:	46bd      	mov	sp, r7
 80414c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80414c6:	4770      	bx	lr

080414c8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80414c8:	b480      	push	{r7}
 80414ca:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80414cc:	4b04      	ldr	r3, [pc, #16]	@ (80414e0 <HAL_PWREx_GetVoltageRange+0x18>)
 80414ce:	681b      	ldr	r3, [r3, #0]
 80414d0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 80414d4:	4618      	mov	r0, r3
 80414d6:	46bd      	mov	sp, r7
 80414d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80414dc:	4770      	bx	lr
 80414de:	bf00      	nop
 80414e0:	40007000 	.word	0x40007000

080414e4 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80414e4:	b580      	push	{r7, lr}
 80414e6:	b084      	sub	sp, #16
 80414e8:	af00      	add	r7, sp, #0
 80414ea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 80414ec:	4b27      	ldr	r3, [pc, #156]	@ (804158c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80414ee:	681b      	ldr	r3, [r3, #0]
 80414f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80414f4:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 80414f6:	f000 f861 	bl	80415bc <HAL_PWREx_SMPS_GetEffectiveMode>
 80414fa:	4603      	mov	r3, r0
 80414fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8041500:	d101      	bne.n	8041506 <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 8041502:	2301      	movs	r3, #1
 8041504:	e03e      	b.n	8041584 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 8041506:	4b21      	ldr	r3, [pc, #132]	@ (804158c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8041508:	68db      	ldr	r3, [r3, #12]
 804150a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 804150e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8041512:	d101      	bne.n	8041518 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 8041514:	2301      	movs	r3, #1
 8041516:	e035      	b.n	8041584 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8041518:	68ba      	ldr	r2, [r7, #8]
 804151a:	687b      	ldr	r3, [r7, #4]
 804151c:	429a      	cmp	r2, r3
 804151e:	d101      	bne.n	8041524 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 8041520:	2300      	movs	r3, #0
 8041522:	e02f      	b.n	8041584 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8041524:	4b19      	ldr	r3, [pc, #100]	@ (804158c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8041526:	681b      	ldr	r3, [r3, #0]
 8041528:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 804152c:	4917      	ldr	r1, [pc, #92]	@ (804158c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 804152e:	687b      	ldr	r3, [r7, #4]
 8041530:	4313      	orrs	r3, r2
 8041532:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 8041534:	4b16      	ldr	r3, [pc, #88]	@ (8041590 <HAL_PWREx_ControlVoltageScaling+0xac>)
 8041536:	681b      	ldr	r3, [r3, #0]
 8041538:	095b      	lsrs	r3, r3, #5
 804153a:	4a16      	ldr	r2, [pc, #88]	@ (8041594 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 804153c:	fba2 2303 	umull	r2, r3, r2, r3
 8041540:	09db      	lsrs	r3, r3, #7
 8041542:	2232      	movs	r2, #50	@ 0x32
 8041544:	fb02 f303 	mul.w	r3, r2, r3
 8041548:	4a13      	ldr	r2, [pc, #76]	@ (8041598 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 804154a:	fba2 2303 	umull	r2, r3, r2, r3
 804154e:	08db      	lsrs	r3, r3, #3
 8041550:	3301      	adds	r3, #1
 8041552:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8041554:	e002      	b.n	804155c <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 8041556:	68fb      	ldr	r3, [r7, #12]
 8041558:	3b01      	subs	r3, #1
 804155a:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 804155c:	4b0b      	ldr	r3, [pc, #44]	@ (804158c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 804155e:	695b      	ldr	r3, [r3, #20]
 8041560:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8041564:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8041568:	d102      	bne.n	8041570 <HAL_PWREx_ControlVoltageScaling+0x8c>
 804156a:	68fb      	ldr	r3, [r7, #12]
 804156c:	2b00      	cmp	r3, #0
 804156e:	d1f2      	bne.n	8041556 <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8041570:	4b06      	ldr	r3, [pc, #24]	@ (804158c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8041572:	695b      	ldr	r3, [r3, #20]
 8041574:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8041578:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 804157c:	d101      	bne.n	8041582 <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 804157e:	2303      	movs	r3, #3
 8041580:	e000      	b.n	8041584 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 8041582:	2300      	movs	r3, #0
}
 8041584:	4618      	mov	r0, r3
 8041586:	3710      	adds	r7, #16
 8041588:	46bd      	mov	sp, r7
 804158a:	bd80      	pop	{r7, pc}
 804158c:	40007000 	.word	0x40007000
 8041590:	20018014 	.word	0x20018014
 8041594:	0a7c5ac5 	.word	0x0a7c5ac5
 8041598:	cccccccd 	.word	0xcccccccd

0804159c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 804159c:	b480      	push	{r7}
 804159e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80415a0:	4b05      	ldr	r3, [pc, #20]	@ (80415b8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80415a2:	685b      	ldr	r3, [r3, #4]
 80415a4:	4a04      	ldr	r2, [pc, #16]	@ (80415b8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80415a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80415aa:	6053      	str	r3, [r2, #4]
}
 80415ac:	bf00      	nop
 80415ae:	46bd      	mov	sp, r7
 80415b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80415b4:	4770      	bx	lr
 80415b6:	bf00      	nop
 80415b8:	40007000 	.word	0x40007000

080415bc <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 80415bc:	b480      	push	{r7}
 80415be:	b083      	sub	sp, #12
 80415c0:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 80415c2:	4b0f      	ldr	r3, [pc, #60]	@ (8041600 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 80415c4:	691b      	ldr	r3, [r3, #16]
 80415c6:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 80415c8:	683b      	ldr	r3, [r7, #0]
 80415ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80415ce:	2b00      	cmp	r3, #0
 80415d0:	d003      	beq.n	80415da <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 80415d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80415d6:	607b      	str	r3, [r7, #4]
 80415d8:	e00a      	b.n	80415f0 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 80415da:	683b      	ldr	r3, [r7, #0]
 80415dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80415e0:	2b00      	cmp	r3, #0
 80415e2:	d103      	bne.n	80415ec <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 80415e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80415e8:	607b      	str	r3, [r7, #4]
 80415ea:	e001      	b.n	80415f0 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 80415ec:	2300      	movs	r3, #0
 80415ee:	607b      	str	r3, [r7, #4]
  }

  return mode;
 80415f0:	687b      	ldr	r3, [r7, #4]
}
 80415f2:	4618      	mov	r0, r3
 80415f4:	370c      	adds	r7, #12
 80415f6:	46bd      	mov	sp, r7
 80415f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80415fc:	4770      	bx	lr
 80415fe:	bf00      	nop
 8041600:	40007000 	.word	0x40007000

08041604 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8041604:	b580      	push	{r7, lr}
 8041606:	b088      	sub	sp, #32
 8041608:	af00      	add	r7, sp, #0
 804160a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 804160c:	687b      	ldr	r3, [r7, #4]
 804160e:	2b00      	cmp	r3, #0
 8041610:	d102      	bne.n	8041618 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8041612:	2301      	movs	r3, #1
 8041614:	f000 bcc2 	b.w	8041f9c <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8041618:	4b99      	ldr	r3, [pc, #612]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 804161a:	689b      	ldr	r3, [r3, #8]
 804161c:	f003 030c 	and.w	r3, r3, #12
 8041620:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8041622:	4b97      	ldr	r3, [pc, #604]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 8041624:	68db      	ldr	r3, [r3, #12]
 8041626:	f003 0303 	and.w	r3, r3, #3
 804162a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 804162c:	687b      	ldr	r3, [r7, #4]
 804162e:	681b      	ldr	r3, [r3, #0]
 8041630:	f003 0310 	and.w	r3, r3, #16
 8041634:	2b00      	cmp	r3, #0
 8041636:	f000 80e9 	beq.w	804180c <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 804163a:	69bb      	ldr	r3, [r7, #24]
 804163c:	2b00      	cmp	r3, #0
 804163e:	d006      	beq.n	804164e <HAL_RCC_OscConfig+0x4a>
 8041640:	69bb      	ldr	r3, [r7, #24]
 8041642:	2b0c      	cmp	r3, #12
 8041644:	f040 8083 	bne.w	804174e <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8041648:	697b      	ldr	r3, [r7, #20]
 804164a:	2b01      	cmp	r3, #1
 804164c:	d17f      	bne.n	804174e <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 804164e:	4b8c      	ldr	r3, [pc, #560]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 8041650:	681b      	ldr	r3, [r3, #0]
 8041652:	f003 0302 	and.w	r3, r3, #2
 8041656:	2b00      	cmp	r3, #0
 8041658:	d006      	beq.n	8041668 <HAL_RCC_OscConfig+0x64>
 804165a:	687b      	ldr	r3, [r7, #4]
 804165c:	69db      	ldr	r3, [r3, #28]
 804165e:	2b00      	cmp	r3, #0
 8041660:	d102      	bne.n	8041668 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8041662:	2301      	movs	r3, #1
 8041664:	f000 bc9a 	b.w	8041f9c <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8041668:	687b      	ldr	r3, [r7, #4]
 804166a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 804166c:	4b84      	ldr	r3, [pc, #528]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 804166e:	681b      	ldr	r3, [r3, #0]
 8041670:	f003 0308 	and.w	r3, r3, #8
 8041674:	2b00      	cmp	r3, #0
 8041676:	d004      	beq.n	8041682 <HAL_RCC_OscConfig+0x7e>
 8041678:	4b81      	ldr	r3, [pc, #516]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 804167a:	681b      	ldr	r3, [r3, #0]
 804167c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8041680:	e005      	b.n	804168e <HAL_RCC_OscConfig+0x8a>
 8041682:	4b7f      	ldr	r3, [pc, #508]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 8041684:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8041688:	091b      	lsrs	r3, r3, #4
 804168a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 804168e:	4293      	cmp	r3, r2
 8041690:	d224      	bcs.n	80416dc <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8041692:	687b      	ldr	r3, [r7, #4]
 8041694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041696:	4618      	mov	r0, r3
 8041698:	f000 fecc 	bl	8042434 <RCC_SetFlashLatencyFromMSIRange>
 804169c:	4603      	mov	r3, r0
 804169e:	2b00      	cmp	r3, #0
 80416a0:	d002      	beq.n	80416a8 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 80416a2:	2301      	movs	r3, #1
 80416a4:	f000 bc7a 	b.w	8041f9c <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80416a8:	4b75      	ldr	r3, [pc, #468]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80416aa:	681b      	ldr	r3, [r3, #0]
 80416ac:	4a74      	ldr	r2, [pc, #464]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80416ae:	f043 0308 	orr.w	r3, r3, #8
 80416b2:	6013      	str	r3, [r2, #0]
 80416b4:	4b72      	ldr	r3, [pc, #456]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80416b6:	681b      	ldr	r3, [r3, #0]
 80416b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80416bc:	687b      	ldr	r3, [r7, #4]
 80416be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80416c0:	496f      	ldr	r1, [pc, #444]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80416c2:	4313      	orrs	r3, r2
 80416c4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80416c6:	4b6e      	ldr	r3, [pc, #440]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80416c8:	685b      	ldr	r3, [r3, #4]
 80416ca:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80416ce:	687b      	ldr	r3, [r7, #4]
 80416d0:	6a1b      	ldr	r3, [r3, #32]
 80416d2:	021b      	lsls	r3, r3, #8
 80416d4:	496a      	ldr	r1, [pc, #424]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80416d6:	4313      	orrs	r3, r2
 80416d8:	604b      	str	r3, [r1, #4]
 80416da:	e026      	b.n	804172a <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80416dc:	4b68      	ldr	r3, [pc, #416]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80416de:	681b      	ldr	r3, [r3, #0]
 80416e0:	4a67      	ldr	r2, [pc, #412]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80416e2:	f043 0308 	orr.w	r3, r3, #8
 80416e6:	6013      	str	r3, [r2, #0]
 80416e8:	4b65      	ldr	r3, [pc, #404]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80416ea:	681b      	ldr	r3, [r3, #0]
 80416ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80416f0:	687b      	ldr	r3, [r7, #4]
 80416f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80416f4:	4962      	ldr	r1, [pc, #392]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80416f6:	4313      	orrs	r3, r2
 80416f8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80416fa:	4b61      	ldr	r3, [pc, #388]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80416fc:	685b      	ldr	r3, [r3, #4]
 80416fe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8041702:	687b      	ldr	r3, [r7, #4]
 8041704:	6a1b      	ldr	r3, [r3, #32]
 8041706:	021b      	lsls	r3, r3, #8
 8041708:	495d      	ldr	r1, [pc, #372]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 804170a:	4313      	orrs	r3, r2
 804170c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 804170e:	69bb      	ldr	r3, [r7, #24]
 8041710:	2b00      	cmp	r3, #0
 8041712:	d10a      	bne.n	804172a <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8041714:	687b      	ldr	r3, [r7, #4]
 8041716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8041718:	4618      	mov	r0, r3
 804171a:	f000 fe8b 	bl	8042434 <RCC_SetFlashLatencyFromMSIRange>
 804171e:	4603      	mov	r3, r0
 8041720:	2b00      	cmp	r3, #0
 8041722:	d002      	beq.n	804172a <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8041724:	2301      	movs	r3, #1
 8041726:	f000 bc39 	b.w	8041f9c <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 804172a:	f000 fe15 	bl	8042358 <HAL_RCC_GetHCLKFreq>
 804172e:	4603      	mov	r3, r0
 8041730:	4a54      	ldr	r2, [pc, #336]	@ (8041884 <HAL_RCC_OscConfig+0x280>)
 8041732:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8041734:	4b54      	ldr	r3, [pc, #336]	@ (8041888 <HAL_RCC_OscConfig+0x284>)
 8041736:	681b      	ldr	r3, [r3, #0]
 8041738:	4618      	mov	r0, r3
 804173a:	f7ff fa13 	bl	8040b64 <HAL_InitTick>
 804173e:	4603      	mov	r3, r0
 8041740:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8041742:	7bfb      	ldrb	r3, [r7, #15]
 8041744:	2b00      	cmp	r3, #0
 8041746:	d060      	beq.n	804180a <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8041748:	7bfb      	ldrb	r3, [r7, #15]
 804174a:	f000 bc27 	b.w	8041f9c <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 804174e:	687b      	ldr	r3, [r7, #4]
 8041750:	69db      	ldr	r3, [r3, #28]
 8041752:	2b00      	cmp	r3, #0
 8041754:	d039      	beq.n	80417ca <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8041756:	4b4a      	ldr	r3, [pc, #296]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 8041758:	681b      	ldr	r3, [r3, #0]
 804175a:	4a49      	ldr	r2, [pc, #292]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 804175c:	f043 0301 	orr.w	r3, r3, #1
 8041760:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8041762:	f7ff fb71 	bl	8040e48 <HAL_GetTick>
 8041766:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8041768:	e00f      	b.n	804178a <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 804176a:	f7ff fb6d 	bl	8040e48 <HAL_GetTick>
 804176e:	4602      	mov	r2, r0
 8041770:	693b      	ldr	r3, [r7, #16]
 8041772:	1ad3      	subs	r3, r2, r3
 8041774:	2b02      	cmp	r3, #2
 8041776:	d908      	bls.n	804178a <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8041778:	4b41      	ldr	r3, [pc, #260]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 804177a:	681b      	ldr	r3, [r3, #0]
 804177c:	f003 0302 	and.w	r3, r3, #2
 8041780:	2b00      	cmp	r3, #0
 8041782:	d102      	bne.n	804178a <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 8041784:	2303      	movs	r3, #3
 8041786:	f000 bc09 	b.w	8041f9c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 804178a:	4b3d      	ldr	r3, [pc, #244]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 804178c:	681b      	ldr	r3, [r3, #0]
 804178e:	f003 0302 	and.w	r3, r3, #2
 8041792:	2b00      	cmp	r3, #0
 8041794:	d0e9      	beq.n	804176a <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8041796:	4b3a      	ldr	r3, [pc, #232]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 8041798:	681b      	ldr	r3, [r3, #0]
 804179a:	4a39      	ldr	r2, [pc, #228]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 804179c:	f043 0308 	orr.w	r3, r3, #8
 80417a0:	6013      	str	r3, [r2, #0]
 80417a2:	4b37      	ldr	r3, [pc, #220]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80417a4:	681b      	ldr	r3, [r3, #0]
 80417a6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80417aa:	687b      	ldr	r3, [r7, #4]
 80417ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80417ae:	4934      	ldr	r1, [pc, #208]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80417b0:	4313      	orrs	r3, r2
 80417b2:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80417b4:	4b32      	ldr	r3, [pc, #200]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80417b6:	685b      	ldr	r3, [r3, #4]
 80417b8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80417bc:	687b      	ldr	r3, [r7, #4]
 80417be:	6a1b      	ldr	r3, [r3, #32]
 80417c0:	021b      	lsls	r3, r3, #8
 80417c2:	492f      	ldr	r1, [pc, #188]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80417c4:	4313      	orrs	r3, r2
 80417c6:	604b      	str	r3, [r1, #4]
 80417c8:	e020      	b.n	804180c <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80417ca:	4b2d      	ldr	r3, [pc, #180]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80417cc:	681b      	ldr	r3, [r3, #0]
 80417ce:	4a2c      	ldr	r2, [pc, #176]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80417d0:	f023 0301 	bic.w	r3, r3, #1
 80417d4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80417d6:	f7ff fb37 	bl	8040e48 <HAL_GetTick>
 80417da:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80417dc:	e00e      	b.n	80417fc <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80417de:	f7ff fb33 	bl	8040e48 <HAL_GetTick>
 80417e2:	4602      	mov	r2, r0
 80417e4:	693b      	ldr	r3, [r7, #16]
 80417e6:	1ad3      	subs	r3, r2, r3
 80417e8:	2b02      	cmp	r3, #2
 80417ea:	d907      	bls.n	80417fc <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80417ec:	4b24      	ldr	r3, [pc, #144]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80417ee:	681b      	ldr	r3, [r3, #0]
 80417f0:	f003 0302 	and.w	r3, r3, #2
 80417f4:	2b00      	cmp	r3, #0
 80417f6:	d001      	beq.n	80417fc <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 80417f8:	2303      	movs	r3, #3
 80417fa:	e3cf      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80417fc:	4b20      	ldr	r3, [pc, #128]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 80417fe:	681b      	ldr	r3, [r3, #0]
 8041800:	f003 0302 	and.w	r3, r3, #2
 8041804:	2b00      	cmp	r3, #0
 8041806:	d1ea      	bne.n	80417de <HAL_RCC_OscConfig+0x1da>
 8041808:	e000      	b.n	804180c <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 804180a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 804180c:	687b      	ldr	r3, [r7, #4]
 804180e:	681b      	ldr	r3, [r3, #0]
 8041810:	f003 0301 	and.w	r3, r3, #1
 8041814:	2b00      	cmp	r3, #0
 8041816:	d07e      	beq.n	8041916 <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8041818:	69bb      	ldr	r3, [r7, #24]
 804181a:	2b08      	cmp	r3, #8
 804181c:	d005      	beq.n	804182a <HAL_RCC_OscConfig+0x226>
 804181e:	69bb      	ldr	r3, [r7, #24]
 8041820:	2b0c      	cmp	r3, #12
 8041822:	d10e      	bne.n	8041842 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8041824:	697b      	ldr	r3, [r7, #20]
 8041826:	2b03      	cmp	r3, #3
 8041828:	d10b      	bne.n	8041842 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 804182a:	4b15      	ldr	r3, [pc, #84]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 804182c:	681b      	ldr	r3, [r3, #0]
 804182e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8041832:	2b00      	cmp	r3, #0
 8041834:	d06e      	beq.n	8041914 <HAL_RCC_OscConfig+0x310>
 8041836:	687b      	ldr	r3, [r7, #4]
 8041838:	685b      	ldr	r3, [r3, #4]
 804183a:	2b00      	cmp	r3, #0
 804183c:	d16a      	bne.n	8041914 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 804183e:	2301      	movs	r3, #1
 8041840:	e3ac      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8041842:	687b      	ldr	r3, [r7, #4]
 8041844:	685b      	ldr	r3, [r3, #4]
 8041846:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 804184a:	d106      	bne.n	804185a <HAL_RCC_OscConfig+0x256>
 804184c:	4b0c      	ldr	r3, [pc, #48]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 804184e:	681b      	ldr	r3, [r3, #0]
 8041850:	4a0b      	ldr	r2, [pc, #44]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 8041852:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8041856:	6013      	str	r3, [r2, #0]
 8041858:	e024      	b.n	80418a4 <HAL_RCC_OscConfig+0x2a0>
 804185a:	687b      	ldr	r3, [r7, #4]
 804185c:	685b      	ldr	r3, [r3, #4]
 804185e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8041862:	d113      	bne.n	804188c <HAL_RCC_OscConfig+0x288>
 8041864:	4b06      	ldr	r3, [pc, #24]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 8041866:	681b      	ldr	r3, [r3, #0]
 8041868:	4a05      	ldr	r2, [pc, #20]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 804186a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 804186e:	6013      	str	r3, [r2, #0]
 8041870:	4b03      	ldr	r3, [pc, #12]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 8041872:	681b      	ldr	r3, [r3, #0]
 8041874:	4a02      	ldr	r2, [pc, #8]	@ (8041880 <HAL_RCC_OscConfig+0x27c>)
 8041876:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 804187a:	6013      	str	r3, [r2, #0]
 804187c:	e012      	b.n	80418a4 <HAL_RCC_OscConfig+0x2a0>
 804187e:	bf00      	nop
 8041880:	40021000 	.word	0x40021000
 8041884:	20018014 	.word	0x20018014
 8041888:	20018018 	.word	0x20018018
 804188c:	4b8b      	ldr	r3, [pc, #556]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 804188e:	681b      	ldr	r3, [r3, #0]
 8041890:	4a8a      	ldr	r2, [pc, #552]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 8041892:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8041896:	6013      	str	r3, [r2, #0]
 8041898:	4b88      	ldr	r3, [pc, #544]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 804189a:	681b      	ldr	r3, [r3, #0]
 804189c:	4a87      	ldr	r2, [pc, #540]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 804189e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80418a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80418a4:	687b      	ldr	r3, [r7, #4]
 80418a6:	685b      	ldr	r3, [r3, #4]
 80418a8:	2b00      	cmp	r3, #0
 80418aa:	d019      	beq.n	80418e0 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80418ac:	f7ff facc 	bl	8040e48 <HAL_GetTick>
 80418b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80418b2:	e00e      	b.n	80418d2 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80418b4:	f7ff fac8 	bl	8040e48 <HAL_GetTick>
 80418b8:	4602      	mov	r2, r0
 80418ba:	693b      	ldr	r3, [r7, #16]
 80418bc:	1ad3      	subs	r3, r2, r3
 80418be:	2b64      	cmp	r3, #100	@ 0x64
 80418c0:	d907      	bls.n	80418d2 <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80418c2:	4b7e      	ldr	r3, [pc, #504]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 80418c4:	681b      	ldr	r3, [r3, #0]
 80418c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80418ca:	2b00      	cmp	r3, #0
 80418cc:	d101      	bne.n	80418d2 <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 80418ce:	2303      	movs	r3, #3
 80418d0:	e364      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80418d2:	4b7a      	ldr	r3, [pc, #488]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 80418d4:	681b      	ldr	r3, [r3, #0]
 80418d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80418da:	2b00      	cmp	r3, #0
 80418dc:	d0ea      	beq.n	80418b4 <HAL_RCC_OscConfig+0x2b0>
 80418de:	e01a      	b.n	8041916 <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80418e0:	f7ff fab2 	bl	8040e48 <HAL_GetTick>
 80418e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80418e6:	e00e      	b.n	8041906 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80418e8:	f7ff faae 	bl	8040e48 <HAL_GetTick>
 80418ec:	4602      	mov	r2, r0
 80418ee:	693b      	ldr	r3, [r7, #16]
 80418f0:	1ad3      	subs	r3, r2, r3
 80418f2:	2b64      	cmp	r3, #100	@ 0x64
 80418f4:	d907      	bls.n	8041906 <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80418f6:	4b71      	ldr	r3, [pc, #452]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 80418f8:	681b      	ldr	r3, [r3, #0]
 80418fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80418fe:	2b00      	cmp	r3, #0
 8041900:	d001      	beq.n	8041906 <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 8041902:	2303      	movs	r3, #3
 8041904:	e34a      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8041906:	4b6d      	ldr	r3, [pc, #436]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 8041908:	681b      	ldr	r3, [r3, #0]
 804190a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 804190e:	2b00      	cmp	r3, #0
 8041910:	d1ea      	bne.n	80418e8 <HAL_RCC_OscConfig+0x2e4>
 8041912:	e000      	b.n	8041916 <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8041914:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8041916:	687b      	ldr	r3, [r7, #4]
 8041918:	681b      	ldr	r3, [r3, #0]
 804191a:	f003 0302 	and.w	r3, r3, #2
 804191e:	2b00      	cmp	r3, #0
 8041920:	d06c      	beq.n	80419fc <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8041922:	69bb      	ldr	r3, [r7, #24]
 8041924:	2b04      	cmp	r3, #4
 8041926:	d005      	beq.n	8041934 <HAL_RCC_OscConfig+0x330>
 8041928:	69bb      	ldr	r3, [r7, #24]
 804192a:	2b0c      	cmp	r3, #12
 804192c:	d119      	bne.n	8041962 <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 804192e:	697b      	ldr	r3, [r7, #20]
 8041930:	2b02      	cmp	r3, #2
 8041932:	d116      	bne.n	8041962 <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8041934:	4b61      	ldr	r3, [pc, #388]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 8041936:	681b      	ldr	r3, [r3, #0]
 8041938:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 804193c:	2b00      	cmp	r3, #0
 804193e:	d005      	beq.n	804194c <HAL_RCC_OscConfig+0x348>
 8041940:	687b      	ldr	r3, [r7, #4]
 8041942:	68db      	ldr	r3, [r3, #12]
 8041944:	2b00      	cmp	r3, #0
 8041946:	d101      	bne.n	804194c <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 8041948:	2301      	movs	r3, #1
 804194a:	e327      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 804194c:	4b5b      	ldr	r3, [pc, #364]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 804194e:	685b      	ldr	r3, [r3, #4]
 8041950:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8041954:	687b      	ldr	r3, [r7, #4]
 8041956:	691b      	ldr	r3, [r3, #16]
 8041958:	061b      	lsls	r3, r3, #24
 804195a:	4958      	ldr	r1, [pc, #352]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 804195c:	4313      	orrs	r3, r2
 804195e:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8041960:	e04c      	b.n	80419fc <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8041962:	687b      	ldr	r3, [r7, #4]
 8041964:	68db      	ldr	r3, [r3, #12]
 8041966:	2b00      	cmp	r3, #0
 8041968:	d029      	beq.n	80419be <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 804196a:	4b54      	ldr	r3, [pc, #336]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 804196c:	681b      	ldr	r3, [r3, #0]
 804196e:	4a53      	ldr	r2, [pc, #332]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 8041970:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8041974:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041976:	f7ff fa67 	bl	8040e48 <HAL_GetTick>
 804197a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 804197c:	e00e      	b.n	804199c <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 804197e:	f7ff fa63 	bl	8040e48 <HAL_GetTick>
 8041982:	4602      	mov	r2, r0
 8041984:	693b      	ldr	r3, [r7, #16]
 8041986:	1ad3      	subs	r3, r2, r3
 8041988:	2b02      	cmp	r3, #2
 804198a:	d907      	bls.n	804199c <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 804198c:	4b4b      	ldr	r3, [pc, #300]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 804198e:	681b      	ldr	r3, [r3, #0]
 8041990:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8041994:	2b00      	cmp	r3, #0
 8041996:	d101      	bne.n	804199c <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 8041998:	2303      	movs	r3, #3
 804199a:	e2ff      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 804199c:	4b47      	ldr	r3, [pc, #284]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 804199e:	681b      	ldr	r3, [r3, #0]
 80419a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80419a4:	2b00      	cmp	r3, #0
 80419a6:	d0ea      	beq.n	804197e <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80419a8:	4b44      	ldr	r3, [pc, #272]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 80419aa:	685b      	ldr	r3, [r3, #4]
 80419ac:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80419b0:	687b      	ldr	r3, [r7, #4]
 80419b2:	691b      	ldr	r3, [r3, #16]
 80419b4:	061b      	lsls	r3, r3, #24
 80419b6:	4941      	ldr	r1, [pc, #260]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 80419b8:	4313      	orrs	r3, r2
 80419ba:	604b      	str	r3, [r1, #4]
 80419bc:	e01e      	b.n	80419fc <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80419be:	4b3f      	ldr	r3, [pc, #252]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 80419c0:	681b      	ldr	r3, [r3, #0]
 80419c2:	4a3e      	ldr	r2, [pc, #248]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 80419c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80419c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80419ca:	f7ff fa3d 	bl	8040e48 <HAL_GetTick>
 80419ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80419d0:	e00e      	b.n	80419f0 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80419d2:	f7ff fa39 	bl	8040e48 <HAL_GetTick>
 80419d6:	4602      	mov	r2, r0
 80419d8:	693b      	ldr	r3, [r7, #16]
 80419da:	1ad3      	subs	r3, r2, r3
 80419dc:	2b02      	cmp	r3, #2
 80419de:	d907      	bls.n	80419f0 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80419e0:	4b36      	ldr	r3, [pc, #216]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 80419e2:	681b      	ldr	r3, [r3, #0]
 80419e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80419e8:	2b00      	cmp	r3, #0
 80419ea:	d001      	beq.n	80419f0 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 80419ec:	2303      	movs	r3, #3
 80419ee:	e2d5      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80419f0:	4b32      	ldr	r3, [pc, #200]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 80419f2:	681b      	ldr	r3, [r3, #0]
 80419f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80419f8:	2b00      	cmp	r3, #0
 80419fa:	d1ea      	bne.n	80419d2 <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80419fc:	687b      	ldr	r3, [r7, #4]
 80419fe:	681b      	ldr	r3, [r3, #0]
 8041a00:	f003 0308 	and.w	r3, r3, #8
 8041a04:	2b00      	cmp	r3, #0
 8041a06:	d062      	beq.n	8041ace <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8041a08:	687b      	ldr	r3, [r7, #4]
 8041a0a:	695b      	ldr	r3, [r3, #20]
 8041a0c:	2b00      	cmp	r3, #0
 8041a0e:	d038      	beq.n	8041a82 <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8041a10:	687b      	ldr	r3, [r7, #4]
 8041a12:	699b      	ldr	r3, [r3, #24]
 8041a14:	2b00      	cmp	r3, #0
 8041a16:	d108      	bne.n	8041a2a <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8041a18:	4b28      	ldr	r3, [pc, #160]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 8041a1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8041a1e:	4a27      	ldr	r2, [pc, #156]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 8041a20:	f023 0310 	bic.w	r3, r3, #16
 8041a24:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8041a28:	e007      	b.n	8041a3a <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8041a2a:	4b24      	ldr	r3, [pc, #144]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 8041a2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8041a30:	4a22      	ldr	r2, [pc, #136]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 8041a32:	f043 0310 	orr.w	r3, r3, #16
 8041a36:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8041a3a:	4b20      	ldr	r3, [pc, #128]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 8041a3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8041a40:	4a1e      	ldr	r2, [pc, #120]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 8041a42:	f043 0301 	orr.w	r3, r3, #1
 8041a46:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041a4a:	f7ff f9fd 	bl	8040e48 <HAL_GetTick>
 8041a4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8041a50:	e00f      	b.n	8041a72 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8041a52:	f7ff f9f9 	bl	8040e48 <HAL_GetTick>
 8041a56:	4602      	mov	r2, r0
 8041a58:	693b      	ldr	r3, [r7, #16]
 8041a5a:	1ad3      	subs	r3, r2, r3
 8041a5c:	2b07      	cmp	r3, #7
 8041a5e:	d908      	bls.n	8041a72 <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8041a60:	4b16      	ldr	r3, [pc, #88]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 8041a62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8041a66:	f003 0302 	and.w	r3, r3, #2
 8041a6a:	2b00      	cmp	r3, #0
 8041a6c:	d101      	bne.n	8041a72 <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 8041a6e:	2303      	movs	r3, #3
 8041a70:	e294      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8041a72:	4b12      	ldr	r3, [pc, #72]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 8041a74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8041a78:	f003 0302 	and.w	r3, r3, #2
 8041a7c:	2b00      	cmp	r3, #0
 8041a7e:	d0e8      	beq.n	8041a52 <HAL_RCC_OscConfig+0x44e>
 8041a80:	e025      	b.n	8041ace <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8041a82:	4b0e      	ldr	r3, [pc, #56]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 8041a84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8041a88:	4a0c      	ldr	r2, [pc, #48]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 8041a8a:	f023 0301 	bic.w	r3, r3, #1
 8041a8e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041a92:	f7ff f9d9 	bl	8040e48 <HAL_GetTick>
 8041a96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8041a98:	e012      	b.n	8041ac0 <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8041a9a:	f7ff f9d5 	bl	8040e48 <HAL_GetTick>
 8041a9e:	4602      	mov	r2, r0
 8041aa0:	693b      	ldr	r3, [r7, #16]
 8041aa2:	1ad3      	subs	r3, r2, r3
 8041aa4:	2b07      	cmp	r3, #7
 8041aa6:	d90b      	bls.n	8041ac0 <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8041aa8:	4b04      	ldr	r3, [pc, #16]	@ (8041abc <HAL_RCC_OscConfig+0x4b8>)
 8041aaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8041aae:	f003 0302 	and.w	r3, r3, #2
 8041ab2:	2b00      	cmp	r3, #0
 8041ab4:	d004      	beq.n	8041ac0 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 8041ab6:	2303      	movs	r3, #3
 8041ab8:	e270      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
 8041aba:	bf00      	nop
 8041abc:	40021000 	.word	0x40021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8041ac0:	4ba8      	ldr	r3, [pc, #672]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041ac2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8041ac6:	f003 0302 	and.w	r3, r3, #2
 8041aca:	2b00      	cmp	r3, #0
 8041acc:	d1e5      	bne.n	8041a9a <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8041ace:	687b      	ldr	r3, [r7, #4]
 8041ad0:	681b      	ldr	r3, [r3, #0]
 8041ad2:	f003 0304 	and.w	r3, r3, #4
 8041ad6:	2b00      	cmp	r3, #0
 8041ad8:	f000 812d 	beq.w	8041d36 <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 8041adc:	2300      	movs	r3, #0
 8041ade:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8041ae0:	4ba0      	ldr	r3, [pc, #640]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8041ae4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8041ae8:	2b00      	cmp	r3, #0
 8041aea:	d10d      	bne.n	8041b08 <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8041aec:	4b9d      	ldr	r3, [pc, #628]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041aee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8041af0:	4a9c      	ldr	r2, [pc, #624]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041af2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8041af6:	6593      	str	r3, [r2, #88]	@ 0x58
 8041af8:	4b9a      	ldr	r3, [pc, #616]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8041afc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8041b00:	60bb      	str	r3, [r7, #8]
 8041b02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8041b04:	2301      	movs	r3, #1
 8041b06:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8041b08:	4b97      	ldr	r3, [pc, #604]	@ (8041d68 <HAL_RCC_OscConfig+0x764>)
 8041b0a:	681b      	ldr	r3, [r3, #0]
 8041b0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8041b10:	2b00      	cmp	r3, #0
 8041b12:	d11e      	bne.n	8041b52 <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8041b14:	4b94      	ldr	r3, [pc, #592]	@ (8041d68 <HAL_RCC_OscConfig+0x764>)
 8041b16:	681b      	ldr	r3, [r3, #0]
 8041b18:	4a93      	ldr	r2, [pc, #588]	@ (8041d68 <HAL_RCC_OscConfig+0x764>)
 8041b1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8041b1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8041b20:	f7ff f992 	bl	8040e48 <HAL_GetTick>
 8041b24:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8041b26:	e00e      	b.n	8041b46 <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8041b28:	f7ff f98e 	bl	8040e48 <HAL_GetTick>
 8041b2c:	4602      	mov	r2, r0
 8041b2e:	693b      	ldr	r3, [r7, #16]
 8041b30:	1ad3      	subs	r3, r2, r3
 8041b32:	2b02      	cmp	r3, #2
 8041b34:	d907      	bls.n	8041b46 <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8041b36:	4b8c      	ldr	r3, [pc, #560]	@ (8041d68 <HAL_RCC_OscConfig+0x764>)
 8041b38:	681b      	ldr	r3, [r3, #0]
 8041b3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8041b3e:	2b00      	cmp	r3, #0
 8041b40:	d101      	bne.n	8041b46 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8041b42:	2303      	movs	r3, #3
 8041b44:	e22a      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8041b46:	4b88      	ldr	r3, [pc, #544]	@ (8041d68 <HAL_RCC_OscConfig+0x764>)
 8041b48:	681b      	ldr	r3, [r3, #0]
 8041b4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8041b4e:	2b00      	cmp	r3, #0
 8041b50:	d0ea      	beq.n	8041b28 <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8041b52:	687b      	ldr	r3, [r7, #4]
 8041b54:	689b      	ldr	r3, [r3, #8]
 8041b56:	f003 0301 	and.w	r3, r3, #1
 8041b5a:	2b00      	cmp	r3, #0
 8041b5c:	d01f      	beq.n	8041b9e <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8041b5e:	687b      	ldr	r3, [r7, #4]
 8041b60:	689b      	ldr	r3, [r3, #8]
 8041b62:	f003 0304 	and.w	r3, r3, #4
 8041b66:	2b00      	cmp	r3, #0
 8041b68:	d010      	beq.n	8041b8c <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8041b6a:	4b7e      	ldr	r3, [pc, #504]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041b70:	4a7c      	ldr	r2, [pc, #496]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041b72:	f043 0304 	orr.w	r3, r3, #4
 8041b76:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8041b7a:	4b7a      	ldr	r3, [pc, #488]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041b80:	4a78      	ldr	r2, [pc, #480]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041b82:	f043 0301 	orr.w	r3, r3, #1
 8041b86:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8041b8a:	e018      	b.n	8041bbe <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8041b8c:	4b75      	ldr	r3, [pc, #468]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041b92:	4a74      	ldr	r2, [pc, #464]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041b94:	f043 0301 	orr.w	r3, r3, #1
 8041b98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8041b9c:	e00f      	b.n	8041bbe <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8041b9e:	4b71      	ldr	r3, [pc, #452]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041ba4:	4a6f      	ldr	r2, [pc, #444]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041ba6:	f023 0301 	bic.w	r3, r3, #1
 8041baa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8041bae:	4b6d      	ldr	r3, [pc, #436]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041bb4:	4a6b      	ldr	r2, [pc, #428]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041bb6:	f023 0304 	bic.w	r3, r3, #4
 8041bba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8041bbe:	687b      	ldr	r3, [r7, #4]
 8041bc0:	689b      	ldr	r3, [r3, #8]
 8041bc2:	2b00      	cmp	r3, #0
 8041bc4:	d068      	beq.n	8041c98 <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041bc6:	f7ff f93f 	bl	8040e48 <HAL_GetTick>
 8041bca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8041bcc:	e011      	b.n	8041bf2 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041bce:	f7ff f93b 	bl	8040e48 <HAL_GetTick>
 8041bd2:	4602      	mov	r2, r0
 8041bd4:	693b      	ldr	r3, [r7, #16]
 8041bd6:	1ad3      	subs	r3, r2, r3
 8041bd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8041bdc:	4293      	cmp	r3, r2
 8041bde:	d908      	bls.n	8041bf2 <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8041be0:	4b60      	ldr	r3, [pc, #384]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041be6:	f003 0302 	and.w	r3, r3, #2
 8041bea:	2b00      	cmp	r3, #0
 8041bec:	d101      	bne.n	8041bf2 <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 8041bee:	2303      	movs	r3, #3
 8041bf0:	e1d4      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8041bf2:	4b5c      	ldr	r3, [pc, #368]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041bf8:	f003 0302 	and.w	r3, r3, #2
 8041bfc:	2b00      	cmp	r3, #0
 8041bfe:	d0e6      	beq.n	8041bce <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8041c00:	687b      	ldr	r3, [r7, #4]
 8041c02:	689b      	ldr	r3, [r3, #8]
 8041c04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8041c08:	2b00      	cmp	r3, #0
 8041c0a:	d022      	beq.n	8041c52 <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8041c0c:	4b55      	ldr	r3, [pc, #340]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041c12:	4a54      	ldr	r2, [pc, #336]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041c14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8041c18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8041c1c:	e011      	b.n	8041c42 <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041c1e:	f7ff f913 	bl	8040e48 <HAL_GetTick>
 8041c22:	4602      	mov	r2, r0
 8041c24:	693b      	ldr	r3, [r7, #16]
 8041c26:	1ad3      	subs	r3, r2, r3
 8041c28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8041c2c:	4293      	cmp	r3, r2
 8041c2e:	d908      	bls.n	8041c42 <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8041c30:	4b4c      	ldr	r3, [pc, #304]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041c36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8041c3a:	2b00      	cmp	r3, #0
 8041c3c:	d101      	bne.n	8041c42 <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 8041c3e:	2303      	movs	r3, #3
 8041c40:	e1ac      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8041c42:	4b48      	ldr	r3, [pc, #288]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041c48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8041c4c:	2b00      	cmp	r3, #0
 8041c4e:	d0e6      	beq.n	8041c1e <HAL_RCC_OscConfig+0x61a>
 8041c50:	e068      	b.n	8041d24 <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8041c52:	4b44      	ldr	r3, [pc, #272]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041c54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041c58:	4a42      	ldr	r2, [pc, #264]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041c5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8041c5e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8041c62:	e011      	b.n	8041c88 <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041c64:	f7ff f8f0 	bl	8040e48 <HAL_GetTick>
 8041c68:	4602      	mov	r2, r0
 8041c6a:	693b      	ldr	r3, [r7, #16]
 8041c6c:	1ad3      	subs	r3, r2, r3
 8041c6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8041c72:	4293      	cmp	r3, r2
 8041c74:	d908      	bls.n	8041c88 <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8041c76:	4b3b      	ldr	r3, [pc, #236]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041c7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8041c80:	2b00      	cmp	r3, #0
 8041c82:	d001      	beq.n	8041c88 <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 8041c84:	2303      	movs	r3, #3
 8041c86:	e189      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8041c88:	4b36      	ldr	r3, [pc, #216]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041c8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8041c92:	2b00      	cmp	r3, #0
 8041c94:	d1e6      	bne.n	8041c64 <HAL_RCC_OscConfig+0x660>
 8041c96:	e045      	b.n	8041d24 <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041c98:	f7ff f8d6 	bl	8040e48 <HAL_GetTick>
 8041c9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8041c9e:	e011      	b.n	8041cc4 <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041ca0:	f7ff f8d2 	bl	8040e48 <HAL_GetTick>
 8041ca4:	4602      	mov	r2, r0
 8041ca6:	693b      	ldr	r3, [r7, #16]
 8041ca8:	1ad3      	subs	r3, r2, r3
 8041caa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8041cae:	4293      	cmp	r3, r2
 8041cb0:	d908      	bls.n	8041cc4 <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8041cb2:	4b2c      	ldr	r3, [pc, #176]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041cb8:	f003 0302 	and.w	r3, r3, #2
 8041cbc:	2b00      	cmp	r3, #0
 8041cbe:	d001      	beq.n	8041cc4 <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 8041cc0:	2303      	movs	r3, #3
 8041cc2:	e16b      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8041cc4:	4b27      	ldr	r3, [pc, #156]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041cca:	f003 0302 	and.w	r3, r3, #2
 8041cce:	2b00      	cmp	r3, #0
 8041cd0:	d1e6      	bne.n	8041ca0 <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8041cd2:	4b24      	ldr	r3, [pc, #144]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041cd8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8041cdc:	2b00      	cmp	r3, #0
 8041cde:	d021      	beq.n	8041d24 <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8041ce0:	4b20      	ldr	r3, [pc, #128]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041ce6:	4a1f      	ldr	r2, [pc, #124]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041ce8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8041cec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8041cf0:	e011      	b.n	8041d16 <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8041cf2:	f7ff f8a9 	bl	8040e48 <HAL_GetTick>
 8041cf6:	4602      	mov	r2, r0
 8041cf8:	693b      	ldr	r3, [r7, #16]
 8041cfa:	1ad3      	subs	r3, r2, r3
 8041cfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8041d00:	4293      	cmp	r3, r2
 8041d02:	d908      	bls.n	8041d16 <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8041d04:	4b17      	ldr	r3, [pc, #92]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041d0a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8041d0e:	2b00      	cmp	r3, #0
 8041d10:	d001      	beq.n	8041d16 <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 8041d12:	2303      	movs	r3, #3
 8041d14:	e142      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8041d16:	4b13      	ldr	r3, [pc, #76]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8041d1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8041d20:	2b00      	cmp	r3, #0
 8041d22:	d1e6      	bne.n	8041cf2 <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8041d24:	7ffb      	ldrb	r3, [r7, #31]
 8041d26:	2b01      	cmp	r3, #1
 8041d28:	d105      	bne.n	8041d36 <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8041d2a:	4b0e      	ldr	r3, [pc, #56]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041d2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8041d2e:	4a0d      	ldr	r2, [pc, #52]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041d30:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8041d34:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8041d36:	687b      	ldr	r3, [r7, #4]
 8041d38:	681b      	ldr	r3, [r3, #0]
 8041d3a:	f003 0320 	and.w	r3, r3, #32
 8041d3e:	2b00      	cmp	r3, #0
 8041d40:	d04f      	beq.n	8041de2 <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8041d42:	687b      	ldr	r3, [r7, #4]
 8041d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8041d46:	2b00      	cmp	r3, #0
 8041d48:	d028      	beq.n	8041d9c <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8041d4a:	4b06      	ldr	r3, [pc, #24]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041d4c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8041d50:	4a04      	ldr	r2, [pc, #16]	@ (8041d64 <HAL_RCC_OscConfig+0x760>)
 8041d52:	f043 0301 	orr.w	r3, r3, #1
 8041d56:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041d5a:	f7ff f875 	bl	8040e48 <HAL_GetTick>
 8041d5e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8041d60:	e014      	b.n	8041d8c <HAL_RCC_OscConfig+0x788>
 8041d62:	bf00      	nop
 8041d64:	40021000 	.word	0x40021000
 8041d68:	40007000 	.word	0x40007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8041d6c:	f7ff f86c 	bl	8040e48 <HAL_GetTick>
 8041d70:	4602      	mov	r2, r0
 8041d72:	693b      	ldr	r3, [r7, #16]
 8041d74:	1ad3      	subs	r3, r2, r3
 8041d76:	2b02      	cmp	r3, #2
 8041d78:	d908      	bls.n	8041d8c <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8041d7a:	4b8a      	ldr	r3, [pc, #552]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041d7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8041d80:	f003 0302 	and.w	r3, r3, #2
 8041d84:	2b00      	cmp	r3, #0
 8041d86:	d101      	bne.n	8041d8c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8041d88:	2303      	movs	r3, #3
 8041d8a:	e107      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8041d8c:	4b85      	ldr	r3, [pc, #532]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041d8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8041d92:	f003 0302 	and.w	r3, r3, #2
 8041d96:	2b00      	cmp	r3, #0
 8041d98:	d0e8      	beq.n	8041d6c <HAL_RCC_OscConfig+0x768>
 8041d9a:	e022      	b.n	8041de2 <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8041d9c:	4b81      	ldr	r3, [pc, #516]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041d9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8041da2:	4a80      	ldr	r2, [pc, #512]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041da4:	f023 0301 	bic.w	r3, r3, #1
 8041da8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8041dac:	f7ff f84c 	bl	8040e48 <HAL_GetTick>
 8041db0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8041db2:	e00f      	b.n	8041dd4 <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8041db4:	f7ff f848 	bl	8040e48 <HAL_GetTick>
 8041db8:	4602      	mov	r2, r0
 8041dba:	693b      	ldr	r3, [r7, #16]
 8041dbc:	1ad3      	subs	r3, r2, r3
 8041dbe:	2b02      	cmp	r3, #2
 8041dc0:	d908      	bls.n	8041dd4 <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8041dc2:	4b78      	ldr	r3, [pc, #480]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041dc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8041dc8:	f003 0302 	and.w	r3, r3, #2
 8041dcc:	2b00      	cmp	r3, #0
 8041dce:	d001      	beq.n	8041dd4 <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 8041dd0:	2303      	movs	r3, #3
 8041dd2:	e0e3      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8041dd4:	4b73      	ldr	r3, [pc, #460]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041dd6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8041dda:	f003 0302 	and.w	r3, r3, #2
 8041dde:	2b00      	cmp	r3, #0
 8041de0:	d1e8      	bne.n	8041db4 <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8041de2:	687b      	ldr	r3, [r7, #4]
 8041de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8041de6:	2b00      	cmp	r3, #0
 8041de8:	f000 80d7 	beq.w	8041f9a <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8041dec:	4b6d      	ldr	r3, [pc, #436]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041dee:	689b      	ldr	r3, [r3, #8]
 8041df0:	f003 030c 	and.w	r3, r3, #12
 8041df4:	2b0c      	cmp	r3, #12
 8041df6:	f000 8091 	beq.w	8041f1c <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8041dfa:	687b      	ldr	r3, [r7, #4]
 8041dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8041dfe:	2b02      	cmp	r3, #2
 8041e00:	d166      	bne.n	8041ed0 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8041e02:	4b68      	ldr	r3, [pc, #416]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041e04:	681b      	ldr	r3, [r3, #0]
 8041e06:	4a67      	ldr	r2, [pc, #412]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041e08:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8041e0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041e0e:	f7ff f81b 	bl	8040e48 <HAL_GetTick>
 8041e12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8041e14:	e00e      	b.n	8041e34 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8041e16:	f7ff f817 	bl	8040e48 <HAL_GetTick>
 8041e1a:	4602      	mov	r2, r0
 8041e1c:	693b      	ldr	r3, [r7, #16]
 8041e1e:	1ad3      	subs	r3, r2, r3
 8041e20:	2b02      	cmp	r3, #2
 8041e22:	d907      	bls.n	8041e34 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8041e24:	4b5f      	ldr	r3, [pc, #380]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041e26:	681b      	ldr	r3, [r3, #0]
 8041e28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8041e2c:	2b00      	cmp	r3, #0
 8041e2e:	d001      	beq.n	8041e34 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 8041e30:	2303      	movs	r3, #3
 8041e32:	e0b3      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8041e34:	4b5b      	ldr	r3, [pc, #364]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041e36:	681b      	ldr	r3, [r3, #0]
 8041e38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8041e3c:	2b00      	cmp	r3, #0
 8041e3e:	d1ea      	bne.n	8041e16 <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8041e40:	4b58      	ldr	r3, [pc, #352]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041e42:	68da      	ldr	r2, [r3, #12]
 8041e44:	4b58      	ldr	r3, [pc, #352]	@ (8041fa8 <HAL_RCC_OscConfig+0x9a4>)
 8041e46:	4013      	ands	r3, r2
 8041e48:	687a      	ldr	r2, [r7, #4]
 8041e4a:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8041e4c:	687a      	ldr	r2, [r7, #4]
 8041e4e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8041e50:	3a01      	subs	r2, #1
 8041e52:	0112      	lsls	r2, r2, #4
 8041e54:	4311      	orrs	r1, r2
 8041e56:	687a      	ldr	r2, [r7, #4]
 8041e58:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8041e5a:	0212      	lsls	r2, r2, #8
 8041e5c:	4311      	orrs	r1, r2
 8041e5e:	687a      	ldr	r2, [r7, #4]
 8041e60:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8041e62:	0852      	lsrs	r2, r2, #1
 8041e64:	3a01      	subs	r2, #1
 8041e66:	0552      	lsls	r2, r2, #21
 8041e68:	4311      	orrs	r1, r2
 8041e6a:	687a      	ldr	r2, [r7, #4]
 8041e6c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8041e6e:	0852      	lsrs	r2, r2, #1
 8041e70:	3a01      	subs	r2, #1
 8041e72:	0652      	lsls	r2, r2, #25
 8041e74:	4311      	orrs	r1, r2
 8041e76:	687a      	ldr	r2, [r7, #4]
 8041e78:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8041e7a:	06d2      	lsls	r2, r2, #27
 8041e7c:	430a      	orrs	r2, r1
 8041e7e:	4949      	ldr	r1, [pc, #292]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041e80:	4313      	orrs	r3, r2
 8041e82:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8041e84:	4b47      	ldr	r3, [pc, #284]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041e86:	681b      	ldr	r3, [r3, #0]
 8041e88:	4a46      	ldr	r2, [pc, #280]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041e8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8041e8e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8041e90:	4b44      	ldr	r3, [pc, #272]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041e92:	68db      	ldr	r3, [r3, #12]
 8041e94:	4a43      	ldr	r2, [pc, #268]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041e96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8041e9a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041e9c:	f7fe ffd4 	bl	8040e48 <HAL_GetTick>
 8041ea0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8041ea2:	e00e      	b.n	8041ec2 <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8041ea4:	f7fe ffd0 	bl	8040e48 <HAL_GetTick>
 8041ea8:	4602      	mov	r2, r0
 8041eaa:	693b      	ldr	r3, [r7, #16]
 8041eac:	1ad3      	subs	r3, r2, r3
 8041eae:	2b02      	cmp	r3, #2
 8041eb0:	d907      	bls.n	8041ec2 <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8041eb2:	4b3c      	ldr	r3, [pc, #240]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041eb4:	681b      	ldr	r3, [r3, #0]
 8041eb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8041eba:	2b00      	cmp	r3, #0
 8041ebc:	d101      	bne.n	8041ec2 <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 8041ebe:	2303      	movs	r3, #3
 8041ec0:	e06c      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8041ec2:	4b38      	ldr	r3, [pc, #224]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041ec4:	681b      	ldr	r3, [r3, #0]
 8041ec6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8041eca:	2b00      	cmp	r3, #0
 8041ecc:	d0ea      	beq.n	8041ea4 <HAL_RCC_OscConfig+0x8a0>
 8041ece:	e064      	b.n	8041f9a <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8041ed0:	4b34      	ldr	r3, [pc, #208]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041ed2:	681b      	ldr	r3, [r3, #0]
 8041ed4:	4a33      	ldr	r2, [pc, #204]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041ed6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8041eda:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8041edc:	f7fe ffb4 	bl	8040e48 <HAL_GetTick>
 8041ee0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8041ee2:	e00e      	b.n	8041f02 <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8041ee4:	f7fe ffb0 	bl	8040e48 <HAL_GetTick>
 8041ee8:	4602      	mov	r2, r0
 8041eea:	693b      	ldr	r3, [r7, #16]
 8041eec:	1ad3      	subs	r3, r2, r3
 8041eee:	2b02      	cmp	r3, #2
 8041ef0:	d907      	bls.n	8041f02 <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8041ef2:	4b2c      	ldr	r3, [pc, #176]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041ef4:	681b      	ldr	r3, [r3, #0]
 8041ef6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8041efa:	2b00      	cmp	r3, #0
 8041efc:	d001      	beq.n	8041f02 <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 8041efe:	2303      	movs	r3, #3
 8041f00:	e04c      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8041f02:	4b28      	ldr	r3, [pc, #160]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041f04:	681b      	ldr	r3, [r3, #0]
 8041f06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8041f0a:	2b00      	cmp	r3, #0
 8041f0c:	d1ea      	bne.n	8041ee4 <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8041f0e:	4b25      	ldr	r3, [pc, #148]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041f10:	68da      	ldr	r2, [r3, #12]
 8041f12:	4924      	ldr	r1, [pc, #144]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041f14:	4b25      	ldr	r3, [pc, #148]	@ (8041fac <HAL_RCC_OscConfig+0x9a8>)
 8041f16:	4013      	ands	r3, r2
 8041f18:	60cb      	str	r3, [r1, #12]
 8041f1a:	e03e      	b.n	8041f9a <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8041f1c:	687b      	ldr	r3, [r7, #4]
 8041f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8041f20:	2b01      	cmp	r3, #1
 8041f22:	d101      	bne.n	8041f28 <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 8041f24:	2301      	movs	r3, #1
 8041f26:	e039      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8041f28:	4b1e      	ldr	r3, [pc, #120]	@ (8041fa4 <HAL_RCC_OscConfig+0x9a0>)
 8041f2a:	68db      	ldr	r3, [r3, #12]
 8041f2c:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8041f2e:	697b      	ldr	r3, [r7, #20]
 8041f30:	f003 0203 	and.w	r2, r3, #3
 8041f34:	687b      	ldr	r3, [r7, #4]
 8041f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8041f38:	429a      	cmp	r2, r3
 8041f3a:	d12c      	bne.n	8041f96 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8041f3c:	697b      	ldr	r3, [r7, #20]
 8041f3e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8041f42:	687b      	ldr	r3, [r7, #4]
 8041f44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8041f46:	3b01      	subs	r3, #1
 8041f48:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8041f4a:	429a      	cmp	r2, r3
 8041f4c:	d123      	bne.n	8041f96 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8041f4e:	697b      	ldr	r3, [r7, #20]
 8041f50:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8041f54:	687b      	ldr	r3, [r7, #4]
 8041f56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8041f58:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8041f5a:	429a      	cmp	r2, r3
 8041f5c:	d11b      	bne.n	8041f96 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8041f5e:	697b      	ldr	r3, [r7, #20]
 8041f60:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8041f64:	687b      	ldr	r3, [r7, #4]
 8041f66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8041f68:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8041f6a:	429a      	cmp	r2, r3
 8041f6c:	d113      	bne.n	8041f96 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8041f6e:	697b      	ldr	r3, [r7, #20]
 8041f70:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8041f74:	687b      	ldr	r3, [r7, #4]
 8041f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8041f78:	085b      	lsrs	r3, r3, #1
 8041f7a:	3b01      	subs	r3, #1
 8041f7c:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8041f7e:	429a      	cmp	r2, r3
 8041f80:	d109      	bne.n	8041f96 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8041f82:	697b      	ldr	r3, [r7, #20]
 8041f84:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8041f88:	687b      	ldr	r3, [r7, #4]
 8041f8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8041f8c:	085b      	lsrs	r3, r3, #1
 8041f8e:	3b01      	subs	r3, #1
 8041f90:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8041f92:	429a      	cmp	r2, r3
 8041f94:	d001      	beq.n	8041f9a <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 8041f96:	2301      	movs	r3, #1
 8041f98:	e000      	b.n	8041f9c <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 8041f9a:	2300      	movs	r3, #0
}
 8041f9c:	4618      	mov	r0, r3
 8041f9e:	3720      	adds	r7, #32
 8041fa0:	46bd      	mov	sp, r7
 8041fa2:	bd80      	pop	{r7, pc}
 8041fa4:	40021000 	.word	0x40021000
 8041fa8:	019f800c 	.word	0x019f800c
 8041fac:	feeefffc 	.word	0xfeeefffc

08041fb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8041fb0:	b580      	push	{r7, lr}
 8041fb2:	b086      	sub	sp, #24
 8041fb4:	af00      	add	r7, sp, #0
 8041fb6:	6078      	str	r0, [r7, #4]
 8041fb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8041fba:	2300      	movs	r3, #0
 8041fbc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8041fbe:	687b      	ldr	r3, [r7, #4]
 8041fc0:	2b00      	cmp	r3, #0
 8041fc2:	d101      	bne.n	8041fc8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8041fc4:	2301      	movs	r3, #1
 8041fc6:	e11c      	b.n	8042202 <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8041fc8:	4b90      	ldr	r3, [pc, #576]	@ (804220c <HAL_RCC_ClockConfig+0x25c>)
 8041fca:	681b      	ldr	r3, [r3, #0]
 8041fcc:	f003 030f 	and.w	r3, r3, #15
 8041fd0:	683a      	ldr	r2, [r7, #0]
 8041fd2:	429a      	cmp	r2, r3
 8041fd4:	d910      	bls.n	8041ff8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8041fd6:	4b8d      	ldr	r3, [pc, #564]	@ (804220c <HAL_RCC_ClockConfig+0x25c>)
 8041fd8:	681b      	ldr	r3, [r3, #0]
 8041fda:	f023 020f 	bic.w	r2, r3, #15
 8041fde:	498b      	ldr	r1, [pc, #556]	@ (804220c <HAL_RCC_ClockConfig+0x25c>)
 8041fe0:	683b      	ldr	r3, [r7, #0]
 8041fe2:	4313      	orrs	r3, r2
 8041fe4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8041fe6:	4b89      	ldr	r3, [pc, #548]	@ (804220c <HAL_RCC_ClockConfig+0x25c>)
 8041fe8:	681b      	ldr	r3, [r3, #0]
 8041fea:	f003 030f 	and.w	r3, r3, #15
 8041fee:	683a      	ldr	r2, [r7, #0]
 8041ff0:	429a      	cmp	r2, r3
 8041ff2:	d001      	beq.n	8041ff8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8041ff4:	2301      	movs	r3, #1
 8041ff6:	e104      	b.n	8042202 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8041ff8:	687b      	ldr	r3, [r7, #4]
 8041ffa:	681b      	ldr	r3, [r3, #0]
 8041ffc:	f003 0302 	and.w	r3, r3, #2
 8042000:	2b00      	cmp	r3, #0
 8042002:	d010      	beq.n	8042026 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8042004:	687b      	ldr	r3, [r7, #4]
 8042006:	689a      	ldr	r2, [r3, #8]
 8042008:	4b81      	ldr	r3, [pc, #516]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 804200a:	689b      	ldr	r3, [r3, #8]
 804200c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8042010:	429a      	cmp	r2, r3
 8042012:	d908      	bls.n	8042026 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8042014:	4b7e      	ldr	r3, [pc, #504]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 8042016:	689b      	ldr	r3, [r3, #8]
 8042018:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 804201c:	687b      	ldr	r3, [r7, #4]
 804201e:	689b      	ldr	r3, [r3, #8]
 8042020:	497b      	ldr	r1, [pc, #492]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 8042022:	4313      	orrs	r3, r2
 8042024:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8042026:	687b      	ldr	r3, [r7, #4]
 8042028:	681b      	ldr	r3, [r3, #0]
 804202a:	f003 0301 	and.w	r3, r3, #1
 804202e:	2b00      	cmp	r3, #0
 8042030:	f000 8085 	beq.w	804213e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8042034:	687b      	ldr	r3, [r7, #4]
 8042036:	685b      	ldr	r3, [r3, #4]
 8042038:	2b03      	cmp	r3, #3
 804203a:	d11f      	bne.n	804207c <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 804203c:	4b74      	ldr	r3, [pc, #464]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 804203e:	681b      	ldr	r3, [r3, #0]
 8042040:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8042044:	2b00      	cmp	r3, #0
 8042046:	d101      	bne.n	804204c <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 8042048:	2301      	movs	r3, #1
 804204a:	e0da      	b.n	8042202 <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 804204c:	f000 fa56 	bl	80424fc <RCC_GetSysClockFreqFromPLLSource>
 8042050:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 8042052:	693b      	ldr	r3, [r7, #16]
 8042054:	4a6f      	ldr	r2, [pc, #444]	@ (8042214 <HAL_RCC_ClockConfig+0x264>)
 8042056:	4293      	cmp	r3, r2
 8042058:	d947      	bls.n	80420ea <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 804205a:	4b6d      	ldr	r3, [pc, #436]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 804205c:	689b      	ldr	r3, [r3, #8]
 804205e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8042062:	2b00      	cmp	r3, #0
 8042064:	d141      	bne.n	80420ea <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8042066:	4b6a      	ldr	r3, [pc, #424]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 8042068:	689b      	ldr	r3, [r3, #8]
 804206a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 804206e:	4a68      	ldr	r2, [pc, #416]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 8042070:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8042074:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8042076:	2380      	movs	r3, #128	@ 0x80
 8042078:	617b      	str	r3, [r7, #20]
 804207a:	e036      	b.n	80420ea <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 804207c:	687b      	ldr	r3, [r7, #4]
 804207e:	685b      	ldr	r3, [r3, #4]
 8042080:	2b02      	cmp	r3, #2
 8042082:	d107      	bne.n	8042094 <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8042084:	4b62      	ldr	r3, [pc, #392]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 8042086:	681b      	ldr	r3, [r3, #0]
 8042088:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 804208c:	2b00      	cmp	r3, #0
 804208e:	d115      	bne.n	80420bc <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8042090:	2301      	movs	r3, #1
 8042092:	e0b6      	b.n	8042202 <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8042094:	687b      	ldr	r3, [r7, #4]
 8042096:	685b      	ldr	r3, [r3, #4]
 8042098:	2b00      	cmp	r3, #0
 804209a:	d107      	bne.n	80420ac <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 804209c:	4b5c      	ldr	r3, [pc, #368]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 804209e:	681b      	ldr	r3, [r3, #0]
 80420a0:	f003 0302 	and.w	r3, r3, #2
 80420a4:	2b00      	cmp	r3, #0
 80420a6:	d109      	bne.n	80420bc <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80420a8:	2301      	movs	r3, #1
 80420aa:	e0aa      	b.n	8042202 <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80420ac:	4b58      	ldr	r3, [pc, #352]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 80420ae:	681b      	ldr	r3, [r3, #0]
 80420b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80420b4:	2b00      	cmp	r3, #0
 80420b6:	d101      	bne.n	80420bc <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80420b8:	2301      	movs	r3, #1
 80420ba:	e0a2      	b.n	8042202 <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80420bc:	f000 f8b0 	bl	8042220 <HAL_RCC_GetSysClockFreq>
 80420c0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 80420c2:	693b      	ldr	r3, [r7, #16]
 80420c4:	4a53      	ldr	r2, [pc, #332]	@ (8042214 <HAL_RCC_ClockConfig+0x264>)
 80420c6:	4293      	cmp	r3, r2
 80420c8:	d90f      	bls.n	80420ea <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80420ca:	4b51      	ldr	r3, [pc, #324]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 80420cc:	689b      	ldr	r3, [r3, #8]
 80420ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80420d2:	2b00      	cmp	r3, #0
 80420d4:	d109      	bne.n	80420ea <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80420d6:	4b4e      	ldr	r3, [pc, #312]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 80420d8:	689b      	ldr	r3, [r3, #8]
 80420da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80420de:	4a4c      	ldr	r2, [pc, #304]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 80420e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80420e4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80420e6:	2380      	movs	r3, #128	@ 0x80
 80420e8:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80420ea:	4b49      	ldr	r3, [pc, #292]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 80420ec:	689b      	ldr	r3, [r3, #8]
 80420ee:	f023 0203 	bic.w	r2, r3, #3
 80420f2:	687b      	ldr	r3, [r7, #4]
 80420f4:	685b      	ldr	r3, [r3, #4]
 80420f6:	4946      	ldr	r1, [pc, #280]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 80420f8:	4313      	orrs	r3, r2
 80420fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80420fc:	f7fe fea4 	bl	8040e48 <HAL_GetTick>
 8042100:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8042102:	e013      	b.n	804212c <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8042104:	f7fe fea0 	bl	8040e48 <HAL_GetTick>
 8042108:	4602      	mov	r2, r0
 804210a:	68fb      	ldr	r3, [r7, #12]
 804210c:	1ad3      	subs	r3, r2, r3
 804210e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8042112:	4293      	cmp	r3, r2
 8042114:	d90a      	bls.n	804212c <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8042116:	4b3e      	ldr	r3, [pc, #248]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 8042118:	689b      	ldr	r3, [r3, #8]
 804211a:	f003 020c 	and.w	r2, r3, #12
 804211e:	687b      	ldr	r3, [r7, #4]
 8042120:	685b      	ldr	r3, [r3, #4]
 8042122:	009b      	lsls	r3, r3, #2
 8042124:	429a      	cmp	r2, r3
 8042126:	d001      	beq.n	804212c <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 8042128:	2303      	movs	r3, #3
 804212a:	e06a      	b.n	8042202 <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 804212c:	4b38      	ldr	r3, [pc, #224]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 804212e:	689b      	ldr	r3, [r3, #8]
 8042130:	f003 020c 	and.w	r2, r3, #12
 8042134:	687b      	ldr	r3, [r7, #4]
 8042136:	685b      	ldr	r3, [r3, #4]
 8042138:	009b      	lsls	r3, r3, #2
 804213a:	429a      	cmp	r2, r3
 804213c:	d1e2      	bne.n	8042104 <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 804213e:	697b      	ldr	r3, [r7, #20]
 8042140:	2b80      	cmp	r3, #128	@ 0x80
 8042142:	d105      	bne.n	8042150 <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8042144:	4b32      	ldr	r3, [pc, #200]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 8042146:	689b      	ldr	r3, [r3, #8]
 8042148:	4a31      	ldr	r2, [pc, #196]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 804214a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 804214e:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8042150:	687b      	ldr	r3, [r7, #4]
 8042152:	681b      	ldr	r3, [r3, #0]
 8042154:	f003 0302 	and.w	r3, r3, #2
 8042158:	2b00      	cmp	r3, #0
 804215a:	d010      	beq.n	804217e <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 804215c:	687b      	ldr	r3, [r7, #4]
 804215e:	689a      	ldr	r2, [r3, #8]
 8042160:	4b2b      	ldr	r3, [pc, #172]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 8042162:	689b      	ldr	r3, [r3, #8]
 8042164:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8042168:	429a      	cmp	r2, r3
 804216a:	d208      	bcs.n	804217e <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 804216c:	4b28      	ldr	r3, [pc, #160]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 804216e:	689b      	ldr	r3, [r3, #8]
 8042170:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8042174:	687b      	ldr	r3, [r7, #4]
 8042176:	689b      	ldr	r3, [r3, #8]
 8042178:	4925      	ldr	r1, [pc, #148]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 804217a:	4313      	orrs	r3, r2
 804217c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 804217e:	4b23      	ldr	r3, [pc, #140]	@ (804220c <HAL_RCC_ClockConfig+0x25c>)
 8042180:	681b      	ldr	r3, [r3, #0]
 8042182:	f003 030f 	and.w	r3, r3, #15
 8042186:	683a      	ldr	r2, [r7, #0]
 8042188:	429a      	cmp	r2, r3
 804218a:	d210      	bcs.n	80421ae <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 804218c:	4b1f      	ldr	r3, [pc, #124]	@ (804220c <HAL_RCC_ClockConfig+0x25c>)
 804218e:	681b      	ldr	r3, [r3, #0]
 8042190:	f023 020f 	bic.w	r2, r3, #15
 8042194:	491d      	ldr	r1, [pc, #116]	@ (804220c <HAL_RCC_ClockConfig+0x25c>)
 8042196:	683b      	ldr	r3, [r7, #0]
 8042198:	4313      	orrs	r3, r2
 804219a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 804219c:	4b1b      	ldr	r3, [pc, #108]	@ (804220c <HAL_RCC_ClockConfig+0x25c>)
 804219e:	681b      	ldr	r3, [r3, #0]
 80421a0:	f003 030f 	and.w	r3, r3, #15
 80421a4:	683a      	ldr	r2, [r7, #0]
 80421a6:	429a      	cmp	r2, r3
 80421a8:	d001      	beq.n	80421ae <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 80421aa:	2301      	movs	r3, #1
 80421ac:	e029      	b.n	8042202 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80421ae:	687b      	ldr	r3, [r7, #4]
 80421b0:	681b      	ldr	r3, [r3, #0]
 80421b2:	f003 0304 	and.w	r3, r3, #4
 80421b6:	2b00      	cmp	r3, #0
 80421b8:	d008      	beq.n	80421cc <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80421ba:	4b15      	ldr	r3, [pc, #84]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 80421bc:	689b      	ldr	r3, [r3, #8]
 80421be:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80421c2:	687b      	ldr	r3, [r7, #4]
 80421c4:	68db      	ldr	r3, [r3, #12]
 80421c6:	4912      	ldr	r1, [pc, #72]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 80421c8:	4313      	orrs	r3, r2
 80421ca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80421cc:	687b      	ldr	r3, [r7, #4]
 80421ce:	681b      	ldr	r3, [r3, #0]
 80421d0:	f003 0308 	and.w	r3, r3, #8
 80421d4:	2b00      	cmp	r3, #0
 80421d6:	d009      	beq.n	80421ec <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80421d8:	4b0d      	ldr	r3, [pc, #52]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 80421da:	689b      	ldr	r3, [r3, #8]
 80421dc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80421e0:	687b      	ldr	r3, [r7, #4]
 80421e2:	691b      	ldr	r3, [r3, #16]
 80421e4:	00db      	lsls	r3, r3, #3
 80421e6:	490a      	ldr	r1, [pc, #40]	@ (8042210 <HAL_RCC_ClockConfig+0x260>)
 80421e8:	4313      	orrs	r3, r2
 80421ea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80421ec:	f000 f8b4 	bl	8042358 <HAL_RCC_GetHCLKFreq>
 80421f0:	4603      	mov	r3, r0
 80421f2:	4a09      	ldr	r2, [pc, #36]	@ (8042218 <HAL_RCC_ClockConfig+0x268>)
 80421f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80421f6:	4b09      	ldr	r3, [pc, #36]	@ (804221c <HAL_RCC_ClockConfig+0x26c>)
 80421f8:	681b      	ldr	r3, [r3, #0]
 80421fa:	4618      	mov	r0, r3
 80421fc:	f7fe fcb2 	bl	8040b64 <HAL_InitTick>
 8042200:	4603      	mov	r3, r0
}
 8042202:	4618      	mov	r0, r3
 8042204:	3718      	adds	r7, #24
 8042206:	46bd      	mov	sp, r7
 8042208:	bd80      	pop	{r7, pc}
 804220a:	bf00      	nop
 804220c:	40022000 	.word	0x40022000
 8042210:	40021000 	.word	0x40021000
 8042214:	04c4b400 	.word	0x04c4b400
 8042218:	20018014 	.word	0x20018014
 804221c:	20018018 	.word	0x20018018

08042220 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8042220:	b480      	push	{r7}
 8042222:	b089      	sub	sp, #36	@ 0x24
 8042224:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8042226:	2300      	movs	r3, #0
 8042228:	61fb      	str	r3, [r7, #28]
 804222a:	2300      	movs	r3, #0
 804222c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 804222e:	4b47      	ldr	r3, [pc, #284]	@ (804234c <HAL_RCC_GetSysClockFreq+0x12c>)
 8042230:	689b      	ldr	r3, [r3, #8]
 8042232:	f003 030c 	and.w	r3, r3, #12
 8042236:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8042238:	4b44      	ldr	r3, [pc, #272]	@ (804234c <HAL_RCC_GetSysClockFreq+0x12c>)
 804223a:	68db      	ldr	r3, [r3, #12]
 804223c:	f003 0303 	and.w	r3, r3, #3
 8042240:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8042242:	693b      	ldr	r3, [r7, #16]
 8042244:	2b00      	cmp	r3, #0
 8042246:	d005      	beq.n	8042254 <HAL_RCC_GetSysClockFreq+0x34>
 8042248:	693b      	ldr	r3, [r7, #16]
 804224a:	2b0c      	cmp	r3, #12
 804224c:	d121      	bne.n	8042292 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 804224e:	68fb      	ldr	r3, [r7, #12]
 8042250:	2b01      	cmp	r3, #1
 8042252:	d11e      	bne.n	8042292 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8042254:	4b3d      	ldr	r3, [pc, #244]	@ (804234c <HAL_RCC_GetSysClockFreq+0x12c>)
 8042256:	681b      	ldr	r3, [r3, #0]
 8042258:	f003 0308 	and.w	r3, r3, #8
 804225c:	2b00      	cmp	r3, #0
 804225e:	d107      	bne.n	8042270 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8042260:	4b3a      	ldr	r3, [pc, #232]	@ (804234c <HAL_RCC_GetSysClockFreq+0x12c>)
 8042262:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8042266:	0a1b      	lsrs	r3, r3, #8
 8042268:	f003 030f 	and.w	r3, r3, #15
 804226c:	61fb      	str	r3, [r7, #28]
 804226e:	e005      	b.n	804227c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8042270:	4b36      	ldr	r3, [pc, #216]	@ (804234c <HAL_RCC_GetSysClockFreq+0x12c>)
 8042272:	681b      	ldr	r3, [r3, #0]
 8042274:	091b      	lsrs	r3, r3, #4
 8042276:	f003 030f 	and.w	r3, r3, #15
 804227a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 804227c:	4a34      	ldr	r2, [pc, #208]	@ (8042350 <HAL_RCC_GetSysClockFreq+0x130>)
 804227e:	69fb      	ldr	r3, [r7, #28]
 8042280:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8042284:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8042286:	693b      	ldr	r3, [r7, #16]
 8042288:	2b00      	cmp	r3, #0
 804228a:	d10d      	bne.n	80422a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 804228c:	69fb      	ldr	r3, [r7, #28]
 804228e:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8042290:	e00a      	b.n	80422a8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8042292:	693b      	ldr	r3, [r7, #16]
 8042294:	2b04      	cmp	r3, #4
 8042296:	d102      	bne.n	804229e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8042298:	4b2e      	ldr	r3, [pc, #184]	@ (8042354 <HAL_RCC_GetSysClockFreq+0x134>)
 804229a:	61bb      	str	r3, [r7, #24]
 804229c:	e004      	b.n	80422a8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 804229e:	693b      	ldr	r3, [r7, #16]
 80422a0:	2b08      	cmp	r3, #8
 80422a2:	d101      	bne.n	80422a8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80422a4:	4b2b      	ldr	r3, [pc, #172]	@ (8042354 <HAL_RCC_GetSysClockFreq+0x134>)
 80422a6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80422a8:	693b      	ldr	r3, [r7, #16]
 80422aa:	2b0c      	cmp	r3, #12
 80422ac:	d146      	bne.n	804233c <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80422ae:	4b27      	ldr	r3, [pc, #156]	@ (804234c <HAL_RCC_GetSysClockFreq+0x12c>)
 80422b0:	68db      	ldr	r3, [r3, #12]
 80422b2:	f003 0303 	and.w	r3, r3, #3
 80422b6:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80422b8:	4b24      	ldr	r3, [pc, #144]	@ (804234c <HAL_RCC_GetSysClockFreq+0x12c>)
 80422ba:	68db      	ldr	r3, [r3, #12]
 80422bc:	091b      	lsrs	r3, r3, #4
 80422be:	f003 030f 	and.w	r3, r3, #15
 80422c2:	3301      	adds	r3, #1
 80422c4:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 80422c6:	68bb      	ldr	r3, [r7, #8]
 80422c8:	2b02      	cmp	r3, #2
 80422ca:	d003      	beq.n	80422d4 <HAL_RCC_GetSysClockFreq+0xb4>
 80422cc:	68bb      	ldr	r3, [r7, #8]
 80422ce:	2b03      	cmp	r3, #3
 80422d0:	d00d      	beq.n	80422ee <HAL_RCC_GetSysClockFreq+0xce>
 80422d2:	e019      	b.n	8042308 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80422d4:	4a1f      	ldr	r2, [pc, #124]	@ (8042354 <HAL_RCC_GetSysClockFreq+0x134>)
 80422d6:	687b      	ldr	r3, [r7, #4]
 80422d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80422dc:	4a1b      	ldr	r2, [pc, #108]	@ (804234c <HAL_RCC_GetSysClockFreq+0x12c>)
 80422de:	68d2      	ldr	r2, [r2, #12]
 80422e0:	0a12      	lsrs	r2, r2, #8
 80422e2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80422e6:	fb02 f303 	mul.w	r3, r2, r3
 80422ea:	617b      	str	r3, [r7, #20]
        break;
 80422ec:	e019      	b.n	8042322 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80422ee:	4a19      	ldr	r2, [pc, #100]	@ (8042354 <HAL_RCC_GetSysClockFreq+0x134>)
 80422f0:	687b      	ldr	r3, [r7, #4]
 80422f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80422f6:	4a15      	ldr	r2, [pc, #84]	@ (804234c <HAL_RCC_GetSysClockFreq+0x12c>)
 80422f8:	68d2      	ldr	r2, [r2, #12]
 80422fa:	0a12      	lsrs	r2, r2, #8
 80422fc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8042300:	fb02 f303 	mul.w	r3, r2, r3
 8042304:	617b      	str	r3, [r7, #20]
        break;
 8042306:	e00c      	b.n	8042322 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8042308:	69fa      	ldr	r2, [r7, #28]
 804230a:	687b      	ldr	r3, [r7, #4]
 804230c:	fbb2 f3f3 	udiv	r3, r2, r3
 8042310:	4a0e      	ldr	r2, [pc, #56]	@ (804234c <HAL_RCC_GetSysClockFreq+0x12c>)
 8042312:	68d2      	ldr	r2, [r2, #12]
 8042314:	0a12      	lsrs	r2, r2, #8
 8042316:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 804231a:	fb02 f303 	mul.w	r3, r2, r3
 804231e:	617b      	str	r3, [r7, #20]
        break;
 8042320:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8042322:	4b0a      	ldr	r3, [pc, #40]	@ (804234c <HAL_RCC_GetSysClockFreq+0x12c>)
 8042324:	68db      	ldr	r3, [r3, #12]
 8042326:	0e5b      	lsrs	r3, r3, #25
 8042328:	f003 0303 	and.w	r3, r3, #3
 804232c:	3301      	adds	r3, #1
 804232e:	005b      	lsls	r3, r3, #1
 8042330:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8042332:	697a      	ldr	r2, [r7, #20]
 8042334:	683b      	ldr	r3, [r7, #0]
 8042336:	fbb2 f3f3 	udiv	r3, r2, r3
 804233a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 804233c:	69bb      	ldr	r3, [r7, #24]
}
 804233e:	4618      	mov	r0, r3
 8042340:	3724      	adds	r7, #36	@ 0x24
 8042342:	46bd      	mov	sp, r7
 8042344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042348:	4770      	bx	lr
 804234a:	bf00      	nop
 804234c:	40021000 	.word	0x40021000
 8042350:	08048764 	.word	0x08048764
 8042354:	00f42400 	.word	0x00f42400

08042358 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8042358:	b580      	push	{r7, lr}
 804235a:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 804235c:	f7ff ff60 	bl	8042220 <HAL_RCC_GetSysClockFreq>
 8042360:	4602      	mov	r2, r0
 8042362:	4b05      	ldr	r3, [pc, #20]	@ (8042378 <HAL_RCC_GetHCLKFreq+0x20>)
 8042364:	689b      	ldr	r3, [r3, #8]
 8042366:	091b      	lsrs	r3, r3, #4
 8042368:	f003 030f 	and.w	r3, r3, #15
 804236c:	4903      	ldr	r1, [pc, #12]	@ (804237c <HAL_RCC_GetHCLKFreq+0x24>)
 804236e:	5ccb      	ldrb	r3, [r1, r3]
 8042370:	fa22 f303 	lsr.w	r3, r2, r3
}
 8042374:	4618      	mov	r0, r3
 8042376:	bd80      	pop	{r7, pc}
 8042378:	40021000 	.word	0x40021000
 804237c:	0804874c 	.word	0x0804874c

08042380 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8042380:	b580      	push	{r7, lr}
 8042382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8042384:	f7ff ffe8 	bl	8042358 <HAL_RCC_GetHCLKFreq>
 8042388:	4602      	mov	r2, r0
 804238a:	4b05      	ldr	r3, [pc, #20]	@ (80423a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 804238c:	689b      	ldr	r3, [r3, #8]
 804238e:	0a1b      	lsrs	r3, r3, #8
 8042390:	f003 0307 	and.w	r3, r3, #7
 8042394:	4903      	ldr	r1, [pc, #12]	@ (80423a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8042396:	5ccb      	ldrb	r3, [r1, r3]
 8042398:	fa22 f303 	lsr.w	r3, r2, r3
}
 804239c:	4618      	mov	r0, r3
 804239e:	bd80      	pop	{r7, pc}
 80423a0:	40021000 	.word	0x40021000
 80423a4:	0804875c 	.word	0x0804875c

080423a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80423a8:	b580      	push	{r7, lr}
 80423aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80423ac:	f7ff ffd4 	bl	8042358 <HAL_RCC_GetHCLKFreq>
 80423b0:	4602      	mov	r2, r0
 80423b2:	4b05      	ldr	r3, [pc, #20]	@ (80423c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80423b4:	689b      	ldr	r3, [r3, #8]
 80423b6:	0adb      	lsrs	r3, r3, #11
 80423b8:	f003 0307 	and.w	r3, r3, #7
 80423bc:	4903      	ldr	r1, [pc, #12]	@ (80423cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80423be:	5ccb      	ldrb	r3, [r1, r3]
 80423c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80423c4:	4618      	mov	r0, r3
 80423c6:	bd80      	pop	{r7, pc}
 80423c8:	40021000 	.word	0x40021000
 80423cc:	0804875c 	.word	0x0804875c

080423d0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80423d0:	b480      	push	{r7}
 80423d2:	b083      	sub	sp, #12
 80423d4:	af00      	add	r7, sp, #0
 80423d6:	6078      	str	r0, [r7, #4]
 80423d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80423da:	687b      	ldr	r3, [r7, #4]
 80423dc:	220f      	movs	r2, #15
 80423de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80423e0:	4b12      	ldr	r3, [pc, #72]	@ (804242c <HAL_RCC_GetClockConfig+0x5c>)
 80423e2:	689b      	ldr	r3, [r3, #8]
 80423e4:	f003 0203 	and.w	r2, r3, #3
 80423e8:	687b      	ldr	r3, [r7, #4]
 80423ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80423ec:	4b0f      	ldr	r3, [pc, #60]	@ (804242c <HAL_RCC_GetClockConfig+0x5c>)
 80423ee:	689b      	ldr	r3, [r3, #8]
 80423f0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80423f4:	687b      	ldr	r3, [r7, #4]
 80423f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80423f8:	4b0c      	ldr	r3, [pc, #48]	@ (804242c <HAL_RCC_GetClockConfig+0x5c>)
 80423fa:	689b      	ldr	r3, [r3, #8]
 80423fc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8042400:	687b      	ldr	r3, [r7, #4]
 8042402:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8042404:	4b09      	ldr	r3, [pc, #36]	@ (804242c <HAL_RCC_GetClockConfig+0x5c>)
 8042406:	689b      	ldr	r3, [r3, #8]
 8042408:	08db      	lsrs	r3, r3, #3
 804240a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 804240e:	687b      	ldr	r3, [r7, #4]
 8042410:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8042412:	4b07      	ldr	r3, [pc, #28]	@ (8042430 <HAL_RCC_GetClockConfig+0x60>)
 8042414:	681b      	ldr	r3, [r3, #0]
 8042416:	f003 020f 	and.w	r2, r3, #15
 804241a:	683b      	ldr	r3, [r7, #0]
 804241c:	601a      	str	r2, [r3, #0]
}
 804241e:	bf00      	nop
 8042420:	370c      	adds	r7, #12
 8042422:	46bd      	mov	sp, r7
 8042424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8042428:	4770      	bx	lr
 804242a:	bf00      	nop
 804242c:	40021000 	.word	0x40021000
 8042430:	40022000 	.word	0x40022000

08042434 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8042434:	b580      	push	{r7, lr}
 8042436:	b086      	sub	sp, #24
 8042438:	af00      	add	r7, sp, #0
 804243a:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 804243c:	2300      	movs	r3, #0
 804243e:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8042440:	4b2c      	ldr	r3, [pc, #176]	@ (80424f4 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8042442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042444:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8042448:	2b00      	cmp	r3, #0
 804244a:	d003      	beq.n	8042454 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 804244c:	f7ff f83c 	bl	80414c8 <HAL_PWREx_GetVoltageRange>
 8042450:	6138      	str	r0, [r7, #16]
 8042452:	e014      	b.n	804247e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8042454:	4b27      	ldr	r3, [pc, #156]	@ (80424f4 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8042456:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042458:	4a26      	ldr	r2, [pc, #152]	@ (80424f4 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 804245a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 804245e:	6593      	str	r3, [r2, #88]	@ 0x58
 8042460:	4b24      	ldr	r3, [pc, #144]	@ (80424f4 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8042462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042464:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8042468:	60fb      	str	r3, [r7, #12]
 804246a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 804246c:	f7ff f82c 	bl	80414c8 <HAL_PWREx_GetVoltageRange>
 8042470:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 8042472:	4b20      	ldr	r3, [pc, #128]	@ (80424f4 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8042474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042476:	4a1f      	ldr	r2, [pc, #124]	@ (80424f4 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8042478:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 804247c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 804247e:	693b      	ldr	r3, [r7, #16]
 8042480:	2b00      	cmp	r3, #0
 8042482:	d003      	beq.n	804248c <RCC_SetFlashLatencyFromMSIRange+0x58>
 8042484:	693b      	ldr	r3, [r7, #16]
 8042486:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 804248a:	d10b      	bne.n	80424a4 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 804248c:	687b      	ldr	r3, [r7, #4]
 804248e:	2b80      	cmp	r3, #128	@ 0x80
 8042490:	d919      	bls.n	80424c6 <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 8042492:	687b      	ldr	r3, [r7, #4]
 8042494:	2ba0      	cmp	r3, #160	@ 0xa0
 8042496:	d902      	bls.n	804249e <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8042498:	2302      	movs	r3, #2
 804249a:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 804249c:	e013      	b.n	80424c6 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 804249e:	2301      	movs	r3, #1
 80424a0:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 80424a2:	e010      	b.n	80424c6 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 80424a4:	687b      	ldr	r3, [r7, #4]
 80424a6:	2b80      	cmp	r3, #128	@ 0x80
 80424a8:	d902      	bls.n	80424b0 <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80424aa:	2303      	movs	r3, #3
 80424ac:	617b      	str	r3, [r7, #20]
 80424ae:	e00a      	b.n	80424c6 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 80424b0:	687b      	ldr	r3, [r7, #4]
 80424b2:	2b80      	cmp	r3, #128	@ 0x80
 80424b4:	d102      	bne.n	80424bc <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80424b6:	2302      	movs	r3, #2
 80424b8:	617b      	str	r3, [r7, #20]
 80424ba:	e004      	b.n	80424c6 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 80424bc:	687b      	ldr	r3, [r7, #4]
 80424be:	2b70      	cmp	r3, #112	@ 0x70
 80424c0:	d101      	bne.n	80424c6 <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80424c2:	2301      	movs	r3, #1
 80424c4:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80424c6:	4b0c      	ldr	r3, [pc, #48]	@ (80424f8 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80424c8:	681b      	ldr	r3, [r3, #0]
 80424ca:	f023 020f 	bic.w	r2, r3, #15
 80424ce:	490a      	ldr	r1, [pc, #40]	@ (80424f8 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80424d0:	697b      	ldr	r3, [r7, #20]
 80424d2:	4313      	orrs	r3, r2
 80424d4:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80424d6:	4b08      	ldr	r3, [pc, #32]	@ (80424f8 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80424d8:	681b      	ldr	r3, [r3, #0]
 80424da:	f003 030f 	and.w	r3, r3, #15
 80424de:	697a      	ldr	r2, [r7, #20]
 80424e0:	429a      	cmp	r2, r3
 80424e2:	d001      	beq.n	80424e8 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 80424e4:	2301      	movs	r3, #1
 80424e6:	e000      	b.n	80424ea <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 80424e8:	2300      	movs	r3, #0
}
 80424ea:	4618      	mov	r0, r3
 80424ec:	3718      	adds	r7, #24
 80424ee:	46bd      	mov	sp, r7
 80424f0:	bd80      	pop	{r7, pc}
 80424f2:	bf00      	nop
 80424f4:	40021000 	.word	0x40021000
 80424f8:	40022000 	.word	0x40022000

080424fc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80424fc:	b480      	push	{r7}
 80424fe:	b087      	sub	sp, #28
 8042500:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8042502:	4b31      	ldr	r3, [pc, #196]	@ (80425c8 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042504:	68db      	ldr	r3, [r3, #12]
 8042506:	f003 0303 	and.w	r3, r3, #3
 804250a:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 804250c:	4b2e      	ldr	r3, [pc, #184]	@ (80425c8 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 804250e:	68db      	ldr	r3, [r3, #12]
 8042510:	091b      	lsrs	r3, r3, #4
 8042512:	f003 030f 	and.w	r3, r3, #15
 8042516:	3301      	adds	r3, #1
 8042518:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 804251a:	68fb      	ldr	r3, [r7, #12]
 804251c:	2b03      	cmp	r3, #3
 804251e:	d015      	beq.n	804254c <RCC_GetSysClockFreqFromPLLSource+0x50>
 8042520:	68fb      	ldr	r3, [r7, #12]
 8042522:	2b03      	cmp	r3, #3
 8042524:	d839      	bhi.n	804259a <RCC_GetSysClockFreqFromPLLSource+0x9e>
 8042526:	68fb      	ldr	r3, [r7, #12]
 8042528:	2b01      	cmp	r3, #1
 804252a:	d01c      	beq.n	8042566 <RCC_GetSysClockFreqFromPLLSource+0x6a>
 804252c:	68fb      	ldr	r3, [r7, #12]
 804252e:	2b02      	cmp	r3, #2
 8042530:	d133      	bne.n	804259a <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8042532:	4a26      	ldr	r2, [pc, #152]	@ (80425cc <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8042534:	68bb      	ldr	r3, [r7, #8]
 8042536:	fbb2 f3f3 	udiv	r3, r2, r3
 804253a:	4a23      	ldr	r2, [pc, #140]	@ (80425c8 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 804253c:	68d2      	ldr	r2, [r2, #12]
 804253e:	0a12      	lsrs	r2, r2, #8
 8042540:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8042544:	fb02 f303 	mul.w	r3, r2, r3
 8042548:	613b      	str	r3, [r7, #16]
      break;
 804254a:	e029      	b.n	80425a0 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 804254c:	4a1f      	ldr	r2, [pc, #124]	@ (80425cc <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 804254e:	68bb      	ldr	r3, [r7, #8]
 8042550:	fbb2 f3f3 	udiv	r3, r2, r3
 8042554:	4a1c      	ldr	r2, [pc, #112]	@ (80425c8 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042556:	68d2      	ldr	r2, [r2, #12]
 8042558:	0a12      	lsrs	r2, r2, #8
 804255a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 804255e:	fb02 f303 	mul.w	r3, r2, r3
 8042562:	613b      	str	r3, [r7, #16]
      break;
 8042564:	e01c      	b.n	80425a0 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8042566:	4b18      	ldr	r3, [pc, #96]	@ (80425c8 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042568:	681b      	ldr	r3, [r3, #0]
 804256a:	f003 0308 	and.w	r3, r3, #8
 804256e:	2b00      	cmp	r3, #0
 8042570:	d107      	bne.n	8042582 <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8042572:	4b15      	ldr	r3, [pc, #84]	@ (80425c8 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042574:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8042578:	0a1b      	lsrs	r3, r3, #8
 804257a:	f003 030f 	and.w	r3, r3, #15
 804257e:	617b      	str	r3, [r7, #20]
 8042580:	e005      	b.n	804258e <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8042582:	4b11      	ldr	r3, [pc, #68]	@ (80425c8 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8042584:	681b      	ldr	r3, [r3, #0]
 8042586:	091b      	lsrs	r3, r3, #4
 8042588:	f003 030f 	and.w	r3, r3, #15
 804258c:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 804258e:	4a10      	ldr	r2, [pc, #64]	@ (80425d0 <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 8042590:	697b      	ldr	r3, [r7, #20]
 8042592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8042596:	613b      	str	r3, [r7, #16]
        break;
 8042598:	e002      	b.n	80425a0 <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 804259a:	2300      	movs	r3, #0
 804259c:	613b      	str	r3, [r7, #16]
      break;
 804259e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 80425a0:	4b09      	ldr	r3, [pc, #36]	@ (80425c8 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80425a2:	68db      	ldr	r3, [r3, #12]
 80425a4:	0e5b      	lsrs	r3, r3, #25
 80425a6:	f003 0303 	and.w	r3, r3, #3
 80425aa:	3301      	adds	r3, #1
 80425ac:	005b      	lsls	r3, r3, #1
 80425ae:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80425b0:	693a      	ldr	r2, [r7, #16]
 80425b2:	687b      	ldr	r3, [r7, #4]
 80425b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80425b8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80425ba:	683b      	ldr	r3, [r7, #0]
}
 80425bc:	4618      	mov	r0, r3
 80425be:	371c      	adds	r7, #28
 80425c0:	46bd      	mov	sp, r7
 80425c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80425c6:	4770      	bx	lr
 80425c8:	40021000 	.word	0x40021000
 80425cc:	00f42400 	.word	0x00f42400
 80425d0:	08048764 	.word	0x08048764

080425d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80425d4:	b580      	push	{r7, lr}
 80425d6:	b088      	sub	sp, #32
 80425d8:	af00      	add	r7, sp, #0
 80425da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80425dc:	2300      	movs	r3, #0
 80425de:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80425e0:	2300      	movs	r3, #0
 80425e2:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80425e4:	687b      	ldr	r3, [r7, #4]
 80425e6:	681b      	ldr	r3, [r3, #0]
 80425e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80425ec:	2b00      	cmp	r3, #0
 80425ee:	d040      	beq.n	8042672 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80425f0:	687b      	ldr	r3, [r7, #4]
 80425f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80425f4:	2b80      	cmp	r3, #128	@ 0x80
 80425f6:	d02a      	beq.n	804264e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80425f8:	2b80      	cmp	r3, #128	@ 0x80
 80425fa:	d825      	bhi.n	8042648 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80425fc:	2b60      	cmp	r3, #96	@ 0x60
 80425fe:	d026      	beq.n	804264e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8042600:	2b60      	cmp	r3, #96	@ 0x60
 8042602:	d821      	bhi.n	8042648 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8042604:	2b40      	cmp	r3, #64	@ 0x40
 8042606:	d006      	beq.n	8042616 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8042608:	2b40      	cmp	r3, #64	@ 0x40
 804260a:	d81d      	bhi.n	8042648 <HAL_RCCEx_PeriphCLKConfig+0x74>
 804260c:	2b00      	cmp	r3, #0
 804260e:	d009      	beq.n	8042624 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8042610:	2b20      	cmp	r3, #32
 8042612:	d010      	beq.n	8042636 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8042614:	e018      	b.n	8042648 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8042616:	4b8f      	ldr	r3, [pc, #572]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042618:	68db      	ldr	r3, [r3, #12]
 804261a:	4a8e      	ldr	r2, [pc, #568]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 804261c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8042620:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8042622:	e015      	b.n	8042650 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8042624:	687b      	ldr	r3, [r7, #4]
 8042626:	3304      	adds	r3, #4
 8042628:	2100      	movs	r1, #0
 804262a:	4618      	mov	r0, r3
 804262c:	f000 fb56 	bl	8042cdc <RCCEx_PLLSAI1_Config>
 8042630:	4603      	mov	r3, r0
 8042632:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8042634:	e00c      	b.n	8042650 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8042636:	687b      	ldr	r3, [r7, #4]
 8042638:	3320      	adds	r3, #32
 804263a:	2100      	movs	r1, #0
 804263c:	4618      	mov	r0, r3
 804263e:	f000 fc33 	bl	8042ea8 <RCCEx_PLLSAI2_Config>
 8042642:	4603      	mov	r3, r0
 8042644:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8042646:	e003      	b.n	8042650 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8042648:	2301      	movs	r3, #1
 804264a:	77fb      	strb	r3, [r7, #31]
        break;
 804264c:	e000      	b.n	8042650 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 804264e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8042650:	7ffb      	ldrb	r3, [r7, #31]
 8042652:	2b00      	cmp	r3, #0
 8042654:	d10b      	bne.n	804266e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8042656:	4b7f      	ldr	r3, [pc, #508]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042658:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 804265c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8042660:	687b      	ldr	r3, [r7, #4]
 8042662:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8042664:	497b      	ldr	r1, [pc, #492]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042666:	4313      	orrs	r3, r2
 8042668:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 804266c:	e001      	b.n	8042672 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 804266e:	7ffb      	ldrb	r3, [r7, #31]
 8042670:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8042672:	687b      	ldr	r3, [r7, #4]
 8042674:	681b      	ldr	r3, [r3, #0]
 8042676:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 804267a:	2b00      	cmp	r3, #0
 804267c:	d047      	beq.n	804270e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 804267e:	687b      	ldr	r3, [r7, #4]
 8042680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8042682:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8042686:	d030      	beq.n	80426ea <HAL_RCCEx_PeriphCLKConfig+0x116>
 8042688:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 804268c:	d82a      	bhi.n	80426e4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 804268e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8042692:	d02a      	beq.n	80426ea <HAL_RCCEx_PeriphCLKConfig+0x116>
 8042694:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8042698:	d824      	bhi.n	80426e4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 804269a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 804269e:	d008      	beq.n	80426b2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80426a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80426a4:	d81e      	bhi.n	80426e4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80426a6:	2b00      	cmp	r3, #0
 80426a8:	d00a      	beq.n	80426c0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80426aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80426ae:	d010      	beq.n	80426d2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80426b0:	e018      	b.n	80426e4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80426b2:	4b68      	ldr	r3, [pc, #416]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80426b4:	68db      	ldr	r3, [r3, #12]
 80426b6:	4a67      	ldr	r2, [pc, #412]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80426b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80426bc:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80426be:	e015      	b.n	80426ec <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80426c0:	687b      	ldr	r3, [r7, #4]
 80426c2:	3304      	adds	r3, #4
 80426c4:	2100      	movs	r1, #0
 80426c6:	4618      	mov	r0, r3
 80426c8:	f000 fb08 	bl	8042cdc <RCCEx_PLLSAI1_Config>
 80426cc:	4603      	mov	r3, r0
 80426ce:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80426d0:	e00c      	b.n	80426ec <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80426d2:	687b      	ldr	r3, [r7, #4]
 80426d4:	3320      	adds	r3, #32
 80426d6:	2100      	movs	r1, #0
 80426d8:	4618      	mov	r0, r3
 80426da:	f000 fbe5 	bl	8042ea8 <RCCEx_PLLSAI2_Config>
 80426de:	4603      	mov	r3, r0
 80426e0:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80426e2:	e003      	b.n	80426ec <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80426e4:	2301      	movs	r3, #1
 80426e6:	77fb      	strb	r3, [r7, #31]
        break;
 80426e8:	e000      	b.n	80426ec <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 80426ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80426ec:	7ffb      	ldrb	r3, [r7, #31]
 80426ee:	2b00      	cmp	r3, #0
 80426f0:	d10b      	bne.n	804270a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80426f2:	4b58      	ldr	r3, [pc, #352]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80426f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80426f8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80426fc:	687b      	ldr	r3, [r7, #4]
 80426fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8042700:	4954      	ldr	r1, [pc, #336]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042702:	4313      	orrs	r3, r2
 8042704:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8042708:	e001      	b.n	804270e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 804270a:	7ffb      	ldrb	r3, [r7, #31]
 804270c:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 804270e:	687b      	ldr	r3, [r7, #4]
 8042710:	681b      	ldr	r3, [r3, #0]
 8042712:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8042716:	2b00      	cmp	r3, #0
 8042718:	f000 80ab 	beq.w	8042872 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 804271c:	2300      	movs	r3, #0
 804271e:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8042720:	4b4c      	ldr	r3, [pc, #304]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042722:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042724:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8042728:	2b00      	cmp	r3, #0
 804272a:	d10d      	bne.n	8042748 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 804272c:	4b49      	ldr	r3, [pc, #292]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 804272e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042730:	4a48      	ldr	r2, [pc, #288]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042732:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8042736:	6593      	str	r3, [r2, #88]	@ 0x58
 8042738:	4b46      	ldr	r3, [pc, #280]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 804273a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 804273c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8042740:	60fb      	str	r3, [r7, #12]
 8042742:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8042744:	2301      	movs	r3, #1
 8042746:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8042748:	4b43      	ldr	r3, [pc, #268]	@ (8042858 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 804274a:	681b      	ldr	r3, [r3, #0]
 804274c:	4a42      	ldr	r2, [pc, #264]	@ (8042858 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 804274e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8042752:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8042754:	f7fe fb78 	bl	8040e48 <HAL_GetTick>
 8042758:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 804275a:	e00f      	b.n	804277c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 804275c:	f7fe fb74 	bl	8040e48 <HAL_GetTick>
 8042760:	4602      	mov	r2, r0
 8042762:	693b      	ldr	r3, [r7, #16]
 8042764:	1ad3      	subs	r3, r2, r3
 8042766:	2b02      	cmp	r3, #2
 8042768:	d908      	bls.n	804277c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 804276a:	4b3b      	ldr	r3, [pc, #236]	@ (8042858 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 804276c:	681b      	ldr	r3, [r3, #0]
 804276e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8042772:	2b00      	cmp	r3, #0
 8042774:	d109      	bne.n	804278a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 8042776:	2303      	movs	r3, #3
 8042778:	77fb      	strb	r3, [r7, #31]
        }
        break;
 804277a:	e006      	b.n	804278a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 804277c:	4b36      	ldr	r3, [pc, #216]	@ (8042858 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 804277e:	681b      	ldr	r3, [r3, #0]
 8042780:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8042784:	2b00      	cmp	r3, #0
 8042786:	d0e9      	beq.n	804275c <HAL_RCCEx_PeriphCLKConfig+0x188>
 8042788:	e000      	b.n	804278c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 804278a:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 804278c:	7ffb      	ldrb	r3, [r7, #31]
 804278e:	2b00      	cmp	r3, #0
 8042790:	d164      	bne.n	804285c <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8042792:	4b30      	ldr	r3, [pc, #192]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042794:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042798:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 804279c:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 804279e:	69bb      	ldr	r3, [r7, #24]
 80427a0:	2b00      	cmp	r3, #0
 80427a2:	d01f      	beq.n	80427e4 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80427a4:	687b      	ldr	r3, [r7, #4]
 80427a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80427aa:	69ba      	ldr	r2, [r7, #24]
 80427ac:	429a      	cmp	r2, r3
 80427ae:	d019      	beq.n	80427e4 <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80427b0:	4b28      	ldr	r3, [pc, #160]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80427b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80427b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80427ba:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80427bc:	4b25      	ldr	r3, [pc, #148]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80427be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80427c2:	4a24      	ldr	r2, [pc, #144]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80427c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80427c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80427cc:	4b21      	ldr	r3, [pc, #132]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80427ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80427d2:	4a20      	ldr	r2, [pc, #128]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80427d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80427d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80427dc:	4a1d      	ldr	r2, [pc, #116]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80427de:	69bb      	ldr	r3, [r7, #24]
 80427e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80427e4:	69bb      	ldr	r3, [r7, #24]
 80427e6:	f003 0301 	and.w	r3, r3, #1
 80427ea:	2b00      	cmp	r3, #0
 80427ec:	d01f      	beq.n	804282e <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80427ee:	f7fe fb2b 	bl	8040e48 <HAL_GetTick>
 80427f2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80427f4:	e012      	b.n	804281c <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80427f6:	f7fe fb27 	bl	8040e48 <HAL_GetTick>
 80427fa:	4602      	mov	r2, r0
 80427fc:	693b      	ldr	r3, [r7, #16]
 80427fe:	1ad3      	subs	r3, r2, r3
 8042800:	f241 3288 	movw	r2, #5000	@ 0x1388
 8042804:	4293      	cmp	r3, r2
 8042806:	d909      	bls.n	804281c <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8042808:	4b12      	ldr	r3, [pc, #72]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 804280a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804280e:	f003 0302 	and.w	r3, r3, #2
 8042812:	2b00      	cmp	r3, #0
 8042814:	d10a      	bne.n	804282c <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 8042816:	2303      	movs	r3, #3
 8042818:	77fb      	strb	r3, [r7, #31]
            }
            break;
 804281a:	e007      	b.n	804282c <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 804281c:	4b0d      	ldr	r3, [pc, #52]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 804281e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042822:	f003 0302 	and.w	r3, r3, #2
 8042826:	2b00      	cmp	r3, #0
 8042828:	d0e5      	beq.n	80427f6 <HAL_RCCEx_PeriphCLKConfig+0x222>
 804282a:	e000      	b.n	804282e <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 804282c:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 804282e:	7ffb      	ldrb	r3, [r7, #31]
 8042830:	2b00      	cmp	r3, #0
 8042832:	d10c      	bne.n	804284e <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8042834:	4b07      	ldr	r3, [pc, #28]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042836:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 804283a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 804283e:	687b      	ldr	r3, [r7, #4]
 8042840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8042844:	4903      	ldr	r1, [pc, #12]	@ (8042854 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8042846:	4313      	orrs	r3, r2
 8042848:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 804284c:	e008      	b.n	8042860 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 804284e:	7ffb      	ldrb	r3, [r7, #31]
 8042850:	77bb      	strb	r3, [r7, #30]
 8042852:	e005      	b.n	8042860 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8042854:	40021000 	.word	0x40021000
 8042858:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 804285c:	7ffb      	ldrb	r3, [r7, #31]
 804285e:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8042860:	7dfb      	ldrb	r3, [r7, #23]
 8042862:	2b01      	cmp	r3, #1
 8042864:	d105      	bne.n	8042872 <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8042866:	4b9c      	ldr	r3, [pc, #624]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 804286a:	4a9b      	ldr	r2, [pc, #620]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804286c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8042870:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8042872:	687b      	ldr	r3, [r7, #4]
 8042874:	681b      	ldr	r3, [r3, #0]
 8042876:	f003 0301 	and.w	r3, r3, #1
 804287a:	2b00      	cmp	r3, #0
 804287c:	d00a      	beq.n	8042894 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 804287e:	4b96      	ldr	r3, [pc, #600]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042880:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042884:	f023 0203 	bic.w	r2, r3, #3
 8042888:	687b      	ldr	r3, [r7, #4]
 804288a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 804288c:	4992      	ldr	r1, [pc, #584]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804288e:	4313      	orrs	r3, r2
 8042890:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8042894:	687b      	ldr	r3, [r7, #4]
 8042896:	681b      	ldr	r3, [r3, #0]
 8042898:	f003 0302 	and.w	r3, r3, #2
 804289c:	2b00      	cmp	r3, #0
 804289e:	d00a      	beq.n	80428b6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80428a0:	4b8d      	ldr	r3, [pc, #564]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80428a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80428a6:	f023 020c 	bic.w	r2, r3, #12
 80428aa:	687b      	ldr	r3, [r7, #4]
 80428ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80428ae:	498a      	ldr	r1, [pc, #552]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80428b0:	4313      	orrs	r3, r2
 80428b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80428b6:	687b      	ldr	r3, [r7, #4]
 80428b8:	681b      	ldr	r3, [r3, #0]
 80428ba:	f003 0304 	and.w	r3, r3, #4
 80428be:	2b00      	cmp	r3, #0
 80428c0:	d00a      	beq.n	80428d8 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80428c2:	4b85      	ldr	r3, [pc, #532]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80428c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80428c8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80428cc:	687b      	ldr	r3, [r7, #4]
 80428ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80428d0:	4981      	ldr	r1, [pc, #516]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80428d2:	4313      	orrs	r3, r2
 80428d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80428d8:	687b      	ldr	r3, [r7, #4]
 80428da:	681b      	ldr	r3, [r3, #0]
 80428dc:	f003 0308 	and.w	r3, r3, #8
 80428e0:	2b00      	cmp	r3, #0
 80428e2:	d00a      	beq.n	80428fa <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80428e4:	4b7c      	ldr	r3, [pc, #496]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80428e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80428ea:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80428ee:	687b      	ldr	r3, [r7, #4]
 80428f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80428f2:	4979      	ldr	r1, [pc, #484]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80428f4:	4313      	orrs	r3, r2
 80428f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80428fa:	687b      	ldr	r3, [r7, #4]
 80428fc:	681b      	ldr	r3, [r3, #0]
 80428fe:	f003 0310 	and.w	r3, r3, #16
 8042902:	2b00      	cmp	r3, #0
 8042904:	d00a      	beq.n	804291c <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8042906:	4b74      	ldr	r3, [pc, #464]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042908:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 804290c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8042910:	687b      	ldr	r3, [r7, #4]
 8042912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8042914:	4970      	ldr	r1, [pc, #448]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042916:	4313      	orrs	r3, r2
 8042918:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 804291c:	687b      	ldr	r3, [r7, #4]
 804291e:	681b      	ldr	r3, [r3, #0]
 8042920:	f003 0320 	and.w	r3, r3, #32
 8042924:	2b00      	cmp	r3, #0
 8042926:	d00a      	beq.n	804293e <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8042928:	4b6b      	ldr	r3, [pc, #428]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804292a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 804292e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8042932:	687b      	ldr	r3, [r7, #4]
 8042934:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8042936:	4968      	ldr	r1, [pc, #416]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042938:	4313      	orrs	r3, r2
 804293a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 804293e:	687b      	ldr	r3, [r7, #4]
 8042940:	681b      	ldr	r3, [r3, #0]
 8042942:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8042946:	2b00      	cmp	r3, #0
 8042948:	d00a      	beq.n	8042960 <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 804294a:	4b63      	ldr	r3, [pc, #396]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804294c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042950:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8042954:	687b      	ldr	r3, [r7, #4]
 8042956:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8042958:	495f      	ldr	r1, [pc, #380]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804295a:	4313      	orrs	r3, r2
 804295c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8042960:	687b      	ldr	r3, [r7, #4]
 8042962:	681b      	ldr	r3, [r3, #0]
 8042964:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8042968:	2b00      	cmp	r3, #0
 804296a:	d00a      	beq.n	8042982 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 804296c:	4b5a      	ldr	r3, [pc, #360]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804296e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042972:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8042976:	687b      	ldr	r3, [r7, #4]
 8042978:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 804297a:	4957      	ldr	r1, [pc, #348]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804297c:	4313      	orrs	r3, r2
 804297e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8042982:	687b      	ldr	r3, [r7, #4]
 8042984:	681b      	ldr	r3, [r3, #0]
 8042986:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 804298a:	2b00      	cmp	r3, #0
 804298c:	d00a      	beq.n	80429a4 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 804298e:	4b52      	ldr	r3, [pc, #328]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042990:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042994:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8042998:	687b      	ldr	r3, [r7, #4]
 804299a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 804299c:	494e      	ldr	r1, [pc, #312]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 804299e:	4313      	orrs	r3, r2
 80429a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 80429a4:	687b      	ldr	r3, [r7, #4]
 80429a6:	681b      	ldr	r3, [r3, #0]
 80429a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80429ac:	2b00      	cmp	r3, #0
 80429ae:	d031      	beq.n	8042a14 <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 80429b0:	687b      	ldr	r3, [r7, #4]
 80429b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80429b4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80429b8:	d00e      	beq.n	80429d8 <HAL_RCCEx_PeriphCLKConfig+0x404>
 80429ba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80429be:	d814      	bhi.n	80429ea <HAL_RCCEx_PeriphCLKConfig+0x416>
 80429c0:	2b00      	cmp	r3, #0
 80429c2:	d015      	beq.n	80429f0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80429c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80429c8:	d10f      	bne.n	80429ea <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80429ca:	4b43      	ldr	r3, [pc, #268]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80429cc:	68db      	ldr	r3, [r3, #12]
 80429ce:	4a42      	ldr	r2, [pc, #264]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80429d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80429d4:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80429d6:	e00c      	b.n	80429f2 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80429d8:	687b      	ldr	r3, [r7, #4]
 80429da:	3304      	adds	r3, #4
 80429dc:	2100      	movs	r1, #0
 80429de:	4618      	mov	r0, r3
 80429e0:	f000 f97c 	bl	8042cdc <RCCEx_PLLSAI1_Config>
 80429e4:	4603      	mov	r3, r0
 80429e6:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80429e8:	e003      	b.n	80429f2 <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 80429ea:	2301      	movs	r3, #1
 80429ec:	77fb      	strb	r3, [r7, #31]
        break;
 80429ee:	e000      	b.n	80429f2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 80429f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80429f2:	7ffb      	ldrb	r3, [r7, #31]
 80429f4:	2b00      	cmp	r3, #0
 80429f6:	d10b      	bne.n	8042a10 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80429f8:	4b37      	ldr	r3, [pc, #220]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 80429fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80429fe:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8042a02:	687b      	ldr	r3, [r7, #4]
 8042a04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8042a06:	4934      	ldr	r1, [pc, #208]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042a08:	4313      	orrs	r3, r2
 8042a0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8042a0e:	e001      	b.n	8042a14 <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8042a10:	7ffb      	ldrb	r3, [r7, #31]
 8042a12:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8042a14:	687b      	ldr	r3, [r7, #4]
 8042a16:	681b      	ldr	r3, [r3, #0]
 8042a18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8042a1c:	2b00      	cmp	r3, #0
 8042a1e:	d00a      	beq.n	8042a36 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8042a20:	4b2d      	ldr	r3, [pc, #180]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042a26:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8042a2a:	687b      	ldr	r3, [r7, #4]
 8042a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8042a2e:	492a      	ldr	r1, [pc, #168]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042a30:	4313      	orrs	r3, r2
 8042a32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8042a36:	687b      	ldr	r3, [r7, #4]
 8042a38:	681b      	ldr	r3, [r3, #0]
 8042a3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8042a3e:	2b00      	cmp	r3, #0
 8042a40:	d00a      	beq.n	8042a58 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8042a42:	4b25      	ldr	r3, [pc, #148]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042a48:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8042a4c:	687b      	ldr	r3, [r7, #4]
 8042a4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8042a50:	4921      	ldr	r1, [pc, #132]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042a52:	4313      	orrs	r3, r2
 8042a54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8042a58:	687b      	ldr	r3, [r7, #4]
 8042a5a:	681b      	ldr	r3, [r3, #0]
 8042a5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8042a60:	2b00      	cmp	r3, #0
 8042a62:	d00a      	beq.n	8042a7a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8042a64:	4b1c      	ldr	r3, [pc, #112]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042a6a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8042a6e:	687b      	ldr	r3, [r7, #4]
 8042a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8042a72:	4919      	ldr	r1, [pc, #100]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042a74:	4313      	orrs	r3, r2
 8042a76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8042a7a:	687b      	ldr	r3, [r7, #4]
 8042a7c:	681b      	ldr	r3, [r3, #0]
 8042a7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8042a82:	2b00      	cmp	r3, #0
 8042a84:	d00a      	beq.n	8042a9c <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8042a86:	4b14      	ldr	r3, [pc, #80]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042a88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8042a8c:	f023 0203 	bic.w	r2, r3, #3
 8042a90:	687b      	ldr	r3, [r7, #4]
 8042a92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8042a94:	4910      	ldr	r1, [pc, #64]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042a96:	4313      	orrs	r3, r2
 8042a98:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8042a9c:	687b      	ldr	r3, [r7, #4]
 8042a9e:	681b      	ldr	r3, [r3, #0]
 8042aa0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8042aa4:	2b00      	cmp	r3, #0
 8042aa6:	d02b      	beq.n	8042b00 <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8042aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042aae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8042ab2:	687b      	ldr	r3, [r7, #4]
 8042ab4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8042ab6:	4908      	ldr	r1, [pc, #32]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042ab8:	4313      	orrs	r3, r2
 8042aba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8042abe:	687b      	ldr	r3, [r7, #4]
 8042ac0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8042ac2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8042ac6:	d109      	bne.n	8042adc <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8042ac8:	4b03      	ldr	r3, [pc, #12]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042aca:	68db      	ldr	r3, [r3, #12]
 8042acc:	4a02      	ldr	r2, [pc, #8]	@ (8042ad8 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8042ace:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8042ad2:	60d3      	str	r3, [r2, #12]
 8042ad4:	e014      	b.n	8042b00 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8042ad6:	bf00      	nop
 8042ad8:	40021000 	.word	0x40021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8042adc:	687b      	ldr	r3, [r7, #4]
 8042ade:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8042ae0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8042ae4:	d10c      	bne.n	8042b00 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8042ae6:	687b      	ldr	r3, [r7, #4]
 8042ae8:	3304      	adds	r3, #4
 8042aea:	2101      	movs	r1, #1
 8042aec:	4618      	mov	r0, r3
 8042aee:	f000 f8f5 	bl	8042cdc <RCCEx_PLLSAI1_Config>
 8042af2:	4603      	mov	r3, r0
 8042af4:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 8042af6:	7ffb      	ldrb	r3, [r7, #31]
 8042af8:	2b00      	cmp	r3, #0
 8042afa:	d001      	beq.n	8042b00 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 8042afc:	7ffb      	ldrb	r3, [r7, #31]
 8042afe:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8042b00:	687b      	ldr	r3, [r7, #4]
 8042b02:	681b      	ldr	r3, [r3, #0]
 8042b04:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8042b08:	2b00      	cmp	r3, #0
 8042b0a:	d04a      	beq.n	8042ba2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8042b0c:	687b      	ldr	r3, [r7, #4]
 8042b0e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8042b10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8042b14:	d108      	bne.n	8042b28 <HAL_RCCEx_PeriphCLKConfig+0x554>
 8042b16:	4b70      	ldr	r3, [pc, #448]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042b18:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8042b1c:	4a6e      	ldr	r2, [pc, #440]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042b1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8042b22:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8042b26:	e012      	b.n	8042b4e <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8042b28:	4b6b      	ldr	r3, [pc, #428]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042b2e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8042b32:	687b      	ldr	r3, [r7, #4]
 8042b34:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8042b36:	4968      	ldr	r1, [pc, #416]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042b38:	4313      	orrs	r3, r2
 8042b3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8042b3e:	4b66      	ldr	r3, [pc, #408]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042b40:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8042b44:	4a64      	ldr	r2, [pc, #400]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042b46:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8042b4a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8042b4e:	687b      	ldr	r3, [r7, #4]
 8042b50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8042b52:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8042b56:	d10d      	bne.n	8042b74 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8042b58:	687b      	ldr	r3, [r7, #4]
 8042b5a:	3304      	adds	r3, #4
 8042b5c:	2101      	movs	r1, #1
 8042b5e:	4618      	mov	r0, r3
 8042b60:	f000 f8bc 	bl	8042cdc <RCCEx_PLLSAI1_Config>
 8042b64:	4603      	mov	r3, r0
 8042b66:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8042b68:	7ffb      	ldrb	r3, [r7, #31]
 8042b6a:	2b00      	cmp	r3, #0
 8042b6c:	d019      	beq.n	8042ba2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 8042b6e:	7ffb      	ldrb	r3, [r7, #31]
 8042b70:	77bb      	strb	r3, [r7, #30]
 8042b72:	e016      	b.n	8042ba2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8042b74:	687b      	ldr	r3, [r7, #4]
 8042b76:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8042b78:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8042b7c:	d106      	bne.n	8042b8c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8042b7e:	4b56      	ldr	r3, [pc, #344]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042b80:	68db      	ldr	r3, [r3, #12]
 8042b82:	4a55      	ldr	r2, [pc, #340]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042b84:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8042b88:	60d3      	str	r3, [r2, #12]
 8042b8a:	e00a      	b.n	8042ba2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 8042b8c:	687b      	ldr	r3, [r7, #4]
 8042b8e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8042b90:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8042b94:	d105      	bne.n	8042ba2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8042b96:	4b50      	ldr	r3, [pc, #320]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042b98:	68db      	ldr	r3, [r3, #12]
 8042b9a:	4a4f      	ldr	r2, [pc, #316]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042b9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8042ba0:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8042ba2:	687b      	ldr	r3, [r7, #4]
 8042ba4:	681b      	ldr	r3, [r3, #0]
 8042ba6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8042baa:	2b00      	cmp	r3, #0
 8042bac:	d028      	beq.n	8042c00 <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8042bae:	4b4a      	ldr	r3, [pc, #296]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042bb4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8042bb8:	687b      	ldr	r3, [r7, #4]
 8042bba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8042bbc:	4946      	ldr	r1, [pc, #280]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042bbe:	4313      	orrs	r3, r2
 8042bc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8042bc4:	687b      	ldr	r3, [r7, #4]
 8042bc6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8042bc8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8042bcc:	d106      	bne.n	8042bdc <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8042bce:	4b42      	ldr	r3, [pc, #264]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042bd0:	68db      	ldr	r3, [r3, #12]
 8042bd2:	4a41      	ldr	r2, [pc, #260]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042bd4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8042bd8:	60d3      	str	r3, [r2, #12]
 8042bda:	e011      	b.n	8042c00 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8042bdc:	687b      	ldr	r3, [r7, #4]
 8042bde:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8042be0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8042be4:	d10c      	bne.n	8042c00 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8042be6:	687b      	ldr	r3, [r7, #4]
 8042be8:	3304      	adds	r3, #4
 8042bea:	2101      	movs	r1, #1
 8042bec:	4618      	mov	r0, r3
 8042bee:	f000 f875 	bl	8042cdc <RCCEx_PLLSAI1_Config>
 8042bf2:	4603      	mov	r3, r0
 8042bf4:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8042bf6:	7ffb      	ldrb	r3, [r7, #31]
 8042bf8:	2b00      	cmp	r3, #0
 8042bfa:	d001      	beq.n	8042c00 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 8042bfc:	7ffb      	ldrb	r3, [r7, #31]
 8042bfe:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8042c00:	687b      	ldr	r3, [r7, #4]
 8042c02:	681b      	ldr	r3, [r3, #0]
 8042c04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8042c08:	2b00      	cmp	r3, #0
 8042c0a:	d01e      	beq.n	8042c4a <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8042c0c:	4b32      	ldr	r3, [pc, #200]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042c12:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8042c16:	687b      	ldr	r3, [r7, #4]
 8042c18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8042c1c:	492e      	ldr	r1, [pc, #184]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042c1e:	4313      	orrs	r3, r2
 8042c20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8042c24:	687b      	ldr	r3, [r7, #4]
 8042c26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8042c2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8042c2e:	d10c      	bne.n	8042c4a <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8042c30:	687b      	ldr	r3, [r7, #4]
 8042c32:	3304      	adds	r3, #4
 8042c34:	2102      	movs	r1, #2
 8042c36:	4618      	mov	r0, r3
 8042c38:	f000 f850 	bl	8042cdc <RCCEx_PLLSAI1_Config>
 8042c3c:	4603      	mov	r3, r0
 8042c3e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8042c40:	7ffb      	ldrb	r3, [r7, #31]
 8042c42:	2b00      	cmp	r3, #0
 8042c44:	d001      	beq.n	8042c4a <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 8042c46:	7ffb      	ldrb	r3, [r7, #31]
 8042c48:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8042c4a:	687b      	ldr	r3, [r7, #4]
 8042c4c:	681b      	ldr	r3, [r3, #0]
 8042c4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8042c52:	2b00      	cmp	r3, #0
 8042c54:	d00b      	beq.n	8042c6e <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8042c56:	4b20      	ldr	r3, [pc, #128]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042c58:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8042c5c:	f023 0204 	bic.w	r2, r3, #4
 8042c60:	687b      	ldr	r3, [r7, #4]
 8042c62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8042c66:	491c      	ldr	r1, [pc, #112]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042c68:	4313      	orrs	r3, r2
 8042c6a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8042c6e:	687b      	ldr	r3, [r7, #4]
 8042c70:	681b      	ldr	r3, [r3, #0]
 8042c72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8042c76:	2b00      	cmp	r3, #0
 8042c78:	d00b      	beq.n	8042c92 <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8042c7a:	4b17      	ldr	r3, [pc, #92]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042c7c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8042c80:	f023 0218 	bic.w	r2, r3, #24
 8042c84:	687b      	ldr	r3, [r7, #4]
 8042c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8042c8a:	4913      	ldr	r1, [pc, #76]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042c8c:	4313      	orrs	r3, r2
 8042c8e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8042c92:	687b      	ldr	r3, [r7, #4]
 8042c94:	681b      	ldr	r3, [r3, #0]
 8042c96:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8042c9a:	2b00      	cmp	r3, #0
 8042c9c:	d017      	beq.n	8042cce <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8042c9e:	4b0e      	ldr	r3, [pc, #56]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042ca0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8042ca4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8042ca8:	687b      	ldr	r3, [r7, #4]
 8042caa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8042cae:	490a      	ldr	r1, [pc, #40]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042cb0:	4313      	orrs	r3, r2
 8042cb2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8042cb6:	687b      	ldr	r3, [r7, #4]
 8042cb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8042cbc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8042cc0:	d105      	bne.n	8042cce <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8042cc2:	4b05      	ldr	r3, [pc, #20]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042cc4:	68db      	ldr	r3, [r3, #12]
 8042cc6:	4a04      	ldr	r2, [pc, #16]	@ (8042cd8 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8042cc8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8042ccc:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8042cce:	7fbb      	ldrb	r3, [r7, #30]
}
 8042cd0:	4618      	mov	r0, r3
 8042cd2:	3720      	adds	r7, #32
 8042cd4:	46bd      	mov	sp, r7
 8042cd6:	bd80      	pop	{r7, pc}
 8042cd8:	40021000 	.word	0x40021000

08042cdc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 8042cdc:	b580      	push	{r7, lr}
 8042cde:	b084      	sub	sp, #16
 8042ce0:	af00      	add	r7, sp, #0
 8042ce2:	6078      	str	r0, [r7, #4]
 8042ce4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8042ce6:	2300      	movs	r3, #0
 8042ce8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 8042cea:	687b      	ldr	r3, [r7, #4]
 8042cec:	681b      	ldr	r3, [r3, #0]
 8042cee:	2b03      	cmp	r3, #3
 8042cf0:	d018      	beq.n	8042d24 <RCCEx_PLLSAI1_Config+0x48>
 8042cf2:	2b03      	cmp	r3, #3
 8042cf4:	d81f      	bhi.n	8042d36 <RCCEx_PLLSAI1_Config+0x5a>
 8042cf6:	2b01      	cmp	r3, #1
 8042cf8:	d002      	beq.n	8042d00 <RCCEx_PLLSAI1_Config+0x24>
 8042cfa:	2b02      	cmp	r3, #2
 8042cfc:	d009      	beq.n	8042d12 <RCCEx_PLLSAI1_Config+0x36>
 8042cfe:	e01a      	b.n	8042d36 <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8042d00:	4b65      	ldr	r3, [pc, #404]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042d02:	681b      	ldr	r3, [r3, #0]
 8042d04:	f003 0302 	and.w	r3, r3, #2
 8042d08:	2b00      	cmp	r3, #0
 8042d0a:	d117      	bne.n	8042d3c <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 8042d0c:	2301      	movs	r3, #1
 8042d0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8042d10:	e014      	b.n	8042d3c <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8042d12:	4b61      	ldr	r3, [pc, #388]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042d14:	681b      	ldr	r3, [r3, #0]
 8042d16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8042d1a:	2b00      	cmp	r3, #0
 8042d1c:	d110      	bne.n	8042d40 <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 8042d1e:	2301      	movs	r3, #1
 8042d20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8042d22:	e00d      	b.n	8042d40 <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8042d24:	4b5c      	ldr	r3, [pc, #368]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042d26:	681b      	ldr	r3, [r3, #0]
 8042d28:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8042d2c:	2b00      	cmp	r3, #0
 8042d2e:	d109      	bne.n	8042d44 <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 8042d30:	2301      	movs	r3, #1
 8042d32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8042d34:	e006      	b.n	8042d44 <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 8042d36:	2301      	movs	r3, #1
 8042d38:	73fb      	strb	r3, [r7, #15]
      break;
 8042d3a:	e004      	b.n	8042d46 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8042d3c:	bf00      	nop
 8042d3e:	e002      	b.n	8042d46 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8042d40:	bf00      	nop
 8042d42:	e000      	b.n	8042d46 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8042d44:	bf00      	nop
  }

  if (status == HAL_OK)
 8042d46:	7bfb      	ldrb	r3, [r7, #15]
 8042d48:	2b00      	cmp	r3, #0
 8042d4a:	f040 809f 	bne.w	8042e8c <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8042d4e:	4b52      	ldr	r3, [pc, #328]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042d50:	681b      	ldr	r3, [r3, #0]
 8042d52:	4a51      	ldr	r2, [pc, #324]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042d54:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8042d58:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8042d5a:	f7fe f875 	bl	8040e48 <HAL_GetTick>
 8042d5e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8042d60:	e00f      	b.n	8042d82 <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8042d62:	f7fe f871 	bl	8040e48 <HAL_GetTick>
 8042d66:	4602      	mov	r2, r0
 8042d68:	68bb      	ldr	r3, [r7, #8]
 8042d6a:	1ad3      	subs	r3, r2, r3
 8042d6c:	2b02      	cmp	r3, #2
 8042d6e:	d908      	bls.n	8042d82 <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8042d70:	4b49      	ldr	r3, [pc, #292]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042d72:	681b      	ldr	r3, [r3, #0]
 8042d74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8042d78:	2b00      	cmp	r3, #0
 8042d7a:	d009      	beq.n	8042d90 <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 8042d7c:	2303      	movs	r3, #3
 8042d7e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8042d80:	e006      	b.n	8042d90 <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8042d82:	4b45      	ldr	r3, [pc, #276]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042d84:	681b      	ldr	r3, [r3, #0]
 8042d86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8042d8a:	2b00      	cmp	r3, #0
 8042d8c:	d1e9      	bne.n	8042d62 <RCCEx_PLLSAI1_Config+0x86>
 8042d8e:	e000      	b.n	8042d92 <RCCEx_PLLSAI1_Config+0xb6>
        break;
 8042d90:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8042d92:	7bfb      	ldrb	r3, [r7, #15]
 8042d94:	2b00      	cmp	r3, #0
 8042d96:	d179      	bne.n	8042e8c <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8042d98:	683b      	ldr	r3, [r7, #0]
 8042d9a:	2b00      	cmp	r3, #0
 8042d9c:	d116      	bne.n	8042dcc <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8042d9e:	4b3e      	ldr	r3, [pc, #248]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042da0:	691a      	ldr	r2, [r3, #16]
 8042da2:	4b3e      	ldr	r3, [pc, #248]	@ (8042e9c <RCCEx_PLLSAI1_Config+0x1c0>)
 8042da4:	4013      	ands	r3, r2
 8042da6:	687a      	ldr	r2, [r7, #4]
 8042da8:	6892      	ldr	r2, [r2, #8]
 8042daa:	0211      	lsls	r1, r2, #8
 8042dac:	687a      	ldr	r2, [r7, #4]
 8042dae:	68d2      	ldr	r2, [r2, #12]
 8042db0:	06d2      	lsls	r2, r2, #27
 8042db2:	4311      	orrs	r1, r2
 8042db4:	687a      	ldr	r2, [r7, #4]
 8042db6:	6852      	ldr	r2, [r2, #4]
 8042db8:	3a01      	subs	r2, #1
 8042dba:	0112      	lsls	r2, r2, #4
 8042dbc:	4311      	orrs	r1, r2
 8042dbe:	687a      	ldr	r2, [r7, #4]
 8042dc0:	6812      	ldr	r2, [r2, #0]
 8042dc2:	430a      	orrs	r2, r1
 8042dc4:	4934      	ldr	r1, [pc, #208]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042dc6:	4313      	orrs	r3, r2
 8042dc8:	610b      	str	r3, [r1, #16]
 8042dca:	e033      	b.n	8042e34 <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 8042dcc:	683b      	ldr	r3, [r7, #0]
 8042dce:	2b01      	cmp	r3, #1
 8042dd0:	d118      	bne.n	8042e04 <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8042dd2:	4b31      	ldr	r3, [pc, #196]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042dd4:	691a      	ldr	r2, [r3, #16]
 8042dd6:	4b32      	ldr	r3, [pc, #200]	@ (8042ea0 <RCCEx_PLLSAI1_Config+0x1c4>)
 8042dd8:	4013      	ands	r3, r2
 8042dda:	687a      	ldr	r2, [r7, #4]
 8042ddc:	6892      	ldr	r2, [r2, #8]
 8042dde:	0211      	lsls	r1, r2, #8
 8042de0:	687a      	ldr	r2, [r7, #4]
 8042de2:	6912      	ldr	r2, [r2, #16]
 8042de4:	0852      	lsrs	r2, r2, #1
 8042de6:	3a01      	subs	r2, #1
 8042de8:	0552      	lsls	r2, r2, #21
 8042dea:	4311      	orrs	r1, r2
 8042dec:	687a      	ldr	r2, [r7, #4]
 8042dee:	6852      	ldr	r2, [r2, #4]
 8042df0:	3a01      	subs	r2, #1
 8042df2:	0112      	lsls	r2, r2, #4
 8042df4:	4311      	orrs	r1, r2
 8042df6:	687a      	ldr	r2, [r7, #4]
 8042df8:	6812      	ldr	r2, [r2, #0]
 8042dfa:	430a      	orrs	r2, r1
 8042dfc:	4926      	ldr	r1, [pc, #152]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042dfe:	4313      	orrs	r3, r2
 8042e00:	610b      	str	r3, [r1, #16]
 8042e02:	e017      	b.n	8042e34 <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8042e04:	4b24      	ldr	r3, [pc, #144]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042e06:	691a      	ldr	r2, [r3, #16]
 8042e08:	4b26      	ldr	r3, [pc, #152]	@ (8042ea4 <RCCEx_PLLSAI1_Config+0x1c8>)
 8042e0a:	4013      	ands	r3, r2
 8042e0c:	687a      	ldr	r2, [r7, #4]
 8042e0e:	6892      	ldr	r2, [r2, #8]
 8042e10:	0211      	lsls	r1, r2, #8
 8042e12:	687a      	ldr	r2, [r7, #4]
 8042e14:	6952      	ldr	r2, [r2, #20]
 8042e16:	0852      	lsrs	r2, r2, #1
 8042e18:	3a01      	subs	r2, #1
 8042e1a:	0652      	lsls	r2, r2, #25
 8042e1c:	4311      	orrs	r1, r2
 8042e1e:	687a      	ldr	r2, [r7, #4]
 8042e20:	6852      	ldr	r2, [r2, #4]
 8042e22:	3a01      	subs	r2, #1
 8042e24:	0112      	lsls	r2, r2, #4
 8042e26:	4311      	orrs	r1, r2
 8042e28:	687a      	ldr	r2, [r7, #4]
 8042e2a:	6812      	ldr	r2, [r2, #0]
 8042e2c:	430a      	orrs	r2, r1
 8042e2e:	491a      	ldr	r1, [pc, #104]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042e30:	4313      	orrs	r3, r2
 8042e32:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8042e34:	4b18      	ldr	r3, [pc, #96]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042e36:	681b      	ldr	r3, [r3, #0]
 8042e38:	4a17      	ldr	r2, [pc, #92]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042e3a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8042e3e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8042e40:	f7fe f802 	bl	8040e48 <HAL_GetTick>
 8042e44:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8042e46:	e00f      	b.n	8042e68 <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8042e48:	f7fd fffe 	bl	8040e48 <HAL_GetTick>
 8042e4c:	4602      	mov	r2, r0
 8042e4e:	68bb      	ldr	r3, [r7, #8]
 8042e50:	1ad3      	subs	r3, r2, r3
 8042e52:	2b02      	cmp	r3, #2
 8042e54:	d908      	bls.n	8042e68 <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8042e56:	4b10      	ldr	r3, [pc, #64]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042e58:	681b      	ldr	r3, [r3, #0]
 8042e5a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8042e5e:	2b00      	cmp	r3, #0
 8042e60:	d109      	bne.n	8042e76 <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 8042e62:	2303      	movs	r3, #3
 8042e64:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8042e66:	e006      	b.n	8042e76 <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8042e68:	4b0b      	ldr	r3, [pc, #44]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042e6a:	681b      	ldr	r3, [r3, #0]
 8042e6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8042e70:	2b00      	cmp	r3, #0
 8042e72:	d0e9      	beq.n	8042e48 <RCCEx_PLLSAI1_Config+0x16c>
 8042e74:	e000      	b.n	8042e78 <RCCEx_PLLSAI1_Config+0x19c>
          break;
 8042e76:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8042e78:	7bfb      	ldrb	r3, [r7, #15]
 8042e7a:	2b00      	cmp	r3, #0
 8042e7c:	d106      	bne.n	8042e8c <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 8042e7e:	4b06      	ldr	r3, [pc, #24]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042e80:	691a      	ldr	r2, [r3, #16]
 8042e82:	687b      	ldr	r3, [r7, #4]
 8042e84:	699b      	ldr	r3, [r3, #24]
 8042e86:	4904      	ldr	r1, [pc, #16]	@ (8042e98 <RCCEx_PLLSAI1_Config+0x1bc>)
 8042e88:	4313      	orrs	r3, r2
 8042e8a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8042e8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8042e8e:	4618      	mov	r0, r3
 8042e90:	3710      	adds	r7, #16
 8042e92:	46bd      	mov	sp, r7
 8042e94:	bd80      	pop	{r7, pc}
 8042e96:	bf00      	nop
 8042e98:	40021000 	.word	0x40021000
 8042e9c:	07ff800c 	.word	0x07ff800c
 8042ea0:	ff9f800c 	.word	0xff9f800c
 8042ea4:	f9ff800c 	.word	0xf9ff800c

08042ea8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 8042ea8:	b580      	push	{r7, lr}
 8042eaa:	b084      	sub	sp, #16
 8042eac:	af00      	add	r7, sp, #0
 8042eae:	6078      	str	r0, [r7, #4]
 8042eb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8042eb2:	2300      	movs	r3, #0
 8042eb4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 8042eb6:	687b      	ldr	r3, [r7, #4]
 8042eb8:	681b      	ldr	r3, [r3, #0]
 8042eba:	2b03      	cmp	r3, #3
 8042ebc:	d018      	beq.n	8042ef0 <RCCEx_PLLSAI2_Config+0x48>
 8042ebe:	2b03      	cmp	r3, #3
 8042ec0:	d81f      	bhi.n	8042f02 <RCCEx_PLLSAI2_Config+0x5a>
 8042ec2:	2b01      	cmp	r3, #1
 8042ec4:	d002      	beq.n	8042ecc <RCCEx_PLLSAI2_Config+0x24>
 8042ec6:	2b02      	cmp	r3, #2
 8042ec8:	d009      	beq.n	8042ede <RCCEx_PLLSAI2_Config+0x36>
 8042eca:	e01a      	b.n	8042f02 <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8042ecc:	4b4a      	ldr	r3, [pc, #296]	@ (8042ff8 <RCCEx_PLLSAI2_Config+0x150>)
 8042ece:	681b      	ldr	r3, [r3, #0]
 8042ed0:	f003 0302 	and.w	r3, r3, #2
 8042ed4:	2b00      	cmp	r3, #0
 8042ed6:	d117      	bne.n	8042f08 <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 8042ed8:	2301      	movs	r3, #1
 8042eda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8042edc:	e014      	b.n	8042f08 <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8042ede:	4b46      	ldr	r3, [pc, #280]	@ (8042ff8 <RCCEx_PLLSAI2_Config+0x150>)
 8042ee0:	681b      	ldr	r3, [r3, #0]
 8042ee2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8042ee6:	2b00      	cmp	r3, #0
 8042ee8:	d110      	bne.n	8042f0c <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 8042eea:	2301      	movs	r3, #1
 8042eec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8042eee:	e00d      	b.n	8042f0c <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8042ef0:	4b41      	ldr	r3, [pc, #260]	@ (8042ff8 <RCCEx_PLLSAI2_Config+0x150>)
 8042ef2:	681b      	ldr	r3, [r3, #0]
 8042ef4:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8042ef8:	2b00      	cmp	r3, #0
 8042efa:	d109      	bne.n	8042f10 <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 8042efc:	2301      	movs	r3, #1
 8042efe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8042f00:	e006      	b.n	8042f10 <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 8042f02:	2301      	movs	r3, #1
 8042f04:	73fb      	strb	r3, [r7, #15]
      break;
 8042f06:	e004      	b.n	8042f12 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8042f08:	bf00      	nop
 8042f0a:	e002      	b.n	8042f12 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8042f0c:	bf00      	nop
 8042f0e:	e000      	b.n	8042f12 <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8042f10:	bf00      	nop
  }

  if (status == HAL_OK)
 8042f12:	7bfb      	ldrb	r3, [r7, #15]
 8042f14:	2b00      	cmp	r3, #0
 8042f16:	d169      	bne.n	8042fec <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8042f18:	4b37      	ldr	r3, [pc, #220]	@ (8042ff8 <RCCEx_PLLSAI2_Config+0x150>)
 8042f1a:	681b      	ldr	r3, [r3, #0]
 8042f1c:	4a36      	ldr	r2, [pc, #216]	@ (8042ff8 <RCCEx_PLLSAI2_Config+0x150>)
 8042f1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8042f22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8042f24:	f7fd ff90 	bl	8040e48 <HAL_GetTick>
 8042f28:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8042f2a:	e00f      	b.n	8042f4c <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8042f2c:	f7fd ff8c 	bl	8040e48 <HAL_GetTick>
 8042f30:	4602      	mov	r2, r0
 8042f32:	68bb      	ldr	r3, [r7, #8]
 8042f34:	1ad3      	subs	r3, r2, r3
 8042f36:	2b02      	cmp	r3, #2
 8042f38:	d908      	bls.n	8042f4c <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8042f3a:	4b2f      	ldr	r3, [pc, #188]	@ (8042ff8 <RCCEx_PLLSAI2_Config+0x150>)
 8042f3c:	681b      	ldr	r3, [r3, #0]
 8042f3e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8042f42:	2b00      	cmp	r3, #0
 8042f44:	d009      	beq.n	8042f5a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 8042f46:	2303      	movs	r3, #3
 8042f48:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8042f4a:	e006      	b.n	8042f5a <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8042f4c:	4b2a      	ldr	r3, [pc, #168]	@ (8042ff8 <RCCEx_PLLSAI2_Config+0x150>)
 8042f4e:	681b      	ldr	r3, [r3, #0]
 8042f50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8042f54:	2b00      	cmp	r3, #0
 8042f56:	d1e9      	bne.n	8042f2c <RCCEx_PLLSAI2_Config+0x84>
 8042f58:	e000      	b.n	8042f5c <RCCEx_PLLSAI2_Config+0xb4>
        break;
 8042f5a:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8042f5c:	7bfb      	ldrb	r3, [r7, #15]
 8042f5e:	2b00      	cmp	r3, #0
 8042f60:	d144      	bne.n	8042fec <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8042f62:	683b      	ldr	r3, [r7, #0]
 8042f64:	2b00      	cmp	r3, #0
 8042f66:	d115      	bne.n	8042f94 <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8042f68:	4b23      	ldr	r3, [pc, #140]	@ (8042ff8 <RCCEx_PLLSAI2_Config+0x150>)
 8042f6a:	695a      	ldr	r2, [r3, #20]
 8042f6c:	4b23      	ldr	r3, [pc, #140]	@ (8042ffc <RCCEx_PLLSAI2_Config+0x154>)
 8042f6e:	4013      	ands	r3, r2
 8042f70:	687a      	ldr	r2, [r7, #4]
 8042f72:	6892      	ldr	r2, [r2, #8]
 8042f74:	0211      	lsls	r1, r2, #8
 8042f76:	687a      	ldr	r2, [r7, #4]
 8042f78:	68d2      	ldr	r2, [r2, #12]
 8042f7a:	06d2      	lsls	r2, r2, #27
 8042f7c:	4311      	orrs	r1, r2
 8042f7e:	687a      	ldr	r2, [r7, #4]
 8042f80:	6852      	ldr	r2, [r2, #4]
 8042f82:	3a01      	subs	r2, #1
 8042f84:	0112      	lsls	r2, r2, #4
 8042f86:	4311      	orrs	r1, r2
 8042f88:	687a      	ldr	r2, [r7, #4]
 8042f8a:	6812      	ldr	r2, [r2, #0]
 8042f8c:	430a      	orrs	r2, r1
 8042f8e:	491a      	ldr	r1, [pc, #104]	@ (8042ff8 <RCCEx_PLLSAI2_Config+0x150>)
 8042f90:	4313      	orrs	r3, r2
 8042f92:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8042f94:	4b18      	ldr	r3, [pc, #96]	@ (8042ff8 <RCCEx_PLLSAI2_Config+0x150>)
 8042f96:	681b      	ldr	r3, [r3, #0]
 8042f98:	4a17      	ldr	r2, [pc, #92]	@ (8042ff8 <RCCEx_PLLSAI2_Config+0x150>)
 8042f9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8042f9e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8042fa0:	f7fd ff52 	bl	8040e48 <HAL_GetTick>
 8042fa4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8042fa6:	e00f      	b.n	8042fc8 <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8042fa8:	f7fd ff4e 	bl	8040e48 <HAL_GetTick>
 8042fac:	4602      	mov	r2, r0
 8042fae:	68bb      	ldr	r3, [r7, #8]
 8042fb0:	1ad3      	subs	r3, r2, r3
 8042fb2:	2b02      	cmp	r3, #2
 8042fb4:	d908      	bls.n	8042fc8 <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8042fb6:	4b10      	ldr	r3, [pc, #64]	@ (8042ff8 <RCCEx_PLLSAI2_Config+0x150>)
 8042fb8:	681b      	ldr	r3, [r3, #0]
 8042fba:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8042fbe:	2b00      	cmp	r3, #0
 8042fc0:	d109      	bne.n	8042fd6 <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 8042fc2:	2303      	movs	r3, #3
 8042fc4:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8042fc6:	e006      	b.n	8042fd6 <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8042fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8042ff8 <RCCEx_PLLSAI2_Config+0x150>)
 8042fca:	681b      	ldr	r3, [r3, #0]
 8042fcc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8042fd0:	2b00      	cmp	r3, #0
 8042fd2:	d0e9      	beq.n	8042fa8 <RCCEx_PLLSAI2_Config+0x100>
 8042fd4:	e000      	b.n	8042fd8 <RCCEx_PLLSAI2_Config+0x130>
          break;
 8042fd6:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8042fd8:	7bfb      	ldrb	r3, [r7, #15]
 8042fda:	2b00      	cmp	r3, #0
 8042fdc:	d106      	bne.n	8042fec <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 8042fde:	4b06      	ldr	r3, [pc, #24]	@ (8042ff8 <RCCEx_PLLSAI2_Config+0x150>)
 8042fe0:	695a      	ldr	r2, [r3, #20]
 8042fe2:	687b      	ldr	r3, [r7, #4]
 8042fe4:	691b      	ldr	r3, [r3, #16]
 8042fe6:	4904      	ldr	r1, [pc, #16]	@ (8042ff8 <RCCEx_PLLSAI2_Config+0x150>)
 8042fe8:	4313      	orrs	r3, r2
 8042fea:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8042fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8042fee:	4618      	mov	r0, r3
 8042ff0:	3710      	adds	r7, #16
 8042ff2:	46bd      	mov	sp, r7
 8042ff4:	bd80      	pop	{r7, pc}
 8042ff6:	bf00      	nop
 8042ff8:	40021000 	.word	0x40021000
 8042ffc:	07ff800c 	.word	0x07ff800c

08043000 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8043000:	b580      	push	{r7, lr}
 8043002:	b082      	sub	sp, #8
 8043004:	af00      	add	r7, sp, #0
 8043006:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8043008:	687b      	ldr	r3, [r7, #4]
 804300a:	2b00      	cmp	r3, #0
 804300c:	d101      	bne.n	8043012 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 804300e:	2301      	movs	r3, #1
 8043010:	e049      	b.n	80430a6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8043012:	687b      	ldr	r3, [r7, #4]
 8043014:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8043018:	b2db      	uxtb	r3, r3
 804301a:	2b00      	cmp	r3, #0
 804301c:	d106      	bne.n	804302c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 804301e:	687b      	ldr	r3, [r7, #4]
 8043020:	2200      	movs	r2, #0
 8043022:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8043026:	6878      	ldr	r0, [r7, #4]
 8043028:	f000 f841 	bl	80430ae <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 804302c:	687b      	ldr	r3, [r7, #4]
 804302e:	2202      	movs	r2, #2
 8043030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8043034:	687b      	ldr	r3, [r7, #4]
 8043036:	681a      	ldr	r2, [r3, #0]
 8043038:	687b      	ldr	r3, [r7, #4]
 804303a:	3304      	adds	r3, #4
 804303c:	4619      	mov	r1, r3
 804303e:	4610      	mov	r0, r2
 8043040:	f000 f9e0 	bl	8043404 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8043044:	687b      	ldr	r3, [r7, #4]
 8043046:	2201      	movs	r2, #1
 8043048:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 804304c:	687b      	ldr	r3, [r7, #4]
 804304e:	2201      	movs	r2, #1
 8043050:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8043054:	687b      	ldr	r3, [r7, #4]
 8043056:	2201      	movs	r2, #1
 8043058:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 804305c:	687b      	ldr	r3, [r7, #4]
 804305e:	2201      	movs	r2, #1
 8043060:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8043064:	687b      	ldr	r3, [r7, #4]
 8043066:	2201      	movs	r2, #1
 8043068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 804306c:	687b      	ldr	r3, [r7, #4]
 804306e:	2201      	movs	r2, #1
 8043070:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8043074:	687b      	ldr	r3, [r7, #4]
 8043076:	2201      	movs	r2, #1
 8043078:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 804307c:	687b      	ldr	r3, [r7, #4]
 804307e:	2201      	movs	r2, #1
 8043080:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8043084:	687b      	ldr	r3, [r7, #4]
 8043086:	2201      	movs	r2, #1
 8043088:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 804308c:	687b      	ldr	r3, [r7, #4]
 804308e:	2201      	movs	r2, #1
 8043090:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8043094:	687b      	ldr	r3, [r7, #4]
 8043096:	2201      	movs	r2, #1
 8043098:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 804309c:	687b      	ldr	r3, [r7, #4]
 804309e:	2201      	movs	r2, #1
 80430a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80430a4:	2300      	movs	r3, #0
}
 80430a6:	4618      	mov	r0, r3
 80430a8:	3708      	adds	r7, #8
 80430aa:	46bd      	mov	sp, r7
 80430ac:	bd80      	pop	{r7, pc}

080430ae <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80430ae:	b480      	push	{r7}
 80430b0:	b083      	sub	sp, #12
 80430b2:	af00      	add	r7, sp, #0
 80430b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80430b6:	bf00      	nop
 80430b8:	370c      	adds	r7, #12
 80430ba:	46bd      	mov	sp, r7
 80430bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80430c0:	4770      	bx	lr
	...

080430c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80430c4:	b480      	push	{r7}
 80430c6:	b085      	sub	sp, #20
 80430c8:	af00      	add	r7, sp, #0
 80430ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80430cc:	687b      	ldr	r3, [r7, #4]
 80430ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80430d2:	b2db      	uxtb	r3, r3
 80430d4:	2b01      	cmp	r3, #1
 80430d6:	d001      	beq.n	80430dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80430d8:	2301      	movs	r3, #1
 80430da:	e04f      	b.n	804317c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80430dc:	687b      	ldr	r3, [r7, #4]
 80430de:	2202      	movs	r2, #2
 80430e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80430e4:	687b      	ldr	r3, [r7, #4]
 80430e6:	681b      	ldr	r3, [r3, #0]
 80430e8:	68da      	ldr	r2, [r3, #12]
 80430ea:	687b      	ldr	r3, [r7, #4]
 80430ec:	681b      	ldr	r3, [r3, #0]
 80430ee:	f042 0201 	orr.w	r2, r2, #1
 80430f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80430f4:	687b      	ldr	r3, [r7, #4]
 80430f6:	681b      	ldr	r3, [r3, #0]
 80430f8:	4a23      	ldr	r2, [pc, #140]	@ (8043188 <HAL_TIM_Base_Start_IT+0xc4>)
 80430fa:	4293      	cmp	r3, r2
 80430fc:	d01d      	beq.n	804313a <HAL_TIM_Base_Start_IT+0x76>
 80430fe:	687b      	ldr	r3, [r7, #4]
 8043100:	681b      	ldr	r3, [r3, #0]
 8043102:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8043106:	d018      	beq.n	804313a <HAL_TIM_Base_Start_IT+0x76>
 8043108:	687b      	ldr	r3, [r7, #4]
 804310a:	681b      	ldr	r3, [r3, #0]
 804310c:	4a1f      	ldr	r2, [pc, #124]	@ (804318c <HAL_TIM_Base_Start_IT+0xc8>)
 804310e:	4293      	cmp	r3, r2
 8043110:	d013      	beq.n	804313a <HAL_TIM_Base_Start_IT+0x76>
 8043112:	687b      	ldr	r3, [r7, #4]
 8043114:	681b      	ldr	r3, [r3, #0]
 8043116:	4a1e      	ldr	r2, [pc, #120]	@ (8043190 <HAL_TIM_Base_Start_IT+0xcc>)
 8043118:	4293      	cmp	r3, r2
 804311a:	d00e      	beq.n	804313a <HAL_TIM_Base_Start_IT+0x76>
 804311c:	687b      	ldr	r3, [r7, #4]
 804311e:	681b      	ldr	r3, [r3, #0]
 8043120:	4a1c      	ldr	r2, [pc, #112]	@ (8043194 <HAL_TIM_Base_Start_IT+0xd0>)
 8043122:	4293      	cmp	r3, r2
 8043124:	d009      	beq.n	804313a <HAL_TIM_Base_Start_IT+0x76>
 8043126:	687b      	ldr	r3, [r7, #4]
 8043128:	681b      	ldr	r3, [r3, #0]
 804312a:	4a1b      	ldr	r2, [pc, #108]	@ (8043198 <HAL_TIM_Base_Start_IT+0xd4>)
 804312c:	4293      	cmp	r3, r2
 804312e:	d004      	beq.n	804313a <HAL_TIM_Base_Start_IT+0x76>
 8043130:	687b      	ldr	r3, [r7, #4]
 8043132:	681b      	ldr	r3, [r3, #0]
 8043134:	4a19      	ldr	r2, [pc, #100]	@ (804319c <HAL_TIM_Base_Start_IT+0xd8>)
 8043136:	4293      	cmp	r3, r2
 8043138:	d115      	bne.n	8043166 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 804313a:	687b      	ldr	r3, [r7, #4]
 804313c:	681b      	ldr	r3, [r3, #0]
 804313e:	689a      	ldr	r2, [r3, #8]
 8043140:	4b17      	ldr	r3, [pc, #92]	@ (80431a0 <HAL_TIM_Base_Start_IT+0xdc>)
 8043142:	4013      	ands	r3, r2
 8043144:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8043146:	68fb      	ldr	r3, [r7, #12]
 8043148:	2b06      	cmp	r3, #6
 804314a:	d015      	beq.n	8043178 <HAL_TIM_Base_Start_IT+0xb4>
 804314c:	68fb      	ldr	r3, [r7, #12]
 804314e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8043152:	d011      	beq.n	8043178 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8043154:	687b      	ldr	r3, [r7, #4]
 8043156:	681b      	ldr	r3, [r3, #0]
 8043158:	681a      	ldr	r2, [r3, #0]
 804315a:	687b      	ldr	r3, [r7, #4]
 804315c:	681b      	ldr	r3, [r3, #0]
 804315e:	f042 0201 	orr.w	r2, r2, #1
 8043162:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8043164:	e008      	b.n	8043178 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8043166:	687b      	ldr	r3, [r7, #4]
 8043168:	681b      	ldr	r3, [r3, #0]
 804316a:	681a      	ldr	r2, [r3, #0]
 804316c:	687b      	ldr	r3, [r7, #4]
 804316e:	681b      	ldr	r3, [r3, #0]
 8043170:	f042 0201 	orr.w	r2, r2, #1
 8043174:	601a      	str	r2, [r3, #0]
 8043176:	e000      	b.n	804317a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8043178:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 804317a:	2300      	movs	r3, #0
}
 804317c:	4618      	mov	r0, r3
 804317e:	3714      	adds	r7, #20
 8043180:	46bd      	mov	sp, r7
 8043182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043186:	4770      	bx	lr
 8043188:	40012c00 	.word	0x40012c00
 804318c:	40000400 	.word	0x40000400
 8043190:	40000800 	.word	0x40000800
 8043194:	40000c00 	.word	0x40000c00
 8043198:	40013400 	.word	0x40013400
 804319c:	40014000 	.word	0x40014000
 80431a0:	00010007 	.word	0x00010007

080431a4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80431a4:	b580      	push	{r7, lr}
 80431a6:	b084      	sub	sp, #16
 80431a8:	af00      	add	r7, sp, #0
 80431aa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80431ac:	687b      	ldr	r3, [r7, #4]
 80431ae:	681b      	ldr	r3, [r3, #0]
 80431b0:	68db      	ldr	r3, [r3, #12]
 80431b2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80431b4:	687b      	ldr	r3, [r7, #4]
 80431b6:	681b      	ldr	r3, [r3, #0]
 80431b8:	691b      	ldr	r3, [r3, #16]
 80431ba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80431bc:	68bb      	ldr	r3, [r7, #8]
 80431be:	f003 0302 	and.w	r3, r3, #2
 80431c2:	2b00      	cmp	r3, #0
 80431c4:	d020      	beq.n	8043208 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80431c6:	68fb      	ldr	r3, [r7, #12]
 80431c8:	f003 0302 	and.w	r3, r3, #2
 80431cc:	2b00      	cmp	r3, #0
 80431ce:	d01b      	beq.n	8043208 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80431d0:	687b      	ldr	r3, [r7, #4]
 80431d2:	681b      	ldr	r3, [r3, #0]
 80431d4:	f06f 0202 	mvn.w	r2, #2
 80431d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80431da:	687b      	ldr	r3, [r7, #4]
 80431dc:	2201      	movs	r2, #1
 80431de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80431e0:	687b      	ldr	r3, [r7, #4]
 80431e2:	681b      	ldr	r3, [r3, #0]
 80431e4:	699b      	ldr	r3, [r3, #24]
 80431e6:	f003 0303 	and.w	r3, r3, #3
 80431ea:	2b00      	cmp	r3, #0
 80431ec:	d003      	beq.n	80431f6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80431ee:	6878      	ldr	r0, [r7, #4]
 80431f0:	f000 f8e9 	bl	80433c6 <HAL_TIM_IC_CaptureCallback>
 80431f4:	e005      	b.n	8043202 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80431f6:	6878      	ldr	r0, [r7, #4]
 80431f8:	f000 f8db 	bl	80433b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80431fc:	6878      	ldr	r0, [r7, #4]
 80431fe:	f000 f8ec 	bl	80433da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8043202:	687b      	ldr	r3, [r7, #4]
 8043204:	2200      	movs	r2, #0
 8043206:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8043208:	68bb      	ldr	r3, [r7, #8]
 804320a:	f003 0304 	and.w	r3, r3, #4
 804320e:	2b00      	cmp	r3, #0
 8043210:	d020      	beq.n	8043254 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8043212:	68fb      	ldr	r3, [r7, #12]
 8043214:	f003 0304 	and.w	r3, r3, #4
 8043218:	2b00      	cmp	r3, #0
 804321a:	d01b      	beq.n	8043254 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 804321c:	687b      	ldr	r3, [r7, #4]
 804321e:	681b      	ldr	r3, [r3, #0]
 8043220:	f06f 0204 	mvn.w	r2, #4
 8043224:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8043226:	687b      	ldr	r3, [r7, #4]
 8043228:	2202      	movs	r2, #2
 804322a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 804322c:	687b      	ldr	r3, [r7, #4]
 804322e:	681b      	ldr	r3, [r3, #0]
 8043230:	699b      	ldr	r3, [r3, #24]
 8043232:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8043236:	2b00      	cmp	r3, #0
 8043238:	d003      	beq.n	8043242 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 804323a:	6878      	ldr	r0, [r7, #4]
 804323c:	f000 f8c3 	bl	80433c6 <HAL_TIM_IC_CaptureCallback>
 8043240:	e005      	b.n	804324e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8043242:	6878      	ldr	r0, [r7, #4]
 8043244:	f000 f8b5 	bl	80433b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8043248:	6878      	ldr	r0, [r7, #4]
 804324a:	f000 f8c6 	bl	80433da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 804324e:	687b      	ldr	r3, [r7, #4]
 8043250:	2200      	movs	r2, #0
 8043252:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8043254:	68bb      	ldr	r3, [r7, #8]
 8043256:	f003 0308 	and.w	r3, r3, #8
 804325a:	2b00      	cmp	r3, #0
 804325c:	d020      	beq.n	80432a0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 804325e:	68fb      	ldr	r3, [r7, #12]
 8043260:	f003 0308 	and.w	r3, r3, #8
 8043264:	2b00      	cmp	r3, #0
 8043266:	d01b      	beq.n	80432a0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8043268:	687b      	ldr	r3, [r7, #4]
 804326a:	681b      	ldr	r3, [r3, #0]
 804326c:	f06f 0208 	mvn.w	r2, #8
 8043270:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8043272:	687b      	ldr	r3, [r7, #4]
 8043274:	2204      	movs	r2, #4
 8043276:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8043278:	687b      	ldr	r3, [r7, #4]
 804327a:	681b      	ldr	r3, [r3, #0]
 804327c:	69db      	ldr	r3, [r3, #28]
 804327e:	f003 0303 	and.w	r3, r3, #3
 8043282:	2b00      	cmp	r3, #0
 8043284:	d003      	beq.n	804328e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8043286:	6878      	ldr	r0, [r7, #4]
 8043288:	f000 f89d 	bl	80433c6 <HAL_TIM_IC_CaptureCallback>
 804328c:	e005      	b.n	804329a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 804328e:	6878      	ldr	r0, [r7, #4]
 8043290:	f000 f88f 	bl	80433b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8043294:	6878      	ldr	r0, [r7, #4]
 8043296:	f000 f8a0 	bl	80433da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 804329a:	687b      	ldr	r3, [r7, #4]
 804329c:	2200      	movs	r2, #0
 804329e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80432a0:	68bb      	ldr	r3, [r7, #8]
 80432a2:	f003 0310 	and.w	r3, r3, #16
 80432a6:	2b00      	cmp	r3, #0
 80432a8:	d020      	beq.n	80432ec <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80432aa:	68fb      	ldr	r3, [r7, #12]
 80432ac:	f003 0310 	and.w	r3, r3, #16
 80432b0:	2b00      	cmp	r3, #0
 80432b2:	d01b      	beq.n	80432ec <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80432b4:	687b      	ldr	r3, [r7, #4]
 80432b6:	681b      	ldr	r3, [r3, #0]
 80432b8:	f06f 0210 	mvn.w	r2, #16
 80432bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80432be:	687b      	ldr	r3, [r7, #4]
 80432c0:	2208      	movs	r2, #8
 80432c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80432c4:	687b      	ldr	r3, [r7, #4]
 80432c6:	681b      	ldr	r3, [r3, #0]
 80432c8:	69db      	ldr	r3, [r3, #28]
 80432ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80432ce:	2b00      	cmp	r3, #0
 80432d0:	d003      	beq.n	80432da <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80432d2:	6878      	ldr	r0, [r7, #4]
 80432d4:	f000 f877 	bl	80433c6 <HAL_TIM_IC_CaptureCallback>
 80432d8:	e005      	b.n	80432e6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80432da:	6878      	ldr	r0, [r7, #4]
 80432dc:	f000 f869 	bl	80433b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80432e0:	6878      	ldr	r0, [r7, #4]
 80432e2:	f000 f87a 	bl	80433da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80432e6:	687b      	ldr	r3, [r7, #4]
 80432e8:	2200      	movs	r2, #0
 80432ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80432ec:	68bb      	ldr	r3, [r7, #8]
 80432ee:	f003 0301 	and.w	r3, r3, #1
 80432f2:	2b00      	cmp	r3, #0
 80432f4:	d00c      	beq.n	8043310 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80432f6:	68fb      	ldr	r3, [r7, #12]
 80432f8:	f003 0301 	and.w	r3, r3, #1
 80432fc:	2b00      	cmp	r3, #0
 80432fe:	d007      	beq.n	8043310 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8043300:	687b      	ldr	r3, [r7, #4]
 8043302:	681b      	ldr	r3, [r3, #0]
 8043304:	f06f 0201 	mvn.w	r2, #1
 8043308:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 804330a:	6878      	ldr	r0, [r7, #4]
 804330c:	f7fd fb80 	bl	8040a10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8043310:	68bb      	ldr	r3, [r7, #8]
 8043312:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8043316:	2b00      	cmp	r3, #0
 8043318:	d104      	bne.n	8043324 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 804331a:	68bb      	ldr	r3, [r7, #8]
 804331c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8043320:	2b00      	cmp	r3, #0
 8043322:	d00c      	beq.n	804333e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8043324:	68fb      	ldr	r3, [r7, #12]
 8043326:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 804332a:	2b00      	cmp	r3, #0
 804332c:	d007      	beq.n	804333e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 804332e:	687b      	ldr	r3, [r7, #4]
 8043330:	681b      	ldr	r3, [r3, #0]
 8043332:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8043336:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8043338:	6878      	ldr	r0, [r7, #4]
 804333a:	f000 f913 	bl	8043564 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 804333e:	68bb      	ldr	r3, [r7, #8]
 8043340:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8043344:	2b00      	cmp	r3, #0
 8043346:	d00c      	beq.n	8043362 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8043348:	68fb      	ldr	r3, [r7, #12]
 804334a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 804334e:	2b00      	cmp	r3, #0
 8043350:	d007      	beq.n	8043362 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8043352:	687b      	ldr	r3, [r7, #4]
 8043354:	681b      	ldr	r3, [r3, #0]
 8043356:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 804335a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 804335c:	6878      	ldr	r0, [r7, #4]
 804335e:	f000 f90b 	bl	8043578 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8043362:	68bb      	ldr	r3, [r7, #8]
 8043364:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8043368:	2b00      	cmp	r3, #0
 804336a:	d00c      	beq.n	8043386 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 804336c:	68fb      	ldr	r3, [r7, #12]
 804336e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8043372:	2b00      	cmp	r3, #0
 8043374:	d007      	beq.n	8043386 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8043376:	687b      	ldr	r3, [r7, #4]
 8043378:	681b      	ldr	r3, [r3, #0]
 804337a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 804337e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8043380:	6878      	ldr	r0, [r7, #4]
 8043382:	f000 f834 	bl	80433ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8043386:	68bb      	ldr	r3, [r7, #8]
 8043388:	f003 0320 	and.w	r3, r3, #32
 804338c:	2b00      	cmp	r3, #0
 804338e:	d00c      	beq.n	80433aa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8043390:	68fb      	ldr	r3, [r7, #12]
 8043392:	f003 0320 	and.w	r3, r3, #32
 8043396:	2b00      	cmp	r3, #0
 8043398:	d007      	beq.n	80433aa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 804339a:	687b      	ldr	r3, [r7, #4]
 804339c:	681b      	ldr	r3, [r3, #0]
 804339e:	f06f 0220 	mvn.w	r2, #32
 80433a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80433a4:	6878      	ldr	r0, [r7, #4]
 80433a6:	f000 f8d3 	bl	8043550 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80433aa:	bf00      	nop
 80433ac:	3710      	adds	r7, #16
 80433ae:	46bd      	mov	sp, r7
 80433b0:	bd80      	pop	{r7, pc}

080433b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80433b2:	b480      	push	{r7}
 80433b4:	b083      	sub	sp, #12
 80433b6:	af00      	add	r7, sp, #0
 80433b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80433ba:	bf00      	nop
 80433bc:	370c      	adds	r7, #12
 80433be:	46bd      	mov	sp, r7
 80433c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80433c4:	4770      	bx	lr

080433c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80433c6:	b480      	push	{r7}
 80433c8:	b083      	sub	sp, #12
 80433ca:	af00      	add	r7, sp, #0
 80433cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80433ce:	bf00      	nop
 80433d0:	370c      	adds	r7, #12
 80433d2:	46bd      	mov	sp, r7
 80433d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80433d8:	4770      	bx	lr

080433da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80433da:	b480      	push	{r7}
 80433dc:	b083      	sub	sp, #12
 80433de:	af00      	add	r7, sp, #0
 80433e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80433e2:	bf00      	nop
 80433e4:	370c      	adds	r7, #12
 80433e6:	46bd      	mov	sp, r7
 80433e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80433ec:	4770      	bx	lr

080433ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80433ee:	b480      	push	{r7}
 80433f0:	b083      	sub	sp, #12
 80433f2:	af00      	add	r7, sp, #0
 80433f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80433f6:	bf00      	nop
 80433f8:	370c      	adds	r7, #12
 80433fa:	46bd      	mov	sp, r7
 80433fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043400:	4770      	bx	lr
	...

08043404 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8043404:	b480      	push	{r7}
 8043406:	b085      	sub	sp, #20
 8043408:	af00      	add	r7, sp, #0
 804340a:	6078      	str	r0, [r7, #4]
 804340c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 804340e:	687b      	ldr	r3, [r7, #4]
 8043410:	681b      	ldr	r3, [r3, #0]
 8043412:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8043414:	687b      	ldr	r3, [r7, #4]
 8043416:	4a46      	ldr	r2, [pc, #280]	@ (8043530 <TIM_Base_SetConfig+0x12c>)
 8043418:	4293      	cmp	r3, r2
 804341a:	d013      	beq.n	8043444 <TIM_Base_SetConfig+0x40>
 804341c:	687b      	ldr	r3, [r7, #4]
 804341e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8043422:	d00f      	beq.n	8043444 <TIM_Base_SetConfig+0x40>
 8043424:	687b      	ldr	r3, [r7, #4]
 8043426:	4a43      	ldr	r2, [pc, #268]	@ (8043534 <TIM_Base_SetConfig+0x130>)
 8043428:	4293      	cmp	r3, r2
 804342a:	d00b      	beq.n	8043444 <TIM_Base_SetConfig+0x40>
 804342c:	687b      	ldr	r3, [r7, #4]
 804342e:	4a42      	ldr	r2, [pc, #264]	@ (8043538 <TIM_Base_SetConfig+0x134>)
 8043430:	4293      	cmp	r3, r2
 8043432:	d007      	beq.n	8043444 <TIM_Base_SetConfig+0x40>
 8043434:	687b      	ldr	r3, [r7, #4]
 8043436:	4a41      	ldr	r2, [pc, #260]	@ (804353c <TIM_Base_SetConfig+0x138>)
 8043438:	4293      	cmp	r3, r2
 804343a:	d003      	beq.n	8043444 <TIM_Base_SetConfig+0x40>
 804343c:	687b      	ldr	r3, [r7, #4]
 804343e:	4a40      	ldr	r2, [pc, #256]	@ (8043540 <TIM_Base_SetConfig+0x13c>)
 8043440:	4293      	cmp	r3, r2
 8043442:	d108      	bne.n	8043456 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8043444:	68fb      	ldr	r3, [r7, #12]
 8043446:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 804344a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 804344c:	683b      	ldr	r3, [r7, #0]
 804344e:	685b      	ldr	r3, [r3, #4]
 8043450:	68fa      	ldr	r2, [r7, #12]
 8043452:	4313      	orrs	r3, r2
 8043454:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8043456:	687b      	ldr	r3, [r7, #4]
 8043458:	4a35      	ldr	r2, [pc, #212]	@ (8043530 <TIM_Base_SetConfig+0x12c>)
 804345a:	4293      	cmp	r3, r2
 804345c:	d01f      	beq.n	804349e <TIM_Base_SetConfig+0x9a>
 804345e:	687b      	ldr	r3, [r7, #4]
 8043460:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8043464:	d01b      	beq.n	804349e <TIM_Base_SetConfig+0x9a>
 8043466:	687b      	ldr	r3, [r7, #4]
 8043468:	4a32      	ldr	r2, [pc, #200]	@ (8043534 <TIM_Base_SetConfig+0x130>)
 804346a:	4293      	cmp	r3, r2
 804346c:	d017      	beq.n	804349e <TIM_Base_SetConfig+0x9a>
 804346e:	687b      	ldr	r3, [r7, #4]
 8043470:	4a31      	ldr	r2, [pc, #196]	@ (8043538 <TIM_Base_SetConfig+0x134>)
 8043472:	4293      	cmp	r3, r2
 8043474:	d013      	beq.n	804349e <TIM_Base_SetConfig+0x9a>
 8043476:	687b      	ldr	r3, [r7, #4]
 8043478:	4a30      	ldr	r2, [pc, #192]	@ (804353c <TIM_Base_SetConfig+0x138>)
 804347a:	4293      	cmp	r3, r2
 804347c:	d00f      	beq.n	804349e <TIM_Base_SetConfig+0x9a>
 804347e:	687b      	ldr	r3, [r7, #4]
 8043480:	4a2f      	ldr	r2, [pc, #188]	@ (8043540 <TIM_Base_SetConfig+0x13c>)
 8043482:	4293      	cmp	r3, r2
 8043484:	d00b      	beq.n	804349e <TIM_Base_SetConfig+0x9a>
 8043486:	687b      	ldr	r3, [r7, #4]
 8043488:	4a2e      	ldr	r2, [pc, #184]	@ (8043544 <TIM_Base_SetConfig+0x140>)
 804348a:	4293      	cmp	r3, r2
 804348c:	d007      	beq.n	804349e <TIM_Base_SetConfig+0x9a>
 804348e:	687b      	ldr	r3, [r7, #4]
 8043490:	4a2d      	ldr	r2, [pc, #180]	@ (8043548 <TIM_Base_SetConfig+0x144>)
 8043492:	4293      	cmp	r3, r2
 8043494:	d003      	beq.n	804349e <TIM_Base_SetConfig+0x9a>
 8043496:	687b      	ldr	r3, [r7, #4]
 8043498:	4a2c      	ldr	r2, [pc, #176]	@ (804354c <TIM_Base_SetConfig+0x148>)
 804349a:	4293      	cmp	r3, r2
 804349c:	d108      	bne.n	80434b0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 804349e:	68fb      	ldr	r3, [r7, #12]
 80434a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80434a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80434a6:	683b      	ldr	r3, [r7, #0]
 80434a8:	68db      	ldr	r3, [r3, #12]
 80434aa:	68fa      	ldr	r2, [r7, #12]
 80434ac:	4313      	orrs	r3, r2
 80434ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80434b0:	68fb      	ldr	r3, [r7, #12]
 80434b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80434b6:	683b      	ldr	r3, [r7, #0]
 80434b8:	695b      	ldr	r3, [r3, #20]
 80434ba:	4313      	orrs	r3, r2
 80434bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80434be:	687b      	ldr	r3, [r7, #4]
 80434c0:	68fa      	ldr	r2, [r7, #12]
 80434c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80434c4:	683b      	ldr	r3, [r7, #0]
 80434c6:	689a      	ldr	r2, [r3, #8]
 80434c8:	687b      	ldr	r3, [r7, #4]
 80434ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80434cc:	683b      	ldr	r3, [r7, #0]
 80434ce:	681a      	ldr	r2, [r3, #0]
 80434d0:	687b      	ldr	r3, [r7, #4]
 80434d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80434d4:	687b      	ldr	r3, [r7, #4]
 80434d6:	4a16      	ldr	r2, [pc, #88]	@ (8043530 <TIM_Base_SetConfig+0x12c>)
 80434d8:	4293      	cmp	r3, r2
 80434da:	d00f      	beq.n	80434fc <TIM_Base_SetConfig+0xf8>
 80434dc:	687b      	ldr	r3, [r7, #4]
 80434de:	4a18      	ldr	r2, [pc, #96]	@ (8043540 <TIM_Base_SetConfig+0x13c>)
 80434e0:	4293      	cmp	r3, r2
 80434e2:	d00b      	beq.n	80434fc <TIM_Base_SetConfig+0xf8>
 80434e4:	687b      	ldr	r3, [r7, #4]
 80434e6:	4a17      	ldr	r2, [pc, #92]	@ (8043544 <TIM_Base_SetConfig+0x140>)
 80434e8:	4293      	cmp	r3, r2
 80434ea:	d007      	beq.n	80434fc <TIM_Base_SetConfig+0xf8>
 80434ec:	687b      	ldr	r3, [r7, #4]
 80434ee:	4a16      	ldr	r2, [pc, #88]	@ (8043548 <TIM_Base_SetConfig+0x144>)
 80434f0:	4293      	cmp	r3, r2
 80434f2:	d003      	beq.n	80434fc <TIM_Base_SetConfig+0xf8>
 80434f4:	687b      	ldr	r3, [r7, #4]
 80434f6:	4a15      	ldr	r2, [pc, #84]	@ (804354c <TIM_Base_SetConfig+0x148>)
 80434f8:	4293      	cmp	r3, r2
 80434fa:	d103      	bne.n	8043504 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80434fc:	683b      	ldr	r3, [r7, #0]
 80434fe:	691a      	ldr	r2, [r3, #16]
 8043500:	687b      	ldr	r3, [r7, #4]
 8043502:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8043504:	687b      	ldr	r3, [r7, #4]
 8043506:	2201      	movs	r2, #1
 8043508:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 804350a:	687b      	ldr	r3, [r7, #4]
 804350c:	691b      	ldr	r3, [r3, #16]
 804350e:	f003 0301 	and.w	r3, r3, #1
 8043512:	2b01      	cmp	r3, #1
 8043514:	d105      	bne.n	8043522 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8043516:	687b      	ldr	r3, [r7, #4]
 8043518:	691b      	ldr	r3, [r3, #16]
 804351a:	f023 0201 	bic.w	r2, r3, #1
 804351e:	687b      	ldr	r3, [r7, #4]
 8043520:	611a      	str	r2, [r3, #16]
  }
}
 8043522:	bf00      	nop
 8043524:	3714      	adds	r7, #20
 8043526:	46bd      	mov	sp, r7
 8043528:	f85d 7b04 	ldr.w	r7, [sp], #4
 804352c:	4770      	bx	lr
 804352e:	bf00      	nop
 8043530:	40012c00 	.word	0x40012c00
 8043534:	40000400 	.word	0x40000400
 8043538:	40000800 	.word	0x40000800
 804353c:	40000c00 	.word	0x40000c00
 8043540:	40013400 	.word	0x40013400
 8043544:	40014000 	.word	0x40014000
 8043548:	40014400 	.word	0x40014400
 804354c:	40014800 	.word	0x40014800

08043550 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8043550:	b480      	push	{r7}
 8043552:	b083      	sub	sp, #12
 8043554:	af00      	add	r7, sp, #0
 8043556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8043558:	bf00      	nop
 804355a:	370c      	adds	r7, #12
 804355c:	46bd      	mov	sp, r7
 804355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043562:	4770      	bx	lr

08043564 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8043564:	b480      	push	{r7}
 8043566:	b083      	sub	sp, #12
 8043568:	af00      	add	r7, sp, #0
 804356a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 804356c:	bf00      	nop
 804356e:	370c      	adds	r7, #12
 8043570:	46bd      	mov	sp, r7
 8043572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043576:	4770      	bx	lr

08043578 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8043578:	b480      	push	{r7}
 804357a:	b083      	sub	sp, #12
 804357c:	af00      	add	r7, sp, #0
 804357e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8043580:	bf00      	nop
 8043582:	370c      	adds	r7, #12
 8043584:	46bd      	mov	sp, r7
 8043586:	f85d 7b04 	ldr.w	r7, [sp], #4
 804358a:	4770      	bx	lr

0804358c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 804358c:	b580      	push	{r7, lr}
 804358e:	b082      	sub	sp, #8
 8043590:	af00      	add	r7, sp, #0
 8043592:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8043594:	687b      	ldr	r3, [r7, #4]
 8043596:	2b00      	cmp	r3, #0
 8043598:	d101      	bne.n	804359e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 804359a:	2301      	movs	r3, #1
 804359c:	e042      	b.n	8043624 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 804359e:	687b      	ldr	r3, [r7, #4]
 80435a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80435a4:	2b00      	cmp	r3, #0
 80435a6:	d106      	bne.n	80435b6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80435a8:	687b      	ldr	r3, [r7, #4]
 80435aa:	2200      	movs	r2, #0
 80435ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80435b0:	6878      	ldr	r0, [r7, #4]
 80435b2:	f7fd fa6f 	bl	8040a94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80435b6:	687b      	ldr	r3, [r7, #4]
 80435b8:	2224      	movs	r2, #36	@ 0x24
 80435ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80435be:	687b      	ldr	r3, [r7, #4]
 80435c0:	681b      	ldr	r3, [r3, #0]
 80435c2:	681a      	ldr	r2, [r3, #0]
 80435c4:	687b      	ldr	r3, [r7, #4]
 80435c6:	681b      	ldr	r3, [r3, #0]
 80435c8:	f022 0201 	bic.w	r2, r2, #1
 80435cc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80435ce:	687b      	ldr	r3, [r7, #4]
 80435d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80435d2:	2b00      	cmp	r3, #0
 80435d4:	d002      	beq.n	80435dc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80435d6:	6878      	ldr	r0, [r7, #4]
 80435d8:	f000 fefa 	bl	80443d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80435dc:	6878      	ldr	r0, [r7, #4]
 80435de:	f000 fbf7 	bl	8043dd0 <UART_SetConfig>
 80435e2:	4603      	mov	r3, r0
 80435e4:	2b01      	cmp	r3, #1
 80435e6:	d101      	bne.n	80435ec <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80435e8:	2301      	movs	r3, #1
 80435ea:	e01b      	b.n	8043624 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80435ec:	687b      	ldr	r3, [r7, #4]
 80435ee:	681b      	ldr	r3, [r3, #0]
 80435f0:	685a      	ldr	r2, [r3, #4]
 80435f2:	687b      	ldr	r3, [r7, #4]
 80435f4:	681b      	ldr	r3, [r3, #0]
 80435f6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80435fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80435fc:	687b      	ldr	r3, [r7, #4]
 80435fe:	681b      	ldr	r3, [r3, #0]
 8043600:	689a      	ldr	r2, [r3, #8]
 8043602:	687b      	ldr	r3, [r7, #4]
 8043604:	681b      	ldr	r3, [r3, #0]
 8043606:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 804360a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 804360c:	687b      	ldr	r3, [r7, #4]
 804360e:	681b      	ldr	r3, [r3, #0]
 8043610:	681a      	ldr	r2, [r3, #0]
 8043612:	687b      	ldr	r3, [r7, #4]
 8043614:	681b      	ldr	r3, [r3, #0]
 8043616:	f042 0201 	orr.w	r2, r2, #1
 804361a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 804361c:	6878      	ldr	r0, [r7, #4]
 804361e:	f000 ff79 	bl	8044514 <UART_CheckIdleState>
 8043622:	4603      	mov	r3, r0
}
 8043624:	4618      	mov	r0, r3
 8043626:	3708      	adds	r7, #8
 8043628:	46bd      	mov	sp, r7
 804362a:	bd80      	pop	{r7, pc}

0804362c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 804362c:	b580      	push	{r7, lr}
 804362e:	b08a      	sub	sp, #40	@ 0x28
 8043630:	af02      	add	r7, sp, #8
 8043632:	60f8      	str	r0, [r7, #12]
 8043634:	60b9      	str	r1, [r7, #8]
 8043636:	603b      	str	r3, [r7, #0]
 8043638:	4613      	mov	r3, r2
 804363a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 804363c:	68fb      	ldr	r3, [r7, #12]
 804363e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8043642:	2b20      	cmp	r3, #32
 8043644:	d17b      	bne.n	804373e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8043646:	68bb      	ldr	r3, [r7, #8]
 8043648:	2b00      	cmp	r3, #0
 804364a:	d002      	beq.n	8043652 <HAL_UART_Transmit+0x26>
 804364c:	88fb      	ldrh	r3, [r7, #6]
 804364e:	2b00      	cmp	r3, #0
 8043650:	d101      	bne.n	8043656 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8043652:	2301      	movs	r3, #1
 8043654:	e074      	b.n	8043740 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8043656:	68fb      	ldr	r3, [r7, #12]
 8043658:	2200      	movs	r2, #0
 804365a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 804365e:	68fb      	ldr	r3, [r7, #12]
 8043660:	2221      	movs	r2, #33	@ 0x21
 8043662:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8043666:	f7fd fbef 	bl	8040e48 <HAL_GetTick>
 804366a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 804366c:	68fb      	ldr	r3, [r7, #12]
 804366e:	88fa      	ldrh	r2, [r7, #6]
 8043670:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8043674:	68fb      	ldr	r3, [r7, #12]
 8043676:	88fa      	ldrh	r2, [r7, #6]
 8043678:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 804367c:	68fb      	ldr	r3, [r7, #12]
 804367e:	689b      	ldr	r3, [r3, #8]
 8043680:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8043684:	d108      	bne.n	8043698 <HAL_UART_Transmit+0x6c>
 8043686:	68fb      	ldr	r3, [r7, #12]
 8043688:	691b      	ldr	r3, [r3, #16]
 804368a:	2b00      	cmp	r3, #0
 804368c:	d104      	bne.n	8043698 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 804368e:	2300      	movs	r3, #0
 8043690:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8043692:	68bb      	ldr	r3, [r7, #8]
 8043694:	61bb      	str	r3, [r7, #24]
 8043696:	e003      	b.n	80436a0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8043698:	68bb      	ldr	r3, [r7, #8]
 804369a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 804369c:	2300      	movs	r3, #0
 804369e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80436a0:	e030      	b.n	8043704 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80436a2:	683b      	ldr	r3, [r7, #0]
 80436a4:	9300      	str	r3, [sp, #0]
 80436a6:	697b      	ldr	r3, [r7, #20]
 80436a8:	2200      	movs	r2, #0
 80436aa:	2180      	movs	r1, #128	@ 0x80
 80436ac:	68f8      	ldr	r0, [r7, #12]
 80436ae:	f000 ffdb 	bl	8044668 <UART_WaitOnFlagUntilTimeout>
 80436b2:	4603      	mov	r3, r0
 80436b4:	2b00      	cmp	r3, #0
 80436b6:	d005      	beq.n	80436c4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80436b8:	68fb      	ldr	r3, [r7, #12]
 80436ba:	2220      	movs	r2, #32
 80436bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80436c0:	2303      	movs	r3, #3
 80436c2:	e03d      	b.n	8043740 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80436c4:	69fb      	ldr	r3, [r7, #28]
 80436c6:	2b00      	cmp	r3, #0
 80436c8:	d10b      	bne.n	80436e2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80436ca:	69bb      	ldr	r3, [r7, #24]
 80436cc:	881b      	ldrh	r3, [r3, #0]
 80436ce:	461a      	mov	r2, r3
 80436d0:	68fb      	ldr	r3, [r7, #12]
 80436d2:	681b      	ldr	r3, [r3, #0]
 80436d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80436d8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80436da:	69bb      	ldr	r3, [r7, #24]
 80436dc:	3302      	adds	r3, #2
 80436de:	61bb      	str	r3, [r7, #24]
 80436e0:	e007      	b.n	80436f2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80436e2:	69fb      	ldr	r3, [r7, #28]
 80436e4:	781a      	ldrb	r2, [r3, #0]
 80436e6:	68fb      	ldr	r3, [r7, #12]
 80436e8:	681b      	ldr	r3, [r3, #0]
 80436ea:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80436ec:	69fb      	ldr	r3, [r7, #28]
 80436ee:	3301      	adds	r3, #1
 80436f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80436f2:	68fb      	ldr	r3, [r7, #12]
 80436f4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80436f8:	b29b      	uxth	r3, r3
 80436fa:	3b01      	subs	r3, #1
 80436fc:	b29a      	uxth	r2, r3
 80436fe:	68fb      	ldr	r3, [r7, #12]
 8043700:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8043704:	68fb      	ldr	r3, [r7, #12]
 8043706:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 804370a:	b29b      	uxth	r3, r3
 804370c:	2b00      	cmp	r3, #0
 804370e:	d1c8      	bne.n	80436a2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8043710:	683b      	ldr	r3, [r7, #0]
 8043712:	9300      	str	r3, [sp, #0]
 8043714:	697b      	ldr	r3, [r7, #20]
 8043716:	2200      	movs	r2, #0
 8043718:	2140      	movs	r1, #64	@ 0x40
 804371a:	68f8      	ldr	r0, [r7, #12]
 804371c:	f000 ffa4 	bl	8044668 <UART_WaitOnFlagUntilTimeout>
 8043720:	4603      	mov	r3, r0
 8043722:	2b00      	cmp	r3, #0
 8043724:	d005      	beq.n	8043732 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8043726:	68fb      	ldr	r3, [r7, #12]
 8043728:	2220      	movs	r2, #32
 804372a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 804372e:	2303      	movs	r3, #3
 8043730:	e006      	b.n	8043740 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8043732:	68fb      	ldr	r3, [r7, #12]
 8043734:	2220      	movs	r2, #32
 8043736:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 804373a:	2300      	movs	r3, #0
 804373c:	e000      	b.n	8043740 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 804373e:	2302      	movs	r3, #2
  }
}
 8043740:	4618      	mov	r0, r3
 8043742:	3720      	adds	r7, #32
 8043744:	46bd      	mov	sp, r7
 8043746:	bd80      	pop	{r7, pc}

08043748 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8043748:	b580      	push	{r7, lr}
 804374a:	b0ba      	sub	sp, #232	@ 0xe8
 804374c:	af00      	add	r7, sp, #0
 804374e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8043750:	687b      	ldr	r3, [r7, #4]
 8043752:	681b      	ldr	r3, [r3, #0]
 8043754:	69db      	ldr	r3, [r3, #28]
 8043756:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 804375a:	687b      	ldr	r3, [r7, #4]
 804375c:	681b      	ldr	r3, [r3, #0]
 804375e:	681b      	ldr	r3, [r3, #0]
 8043760:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8043764:	687b      	ldr	r3, [r7, #4]
 8043766:	681b      	ldr	r3, [r3, #0]
 8043768:	689b      	ldr	r3, [r3, #8]
 804376a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 804376e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8043772:	f640 030f 	movw	r3, #2063	@ 0x80f
 8043776:	4013      	ands	r3, r2
 8043778:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 804377c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8043780:	2b00      	cmp	r3, #0
 8043782:	d11b      	bne.n	80437bc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8043784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8043788:	f003 0320 	and.w	r3, r3, #32
 804378c:	2b00      	cmp	r3, #0
 804378e:	d015      	beq.n	80437bc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8043790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8043794:	f003 0320 	and.w	r3, r3, #32
 8043798:	2b00      	cmp	r3, #0
 804379a:	d105      	bne.n	80437a8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 804379c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80437a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80437a4:	2b00      	cmp	r3, #0
 80437a6:	d009      	beq.n	80437bc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80437a8:	687b      	ldr	r3, [r7, #4]
 80437aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80437ac:	2b00      	cmp	r3, #0
 80437ae:	f000 82e3 	beq.w	8043d78 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 80437b2:	687b      	ldr	r3, [r7, #4]
 80437b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80437b6:	6878      	ldr	r0, [r7, #4]
 80437b8:	4798      	blx	r3
      }
      return;
 80437ba:	e2dd      	b.n	8043d78 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80437bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80437c0:	2b00      	cmp	r3, #0
 80437c2:	f000 8123 	beq.w	8043a0c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80437c6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80437ca:	4b8d      	ldr	r3, [pc, #564]	@ (8043a00 <HAL_UART_IRQHandler+0x2b8>)
 80437cc:	4013      	ands	r3, r2
 80437ce:	2b00      	cmp	r3, #0
 80437d0:	d106      	bne.n	80437e0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80437d2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80437d6:	4b8b      	ldr	r3, [pc, #556]	@ (8043a04 <HAL_UART_IRQHandler+0x2bc>)
 80437d8:	4013      	ands	r3, r2
 80437da:	2b00      	cmp	r3, #0
 80437dc:	f000 8116 	beq.w	8043a0c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80437e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80437e4:	f003 0301 	and.w	r3, r3, #1
 80437e8:	2b00      	cmp	r3, #0
 80437ea:	d011      	beq.n	8043810 <HAL_UART_IRQHandler+0xc8>
 80437ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80437f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80437f4:	2b00      	cmp	r3, #0
 80437f6:	d00b      	beq.n	8043810 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80437f8:	687b      	ldr	r3, [r7, #4]
 80437fa:	681b      	ldr	r3, [r3, #0]
 80437fc:	2201      	movs	r2, #1
 80437fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8043800:	687b      	ldr	r3, [r7, #4]
 8043802:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8043806:	f043 0201 	orr.w	r2, r3, #1
 804380a:	687b      	ldr	r3, [r7, #4]
 804380c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8043810:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8043814:	f003 0302 	and.w	r3, r3, #2
 8043818:	2b00      	cmp	r3, #0
 804381a:	d011      	beq.n	8043840 <HAL_UART_IRQHandler+0xf8>
 804381c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8043820:	f003 0301 	and.w	r3, r3, #1
 8043824:	2b00      	cmp	r3, #0
 8043826:	d00b      	beq.n	8043840 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8043828:	687b      	ldr	r3, [r7, #4]
 804382a:	681b      	ldr	r3, [r3, #0]
 804382c:	2202      	movs	r2, #2
 804382e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8043830:	687b      	ldr	r3, [r7, #4]
 8043832:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8043836:	f043 0204 	orr.w	r2, r3, #4
 804383a:	687b      	ldr	r3, [r7, #4]
 804383c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8043840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8043844:	f003 0304 	and.w	r3, r3, #4
 8043848:	2b00      	cmp	r3, #0
 804384a:	d011      	beq.n	8043870 <HAL_UART_IRQHandler+0x128>
 804384c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8043850:	f003 0301 	and.w	r3, r3, #1
 8043854:	2b00      	cmp	r3, #0
 8043856:	d00b      	beq.n	8043870 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8043858:	687b      	ldr	r3, [r7, #4]
 804385a:	681b      	ldr	r3, [r3, #0]
 804385c:	2204      	movs	r2, #4
 804385e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8043860:	687b      	ldr	r3, [r7, #4]
 8043862:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8043866:	f043 0202 	orr.w	r2, r3, #2
 804386a:	687b      	ldr	r3, [r7, #4]
 804386c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8043870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8043874:	f003 0308 	and.w	r3, r3, #8
 8043878:	2b00      	cmp	r3, #0
 804387a:	d017      	beq.n	80438ac <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 804387c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8043880:	f003 0320 	and.w	r3, r3, #32
 8043884:	2b00      	cmp	r3, #0
 8043886:	d105      	bne.n	8043894 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8043888:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 804388c:	4b5c      	ldr	r3, [pc, #368]	@ (8043a00 <HAL_UART_IRQHandler+0x2b8>)
 804388e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8043890:	2b00      	cmp	r3, #0
 8043892:	d00b      	beq.n	80438ac <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8043894:	687b      	ldr	r3, [r7, #4]
 8043896:	681b      	ldr	r3, [r3, #0]
 8043898:	2208      	movs	r2, #8
 804389a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 804389c:	687b      	ldr	r3, [r7, #4]
 804389e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80438a2:	f043 0208 	orr.w	r2, r3, #8
 80438a6:	687b      	ldr	r3, [r7, #4]
 80438a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80438ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80438b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80438b4:	2b00      	cmp	r3, #0
 80438b6:	d012      	beq.n	80438de <HAL_UART_IRQHandler+0x196>
 80438b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80438bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80438c0:	2b00      	cmp	r3, #0
 80438c2:	d00c      	beq.n	80438de <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80438c4:	687b      	ldr	r3, [r7, #4]
 80438c6:	681b      	ldr	r3, [r3, #0]
 80438c8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80438cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80438ce:	687b      	ldr	r3, [r7, #4]
 80438d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80438d4:	f043 0220 	orr.w	r2, r3, #32
 80438d8:	687b      	ldr	r3, [r7, #4]
 80438da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80438de:	687b      	ldr	r3, [r7, #4]
 80438e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80438e4:	2b00      	cmp	r3, #0
 80438e6:	f000 8249 	beq.w	8043d7c <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80438ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80438ee:	f003 0320 	and.w	r3, r3, #32
 80438f2:	2b00      	cmp	r3, #0
 80438f4:	d013      	beq.n	804391e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80438f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80438fa:	f003 0320 	and.w	r3, r3, #32
 80438fe:	2b00      	cmp	r3, #0
 8043900:	d105      	bne.n	804390e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8043902:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8043906:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 804390a:	2b00      	cmp	r3, #0
 804390c:	d007      	beq.n	804391e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 804390e:	687b      	ldr	r3, [r7, #4]
 8043910:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8043912:	2b00      	cmp	r3, #0
 8043914:	d003      	beq.n	804391e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8043916:	687b      	ldr	r3, [r7, #4]
 8043918:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 804391a:	6878      	ldr	r0, [r7, #4]
 804391c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 804391e:	687b      	ldr	r3, [r7, #4]
 8043920:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8043924:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8043928:	687b      	ldr	r3, [r7, #4]
 804392a:	681b      	ldr	r3, [r3, #0]
 804392c:	689b      	ldr	r3, [r3, #8]
 804392e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8043932:	2b40      	cmp	r3, #64	@ 0x40
 8043934:	d005      	beq.n	8043942 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8043936:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 804393a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 804393e:	2b00      	cmp	r3, #0
 8043940:	d054      	beq.n	80439ec <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8043942:	6878      	ldr	r0, [r7, #4]
 8043944:	f000 fefd 	bl	8044742 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8043948:	687b      	ldr	r3, [r7, #4]
 804394a:	681b      	ldr	r3, [r3, #0]
 804394c:	689b      	ldr	r3, [r3, #8]
 804394e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8043952:	2b40      	cmp	r3, #64	@ 0x40
 8043954:	d146      	bne.n	80439e4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8043956:	687b      	ldr	r3, [r7, #4]
 8043958:	681b      	ldr	r3, [r3, #0]
 804395a:	3308      	adds	r3, #8
 804395c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8043960:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8043964:	e853 3f00 	ldrex	r3, [r3]
 8043968:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 804396c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8043970:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8043974:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8043978:	687b      	ldr	r3, [r7, #4]
 804397a:	681b      	ldr	r3, [r3, #0]
 804397c:	3308      	adds	r3, #8
 804397e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8043982:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8043986:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 804398a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 804398e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8043992:	e841 2300 	strex	r3, r2, [r1]
 8043996:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 804399a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 804399e:	2b00      	cmp	r3, #0
 80439a0:	d1d9      	bne.n	8043956 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80439a2:	687b      	ldr	r3, [r7, #4]
 80439a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80439a8:	2b00      	cmp	r3, #0
 80439aa:	d017      	beq.n	80439dc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80439ac:	687b      	ldr	r3, [r7, #4]
 80439ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80439b2:	4a15      	ldr	r2, [pc, #84]	@ (8043a08 <HAL_UART_IRQHandler+0x2c0>)
 80439b4:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80439b6:	687b      	ldr	r3, [r7, #4]
 80439b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80439bc:	4618      	mov	r0, r3
 80439be:	f7fd fb8b 	bl	80410d8 <HAL_DMA_Abort_IT>
 80439c2:	4603      	mov	r3, r0
 80439c4:	2b00      	cmp	r3, #0
 80439c6:	d019      	beq.n	80439fc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80439c8:	687b      	ldr	r3, [r7, #4]
 80439ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80439ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80439d0:	687a      	ldr	r2, [r7, #4]
 80439d2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80439d6:	4610      	mov	r0, r2
 80439d8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80439da:	e00f      	b.n	80439fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80439dc:	6878      	ldr	r0, [r7, #4]
 80439de:	f000 f9e1 	bl	8043da4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80439e2:	e00b      	b.n	80439fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80439e4:	6878      	ldr	r0, [r7, #4]
 80439e6:	f000 f9dd 	bl	8043da4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80439ea:	e007      	b.n	80439fc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80439ec:	6878      	ldr	r0, [r7, #4]
 80439ee:	f000 f9d9 	bl	8043da4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80439f2:	687b      	ldr	r3, [r7, #4]
 80439f4:	2200      	movs	r2, #0
 80439f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80439fa:	e1bf      	b.n	8043d7c <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80439fc:	bf00      	nop
    return;
 80439fe:	e1bd      	b.n	8043d7c <HAL_UART_IRQHandler+0x634>
 8043a00:	10000001 	.word	0x10000001
 8043a04:	04000120 	.word	0x04000120
 8043a08:	0804480f 	.word	0x0804480f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8043a0c:	687b      	ldr	r3, [r7, #4]
 8043a0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8043a10:	2b01      	cmp	r3, #1
 8043a12:	f040 8153 	bne.w	8043cbc <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8043a16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8043a1a:	f003 0310 	and.w	r3, r3, #16
 8043a1e:	2b00      	cmp	r3, #0
 8043a20:	f000 814c 	beq.w	8043cbc <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8043a24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8043a28:	f003 0310 	and.w	r3, r3, #16
 8043a2c:	2b00      	cmp	r3, #0
 8043a2e:	f000 8145 	beq.w	8043cbc <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8043a32:	687b      	ldr	r3, [r7, #4]
 8043a34:	681b      	ldr	r3, [r3, #0]
 8043a36:	2210      	movs	r2, #16
 8043a38:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8043a3a:	687b      	ldr	r3, [r7, #4]
 8043a3c:	681b      	ldr	r3, [r3, #0]
 8043a3e:	689b      	ldr	r3, [r3, #8]
 8043a40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8043a44:	2b40      	cmp	r3, #64	@ 0x40
 8043a46:	f040 80bb 	bne.w	8043bc0 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8043a4a:	687b      	ldr	r3, [r7, #4]
 8043a4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8043a50:	681b      	ldr	r3, [r3, #0]
 8043a52:	685b      	ldr	r3, [r3, #4]
 8043a54:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8043a58:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8043a5c:	2b00      	cmp	r3, #0
 8043a5e:	f000 818f 	beq.w	8043d80 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8043a62:	687b      	ldr	r3, [r7, #4]
 8043a64:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8043a68:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8043a6c:	429a      	cmp	r2, r3
 8043a6e:	f080 8187 	bcs.w	8043d80 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8043a72:	687b      	ldr	r3, [r7, #4]
 8043a74:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8043a78:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8043a7c:	687b      	ldr	r3, [r7, #4]
 8043a7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8043a82:	681b      	ldr	r3, [r3, #0]
 8043a84:	681b      	ldr	r3, [r3, #0]
 8043a86:	f003 0320 	and.w	r3, r3, #32
 8043a8a:	2b00      	cmp	r3, #0
 8043a8c:	f040 8087 	bne.w	8043b9e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8043a90:	687b      	ldr	r3, [r7, #4]
 8043a92:	681b      	ldr	r3, [r3, #0]
 8043a94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8043a98:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8043a9c:	e853 3f00 	ldrex	r3, [r3]
 8043aa0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8043aa4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8043aa8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8043aac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8043ab0:	687b      	ldr	r3, [r7, #4]
 8043ab2:	681b      	ldr	r3, [r3, #0]
 8043ab4:	461a      	mov	r2, r3
 8043ab6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8043aba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8043abe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8043ac2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8043ac6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8043aca:	e841 2300 	strex	r3, r2, [r1]
 8043ace:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8043ad2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8043ad6:	2b00      	cmp	r3, #0
 8043ad8:	d1da      	bne.n	8043a90 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8043ada:	687b      	ldr	r3, [r7, #4]
 8043adc:	681b      	ldr	r3, [r3, #0]
 8043ade:	3308      	adds	r3, #8
 8043ae0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8043ae2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8043ae4:	e853 3f00 	ldrex	r3, [r3]
 8043ae8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8043aea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8043aec:	f023 0301 	bic.w	r3, r3, #1
 8043af0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8043af4:	687b      	ldr	r3, [r7, #4]
 8043af6:	681b      	ldr	r3, [r3, #0]
 8043af8:	3308      	adds	r3, #8
 8043afa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8043afe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8043b02:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8043b04:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8043b06:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8043b0a:	e841 2300 	strex	r3, r2, [r1]
 8043b0e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8043b10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8043b12:	2b00      	cmp	r3, #0
 8043b14:	d1e1      	bne.n	8043ada <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8043b16:	687b      	ldr	r3, [r7, #4]
 8043b18:	681b      	ldr	r3, [r3, #0]
 8043b1a:	3308      	adds	r3, #8
 8043b1c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8043b1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8043b20:	e853 3f00 	ldrex	r3, [r3]
 8043b24:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8043b26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8043b28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8043b2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8043b30:	687b      	ldr	r3, [r7, #4]
 8043b32:	681b      	ldr	r3, [r3, #0]
 8043b34:	3308      	adds	r3, #8
 8043b36:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8043b3a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8043b3c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8043b3e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8043b40:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8043b42:	e841 2300 	strex	r3, r2, [r1]
 8043b46:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8043b48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8043b4a:	2b00      	cmp	r3, #0
 8043b4c:	d1e3      	bne.n	8043b16 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8043b4e:	687b      	ldr	r3, [r7, #4]
 8043b50:	2220      	movs	r2, #32
 8043b52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8043b56:	687b      	ldr	r3, [r7, #4]
 8043b58:	2200      	movs	r2, #0
 8043b5a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8043b5c:	687b      	ldr	r3, [r7, #4]
 8043b5e:	681b      	ldr	r3, [r3, #0]
 8043b60:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8043b62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8043b64:	e853 3f00 	ldrex	r3, [r3]
 8043b68:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8043b6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8043b6c:	f023 0310 	bic.w	r3, r3, #16
 8043b70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8043b74:	687b      	ldr	r3, [r7, #4]
 8043b76:	681b      	ldr	r3, [r3, #0]
 8043b78:	461a      	mov	r2, r3
 8043b7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8043b7e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8043b80:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8043b82:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8043b84:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8043b86:	e841 2300 	strex	r3, r2, [r1]
 8043b8a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8043b8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8043b8e:	2b00      	cmp	r3, #0
 8043b90:	d1e4      	bne.n	8043b5c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8043b92:	687b      	ldr	r3, [r7, #4]
 8043b94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8043b98:	4618      	mov	r0, r3
 8043b9a:	f7fd fa41 	bl	8041020 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8043b9e:	687b      	ldr	r3, [r7, #4]
 8043ba0:	2202      	movs	r2, #2
 8043ba2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8043ba4:	687b      	ldr	r3, [r7, #4]
 8043ba6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8043baa:	687b      	ldr	r3, [r7, #4]
 8043bac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8043bb0:	b29b      	uxth	r3, r3
 8043bb2:	1ad3      	subs	r3, r2, r3
 8043bb4:	b29b      	uxth	r3, r3
 8043bb6:	4619      	mov	r1, r3
 8043bb8:	6878      	ldr	r0, [r7, #4]
 8043bba:	f000 f8fd 	bl	8043db8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8043bbe:	e0df      	b.n	8043d80 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8043bc0:	687b      	ldr	r3, [r7, #4]
 8043bc2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8043bc6:	687b      	ldr	r3, [r7, #4]
 8043bc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8043bcc:	b29b      	uxth	r3, r3
 8043bce:	1ad3      	subs	r3, r2, r3
 8043bd0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8043bd4:	687b      	ldr	r3, [r7, #4]
 8043bd6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8043bda:	b29b      	uxth	r3, r3
 8043bdc:	2b00      	cmp	r3, #0
 8043bde:	f000 80d1 	beq.w	8043d84 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8043be2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8043be6:	2b00      	cmp	r3, #0
 8043be8:	f000 80cc 	beq.w	8043d84 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8043bec:	687b      	ldr	r3, [r7, #4]
 8043bee:	681b      	ldr	r3, [r3, #0]
 8043bf0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8043bf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8043bf4:	e853 3f00 	ldrex	r3, [r3]
 8043bf8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8043bfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8043bfc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8043c00:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8043c04:	687b      	ldr	r3, [r7, #4]
 8043c06:	681b      	ldr	r3, [r3, #0]
 8043c08:	461a      	mov	r2, r3
 8043c0a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8043c0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8043c10:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8043c12:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8043c14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8043c16:	e841 2300 	strex	r3, r2, [r1]
 8043c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8043c1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8043c1e:	2b00      	cmp	r3, #0
 8043c20:	d1e4      	bne.n	8043bec <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8043c22:	687b      	ldr	r3, [r7, #4]
 8043c24:	681b      	ldr	r3, [r3, #0]
 8043c26:	3308      	adds	r3, #8
 8043c28:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8043c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8043c2c:	e853 3f00 	ldrex	r3, [r3]
 8043c30:	623b      	str	r3, [r7, #32]
   return(result);
 8043c32:	6a3b      	ldr	r3, [r7, #32]
 8043c34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8043c38:	f023 0301 	bic.w	r3, r3, #1
 8043c3c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8043c40:	687b      	ldr	r3, [r7, #4]
 8043c42:	681b      	ldr	r3, [r3, #0]
 8043c44:	3308      	adds	r3, #8
 8043c46:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8043c4a:	633a      	str	r2, [r7, #48]	@ 0x30
 8043c4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8043c4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8043c50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8043c52:	e841 2300 	strex	r3, r2, [r1]
 8043c56:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8043c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8043c5a:	2b00      	cmp	r3, #0
 8043c5c:	d1e1      	bne.n	8043c22 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8043c5e:	687b      	ldr	r3, [r7, #4]
 8043c60:	2220      	movs	r2, #32
 8043c62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8043c66:	687b      	ldr	r3, [r7, #4]
 8043c68:	2200      	movs	r2, #0
 8043c6a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8043c6c:	687b      	ldr	r3, [r7, #4]
 8043c6e:	2200      	movs	r2, #0
 8043c70:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8043c72:	687b      	ldr	r3, [r7, #4]
 8043c74:	681b      	ldr	r3, [r3, #0]
 8043c76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8043c78:	693b      	ldr	r3, [r7, #16]
 8043c7a:	e853 3f00 	ldrex	r3, [r3]
 8043c7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8043c80:	68fb      	ldr	r3, [r7, #12]
 8043c82:	f023 0310 	bic.w	r3, r3, #16
 8043c86:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8043c8a:	687b      	ldr	r3, [r7, #4]
 8043c8c:	681b      	ldr	r3, [r3, #0]
 8043c8e:	461a      	mov	r2, r3
 8043c90:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8043c94:	61fb      	str	r3, [r7, #28]
 8043c96:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8043c98:	69b9      	ldr	r1, [r7, #24]
 8043c9a:	69fa      	ldr	r2, [r7, #28]
 8043c9c:	e841 2300 	strex	r3, r2, [r1]
 8043ca0:	617b      	str	r3, [r7, #20]
   return(result);
 8043ca2:	697b      	ldr	r3, [r7, #20]
 8043ca4:	2b00      	cmp	r3, #0
 8043ca6:	d1e4      	bne.n	8043c72 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8043ca8:	687b      	ldr	r3, [r7, #4]
 8043caa:	2202      	movs	r2, #2
 8043cac:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8043cae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8043cb2:	4619      	mov	r1, r3
 8043cb4:	6878      	ldr	r0, [r7, #4]
 8043cb6:	f000 f87f 	bl	8043db8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8043cba:	e063      	b.n	8043d84 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8043cbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8043cc0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8043cc4:	2b00      	cmp	r3, #0
 8043cc6:	d00e      	beq.n	8043ce6 <HAL_UART_IRQHandler+0x59e>
 8043cc8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8043ccc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8043cd0:	2b00      	cmp	r3, #0
 8043cd2:	d008      	beq.n	8043ce6 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8043cd4:	687b      	ldr	r3, [r7, #4]
 8043cd6:	681b      	ldr	r3, [r3, #0]
 8043cd8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8043cdc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8043cde:	6878      	ldr	r0, [r7, #4]
 8043ce0:	f000 fdd6 	bl	8044890 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8043ce4:	e051      	b.n	8043d8a <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8043ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8043cea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8043cee:	2b00      	cmp	r3, #0
 8043cf0:	d014      	beq.n	8043d1c <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8043cf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8043cf6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8043cfa:	2b00      	cmp	r3, #0
 8043cfc:	d105      	bne.n	8043d0a <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8043cfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8043d02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8043d06:	2b00      	cmp	r3, #0
 8043d08:	d008      	beq.n	8043d1c <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8043d0a:	687b      	ldr	r3, [r7, #4]
 8043d0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8043d0e:	2b00      	cmp	r3, #0
 8043d10:	d03a      	beq.n	8043d88 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8043d12:	687b      	ldr	r3, [r7, #4]
 8043d14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8043d16:	6878      	ldr	r0, [r7, #4]
 8043d18:	4798      	blx	r3
    }
    return;
 8043d1a:	e035      	b.n	8043d88 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8043d1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8043d20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8043d24:	2b00      	cmp	r3, #0
 8043d26:	d009      	beq.n	8043d3c <HAL_UART_IRQHandler+0x5f4>
 8043d28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8043d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8043d30:	2b00      	cmp	r3, #0
 8043d32:	d003      	beq.n	8043d3c <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8043d34:	6878      	ldr	r0, [r7, #4]
 8043d36:	f000 fd80 	bl	804483a <UART_EndTransmit_IT>
    return;
 8043d3a:	e026      	b.n	8043d8a <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8043d3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8043d40:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8043d44:	2b00      	cmp	r3, #0
 8043d46:	d009      	beq.n	8043d5c <HAL_UART_IRQHandler+0x614>
 8043d48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8043d4c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8043d50:	2b00      	cmp	r3, #0
 8043d52:	d003      	beq.n	8043d5c <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8043d54:	6878      	ldr	r0, [r7, #4]
 8043d56:	f000 fdaf 	bl	80448b8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8043d5a:	e016      	b.n	8043d8a <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8043d5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8043d60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8043d64:	2b00      	cmp	r3, #0
 8043d66:	d010      	beq.n	8043d8a <HAL_UART_IRQHandler+0x642>
 8043d68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8043d6c:	2b00      	cmp	r3, #0
 8043d6e:	da0c      	bge.n	8043d8a <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8043d70:	6878      	ldr	r0, [r7, #4]
 8043d72:	f000 fd97 	bl	80448a4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8043d76:	e008      	b.n	8043d8a <HAL_UART_IRQHandler+0x642>
      return;
 8043d78:	bf00      	nop
 8043d7a:	e006      	b.n	8043d8a <HAL_UART_IRQHandler+0x642>
    return;
 8043d7c:	bf00      	nop
 8043d7e:	e004      	b.n	8043d8a <HAL_UART_IRQHandler+0x642>
      return;
 8043d80:	bf00      	nop
 8043d82:	e002      	b.n	8043d8a <HAL_UART_IRQHandler+0x642>
      return;
 8043d84:	bf00      	nop
 8043d86:	e000      	b.n	8043d8a <HAL_UART_IRQHandler+0x642>
    return;
 8043d88:	bf00      	nop
  }
}
 8043d8a:	37e8      	adds	r7, #232	@ 0xe8
 8043d8c:	46bd      	mov	sp, r7
 8043d8e:	bd80      	pop	{r7, pc}

08043d90 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8043d90:	b480      	push	{r7}
 8043d92:	b083      	sub	sp, #12
 8043d94:	af00      	add	r7, sp, #0
 8043d96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8043d98:	bf00      	nop
 8043d9a:	370c      	adds	r7, #12
 8043d9c:	46bd      	mov	sp, r7
 8043d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043da2:	4770      	bx	lr

08043da4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8043da4:	b480      	push	{r7}
 8043da6:	b083      	sub	sp, #12
 8043da8:	af00      	add	r7, sp, #0
 8043daa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8043dac:	bf00      	nop
 8043dae:	370c      	adds	r7, #12
 8043db0:	46bd      	mov	sp, r7
 8043db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043db6:	4770      	bx	lr

08043db8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8043db8:	b480      	push	{r7}
 8043dba:	b083      	sub	sp, #12
 8043dbc:	af00      	add	r7, sp, #0
 8043dbe:	6078      	str	r0, [r7, #4]
 8043dc0:	460b      	mov	r3, r1
 8043dc2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8043dc4:	bf00      	nop
 8043dc6:	370c      	adds	r7, #12
 8043dc8:	46bd      	mov	sp, r7
 8043dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8043dce:	4770      	bx	lr

08043dd0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8043dd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8043dd4:	b08c      	sub	sp, #48	@ 0x30
 8043dd6:	af00      	add	r7, sp, #0
 8043dd8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8043dda:	2300      	movs	r3, #0
 8043ddc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8043de0:	697b      	ldr	r3, [r7, #20]
 8043de2:	689a      	ldr	r2, [r3, #8]
 8043de4:	697b      	ldr	r3, [r7, #20]
 8043de6:	691b      	ldr	r3, [r3, #16]
 8043de8:	431a      	orrs	r2, r3
 8043dea:	697b      	ldr	r3, [r7, #20]
 8043dec:	695b      	ldr	r3, [r3, #20]
 8043dee:	431a      	orrs	r2, r3
 8043df0:	697b      	ldr	r3, [r7, #20]
 8043df2:	69db      	ldr	r3, [r3, #28]
 8043df4:	4313      	orrs	r3, r2
 8043df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8043df8:	697b      	ldr	r3, [r7, #20]
 8043dfa:	681b      	ldr	r3, [r3, #0]
 8043dfc:	681a      	ldr	r2, [r3, #0]
 8043dfe:	4baa      	ldr	r3, [pc, #680]	@ (80440a8 <UART_SetConfig+0x2d8>)
 8043e00:	4013      	ands	r3, r2
 8043e02:	697a      	ldr	r2, [r7, #20]
 8043e04:	6812      	ldr	r2, [r2, #0]
 8043e06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8043e08:	430b      	orrs	r3, r1
 8043e0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8043e0c:	697b      	ldr	r3, [r7, #20]
 8043e0e:	681b      	ldr	r3, [r3, #0]
 8043e10:	685b      	ldr	r3, [r3, #4]
 8043e12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8043e16:	697b      	ldr	r3, [r7, #20]
 8043e18:	68da      	ldr	r2, [r3, #12]
 8043e1a:	697b      	ldr	r3, [r7, #20]
 8043e1c:	681b      	ldr	r3, [r3, #0]
 8043e1e:	430a      	orrs	r2, r1
 8043e20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8043e22:	697b      	ldr	r3, [r7, #20]
 8043e24:	699b      	ldr	r3, [r3, #24]
 8043e26:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8043e28:	697b      	ldr	r3, [r7, #20]
 8043e2a:	681b      	ldr	r3, [r3, #0]
 8043e2c:	4a9f      	ldr	r2, [pc, #636]	@ (80440ac <UART_SetConfig+0x2dc>)
 8043e2e:	4293      	cmp	r3, r2
 8043e30:	d004      	beq.n	8043e3c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8043e32:	697b      	ldr	r3, [r7, #20]
 8043e34:	6a1b      	ldr	r3, [r3, #32]
 8043e36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8043e38:	4313      	orrs	r3, r2
 8043e3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8043e3c:	697b      	ldr	r3, [r7, #20]
 8043e3e:	681b      	ldr	r3, [r3, #0]
 8043e40:	689b      	ldr	r3, [r3, #8]
 8043e42:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8043e46:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8043e4a:	697a      	ldr	r2, [r7, #20]
 8043e4c:	6812      	ldr	r2, [r2, #0]
 8043e4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8043e50:	430b      	orrs	r3, r1
 8043e52:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8043e54:	697b      	ldr	r3, [r7, #20]
 8043e56:	681b      	ldr	r3, [r3, #0]
 8043e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8043e5a:	f023 010f 	bic.w	r1, r3, #15
 8043e5e:	697b      	ldr	r3, [r7, #20]
 8043e60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8043e62:	697b      	ldr	r3, [r7, #20]
 8043e64:	681b      	ldr	r3, [r3, #0]
 8043e66:	430a      	orrs	r2, r1
 8043e68:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8043e6a:	697b      	ldr	r3, [r7, #20]
 8043e6c:	681b      	ldr	r3, [r3, #0]
 8043e6e:	4a90      	ldr	r2, [pc, #576]	@ (80440b0 <UART_SetConfig+0x2e0>)
 8043e70:	4293      	cmp	r3, r2
 8043e72:	d125      	bne.n	8043ec0 <UART_SetConfig+0xf0>
 8043e74:	4b8f      	ldr	r3, [pc, #572]	@ (80440b4 <UART_SetConfig+0x2e4>)
 8043e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8043e7a:	f003 0303 	and.w	r3, r3, #3
 8043e7e:	2b03      	cmp	r3, #3
 8043e80:	d81a      	bhi.n	8043eb8 <UART_SetConfig+0xe8>
 8043e82:	a201      	add	r2, pc, #4	@ (adr r2, 8043e88 <UART_SetConfig+0xb8>)
 8043e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8043e88:	08043e99 	.word	0x08043e99
 8043e8c:	08043ea9 	.word	0x08043ea9
 8043e90:	08043ea1 	.word	0x08043ea1
 8043e94:	08043eb1 	.word	0x08043eb1
 8043e98:	2301      	movs	r3, #1
 8043e9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043e9e:	e116      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043ea0:	2302      	movs	r3, #2
 8043ea2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043ea6:	e112      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043ea8:	2304      	movs	r3, #4
 8043eaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043eae:	e10e      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043eb0:	2308      	movs	r3, #8
 8043eb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043eb6:	e10a      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043eb8:	2310      	movs	r3, #16
 8043eba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043ebe:	e106      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043ec0:	697b      	ldr	r3, [r7, #20]
 8043ec2:	681b      	ldr	r3, [r3, #0]
 8043ec4:	4a7c      	ldr	r2, [pc, #496]	@ (80440b8 <UART_SetConfig+0x2e8>)
 8043ec6:	4293      	cmp	r3, r2
 8043ec8:	d138      	bne.n	8043f3c <UART_SetConfig+0x16c>
 8043eca:	4b7a      	ldr	r3, [pc, #488]	@ (80440b4 <UART_SetConfig+0x2e4>)
 8043ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8043ed0:	f003 030c 	and.w	r3, r3, #12
 8043ed4:	2b0c      	cmp	r3, #12
 8043ed6:	d82d      	bhi.n	8043f34 <UART_SetConfig+0x164>
 8043ed8:	a201      	add	r2, pc, #4	@ (adr r2, 8043ee0 <UART_SetConfig+0x110>)
 8043eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8043ede:	bf00      	nop
 8043ee0:	08043f15 	.word	0x08043f15
 8043ee4:	08043f35 	.word	0x08043f35
 8043ee8:	08043f35 	.word	0x08043f35
 8043eec:	08043f35 	.word	0x08043f35
 8043ef0:	08043f25 	.word	0x08043f25
 8043ef4:	08043f35 	.word	0x08043f35
 8043ef8:	08043f35 	.word	0x08043f35
 8043efc:	08043f35 	.word	0x08043f35
 8043f00:	08043f1d 	.word	0x08043f1d
 8043f04:	08043f35 	.word	0x08043f35
 8043f08:	08043f35 	.word	0x08043f35
 8043f0c:	08043f35 	.word	0x08043f35
 8043f10:	08043f2d 	.word	0x08043f2d
 8043f14:	2300      	movs	r3, #0
 8043f16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043f1a:	e0d8      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043f1c:	2302      	movs	r3, #2
 8043f1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043f22:	e0d4      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043f24:	2304      	movs	r3, #4
 8043f26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043f2a:	e0d0      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043f2c:	2308      	movs	r3, #8
 8043f2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043f32:	e0cc      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043f34:	2310      	movs	r3, #16
 8043f36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043f3a:	e0c8      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043f3c:	697b      	ldr	r3, [r7, #20]
 8043f3e:	681b      	ldr	r3, [r3, #0]
 8043f40:	4a5e      	ldr	r2, [pc, #376]	@ (80440bc <UART_SetConfig+0x2ec>)
 8043f42:	4293      	cmp	r3, r2
 8043f44:	d125      	bne.n	8043f92 <UART_SetConfig+0x1c2>
 8043f46:	4b5b      	ldr	r3, [pc, #364]	@ (80440b4 <UART_SetConfig+0x2e4>)
 8043f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8043f4c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8043f50:	2b30      	cmp	r3, #48	@ 0x30
 8043f52:	d016      	beq.n	8043f82 <UART_SetConfig+0x1b2>
 8043f54:	2b30      	cmp	r3, #48	@ 0x30
 8043f56:	d818      	bhi.n	8043f8a <UART_SetConfig+0x1ba>
 8043f58:	2b20      	cmp	r3, #32
 8043f5a:	d00a      	beq.n	8043f72 <UART_SetConfig+0x1a2>
 8043f5c:	2b20      	cmp	r3, #32
 8043f5e:	d814      	bhi.n	8043f8a <UART_SetConfig+0x1ba>
 8043f60:	2b00      	cmp	r3, #0
 8043f62:	d002      	beq.n	8043f6a <UART_SetConfig+0x19a>
 8043f64:	2b10      	cmp	r3, #16
 8043f66:	d008      	beq.n	8043f7a <UART_SetConfig+0x1aa>
 8043f68:	e00f      	b.n	8043f8a <UART_SetConfig+0x1ba>
 8043f6a:	2300      	movs	r3, #0
 8043f6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043f70:	e0ad      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043f72:	2302      	movs	r3, #2
 8043f74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043f78:	e0a9      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043f7a:	2304      	movs	r3, #4
 8043f7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043f80:	e0a5      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043f82:	2308      	movs	r3, #8
 8043f84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043f88:	e0a1      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043f8a:	2310      	movs	r3, #16
 8043f8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043f90:	e09d      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043f92:	697b      	ldr	r3, [r7, #20]
 8043f94:	681b      	ldr	r3, [r3, #0]
 8043f96:	4a4a      	ldr	r2, [pc, #296]	@ (80440c0 <UART_SetConfig+0x2f0>)
 8043f98:	4293      	cmp	r3, r2
 8043f9a:	d125      	bne.n	8043fe8 <UART_SetConfig+0x218>
 8043f9c:	4b45      	ldr	r3, [pc, #276]	@ (80440b4 <UART_SetConfig+0x2e4>)
 8043f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8043fa2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8043fa6:	2bc0      	cmp	r3, #192	@ 0xc0
 8043fa8:	d016      	beq.n	8043fd8 <UART_SetConfig+0x208>
 8043faa:	2bc0      	cmp	r3, #192	@ 0xc0
 8043fac:	d818      	bhi.n	8043fe0 <UART_SetConfig+0x210>
 8043fae:	2b80      	cmp	r3, #128	@ 0x80
 8043fb0:	d00a      	beq.n	8043fc8 <UART_SetConfig+0x1f8>
 8043fb2:	2b80      	cmp	r3, #128	@ 0x80
 8043fb4:	d814      	bhi.n	8043fe0 <UART_SetConfig+0x210>
 8043fb6:	2b00      	cmp	r3, #0
 8043fb8:	d002      	beq.n	8043fc0 <UART_SetConfig+0x1f0>
 8043fba:	2b40      	cmp	r3, #64	@ 0x40
 8043fbc:	d008      	beq.n	8043fd0 <UART_SetConfig+0x200>
 8043fbe:	e00f      	b.n	8043fe0 <UART_SetConfig+0x210>
 8043fc0:	2300      	movs	r3, #0
 8043fc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043fc6:	e082      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043fc8:	2302      	movs	r3, #2
 8043fca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043fce:	e07e      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043fd0:	2304      	movs	r3, #4
 8043fd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043fd6:	e07a      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043fd8:	2308      	movs	r3, #8
 8043fda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043fde:	e076      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043fe0:	2310      	movs	r3, #16
 8043fe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8043fe6:	e072      	b.n	80440ce <UART_SetConfig+0x2fe>
 8043fe8:	697b      	ldr	r3, [r7, #20]
 8043fea:	681b      	ldr	r3, [r3, #0]
 8043fec:	4a35      	ldr	r2, [pc, #212]	@ (80440c4 <UART_SetConfig+0x2f4>)
 8043fee:	4293      	cmp	r3, r2
 8043ff0:	d12a      	bne.n	8044048 <UART_SetConfig+0x278>
 8043ff2:	4b30      	ldr	r3, [pc, #192]	@ (80440b4 <UART_SetConfig+0x2e4>)
 8043ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8043ff8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8043ffc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8044000:	d01a      	beq.n	8044038 <UART_SetConfig+0x268>
 8044002:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8044006:	d81b      	bhi.n	8044040 <UART_SetConfig+0x270>
 8044008:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 804400c:	d00c      	beq.n	8044028 <UART_SetConfig+0x258>
 804400e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8044012:	d815      	bhi.n	8044040 <UART_SetConfig+0x270>
 8044014:	2b00      	cmp	r3, #0
 8044016:	d003      	beq.n	8044020 <UART_SetConfig+0x250>
 8044018:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 804401c:	d008      	beq.n	8044030 <UART_SetConfig+0x260>
 804401e:	e00f      	b.n	8044040 <UART_SetConfig+0x270>
 8044020:	2300      	movs	r3, #0
 8044022:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044026:	e052      	b.n	80440ce <UART_SetConfig+0x2fe>
 8044028:	2302      	movs	r3, #2
 804402a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 804402e:	e04e      	b.n	80440ce <UART_SetConfig+0x2fe>
 8044030:	2304      	movs	r3, #4
 8044032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044036:	e04a      	b.n	80440ce <UART_SetConfig+0x2fe>
 8044038:	2308      	movs	r3, #8
 804403a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 804403e:	e046      	b.n	80440ce <UART_SetConfig+0x2fe>
 8044040:	2310      	movs	r3, #16
 8044042:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044046:	e042      	b.n	80440ce <UART_SetConfig+0x2fe>
 8044048:	697b      	ldr	r3, [r7, #20]
 804404a:	681b      	ldr	r3, [r3, #0]
 804404c:	4a17      	ldr	r2, [pc, #92]	@ (80440ac <UART_SetConfig+0x2dc>)
 804404e:	4293      	cmp	r3, r2
 8044050:	d13a      	bne.n	80440c8 <UART_SetConfig+0x2f8>
 8044052:	4b18      	ldr	r3, [pc, #96]	@ (80440b4 <UART_SetConfig+0x2e4>)
 8044054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8044058:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 804405c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8044060:	d01a      	beq.n	8044098 <UART_SetConfig+0x2c8>
 8044062:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8044066:	d81b      	bhi.n	80440a0 <UART_SetConfig+0x2d0>
 8044068:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 804406c:	d00c      	beq.n	8044088 <UART_SetConfig+0x2b8>
 804406e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8044072:	d815      	bhi.n	80440a0 <UART_SetConfig+0x2d0>
 8044074:	2b00      	cmp	r3, #0
 8044076:	d003      	beq.n	8044080 <UART_SetConfig+0x2b0>
 8044078:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 804407c:	d008      	beq.n	8044090 <UART_SetConfig+0x2c0>
 804407e:	e00f      	b.n	80440a0 <UART_SetConfig+0x2d0>
 8044080:	2300      	movs	r3, #0
 8044082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044086:	e022      	b.n	80440ce <UART_SetConfig+0x2fe>
 8044088:	2302      	movs	r3, #2
 804408a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 804408e:	e01e      	b.n	80440ce <UART_SetConfig+0x2fe>
 8044090:	2304      	movs	r3, #4
 8044092:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8044096:	e01a      	b.n	80440ce <UART_SetConfig+0x2fe>
 8044098:	2308      	movs	r3, #8
 804409a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 804409e:	e016      	b.n	80440ce <UART_SetConfig+0x2fe>
 80440a0:	2310      	movs	r3, #16
 80440a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80440a6:	e012      	b.n	80440ce <UART_SetConfig+0x2fe>
 80440a8:	cfff69f3 	.word	0xcfff69f3
 80440ac:	40008000 	.word	0x40008000
 80440b0:	40013800 	.word	0x40013800
 80440b4:	40021000 	.word	0x40021000
 80440b8:	40004400 	.word	0x40004400
 80440bc:	40004800 	.word	0x40004800
 80440c0:	40004c00 	.word	0x40004c00
 80440c4:	40005000 	.word	0x40005000
 80440c8:	2310      	movs	r3, #16
 80440ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80440ce:	697b      	ldr	r3, [r7, #20]
 80440d0:	681b      	ldr	r3, [r3, #0]
 80440d2:	4ab0      	ldr	r2, [pc, #704]	@ (8044394 <UART_SetConfig+0x5c4>)
 80440d4:	4293      	cmp	r3, r2
 80440d6:	f040 809b 	bne.w	8044210 <UART_SetConfig+0x440>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80440da:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80440de:	2b08      	cmp	r3, #8
 80440e0:	d827      	bhi.n	8044132 <UART_SetConfig+0x362>
 80440e2:	a201      	add	r2, pc, #4	@ (adr r2, 80440e8 <UART_SetConfig+0x318>)
 80440e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80440e8:	0804410d 	.word	0x0804410d
 80440ec:	08044115 	.word	0x08044115
 80440f0:	0804411d 	.word	0x0804411d
 80440f4:	08044133 	.word	0x08044133
 80440f8:	08044123 	.word	0x08044123
 80440fc:	08044133 	.word	0x08044133
 8044100:	08044133 	.word	0x08044133
 8044104:	08044133 	.word	0x08044133
 8044108:	0804412b 	.word	0x0804412b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 804410c:	f7fe f938 	bl	8042380 <HAL_RCC_GetPCLK1Freq>
 8044110:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044112:	e014      	b.n	804413e <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8044114:	f7fe f948 	bl	80423a8 <HAL_RCC_GetPCLK2Freq>
 8044118:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 804411a:	e010      	b.n	804413e <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 804411c:	4b9e      	ldr	r3, [pc, #632]	@ (8044398 <UART_SetConfig+0x5c8>)
 804411e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8044120:	e00d      	b.n	804413e <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8044122:	f7fe f87d 	bl	8042220 <HAL_RCC_GetSysClockFreq>
 8044126:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044128:	e009      	b.n	804413e <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 804412a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 804412e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8044130:	e005      	b.n	804413e <UART_SetConfig+0x36e>
      default:
        pclk = 0U;
 8044132:	2300      	movs	r3, #0
 8044134:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8044136:	2301      	movs	r3, #1
 8044138:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 804413c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 804413e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044140:	2b00      	cmp	r3, #0
 8044142:	f000 8130 	beq.w	80443a6 <UART_SetConfig+0x5d6>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8044146:	697b      	ldr	r3, [r7, #20]
 8044148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 804414a:	4a94      	ldr	r2, [pc, #592]	@ (804439c <UART_SetConfig+0x5cc>)
 804414c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8044150:	461a      	mov	r2, r3
 8044152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044154:	fbb3 f3f2 	udiv	r3, r3, r2
 8044158:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 804415a:	697b      	ldr	r3, [r7, #20]
 804415c:	685a      	ldr	r2, [r3, #4]
 804415e:	4613      	mov	r3, r2
 8044160:	005b      	lsls	r3, r3, #1
 8044162:	4413      	add	r3, r2
 8044164:	69ba      	ldr	r2, [r7, #24]
 8044166:	429a      	cmp	r2, r3
 8044168:	d305      	bcc.n	8044176 <UART_SetConfig+0x3a6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 804416a:	697b      	ldr	r3, [r7, #20]
 804416c:	685b      	ldr	r3, [r3, #4]
 804416e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8044170:	69ba      	ldr	r2, [r7, #24]
 8044172:	429a      	cmp	r2, r3
 8044174:	d903      	bls.n	804417e <UART_SetConfig+0x3ae>
      {
        ret = HAL_ERROR;
 8044176:	2301      	movs	r3, #1
 8044178:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 804417c:	e113      	b.n	80443a6 <UART_SetConfig+0x5d6>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 804417e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044180:	2200      	movs	r2, #0
 8044182:	60bb      	str	r3, [r7, #8]
 8044184:	60fa      	str	r2, [r7, #12]
 8044186:	697b      	ldr	r3, [r7, #20]
 8044188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 804418a:	4a84      	ldr	r2, [pc, #528]	@ (804439c <UART_SetConfig+0x5cc>)
 804418c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8044190:	b29b      	uxth	r3, r3
 8044192:	2200      	movs	r2, #0
 8044194:	603b      	str	r3, [r7, #0]
 8044196:	607a      	str	r2, [r7, #4]
 8044198:	e9d7 2300 	ldrd	r2, r3, [r7]
 804419c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80441a0:	f7fc f84e 	bl	8040240 <__aeabi_uldivmod>
 80441a4:	4602      	mov	r2, r0
 80441a6:	460b      	mov	r3, r1
 80441a8:	4610      	mov	r0, r2
 80441aa:	4619      	mov	r1, r3
 80441ac:	f04f 0200 	mov.w	r2, #0
 80441b0:	f04f 0300 	mov.w	r3, #0
 80441b4:	020b      	lsls	r3, r1, #8
 80441b6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80441ba:	0202      	lsls	r2, r0, #8
 80441bc:	6979      	ldr	r1, [r7, #20]
 80441be:	6849      	ldr	r1, [r1, #4]
 80441c0:	0849      	lsrs	r1, r1, #1
 80441c2:	2000      	movs	r0, #0
 80441c4:	460c      	mov	r4, r1
 80441c6:	4605      	mov	r5, r0
 80441c8:	eb12 0804 	adds.w	r8, r2, r4
 80441cc:	eb43 0905 	adc.w	r9, r3, r5
 80441d0:	697b      	ldr	r3, [r7, #20]
 80441d2:	685b      	ldr	r3, [r3, #4]
 80441d4:	2200      	movs	r2, #0
 80441d6:	469a      	mov	sl, r3
 80441d8:	4693      	mov	fp, r2
 80441da:	4652      	mov	r2, sl
 80441dc:	465b      	mov	r3, fp
 80441de:	4640      	mov	r0, r8
 80441e0:	4649      	mov	r1, r9
 80441e2:	f7fc f82d 	bl	8040240 <__aeabi_uldivmod>
 80441e6:	4602      	mov	r2, r0
 80441e8:	460b      	mov	r3, r1
 80441ea:	4613      	mov	r3, r2
 80441ec:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80441ee:	6a3b      	ldr	r3, [r7, #32]
 80441f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80441f4:	d308      	bcc.n	8044208 <UART_SetConfig+0x438>
 80441f6:	6a3b      	ldr	r3, [r7, #32]
 80441f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80441fc:	d204      	bcs.n	8044208 <UART_SetConfig+0x438>
        {
          huart->Instance->BRR = usartdiv;
 80441fe:	697b      	ldr	r3, [r7, #20]
 8044200:	681b      	ldr	r3, [r3, #0]
 8044202:	6a3a      	ldr	r2, [r7, #32]
 8044204:	60da      	str	r2, [r3, #12]
 8044206:	e0ce      	b.n	80443a6 <UART_SetConfig+0x5d6>
        }
        else
        {
          ret = HAL_ERROR;
 8044208:	2301      	movs	r3, #1
 804420a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 804420e:	e0ca      	b.n	80443a6 <UART_SetConfig+0x5d6>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8044210:	697b      	ldr	r3, [r7, #20]
 8044212:	69db      	ldr	r3, [r3, #28]
 8044214:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8044218:	d166      	bne.n	80442e8 <UART_SetConfig+0x518>
  {
    switch (clocksource)
 804421a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 804421e:	2b08      	cmp	r3, #8
 8044220:	d827      	bhi.n	8044272 <UART_SetConfig+0x4a2>
 8044222:	a201      	add	r2, pc, #4	@ (adr r2, 8044228 <UART_SetConfig+0x458>)
 8044224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8044228:	0804424d 	.word	0x0804424d
 804422c:	08044255 	.word	0x08044255
 8044230:	0804425d 	.word	0x0804425d
 8044234:	08044273 	.word	0x08044273
 8044238:	08044263 	.word	0x08044263
 804423c:	08044273 	.word	0x08044273
 8044240:	08044273 	.word	0x08044273
 8044244:	08044273 	.word	0x08044273
 8044248:	0804426b 	.word	0x0804426b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 804424c:	f7fe f898 	bl	8042380 <HAL_RCC_GetPCLK1Freq>
 8044250:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044252:	e014      	b.n	804427e <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8044254:	f7fe f8a8 	bl	80423a8 <HAL_RCC_GetPCLK2Freq>
 8044258:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 804425a:	e010      	b.n	804427e <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 804425c:	4b4e      	ldr	r3, [pc, #312]	@ (8044398 <UART_SetConfig+0x5c8>)
 804425e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8044260:	e00d      	b.n	804427e <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8044262:	f7fd ffdd 	bl	8042220 <HAL_RCC_GetSysClockFreq>
 8044266:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044268:	e009      	b.n	804427e <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 804426a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 804426e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8044270:	e005      	b.n	804427e <UART_SetConfig+0x4ae>
      default:
        pclk = 0U;
 8044272:	2300      	movs	r3, #0
 8044274:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8044276:	2301      	movs	r3, #1
 8044278:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 804427c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 804427e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044280:	2b00      	cmp	r3, #0
 8044282:	f000 8090 	beq.w	80443a6 <UART_SetConfig+0x5d6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8044286:	697b      	ldr	r3, [r7, #20]
 8044288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 804428a:	4a44      	ldr	r2, [pc, #272]	@ (804439c <UART_SetConfig+0x5cc>)
 804428c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8044290:	461a      	mov	r2, r3
 8044292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044294:	fbb3 f3f2 	udiv	r3, r3, r2
 8044298:	005a      	lsls	r2, r3, #1
 804429a:	697b      	ldr	r3, [r7, #20]
 804429c:	685b      	ldr	r3, [r3, #4]
 804429e:	085b      	lsrs	r3, r3, #1
 80442a0:	441a      	add	r2, r3
 80442a2:	697b      	ldr	r3, [r7, #20]
 80442a4:	685b      	ldr	r3, [r3, #4]
 80442a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80442aa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80442ac:	6a3b      	ldr	r3, [r7, #32]
 80442ae:	2b0f      	cmp	r3, #15
 80442b0:	d916      	bls.n	80442e0 <UART_SetConfig+0x510>
 80442b2:	6a3b      	ldr	r3, [r7, #32]
 80442b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80442b8:	d212      	bcs.n	80442e0 <UART_SetConfig+0x510>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80442ba:	6a3b      	ldr	r3, [r7, #32]
 80442bc:	b29b      	uxth	r3, r3
 80442be:	f023 030f 	bic.w	r3, r3, #15
 80442c2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80442c4:	6a3b      	ldr	r3, [r7, #32]
 80442c6:	085b      	lsrs	r3, r3, #1
 80442c8:	b29b      	uxth	r3, r3
 80442ca:	f003 0307 	and.w	r3, r3, #7
 80442ce:	b29a      	uxth	r2, r3
 80442d0:	8bfb      	ldrh	r3, [r7, #30]
 80442d2:	4313      	orrs	r3, r2
 80442d4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80442d6:	697b      	ldr	r3, [r7, #20]
 80442d8:	681b      	ldr	r3, [r3, #0]
 80442da:	8bfa      	ldrh	r2, [r7, #30]
 80442dc:	60da      	str	r2, [r3, #12]
 80442de:	e062      	b.n	80443a6 <UART_SetConfig+0x5d6>
      }
      else
      {
        ret = HAL_ERROR;
 80442e0:	2301      	movs	r3, #1
 80442e2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80442e6:	e05e      	b.n	80443a6 <UART_SetConfig+0x5d6>
      }
    }
  }
  else
  {
    switch (clocksource)
 80442e8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80442ec:	2b08      	cmp	r3, #8
 80442ee:	d828      	bhi.n	8044342 <UART_SetConfig+0x572>
 80442f0:	a201      	add	r2, pc, #4	@ (adr r2, 80442f8 <UART_SetConfig+0x528>)
 80442f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80442f6:	bf00      	nop
 80442f8:	0804431d 	.word	0x0804431d
 80442fc:	08044325 	.word	0x08044325
 8044300:	0804432d 	.word	0x0804432d
 8044304:	08044343 	.word	0x08044343
 8044308:	08044333 	.word	0x08044333
 804430c:	08044343 	.word	0x08044343
 8044310:	08044343 	.word	0x08044343
 8044314:	08044343 	.word	0x08044343
 8044318:	0804433b 	.word	0x0804433b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 804431c:	f7fe f830 	bl	8042380 <HAL_RCC_GetPCLK1Freq>
 8044320:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044322:	e014      	b.n	804434e <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8044324:	f7fe f840 	bl	80423a8 <HAL_RCC_GetPCLK2Freq>
 8044328:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 804432a:	e010      	b.n	804434e <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 804432c:	4b1a      	ldr	r3, [pc, #104]	@ (8044398 <UART_SetConfig+0x5c8>)
 804432e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8044330:	e00d      	b.n	804434e <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8044332:	f7fd ff75 	bl	8042220 <HAL_RCC_GetSysClockFreq>
 8044336:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8044338:	e009      	b.n	804434e <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 804433a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 804433e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8044340:	e005      	b.n	804434e <UART_SetConfig+0x57e>
      default:
        pclk = 0U;
 8044342:	2300      	movs	r3, #0
 8044344:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8044346:	2301      	movs	r3, #1
 8044348:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 804434c:	bf00      	nop
    }

    if (pclk != 0U)
 804434e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044350:	2b00      	cmp	r3, #0
 8044352:	d028      	beq.n	80443a6 <UART_SetConfig+0x5d6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8044354:	697b      	ldr	r3, [r7, #20]
 8044356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8044358:	4a10      	ldr	r2, [pc, #64]	@ (804439c <UART_SetConfig+0x5cc>)
 804435a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 804435e:	461a      	mov	r2, r3
 8044360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8044362:	fbb3 f2f2 	udiv	r2, r3, r2
 8044366:	697b      	ldr	r3, [r7, #20]
 8044368:	685b      	ldr	r3, [r3, #4]
 804436a:	085b      	lsrs	r3, r3, #1
 804436c:	441a      	add	r2, r3
 804436e:	697b      	ldr	r3, [r7, #20]
 8044370:	685b      	ldr	r3, [r3, #4]
 8044372:	fbb2 f3f3 	udiv	r3, r2, r3
 8044376:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8044378:	6a3b      	ldr	r3, [r7, #32]
 804437a:	2b0f      	cmp	r3, #15
 804437c:	d910      	bls.n	80443a0 <UART_SetConfig+0x5d0>
 804437e:	6a3b      	ldr	r3, [r7, #32]
 8044380:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8044384:	d20c      	bcs.n	80443a0 <UART_SetConfig+0x5d0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8044386:	6a3b      	ldr	r3, [r7, #32]
 8044388:	b29a      	uxth	r2, r3
 804438a:	697b      	ldr	r3, [r7, #20]
 804438c:	681b      	ldr	r3, [r3, #0]
 804438e:	60da      	str	r2, [r3, #12]
 8044390:	e009      	b.n	80443a6 <UART_SetConfig+0x5d6>
 8044392:	bf00      	nop
 8044394:	40008000 	.word	0x40008000
 8044398:	00f42400 	.word	0x00f42400
 804439c:	080487a4 	.word	0x080487a4
      }
      else
      {
        ret = HAL_ERROR;
 80443a0:	2301      	movs	r3, #1
 80443a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80443a6:	697b      	ldr	r3, [r7, #20]
 80443a8:	2201      	movs	r2, #1
 80443aa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80443ae:	697b      	ldr	r3, [r7, #20]
 80443b0:	2201      	movs	r2, #1
 80443b2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80443b6:	697b      	ldr	r3, [r7, #20]
 80443b8:	2200      	movs	r2, #0
 80443ba:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80443bc:	697b      	ldr	r3, [r7, #20]
 80443be:	2200      	movs	r2, #0
 80443c0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80443c2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80443c6:	4618      	mov	r0, r3
 80443c8:	3730      	adds	r7, #48	@ 0x30
 80443ca:	46bd      	mov	sp, r7
 80443cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080443d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80443d0:	b480      	push	{r7}
 80443d2:	b083      	sub	sp, #12
 80443d4:	af00      	add	r7, sp, #0
 80443d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80443d8:	687b      	ldr	r3, [r7, #4]
 80443da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80443dc:	f003 0308 	and.w	r3, r3, #8
 80443e0:	2b00      	cmp	r3, #0
 80443e2:	d00a      	beq.n	80443fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80443e4:	687b      	ldr	r3, [r7, #4]
 80443e6:	681b      	ldr	r3, [r3, #0]
 80443e8:	685b      	ldr	r3, [r3, #4]
 80443ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80443ee:	687b      	ldr	r3, [r7, #4]
 80443f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80443f2:	687b      	ldr	r3, [r7, #4]
 80443f4:	681b      	ldr	r3, [r3, #0]
 80443f6:	430a      	orrs	r2, r1
 80443f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80443fa:	687b      	ldr	r3, [r7, #4]
 80443fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80443fe:	f003 0301 	and.w	r3, r3, #1
 8044402:	2b00      	cmp	r3, #0
 8044404:	d00a      	beq.n	804441c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8044406:	687b      	ldr	r3, [r7, #4]
 8044408:	681b      	ldr	r3, [r3, #0]
 804440a:	685b      	ldr	r3, [r3, #4]
 804440c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8044410:	687b      	ldr	r3, [r7, #4]
 8044412:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8044414:	687b      	ldr	r3, [r7, #4]
 8044416:	681b      	ldr	r3, [r3, #0]
 8044418:	430a      	orrs	r2, r1
 804441a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 804441c:	687b      	ldr	r3, [r7, #4]
 804441e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044420:	f003 0302 	and.w	r3, r3, #2
 8044424:	2b00      	cmp	r3, #0
 8044426:	d00a      	beq.n	804443e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8044428:	687b      	ldr	r3, [r7, #4]
 804442a:	681b      	ldr	r3, [r3, #0]
 804442c:	685b      	ldr	r3, [r3, #4]
 804442e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8044432:	687b      	ldr	r3, [r7, #4]
 8044434:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8044436:	687b      	ldr	r3, [r7, #4]
 8044438:	681b      	ldr	r3, [r3, #0]
 804443a:	430a      	orrs	r2, r1
 804443c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 804443e:	687b      	ldr	r3, [r7, #4]
 8044440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044442:	f003 0304 	and.w	r3, r3, #4
 8044446:	2b00      	cmp	r3, #0
 8044448:	d00a      	beq.n	8044460 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 804444a:	687b      	ldr	r3, [r7, #4]
 804444c:	681b      	ldr	r3, [r3, #0]
 804444e:	685b      	ldr	r3, [r3, #4]
 8044450:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8044454:	687b      	ldr	r3, [r7, #4]
 8044456:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8044458:	687b      	ldr	r3, [r7, #4]
 804445a:	681b      	ldr	r3, [r3, #0]
 804445c:	430a      	orrs	r2, r1
 804445e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8044460:	687b      	ldr	r3, [r7, #4]
 8044462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044464:	f003 0310 	and.w	r3, r3, #16
 8044468:	2b00      	cmp	r3, #0
 804446a:	d00a      	beq.n	8044482 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 804446c:	687b      	ldr	r3, [r7, #4]
 804446e:	681b      	ldr	r3, [r3, #0]
 8044470:	689b      	ldr	r3, [r3, #8]
 8044472:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8044476:	687b      	ldr	r3, [r7, #4]
 8044478:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 804447a:	687b      	ldr	r3, [r7, #4]
 804447c:	681b      	ldr	r3, [r3, #0]
 804447e:	430a      	orrs	r2, r1
 8044480:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8044482:	687b      	ldr	r3, [r7, #4]
 8044484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8044486:	f003 0320 	and.w	r3, r3, #32
 804448a:	2b00      	cmp	r3, #0
 804448c:	d00a      	beq.n	80444a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 804448e:	687b      	ldr	r3, [r7, #4]
 8044490:	681b      	ldr	r3, [r3, #0]
 8044492:	689b      	ldr	r3, [r3, #8]
 8044494:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8044498:	687b      	ldr	r3, [r7, #4]
 804449a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 804449c:	687b      	ldr	r3, [r7, #4]
 804449e:	681b      	ldr	r3, [r3, #0]
 80444a0:	430a      	orrs	r2, r1
 80444a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80444a4:	687b      	ldr	r3, [r7, #4]
 80444a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80444a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80444ac:	2b00      	cmp	r3, #0
 80444ae:	d01a      	beq.n	80444e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80444b0:	687b      	ldr	r3, [r7, #4]
 80444b2:	681b      	ldr	r3, [r3, #0]
 80444b4:	685b      	ldr	r3, [r3, #4]
 80444b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80444ba:	687b      	ldr	r3, [r7, #4]
 80444bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80444be:	687b      	ldr	r3, [r7, #4]
 80444c0:	681b      	ldr	r3, [r3, #0]
 80444c2:	430a      	orrs	r2, r1
 80444c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80444c6:	687b      	ldr	r3, [r7, #4]
 80444c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80444ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80444ce:	d10a      	bne.n	80444e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80444d0:	687b      	ldr	r3, [r7, #4]
 80444d2:	681b      	ldr	r3, [r3, #0]
 80444d4:	685b      	ldr	r3, [r3, #4]
 80444d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80444da:	687b      	ldr	r3, [r7, #4]
 80444dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80444de:	687b      	ldr	r3, [r7, #4]
 80444e0:	681b      	ldr	r3, [r3, #0]
 80444e2:	430a      	orrs	r2, r1
 80444e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80444e6:	687b      	ldr	r3, [r7, #4]
 80444e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80444ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80444ee:	2b00      	cmp	r3, #0
 80444f0:	d00a      	beq.n	8044508 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80444f2:	687b      	ldr	r3, [r7, #4]
 80444f4:	681b      	ldr	r3, [r3, #0]
 80444f6:	685b      	ldr	r3, [r3, #4]
 80444f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80444fc:	687b      	ldr	r3, [r7, #4]
 80444fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8044500:	687b      	ldr	r3, [r7, #4]
 8044502:	681b      	ldr	r3, [r3, #0]
 8044504:	430a      	orrs	r2, r1
 8044506:	605a      	str	r2, [r3, #4]
  }
}
 8044508:	bf00      	nop
 804450a:	370c      	adds	r7, #12
 804450c:	46bd      	mov	sp, r7
 804450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044512:	4770      	bx	lr

08044514 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8044514:	b580      	push	{r7, lr}
 8044516:	b098      	sub	sp, #96	@ 0x60
 8044518:	af02      	add	r7, sp, #8
 804451a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 804451c:	687b      	ldr	r3, [r7, #4]
 804451e:	2200      	movs	r2, #0
 8044520:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8044524:	f7fc fc90 	bl	8040e48 <HAL_GetTick>
 8044528:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 804452a:	687b      	ldr	r3, [r7, #4]
 804452c:	681b      	ldr	r3, [r3, #0]
 804452e:	681b      	ldr	r3, [r3, #0]
 8044530:	f003 0308 	and.w	r3, r3, #8
 8044534:	2b08      	cmp	r3, #8
 8044536:	d12f      	bne.n	8044598 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8044538:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 804453c:	9300      	str	r3, [sp, #0]
 804453e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8044540:	2200      	movs	r2, #0
 8044542:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8044546:	6878      	ldr	r0, [r7, #4]
 8044548:	f000 f88e 	bl	8044668 <UART_WaitOnFlagUntilTimeout>
 804454c:	4603      	mov	r3, r0
 804454e:	2b00      	cmp	r3, #0
 8044550:	d022      	beq.n	8044598 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8044552:	687b      	ldr	r3, [r7, #4]
 8044554:	681b      	ldr	r3, [r3, #0]
 8044556:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8044558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 804455a:	e853 3f00 	ldrex	r3, [r3]
 804455e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8044560:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8044562:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8044566:	653b      	str	r3, [r7, #80]	@ 0x50
 8044568:	687b      	ldr	r3, [r7, #4]
 804456a:	681b      	ldr	r3, [r3, #0]
 804456c:	461a      	mov	r2, r3
 804456e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8044570:	647b      	str	r3, [r7, #68]	@ 0x44
 8044572:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8044574:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8044576:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8044578:	e841 2300 	strex	r3, r2, [r1]
 804457c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 804457e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8044580:	2b00      	cmp	r3, #0
 8044582:	d1e6      	bne.n	8044552 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8044584:	687b      	ldr	r3, [r7, #4]
 8044586:	2220      	movs	r2, #32
 8044588:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 804458c:	687b      	ldr	r3, [r7, #4]
 804458e:	2200      	movs	r2, #0
 8044590:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8044594:	2303      	movs	r3, #3
 8044596:	e063      	b.n	8044660 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8044598:	687b      	ldr	r3, [r7, #4]
 804459a:	681b      	ldr	r3, [r3, #0]
 804459c:	681b      	ldr	r3, [r3, #0]
 804459e:	f003 0304 	and.w	r3, r3, #4
 80445a2:	2b04      	cmp	r3, #4
 80445a4:	d149      	bne.n	804463a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80445a6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80445aa:	9300      	str	r3, [sp, #0]
 80445ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80445ae:	2200      	movs	r2, #0
 80445b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80445b4:	6878      	ldr	r0, [r7, #4]
 80445b6:	f000 f857 	bl	8044668 <UART_WaitOnFlagUntilTimeout>
 80445ba:	4603      	mov	r3, r0
 80445bc:	2b00      	cmp	r3, #0
 80445be:	d03c      	beq.n	804463a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80445c0:	687b      	ldr	r3, [r7, #4]
 80445c2:	681b      	ldr	r3, [r3, #0]
 80445c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80445c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80445c8:	e853 3f00 	ldrex	r3, [r3]
 80445cc:	623b      	str	r3, [r7, #32]
   return(result);
 80445ce:	6a3b      	ldr	r3, [r7, #32]
 80445d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80445d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80445d6:	687b      	ldr	r3, [r7, #4]
 80445d8:	681b      	ldr	r3, [r3, #0]
 80445da:	461a      	mov	r2, r3
 80445dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80445de:	633b      	str	r3, [r7, #48]	@ 0x30
 80445e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80445e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80445e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80445e6:	e841 2300 	strex	r3, r2, [r1]
 80445ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80445ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80445ee:	2b00      	cmp	r3, #0
 80445f0:	d1e6      	bne.n	80445c0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80445f2:	687b      	ldr	r3, [r7, #4]
 80445f4:	681b      	ldr	r3, [r3, #0]
 80445f6:	3308      	adds	r3, #8
 80445f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80445fa:	693b      	ldr	r3, [r7, #16]
 80445fc:	e853 3f00 	ldrex	r3, [r3]
 8044600:	60fb      	str	r3, [r7, #12]
   return(result);
 8044602:	68fb      	ldr	r3, [r7, #12]
 8044604:	f023 0301 	bic.w	r3, r3, #1
 8044608:	64bb      	str	r3, [r7, #72]	@ 0x48
 804460a:	687b      	ldr	r3, [r7, #4]
 804460c:	681b      	ldr	r3, [r3, #0]
 804460e:	3308      	adds	r3, #8
 8044610:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8044612:	61fa      	str	r2, [r7, #28]
 8044614:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8044616:	69b9      	ldr	r1, [r7, #24]
 8044618:	69fa      	ldr	r2, [r7, #28]
 804461a:	e841 2300 	strex	r3, r2, [r1]
 804461e:	617b      	str	r3, [r7, #20]
   return(result);
 8044620:	697b      	ldr	r3, [r7, #20]
 8044622:	2b00      	cmp	r3, #0
 8044624:	d1e5      	bne.n	80445f2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8044626:	687b      	ldr	r3, [r7, #4]
 8044628:	2220      	movs	r2, #32
 804462a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 804462e:	687b      	ldr	r3, [r7, #4]
 8044630:	2200      	movs	r2, #0
 8044632:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8044636:	2303      	movs	r3, #3
 8044638:	e012      	b.n	8044660 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 804463a:	687b      	ldr	r3, [r7, #4]
 804463c:	2220      	movs	r2, #32
 804463e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8044642:	687b      	ldr	r3, [r7, #4]
 8044644:	2220      	movs	r2, #32
 8044646:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 804464a:	687b      	ldr	r3, [r7, #4]
 804464c:	2200      	movs	r2, #0
 804464e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8044650:	687b      	ldr	r3, [r7, #4]
 8044652:	2200      	movs	r2, #0
 8044654:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8044656:	687b      	ldr	r3, [r7, #4]
 8044658:	2200      	movs	r2, #0
 804465a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 804465e:	2300      	movs	r3, #0
}
 8044660:	4618      	mov	r0, r3
 8044662:	3758      	adds	r7, #88	@ 0x58
 8044664:	46bd      	mov	sp, r7
 8044666:	bd80      	pop	{r7, pc}

08044668 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8044668:	b580      	push	{r7, lr}
 804466a:	b084      	sub	sp, #16
 804466c:	af00      	add	r7, sp, #0
 804466e:	60f8      	str	r0, [r7, #12]
 8044670:	60b9      	str	r1, [r7, #8]
 8044672:	603b      	str	r3, [r7, #0]
 8044674:	4613      	mov	r3, r2
 8044676:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8044678:	e04f      	b.n	804471a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 804467a:	69bb      	ldr	r3, [r7, #24]
 804467c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8044680:	d04b      	beq.n	804471a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8044682:	f7fc fbe1 	bl	8040e48 <HAL_GetTick>
 8044686:	4602      	mov	r2, r0
 8044688:	683b      	ldr	r3, [r7, #0]
 804468a:	1ad3      	subs	r3, r2, r3
 804468c:	69ba      	ldr	r2, [r7, #24]
 804468e:	429a      	cmp	r2, r3
 8044690:	d302      	bcc.n	8044698 <UART_WaitOnFlagUntilTimeout+0x30>
 8044692:	69bb      	ldr	r3, [r7, #24]
 8044694:	2b00      	cmp	r3, #0
 8044696:	d101      	bne.n	804469c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8044698:	2303      	movs	r3, #3
 804469a:	e04e      	b.n	804473a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 804469c:	68fb      	ldr	r3, [r7, #12]
 804469e:	681b      	ldr	r3, [r3, #0]
 80446a0:	681b      	ldr	r3, [r3, #0]
 80446a2:	f003 0304 	and.w	r3, r3, #4
 80446a6:	2b00      	cmp	r3, #0
 80446a8:	d037      	beq.n	804471a <UART_WaitOnFlagUntilTimeout+0xb2>
 80446aa:	68bb      	ldr	r3, [r7, #8]
 80446ac:	2b80      	cmp	r3, #128	@ 0x80
 80446ae:	d034      	beq.n	804471a <UART_WaitOnFlagUntilTimeout+0xb2>
 80446b0:	68bb      	ldr	r3, [r7, #8]
 80446b2:	2b40      	cmp	r3, #64	@ 0x40
 80446b4:	d031      	beq.n	804471a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80446b6:	68fb      	ldr	r3, [r7, #12]
 80446b8:	681b      	ldr	r3, [r3, #0]
 80446ba:	69db      	ldr	r3, [r3, #28]
 80446bc:	f003 0308 	and.w	r3, r3, #8
 80446c0:	2b08      	cmp	r3, #8
 80446c2:	d110      	bne.n	80446e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80446c4:	68fb      	ldr	r3, [r7, #12]
 80446c6:	681b      	ldr	r3, [r3, #0]
 80446c8:	2208      	movs	r2, #8
 80446ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80446cc:	68f8      	ldr	r0, [r7, #12]
 80446ce:	f000 f838 	bl	8044742 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80446d2:	68fb      	ldr	r3, [r7, #12]
 80446d4:	2208      	movs	r2, #8
 80446d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80446da:	68fb      	ldr	r3, [r7, #12]
 80446dc:	2200      	movs	r2, #0
 80446de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80446e2:	2301      	movs	r3, #1
 80446e4:	e029      	b.n	804473a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80446e6:	68fb      	ldr	r3, [r7, #12]
 80446e8:	681b      	ldr	r3, [r3, #0]
 80446ea:	69db      	ldr	r3, [r3, #28]
 80446ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80446f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80446f4:	d111      	bne.n	804471a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80446f6:	68fb      	ldr	r3, [r7, #12]
 80446f8:	681b      	ldr	r3, [r3, #0]
 80446fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80446fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8044700:	68f8      	ldr	r0, [r7, #12]
 8044702:	f000 f81e 	bl	8044742 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8044706:	68fb      	ldr	r3, [r7, #12]
 8044708:	2220      	movs	r2, #32
 804470a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 804470e:	68fb      	ldr	r3, [r7, #12]
 8044710:	2200      	movs	r2, #0
 8044712:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8044716:	2303      	movs	r3, #3
 8044718:	e00f      	b.n	804473a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 804471a:	68fb      	ldr	r3, [r7, #12]
 804471c:	681b      	ldr	r3, [r3, #0]
 804471e:	69da      	ldr	r2, [r3, #28]
 8044720:	68bb      	ldr	r3, [r7, #8]
 8044722:	4013      	ands	r3, r2
 8044724:	68ba      	ldr	r2, [r7, #8]
 8044726:	429a      	cmp	r2, r3
 8044728:	bf0c      	ite	eq
 804472a:	2301      	moveq	r3, #1
 804472c:	2300      	movne	r3, #0
 804472e:	b2db      	uxtb	r3, r3
 8044730:	461a      	mov	r2, r3
 8044732:	79fb      	ldrb	r3, [r7, #7]
 8044734:	429a      	cmp	r2, r3
 8044736:	d0a0      	beq.n	804467a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8044738:	2300      	movs	r3, #0
}
 804473a:	4618      	mov	r0, r3
 804473c:	3710      	adds	r7, #16
 804473e:	46bd      	mov	sp, r7
 8044740:	bd80      	pop	{r7, pc}

08044742 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8044742:	b480      	push	{r7}
 8044744:	b095      	sub	sp, #84	@ 0x54
 8044746:	af00      	add	r7, sp, #0
 8044748:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 804474a:	687b      	ldr	r3, [r7, #4]
 804474c:	681b      	ldr	r3, [r3, #0]
 804474e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8044750:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8044752:	e853 3f00 	ldrex	r3, [r3]
 8044756:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8044758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 804475a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 804475e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8044760:	687b      	ldr	r3, [r7, #4]
 8044762:	681b      	ldr	r3, [r3, #0]
 8044764:	461a      	mov	r2, r3
 8044766:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8044768:	643b      	str	r3, [r7, #64]	@ 0x40
 804476a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 804476c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 804476e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8044770:	e841 2300 	strex	r3, r2, [r1]
 8044774:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8044776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8044778:	2b00      	cmp	r3, #0
 804477a:	d1e6      	bne.n	804474a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 804477c:	687b      	ldr	r3, [r7, #4]
 804477e:	681b      	ldr	r3, [r3, #0]
 8044780:	3308      	adds	r3, #8
 8044782:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8044784:	6a3b      	ldr	r3, [r7, #32]
 8044786:	e853 3f00 	ldrex	r3, [r3]
 804478a:	61fb      	str	r3, [r7, #28]
   return(result);
 804478c:	69fb      	ldr	r3, [r7, #28]
 804478e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8044792:	f023 0301 	bic.w	r3, r3, #1
 8044796:	64bb      	str	r3, [r7, #72]	@ 0x48
 8044798:	687b      	ldr	r3, [r7, #4]
 804479a:	681b      	ldr	r3, [r3, #0]
 804479c:	3308      	adds	r3, #8
 804479e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80447a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80447a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80447a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80447a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80447a8:	e841 2300 	strex	r3, r2, [r1]
 80447ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80447ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80447b0:	2b00      	cmp	r3, #0
 80447b2:	d1e3      	bne.n	804477c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80447b4:	687b      	ldr	r3, [r7, #4]
 80447b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80447b8:	2b01      	cmp	r3, #1
 80447ba:	d118      	bne.n	80447ee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80447bc:	687b      	ldr	r3, [r7, #4]
 80447be:	681b      	ldr	r3, [r3, #0]
 80447c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80447c2:	68fb      	ldr	r3, [r7, #12]
 80447c4:	e853 3f00 	ldrex	r3, [r3]
 80447c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80447ca:	68bb      	ldr	r3, [r7, #8]
 80447cc:	f023 0310 	bic.w	r3, r3, #16
 80447d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80447d2:	687b      	ldr	r3, [r7, #4]
 80447d4:	681b      	ldr	r3, [r3, #0]
 80447d6:	461a      	mov	r2, r3
 80447d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80447da:	61bb      	str	r3, [r7, #24]
 80447dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80447de:	6979      	ldr	r1, [r7, #20]
 80447e0:	69ba      	ldr	r2, [r7, #24]
 80447e2:	e841 2300 	strex	r3, r2, [r1]
 80447e6:	613b      	str	r3, [r7, #16]
   return(result);
 80447e8:	693b      	ldr	r3, [r7, #16]
 80447ea:	2b00      	cmp	r3, #0
 80447ec:	d1e6      	bne.n	80447bc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80447ee:	687b      	ldr	r3, [r7, #4]
 80447f0:	2220      	movs	r2, #32
 80447f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80447f6:	687b      	ldr	r3, [r7, #4]
 80447f8:	2200      	movs	r2, #0
 80447fa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80447fc:	687b      	ldr	r3, [r7, #4]
 80447fe:	2200      	movs	r2, #0
 8044800:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8044802:	bf00      	nop
 8044804:	3754      	adds	r7, #84	@ 0x54
 8044806:	46bd      	mov	sp, r7
 8044808:	f85d 7b04 	ldr.w	r7, [sp], #4
 804480c:	4770      	bx	lr

0804480e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 804480e:	b580      	push	{r7, lr}
 8044810:	b084      	sub	sp, #16
 8044812:	af00      	add	r7, sp, #0
 8044814:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8044816:	687b      	ldr	r3, [r7, #4]
 8044818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 804481a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 804481c:	68fb      	ldr	r3, [r7, #12]
 804481e:	2200      	movs	r2, #0
 8044820:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8044824:	68fb      	ldr	r3, [r7, #12]
 8044826:	2200      	movs	r2, #0
 8044828:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 804482c:	68f8      	ldr	r0, [r7, #12]
 804482e:	f7ff fab9 	bl	8043da4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8044832:	bf00      	nop
 8044834:	3710      	adds	r7, #16
 8044836:	46bd      	mov	sp, r7
 8044838:	bd80      	pop	{r7, pc}

0804483a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 804483a:	b580      	push	{r7, lr}
 804483c:	b088      	sub	sp, #32
 804483e:	af00      	add	r7, sp, #0
 8044840:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8044842:	687b      	ldr	r3, [r7, #4]
 8044844:	681b      	ldr	r3, [r3, #0]
 8044846:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8044848:	68fb      	ldr	r3, [r7, #12]
 804484a:	e853 3f00 	ldrex	r3, [r3]
 804484e:	60bb      	str	r3, [r7, #8]
   return(result);
 8044850:	68bb      	ldr	r3, [r7, #8]
 8044852:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8044856:	61fb      	str	r3, [r7, #28]
 8044858:	687b      	ldr	r3, [r7, #4]
 804485a:	681b      	ldr	r3, [r3, #0]
 804485c:	461a      	mov	r2, r3
 804485e:	69fb      	ldr	r3, [r7, #28]
 8044860:	61bb      	str	r3, [r7, #24]
 8044862:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8044864:	6979      	ldr	r1, [r7, #20]
 8044866:	69ba      	ldr	r2, [r7, #24]
 8044868:	e841 2300 	strex	r3, r2, [r1]
 804486c:	613b      	str	r3, [r7, #16]
   return(result);
 804486e:	693b      	ldr	r3, [r7, #16]
 8044870:	2b00      	cmp	r3, #0
 8044872:	d1e6      	bne.n	8044842 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8044874:	687b      	ldr	r3, [r7, #4]
 8044876:	2220      	movs	r2, #32
 8044878:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 804487c:	687b      	ldr	r3, [r7, #4]
 804487e:	2200      	movs	r2, #0
 8044880:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8044882:	6878      	ldr	r0, [r7, #4]
 8044884:	f7ff fa84 	bl	8043d90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8044888:	bf00      	nop
 804488a:	3720      	adds	r7, #32
 804488c:	46bd      	mov	sp, r7
 804488e:	bd80      	pop	{r7, pc}

08044890 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8044890:	b480      	push	{r7}
 8044892:	b083      	sub	sp, #12
 8044894:	af00      	add	r7, sp, #0
 8044896:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8044898:	bf00      	nop
 804489a:	370c      	adds	r7, #12
 804489c:	46bd      	mov	sp, r7
 804489e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80448a2:	4770      	bx	lr

080448a4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80448a4:	b480      	push	{r7}
 80448a6:	b083      	sub	sp, #12
 80448a8:	af00      	add	r7, sp, #0
 80448aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80448ac:	bf00      	nop
 80448ae:	370c      	adds	r7, #12
 80448b0:	46bd      	mov	sp, r7
 80448b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80448b6:	4770      	bx	lr

080448b8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80448b8:	b480      	push	{r7}
 80448ba:	b083      	sub	sp, #12
 80448bc:	af00      	add	r7, sp, #0
 80448be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80448c0:	bf00      	nop
 80448c2:	370c      	adds	r7, #12
 80448c4:	46bd      	mov	sp, r7
 80448c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80448ca:	4770      	bx	lr

080448cc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80448cc:	b480      	push	{r7}
 80448ce:	b085      	sub	sp, #20
 80448d0:	af00      	add	r7, sp, #0
 80448d2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80448d4:	687b      	ldr	r3, [r7, #4]
 80448d6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80448da:	2b01      	cmp	r3, #1
 80448dc:	d101      	bne.n	80448e2 <HAL_UARTEx_DisableFifoMode+0x16>
 80448de:	2302      	movs	r3, #2
 80448e0:	e027      	b.n	8044932 <HAL_UARTEx_DisableFifoMode+0x66>
 80448e2:	687b      	ldr	r3, [r7, #4]
 80448e4:	2201      	movs	r2, #1
 80448e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80448ea:	687b      	ldr	r3, [r7, #4]
 80448ec:	2224      	movs	r2, #36	@ 0x24
 80448ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80448f2:	687b      	ldr	r3, [r7, #4]
 80448f4:	681b      	ldr	r3, [r3, #0]
 80448f6:	681b      	ldr	r3, [r3, #0]
 80448f8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80448fa:	687b      	ldr	r3, [r7, #4]
 80448fc:	681b      	ldr	r3, [r3, #0]
 80448fe:	681a      	ldr	r2, [r3, #0]
 8044900:	687b      	ldr	r3, [r7, #4]
 8044902:	681b      	ldr	r3, [r3, #0]
 8044904:	f022 0201 	bic.w	r2, r2, #1
 8044908:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 804490a:	68fb      	ldr	r3, [r7, #12]
 804490c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8044910:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8044912:	687b      	ldr	r3, [r7, #4]
 8044914:	2200      	movs	r2, #0
 8044916:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8044918:	687b      	ldr	r3, [r7, #4]
 804491a:	681b      	ldr	r3, [r3, #0]
 804491c:	68fa      	ldr	r2, [r7, #12]
 804491e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8044920:	687b      	ldr	r3, [r7, #4]
 8044922:	2220      	movs	r2, #32
 8044924:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8044928:	687b      	ldr	r3, [r7, #4]
 804492a:	2200      	movs	r2, #0
 804492c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8044930:	2300      	movs	r3, #0
}
 8044932:	4618      	mov	r0, r3
 8044934:	3714      	adds	r7, #20
 8044936:	46bd      	mov	sp, r7
 8044938:	f85d 7b04 	ldr.w	r7, [sp], #4
 804493c:	4770      	bx	lr

0804493e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 804493e:	b580      	push	{r7, lr}
 8044940:	b084      	sub	sp, #16
 8044942:	af00      	add	r7, sp, #0
 8044944:	6078      	str	r0, [r7, #4]
 8044946:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8044948:	687b      	ldr	r3, [r7, #4]
 804494a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 804494e:	2b01      	cmp	r3, #1
 8044950:	d101      	bne.n	8044956 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8044952:	2302      	movs	r3, #2
 8044954:	e02d      	b.n	80449b2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8044956:	687b      	ldr	r3, [r7, #4]
 8044958:	2201      	movs	r2, #1
 804495a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 804495e:	687b      	ldr	r3, [r7, #4]
 8044960:	2224      	movs	r2, #36	@ 0x24
 8044962:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8044966:	687b      	ldr	r3, [r7, #4]
 8044968:	681b      	ldr	r3, [r3, #0]
 804496a:	681b      	ldr	r3, [r3, #0]
 804496c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 804496e:	687b      	ldr	r3, [r7, #4]
 8044970:	681b      	ldr	r3, [r3, #0]
 8044972:	681a      	ldr	r2, [r3, #0]
 8044974:	687b      	ldr	r3, [r7, #4]
 8044976:	681b      	ldr	r3, [r3, #0]
 8044978:	f022 0201 	bic.w	r2, r2, #1
 804497c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 804497e:	687b      	ldr	r3, [r7, #4]
 8044980:	681b      	ldr	r3, [r3, #0]
 8044982:	689b      	ldr	r3, [r3, #8]
 8044984:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8044988:	687b      	ldr	r3, [r7, #4]
 804498a:	681b      	ldr	r3, [r3, #0]
 804498c:	683a      	ldr	r2, [r7, #0]
 804498e:	430a      	orrs	r2, r1
 8044990:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8044992:	6878      	ldr	r0, [r7, #4]
 8044994:	f000 f850 	bl	8044a38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8044998:	687b      	ldr	r3, [r7, #4]
 804499a:	681b      	ldr	r3, [r3, #0]
 804499c:	68fa      	ldr	r2, [r7, #12]
 804499e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80449a0:	687b      	ldr	r3, [r7, #4]
 80449a2:	2220      	movs	r2, #32
 80449a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80449a8:	687b      	ldr	r3, [r7, #4]
 80449aa:	2200      	movs	r2, #0
 80449ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80449b0:	2300      	movs	r3, #0
}
 80449b2:	4618      	mov	r0, r3
 80449b4:	3710      	adds	r7, #16
 80449b6:	46bd      	mov	sp, r7
 80449b8:	bd80      	pop	{r7, pc}

080449ba <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80449ba:	b580      	push	{r7, lr}
 80449bc:	b084      	sub	sp, #16
 80449be:	af00      	add	r7, sp, #0
 80449c0:	6078      	str	r0, [r7, #4]
 80449c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80449c4:	687b      	ldr	r3, [r7, #4]
 80449c6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80449ca:	2b01      	cmp	r3, #1
 80449cc:	d101      	bne.n	80449d2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80449ce:	2302      	movs	r3, #2
 80449d0:	e02d      	b.n	8044a2e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80449d2:	687b      	ldr	r3, [r7, #4]
 80449d4:	2201      	movs	r2, #1
 80449d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80449da:	687b      	ldr	r3, [r7, #4]
 80449dc:	2224      	movs	r2, #36	@ 0x24
 80449de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80449e2:	687b      	ldr	r3, [r7, #4]
 80449e4:	681b      	ldr	r3, [r3, #0]
 80449e6:	681b      	ldr	r3, [r3, #0]
 80449e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80449ea:	687b      	ldr	r3, [r7, #4]
 80449ec:	681b      	ldr	r3, [r3, #0]
 80449ee:	681a      	ldr	r2, [r3, #0]
 80449f0:	687b      	ldr	r3, [r7, #4]
 80449f2:	681b      	ldr	r3, [r3, #0]
 80449f4:	f022 0201 	bic.w	r2, r2, #1
 80449f8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80449fa:	687b      	ldr	r3, [r7, #4]
 80449fc:	681b      	ldr	r3, [r3, #0]
 80449fe:	689b      	ldr	r3, [r3, #8]
 8044a00:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8044a04:	687b      	ldr	r3, [r7, #4]
 8044a06:	681b      	ldr	r3, [r3, #0]
 8044a08:	683a      	ldr	r2, [r7, #0]
 8044a0a:	430a      	orrs	r2, r1
 8044a0c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8044a0e:	6878      	ldr	r0, [r7, #4]
 8044a10:	f000 f812 	bl	8044a38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8044a14:	687b      	ldr	r3, [r7, #4]
 8044a16:	681b      	ldr	r3, [r3, #0]
 8044a18:	68fa      	ldr	r2, [r7, #12]
 8044a1a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8044a1c:	687b      	ldr	r3, [r7, #4]
 8044a1e:	2220      	movs	r2, #32
 8044a20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8044a24:	687b      	ldr	r3, [r7, #4]
 8044a26:	2200      	movs	r2, #0
 8044a28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8044a2c:	2300      	movs	r3, #0
}
 8044a2e:	4618      	mov	r0, r3
 8044a30:	3710      	adds	r7, #16
 8044a32:	46bd      	mov	sp, r7
 8044a34:	bd80      	pop	{r7, pc}
	...

08044a38 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8044a38:	b480      	push	{r7}
 8044a3a:	b085      	sub	sp, #20
 8044a3c:	af00      	add	r7, sp, #0
 8044a3e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8044a40:	687b      	ldr	r3, [r7, #4]
 8044a42:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8044a44:	2b00      	cmp	r3, #0
 8044a46:	d108      	bne.n	8044a5a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8044a48:	687b      	ldr	r3, [r7, #4]
 8044a4a:	2201      	movs	r2, #1
 8044a4c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8044a50:	687b      	ldr	r3, [r7, #4]
 8044a52:	2201      	movs	r2, #1
 8044a54:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8044a58:	e031      	b.n	8044abe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8044a5a:	2308      	movs	r3, #8
 8044a5c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8044a5e:	2308      	movs	r3, #8
 8044a60:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8044a62:	687b      	ldr	r3, [r7, #4]
 8044a64:	681b      	ldr	r3, [r3, #0]
 8044a66:	689b      	ldr	r3, [r3, #8]
 8044a68:	0e5b      	lsrs	r3, r3, #25
 8044a6a:	b2db      	uxtb	r3, r3
 8044a6c:	f003 0307 	and.w	r3, r3, #7
 8044a70:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8044a72:	687b      	ldr	r3, [r7, #4]
 8044a74:	681b      	ldr	r3, [r3, #0]
 8044a76:	689b      	ldr	r3, [r3, #8]
 8044a78:	0f5b      	lsrs	r3, r3, #29
 8044a7a:	b2db      	uxtb	r3, r3
 8044a7c:	f003 0307 	and.w	r3, r3, #7
 8044a80:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8044a82:	7bbb      	ldrb	r3, [r7, #14]
 8044a84:	7b3a      	ldrb	r2, [r7, #12]
 8044a86:	4911      	ldr	r1, [pc, #68]	@ (8044acc <UARTEx_SetNbDataToProcess+0x94>)
 8044a88:	5c8a      	ldrb	r2, [r1, r2]
 8044a8a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8044a8e:	7b3a      	ldrb	r2, [r7, #12]
 8044a90:	490f      	ldr	r1, [pc, #60]	@ (8044ad0 <UARTEx_SetNbDataToProcess+0x98>)
 8044a92:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8044a94:	fb93 f3f2 	sdiv	r3, r3, r2
 8044a98:	b29a      	uxth	r2, r3
 8044a9a:	687b      	ldr	r3, [r7, #4]
 8044a9c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8044aa0:	7bfb      	ldrb	r3, [r7, #15]
 8044aa2:	7b7a      	ldrb	r2, [r7, #13]
 8044aa4:	4909      	ldr	r1, [pc, #36]	@ (8044acc <UARTEx_SetNbDataToProcess+0x94>)
 8044aa6:	5c8a      	ldrb	r2, [r1, r2]
 8044aa8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8044aac:	7b7a      	ldrb	r2, [r7, #13]
 8044aae:	4908      	ldr	r1, [pc, #32]	@ (8044ad0 <UARTEx_SetNbDataToProcess+0x98>)
 8044ab0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8044ab2:	fb93 f3f2 	sdiv	r3, r3, r2
 8044ab6:	b29a      	uxth	r2, r3
 8044ab8:	687b      	ldr	r3, [r7, #4]
 8044aba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8044abe:	bf00      	nop
 8044ac0:	3714      	adds	r7, #20
 8044ac2:	46bd      	mov	sp, r7
 8044ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044ac8:	4770      	bx	lr
 8044aca:	bf00      	nop
 8044acc:	080487bc 	.word	0x080487bc
 8044ad0:	080487c4 	.word	0x080487c4

08044ad4 <__NVIC_SetPriority>:
{
 8044ad4:	b480      	push	{r7}
 8044ad6:	b083      	sub	sp, #12
 8044ad8:	af00      	add	r7, sp, #0
 8044ada:	4603      	mov	r3, r0
 8044adc:	6039      	str	r1, [r7, #0]
 8044ade:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8044ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8044ae4:	2b00      	cmp	r3, #0
 8044ae6:	db0a      	blt.n	8044afe <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8044ae8:	683b      	ldr	r3, [r7, #0]
 8044aea:	b2da      	uxtb	r2, r3
 8044aec:	490c      	ldr	r1, [pc, #48]	@ (8044b20 <__NVIC_SetPriority+0x4c>)
 8044aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8044af2:	0152      	lsls	r2, r2, #5
 8044af4:	b2d2      	uxtb	r2, r2
 8044af6:	440b      	add	r3, r1
 8044af8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8044afc:	e00a      	b.n	8044b14 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8044afe:	683b      	ldr	r3, [r7, #0]
 8044b00:	b2da      	uxtb	r2, r3
 8044b02:	4908      	ldr	r1, [pc, #32]	@ (8044b24 <__NVIC_SetPriority+0x50>)
 8044b04:	79fb      	ldrb	r3, [r7, #7]
 8044b06:	f003 030f 	and.w	r3, r3, #15
 8044b0a:	3b04      	subs	r3, #4
 8044b0c:	0152      	lsls	r2, r2, #5
 8044b0e:	b2d2      	uxtb	r2, r2
 8044b10:	440b      	add	r3, r1
 8044b12:	761a      	strb	r2, [r3, #24]
}
 8044b14:	bf00      	nop
 8044b16:	370c      	adds	r7, #12
 8044b18:	46bd      	mov	sp, r7
 8044b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044b1e:	4770      	bx	lr
 8044b20:	e000e100 	.word	0xe000e100
 8044b24:	e000ed00 	.word	0xe000ed00

08044b28 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8044b28:	b580      	push	{r7, lr}
 8044b2a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8044b2c:	4b05      	ldr	r3, [pc, #20]	@ (8044b44 <SysTick_Handler+0x1c>)
 8044b2e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8044b30:	f002 f958 	bl	8046de4 <xTaskGetSchedulerState>
 8044b34:	4603      	mov	r3, r0
 8044b36:	2b01      	cmp	r3, #1
 8044b38:	d001      	beq.n	8044b3e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8044b3a:	f000 fc33 	bl	80453a4 <xPortSysTickHandler>
  }
}
 8044b3e:	bf00      	nop
 8044b40:	bd80      	pop	{r7, pc}
 8044b42:	bf00      	nop
 8044b44:	e000e010 	.word	0xe000e010

08044b48 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8044b48:	b580      	push	{r7, lr}
 8044b4a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8044b4c:	2100      	movs	r1, #0
 8044b4e:	f06f 0004 	mvn.w	r0, #4
 8044b52:	f7ff ffbf 	bl	8044ad4 <__NVIC_SetPriority>
#endif
}
 8044b56:	bf00      	nop
 8044b58:	bd80      	pop	{r7, pc}
	...

08044b5c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8044b5c:	b480      	push	{r7}
 8044b5e:	b083      	sub	sp, #12
 8044b60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8044b62:	f3ef 8305 	mrs	r3, IPSR
 8044b66:	603b      	str	r3, [r7, #0]
  return(result);
 8044b68:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8044b6a:	2b00      	cmp	r3, #0
 8044b6c:	d003      	beq.n	8044b76 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8044b6e:	f06f 0305 	mvn.w	r3, #5
 8044b72:	607b      	str	r3, [r7, #4]
 8044b74:	e00c      	b.n	8044b90 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8044b76:	4b0a      	ldr	r3, [pc, #40]	@ (8044ba0 <osKernelInitialize+0x44>)
 8044b78:	681b      	ldr	r3, [r3, #0]
 8044b7a:	2b00      	cmp	r3, #0
 8044b7c:	d105      	bne.n	8044b8a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8044b7e:	4b08      	ldr	r3, [pc, #32]	@ (8044ba0 <osKernelInitialize+0x44>)
 8044b80:	2201      	movs	r2, #1
 8044b82:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8044b84:	2300      	movs	r3, #0
 8044b86:	607b      	str	r3, [r7, #4]
 8044b88:	e002      	b.n	8044b90 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8044b8a:	f04f 33ff 	mov.w	r3, #4294967295
 8044b8e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8044b90:	687b      	ldr	r3, [r7, #4]
}
 8044b92:	4618      	mov	r0, r3
 8044b94:	370c      	adds	r7, #12
 8044b96:	46bd      	mov	sp, r7
 8044b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044b9c:	4770      	bx	lr
 8044b9e:	bf00      	nop
 8044ba0:	20018190 	.word	0x20018190

08044ba4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8044ba4:	b580      	push	{r7, lr}
 8044ba6:	b082      	sub	sp, #8
 8044ba8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8044baa:	f3ef 8305 	mrs	r3, IPSR
 8044bae:	603b      	str	r3, [r7, #0]
  return(result);
 8044bb0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8044bb2:	2b00      	cmp	r3, #0
 8044bb4:	d003      	beq.n	8044bbe <osKernelStart+0x1a>
    stat = osErrorISR;
 8044bb6:	f06f 0305 	mvn.w	r3, #5
 8044bba:	607b      	str	r3, [r7, #4]
 8044bbc:	e010      	b.n	8044be0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8044bbe:	4b0b      	ldr	r3, [pc, #44]	@ (8044bec <osKernelStart+0x48>)
 8044bc0:	681b      	ldr	r3, [r3, #0]
 8044bc2:	2b01      	cmp	r3, #1
 8044bc4:	d109      	bne.n	8044bda <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8044bc6:	f7ff ffbf 	bl	8044b48 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8044bca:	4b08      	ldr	r3, [pc, #32]	@ (8044bec <osKernelStart+0x48>)
 8044bcc:	2202      	movs	r2, #2
 8044bce:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8044bd0:	f001 fcf4 	bl	80465bc <vTaskStartScheduler>
      stat = osOK;
 8044bd4:	2300      	movs	r3, #0
 8044bd6:	607b      	str	r3, [r7, #4]
 8044bd8:	e002      	b.n	8044be0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8044bda:	f04f 33ff 	mov.w	r3, #4294967295
 8044bde:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8044be0:	687b      	ldr	r3, [r7, #4]
}
 8044be2:	4618      	mov	r0, r3
 8044be4:	3708      	adds	r7, #8
 8044be6:	46bd      	mov	sp, r7
 8044be8:	bd80      	pop	{r7, pc}
 8044bea:	bf00      	nop
 8044bec:	20018190 	.word	0x20018190

08044bf0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8044bf0:	b580      	push	{r7, lr}
 8044bf2:	b08e      	sub	sp, #56	@ 0x38
 8044bf4:	af04      	add	r7, sp, #16
 8044bf6:	60f8      	str	r0, [r7, #12]
 8044bf8:	60b9      	str	r1, [r7, #8]
 8044bfa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8044bfc:	2300      	movs	r3, #0
 8044bfe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8044c00:	f3ef 8305 	mrs	r3, IPSR
 8044c04:	617b      	str	r3, [r7, #20]
  return(result);
 8044c06:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8044c08:	2b00      	cmp	r3, #0
 8044c0a:	d17f      	bne.n	8044d0c <osThreadNew+0x11c>
 8044c0c:	68fb      	ldr	r3, [r7, #12]
 8044c0e:	2b00      	cmp	r3, #0
 8044c10:	d07c      	beq.n	8044d0c <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 8044c12:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8044c16:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8044c18:	2318      	movs	r3, #24
 8044c1a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8044c1c:	2300      	movs	r3, #0
 8044c1e:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8044c20:	f04f 33ff 	mov.w	r3, #4294967295
 8044c24:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8044c26:	687b      	ldr	r3, [r7, #4]
 8044c28:	2b00      	cmp	r3, #0
 8044c2a:	d045      	beq.n	8044cb8 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 8044c2c:	687b      	ldr	r3, [r7, #4]
 8044c2e:	681b      	ldr	r3, [r3, #0]
 8044c30:	2b00      	cmp	r3, #0
 8044c32:	d002      	beq.n	8044c3a <osThreadNew+0x4a>
        name = attr->name;
 8044c34:	687b      	ldr	r3, [r7, #4]
 8044c36:	681b      	ldr	r3, [r3, #0]
 8044c38:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8044c3a:	687b      	ldr	r3, [r7, #4]
 8044c3c:	699b      	ldr	r3, [r3, #24]
 8044c3e:	2b00      	cmp	r3, #0
 8044c40:	d002      	beq.n	8044c48 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 8044c42:	687b      	ldr	r3, [r7, #4]
 8044c44:	699b      	ldr	r3, [r3, #24]
 8044c46:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8044c48:	69fb      	ldr	r3, [r7, #28]
 8044c4a:	2b00      	cmp	r3, #0
 8044c4c:	d008      	beq.n	8044c60 <osThreadNew+0x70>
 8044c4e:	69fb      	ldr	r3, [r7, #28]
 8044c50:	2b38      	cmp	r3, #56	@ 0x38
 8044c52:	d805      	bhi.n	8044c60 <osThreadNew+0x70>
 8044c54:	687b      	ldr	r3, [r7, #4]
 8044c56:	685b      	ldr	r3, [r3, #4]
 8044c58:	f003 0301 	and.w	r3, r3, #1
 8044c5c:	2b00      	cmp	r3, #0
 8044c5e:	d001      	beq.n	8044c64 <osThreadNew+0x74>
        return (NULL);
 8044c60:	2300      	movs	r3, #0
 8044c62:	e054      	b.n	8044d0e <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 8044c64:	687b      	ldr	r3, [r7, #4]
 8044c66:	695b      	ldr	r3, [r3, #20]
 8044c68:	2b00      	cmp	r3, #0
 8044c6a:	d003      	beq.n	8044c74 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8044c6c:	687b      	ldr	r3, [r7, #4]
 8044c6e:	695b      	ldr	r3, [r3, #20]
 8044c70:	089b      	lsrs	r3, r3, #2
 8044c72:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8044c74:	687b      	ldr	r3, [r7, #4]
 8044c76:	689b      	ldr	r3, [r3, #8]
 8044c78:	2b00      	cmp	r3, #0
 8044c7a:	d00e      	beq.n	8044c9a <osThreadNew+0xaa>
 8044c7c:	687b      	ldr	r3, [r7, #4]
 8044c7e:	68db      	ldr	r3, [r3, #12]
 8044c80:	2b5b      	cmp	r3, #91	@ 0x5b
 8044c82:	d90a      	bls.n	8044c9a <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8044c84:	687b      	ldr	r3, [r7, #4]
 8044c86:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8044c88:	2b00      	cmp	r3, #0
 8044c8a:	d006      	beq.n	8044c9a <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8044c8c:	687b      	ldr	r3, [r7, #4]
 8044c8e:	695b      	ldr	r3, [r3, #20]
 8044c90:	2b00      	cmp	r3, #0
 8044c92:	d002      	beq.n	8044c9a <osThreadNew+0xaa>
        mem = 1;
 8044c94:	2301      	movs	r3, #1
 8044c96:	61bb      	str	r3, [r7, #24]
 8044c98:	e010      	b.n	8044cbc <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8044c9a:	687b      	ldr	r3, [r7, #4]
 8044c9c:	689b      	ldr	r3, [r3, #8]
 8044c9e:	2b00      	cmp	r3, #0
 8044ca0:	d10c      	bne.n	8044cbc <osThreadNew+0xcc>
 8044ca2:	687b      	ldr	r3, [r7, #4]
 8044ca4:	68db      	ldr	r3, [r3, #12]
 8044ca6:	2b00      	cmp	r3, #0
 8044ca8:	d108      	bne.n	8044cbc <osThreadNew+0xcc>
 8044caa:	687b      	ldr	r3, [r7, #4]
 8044cac:	691b      	ldr	r3, [r3, #16]
 8044cae:	2b00      	cmp	r3, #0
 8044cb0:	d104      	bne.n	8044cbc <osThreadNew+0xcc>
          mem = 0;
 8044cb2:	2300      	movs	r3, #0
 8044cb4:	61bb      	str	r3, [r7, #24]
 8044cb6:	e001      	b.n	8044cbc <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 8044cb8:	2300      	movs	r3, #0
 8044cba:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8044cbc:	69bb      	ldr	r3, [r7, #24]
 8044cbe:	2b01      	cmp	r3, #1
 8044cc0:	d110      	bne.n	8044ce4 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8044cc2:	687b      	ldr	r3, [r7, #4]
 8044cc4:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8044cc6:	687a      	ldr	r2, [r7, #4]
 8044cc8:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8044cca:	9202      	str	r2, [sp, #8]
 8044ccc:	9301      	str	r3, [sp, #4]
 8044cce:	69fb      	ldr	r3, [r7, #28]
 8044cd0:	9300      	str	r3, [sp, #0]
 8044cd2:	68bb      	ldr	r3, [r7, #8]
 8044cd4:	6a3a      	ldr	r2, [r7, #32]
 8044cd6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8044cd8:	68f8      	ldr	r0, [r7, #12]
 8044cda:	f001 fac9 	bl	8046270 <xTaskCreateStatic>
 8044cde:	4603      	mov	r3, r0
 8044ce0:	613b      	str	r3, [r7, #16]
 8044ce2:	e013      	b.n	8044d0c <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 8044ce4:	69bb      	ldr	r3, [r7, #24]
 8044ce6:	2b00      	cmp	r3, #0
 8044ce8:	d110      	bne.n	8044d0c <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8044cea:	6a3b      	ldr	r3, [r7, #32]
 8044cec:	b29a      	uxth	r2, r3
 8044cee:	f107 0310 	add.w	r3, r7, #16
 8044cf2:	9301      	str	r3, [sp, #4]
 8044cf4:	69fb      	ldr	r3, [r7, #28]
 8044cf6:	9300      	str	r3, [sp, #0]
 8044cf8:	68bb      	ldr	r3, [r7, #8]
 8044cfa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8044cfc:	68f8      	ldr	r0, [r7, #12]
 8044cfe:	f001 faff 	bl	8046300 <xTaskCreate>
 8044d02:	4603      	mov	r3, r0
 8044d04:	2b01      	cmp	r3, #1
 8044d06:	d001      	beq.n	8044d0c <osThreadNew+0x11c>
            hTask = NULL;
 8044d08:	2300      	movs	r3, #0
 8044d0a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8044d0c:	693b      	ldr	r3, [r7, #16]
}
 8044d0e:	4618      	mov	r0, r3
 8044d10:	3728      	adds	r7, #40	@ 0x28
 8044d12:	46bd      	mov	sp, r7
 8044d14:	bd80      	pop	{r7, pc}

08044d16 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8044d16:	b580      	push	{r7, lr}
 8044d18:	b084      	sub	sp, #16
 8044d1a:	af00      	add	r7, sp, #0
 8044d1c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8044d1e:	f3ef 8305 	mrs	r3, IPSR
 8044d22:	60bb      	str	r3, [r7, #8]
  return(result);
 8044d24:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8044d26:	2b00      	cmp	r3, #0
 8044d28:	d003      	beq.n	8044d32 <osDelay+0x1c>
    stat = osErrorISR;
 8044d2a:	f06f 0305 	mvn.w	r3, #5
 8044d2e:	60fb      	str	r3, [r7, #12]
 8044d30:	e007      	b.n	8044d42 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8044d32:	2300      	movs	r3, #0
 8044d34:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8044d36:	687b      	ldr	r3, [r7, #4]
 8044d38:	2b00      	cmp	r3, #0
 8044d3a:	d002      	beq.n	8044d42 <osDelay+0x2c>
      vTaskDelay(ticks);
 8044d3c:	6878      	ldr	r0, [r7, #4]
 8044d3e:	f001 fc17 	bl	8046570 <vTaskDelay>
    }
  }

  return (stat);
 8044d42:	68fb      	ldr	r3, [r7, #12]
}
 8044d44:	4618      	mov	r0, r3
 8044d46:	3710      	adds	r7, #16
 8044d48:	46bd      	mov	sp, r7
 8044d4a:	bd80      	pop	{r7, pc}

08044d4c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8044d4c:	b480      	push	{r7}
 8044d4e:	b085      	sub	sp, #20
 8044d50:	af00      	add	r7, sp, #0
 8044d52:	60f8      	str	r0, [r7, #12]
 8044d54:	60b9      	str	r1, [r7, #8]
 8044d56:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8044d58:	68fb      	ldr	r3, [r7, #12]
 8044d5a:	4a07      	ldr	r2, [pc, #28]	@ (8044d78 <vApplicationGetIdleTaskMemory+0x2c>)
 8044d5c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8044d5e:	68bb      	ldr	r3, [r7, #8]
 8044d60:	4a06      	ldr	r2, [pc, #24]	@ (8044d7c <vApplicationGetIdleTaskMemory+0x30>)
 8044d62:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8044d64:	687b      	ldr	r3, [r7, #4]
 8044d66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8044d6a:	601a      	str	r2, [r3, #0]
}
 8044d6c:	bf00      	nop
 8044d6e:	3714      	adds	r7, #20
 8044d70:	46bd      	mov	sp, r7
 8044d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044d76:	4770      	bx	lr
 8044d78:	20018194 	.word	0x20018194
 8044d7c:	200181f0 	.word	0x200181f0

08044d80 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8044d80:	b480      	push	{r7}
 8044d82:	b085      	sub	sp, #20
 8044d84:	af00      	add	r7, sp, #0
 8044d86:	60f8      	str	r0, [r7, #12]
 8044d88:	60b9      	str	r1, [r7, #8]
 8044d8a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8044d8c:	68fb      	ldr	r3, [r7, #12]
 8044d8e:	4a07      	ldr	r2, [pc, #28]	@ (8044dac <vApplicationGetTimerTaskMemory+0x2c>)
 8044d90:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8044d92:	68bb      	ldr	r3, [r7, #8]
 8044d94:	4a06      	ldr	r2, [pc, #24]	@ (8044db0 <vApplicationGetTimerTaskMemory+0x30>)
 8044d96:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8044d98:	687b      	ldr	r3, [r7, #4]
 8044d9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8044d9e:	601a      	str	r2, [r3, #0]
}
 8044da0:	bf00      	nop
 8044da2:	3714      	adds	r7, #20
 8044da4:	46bd      	mov	sp, r7
 8044da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8044daa:	4770      	bx	lr
 8044dac:	200189f0 	.word	0x200189f0
 8044db0:	20018a4c 	.word	0x20018a4c

08044db4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8044db4:	b580      	push	{r7, lr}
 8044db6:	b086      	sub	sp, #24
 8044db8:	af00      	add	r7, sp, #0
 8044dba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8044dbc:	2300      	movs	r3, #0
 8044dbe:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8044dc0:	f001 fc54 	bl	804666c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8044dc4:	4b50      	ldr	r3, [pc, #320]	@ (8044f08 <pvPortMalloc+0x154>)
 8044dc6:	681b      	ldr	r3, [r3, #0]
 8044dc8:	2b00      	cmp	r3, #0
 8044dca:	d101      	bne.n	8044dd0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8044dcc:	f000 f8fc 	bl	8044fc8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8044dd0:	4b4e      	ldr	r3, [pc, #312]	@ (8044f0c <pvPortMalloc+0x158>)
 8044dd2:	681a      	ldr	r2, [r3, #0]
 8044dd4:	687b      	ldr	r3, [r7, #4]
 8044dd6:	4013      	ands	r3, r2
 8044dd8:	2b00      	cmp	r3, #0
 8044dda:	f040 8085 	bne.w	8044ee8 <pvPortMalloc+0x134>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8044dde:	687b      	ldr	r3, [r7, #4]
 8044de0:	2b00      	cmp	r3, #0
 8044de2:	d016      	beq.n	8044e12 <pvPortMalloc+0x5e>
			{
				xWantedSize += xHeapStructSize;
 8044de4:	2208      	movs	r2, #8
 8044de6:	687b      	ldr	r3, [r7, #4]
 8044de8:	4413      	add	r3, r2
 8044dea:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8044dec:	687b      	ldr	r3, [r7, #4]
 8044dee:	f003 0307 	and.w	r3, r3, #7
 8044df2:	2b00      	cmp	r3, #0
 8044df4:	d00d      	beq.n	8044e12 <pvPortMalloc+0x5e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8044df6:	687b      	ldr	r3, [r7, #4]
 8044df8:	f023 0307 	bic.w	r3, r3, #7
 8044dfc:	3308      	adds	r3, #8
 8044dfe:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8044e00:	687b      	ldr	r3, [r7, #4]
 8044e02:	f003 0307 	and.w	r3, r3, #7
 8044e06:	2b00      	cmp	r3, #0
 8044e08:	d003      	beq.n	8044e12 <pvPortMalloc+0x5e>
 8044e0a:	f000 fc0d 	bl	8045628 <ulSetInterruptMask>
 8044e0e:	bf00      	nop
 8044e10:	e7fd      	b.n	8044e0e <pvPortMalloc+0x5a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8044e12:	687b      	ldr	r3, [r7, #4]
 8044e14:	2b00      	cmp	r3, #0
 8044e16:	d067      	beq.n	8044ee8 <pvPortMalloc+0x134>
 8044e18:	4b3d      	ldr	r3, [pc, #244]	@ (8044f10 <pvPortMalloc+0x15c>)
 8044e1a:	681b      	ldr	r3, [r3, #0]
 8044e1c:	687a      	ldr	r2, [r7, #4]
 8044e1e:	429a      	cmp	r2, r3
 8044e20:	d862      	bhi.n	8044ee8 <pvPortMalloc+0x134>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8044e22:	4b3c      	ldr	r3, [pc, #240]	@ (8044f14 <pvPortMalloc+0x160>)
 8044e24:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8044e26:	4b3b      	ldr	r3, [pc, #236]	@ (8044f14 <pvPortMalloc+0x160>)
 8044e28:	681b      	ldr	r3, [r3, #0]
 8044e2a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8044e2c:	e004      	b.n	8044e38 <pvPortMalloc+0x84>
				{
					pxPreviousBlock = pxBlock;
 8044e2e:	697b      	ldr	r3, [r7, #20]
 8044e30:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8044e32:	697b      	ldr	r3, [r7, #20]
 8044e34:	681b      	ldr	r3, [r3, #0]
 8044e36:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8044e38:	697b      	ldr	r3, [r7, #20]
 8044e3a:	685b      	ldr	r3, [r3, #4]
 8044e3c:	687a      	ldr	r2, [r7, #4]
 8044e3e:	429a      	cmp	r2, r3
 8044e40:	d903      	bls.n	8044e4a <pvPortMalloc+0x96>
 8044e42:	697b      	ldr	r3, [r7, #20]
 8044e44:	681b      	ldr	r3, [r3, #0]
 8044e46:	2b00      	cmp	r3, #0
 8044e48:	d1f1      	bne.n	8044e2e <pvPortMalloc+0x7a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8044e4a:	4b2f      	ldr	r3, [pc, #188]	@ (8044f08 <pvPortMalloc+0x154>)
 8044e4c:	681b      	ldr	r3, [r3, #0]
 8044e4e:	697a      	ldr	r2, [r7, #20]
 8044e50:	429a      	cmp	r2, r3
 8044e52:	d049      	beq.n	8044ee8 <pvPortMalloc+0x134>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8044e54:	693b      	ldr	r3, [r7, #16]
 8044e56:	681b      	ldr	r3, [r3, #0]
 8044e58:	2208      	movs	r2, #8
 8044e5a:	4413      	add	r3, r2
 8044e5c:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8044e5e:	697b      	ldr	r3, [r7, #20]
 8044e60:	681a      	ldr	r2, [r3, #0]
 8044e62:	693b      	ldr	r3, [r7, #16]
 8044e64:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8044e66:	697b      	ldr	r3, [r7, #20]
 8044e68:	685a      	ldr	r2, [r3, #4]
 8044e6a:	687b      	ldr	r3, [r7, #4]
 8044e6c:	1ad2      	subs	r2, r2, r3
 8044e6e:	2308      	movs	r3, #8
 8044e70:	005b      	lsls	r3, r3, #1
 8044e72:	429a      	cmp	r2, r3
 8044e74:	d918      	bls.n	8044ea8 <pvPortMalloc+0xf4>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8044e76:	697a      	ldr	r2, [r7, #20]
 8044e78:	687b      	ldr	r3, [r7, #4]
 8044e7a:	4413      	add	r3, r2
 8044e7c:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8044e7e:	68bb      	ldr	r3, [r7, #8]
 8044e80:	f003 0307 	and.w	r3, r3, #7
 8044e84:	2b00      	cmp	r3, #0
 8044e86:	d003      	beq.n	8044e90 <pvPortMalloc+0xdc>
 8044e88:	f000 fbce 	bl	8045628 <ulSetInterruptMask>
 8044e8c:	bf00      	nop
 8044e8e:	e7fd      	b.n	8044e8c <pvPortMalloc+0xd8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8044e90:	697b      	ldr	r3, [r7, #20]
 8044e92:	685a      	ldr	r2, [r3, #4]
 8044e94:	687b      	ldr	r3, [r7, #4]
 8044e96:	1ad2      	subs	r2, r2, r3
 8044e98:	68bb      	ldr	r3, [r7, #8]
 8044e9a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8044e9c:	697b      	ldr	r3, [r7, #20]
 8044e9e:	687a      	ldr	r2, [r7, #4]
 8044ea0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8044ea2:	68b8      	ldr	r0, [r7, #8]
 8044ea4:	f000 f8f2 	bl	804508c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8044ea8:	4b19      	ldr	r3, [pc, #100]	@ (8044f10 <pvPortMalloc+0x15c>)
 8044eaa:	681a      	ldr	r2, [r3, #0]
 8044eac:	697b      	ldr	r3, [r7, #20]
 8044eae:	685b      	ldr	r3, [r3, #4]
 8044eb0:	1ad3      	subs	r3, r2, r3
 8044eb2:	4a17      	ldr	r2, [pc, #92]	@ (8044f10 <pvPortMalloc+0x15c>)
 8044eb4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8044eb6:	4b16      	ldr	r3, [pc, #88]	@ (8044f10 <pvPortMalloc+0x15c>)
 8044eb8:	681a      	ldr	r2, [r3, #0]
 8044eba:	4b17      	ldr	r3, [pc, #92]	@ (8044f18 <pvPortMalloc+0x164>)
 8044ebc:	681b      	ldr	r3, [r3, #0]
 8044ebe:	429a      	cmp	r2, r3
 8044ec0:	d203      	bcs.n	8044eca <pvPortMalloc+0x116>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8044ec2:	4b13      	ldr	r3, [pc, #76]	@ (8044f10 <pvPortMalloc+0x15c>)
 8044ec4:	681b      	ldr	r3, [r3, #0]
 8044ec6:	4a14      	ldr	r2, [pc, #80]	@ (8044f18 <pvPortMalloc+0x164>)
 8044ec8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8044eca:	697b      	ldr	r3, [r7, #20]
 8044ecc:	685a      	ldr	r2, [r3, #4]
 8044ece:	4b0f      	ldr	r3, [pc, #60]	@ (8044f0c <pvPortMalloc+0x158>)
 8044ed0:	681b      	ldr	r3, [r3, #0]
 8044ed2:	431a      	orrs	r2, r3
 8044ed4:	697b      	ldr	r3, [r7, #20]
 8044ed6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8044ed8:	697b      	ldr	r3, [r7, #20]
 8044eda:	2200      	movs	r2, #0
 8044edc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8044ede:	4b0f      	ldr	r3, [pc, #60]	@ (8044f1c <pvPortMalloc+0x168>)
 8044ee0:	681b      	ldr	r3, [r3, #0]
 8044ee2:	3301      	adds	r3, #1
 8044ee4:	4a0d      	ldr	r2, [pc, #52]	@ (8044f1c <pvPortMalloc+0x168>)
 8044ee6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8044ee8:	f001 fbce 	bl	8046688 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8044eec:	68fb      	ldr	r3, [r7, #12]
 8044eee:	f003 0307 	and.w	r3, r3, #7
 8044ef2:	2b00      	cmp	r3, #0
 8044ef4:	d003      	beq.n	8044efe <pvPortMalloc+0x14a>
 8044ef6:	f000 fb97 	bl	8045628 <ulSetInterruptMask>
 8044efa:	bf00      	nop
 8044efc:	e7fd      	b.n	8044efa <pvPortMalloc+0x146>
	return pvReturn;
 8044efe:	68fb      	ldr	r3, [r7, #12]
}
 8044f00:	4618      	mov	r0, r3
 8044f02:	3718      	adds	r7, #24
 8044f04:	46bd      	mov	sp, r7
 8044f06:	bd80      	pop	{r7, pc}
 8044f08:	2001b254 	.word	0x2001b254
 8044f0c:	2001b268 	.word	0x2001b268
 8044f10:	2001b258 	.word	0x2001b258
 8044f14:	2001b24c 	.word	0x2001b24c
 8044f18:	2001b25c 	.word	0x2001b25c
 8044f1c:	2001b260 	.word	0x2001b260

08044f20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8044f20:	b580      	push	{r7, lr}
 8044f22:	b084      	sub	sp, #16
 8044f24:	af00      	add	r7, sp, #0
 8044f26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8044f28:	687b      	ldr	r3, [r7, #4]
 8044f2a:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8044f2c:	687b      	ldr	r3, [r7, #4]
 8044f2e:	2b00      	cmp	r3, #0
 8044f30:	d03f      	beq.n	8044fb2 <vPortFree+0x92>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8044f32:	2308      	movs	r3, #8
 8044f34:	425b      	negs	r3, r3
 8044f36:	68fa      	ldr	r2, [r7, #12]
 8044f38:	4413      	add	r3, r2
 8044f3a:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8044f3c:	68fb      	ldr	r3, [r7, #12]
 8044f3e:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8044f40:	68bb      	ldr	r3, [r7, #8]
 8044f42:	685a      	ldr	r2, [r3, #4]
 8044f44:	4b1d      	ldr	r3, [pc, #116]	@ (8044fbc <vPortFree+0x9c>)
 8044f46:	681b      	ldr	r3, [r3, #0]
 8044f48:	4013      	ands	r3, r2
 8044f4a:	2b00      	cmp	r3, #0
 8044f4c:	d103      	bne.n	8044f56 <vPortFree+0x36>
 8044f4e:	f000 fb6b 	bl	8045628 <ulSetInterruptMask>
 8044f52:	bf00      	nop
 8044f54:	e7fd      	b.n	8044f52 <vPortFree+0x32>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8044f56:	68bb      	ldr	r3, [r7, #8]
 8044f58:	681b      	ldr	r3, [r3, #0]
 8044f5a:	2b00      	cmp	r3, #0
 8044f5c:	d003      	beq.n	8044f66 <vPortFree+0x46>
 8044f5e:	f000 fb63 	bl	8045628 <ulSetInterruptMask>
 8044f62:	bf00      	nop
 8044f64:	e7fd      	b.n	8044f62 <vPortFree+0x42>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8044f66:	68bb      	ldr	r3, [r7, #8]
 8044f68:	685a      	ldr	r2, [r3, #4]
 8044f6a:	4b14      	ldr	r3, [pc, #80]	@ (8044fbc <vPortFree+0x9c>)
 8044f6c:	681b      	ldr	r3, [r3, #0]
 8044f6e:	4013      	ands	r3, r2
 8044f70:	2b00      	cmp	r3, #0
 8044f72:	d01e      	beq.n	8044fb2 <vPortFree+0x92>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8044f74:	68bb      	ldr	r3, [r7, #8]
 8044f76:	681b      	ldr	r3, [r3, #0]
 8044f78:	2b00      	cmp	r3, #0
 8044f7a:	d11a      	bne.n	8044fb2 <vPortFree+0x92>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8044f7c:	68bb      	ldr	r3, [r7, #8]
 8044f7e:	685a      	ldr	r2, [r3, #4]
 8044f80:	4b0e      	ldr	r3, [pc, #56]	@ (8044fbc <vPortFree+0x9c>)
 8044f82:	681b      	ldr	r3, [r3, #0]
 8044f84:	43db      	mvns	r3, r3
 8044f86:	401a      	ands	r2, r3
 8044f88:	68bb      	ldr	r3, [r7, #8]
 8044f8a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8044f8c:	f001 fb6e 	bl	804666c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8044f90:	68bb      	ldr	r3, [r7, #8]
 8044f92:	685a      	ldr	r2, [r3, #4]
 8044f94:	4b0a      	ldr	r3, [pc, #40]	@ (8044fc0 <vPortFree+0xa0>)
 8044f96:	681b      	ldr	r3, [r3, #0]
 8044f98:	4413      	add	r3, r2
 8044f9a:	4a09      	ldr	r2, [pc, #36]	@ (8044fc0 <vPortFree+0xa0>)
 8044f9c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8044f9e:	68b8      	ldr	r0, [r7, #8]
 8044fa0:	f000 f874 	bl	804508c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8044fa4:	4b07      	ldr	r3, [pc, #28]	@ (8044fc4 <vPortFree+0xa4>)
 8044fa6:	681b      	ldr	r3, [r3, #0]
 8044fa8:	3301      	adds	r3, #1
 8044faa:	4a06      	ldr	r2, [pc, #24]	@ (8044fc4 <vPortFree+0xa4>)
 8044fac:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8044fae:	f001 fb6b 	bl	8046688 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8044fb2:	bf00      	nop
 8044fb4:	3710      	adds	r7, #16
 8044fb6:	46bd      	mov	sp, r7
 8044fb8:	bd80      	pop	{r7, pc}
 8044fba:	bf00      	nop
 8044fbc:	2001b268 	.word	0x2001b268
 8044fc0:	2001b258 	.word	0x2001b258
 8044fc4:	2001b264 	.word	0x2001b264

08044fc8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8044fc8:	b480      	push	{r7}
 8044fca:	b085      	sub	sp, #20
 8044fcc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8044fce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8044fd2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8044fd4:	4b27      	ldr	r3, [pc, #156]	@ (8045074 <prvHeapInit+0xac>)
 8044fd6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8044fd8:	68fb      	ldr	r3, [r7, #12]
 8044fda:	f003 0307 	and.w	r3, r3, #7
 8044fde:	2b00      	cmp	r3, #0
 8044fe0:	d00c      	beq.n	8044ffc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8044fe2:	68fb      	ldr	r3, [r7, #12]
 8044fe4:	3307      	adds	r3, #7
 8044fe6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8044fe8:	68fb      	ldr	r3, [r7, #12]
 8044fea:	f023 0307 	bic.w	r3, r3, #7
 8044fee:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8044ff0:	68ba      	ldr	r2, [r7, #8]
 8044ff2:	68fb      	ldr	r3, [r7, #12]
 8044ff4:	1ad3      	subs	r3, r2, r3
 8044ff6:	4a1f      	ldr	r2, [pc, #124]	@ (8045074 <prvHeapInit+0xac>)
 8044ff8:	4413      	add	r3, r2
 8044ffa:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8044ffc:	68fb      	ldr	r3, [r7, #12]
 8044ffe:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8045000:	4a1d      	ldr	r2, [pc, #116]	@ (8045078 <prvHeapInit+0xb0>)
 8045002:	687b      	ldr	r3, [r7, #4]
 8045004:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8045006:	4b1c      	ldr	r3, [pc, #112]	@ (8045078 <prvHeapInit+0xb0>)
 8045008:	2200      	movs	r2, #0
 804500a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 804500c:	687b      	ldr	r3, [r7, #4]
 804500e:	68ba      	ldr	r2, [r7, #8]
 8045010:	4413      	add	r3, r2
 8045012:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8045014:	2208      	movs	r2, #8
 8045016:	68fb      	ldr	r3, [r7, #12]
 8045018:	1a9b      	subs	r3, r3, r2
 804501a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 804501c:	68fb      	ldr	r3, [r7, #12]
 804501e:	f023 0307 	bic.w	r3, r3, #7
 8045022:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8045024:	68fb      	ldr	r3, [r7, #12]
 8045026:	4a15      	ldr	r2, [pc, #84]	@ (804507c <prvHeapInit+0xb4>)
 8045028:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 804502a:	4b14      	ldr	r3, [pc, #80]	@ (804507c <prvHeapInit+0xb4>)
 804502c:	681b      	ldr	r3, [r3, #0]
 804502e:	2200      	movs	r2, #0
 8045030:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8045032:	4b12      	ldr	r3, [pc, #72]	@ (804507c <prvHeapInit+0xb4>)
 8045034:	681b      	ldr	r3, [r3, #0]
 8045036:	2200      	movs	r2, #0
 8045038:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 804503a:	687b      	ldr	r3, [r7, #4]
 804503c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 804503e:	683b      	ldr	r3, [r7, #0]
 8045040:	68fa      	ldr	r2, [r7, #12]
 8045042:	1ad2      	subs	r2, r2, r3
 8045044:	683b      	ldr	r3, [r7, #0]
 8045046:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8045048:	4b0c      	ldr	r3, [pc, #48]	@ (804507c <prvHeapInit+0xb4>)
 804504a:	681a      	ldr	r2, [r3, #0]
 804504c:	683b      	ldr	r3, [r7, #0]
 804504e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8045050:	683b      	ldr	r3, [r7, #0]
 8045052:	685b      	ldr	r3, [r3, #4]
 8045054:	4a0a      	ldr	r2, [pc, #40]	@ (8045080 <prvHeapInit+0xb8>)
 8045056:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8045058:	683b      	ldr	r3, [r7, #0]
 804505a:	685b      	ldr	r3, [r3, #4]
 804505c:	4a09      	ldr	r2, [pc, #36]	@ (8045084 <prvHeapInit+0xbc>)
 804505e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8045060:	4b09      	ldr	r3, [pc, #36]	@ (8045088 <prvHeapInit+0xc0>)
 8045062:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8045066:	601a      	str	r2, [r3, #0]
}
 8045068:	bf00      	nop
 804506a:	3714      	adds	r7, #20
 804506c:	46bd      	mov	sp, r7
 804506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045072:	4770      	bx	lr
 8045074:	2001924c 	.word	0x2001924c
 8045078:	2001b24c 	.word	0x2001b24c
 804507c:	2001b254 	.word	0x2001b254
 8045080:	2001b25c 	.word	0x2001b25c
 8045084:	2001b258 	.word	0x2001b258
 8045088:	2001b268 	.word	0x2001b268

0804508c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 804508c:	b480      	push	{r7}
 804508e:	b085      	sub	sp, #20
 8045090:	af00      	add	r7, sp, #0
 8045092:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8045094:	4b28      	ldr	r3, [pc, #160]	@ (8045138 <prvInsertBlockIntoFreeList+0xac>)
 8045096:	60fb      	str	r3, [r7, #12]
 8045098:	e002      	b.n	80450a0 <prvInsertBlockIntoFreeList+0x14>
 804509a:	68fb      	ldr	r3, [r7, #12]
 804509c:	681b      	ldr	r3, [r3, #0]
 804509e:	60fb      	str	r3, [r7, #12]
 80450a0:	68fb      	ldr	r3, [r7, #12]
 80450a2:	681b      	ldr	r3, [r3, #0]
 80450a4:	687a      	ldr	r2, [r7, #4]
 80450a6:	429a      	cmp	r2, r3
 80450a8:	d8f7      	bhi.n	804509a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80450aa:	68fb      	ldr	r3, [r7, #12]
 80450ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80450ae:	68fb      	ldr	r3, [r7, #12]
 80450b0:	685b      	ldr	r3, [r3, #4]
 80450b2:	68ba      	ldr	r2, [r7, #8]
 80450b4:	4413      	add	r3, r2
 80450b6:	687a      	ldr	r2, [r7, #4]
 80450b8:	429a      	cmp	r2, r3
 80450ba:	d108      	bne.n	80450ce <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80450bc:	68fb      	ldr	r3, [r7, #12]
 80450be:	685a      	ldr	r2, [r3, #4]
 80450c0:	687b      	ldr	r3, [r7, #4]
 80450c2:	685b      	ldr	r3, [r3, #4]
 80450c4:	441a      	add	r2, r3
 80450c6:	68fb      	ldr	r3, [r7, #12]
 80450c8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80450ca:	68fb      	ldr	r3, [r7, #12]
 80450cc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80450ce:	687b      	ldr	r3, [r7, #4]
 80450d0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80450d2:	687b      	ldr	r3, [r7, #4]
 80450d4:	685b      	ldr	r3, [r3, #4]
 80450d6:	68ba      	ldr	r2, [r7, #8]
 80450d8:	441a      	add	r2, r3
 80450da:	68fb      	ldr	r3, [r7, #12]
 80450dc:	681b      	ldr	r3, [r3, #0]
 80450de:	429a      	cmp	r2, r3
 80450e0:	d118      	bne.n	8045114 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80450e2:	68fb      	ldr	r3, [r7, #12]
 80450e4:	681a      	ldr	r2, [r3, #0]
 80450e6:	4b15      	ldr	r3, [pc, #84]	@ (804513c <prvInsertBlockIntoFreeList+0xb0>)
 80450e8:	681b      	ldr	r3, [r3, #0]
 80450ea:	429a      	cmp	r2, r3
 80450ec:	d00d      	beq.n	804510a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80450ee:	687b      	ldr	r3, [r7, #4]
 80450f0:	685a      	ldr	r2, [r3, #4]
 80450f2:	68fb      	ldr	r3, [r7, #12]
 80450f4:	681b      	ldr	r3, [r3, #0]
 80450f6:	685b      	ldr	r3, [r3, #4]
 80450f8:	441a      	add	r2, r3
 80450fa:	687b      	ldr	r3, [r7, #4]
 80450fc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80450fe:	68fb      	ldr	r3, [r7, #12]
 8045100:	681b      	ldr	r3, [r3, #0]
 8045102:	681a      	ldr	r2, [r3, #0]
 8045104:	687b      	ldr	r3, [r7, #4]
 8045106:	601a      	str	r2, [r3, #0]
 8045108:	e008      	b.n	804511c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 804510a:	4b0c      	ldr	r3, [pc, #48]	@ (804513c <prvInsertBlockIntoFreeList+0xb0>)
 804510c:	681a      	ldr	r2, [r3, #0]
 804510e:	687b      	ldr	r3, [r7, #4]
 8045110:	601a      	str	r2, [r3, #0]
 8045112:	e003      	b.n	804511c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8045114:	68fb      	ldr	r3, [r7, #12]
 8045116:	681a      	ldr	r2, [r3, #0]
 8045118:	687b      	ldr	r3, [r7, #4]
 804511a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 804511c:	68fa      	ldr	r2, [r7, #12]
 804511e:	687b      	ldr	r3, [r7, #4]
 8045120:	429a      	cmp	r2, r3
 8045122:	d002      	beq.n	804512a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8045124:	68fb      	ldr	r3, [r7, #12]
 8045126:	687a      	ldr	r2, [r7, #4]
 8045128:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 804512a:	bf00      	nop
 804512c:	3714      	adds	r7, #20
 804512e:	46bd      	mov	sp, r7
 8045130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045134:	4770      	bx	lr
 8045136:	bf00      	nop
 8045138:	2001b24c 	.word	0x2001b24c
 804513c:	2001b254 	.word	0x2001b254

08045140 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8045140:	b480      	push	{r7}
 8045142:	b083      	sub	sp, #12
 8045144:	af00      	add	r7, sp, #0
 8045146:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8045148:	687b      	ldr	r3, [r7, #4]
 804514a:	f103 0208 	add.w	r2, r3, #8
 804514e:	687b      	ldr	r3, [r7, #4]
 8045150:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8045152:	687b      	ldr	r3, [r7, #4]
 8045154:	f04f 32ff 	mov.w	r2, #4294967295
 8045158:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 804515a:	687b      	ldr	r3, [r7, #4]
 804515c:	f103 0208 	add.w	r2, r3, #8
 8045160:	687b      	ldr	r3, [r7, #4]
 8045162:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8045164:	687b      	ldr	r3, [r7, #4]
 8045166:	f103 0208 	add.w	r2, r3, #8
 804516a:	687b      	ldr	r3, [r7, #4]
 804516c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 804516e:	687b      	ldr	r3, [r7, #4]
 8045170:	2200      	movs	r2, #0
 8045172:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8045174:	bf00      	nop
 8045176:	370c      	adds	r7, #12
 8045178:	46bd      	mov	sp, r7
 804517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 804517e:	4770      	bx	lr

08045180 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8045180:	b480      	push	{r7}
 8045182:	b083      	sub	sp, #12
 8045184:	af00      	add	r7, sp, #0
 8045186:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8045188:	687b      	ldr	r3, [r7, #4]
 804518a:	2200      	movs	r2, #0
 804518c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 804518e:	bf00      	nop
 8045190:	370c      	adds	r7, #12
 8045192:	46bd      	mov	sp, r7
 8045194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045198:	4770      	bx	lr

0804519a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 804519a:	b480      	push	{r7}
 804519c:	b085      	sub	sp, #20
 804519e:	af00      	add	r7, sp, #0
 80451a0:	6078      	str	r0, [r7, #4]
 80451a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80451a4:	687b      	ldr	r3, [r7, #4]
 80451a6:	685b      	ldr	r3, [r3, #4]
 80451a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80451aa:	683b      	ldr	r3, [r7, #0]
 80451ac:	68fa      	ldr	r2, [r7, #12]
 80451ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80451b0:	68fb      	ldr	r3, [r7, #12]
 80451b2:	689a      	ldr	r2, [r3, #8]
 80451b4:	683b      	ldr	r3, [r7, #0]
 80451b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80451b8:	68fb      	ldr	r3, [r7, #12]
 80451ba:	689b      	ldr	r3, [r3, #8]
 80451bc:	683a      	ldr	r2, [r7, #0]
 80451be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80451c0:	68fb      	ldr	r3, [r7, #12]
 80451c2:	683a      	ldr	r2, [r7, #0]
 80451c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80451c6:	683b      	ldr	r3, [r7, #0]
 80451c8:	687a      	ldr	r2, [r7, #4]
 80451ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80451cc:	687b      	ldr	r3, [r7, #4]
 80451ce:	681b      	ldr	r3, [r3, #0]
 80451d0:	1c5a      	adds	r2, r3, #1
 80451d2:	687b      	ldr	r3, [r7, #4]
 80451d4:	601a      	str	r2, [r3, #0]
}
 80451d6:	bf00      	nop
 80451d8:	3714      	adds	r7, #20
 80451da:	46bd      	mov	sp, r7
 80451dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80451e0:	4770      	bx	lr

080451e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80451e2:	b480      	push	{r7}
 80451e4:	b085      	sub	sp, #20
 80451e6:	af00      	add	r7, sp, #0
 80451e8:	6078      	str	r0, [r7, #4]
 80451ea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80451ec:	683b      	ldr	r3, [r7, #0]
 80451ee:	681b      	ldr	r3, [r3, #0]
 80451f0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80451f2:	68bb      	ldr	r3, [r7, #8]
 80451f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80451f8:	d103      	bne.n	8045202 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80451fa:	687b      	ldr	r3, [r7, #4]
 80451fc:	691b      	ldr	r3, [r3, #16]
 80451fe:	60fb      	str	r3, [r7, #12]
 8045200:	e00c      	b.n	804521c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8045202:	687b      	ldr	r3, [r7, #4]
 8045204:	3308      	adds	r3, #8
 8045206:	60fb      	str	r3, [r7, #12]
 8045208:	e002      	b.n	8045210 <vListInsert+0x2e>
 804520a:	68fb      	ldr	r3, [r7, #12]
 804520c:	685b      	ldr	r3, [r3, #4]
 804520e:	60fb      	str	r3, [r7, #12]
 8045210:	68fb      	ldr	r3, [r7, #12]
 8045212:	685b      	ldr	r3, [r3, #4]
 8045214:	681b      	ldr	r3, [r3, #0]
 8045216:	68ba      	ldr	r2, [r7, #8]
 8045218:	429a      	cmp	r2, r3
 804521a:	d2f6      	bcs.n	804520a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 804521c:	68fb      	ldr	r3, [r7, #12]
 804521e:	685a      	ldr	r2, [r3, #4]
 8045220:	683b      	ldr	r3, [r7, #0]
 8045222:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8045224:	683b      	ldr	r3, [r7, #0]
 8045226:	685b      	ldr	r3, [r3, #4]
 8045228:	683a      	ldr	r2, [r7, #0]
 804522a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 804522c:	683b      	ldr	r3, [r7, #0]
 804522e:	68fa      	ldr	r2, [r7, #12]
 8045230:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8045232:	68fb      	ldr	r3, [r7, #12]
 8045234:	683a      	ldr	r2, [r7, #0]
 8045236:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8045238:	683b      	ldr	r3, [r7, #0]
 804523a:	687a      	ldr	r2, [r7, #4]
 804523c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 804523e:	687b      	ldr	r3, [r7, #4]
 8045240:	681b      	ldr	r3, [r3, #0]
 8045242:	1c5a      	adds	r2, r3, #1
 8045244:	687b      	ldr	r3, [r7, #4]
 8045246:	601a      	str	r2, [r3, #0]
}
 8045248:	bf00      	nop
 804524a:	3714      	adds	r7, #20
 804524c:	46bd      	mov	sp, r7
 804524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045252:	4770      	bx	lr

08045254 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8045254:	b480      	push	{r7}
 8045256:	b085      	sub	sp, #20
 8045258:	af00      	add	r7, sp, #0
 804525a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 804525c:	687b      	ldr	r3, [r7, #4]
 804525e:	691b      	ldr	r3, [r3, #16]
 8045260:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8045262:	687b      	ldr	r3, [r7, #4]
 8045264:	685b      	ldr	r3, [r3, #4]
 8045266:	687a      	ldr	r2, [r7, #4]
 8045268:	6892      	ldr	r2, [r2, #8]
 804526a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 804526c:	687b      	ldr	r3, [r7, #4]
 804526e:	689b      	ldr	r3, [r3, #8]
 8045270:	687a      	ldr	r2, [r7, #4]
 8045272:	6852      	ldr	r2, [r2, #4]
 8045274:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8045276:	68fb      	ldr	r3, [r7, #12]
 8045278:	685b      	ldr	r3, [r3, #4]
 804527a:	687a      	ldr	r2, [r7, #4]
 804527c:	429a      	cmp	r2, r3
 804527e:	d103      	bne.n	8045288 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8045280:	687b      	ldr	r3, [r7, #4]
 8045282:	689a      	ldr	r2, [r3, #8]
 8045284:	68fb      	ldr	r3, [r7, #12]
 8045286:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8045288:	687b      	ldr	r3, [r7, #4]
 804528a:	2200      	movs	r2, #0
 804528c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 804528e:	68fb      	ldr	r3, [r7, #12]
 8045290:	681b      	ldr	r3, [r3, #0]
 8045292:	1e5a      	subs	r2, r3, #1
 8045294:	68fb      	ldr	r3, [r7, #12]
 8045296:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8045298:	68fb      	ldr	r3, [r7, #12]
 804529a:	681b      	ldr	r3, [r3, #0]
}
 804529c:	4618      	mov	r0, r3
 804529e:	3714      	adds	r7, #20
 80452a0:	46bd      	mov	sp, r7
 80452a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80452a6:	4770      	bx	lr

080452a8 <vPortSetupTimerInterrupt>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__(( weak )) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 80452a8:	b480      	push	{r7}
 80452aa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80452ac:	4b0b      	ldr	r3, [pc, #44]	@ (80452dc <vPortSetupTimerInterrupt+0x34>)
 80452ae:	2200      	movs	r2, #0
 80452b0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80452b2:	4b0b      	ldr	r3, [pc, #44]	@ (80452e0 <vPortSetupTimerInterrupt+0x38>)
 80452b4:	2200      	movs	r2, #0
 80452b6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80452b8:	4b0a      	ldr	r3, [pc, #40]	@ (80452e4 <vPortSetupTimerInterrupt+0x3c>)
 80452ba:	681b      	ldr	r3, [r3, #0]
 80452bc:	4a0a      	ldr	r2, [pc, #40]	@ (80452e8 <vPortSetupTimerInterrupt+0x40>)
 80452be:	fba2 2303 	umull	r2, r3, r2, r3
 80452c2:	099b      	lsrs	r3, r3, #6
 80452c4:	4a09      	ldr	r2, [pc, #36]	@ (80452ec <vPortSetupTimerInterrupt+0x44>)
 80452c6:	3b01      	subs	r3, #1
 80452c8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 80452ca:	4b04      	ldr	r3, [pc, #16]	@ (80452dc <vPortSetupTimerInterrupt+0x34>)
 80452cc:	2207      	movs	r2, #7
 80452ce:	601a      	str	r2, [r3, #0]
}
 80452d0:	bf00      	nop
 80452d2:	46bd      	mov	sp, r7
 80452d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80452d8:	4770      	bx	lr
 80452da:	bf00      	nop
 80452dc:	e000e010 	.word	0xe000e010
 80452e0:	e000e018 	.word	0xe000e018
 80452e4:	20018014 	.word	0x20018014
 80452e8:	10624dd3 	.word	0x10624dd3
 80452ec:	e000e014 	.word	0xe000e014

080452f0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80452f0:	b580      	push	{r7, lr}
 80452f2:	b082      	sub	sp, #8
 80452f4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80452f6:	2300      	movs	r3, #0
 80452f8:	607b      	str	r3, [r7, #4]
	/* A function that implements a task must not exit or attempt to return to
	 * its caller as there is nothing to return to. If a task wants to exit it
	 * should instead call vTaskDelete( NULL ). Artificially force an assert()
	 * to be triggered if configASSERT() is defined, then stop here so
	 * application writers can catch the error. */
	configASSERT( ulCriticalNesting == ~0UL );
 80452fa:	4b0a      	ldr	r3, [pc, #40]	@ (8045324 <prvTaskExitError+0x34>)
 80452fc:	681b      	ldr	r3, [r3, #0]
 80452fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8045302:	d003      	beq.n	804530c <prvTaskExitError+0x1c>
 8045304:	f000 f990 	bl	8045628 <ulSetInterruptMask>
 8045308:	bf00      	nop
 804530a:	e7fd      	b.n	8045308 <prvTaskExitError+0x18>
	portDISABLE_INTERRUPTS();
 804530c:	f000 f98c 	bl	8045628 <ulSetInterruptMask>

	while( ulDummy == 0 )
 8045310:	bf00      	nop
 8045312:	687b      	ldr	r3, [r7, #4]
 8045314:	2b00      	cmp	r3, #0
 8045316:	d0fc      	beq.n	8045312 <prvTaskExitError+0x22>
		 * warnings about code appearing after this function is called - making
		 * ulDummy volatile makes the compiler think the function could return
		 * and therefore not output an 'unreachable code' warning for code that
		 * appears after it. */
	}
}
 8045318:	bf00      	nop
 804531a:	bf00      	nop
 804531c:	3708      	adds	r7, #8
 804531e:	46bd      	mov	sp, r7
 8045320:	bd80      	pop	{r7, pc}
 8045322:	bf00      	nop
 8045324:	20018020 	.word	0x20018020

08045328 <vPortYield>:
	}
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 8045328:	b480      	push	{r7}
 804532a:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 804532c:	4b06      	ldr	r3, [pc, #24]	@ (8045348 <vPortYield+0x20>)
 804532e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8045332:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is
	 * completely within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8045334:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8045338:	f3bf 8f6f 	isb	sy
}
 804533c:	bf00      	nop
 804533e:	46bd      	mov	sp, r7
 8045340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045344:	4770      	bx	lr
 8045346:	bf00      	nop
 8045348:	e000ed04 	.word	0xe000ed04

0804534c <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 804534c:	b580      	push	{r7, lr}
 804534e:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8045350:	f000 f96a 	bl	8045628 <ulSetInterruptMask>
	ulCriticalNesting++;
 8045354:	4b05      	ldr	r3, [pc, #20]	@ (804536c <vPortEnterCritical+0x20>)
 8045356:	681b      	ldr	r3, [r3, #0]
 8045358:	3301      	adds	r3, #1
 804535a:	4a04      	ldr	r2, [pc, #16]	@ (804536c <vPortEnterCritical+0x20>)
 804535c:	6013      	str	r3, [r2, #0]

	/* Barriers are normally not required but do ensure the code is
	 * completely within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 804535e:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8045362:	f3bf 8f6f 	isb	sy
}
 8045366:	bf00      	nop
 8045368:	bd80      	pop	{r7, pc}
 804536a:	bf00      	nop
 804536c:	20018020 	.word	0x20018020

08045370 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8045370:	b580      	push	{r7, lr}
 8045372:	af00      	add	r7, sp, #0
	configASSERT( ulCriticalNesting );
 8045374:	4b0a      	ldr	r3, [pc, #40]	@ (80453a0 <vPortExitCritical+0x30>)
 8045376:	681b      	ldr	r3, [r3, #0]
 8045378:	2b00      	cmp	r3, #0
 804537a:	d103      	bne.n	8045384 <vPortExitCritical+0x14>
 804537c:	f000 f954 	bl	8045628 <ulSetInterruptMask>
 8045380:	bf00      	nop
 8045382:	e7fd      	b.n	8045380 <vPortExitCritical+0x10>
	ulCriticalNesting--;
 8045384:	4b06      	ldr	r3, [pc, #24]	@ (80453a0 <vPortExitCritical+0x30>)
 8045386:	681b      	ldr	r3, [r3, #0]
 8045388:	3b01      	subs	r3, #1
 804538a:	4a05      	ldr	r2, [pc, #20]	@ (80453a0 <vPortExitCritical+0x30>)
 804538c:	6013      	str	r3, [r2, #0]

	if( ulCriticalNesting == 0 )
 804538e:	4b04      	ldr	r3, [pc, #16]	@ (80453a0 <vPortExitCritical+0x30>)
 8045390:	681b      	ldr	r3, [r3, #0]
 8045392:	2b00      	cmp	r3, #0
 8045394:	d102      	bne.n	804539c <vPortExitCritical+0x2c>
	{
		portENABLE_INTERRUPTS();
 8045396:	2000      	movs	r0, #0
 8045398:	f000 f953 	bl	8045642 <vClearInterruptMask>
	}
}
 804539c:	bf00      	nop
 804539e:	bd80      	pop	{r7, pc}
 80453a0:	20018020 	.word	0x20018020

080453a4 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 80453a4:	b580      	push	{r7, lr}
 80453a6:	b082      	sub	sp, #8
 80453a8:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80453aa:	f000 f93d 	bl	8045628 <ulSetInterruptMask>
 80453ae:	6078      	str	r0, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80453b0:	f001 fa08 	bl	80467c4 <xTaskIncrementTick>
 80453b4:	4603      	mov	r3, r0
 80453b6:	2b00      	cmp	r3, #0
 80453b8:	d003      	beq.n	80453c2 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80453ba:	4b05      	ldr	r3, [pc, #20]	@ (80453d0 <xPortSysTickHandler+0x2c>)
 80453bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80453c0:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80453c2:	6878      	ldr	r0, [r7, #4]
 80453c4:	f000 f93d 	bl	8045642 <vClearInterruptMask>
}
 80453c8:	bf00      	nop
 80453ca:	3708      	adds	r7, #8
 80453cc:	46bd      	mov	sp, r7
 80453ce:	bd80      	pop	{r7, pc}
 80453d0:	e000ed04 	.word	0xe000ed04

080453d4 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t *pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 80453d4:	b580      	push	{r7, lr}
 80453d6:	b086      	sub	sp, #24
 80453d8:	af00      	add	r7, sp, #0
 80453da:	6078      	str	r0, [r7, #4]
#endif /* configENABLE_TRUSTZONE */
uint8_t ucSVCNumber;

	/* Register are stored on the stack in the following order - R0, R1, R2, R3,
	 * R12, LR, PC, xPSR. */
	ulPC = pulCallerStackAddress[ 6 ];
 80453dc:	687b      	ldr	r3, [r7, #4]
 80453de:	699b      	ldr	r3, [r3, #24]
 80453e0:	617b      	str	r3, [r7, #20]
	ucSVCNumber = ( ( uint8_t *) ulPC )[ -2 ];
 80453e2:	697b      	ldr	r3, [r7, #20]
 80453e4:	3b02      	subs	r3, #2
 80453e6:	781b      	ldrb	r3, [r3, #0]
 80453e8:	74fb      	strb	r3, [r7, #19]

	switch( ucSVCNumber )
 80453ea:	7cfb      	ldrb	r3, [r7, #19]
 80453ec:	2b02      	cmp	r3, #2
 80453ee:	d025      	beq.n	804543c <vPortSVCHandler_C+0x68>
 80453f0:	2b02      	cmp	r3, #2
 80453f2:	dc2a      	bgt.n	804544a <vPortSVCHandler_C+0x76>
 80453f4:	2b00      	cmp	r3, #0
 80453f6:	d002      	beq.n	80453fe <vPortSVCHandler_C+0x2a>
 80453f8:	2b01      	cmp	r3, #1
 80453fa:	d017      	beq.n	804542c <vPortSVCHandler_C+0x58>
 80453fc:	e025      	b.n	804544a <vPortSVCHandler_C+0x76>
		#if( configENABLE_TRUSTZONE == 1 )
			case portSVC_ALLOCATE_SECURE_CONTEXT:
			{
				/* R0 contains the stack size passed as parameter to the
				 * vPortAllocateSecureContext function. */
				ulR0 = pulCallerStackAddress[ 0 ];
 80453fe:	687b      	ldr	r3, [r7, #4]
 8045400:	681b      	ldr	r3, [r3, #0]
 8045402:	60fb      	str	r3, [r7, #12]
					xSecureContext = SecureContext_AllocateContext( ulR0, ulIsTaskPrivileged );
				}
				#else
				{
					/* Allocate and load a context for the secure task. */
					xSecureContext = SecureContext_AllocateContext( ulR0 );
 8045404:	68f8      	ldr	r0, [r7, #12]
 8045406:	f003 f93b 	bl	8048680 <__SecureContext_AllocateContext_veneer>
 804540a:	4603      	mov	r3, r0
 804540c:	4a13      	ldr	r2, [pc, #76]	@ (804545c <vPortSVCHandler_C+0x88>)
 804540e:	6013      	str	r3, [r2, #0]
				}
				#endif /* configENABLE_MPU */

				configASSERT( xSecureContext != NULL );
 8045410:	4b12      	ldr	r3, [pc, #72]	@ (804545c <vPortSVCHandler_C+0x88>)
 8045412:	681b      	ldr	r3, [r3, #0]
 8045414:	2b00      	cmp	r3, #0
 8045416:	d103      	bne.n	8045420 <vPortSVCHandler_C+0x4c>
 8045418:	f000 f906 	bl	8045628 <ulSetInterruptMask>
 804541c:	bf00      	nop
 804541e:	e7fd      	b.n	804541c <vPortSVCHandler_C+0x48>
				SecureContext_LoadContext( xSecureContext );
 8045420:	4b0e      	ldr	r3, [pc, #56]	@ (804545c <vPortSVCHandler_C+0x88>)
 8045422:	681b      	ldr	r3, [r3, #0]
 8045424:	4618      	mov	r0, r3
 8045426:	f003 f923 	bl	8048670 <__SecureContext_LoadContext_veneer>
			}
			break;
 804542a:	e012      	b.n	8045452 <vPortSVCHandler_C+0x7e>

			case portSVC_FREE_SECURE_CONTEXT:
			{
				/* R0 contains the secure context handle to be freed. */
				ulR0 = pulCallerStackAddress[ 0 ];
 804542c:	687b      	ldr	r3, [r7, #4]
 804542e:	681b      	ldr	r3, [r3, #0]
 8045430:	60fb      	str	r3, [r7, #12]

				/* Free the secure context. */
				SecureContext_FreeContext( ( SecureContextHandle_t ) ulR0 );
 8045432:	68fb      	ldr	r3, [r7, #12]
 8045434:	4618      	mov	r0, r3
 8045436:	f003 f927 	bl	8048688 <__SecureContext_FreeContext_veneer>
			}
			break;
 804543a:	e00a      	b.n	8045452 <vPortSVCHandler_C+0x7e>
		{
			#if( configENABLE_TRUSTZONE == 1 )
			{
				/* De-prioritize the non-secure exceptions so that the
				 * non-secure pendSV runs at the lowest priority. */
				SecureInit_DePrioritizeNSExceptions();
 804543c:	f003 f910 	bl	8048660 <__SecureInit_DePrioritizeNSExceptions_veneer>

				/* Initialize the secure context management system. */
				SecureContext_Init();
 8045440:	f003 f91a 	bl	8048678 <__SecureContext_Init_veneer>
			}
			#endif /* configENABLE_FPU */

			/* Setup the context of the first task so that the first task starts
			 * executing. */
			vRestoreContextOfFirstTask();
 8045444:	f000 f8bc 	bl	80455c0 <vRestoreContextOfFirstTask>
		}
		break;
 8045448:	e003      	b.n	8045452 <vPortSVCHandler_C+0x7e>
		#endif /* configENABLE_MPU */

		default:
		{
			/* Incorrect SVC call. */
			configASSERT( pdFALSE );
 804544a:	f000 f8ed 	bl	8045628 <ulSetInterruptMask>
 804544e:	bf00      	nop
 8045450:	e7fd      	b.n	804544e <vPortSVCHandler_C+0x7a>
		}
	}
}
 8045452:	bf00      	nop
 8045454:	3718      	adds	r7, #24
 8045456:	46bd      	mov	sp, r7
 8045458:	bd80      	pop	{r7, pc}
 804545a:	bf00      	nop
 804545c:	2001b26c 	.word	0x2001b26c

08045460 <pxPortInitialiseStack>:
#if( configENABLE_MPU == 1 )
	StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, StackType_t *pxEndOfStack, TaskFunction_t pxCode, void *pvParameters, BaseType_t xRunPrivileged ) /* PRIVILEGED_FUNCTION */
#else
	StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, StackType_t *pxEndOfStack, TaskFunction_t pxCode, void *pvParameters ) /* PRIVILEGED_FUNCTION */
#endif /* configENABLE_MPU */
{
 8045460:	b480      	push	{r7}
 8045462:	b085      	sub	sp, #20
 8045464:	af00      	add	r7, sp, #0
 8045466:	60f8      	str	r0, [r7, #12]
 8045468:	60b9      	str	r1, [r7, #8]
 804546a:	607a      	str	r2, [r7, #4]
 804546c:	603b      	str	r3, [r7, #0]
		}
		#endif /* configENABLE_TRUSTZONE */
	}
	#else /* portPRELOAD_REGISTERS */
	{
		pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 804546e:	68fb      	ldr	r3, [r7, #12]
 8045470:	3b04      	subs	r3, #4
 8045472:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = portINITIAL_XPSR;							/* xPSR */
 8045474:	68fb      	ldr	r3, [r7, #12]
 8045476:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 804547a:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 804547c:	68fb      	ldr	r3, [r7, #12]
 804547e:	3b04      	subs	r3, #4
 8045480:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pxCode;						/* PC */
 8045482:	687a      	ldr	r2, [r7, #4]
 8045484:	68fb      	ldr	r3, [r7, #12]
 8045486:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045488:	68fb      	ldr	r3, [r7, #12]
 804548a:	3b04      	subs	r3, #4
 804548c:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 804548e:	4a3b      	ldr	r2, [pc, #236]	@ (804557c <pxPortInitialiseStack+0x11c>)
 8045490:	68fb      	ldr	r3, [r7, #12]
 8045492:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045494:	68fb      	ldr	r3, [r7, #12]
 8045496:	3b04      	subs	r3, #4
 8045498:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x12121212UL;				/* R12 */
 804549a:	68fb      	ldr	r3, [r7, #12]
 804549c:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 80454a0:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 80454a2:	68fb      	ldr	r3, [r7, #12]
 80454a4:	3b04      	subs	r3, #4
 80454a6:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x03030303UL;				/* R3 */
 80454a8:	68fb      	ldr	r3, [r7, #12]
 80454aa:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 80454ae:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 80454b0:	68fb      	ldr	r3, [r7, #12]
 80454b2:	3b04      	subs	r3, #4
 80454b4:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x02020202UL;				/* R2 */
 80454b6:	68fb      	ldr	r3, [r7, #12]
 80454b8:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 80454bc:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 80454be:	68fb      	ldr	r3, [r7, #12]
 80454c0:	3b04      	subs	r3, #4
 80454c2:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x01010101UL;				/* R1 */
 80454c4:	68fb      	ldr	r3, [r7, #12]
 80454c6:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 80454ca:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 80454cc:	68fb      	ldr	r3, [r7, #12]
 80454ce:	3b04      	subs	r3, #4
 80454d0:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pvParameters;				/* R0 */
 80454d2:	683a      	ldr	r2, [r7, #0]
 80454d4:	68fb      	ldr	r3, [r7, #12]
 80454d6:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 80454d8:	68fb      	ldr	r3, [r7, #12]
 80454da:	3b04      	subs	r3, #4
 80454dc:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x11111111UL;				/* R11 */
 80454de:	68fb      	ldr	r3, [r7, #12]
 80454e0:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 80454e4:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 80454e6:	68fb      	ldr	r3, [r7, #12]
 80454e8:	3b04      	subs	r3, #4
 80454ea:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x10101010UL;				/* R10 */
 80454ec:	68fb      	ldr	r3, [r7, #12]
 80454ee:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 80454f2:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 80454f4:	68fb      	ldr	r3, [r7, #12]
 80454f6:	3b04      	subs	r3, #4
 80454f8:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x09090909UL;				/* R09 */
 80454fa:	68fb      	ldr	r3, [r7, #12]
 80454fc:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 8045500:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045502:	68fb      	ldr	r3, [r7, #12]
 8045504:	3b04      	subs	r3, #4
 8045506:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x08080808UL;				/* R08 */
 8045508:	68fb      	ldr	r3, [r7, #12]
 804550a:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 804550e:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045510:	68fb      	ldr	r3, [r7, #12]
 8045512:	3b04      	subs	r3, #4
 8045514:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x07070707UL;				/* R07 */
 8045516:	68fb      	ldr	r3, [r7, #12]
 8045518:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 804551c:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 804551e:	68fb      	ldr	r3, [r7, #12]
 8045520:	3b04      	subs	r3, #4
 8045522:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x06060606UL;				/* R06 */
 8045524:	68fb      	ldr	r3, [r7, #12]
 8045526:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 804552a:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 804552c:	68fb      	ldr	r3, [r7, #12]
 804552e:	3b04      	subs	r3, #4
 8045530:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x05050505UL;				/* R05 */
 8045532:	68fb      	ldr	r3, [r7, #12]
 8045534:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 8045538:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 804553a:	68fb      	ldr	r3, [r7, #12]
 804553c:	3b04      	subs	r3, #4
 804553e:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x04040404UL;				/* R04 */
 8045540:	68fb      	ldr	r3, [r7, #12]
 8045542:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 8045546:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8045548:	68fb      	ldr	r3, [r7, #12]
 804554a:	3b04      	subs	r3, #4
 804554c:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = portINITIAL_EXC_RETURN;						/* EXC_RETURN */
 804554e:	68fb      	ldr	r3, [r7, #12]
 8045550:	f06f 0243 	mvn.w	r2, #67	@ 0x43
 8045554:	601a      	str	r2, [r3, #0]
				*pxTopOfStack = portINITIAL_CONTROL_UNPRIVILEGED;	/* Slot used to hold this task's CONTROL value. */
			}
		}
		#endif /* configENABLE_MPU */

		pxTopOfStack--;
 8045556:	68fb      	ldr	r3, [r7, #12]
 8045558:	3b04      	subs	r3, #4
 804555a:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pxEndOfStack;	/* Slot used to hold this task's PSPLIM value. */
 804555c:	68ba      	ldr	r2, [r7, #8]
 804555e:	68fb      	ldr	r3, [r7, #12]
 8045560:	601a      	str	r2, [r3, #0]

		#if( configENABLE_TRUSTZONE == 1 )
		{
			pxTopOfStack--;
 8045562:	68fb      	ldr	r3, [r7, #12]
 8045564:	3b04      	subs	r3, #4
 8045566:	60fb      	str	r3, [r7, #12]
			*pxTopOfStack = portNO_SECURE_CONTEXT;		/* Slot used to hold this task's xSecureContext value. */
 8045568:	68fb      	ldr	r3, [r7, #12]
 804556a:	2200      	movs	r2, #0
 804556c:	601a      	str	r2, [r3, #0]
		}
		#endif /* configENABLE_TRUSTZONE */
	}
	#endif /* portPRELOAD_REGISTERS */

	return pxTopOfStack;
 804556e:	68fb      	ldr	r3, [r7, #12]
}
 8045570:	4618      	mov	r0, r3
 8045572:	3714      	adds	r7, #20
 8045574:	46bd      	mov	sp, r7
 8045576:	f85d 7b04 	ldr.w	r7, [sp], #4
 804557a:	4770      	bx	lr
 804557c:	080452f1 	.word	0x080452f1

08045580 <xPortStartScheduler>:
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 8045580:	b580      	push	{r7, lr}
 8045582:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8045584:	4b0c      	ldr	r3, [pc, #48]	@ (80455b8 <xPortStartScheduler+0x38>)
 8045586:	681b      	ldr	r3, [r3, #0]
 8045588:	4a0b      	ldr	r2, [pc, #44]	@ (80455b8 <xPortStartScheduler+0x38>)
 804558a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 804558e:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8045590:	4b09      	ldr	r3, [pc, #36]	@ (80455b8 <xPortStartScheduler+0x38>)
 8045592:	681b      	ldr	r3, [r3, #0]
 8045594:	4a08      	ldr	r2, [pc, #32]	@ (80455b8 <xPortStartScheduler+0x38>)
 8045596:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 804559a:	6013      	str	r3, [r2, #0]
	}
	#endif /* configENABLE_MPU */

	/* Start the timer that generates the tick ISR. Interrupts are disabled
	 * here already. */
	vPortSetupTimerInterrupt();
 804559c:	f7ff fe84 	bl	80452a8 <vPortSetupTimerInterrupt>

	/* Initialize the critical nesting count ready for the first task. */
	ulCriticalNesting = 0;
 80455a0:	4b06      	ldr	r3, [pc, #24]	@ (80455bc <xPortStartScheduler+0x3c>)
 80455a2:	2200      	movs	r2, #0
 80455a4:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vStartFirstTask();
 80455a6:	f000 f82b 	bl	8045600 <vStartFirstTask>
	 * exit error function to prevent compiler warnings about a static function
	 * not being called in the case that the application writer overrides this
	 * functionality by defining configTASK_RETURN_ADDRESS. Call
	 * vTaskSwitchContext() so link time optimization does not remove the
	 * symbol. */
	vTaskSwitchContext();
 80455aa:	f001 f9bd 	bl	8046928 <vTaskSwitchContext>
	prvTaskExitError();
 80455ae:	f7ff fe9f 	bl	80452f0 <prvTaskExitError>

	/* Should not get here. */
	return 0;
 80455b2:	2300      	movs	r3, #0
}
 80455b4:	4618      	mov	r0, r3
 80455b6:	bd80      	pop	{r7, pc}
 80455b8:	e000ed20 	.word	0xe000ed20
 80455bc:	20018020 	.word	0x20018020

080455c0 <vRestoreContextOfFirstTask>:
 * header files. */
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 80455c0:	4a0b      	ldr	r2, [pc, #44]	@ (80455f0 <pxCurrentTCBConst2>)
 80455c2:	6813      	ldr	r3, [r2, #0]
 80455c4:	6818      	ldr	r0, [r3, #0]
 80455c6:	c80e      	ldmia	r0!, {r1, r2, r3}
 80455c8:	4c0a      	ldr	r4, [pc, #40]	@ (80455f4 <xSecureContextConst2>)
 80455ca:	6021      	str	r1, [r4, #0]
 80455cc:	f382 880b 	msr	PSPLIM, r2
 80455d0:	2102      	movs	r1, #2
 80455d2:	f381 8814 	msr	CONTROL, r1
 80455d6:	3020      	adds	r0, #32
 80455d8:	f380 8809 	msr	PSP, r0
 80455dc:	f3bf 8f6f 	isb	sy
 80455e0:	4718      	bx	r3
 80455e2:	bf00      	nop
 80455e4:	f3af 8000 	nop.w
 80455e8:	f3af 8000 	nop.w
 80455ec:	f3af 8000 	nop.w

080455f0 <pxCurrentTCBConst2>:
 80455f0:	2001b2b0 	.word	0x2001b2b0

080455f4 <xSecureContextConst2>:
 80455f4:	2001b26c 	.word	0x2001b26c
	"xMAIR0Const2: .word 0xe000edc0						\n"
	"xRNRConst2: .word 0xe000ed98						\n"
	"xRBARConst2: .word 0xe000ed9c						\n"
	#endif /* configENABLE_MPU */
	);
}
 80455f8:	bf00      	nop
 80455fa:	bf00      	nop
 80455fc:	0000      	movs	r0, r0
	...

08045600 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8045600:	4807      	ldr	r0, [pc, #28]	@ (8045620 <xVTORConst>)
 8045602:	6800      	ldr	r0, [r0, #0]
 8045604:	6800      	ldr	r0, [r0, #0]
 8045606:	f380 8808 	msr	MSP, r0
 804560a:	b662      	cpsie	i
 804560c:	b661      	cpsie	f
 804560e:	f3bf 8f4f 	dsb	sy
 8045612:	f3bf 8f6f 	isb	sy
 8045616:	df02      	svc	2
 8045618:	bf00      	nop
 804561a:	bf00      	nop
 804561c:	f3af 8000 	nop.w

08045620 <xVTORConst>:
 8045620:	e000ed08 	.word	0xe000ed08
	"													\n"
	"   .align 4										\n"
	"xVTORConst: .word 0xe000ed08						\n"
	:: "i" ( portSVC_START_SCHEDULER ) : "memory"
	);
}
 8045624:	bf00      	nop
 8045626:	bf00      	nop

08045628 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8045628:	f3ef 8011 	mrs	r0, BASEPRI
 804562c:	f04f 01a0 	mov.w	r1, #160	@ 0xa0
 8045630:	f381 8811 	msr	BASEPRI, r1
 8045634:	f3bf 8f4f 	dsb	sy
 8045638:	f3bf 8f6f 	isb	sy
 804563c:	4770      	bx	lr
	"	dsb												\n"
	"	isb												\n"
	"	bx lr											\n" /* Return. */
	:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 804563e:	bf00      	nop
 8045640:	4618      	mov	r0, r3

08045642 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8045642:	f380 8811 	msr	BASEPRI, r0
 8045646:	f3bf 8f4f 	dsb	sy
 804564a:	f3bf 8f6f 	isb	sy
 804564e:	4770      	bx	lr
	"	dsb												\n"
	"	isb												\n"
	"	bx lr											\n" /* Return. */
	::: "memory"
	);
}
 8045650:	bf00      	nop
	...

08045660 <PendSV_Handler>:
/*-----------------------------------------------------------*/

void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8045660:	f3ef 8109 	mrs	r1, PSP
 8045664:	4a23      	ldr	r2, [pc, #140]	@ (80456f4 <xSecureContextConst>)
 8045666:	6810      	ldr	r0, [r2, #0]
 8045668:	b178      	cbz	r0, 804568a <save_ns_context>
 804566a:	b507      	push	{r0, r1, r2, lr}
 804566c:	f002 fffc 	bl	8048668 <__SecureContext_SaveContext_veneer>
 8045670:	bc0f      	pop	{r0, r1, r2, r3}
 8045672:	469e      	mov	lr, r3
 8045674:	065a      	lsls	r2, r3, #25
 8045676:	d508      	bpl.n	804568a <save_ns_context>
 8045678:	4b1d      	ldr	r3, [pc, #116]	@ (80456f0 <pxCurrentTCBConst>)
 804567a:	681a      	ldr	r2, [r3, #0]
 804567c:	390c      	subs	r1, #12
 804567e:	6011      	str	r1, [r2, #0]
 8045680:	f3ef 820b 	mrs	r2, PSPLIM
 8045684:	4673      	mov	r3, lr
 8045686:	c10d      	stmia	r1!, {r0, r2, r3}
 8045688:	e00b      	b.n	80456a2 <select_next_task>

0804568a <save_ns_context>:
 804568a:	4b19      	ldr	r3, [pc, #100]	@ (80456f0 <pxCurrentTCBConst>)
 804568c:	681a      	ldr	r2, [r3, #0]
 804568e:	392c      	subs	r1, #44	@ 0x2c
 8045690:	6011      	str	r1, [r2, #0]
 8045692:	310c      	adds	r1, #12
 8045694:	e881 0ff0 	stmia.w	r1, {r4, r5, r6, r7, r8, r9, sl, fp}
 8045698:	f3ef 820b 	mrs	r2, PSPLIM
 804569c:	4673      	mov	r3, lr
 804569e:	390c      	subs	r1, #12
 80456a0:	c10d      	stmia	r1!, {r0, r2, r3}

080456a2 <select_next_task>:
 80456a2:	f04f 00a0 	mov.w	r0, #160	@ 0xa0
 80456a6:	f380 8811 	msr	BASEPRI, r0
 80456aa:	f3bf 8f4f 	dsb	sy
 80456ae:	f3bf 8f6f 	isb	sy
 80456b2:	f001 f939 	bl	8046928 <vTaskSwitchContext>
 80456b6:	f04f 0000 	mov.w	r0, #0
 80456ba:	f380 8811 	msr	BASEPRI, r0
 80456be:	4a0c      	ldr	r2, [pc, #48]	@ (80456f0 <pxCurrentTCBConst>)
 80456c0:	6813      	ldr	r3, [r2, #0]
 80456c2:	6819      	ldr	r1, [r3, #0]
 80456c4:	c90d      	ldmia	r1!, {r0, r2, r3}
 80456c6:	f382 880b 	msr	PSPLIM, r2
 80456ca:	469e      	mov	lr, r3
 80456cc:	4a09      	ldr	r2, [pc, #36]	@ (80456f4 <xSecureContextConst>)
 80456ce:	6010      	str	r0, [r2, #0]
 80456d0:	b148      	cbz	r0, 80456e6 <restore_ns_context>
 80456d2:	b40a      	push	{r1, r3}
 80456d4:	f002 ffcc 	bl	8048670 <__SecureContext_LoadContext_veneer>
 80456d8:	bc0a      	pop	{r1, r3}
 80456da:	469e      	mov	lr, r3
 80456dc:	065a      	lsls	r2, r3, #25
 80456de:	d502      	bpl.n	80456e6 <restore_ns_context>
 80456e0:	f381 8809 	msr	PSP, r1
 80456e4:	4770      	bx	lr

080456e6 <restore_ns_context>:
 80456e6:	e8b1 0ff0 	ldmia.w	r1!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80456ea:	f381 8809 	msr	PSP, r1
 80456ee:	4770      	bx	lr

080456f0 <pxCurrentTCBConst>:
 80456f0:	2001b2b0 	.word	0x2001b2b0

080456f4 <xSecureContextConst>:
 80456f4:	2001b26c 	.word	0x2001b26c
	"xRNRConst: .word 0xe000ed98						\n"
	"xRBARConst: .word 0xe000ed9c						\n"
	#endif /* configENABLE_MPU */
	:: "i"( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);
}
 80456f8:	bf00      	nop
 80456fa:	bf00      	nop
 80456fc:	0000      	movs	r0, r0
	...

08045700 <SVC_Handler>:
/*-----------------------------------------------------------*/

void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8045700:	f01e 0f04 	tst.w	lr, #4
 8045704:	bf0c      	ite	eq
 8045706:	f3ef 8008 	mrseq	r0, MSP
 804570a:	f3ef 8009 	mrsne	r0, PSP
 804570e:	4904      	ldr	r1, [pc, #16]	@ (8045720 <svchandler_address_const>)
 8045710:	4708      	bx	r1
 8045712:	bf00      	nop
 8045714:	f3af 8000 	nop.w
 8045718:	f3af 8000 	nop.w
 804571c:	f3af 8000 	nop.w

08045720 <svchandler_address_const>:
 8045720:	080453d5 	.word	0x080453d5
	"	bx r1											\n"
	"													\n"
	"	.align 4										\n"
	"svchandler_address_const: .word vPortSVCHandler_C	\n"
	);
}
 8045724:	bf00      	nop
 8045726:	bf00      	nop

08045728 <vPortAllocateSecureContext>:
/*-----------------------------------------------------------*/

void vPortAllocateSecureContext( uint32_t ulSecureStackSize ) /* __attribute__ (( naked )) */
{
	__asm volatile
 8045728:	df00      	svc	0
 804572a:	4770      	bx	lr
	(
	"	svc %0											\n" /* Secure context is allocated in the supervisor call. */
	"	bx lr											\n" /* Return. */
	:: "i" ( portSVC_ALLOCATE_SECURE_CONTEXT ) : "memory"
	);
}
 804572c:	bf00      	nop

0804572e <vPortFreeSecureContext>:
/*-----------------------------------------------------------*/

void vPortFreeSecureContext( uint32_t *pulTCB ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 804572e:	6801      	ldr	r1, [r0, #0]
 8045730:	6808      	ldr	r0, [r1, #0]
 8045732:	2800      	cmp	r0, #0
 8045734:	bf18      	it	ne
 8045736:	df01      	svcne	1
 8045738:	4770      	bx	lr
	"	it ne											\n"
	"	svcne %0										\n" /* Secure context is freed in the supervisor call. */
	"	bx lr											\n" /* Return. */
	:: "i" ( portSVC_FREE_SECURE_CONTEXT ) : "memory"
	);
}
 804573a:	bf00      	nop

0804573c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 804573c:	b580      	push	{r7, lr}
 804573e:	b084      	sub	sp, #16
 8045740:	af00      	add	r7, sp, #0
 8045742:	6078      	str	r0, [r7, #4]
 8045744:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8045746:	687b      	ldr	r3, [r7, #4]
 8045748:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 804574a:	68fb      	ldr	r3, [r7, #12]
 804574c:	2b00      	cmp	r3, #0
 804574e:	d103      	bne.n	8045758 <xQueueGenericReset+0x1c>
 8045750:	f7ff ff6a 	bl	8045628 <ulSetInterruptMask>
 8045754:	bf00      	nop
 8045756:	e7fd      	b.n	8045754 <xQueueGenericReset+0x18>

	taskENTER_CRITICAL();
 8045758:	f7ff fdf8 	bl	804534c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 804575c:	68fb      	ldr	r3, [r7, #12]
 804575e:	681a      	ldr	r2, [r3, #0]
 8045760:	68fb      	ldr	r3, [r7, #12]
 8045762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8045764:	68f9      	ldr	r1, [r7, #12]
 8045766:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8045768:	fb01 f303 	mul.w	r3, r1, r3
 804576c:	441a      	add	r2, r3
 804576e:	68fb      	ldr	r3, [r7, #12]
 8045770:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8045772:	68fb      	ldr	r3, [r7, #12]
 8045774:	2200      	movs	r2, #0
 8045776:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8045778:	68fb      	ldr	r3, [r7, #12]
 804577a:	681a      	ldr	r2, [r3, #0]
 804577c:	68fb      	ldr	r3, [r7, #12]
 804577e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8045780:	68fb      	ldr	r3, [r7, #12]
 8045782:	681a      	ldr	r2, [r3, #0]
 8045784:	68fb      	ldr	r3, [r7, #12]
 8045786:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8045788:	3b01      	subs	r3, #1
 804578a:	68f9      	ldr	r1, [r7, #12]
 804578c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 804578e:	fb01 f303 	mul.w	r3, r1, r3
 8045792:	441a      	add	r2, r3
 8045794:	68fb      	ldr	r3, [r7, #12]
 8045796:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8045798:	68fb      	ldr	r3, [r7, #12]
 804579a:	22ff      	movs	r2, #255	@ 0xff
 804579c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80457a0:	68fb      	ldr	r3, [r7, #12]
 80457a2:	22ff      	movs	r2, #255	@ 0xff
 80457a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80457a8:	683b      	ldr	r3, [r7, #0]
 80457aa:	2b00      	cmp	r3, #0
 80457ac:	d10e      	bne.n	80457cc <xQueueGenericReset+0x90>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80457ae:	68fb      	ldr	r3, [r7, #12]
 80457b0:	691b      	ldr	r3, [r3, #16]
 80457b2:	2b00      	cmp	r3, #0
 80457b4:	d014      	beq.n	80457e0 <xQueueGenericReset+0xa4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80457b6:	68fb      	ldr	r3, [r7, #12]
 80457b8:	3310      	adds	r3, #16
 80457ba:	4618      	mov	r0, r3
 80457bc:	f001 f972 	bl	8046aa4 <xTaskRemoveFromEventList>
 80457c0:	4603      	mov	r3, r0
 80457c2:	2b00      	cmp	r3, #0
 80457c4:	d00c      	beq.n	80457e0 <xQueueGenericReset+0xa4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80457c6:	f7ff fdaf 	bl	8045328 <vPortYield>
 80457ca:	e009      	b.n	80457e0 <xQueueGenericReset+0xa4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80457cc:	68fb      	ldr	r3, [r7, #12]
 80457ce:	3310      	adds	r3, #16
 80457d0:	4618      	mov	r0, r3
 80457d2:	f7ff fcb5 	bl	8045140 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80457d6:	68fb      	ldr	r3, [r7, #12]
 80457d8:	3324      	adds	r3, #36	@ 0x24
 80457da:	4618      	mov	r0, r3
 80457dc:	f7ff fcb0 	bl	8045140 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80457e0:	f7ff fdc6 	bl	8045370 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80457e4:	2301      	movs	r3, #1
}
 80457e6:	4618      	mov	r0, r3
 80457e8:	3710      	adds	r7, #16
 80457ea:	46bd      	mov	sp, r7
 80457ec:	bd80      	pop	{r7, pc}

080457ee <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80457ee:	b580      	push	{r7, lr}
 80457f0:	b088      	sub	sp, #32
 80457f2:	af02      	add	r7, sp, #8
 80457f4:	60f8      	str	r0, [r7, #12]
 80457f6:	60b9      	str	r1, [r7, #8]
 80457f8:	607a      	str	r2, [r7, #4]
 80457fa:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80457fc:	68fb      	ldr	r3, [r7, #12]
 80457fe:	2b00      	cmp	r3, #0
 8045800:	d103      	bne.n	804580a <xQueueGenericCreateStatic+0x1c>
 8045802:	f7ff ff11 	bl	8045628 <ulSetInterruptMask>
 8045806:	bf00      	nop
 8045808:	e7fd      	b.n	8045806 <xQueueGenericCreateStatic+0x18>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 804580a:	683b      	ldr	r3, [r7, #0]
 804580c:	2b00      	cmp	r3, #0
 804580e:	d103      	bne.n	8045818 <xQueueGenericCreateStatic+0x2a>
 8045810:	f7ff ff0a 	bl	8045628 <ulSetInterruptMask>
 8045814:	bf00      	nop
 8045816:	e7fd      	b.n	8045814 <xQueueGenericCreateStatic+0x26>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8045818:	687b      	ldr	r3, [r7, #4]
 804581a:	2b00      	cmp	r3, #0
 804581c:	d002      	beq.n	8045824 <xQueueGenericCreateStatic+0x36>
 804581e:	68bb      	ldr	r3, [r7, #8]
 8045820:	2b00      	cmp	r3, #0
 8045822:	d001      	beq.n	8045828 <xQueueGenericCreateStatic+0x3a>
 8045824:	2301      	movs	r3, #1
 8045826:	e000      	b.n	804582a <xQueueGenericCreateStatic+0x3c>
 8045828:	2300      	movs	r3, #0
 804582a:	2b00      	cmp	r3, #0
 804582c:	d103      	bne.n	8045836 <xQueueGenericCreateStatic+0x48>
 804582e:	f7ff fefb 	bl	8045628 <ulSetInterruptMask>
 8045832:	bf00      	nop
 8045834:	e7fd      	b.n	8045832 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8045836:	687b      	ldr	r3, [r7, #4]
 8045838:	2b00      	cmp	r3, #0
 804583a:	d102      	bne.n	8045842 <xQueueGenericCreateStatic+0x54>
 804583c:	68bb      	ldr	r3, [r7, #8]
 804583e:	2b00      	cmp	r3, #0
 8045840:	d101      	bne.n	8045846 <xQueueGenericCreateStatic+0x58>
 8045842:	2301      	movs	r3, #1
 8045844:	e000      	b.n	8045848 <xQueueGenericCreateStatic+0x5a>
 8045846:	2300      	movs	r3, #0
 8045848:	2b00      	cmp	r3, #0
 804584a:	d103      	bne.n	8045854 <xQueueGenericCreateStatic+0x66>
 804584c:	f7ff feec 	bl	8045628 <ulSetInterruptMask>
 8045850:	bf00      	nop
 8045852:	e7fd      	b.n	8045850 <xQueueGenericCreateStatic+0x62>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8045854:	2350      	movs	r3, #80	@ 0x50
 8045856:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8045858:	693b      	ldr	r3, [r7, #16]
 804585a:	2b50      	cmp	r3, #80	@ 0x50
 804585c:	d003      	beq.n	8045866 <xQueueGenericCreateStatic+0x78>
 804585e:	f7ff fee3 	bl	8045628 <ulSetInterruptMask>
 8045862:	bf00      	nop
 8045864:	e7fd      	b.n	8045862 <xQueueGenericCreateStatic+0x74>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8045866:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8045868:	683b      	ldr	r3, [r7, #0]
 804586a:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 804586c:	697b      	ldr	r3, [r7, #20]
 804586e:	2b00      	cmp	r3, #0
 8045870:	d00d      	beq.n	804588e <xQueueGenericCreateStatic+0xa0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8045872:	697b      	ldr	r3, [r7, #20]
 8045874:	2201      	movs	r2, #1
 8045876:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 804587a:	f897 2020 	ldrb.w	r2, [r7, #32]
 804587e:	697b      	ldr	r3, [r7, #20]
 8045880:	9300      	str	r3, [sp, #0]
 8045882:	4613      	mov	r3, r2
 8045884:	687a      	ldr	r2, [r7, #4]
 8045886:	68b9      	ldr	r1, [r7, #8]
 8045888:	68f8      	ldr	r0, [r7, #12]
 804588a:	f000 f838 	bl	80458fe <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 804588e:	697b      	ldr	r3, [r7, #20]
	}
 8045890:	4618      	mov	r0, r3
 8045892:	3718      	adds	r7, #24
 8045894:	46bd      	mov	sp, r7
 8045896:	bd80      	pop	{r7, pc}

08045898 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8045898:	b580      	push	{r7, lr}
 804589a:	b08a      	sub	sp, #40	@ 0x28
 804589c:	af02      	add	r7, sp, #8
 804589e:	60f8      	str	r0, [r7, #12]
 80458a0:	60b9      	str	r1, [r7, #8]
 80458a2:	4613      	mov	r3, r2
 80458a4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80458a6:	68fb      	ldr	r3, [r7, #12]
 80458a8:	2b00      	cmp	r3, #0
 80458aa:	d103      	bne.n	80458b4 <xQueueGenericCreate+0x1c>
 80458ac:	f7ff febc 	bl	8045628 <ulSetInterruptMask>
 80458b0:	bf00      	nop
 80458b2:	e7fd      	b.n	80458b0 <xQueueGenericCreate+0x18>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80458b4:	68fb      	ldr	r3, [r7, #12]
 80458b6:	68ba      	ldr	r2, [r7, #8]
 80458b8:	fb02 f303 	mul.w	r3, r2, r3
 80458bc:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80458be:	69fb      	ldr	r3, [r7, #28]
 80458c0:	3350      	adds	r3, #80	@ 0x50
 80458c2:	4618      	mov	r0, r3
 80458c4:	f7ff fa76 	bl	8044db4 <pvPortMalloc>
 80458c8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80458ca:	69bb      	ldr	r3, [r7, #24]
 80458cc:	2b00      	cmp	r3, #0
 80458ce:	d011      	beq.n	80458f4 <xQueueGenericCreate+0x5c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80458d0:	69bb      	ldr	r3, [r7, #24]
 80458d2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80458d4:	697b      	ldr	r3, [r7, #20]
 80458d6:	3350      	adds	r3, #80	@ 0x50
 80458d8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80458da:	69bb      	ldr	r3, [r7, #24]
 80458dc:	2200      	movs	r2, #0
 80458de:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80458e2:	79fa      	ldrb	r2, [r7, #7]
 80458e4:	69bb      	ldr	r3, [r7, #24]
 80458e6:	9300      	str	r3, [sp, #0]
 80458e8:	4613      	mov	r3, r2
 80458ea:	697a      	ldr	r2, [r7, #20]
 80458ec:	68b9      	ldr	r1, [r7, #8]
 80458ee:	68f8      	ldr	r0, [r7, #12]
 80458f0:	f000 f805 	bl	80458fe <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80458f4:	69bb      	ldr	r3, [r7, #24]
	}
 80458f6:	4618      	mov	r0, r3
 80458f8:	3720      	adds	r7, #32
 80458fa:	46bd      	mov	sp, r7
 80458fc:	bd80      	pop	{r7, pc}

080458fe <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80458fe:	b580      	push	{r7, lr}
 8045900:	b084      	sub	sp, #16
 8045902:	af00      	add	r7, sp, #0
 8045904:	60f8      	str	r0, [r7, #12]
 8045906:	60b9      	str	r1, [r7, #8]
 8045908:	607a      	str	r2, [r7, #4]
 804590a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 804590c:	68bb      	ldr	r3, [r7, #8]
 804590e:	2b00      	cmp	r3, #0
 8045910:	d103      	bne.n	804591a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8045912:	69bb      	ldr	r3, [r7, #24]
 8045914:	69ba      	ldr	r2, [r7, #24]
 8045916:	601a      	str	r2, [r3, #0]
 8045918:	e002      	b.n	8045920 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 804591a:	69bb      	ldr	r3, [r7, #24]
 804591c:	687a      	ldr	r2, [r7, #4]
 804591e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8045920:	69bb      	ldr	r3, [r7, #24]
 8045922:	68fa      	ldr	r2, [r7, #12]
 8045924:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8045926:	69bb      	ldr	r3, [r7, #24]
 8045928:	68ba      	ldr	r2, [r7, #8]
 804592a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 804592c:	2101      	movs	r1, #1
 804592e:	69b8      	ldr	r0, [r7, #24]
 8045930:	f7ff ff04 	bl	804573c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8045934:	69bb      	ldr	r3, [r7, #24]
 8045936:	78fa      	ldrb	r2, [r7, #3]
 8045938:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 804593c:	bf00      	nop
 804593e:	3710      	adds	r7, #16
 8045940:	46bd      	mov	sp, r7
 8045942:	bd80      	pop	{r7, pc}

08045944 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8045944:	b580      	push	{r7, lr}
 8045946:	b082      	sub	sp, #8
 8045948:	af00      	add	r7, sp, #0
 804594a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 804594c:	687b      	ldr	r3, [r7, #4]
 804594e:	2b00      	cmp	r3, #0
 8045950:	d00e      	beq.n	8045970 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8045952:	687b      	ldr	r3, [r7, #4]
 8045954:	2200      	movs	r2, #0
 8045956:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8045958:	687b      	ldr	r3, [r7, #4]
 804595a:	2200      	movs	r2, #0
 804595c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 804595e:	687b      	ldr	r3, [r7, #4]
 8045960:	2200      	movs	r2, #0
 8045962:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8045964:	2300      	movs	r3, #0
 8045966:	2200      	movs	r2, #0
 8045968:	2100      	movs	r1, #0
 804596a:	6878      	ldr	r0, [r7, #4]
 804596c:	f000 f81c 	bl	80459a8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8045970:	bf00      	nop
 8045972:	3708      	adds	r7, #8
 8045974:	46bd      	mov	sp, r7
 8045976:	bd80      	pop	{r7, pc}

08045978 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8045978:	b580      	push	{r7, lr}
 804597a:	b086      	sub	sp, #24
 804597c:	af00      	add	r7, sp, #0
 804597e:	4603      	mov	r3, r0
 8045980:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8045982:	2301      	movs	r3, #1
 8045984:	617b      	str	r3, [r7, #20]
 8045986:	2300      	movs	r3, #0
 8045988:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 804598a:	79fb      	ldrb	r3, [r7, #7]
 804598c:	461a      	mov	r2, r3
 804598e:	6939      	ldr	r1, [r7, #16]
 8045990:	6978      	ldr	r0, [r7, #20]
 8045992:	f7ff ff81 	bl	8045898 <xQueueGenericCreate>
 8045996:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8045998:	68f8      	ldr	r0, [r7, #12]
 804599a:	f7ff ffd3 	bl	8045944 <prvInitialiseMutex>

		return xNewQueue;
 804599e:	68fb      	ldr	r3, [r7, #12]
	}
 80459a0:	4618      	mov	r0, r3
 80459a2:	3718      	adds	r7, #24
 80459a4:	46bd      	mov	sp, r7
 80459a6:	bd80      	pop	{r7, pc}

080459a8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80459a8:	b580      	push	{r7, lr}
 80459aa:	b08a      	sub	sp, #40	@ 0x28
 80459ac:	af00      	add	r7, sp, #0
 80459ae:	60f8      	str	r0, [r7, #12]
 80459b0:	60b9      	str	r1, [r7, #8]
 80459b2:	607a      	str	r2, [r7, #4]
 80459b4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80459b6:	2300      	movs	r3, #0
 80459b8:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80459ba:	68fb      	ldr	r3, [r7, #12]
 80459bc:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80459be:	6a3b      	ldr	r3, [r7, #32]
 80459c0:	2b00      	cmp	r3, #0
 80459c2:	d103      	bne.n	80459cc <xQueueGenericSend+0x24>
 80459c4:	f7ff fe30 	bl	8045628 <ulSetInterruptMask>
 80459c8:	bf00      	nop
 80459ca:	e7fd      	b.n	80459c8 <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80459cc:	68bb      	ldr	r3, [r7, #8]
 80459ce:	2b00      	cmp	r3, #0
 80459d0:	d103      	bne.n	80459da <xQueueGenericSend+0x32>
 80459d2:	6a3b      	ldr	r3, [r7, #32]
 80459d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80459d6:	2b00      	cmp	r3, #0
 80459d8:	d101      	bne.n	80459de <xQueueGenericSend+0x36>
 80459da:	2301      	movs	r3, #1
 80459dc:	e000      	b.n	80459e0 <xQueueGenericSend+0x38>
 80459de:	2300      	movs	r3, #0
 80459e0:	2b00      	cmp	r3, #0
 80459e2:	d103      	bne.n	80459ec <xQueueGenericSend+0x44>
 80459e4:	f7ff fe20 	bl	8045628 <ulSetInterruptMask>
 80459e8:	bf00      	nop
 80459ea:	e7fd      	b.n	80459e8 <xQueueGenericSend+0x40>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80459ec:	683b      	ldr	r3, [r7, #0]
 80459ee:	2b02      	cmp	r3, #2
 80459f0:	d103      	bne.n	80459fa <xQueueGenericSend+0x52>
 80459f2:	6a3b      	ldr	r3, [r7, #32]
 80459f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80459f6:	2b01      	cmp	r3, #1
 80459f8:	d101      	bne.n	80459fe <xQueueGenericSend+0x56>
 80459fa:	2301      	movs	r3, #1
 80459fc:	e000      	b.n	8045a00 <xQueueGenericSend+0x58>
 80459fe:	2300      	movs	r3, #0
 8045a00:	2b00      	cmp	r3, #0
 8045a02:	d103      	bne.n	8045a0c <xQueueGenericSend+0x64>
 8045a04:	f7ff fe10 	bl	8045628 <ulSetInterruptMask>
 8045a08:	bf00      	nop
 8045a0a:	e7fd      	b.n	8045a08 <xQueueGenericSend+0x60>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8045a0c:	f001 f9ea 	bl	8046de4 <xTaskGetSchedulerState>
 8045a10:	4603      	mov	r3, r0
 8045a12:	2b00      	cmp	r3, #0
 8045a14:	d102      	bne.n	8045a1c <xQueueGenericSend+0x74>
 8045a16:	687b      	ldr	r3, [r7, #4]
 8045a18:	2b00      	cmp	r3, #0
 8045a1a:	d101      	bne.n	8045a20 <xQueueGenericSend+0x78>
 8045a1c:	2301      	movs	r3, #1
 8045a1e:	e000      	b.n	8045a22 <xQueueGenericSend+0x7a>
 8045a20:	2300      	movs	r3, #0
 8045a22:	2b00      	cmp	r3, #0
 8045a24:	d103      	bne.n	8045a2e <xQueueGenericSend+0x86>
 8045a26:	f7ff fdff 	bl	8045628 <ulSetInterruptMask>
 8045a2a:	bf00      	nop
 8045a2c:	e7fd      	b.n	8045a2a <xQueueGenericSend+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8045a2e:	f7ff fc8d 	bl	804534c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8045a32:	6a3b      	ldr	r3, [r7, #32]
 8045a34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8045a36:	6a3b      	ldr	r3, [r7, #32]
 8045a38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8045a3a:	429a      	cmp	r2, r3
 8045a3c:	d302      	bcc.n	8045a44 <xQueueGenericSend+0x9c>
 8045a3e:	683b      	ldr	r3, [r7, #0]
 8045a40:	2b02      	cmp	r3, #2
 8045a42:	d11d      	bne.n	8045a80 <xQueueGenericSend+0xd8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8045a44:	683a      	ldr	r2, [r7, #0]
 8045a46:	68b9      	ldr	r1, [r7, #8]
 8045a48:	6a38      	ldr	r0, [r7, #32]
 8045a4a:	f000 faa3 	bl	8045f94 <prvCopyDataToQueue>
 8045a4e:	61f8      	str	r0, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8045a50:	6a3b      	ldr	r3, [r7, #32]
 8045a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8045a54:	2b00      	cmp	r3, #0
 8045a56:	d00a      	beq.n	8045a6e <xQueueGenericSend+0xc6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8045a58:	6a3b      	ldr	r3, [r7, #32]
 8045a5a:	3324      	adds	r3, #36	@ 0x24
 8045a5c:	4618      	mov	r0, r3
 8045a5e:	f001 f821 	bl	8046aa4 <xTaskRemoveFromEventList>
 8045a62:	4603      	mov	r3, r0
 8045a64:	2b00      	cmp	r3, #0
 8045a66:	d007      	beq.n	8045a78 <xQueueGenericSend+0xd0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8045a68:	f7ff fc5e 	bl	8045328 <vPortYield>
 8045a6c:	e004      	b.n	8045a78 <xQueueGenericSend+0xd0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8045a6e:	69fb      	ldr	r3, [r7, #28]
 8045a70:	2b00      	cmp	r3, #0
 8045a72:	d001      	beq.n	8045a78 <xQueueGenericSend+0xd0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8045a74:	f7ff fc58 	bl	8045328 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8045a78:	f7ff fc7a 	bl	8045370 <vPortExitCritical>
				return pdPASS;
 8045a7c:	2301      	movs	r3, #1
 8045a7e:	e05c      	b.n	8045b3a <xQueueGenericSend+0x192>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8045a80:	687b      	ldr	r3, [r7, #4]
 8045a82:	2b00      	cmp	r3, #0
 8045a84:	d103      	bne.n	8045a8e <xQueueGenericSend+0xe6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8045a86:	f7ff fc73 	bl	8045370 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8045a8a:	2300      	movs	r3, #0
 8045a8c:	e055      	b.n	8045b3a <xQueueGenericSend+0x192>
				}
				else if( xEntryTimeSet == pdFALSE )
 8045a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8045a90:	2b00      	cmp	r3, #0
 8045a92:	d106      	bne.n	8045aa2 <xQueueGenericSend+0xfa>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8045a94:	f107 0314 	add.w	r3, r7, #20
 8045a98:	4618      	mov	r0, r3
 8045a9a:	f001 f85f 	bl	8046b5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8045a9e:	2301      	movs	r3, #1
 8045aa0:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8045aa2:	f7ff fc65 	bl	8045370 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8045aa6:	f000 fde1 	bl	804666c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8045aaa:	f7ff fc4f 	bl	804534c <vPortEnterCritical>
 8045aae:	6a3b      	ldr	r3, [r7, #32]
 8045ab0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8045ab4:	b25b      	sxtb	r3, r3
 8045ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8045aba:	d103      	bne.n	8045ac4 <xQueueGenericSend+0x11c>
 8045abc:	6a3b      	ldr	r3, [r7, #32]
 8045abe:	2200      	movs	r2, #0
 8045ac0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8045ac4:	6a3b      	ldr	r3, [r7, #32]
 8045ac6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8045aca:	b25b      	sxtb	r3, r3
 8045acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8045ad0:	d103      	bne.n	8045ada <xQueueGenericSend+0x132>
 8045ad2:	6a3b      	ldr	r3, [r7, #32]
 8045ad4:	2200      	movs	r2, #0
 8045ad6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8045ada:	f7ff fc49 	bl	8045370 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8045ade:	1d3a      	adds	r2, r7, #4
 8045ae0:	f107 0314 	add.w	r3, r7, #20
 8045ae4:	4611      	mov	r1, r2
 8045ae6:	4618      	mov	r0, r3
 8045ae8:	f001 f84e 	bl	8046b88 <xTaskCheckForTimeOut>
 8045aec:	4603      	mov	r3, r0
 8045aee:	2b00      	cmp	r3, #0
 8045af0:	d11d      	bne.n	8045b2e <xQueueGenericSend+0x186>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8045af2:	6a38      	ldr	r0, [r7, #32]
 8045af4:	f000 fb46 	bl	8046184 <prvIsQueueFull>
 8045af8:	4603      	mov	r3, r0
 8045afa:	2b00      	cmp	r3, #0
 8045afc:	d011      	beq.n	8045b22 <xQueueGenericSend+0x17a>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8045afe:	6a3b      	ldr	r3, [r7, #32]
 8045b00:	3310      	adds	r3, #16
 8045b02:	687a      	ldr	r2, [r7, #4]
 8045b04:	4611      	mov	r1, r2
 8045b06:	4618      	mov	r0, r3
 8045b08:	f000 ff8a 	bl	8046a20 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8045b0c:	6a38      	ldr	r0, [r7, #32]
 8045b0e:	f000 fad1 	bl	80460b4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8045b12:	f000 fdb9 	bl	8046688 <xTaskResumeAll>
 8045b16:	4603      	mov	r3, r0
 8045b18:	2b00      	cmp	r3, #0
 8045b1a:	d188      	bne.n	8045a2e <xQueueGenericSend+0x86>
				{
					portYIELD_WITHIN_API();
 8045b1c:	f7ff fc04 	bl	8045328 <vPortYield>
 8045b20:	e785      	b.n	8045a2e <xQueueGenericSend+0x86>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8045b22:	6a38      	ldr	r0, [r7, #32]
 8045b24:	f000 fac6 	bl	80460b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8045b28:	f000 fdae 	bl	8046688 <xTaskResumeAll>
 8045b2c:	e77f      	b.n	8045a2e <xQueueGenericSend+0x86>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8045b2e:	6a38      	ldr	r0, [r7, #32]
 8045b30:	f000 fac0 	bl	80460b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8045b34:	f000 fda8 	bl	8046688 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8045b38:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8045b3a:	4618      	mov	r0, r3
 8045b3c:	3728      	adds	r7, #40	@ 0x28
 8045b3e:	46bd      	mov	sp, r7
 8045b40:	bd80      	pop	{r7, pc}

08045b42 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8045b42:	b580      	push	{r7, lr}
 8045b44:	b08a      	sub	sp, #40	@ 0x28
 8045b46:	af00      	add	r7, sp, #0
 8045b48:	60f8      	str	r0, [r7, #12]
 8045b4a:	60b9      	str	r1, [r7, #8]
 8045b4c:	607a      	str	r2, [r7, #4]
 8045b4e:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8045b50:	68fb      	ldr	r3, [r7, #12]
 8045b52:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8045b54:	6a3b      	ldr	r3, [r7, #32]
 8045b56:	2b00      	cmp	r3, #0
 8045b58:	d103      	bne.n	8045b62 <xQueueGenericSendFromISR+0x20>
 8045b5a:	f7ff fd65 	bl	8045628 <ulSetInterruptMask>
 8045b5e:	bf00      	nop
 8045b60:	e7fd      	b.n	8045b5e <xQueueGenericSendFromISR+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8045b62:	68bb      	ldr	r3, [r7, #8]
 8045b64:	2b00      	cmp	r3, #0
 8045b66:	d103      	bne.n	8045b70 <xQueueGenericSendFromISR+0x2e>
 8045b68:	6a3b      	ldr	r3, [r7, #32]
 8045b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8045b6c:	2b00      	cmp	r3, #0
 8045b6e:	d101      	bne.n	8045b74 <xQueueGenericSendFromISR+0x32>
 8045b70:	2301      	movs	r3, #1
 8045b72:	e000      	b.n	8045b76 <xQueueGenericSendFromISR+0x34>
 8045b74:	2300      	movs	r3, #0
 8045b76:	2b00      	cmp	r3, #0
 8045b78:	d103      	bne.n	8045b82 <xQueueGenericSendFromISR+0x40>
 8045b7a:	f7ff fd55 	bl	8045628 <ulSetInterruptMask>
 8045b7e:	bf00      	nop
 8045b80:	e7fd      	b.n	8045b7e <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8045b82:	683b      	ldr	r3, [r7, #0]
 8045b84:	2b02      	cmp	r3, #2
 8045b86:	d103      	bne.n	8045b90 <xQueueGenericSendFromISR+0x4e>
 8045b88:	6a3b      	ldr	r3, [r7, #32]
 8045b8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8045b8c:	2b01      	cmp	r3, #1
 8045b8e:	d101      	bne.n	8045b94 <xQueueGenericSendFromISR+0x52>
 8045b90:	2301      	movs	r3, #1
 8045b92:	e000      	b.n	8045b96 <xQueueGenericSendFromISR+0x54>
 8045b94:	2300      	movs	r3, #0
 8045b96:	2b00      	cmp	r3, #0
 8045b98:	d103      	bne.n	8045ba2 <xQueueGenericSendFromISR+0x60>
 8045b9a:	f7ff fd45 	bl	8045628 <ulSetInterruptMask>
 8045b9e:	bf00      	nop
 8045ba0:	e7fd      	b.n	8045b9e <xQueueGenericSendFromISR+0x5c>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8045ba2:	f7ff fd41 	bl	8045628 <ulSetInterruptMask>
 8045ba6:	61f8      	str	r0, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8045ba8:	6a3b      	ldr	r3, [r7, #32]
 8045baa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8045bac:	6a3b      	ldr	r3, [r7, #32]
 8045bae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8045bb0:	429a      	cmp	r2, r3
 8045bb2:	d302      	bcc.n	8045bba <xQueueGenericSendFromISR+0x78>
 8045bb4:	683b      	ldr	r3, [r7, #0]
 8045bb6:	2b02      	cmp	r3, #2
 8045bb8:	d12d      	bne.n	8045c16 <xQueueGenericSendFromISR+0xd4>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8045bba:	6a3b      	ldr	r3, [r7, #32]
 8045bbc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8045bc0:	76fb      	strb	r3, [r7, #27]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8045bc2:	6a3b      	ldr	r3, [r7, #32]
 8045bc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8045bc6:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8045bc8:	683a      	ldr	r2, [r7, #0]
 8045bca:	68b9      	ldr	r1, [r7, #8]
 8045bcc:	6a38      	ldr	r0, [r7, #32]
 8045bce:	f000 f9e1 	bl	8045f94 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8045bd2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8045bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8045bda:	d112      	bne.n	8045c02 <xQueueGenericSendFromISR+0xc0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8045bdc:	6a3b      	ldr	r3, [r7, #32]
 8045bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8045be0:	2b00      	cmp	r3, #0
 8045be2:	d015      	beq.n	8045c10 <xQueueGenericSendFromISR+0xce>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8045be4:	6a3b      	ldr	r3, [r7, #32]
 8045be6:	3324      	adds	r3, #36	@ 0x24
 8045be8:	4618      	mov	r0, r3
 8045bea:	f000 ff5b 	bl	8046aa4 <xTaskRemoveFromEventList>
 8045bee:	4603      	mov	r3, r0
 8045bf0:	2b00      	cmp	r3, #0
 8045bf2:	d00d      	beq.n	8045c10 <xQueueGenericSendFromISR+0xce>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8045bf4:	687b      	ldr	r3, [r7, #4]
 8045bf6:	2b00      	cmp	r3, #0
 8045bf8:	d00a      	beq.n	8045c10 <xQueueGenericSendFromISR+0xce>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8045bfa:	687b      	ldr	r3, [r7, #4]
 8045bfc:	2201      	movs	r2, #1
 8045bfe:	601a      	str	r2, [r3, #0]
 8045c00:	e006      	b.n	8045c10 <xQueueGenericSendFromISR+0xce>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8045c02:	7efb      	ldrb	r3, [r7, #27]
 8045c04:	3301      	adds	r3, #1
 8045c06:	b2db      	uxtb	r3, r3
 8045c08:	b25a      	sxtb	r2, r3
 8045c0a:	6a3b      	ldr	r3, [r7, #32]
 8045c0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8045c10:	2301      	movs	r3, #1
 8045c12:	627b      	str	r3, [r7, #36]	@ 0x24
		{
 8045c14:	e001      	b.n	8045c1a <xQueueGenericSendFromISR+0xd8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8045c16:	2300      	movs	r3, #0
 8045c18:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8045c1a:	69f8      	ldr	r0, [r7, #28]
 8045c1c:	f7ff fd11 	bl	8045642 <vClearInterruptMask>

	return xReturn;
 8045c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8045c22:	4618      	mov	r0, r3
 8045c24:	3728      	adds	r7, #40	@ 0x28
 8045c26:	46bd      	mov	sp, r7
 8045c28:	bd80      	pop	{r7, pc}

08045c2a <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8045c2a:	b580      	push	{r7, lr}
 8045c2c:	b08a      	sub	sp, #40	@ 0x28
 8045c2e:	af00      	add	r7, sp, #0
 8045c30:	60f8      	str	r0, [r7, #12]
 8045c32:	60b9      	str	r1, [r7, #8]
 8045c34:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8045c36:	2300      	movs	r3, #0
 8045c38:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8045c3a:	68fb      	ldr	r3, [r7, #12]
 8045c3c:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8045c3e:	6a3b      	ldr	r3, [r7, #32]
 8045c40:	2b00      	cmp	r3, #0
 8045c42:	d103      	bne.n	8045c4c <xQueueReceive+0x22>
 8045c44:	f7ff fcf0 	bl	8045628 <ulSetInterruptMask>
 8045c48:	bf00      	nop
 8045c4a:	e7fd      	b.n	8045c48 <xQueueReceive+0x1e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8045c4c:	68bb      	ldr	r3, [r7, #8]
 8045c4e:	2b00      	cmp	r3, #0
 8045c50:	d103      	bne.n	8045c5a <xQueueReceive+0x30>
 8045c52:	6a3b      	ldr	r3, [r7, #32]
 8045c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8045c56:	2b00      	cmp	r3, #0
 8045c58:	d101      	bne.n	8045c5e <xQueueReceive+0x34>
 8045c5a:	2301      	movs	r3, #1
 8045c5c:	e000      	b.n	8045c60 <xQueueReceive+0x36>
 8045c5e:	2300      	movs	r3, #0
 8045c60:	2b00      	cmp	r3, #0
 8045c62:	d103      	bne.n	8045c6c <xQueueReceive+0x42>
 8045c64:	f7ff fce0 	bl	8045628 <ulSetInterruptMask>
 8045c68:	bf00      	nop
 8045c6a:	e7fd      	b.n	8045c68 <xQueueReceive+0x3e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8045c6c:	f001 f8ba 	bl	8046de4 <xTaskGetSchedulerState>
 8045c70:	4603      	mov	r3, r0
 8045c72:	2b00      	cmp	r3, #0
 8045c74:	d102      	bne.n	8045c7c <xQueueReceive+0x52>
 8045c76:	687b      	ldr	r3, [r7, #4]
 8045c78:	2b00      	cmp	r3, #0
 8045c7a:	d101      	bne.n	8045c80 <xQueueReceive+0x56>
 8045c7c:	2301      	movs	r3, #1
 8045c7e:	e000      	b.n	8045c82 <xQueueReceive+0x58>
 8045c80:	2300      	movs	r3, #0
 8045c82:	2b00      	cmp	r3, #0
 8045c84:	d103      	bne.n	8045c8e <xQueueReceive+0x64>
 8045c86:	f7ff fccf 	bl	8045628 <ulSetInterruptMask>
 8045c8a:	bf00      	nop
 8045c8c:	e7fd      	b.n	8045c8a <xQueueReceive+0x60>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8045c8e:	f7ff fb5d 	bl	804534c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8045c92:	6a3b      	ldr	r3, [r7, #32]
 8045c94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8045c96:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8045c98:	69fb      	ldr	r3, [r7, #28]
 8045c9a:	2b00      	cmp	r3, #0
 8045c9c:	d019      	beq.n	8045cd2 <xQueueReceive+0xa8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8045c9e:	68b9      	ldr	r1, [r7, #8]
 8045ca0:	6a38      	ldr	r0, [r7, #32]
 8045ca2:	f000 f9e1 	bl	8046068 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8045ca6:	69fb      	ldr	r3, [r7, #28]
 8045ca8:	1e5a      	subs	r2, r3, #1
 8045caa:	6a3b      	ldr	r3, [r7, #32]
 8045cac:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8045cae:	6a3b      	ldr	r3, [r7, #32]
 8045cb0:	691b      	ldr	r3, [r3, #16]
 8045cb2:	2b00      	cmp	r3, #0
 8045cb4:	d009      	beq.n	8045cca <xQueueReceive+0xa0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8045cb6:	6a3b      	ldr	r3, [r7, #32]
 8045cb8:	3310      	adds	r3, #16
 8045cba:	4618      	mov	r0, r3
 8045cbc:	f000 fef2 	bl	8046aa4 <xTaskRemoveFromEventList>
 8045cc0:	4603      	mov	r3, r0
 8045cc2:	2b00      	cmp	r3, #0
 8045cc4:	d001      	beq.n	8045cca <xQueueReceive+0xa0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8045cc6:	f7ff fb2f 	bl	8045328 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8045cca:	f7ff fb51 	bl	8045370 <vPortExitCritical>
				return pdPASS;
 8045cce:	2301      	movs	r3, #1
 8045cd0:	e063      	b.n	8045d9a <xQueueReceive+0x170>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8045cd2:	687b      	ldr	r3, [r7, #4]
 8045cd4:	2b00      	cmp	r3, #0
 8045cd6:	d103      	bne.n	8045ce0 <xQueueReceive+0xb6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8045cd8:	f7ff fb4a 	bl	8045370 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8045cdc:	2300      	movs	r3, #0
 8045cde:	e05c      	b.n	8045d9a <xQueueReceive+0x170>
				}
				else if( xEntryTimeSet == pdFALSE )
 8045ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8045ce2:	2b00      	cmp	r3, #0
 8045ce4:	d106      	bne.n	8045cf4 <xQueueReceive+0xca>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8045ce6:	f107 0314 	add.w	r3, r7, #20
 8045cea:	4618      	mov	r0, r3
 8045cec:	f000 ff36 	bl	8046b5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8045cf0:	2301      	movs	r3, #1
 8045cf2:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8045cf4:	f7ff fb3c 	bl	8045370 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8045cf8:	f000 fcb8 	bl	804666c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8045cfc:	f7ff fb26 	bl	804534c <vPortEnterCritical>
 8045d00:	6a3b      	ldr	r3, [r7, #32]
 8045d02:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8045d06:	b25b      	sxtb	r3, r3
 8045d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8045d0c:	d103      	bne.n	8045d16 <xQueueReceive+0xec>
 8045d0e:	6a3b      	ldr	r3, [r7, #32]
 8045d10:	2200      	movs	r2, #0
 8045d12:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8045d16:	6a3b      	ldr	r3, [r7, #32]
 8045d18:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8045d1c:	b25b      	sxtb	r3, r3
 8045d1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8045d22:	d103      	bne.n	8045d2c <xQueueReceive+0x102>
 8045d24:	6a3b      	ldr	r3, [r7, #32]
 8045d26:	2200      	movs	r2, #0
 8045d28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8045d2c:	f7ff fb20 	bl	8045370 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8045d30:	1d3a      	adds	r2, r7, #4
 8045d32:	f107 0314 	add.w	r3, r7, #20
 8045d36:	4611      	mov	r1, r2
 8045d38:	4618      	mov	r0, r3
 8045d3a:	f000 ff25 	bl	8046b88 <xTaskCheckForTimeOut>
 8045d3e:	4603      	mov	r3, r0
 8045d40:	2b00      	cmp	r3, #0
 8045d42:	d11d      	bne.n	8045d80 <xQueueReceive+0x156>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8045d44:	6a38      	ldr	r0, [r7, #32]
 8045d46:	f000 fa07 	bl	8046158 <prvIsQueueEmpty>
 8045d4a:	4603      	mov	r3, r0
 8045d4c:	2b00      	cmp	r3, #0
 8045d4e:	d011      	beq.n	8045d74 <xQueueReceive+0x14a>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8045d50:	6a3b      	ldr	r3, [r7, #32]
 8045d52:	3324      	adds	r3, #36	@ 0x24
 8045d54:	687a      	ldr	r2, [r7, #4]
 8045d56:	4611      	mov	r1, r2
 8045d58:	4618      	mov	r0, r3
 8045d5a:	f000 fe61 	bl	8046a20 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8045d5e:	6a38      	ldr	r0, [r7, #32]
 8045d60:	f000 f9a8 	bl	80460b4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8045d64:	f000 fc90 	bl	8046688 <xTaskResumeAll>
 8045d68:	4603      	mov	r3, r0
 8045d6a:	2b00      	cmp	r3, #0
 8045d6c:	d18f      	bne.n	8045c8e <xQueueReceive+0x64>
				{
					portYIELD_WITHIN_API();
 8045d6e:	f7ff fadb 	bl	8045328 <vPortYield>
 8045d72:	e78c      	b.n	8045c8e <xQueueReceive+0x64>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8045d74:	6a38      	ldr	r0, [r7, #32]
 8045d76:	f000 f99d 	bl	80460b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8045d7a:	f000 fc85 	bl	8046688 <xTaskResumeAll>
 8045d7e:	e786      	b.n	8045c8e <xQueueReceive+0x64>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8045d80:	6a38      	ldr	r0, [r7, #32]
 8045d82:	f000 f997 	bl	80460b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8045d86:	f000 fc7f 	bl	8046688 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8045d8a:	6a38      	ldr	r0, [r7, #32]
 8045d8c:	f000 f9e4 	bl	8046158 <prvIsQueueEmpty>
 8045d90:	4603      	mov	r3, r0
 8045d92:	2b00      	cmp	r3, #0
 8045d94:	f43f af7b 	beq.w	8045c8e <xQueueReceive+0x64>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8045d98:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8045d9a:	4618      	mov	r0, r3
 8045d9c:	3728      	adds	r7, #40	@ 0x28
 8045d9e:	46bd      	mov	sp, r7
 8045da0:	bd80      	pop	{r7, pc}

08045da2 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8045da2:	b580      	push	{r7, lr}
 8045da4:	b08a      	sub	sp, #40	@ 0x28
 8045da6:	af00      	add	r7, sp, #0
 8045da8:	6078      	str	r0, [r7, #4]
 8045daa:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8045dac:	2300      	movs	r3, #0
 8045dae:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8045db0:	687b      	ldr	r3, [r7, #4]
 8045db2:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8045db4:	2300      	movs	r3, #0
 8045db6:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8045db8:	69fb      	ldr	r3, [r7, #28]
 8045dba:	2b00      	cmp	r3, #0
 8045dbc:	d103      	bne.n	8045dc6 <xQueueSemaphoreTake+0x24>
 8045dbe:	f7ff fc33 	bl	8045628 <ulSetInterruptMask>
 8045dc2:	bf00      	nop
 8045dc4:	e7fd      	b.n	8045dc2 <xQueueSemaphoreTake+0x20>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8045dc6:	69fb      	ldr	r3, [r7, #28]
 8045dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8045dca:	2b00      	cmp	r3, #0
 8045dcc:	d003      	beq.n	8045dd6 <xQueueSemaphoreTake+0x34>
 8045dce:	f7ff fc2b 	bl	8045628 <ulSetInterruptMask>
 8045dd2:	bf00      	nop
 8045dd4:	e7fd      	b.n	8045dd2 <xQueueSemaphoreTake+0x30>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8045dd6:	f001 f805 	bl	8046de4 <xTaskGetSchedulerState>
 8045dda:	4603      	mov	r3, r0
 8045ddc:	2b00      	cmp	r3, #0
 8045dde:	d102      	bne.n	8045de6 <xQueueSemaphoreTake+0x44>
 8045de0:	683b      	ldr	r3, [r7, #0]
 8045de2:	2b00      	cmp	r3, #0
 8045de4:	d101      	bne.n	8045dea <xQueueSemaphoreTake+0x48>
 8045de6:	2301      	movs	r3, #1
 8045de8:	e000      	b.n	8045dec <xQueueSemaphoreTake+0x4a>
 8045dea:	2300      	movs	r3, #0
 8045dec:	2b00      	cmp	r3, #0
 8045dee:	d103      	bne.n	8045df8 <xQueueSemaphoreTake+0x56>
 8045df0:	f7ff fc1a 	bl	8045628 <ulSetInterruptMask>
 8045df4:	bf00      	nop
 8045df6:	e7fd      	b.n	8045df4 <xQueueSemaphoreTake+0x52>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8045df8:	f7ff faa8 	bl	804534c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8045dfc:	69fb      	ldr	r3, [r7, #28]
 8045dfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8045e00:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8045e02:	69bb      	ldr	r3, [r7, #24]
 8045e04:	2b00      	cmp	r3, #0
 8045e06:	d01e      	beq.n	8045e46 <xQueueSemaphoreTake+0xa4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8045e08:	69bb      	ldr	r3, [r7, #24]
 8045e0a:	1e5a      	subs	r2, r3, #1
 8045e0c:	69fb      	ldr	r3, [r7, #28]
 8045e0e:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8045e10:	69fb      	ldr	r3, [r7, #28]
 8045e12:	681b      	ldr	r3, [r3, #0]
 8045e14:	2b00      	cmp	r3, #0
 8045e16:	d104      	bne.n	8045e22 <xQueueSemaphoreTake+0x80>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8045e18:	f001 f93e 	bl	8047098 <pvTaskIncrementMutexHeldCount>
 8045e1c:	4602      	mov	r2, r0
 8045e1e:	69fb      	ldr	r3, [r7, #28]
 8045e20:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8045e22:	69fb      	ldr	r3, [r7, #28]
 8045e24:	691b      	ldr	r3, [r3, #16]
 8045e26:	2b00      	cmp	r3, #0
 8045e28:	d009      	beq.n	8045e3e <xQueueSemaphoreTake+0x9c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8045e2a:	69fb      	ldr	r3, [r7, #28]
 8045e2c:	3310      	adds	r3, #16
 8045e2e:	4618      	mov	r0, r3
 8045e30:	f000 fe38 	bl	8046aa4 <xTaskRemoveFromEventList>
 8045e34:	4603      	mov	r3, r0
 8045e36:	2b00      	cmp	r3, #0
 8045e38:	d001      	beq.n	8045e3e <xQueueSemaphoreTake+0x9c>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8045e3a:	f7ff fa75 	bl	8045328 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8045e3e:	f7ff fa97 	bl	8045370 <vPortExitCritical>
				return pdPASS;
 8045e42:	2301      	movs	r3, #1
 8045e44:	e08a      	b.n	8045f5c <xQueueSemaphoreTake+0x1ba>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8045e46:	683b      	ldr	r3, [r7, #0]
 8045e48:	2b00      	cmp	r3, #0
 8045e4a:	d10a      	bne.n	8045e62 <xQueueSemaphoreTake+0xc0>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8045e4c:	6a3b      	ldr	r3, [r7, #32]
 8045e4e:	2b00      	cmp	r3, #0
 8045e50:	d003      	beq.n	8045e5a <xQueueSemaphoreTake+0xb8>
 8045e52:	f7ff fbe9 	bl	8045628 <ulSetInterruptMask>
 8045e56:	bf00      	nop
 8045e58:	e7fd      	b.n	8045e56 <xQueueSemaphoreTake+0xb4>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8045e5a:	f7ff fa89 	bl	8045370 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8045e5e:	2300      	movs	r3, #0
 8045e60:	e07c      	b.n	8045f5c <xQueueSemaphoreTake+0x1ba>
				}
				else if( xEntryTimeSet == pdFALSE )
 8045e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8045e64:	2b00      	cmp	r3, #0
 8045e66:	d106      	bne.n	8045e76 <xQueueSemaphoreTake+0xd4>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8045e68:	f107 030c 	add.w	r3, r7, #12
 8045e6c:	4618      	mov	r0, r3
 8045e6e:	f000 fe75 	bl	8046b5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8045e72:	2301      	movs	r3, #1
 8045e74:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8045e76:	f7ff fa7b 	bl	8045370 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8045e7a:	f000 fbf7 	bl	804666c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8045e7e:	f7ff fa65 	bl	804534c <vPortEnterCritical>
 8045e82:	69fb      	ldr	r3, [r7, #28]
 8045e84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8045e88:	b25b      	sxtb	r3, r3
 8045e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8045e8e:	d103      	bne.n	8045e98 <xQueueSemaphoreTake+0xf6>
 8045e90:	69fb      	ldr	r3, [r7, #28]
 8045e92:	2200      	movs	r2, #0
 8045e94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8045e98:	69fb      	ldr	r3, [r7, #28]
 8045e9a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8045e9e:	b25b      	sxtb	r3, r3
 8045ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8045ea4:	d103      	bne.n	8045eae <xQueueSemaphoreTake+0x10c>
 8045ea6:	69fb      	ldr	r3, [r7, #28]
 8045ea8:	2200      	movs	r2, #0
 8045eaa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8045eae:	f7ff fa5f 	bl	8045370 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8045eb2:	463a      	mov	r2, r7
 8045eb4:	f107 030c 	add.w	r3, r7, #12
 8045eb8:	4611      	mov	r1, r2
 8045eba:	4618      	mov	r0, r3
 8045ebc:	f000 fe64 	bl	8046b88 <xTaskCheckForTimeOut>
 8045ec0:	4603      	mov	r3, r0
 8045ec2:	2b00      	cmp	r3, #0
 8045ec4:	d12c      	bne.n	8045f20 <xQueueSemaphoreTake+0x17e>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8045ec6:	69f8      	ldr	r0, [r7, #28]
 8045ec8:	f000 f946 	bl	8046158 <prvIsQueueEmpty>
 8045ecc:	4603      	mov	r3, r0
 8045ece:	2b00      	cmp	r3, #0
 8045ed0:	d020      	beq.n	8045f14 <xQueueSemaphoreTake+0x172>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8045ed2:	69fb      	ldr	r3, [r7, #28]
 8045ed4:	681b      	ldr	r3, [r3, #0]
 8045ed6:	2b00      	cmp	r3, #0
 8045ed8:	d109      	bne.n	8045eee <xQueueSemaphoreTake+0x14c>
					{
						taskENTER_CRITICAL();
 8045eda:	f7ff fa37 	bl	804534c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8045ede:	69fb      	ldr	r3, [r7, #28]
 8045ee0:	689b      	ldr	r3, [r3, #8]
 8045ee2:	4618      	mov	r0, r3
 8045ee4:	f000 ff9c 	bl	8046e20 <xTaskPriorityInherit>
 8045ee8:	6238      	str	r0, [r7, #32]
						}
						taskEXIT_CRITICAL();
 8045eea:	f7ff fa41 	bl	8045370 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8045eee:	69fb      	ldr	r3, [r7, #28]
 8045ef0:	3324      	adds	r3, #36	@ 0x24
 8045ef2:	683a      	ldr	r2, [r7, #0]
 8045ef4:	4611      	mov	r1, r2
 8045ef6:	4618      	mov	r0, r3
 8045ef8:	f000 fd92 	bl	8046a20 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8045efc:	69f8      	ldr	r0, [r7, #28]
 8045efe:	f000 f8d9 	bl	80460b4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8045f02:	f000 fbc1 	bl	8046688 <xTaskResumeAll>
 8045f06:	4603      	mov	r3, r0
 8045f08:	2b00      	cmp	r3, #0
 8045f0a:	f47f af75 	bne.w	8045df8 <xQueueSemaphoreTake+0x56>
				{
					portYIELD_WITHIN_API();
 8045f0e:	f7ff fa0b 	bl	8045328 <vPortYield>
 8045f12:	e771      	b.n	8045df8 <xQueueSemaphoreTake+0x56>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8045f14:	69f8      	ldr	r0, [r7, #28]
 8045f16:	f000 f8cd 	bl	80460b4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8045f1a:	f000 fbb5 	bl	8046688 <xTaskResumeAll>
 8045f1e:	e76b      	b.n	8045df8 <xQueueSemaphoreTake+0x56>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8045f20:	69f8      	ldr	r0, [r7, #28]
 8045f22:	f000 f8c7 	bl	80460b4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8045f26:	f000 fbaf 	bl	8046688 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8045f2a:	69f8      	ldr	r0, [r7, #28]
 8045f2c:	f000 f914 	bl	8046158 <prvIsQueueEmpty>
 8045f30:	4603      	mov	r3, r0
 8045f32:	2b00      	cmp	r3, #0
 8045f34:	f43f af60 	beq.w	8045df8 <xQueueSemaphoreTake+0x56>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8045f38:	6a3b      	ldr	r3, [r7, #32]
 8045f3a:	2b00      	cmp	r3, #0
 8045f3c:	d00d      	beq.n	8045f5a <xQueueSemaphoreTake+0x1b8>
					{
						taskENTER_CRITICAL();
 8045f3e:	f7ff fa05 	bl	804534c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8045f42:	69f8      	ldr	r0, [r7, #28]
 8045f44:	f000 f80e 	bl	8045f64 <prvGetDisinheritPriorityAfterTimeout>
 8045f48:	6178      	str	r0, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8045f4a:	69fb      	ldr	r3, [r7, #28]
 8045f4c:	689b      	ldr	r3, [r3, #8]
 8045f4e:	6979      	ldr	r1, [r7, #20]
 8045f50:	4618      	mov	r0, r3
 8045f52:	f001 f82d 	bl	8046fb0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8045f56:	f7ff fa0b 	bl	8045370 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8045f5a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8045f5c:	4618      	mov	r0, r3
 8045f5e:	3728      	adds	r7, #40	@ 0x28
 8045f60:	46bd      	mov	sp, r7
 8045f62:	bd80      	pop	{r7, pc}

08045f64 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8045f64:	b480      	push	{r7}
 8045f66:	b085      	sub	sp, #20
 8045f68:	af00      	add	r7, sp, #0
 8045f6a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8045f6c:	687b      	ldr	r3, [r7, #4]
 8045f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8045f70:	2b00      	cmp	r3, #0
 8045f72:	d006      	beq.n	8045f82 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8045f74:	687b      	ldr	r3, [r7, #4]
 8045f76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8045f78:	681b      	ldr	r3, [r3, #0]
 8045f7a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8045f7e:	60fb      	str	r3, [r7, #12]
 8045f80:	e001      	b.n	8045f86 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8045f82:	2300      	movs	r3, #0
 8045f84:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8045f86:	68fb      	ldr	r3, [r7, #12]
	}
 8045f88:	4618      	mov	r0, r3
 8045f8a:	3714      	adds	r7, #20
 8045f8c:	46bd      	mov	sp, r7
 8045f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8045f92:	4770      	bx	lr

08045f94 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8045f94:	b580      	push	{r7, lr}
 8045f96:	b086      	sub	sp, #24
 8045f98:	af00      	add	r7, sp, #0
 8045f9a:	60f8      	str	r0, [r7, #12]
 8045f9c:	60b9      	str	r1, [r7, #8]
 8045f9e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8045fa0:	2300      	movs	r3, #0
 8045fa2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8045fa4:	68fb      	ldr	r3, [r7, #12]
 8045fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8045fa8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8045faa:	68fb      	ldr	r3, [r7, #12]
 8045fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8045fae:	2b00      	cmp	r3, #0
 8045fb0:	d10d      	bne.n	8045fce <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8045fb2:	68fb      	ldr	r3, [r7, #12]
 8045fb4:	681b      	ldr	r3, [r3, #0]
 8045fb6:	2b00      	cmp	r3, #0
 8045fb8:	d14d      	bne.n	8046056 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8045fba:	68fb      	ldr	r3, [r7, #12]
 8045fbc:	689b      	ldr	r3, [r3, #8]
 8045fbe:	4618      	mov	r0, r3
 8045fc0:	f000 ff96 	bl	8046ef0 <xTaskPriorityDisinherit>
 8045fc4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8045fc6:	68fb      	ldr	r3, [r7, #12]
 8045fc8:	2200      	movs	r2, #0
 8045fca:	609a      	str	r2, [r3, #8]
 8045fcc:	e043      	b.n	8046056 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8045fce:	687b      	ldr	r3, [r7, #4]
 8045fd0:	2b00      	cmp	r3, #0
 8045fd2:	d119      	bne.n	8046008 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8045fd4:	68fb      	ldr	r3, [r7, #12]
 8045fd6:	6858      	ldr	r0, [r3, #4]
 8045fd8:	68fb      	ldr	r3, [r7, #12]
 8045fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8045fdc:	461a      	mov	r2, r3
 8045fde:	68b9      	ldr	r1, [r7, #8]
 8045fe0:	f001 fd6f 	bl	8047ac2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8045fe4:	68fb      	ldr	r3, [r7, #12]
 8045fe6:	685a      	ldr	r2, [r3, #4]
 8045fe8:	68fb      	ldr	r3, [r7, #12]
 8045fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8045fec:	441a      	add	r2, r3
 8045fee:	68fb      	ldr	r3, [r7, #12]
 8045ff0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8045ff2:	68fb      	ldr	r3, [r7, #12]
 8045ff4:	685a      	ldr	r2, [r3, #4]
 8045ff6:	68fb      	ldr	r3, [r7, #12]
 8045ff8:	689b      	ldr	r3, [r3, #8]
 8045ffa:	429a      	cmp	r2, r3
 8045ffc:	d32b      	bcc.n	8046056 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8045ffe:	68fb      	ldr	r3, [r7, #12]
 8046000:	681a      	ldr	r2, [r3, #0]
 8046002:	68fb      	ldr	r3, [r7, #12]
 8046004:	605a      	str	r2, [r3, #4]
 8046006:	e026      	b.n	8046056 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8046008:	68fb      	ldr	r3, [r7, #12]
 804600a:	68d8      	ldr	r0, [r3, #12]
 804600c:	68fb      	ldr	r3, [r7, #12]
 804600e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046010:	461a      	mov	r2, r3
 8046012:	68b9      	ldr	r1, [r7, #8]
 8046014:	f001 fd55 	bl	8047ac2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8046018:	68fb      	ldr	r3, [r7, #12]
 804601a:	68da      	ldr	r2, [r3, #12]
 804601c:	68fb      	ldr	r3, [r7, #12]
 804601e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046020:	425b      	negs	r3, r3
 8046022:	441a      	add	r2, r3
 8046024:	68fb      	ldr	r3, [r7, #12]
 8046026:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8046028:	68fb      	ldr	r3, [r7, #12]
 804602a:	68da      	ldr	r2, [r3, #12]
 804602c:	68fb      	ldr	r3, [r7, #12]
 804602e:	681b      	ldr	r3, [r3, #0]
 8046030:	429a      	cmp	r2, r3
 8046032:	d207      	bcs.n	8046044 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8046034:	68fb      	ldr	r3, [r7, #12]
 8046036:	689a      	ldr	r2, [r3, #8]
 8046038:	68fb      	ldr	r3, [r7, #12]
 804603a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 804603c:	425b      	negs	r3, r3
 804603e:	441a      	add	r2, r3
 8046040:	68fb      	ldr	r3, [r7, #12]
 8046042:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8046044:	687b      	ldr	r3, [r7, #4]
 8046046:	2b02      	cmp	r3, #2
 8046048:	d105      	bne.n	8046056 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 804604a:	693b      	ldr	r3, [r7, #16]
 804604c:	2b00      	cmp	r3, #0
 804604e:	d002      	beq.n	8046056 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8046050:	693b      	ldr	r3, [r7, #16]
 8046052:	3b01      	subs	r3, #1
 8046054:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8046056:	693b      	ldr	r3, [r7, #16]
 8046058:	1c5a      	adds	r2, r3, #1
 804605a:	68fb      	ldr	r3, [r7, #12]
 804605c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 804605e:	697b      	ldr	r3, [r7, #20]
}
 8046060:	4618      	mov	r0, r3
 8046062:	3718      	adds	r7, #24
 8046064:	46bd      	mov	sp, r7
 8046066:	bd80      	pop	{r7, pc}

08046068 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8046068:	b580      	push	{r7, lr}
 804606a:	b082      	sub	sp, #8
 804606c:	af00      	add	r7, sp, #0
 804606e:	6078      	str	r0, [r7, #4]
 8046070:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8046072:	687b      	ldr	r3, [r7, #4]
 8046074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046076:	2b00      	cmp	r3, #0
 8046078:	d018      	beq.n	80460ac <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 804607a:	687b      	ldr	r3, [r7, #4]
 804607c:	68da      	ldr	r2, [r3, #12]
 804607e:	687b      	ldr	r3, [r7, #4]
 8046080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8046082:	441a      	add	r2, r3
 8046084:	687b      	ldr	r3, [r7, #4]
 8046086:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8046088:	687b      	ldr	r3, [r7, #4]
 804608a:	68da      	ldr	r2, [r3, #12]
 804608c:	687b      	ldr	r3, [r7, #4]
 804608e:	689b      	ldr	r3, [r3, #8]
 8046090:	429a      	cmp	r2, r3
 8046092:	d303      	bcc.n	804609c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8046094:	687b      	ldr	r3, [r7, #4]
 8046096:	681a      	ldr	r2, [r3, #0]
 8046098:	687b      	ldr	r3, [r7, #4]
 804609a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 804609c:	687b      	ldr	r3, [r7, #4]
 804609e:	68d9      	ldr	r1, [r3, #12]
 80460a0:	687b      	ldr	r3, [r7, #4]
 80460a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80460a4:	461a      	mov	r2, r3
 80460a6:	6838      	ldr	r0, [r7, #0]
 80460a8:	f001 fd0b 	bl	8047ac2 <memcpy>
	}
}
 80460ac:	bf00      	nop
 80460ae:	3708      	adds	r7, #8
 80460b0:	46bd      	mov	sp, r7
 80460b2:	bd80      	pop	{r7, pc}

080460b4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80460b4:	b580      	push	{r7, lr}
 80460b6:	b084      	sub	sp, #16
 80460b8:	af00      	add	r7, sp, #0
 80460ba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80460bc:	f7ff f946 	bl	804534c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80460c0:	687b      	ldr	r3, [r7, #4]
 80460c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80460c6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80460c8:	e011      	b.n	80460ee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80460ca:	687b      	ldr	r3, [r7, #4]
 80460cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80460ce:	2b00      	cmp	r3, #0
 80460d0:	d012      	beq.n	80460f8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80460d2:	687b      	ldr	r3, [r7, #4]
 80460d4:	3324      	adds	r3, #36	@ 0x24
 80460d6:	4618      	mov	r0, r3
 80460d8:	f000 fce4 	bl	8046aa4 <xTaskRemoveFromEventList>
 80460dc:	4603      	mov	r3, r0
 80460de:	2b00      	cmp	r3, #0
 80460e0:	d001      	beq.n	80460e6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80460e2:	f000 fda5 	bl	8046c30 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80460e6:	7bfb      	ldrb	r3, [r7, #15]
 80460e8:	3b01      	subs	r3, #1
 80460ea:	b2db      	uxtb	r3, r3
 80460ec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80460ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80460f2:	2b00      	cmp	r3, #0
 80460f4:	dce9      	bgt.n	80460ca <prvUnlockQueue+0x16>
 80460f6:	e000      	b.n	80460fa <prvUnlockQueue+0x46>
					break;
 80460f8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80460fa:	687b      	ldr	r3, [r7, #4]
 80460fc:	22ff      	movs	r2, #255	@ 0xff
 80460fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8046102:	f7ff f935 	bl	8045370 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8046106:	f7ff f921 	bl	804534c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 804610a:	687b      	ldr	r3, [r7, #4]
 804610c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8046110:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8046112:	e011      	b.n	8046138 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8046114:	687b      	ldr	r3, [r7, #4]
 8046116:	691b      	ldr	r3, [r3, #16]
 8046118:	2b00      	cmp	r3, #0
 804611a:	d012      	beq.n	8046142 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 804611c:	687b      	ldr	r3, [r7, #4]
 804611e:	3310      	adds	r3, #16
 8046120:	4618      	mov	r0, r3
 8046122:	f000 fcbf 	bl	8046aa4 <xTaskRemoveFromEventList>
 8046126:	4603      	mov	r3, r0
 8046128:	2b00      	cmp	r3, #0
 804612a:	d001      	beq.n	8046130 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 804612c:	f000 fd80 	bl	8046c30 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8046130:	7bbb      	ldrb	r3, [r7, #14]
 8046132:	3b01      	subs	r3, #1
 8046134:	b2db      	uxtb	r3, r3
 8046136:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8046138:	f997 300e 	ldrsb.w	r3, [r7, #14]
 804613c:	2b00      	cmp	r3, #0
 804613e:	dce9      	bgt.n	8046114 <prvUnlockQueue+0x60>
 8046140:	e000      	b.n	8046144 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8046142:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8046144:	687b      	ldr	r3, [r7, #4]
 8046146:	22ff      	movs	r2, #255	@ 0xff
 8046148:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 804614c:	f7ff f910 	bl	8045370 <vPortExitCritical>
}
 8046150:	bf00      	nop
 8046152:	3710      	adds	r7, #16
 8046154:	46bd      	mov	sp, r7
 8046156:	bd80      	pop	{r7, pc}

08046158 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8046158:	b580      	push	{r7, lr}
 804615a:	b084      	sub	sp, #16
 804615c:	af00      	add	r7, sp, #0
 804615e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8046160:	f7ff f8f4 	bl	804534c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8046164:	687b      	ldr	r3, [r7, #4]
 8046166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8046168:	2b00      	cmp	r3, #0
 804616a:	d102      	bne.n	8046172 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 804616c:	2301      	movs	r3, #1
 804616e:	60fb      	str	r3, [r7, #12]
 8046170:	e001      	b.n	8046176 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8046172:	2300      	movs	r3, #0
 8046174:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8046176:	f7ff f8fb 	bl	8045370 <vPortExitCritical>

	return xReturn;
 804617a:	68fb      	ldr	r3, [r7, #12]
}
 804617c:	4618      	mov	r0, r3
 804617e:	3710      	adds	r7, #16
 8046180:	46bd      	mov	sp, r7
 8046182:	bd80      	pop	{r7, pc}

08046184 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8046184:	b580      	push	{r7, lr}
 8046186:	b084      	sub	sp, #16
 8046188:	af00      	add	r7, sp, #0
 804618a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 804618c:	f7ff f8de 	bl	804534c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8046190:	687b      	ldr	r3, [r7, #4]
 8046192:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8046194:	687b      	ldr	r3, [r7, #4]
 8046196:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8046198:	429a      	cmp	r2, r3
 804619a:	d102      	bne.n	80461a2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 804619c:	2301      	movs	r3, #1
 804619e:	60fb      	str	r3, [r7, #12]
 80461a0:	e001      	b.n	80461a6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80461a2:	2300      	movs	r3, #0
 80461a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80461a6:	f7ff f8e3 	bl	8045370 <vPortExitCritical>

	return xReturn;
 80461aa:	68fb      	ldr	r3, [r7, #12]
}
 80461ac:	4618      	mov	r0, r3
 80461ae:	3710      	adds	r7, #16
 80461b0:	46bd      	mov	sp, r7
 80461b2:	bd80      	pop	{r7, pc}

080461b4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80461b4:	b480      	push	{r7}
 80461b6:	b085      	sub	sp, #20
 80461b8:	af00      	add	r7, sp, #0
 80461ba:	6078      	str	r0, [r7, #4]
 80461bc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80461be:	2300      	movs	r3, #0
 80461c0:	60fb      	str	r3, [r7, #12]
 80461c2:	e014      	b.n	80461ee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80461c4:	4a0f      	ldr	r2, [pc, #60]	@ (8046204 <vQueueAddToRegistry+0x50>)
 80461c6:	68fb      	ldr	r3, [r7, #12]
 80461c8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80461cc:	2b00      	cmp	r3, #0
 80461ce:	d10b      	bne.n	80461e8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80461d0:	490c      	ldr	r1, [pc, #48]	@ (8046204 <vQueueAddToRegistry+0x50>)
 80461d2:	68fb      	ldr	r3, [r7, #12]
 80461d4:	683a      	ldr	r2, [r7, #0]
 80461d6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80461da:	4a0a      	ldr	r2, [pc, #40]	@ (8046204 <vQueueAddToRegistry+0x50>)
 80461dc:	68fb      	ldr	r3, [r7, #12]
 80461de:	00db      	lsls	r3, r3, #3
 80461e0:	4413      	add	r3, r2
 80461e2:	687a      	ldr	r2, [r7, #4]
 80461e4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80461e6:	e006      	b.n	80461f6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80461e8:	68fb      	ldr	r3, [r7, #12]
 80461ea:	3301      	adds	r3, #1
 80461ec:	60fb      	str	r3, [r7, #12]
 80461ee:	68fb      	ldr	r3, [r7, #12]
 80461f0:	2b07      	cmp	r3, #7
 80461f2:	d9e7      	bls.n	80461c4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80461f4:	bf00      	nop
 80461f6:	bf00      	nop
 80461f8:	3714      	adds	r7, #20
 80461fa:	46bd      	mov	sp, r7
 80461fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046200:	4770      	bx	lr
 8046202:	bf00      	nop
 8046204:	2001b270 	.word	0x2001b270

08046208 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8046208:	b580      	push	{r7, lr}
 804620a:	b086      	sub	sp, #24
 804620c:	af00      	add	r7, sp, #0
 804620e:	60f8      	str	r0, [r7, #12]
 8046210:	60b9      	str	r1, [r7, #8]
 8046212:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8046214:	68fb      	ldr	r3, [r7, #12]
 8046216:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8046218:	f7ff f898 	bl	804534c <vPortEnterCritical>
 804621c:	697b      	ldr	r3, [r7, #20]
 804621e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8046222:	b25b      	sxtb	r3, r3
 8046224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8046228:	d103      	bne.n	8046232 <vQueueWaitForMessageRestricted+0x2a>
 804622a:	697b      	ldr	r3, [r7, #20]
 804622c:	2200      	movs	r2, #0
 804622e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8046232:	697b      	ldr	r3, [r7, #20]
 8046234:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8046238:	b25b      	sxtb	r3, r3
 804623a:	f1b3 3fff 	cmp.w	r3, #4294967295
 804623e:	d103      	bne.n	8046248 <vQueueWaitForMessageRestricted+0x40>
 8046240:	697b      	ldr	r3, [r7, #20]
 8046242:	2200      	movs	r2, #0
 8046244:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8046248:	f7ff f892 	bl	8045370 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 804624c:	697b      	ldr	r3, [r7, #20]
 804624e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8046250:	2b00      	cmp	r3, #0
 8046252:	d106      	bne.n	8046262 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8046254:	697b      	ldr	r3, [r7, #20]
 8046256:	3324      	adds	r3, #36	@ 0x24
 8046258:	687a      	ldr	r2, [r7, #4]
 804625a:	68b9      	ldr	r1, [r7, #8]
 804625c:	4618      	mov	r0, r3
 804625e:	f000 fbfd 	bl	8046a5c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8046262:	6978      	ldr	r0, [r7, #20]
 8046264:	f7ff ff26 	bl	80460b4 <prvUnlockQueue>
	}
 8046268:	bf00      	nop
 804626a:	3718      	adds	r7, #24
 804626c:	46bd      	mov	sp, r7
 804626e:	bd80      	pop	{r7, pc}

08046270 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8046270:	b580      	push	{r7, lr}
 8046272:	b08c      	sub	sp, #48	@ 0x30
 8046274:	af04      	add	r7, sp, #16
 8046276:	60f8      	str	r0, [r7, #12]
 8046278:	60b9      	str	r1, [r7, #8]
 804627a:	607a      	str	r2, [r7, #4]
 804627c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 804627e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8046280:	2b00      	cmp	r3, #0
 8046282:	d103      	bne.n	804628c <xTaskCreateStatic+0x1c>
 8046284:	f7ff f9d0 	bl	8045628 <ulSetInterruptMask>
 8046288:	bf00      	nop
 804628a:	e7fd      	b.n	8046288 <xTaskCreateStatic+0x18>
		configASSERT( pxTaskBuffer != NULL );
 804628c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 804628e:	2b00      	cmp	r3, #0
 8046290:	d103      	bne.n	804629a <xTaskCreateStatic+0x2a>
 8046292:	f7ff f9c9 	bl	8045628 <ulSetInterruptMask>
 8046296:	bf00      	nop
 8046298:	e7fd      	b.n	8046296 <xTaskCreateStatic+0x26>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 804629a:	235c      	movs	r3, #92	@ 0x5c
 804629c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 804629e:	697b      	ldr	r3, [r7, #20]
 80462a0:	2b5c      	cmp	r3, #92	@ 0x5c
 80462a2:	d003      	beq.n	80462ac <xTaskCreateStatic+0x3c>
 80462a4:	f7ff f9c0 	bl	8045628 <ulSetInterruptMask>
 80462a8:	bf00      	nop
 80462aa:	e7fd      	b.n	80462a8 <xTaskCreateStatic+0x38>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80462ac:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80462ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80462b0:	2b00      	cmp	r3, #0
 80462b2:	d01e      	beq.n	80462f2 <xTaskCreateStatic+0x82>
 80462b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80462b6:	2b00      	cmp	r3, #0
 80462b8:	d01b      	beq.n	80462f2 <xTaskCreateStatic+0x82>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80462ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80462bc:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80462be:	69fb      	ldr	r3, [r7, #28]
 80462c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80462c2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80462c4:	69fb      	ldr	r3, [r7, #28]
 80462c6:	2202      	movs	r2, #2
 80462c8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80462cc:	2300      	movs	r3, #0
 80462ce:	9303      	str	r3, [sp, #12]
 80462d0:	69fb      	ldr	r3, [r7, #28]
 80462d2:	9302      	str	r3, [sp, #8]
 80462d4:	f107 0318 	add.w	r3, r7, #24
 80462d8:	9301      	str	r3, [sp, #4]
 80462da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80462dc:	9300      	str	r3, [sp, #0]
 80462de:	683b      	ldr	r3, [r7, #0]
 80462e0:	687a      	ldr	r2, [r7, #4]
 80462e2:	68b9      	ldr	r1, [r7, #8]
 80462e4:	68f8      	ldr	r0, [r7, #12]
 80462e6:	f000 f850 	bl	804638a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80462ea:	69f8      	ldr	r0, [r7, #28]
 80462ec:	f000 f8d8 	bl	80464a0 <prvAddNewTaskToReadyList>
 80462f0:	e001      	b.n	80462f6 <xTaskCreateStatic+0x86>
		}
		else
		{
			xReturn = NULL;
 80462f2:	2300      	movs	r3, #0
 80462f4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80462f6:	69bb      	ldr	r3, [r7, #24]
	}
 80462f8:	4618      	mov	r0, r3
 80462fa:	3720      	adds	r7, #32
 80462fc:	46bd      	mov	sp, r7
 80462fe:	bd80      	pop	{r7, pc}

08046300 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8046300:	b580      	push	{r7, lr}
 8046302:	b08c      	sub	sp, #48	@ 0x30
 8046304:	af04      	add	r7, sp, #16
 8046306:	60f8      	str	r0, [r7, #12]
 8046308:	60b9      	str	r1, [r7, #8]
 804630a:	603b      	str	r3, [r7, #0]
 804630c:	4613      	mov	r3, r2
 804630e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8046310:	88fb      	ldrh	r3, [r7, #6]
 8046312:	009b      	lsls	r3, r3, #2
 8046314:	4618      	mov	r0, r3
 8046316:	f7fe fd4d 	bl	8044db4 <pvPortMalloc>
 804631a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 804631c:	697b      	ldr	r3, [r7, #20]
 804631e:	2b00      	cmp	r3, #0
 8046320:	d00e      	beq.n	8046340 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8046322:	205c      	movs	r0, #92	@ 0x5c
 8046324:	f7fe fd46 	bl	8044db4 <pvPortMalloc>
 8046328:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 804632a:	69fb      	ldr	r3, [r7, #28]
 804632c:	2b00      	cmp	r3, #0
 804632e:	d003      	beq.n	8046338 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8046330:	69fb      	ldr	r3, [r7, #28]
 8046332:	697a      	ldr	r2, [r7, #20]
 8046334:	631a      	str	r2, [r3, #48]	@ 0x30
 8046336:	e005      	b.n	8046344 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8046338:	6978      	ldr	r0, [r7, #20]
 804633a:	f7fe fdf1 	bl	8044f20 <vPortFree>
 804633e:	e001      	b.n	8046344 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8046340:	2300      	movs	r3, #0
 8046342:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8046344:	69fb      	ldr	r3, [r7, #28]
 8046346:	2b00      	cmp	r3, #0
 8046348:	d017      	beq.n	804637a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 804634a:	69fb      	ldr	r3, [r7, #28]
 804634c:	2200      	movs	r2, #0
 804634e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8046352:	88fa      	ldrh	r2, [r7, #6]
 8046354:	2300      	movs	r3, #0
 8046356:	9303      	str	r3, [sp, #12]
 8046358:	69fb      	ldr	r3, [r7, #28]
 804635a:	9302      	str	r3, [sp, #8]
 804635c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 804635e:	9301      	str	r3, [sp, #4]
 8046360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046362:	9300      	str	r3, [sp, #0]
 8046364:	683b      	ldr	r3, [r7, #0]
 8046366:	68b9      	ldr	r1, [r7, #8]
 8046368:	68f8      	ldr	r0, [r7, #12]
 804636a:	f000 f80e 	bl	804638a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 804636e:	69f8      	ldr	r0, [r7, #28]
 8046370:	f000 f896 	bl	80464a0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8046374:	2301      	movs	r3, #1
 8046376:	61bb      	str	r3, [r7, #24]
 8046378:	e002      	b.n	8046380 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 804637a:	f04f 33ff 	mov.w	r3, #4294967295
 804637e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8046380:	69bb      	ldr	r3, [r7, #24]
	}
 8046382:	4618      	mov	r0, r3
 8046384:	3720      	adds	r7, #32
 8046386:	46bd      	mov	sp, r7
 8046388:	bd80      	pop	{r7, pc}

0804638a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 804638a:	b580      	push	{r7, lr}
 804638c:	b086      	sub	sp, #24
 804638e:	af00      	add	r7, sp, #0
 8046390:	60f8      	str	r0, [r7, #12]
 8046392:	60b9      	str	r1, [r7, #8]
 8046394:	607a      	str	r2, [r7, #4]
 8046396:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8046398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 804639a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 804639c:	687b      	ldr	r3, [r7, #4]
 804639e:	009b      	lsls	r3, r3, #2
 80463a0:	461a      	mov	r2, r3
 80463a2:	21a5      	movs	r1, #165	@ 0xa5
 80463a4:	f001 fb11 	bl	80479ca <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80463a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80463aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80463ac:	687b      	ldr	r3, [r7, #4]
 80463ae:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80463b2:	3b01      	subs	r3, #1
 80463b4:	009b      	lsls	r3, r3, #2
 80463b6:	4413      	add	r3, r2
 80463b8:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80463ba:	693b      	ldr	r3, [r7, #16]
 80463bc:	f023 0307 	bic.w	r3, r3, #7
 80463c0:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80463c2:	693b      	ldr	r3, [r7, #16]
 80463c4:	f003 0307 	and.w	r3, r3, #7
 80463c8:	2b00      	cmp	r3, #0
 80463ca:	d003      	beq.n	80463d4 <prvInitialiseNewTask+0x4a>
 80463cc:	f7ff f92c 	bl	8045628 <ulSetInterruptMask>
 80463d0:	bf00      	nop
 80463d2:	e7fd      	b.n	80463d0 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80463d4:	68bb      	ldr	r3, [r7, #8]
 80463d6:	2b00      	cmp	r3, #0
 80463d8:	d01f      	beq.n	804641a <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80463da:	2300      	movs	r3, #0
 80463dc:	617b      	str	r3, [r7, #20]
 80463de:	e012      	b.n	8046406 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80463e0:	68ba      	ldr	r2, [r7, #8]
 80463e2:	697b      	ldr	r3, [r7, #20]
 80463e4:	4413      	add	r3, r2
 80463e6:	7819      	ldrb	r1, [r3, #0]
 80463e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80463ea:	697b      	ldr	r3, [r7, #20]
 80463ec:	4413      	add	r3, r2
 80463ee:	3334      	adds	r3, #52	@ 0x34
 80463f0:	460a      	mov	r2, r1
 80463f2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80463f4:	68ba      	ldr	r2, [r7, #8]
 80463f6:	697b      	ldr	r3, [r7, #20]
 80463f8:	4413      	add	r3, r2
 80463fa:	781b      	ldrb	r3, [r3, #0]
 80463fc:	2b00      	cmp	r3, #0
 80463fe:	d006      	beq.n	804640e <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8046400:	697b      	ldr	r3, [r7, #20]
 8046402:	3301      	adds	r3, #1
 8046404:	617b      	str	r3, [r7, #20]
 8046406:	697b      	ldr	r3, [r7, #20]
 8046408:	2b0f      	cmp	r3, #15
 804640a:	d9e9      	bls.n	80463e0 <prvInitialiseNewTask+0x56>
 804640c:	e000      	b.n	8046410 <prvInitialiseNewTask+0x86>
			{
				break;
 804640e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8046410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046412:	2200      	movs	r2, #0
 8046414:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8046418:	e003      	b.n	8046422 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 804641a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 804641c:	2200      	movs	r2, #0
 804641e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8046422:	6a3b      	ldr	r3, [r7, #32]
 8046424:	2b37      	cmp	r3, #55	@ 0x37
 8046426:	d901      	bls.n	804642c <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8046428:	2337      	movs	r3, #55	@ 0x37
 804642a:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 804642c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 804642e:	6a3a      	ldr	r2, [r7, #32]
 8046430:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8046432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046434:	6a3a      	ldr	r2, [r7, #32]
 8046436:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8046438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 804643a:	2200      	movs	r2, #0
 804643c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 804643e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046440:	3304      	adds	r3, #4
 8046442:	4618      	mov	r0, r3
 8046444:	f7fe fe9c 	bl	8045180 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8046448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 804644a:	3318      	adds	r3, #24
 804644c:	4618      	mov	r0, r3
 804644e:	f7fe fe97 	bl	8045180 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8046452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046454:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8046456:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8046458:	6a3b      	ldr	r3, [r7, #32]
 804645a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 804645e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046460:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8046462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046464:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8046466:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8046468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 804646a:	2200      	movs	r2, #0
 804646c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 804646e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046470:	2200      	movs	r2, #0
 8046472:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		function as well. */
		#if( portHAS_STACK_OVERFLOW_CHECKING == 1 )
		{
			#if( portSTACK_GROWTH < 0 )
			{
				pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 8046476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046478:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 804647a:	683b      	ldr	r3, [r7, #0]
 804647c:	68fa      	ldr	r2, [r7, #12]
 804647e:	6938      	ldr	r0, [r7, #16]
 8046480:	f7fe ffee 	bl	8045460 <pxPortInitialiseStack>
 8046484:	4602      	mov	r2, r0
 8046486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8046488:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 804648a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 804648c:	2b00      	cmp	r3, #0
 804648e:	d002      	beq.n	8046496 <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8046490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8046492:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8046494:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8046496:	bf00      	nop
 8046498:	3718      	adds	r7, #24
 804649a:	46bd      	mov	sp, r7
 804649c:	bd80      	pop	{r7, pc}
	...

080464a0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80464a0:	b580      	push	{r7, lr}
 80464a2:	b082      	sub	sp, #8
 80464a4:	af00      	add	r7, sp, #0
 80464a6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80464a8:	f7fe ff50 	bl	804534c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80464ac:	4b2a      	ldr	r3, [pc, #168]	@ (8046558 <prvAddNewTaskToReadyList+0xb8>)
 80464ae:	681b      	ldr	r3, [r3, #0]
 80464b0:	3301      	adds	r3, #1
 80464b2:	4a29      	ldr	r2, [pc, #164]	@ (8046558 <prvAddNewTaskToReadyList+0xb8>)
 80464b4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80464b6:	4b29      	ldr	r3, [pc, #164]	@ (804655c <prvAddNewTaskToReadyList+0xbc>)
 80464b8:	681b      	ldr	r3, [r3, #0]
 80464ba:	2b00      	cmp	r3, #0
 80464bc:	d109      	bne.n	80464d2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80464be:	4a27      	ldr	r2, [pc, #156]	@ (804655c <prvAddNewTaskToReadyList+0xbc>)
 80464c0:	687b      	ldr	r3, [r7, #4]
 80464c2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80464c4:	4b24      	ldr	r3, [pc, #144]	@ (8046558 <prvAddNewTaskToReadyList+0xb8>)
 80464c6:	681b      	ldr	r3, [r3, #0]
 80464c8:	2b01      	cmp	r3, #1
 80464ca:	d110      	bne.n	80464ee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80464cc:	f000 fbd0 	bl	8046c70 <prvInitialiseTaskLists>
 80464d0:	e00d      	b.n	80464ee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80464d2:	4b23      	ldr	r3, [pc, #140]	@ (8046560 <prvAddNewTaskToReadyList+0xc0>)
 80464d4:	681b      	ldr	r3, [r3, #0]
 80464d6:	2b00      	cmp	r3, #0
 80464d8:	d109      	bne.n	80464ee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80464da:	4b20      	ldr	r3, [pc, #128]	@ (804655c <prvAddNewTaskToReadyList+0xbc>)
 80464dc:	681b      	ldr	r3, [r3, #0]
 80464de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80464e0:	687b      	ldr	r3, [r7, #4]
 80464e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80464e4:	429a      	cmp	r2, r3
 80464e6:	d802      	bhi.n	80464ee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80464e8:	4a1c      	ldr	r2, [pc, #112]	@ (804655c <prvAddNewTaskToReadyList+0xbc>)
 80464ea:	687b      	ldr	r3, [r7, #4]
 80464ec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80464ee:	4b1d      	ldr	r3, [pc, #116]	@ (8046564 <prvAddNewTaskToReadyList+0xc4>)
 80464f0:	681b      	ldr	r3, [r3, #0]
 80464f2:	3301      	adds	r3, #1
 80464f4:	4a1b      	ldr	r2, [pc, #108]	@ (8046564 <prvAddNewTaskToReadyList+0xc4>)
 80464f6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80464f8:	4b1a      	ldr	r3, [pc, #104]	@ (8046564 <prvAddNewTaskToReadyList+0xc4>)
 80464fa:	681a      	ldr	r2, [r3, #0]
 80464fc:	687b      	ldr	r3, [r7, #4]
 80464fe:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8046500:	687b      	ldr	r3, [r7, #4]
 8046502:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046504:	4b18      	ldr	r3, [pc, #96]	@ (8046568 <prvAddNewTaskToReadyList+0xc8>)
 8046506:	681b      	ldr	r3, [r3, #0]
 8046508:	429a      	cmp	r2, r3
 804650a:	d903      	bls.n	8046514 <prvAddNewTaskToReadyList+0x74>
 804650c:	687b      	ldr	r3, [r7, #4]
 804650e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8046510:	4a15      	ldr	r2, [pc, #84]	@ (8046568 <prvAddNewTaskToReadyList+0xc8>)
 8046512:	6013      	str	r3, [r2, #0]
 8046514:	687b      	ldr	r3, [r7, #4]
 8046516:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046518:	4613      	mov	r3, r2
 804651a:	009b      	lsls	r3, r3, #2
 804651c:	4413      	add	r3, r2
 804651e:	009b      	lsls	r3, r3, #2
 8046520:	4a12      	ldr	r2, [pc, #72]	@ (804656c <prvAddNewTaskToReadyList+0xcc>)
 8046522:	441a      	add	r2, r3
 8046524:	687b      	ldr	r3, [r7, #4]
 8046526:	3304      	adds	r3, #4
 8046528:	4619      	mov	r1, r3
 804652a:	4610      	mov	r0, r2
 804652c:	f7fe fe35 	bl	804519a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8046530:	f7fe ff1e 	bl	8045370 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8046534:	4b0a      	ldr	r3, [pc, #40]	@ (8046560 <prvAddNewTaskToReadyList+0xc0>)
 8046536:	681b      	ldr	r3, [r3, #0]
 8046538:	2b00      	cmp	r3, #0
 804653a:	d008      	beq.n	804654e <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 804653c:	4b07      	ldr	r3, [pc, #28]	@ (804655c <prvAddNewTaskToReadyList+0xbc>)
 804653e:	681b      	ldr	r3, [r3, #0]
 8046540:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046542:	687b      	ldr	r3, [r7, #4]
 8046544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8046546:	429a      	cmp	r2, r3
 8046548:	d201      	bcs.n	804654e <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 804654a:	f7fe feed 	bl	8045328 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 804654e:	bf00      	nop
 8046550:	3708      	adds	r7, #8
 8046552:	46bd      	mov	sp, r7
 8046554:	bd80      	pop	{r7, pc}
 8046556:	bf00      	nop
 8046558:	2001b784 	.word	0x2001b784
 804655c:	2001b2b0 	.word	0x2001b2b0
 8046560:	2001b790 	.word	0x2001b790
 8046564:	2001b7a0 	.word	0x2001b7a0
 8046568:	2001b78c 	.word	0x2001b78c
 804656c:	2001b2b4 	.word	0x2001b2b4

08046570 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8046570:	b580      	push	{r7, lr}
 8046572:	b084      	sub	sp, #16
 8046574:	af00      	add	r7, sp, #0
 8046576:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8046578:	2300      	movs	r3, #0
 804657a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 804657c:	687b      	ldr	r3, [r7, #4]
 804657e:	2b00      	cmp	r3, #0
 8046580:	d010      	beq.n	80465a4 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8046582:	4b0d      	ldr	r3, [pc, #52]	@ (80465b8 <vTaskDelay+0x48>)
 8046584:	681b      	ldr	r3, [r3, #0]
 8046586:	2b00      	cmp	r3, #0
 8046588:	d003      	beq.n	8046592 <vTaskDelay+0x22>
 804658a:	f7ff f84d 	bl	8045628 <ulSetInterruptMask>
 804658e:	bf00      	nop
 8046590:	e7fd      	b.n	804658e <vTaskDelay+0x1e>
			vTaskSuspendAll();
 8046592:	f000 f86b 	bl	804666c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8046596:	2100      	movs	r1, #0
 8046598:	6878      	ldr	r0, [r7, #4]
 804659a:	f000 fd91 	bl	80470c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 804659e:	f000 f873 	bl	8046688 <xTaskResumeAll>
 80465a2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80465a4:	68fb      	ldr	r3, [r7, #12]
 80465a6:	2b00      	cmp	r3, #0
 80465a8:	d101      	bne.n	80465ae <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 80465aa:	f7fe febd 	bl	8045328 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80465ae:	bf00      	nop
 80465b0:	3710      	adds	r7, #16
 80465b2:	46bd      	mov	sp, r7
 80465b4:	bd80      	pop	{r7, pc}
 80465b6:	bf00      	nop
 80465b8:	2001b7ac 	.word	0x2001b7ac

080465bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80465bc:	b580      	push	{r7, lr}
 80465be:	b088      	sub	sp, #32
 80465c0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80465c2:	2300      	movs	r3, #0
 80465c4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80465c6:	2300      	movs	r3, #0
 80465c8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80465ca:	463a      	mov	r2, r7
 80465cc:	1d39      	adds	r1, r7, #4
 80465ce:	f107 0308 	add.w	r3, r7, #8
 80465d2:	4618      	mov	r0, r3
 80465d4:	f7fe fbba 	bl	8044d4c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80465d8:	6839      	ldr	r1, [r7, #0]
 80465da:	687b      	ldr	r3, [r7, #4]
 80465dc:	68ba      	ldr	r2, [r7, #8]
 80465de:	9202      	str	r2, [sp, #8]
 80465e0:	9301      	str	r3, [sp, #4]
 80465e2:	2300      	movs	r3, #0
 80465e4:	9300      	str	r3, [sp, #0]
 80465e6:	2300      	movs	r3, #0
 80465e8:	460a      	mov	r2, r1
 80465ea:	491a      	ldr	r1, [pc, #104]	@ (8046654 <vTaskStartScheduler+0x98>)
 80465ec:	481a      	ldr	r0, [pc, #104]	@ (8046658 <vTaskStartScheduler+0x9c>)
 80465ee:	f7ff fe3f 	bl	8046270 <xTaskCreateStatic>
 80465f2:	4603      	mov	r3, r0
 80465f4:	4a19      	ldr	r2, [pc, #100]	@ (804665c <vTaskStartScheduler+0xa0>)
 80465f6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80465f8:	4b18      	ldr	r3, [pc, #96]	@ (804665c <vTaskStartScheduler+0xa0>)
 80465fa:	681b      	ldr	r3, [r3, #0]
 80465fc:	2b00      	cmp	r3, #0
 80465fe:	d002      	beq.n	8046606 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8046600:	2301      	movs	r3, #1
 8046602:	60fb      	str	r3, [r7, #12]
 8046604:	e001      	b.n	804660a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8046606:	2300      	movs	r3, #0
 8046608:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 804660a:	68fb      	ldr	r3, [r7, #12]
 804660c:	2b01      	cmp	r3, #1
 804660e:	d102      	bne.n	8046616 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8046610:	f000 fdaa 	bl	8047168 <xTimerCreateTimerTask>
 8046614:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8046616:	68fb      	ldr	r3, [r7, #12]
 8046618:	2b01      	cmp	r3, #1
 804661a:	d10e      	bne.n	804663a <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 804661c:	f7ff f804 	bl	8045628 <ulSetInterruptMask>
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8046620:	4b0f      	ldr	r3, [pc, #60]	@ (8046660 <vTaskStartScheduler+0xa4>)
 8046622:	f04f 32ff 	mov.w	r2, #4294967295
 8046626:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8046628:	4b0e      	ldr	r3, [pc, #56]	@ (8046664 <vTaskStartScheduler+0xa8>)
 804662a:	2201      	movs	r2, #1
 804662c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 804662e:	4b0e      	ldr	r3, [pc, #56]	@ (8046668 <vTaskStartScheduler+0xac>)
 8046630:	2200      	movs	r2, #0
 8046632:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8046634:	f7fe ffa4 	bl	8045580 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8046638:	e007      	b.n	804664a <vTaskStartScheduler+0x8e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 804663a:	68fb      	ldr	r3, [r7, #12]
 804663c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8046640:	d103      	bne.n	804664a <vTaskStartScheduler+0x8e>
 8046642:	f7fe fff1 	bl	8045628 <ulSetInterruptMask>
 8046646:	bf00      	nop
 8046648:	e7fd      	b.n	8046646 <vTaskStartScheduler+0x8a>
}
 804664a:	bf00      	nop
 804664c:	3710      	adds	r7, #16
 804664e:	46bd      	mov	sp, r7
 8046650:	bd80      	pop	{r7, pc}
 8046652:	bf00      	nop
 8046654:	080486ec 	.word	0x080486ec
 8046658:	08046c49 	.word	0x08046c49
 804665c:	2001b7a8 	.word	0x2001b7a8
 8046660:	2001b7a4 	.word	0x2001b7a4
 8046664:	2001b790 	.word	0x2001b790
 8046668:	2001b788 	.word	0x2001b788

0804666c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 804666c:	b480      	push	{r7}
 804666e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8046670:	4b04      	ldr	r3, [pc, #16]	@ (8046684 <vTaskSuspendAll+0x18>)
 8046672:	681b      	ldr	r3, [r3, #0]
 8046674:	3301      	adds	r3, #1
 8046676:	4a03      	ldr	r2, [pc, #12]	@ (8046684 <vTaskSuspendAll+0x18>)
 8046678:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 804667a:	bf00      	nop
 804667c:	46bd      	mov	sp, r7
 804667e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046682:	4770      	bx	lr
 8046684:	2001b7ac 	.word	0x2001b7ac

08046688 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8046688:	b580      	push	{r7, lr}
 804668a:	b084      	sub	sp, #16
 804668c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 804668e:	2300      	movs	r3, #0
 8046690:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8046692:	2300      	movs	r3, #0
 8046694:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8046696:	4b3b      	ldr	r3, [pc, #236]	@ (8046784 <xTaskResumeAll+0xfc>)
 8046698:	681b      	ldr	r3, [r3, #0]
 804669a:	2b00      	cmp	r3, #0
 804669c:	d103      	bne.n	80466a6 <xTaskResumeAll+0x1e>
 804669e:	f7fe ffc3 	bl	8045628 <ulSetInterruptMask>
 80466a2:	bf00      	nop
 80466a4:	e7fd      	b.n	80466a2 <xTaskResumeAll+0x1a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80466a6:	f7fe fe51 	bl	804534c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80466aa:	4b36      	ldr	r3, [pc, #216]	@ (8046784 <xTaskResumeAll+0xfc>)
 80466ac:	681b      	ldr	r3, [r3, #0]
 80466ae:	3b01      	subs	r3, #1
 80466b0:	4a34      	ldr	r2, [pc, #208]	@ (8046784 <xTaskResumeAll+0xfc>)
 80466b2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80466b4:	4b33      	ldr	r3, [pc, #204]	@ (8046784 <xTaskResumeAll+0xfc>)
 80466b6:	681b      	ldr	r3, [r3, #0]
 80466b8:	2b00      	cmp	r3, #0
 80466ba:	d15c      	bne.n	8046776 <xTaskResumeAll+0xee>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80466bc:	4b32      	ldr	r3, [pc, #200]	@ (8046788 <xTaskResumeAll+0x100>)
 80466be:	681b      	ldr	r3, [r3, #0]
 80466c0:	2b00      	cmp	r3, #0
 80466c2:	d058      	beq.n	8046776 <xTaskResumeAll+0xee>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80466c4:	e02f      	b.n	8046726 <xTaskResumeAll+0x9e>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80466c6:	4b31      	ldr	r3, [pc, #196]	@ (804678c <xTaskResumeAll+0x104>)
 80466c8:	68db      	ldr	r3, [r3, #12]
 80466ca:	68db      	ldr	r3, [r3, #12]
 80466cc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80466ce:	68fb      	ldr	r3, [r7, #12]
 80466d0:	3318      	adds	r3, #24
 80466d2:	4618      	mov	r0, r3
 80466d4:	f7fe fdbe 	bl	8045254 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80466d8:	68fb      	ldr	r3, [r7, #12]
 80466da:	3304      	adds	r3, #4
 80466dc:	4618      	mov	r0, r3
 80466de:	f7fe fdb9 	bl	8045254 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80466e2:	68fb      	ldr	r3, [r7, #12]
 80466e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80466e6:	4b2a      	ldr	r3, [pc, #168]	@ (8046790 <xTaskResumeAll+0x108>)
 80466e8:	681b      	ldr	r3, [r3, #0]
 80466ea:	429a      	cmp	r2, r3
 80466ec:	d903      	bls.n	80466f6 <xTaskResumeAll+0x6e>
 80466ee:	68fb      	ldr	r3, [r7, #12]
 80466f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80466f2:	4a27      	ldr	r2, [pc, #156]	@ (8046790 <xTaskResumeAll+0x108>)
 80466f4:	6013      	str	r3, [r2, #0]
 80466f6:	68fb      	ldr	r3, [r7, #12]
 80466f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80466fa:	4613      	mov	r3, r2
 80466fc:	009b      	lsls	r3, r3, #2
 80466fe:	4413      	add	r3, r2
 8046700:	009b      	lsls	r3, r3, #2
 8046702:	4a24      	ldr	r2, [pc, #144]	@ (8046794 <xTaskResumeAll+0x10c>)
 8046704:	441a      	add	r2, r3
 8046706:	68fb      	ldr	r3, [r7, #12]
 8046708:	3304      	adds	r3, #4
 804670a:	4619      	mov	r1, r3
 804670c:	4610      	mov	r0, r2
 804670e:	f7fe fd44 	bl	804519a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8046712:	68fb      	ldr	r3, [r7, #12]
 8046714:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046716:	4b20      	ldr	r3, [pc, #128]	@ (8046798 <xTaskResumeAll+0x110>)
 8046718:	681b      	ldr	r3, [r3, #0]
 804671a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 804671c:	429a      	cmp	r2, r3
 804671e:	d302      	bcc.n	8046726 <xTaskResumeAll+0x9e>
					{
						xYieldPending = pdTRUE;
 8046720:	4b1e      	ldr	r3, [pc, #120]	@ (804679c <xTaskResumeAll+0x114>)
 8046722:	2201      	movs	r2, #1
 8046724:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8046726:	4b19      	ldr	r3, [pc, #100]	@ (804678c <xTaskResumeAll+0x104>)
 8046728:	681b      	ldr	r3, [r3, #0]
 804672a:	2b00      	cmp	r3, #0
 804672c:	d1cb      	bne.n	80466c6 <xTaskResumeAll+0x3e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 804672e:	68fb      	ldr	r3, [r7, #12]
 8046730:	2b00      	cmp	r3, #0
 8046732:	d001      	beq.n	8046738 <xTaskResumeAll+0xb0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8046734:	f000 fb36 	bl	8046da4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8046738:	4b19      	ldr	r3, [pc, #100]	@ (80467a0 <xTaskResumeAll+0x118>)
 804673a:	681b      	ldr	r3, [r3, #0]
 804673c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 804673e:	687b      	ldr	r3, [r7, #4]
 8046740:	2b00      	cmp	r3, #0
 8046742:	d010      	beq.n	8046766 <xTaskResumeAll+0xde>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8046744:	f000 f83e 	bl	80467c4 <xTaskIncrementTick>
 8046748:	4603      	mov	r3, r0
 804674a:	2b00      	cmp	r3, #0
 804674c:	d002      	beq.n	8046754 <xTaskResumeAll+0xcc>
							{
								xYieldPending = pdTRUE;
 804674e:	4b13      	ldr	r3, [pc, #76]	@ (804679c <xTaskResumeAll+0x114>)
 8046750:	2201      	movs	r2, #1
 8046752:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8046754:	687b      	ldr	r3, [r7, #4]
 8046756:	3b01      	subs	r3, #1
 8046758:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 804675a:	687b      	ldr	r3, [r7, #4]
 804675c:	2b00      	cmp	r3, #0
 804675e:	d1f1      	bne.n	8046744 <xTaskResumeAll+0xbc>

						xPendedTicks = 0;
 8046760:	4b0f      	ldr	r3, [pc, #60]	@ (80467a0 <xTaskResumeAll+0x118>)
 8046762:	2200      	movs	r2, #0
 8046764:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8046766:	4b0d      	ldr	r3, [pc, #52]	@ (804679c <xTaskResumeAll+0x114>)
 8046768:	681b      	ldr	r3, [r3, #0]
 804676a:	2b00      	cmp	r3, #0
 804676c:	d003      	beq.n	8046776 <xTaskResumeAll+0xee>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 804676e:	2301      	movs	r3, #1
 8046770:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8046772:	f7fe fdd9 	bl	8045328 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8046776:	f7fe fdfb 	bl	8045370 <vPortExitCritical>

	return xAlreadyYielded;
 804677a:	68bb      	ldr	r3, [r7, #8]
}
 804677c:	4618      	mov	r0, r3
 804677e:	3710      	adds	r7, #16
 8046780:	46bd      	mov	sp, r7
 8046782:	bd80      	pop	{r7, pc}
 8046784:	2001b7ac 	.word	0x2001b7ac
 8046788:	2001b784 	.word	0x2001b784
 804678c:	2001b744 	.word	0x2001b744
 8046790:	2001b78c 	.word	0x2001b78c
 8046794:	2001b2b4 	.word	0x2001b2b4
 8046798:	2001b2b0 	.word	0x2001b2b0
 804679c:	2001b798 	.word	0x2001b798
 80467a0:	2001b794 	.word	0x2001b794

080467a4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80467a4:	b480      	push	{r7}
 80467a6:	b083      	sub	sp, #12
 80467a8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80467aa:	4b05      	ldr	r3, [pc, #20]	@ (80467c0 <xTaskGetTickCount+0x1c>)
 80467ac:	681b      	ldr	r3, [r3, #0]
 80467ae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80467b0:	687b      	ldr	r3, [r7, #4]
}
 80467b2:	4618      	mov	r0, r3
 80467b4:	370c      	adds	r7, #12
 80467b6:	46bd      	mov	sp, r7
 80467b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80467bc:	4770      	bx	lr
 80467be:	bf00      	nop
 80467c0:	2001b788 	.word	0x2001b788

080467c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80467c4:	b580      	push	{r7, lr}
 80467c6:	b086      	sub	sp, #24
 80467c8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80467ca:	2300      	movs	r3, #0
 80467cc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80467ce:	4b4b      	ldr	r3, [pc, #300]	@ (80468fc <xTaskIncrementTick+0x138>)
 80467d0:	681b      	ldr	r3, [r3, #0]
 80467d2:	2b00      	cmp	r3, #0
 80467d4:	f040 8088 	bne.w	80468e8 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80467d8:	4b49      	ldr	r3, [pc, #292]	@ (8046900 <xTaskIncrementTick+0x13c>)
 80467da:	681b      	ldr	r3, [r3, #0]
 80467dc:	3301      	adds	r3, #1
 80467de:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80467e0:	4a47      	ldr	r2, [pc, #284]	@ (8046900 <xTaskIncrementTick+0x13c>)
 80467e2:	693b      	ldr	r3, [r7, #16]
 80467e4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80467e6:	693b      	ldr	r3, [r7, #16]
 80467e8:	2b00      	cmp	r3, #0
 80467ea:	d119      	bne.n	8046820 <xTaskIncrementTick+0x5c>
		{
			taskSWITCH_DELAYED_LISTS();
 80467ec:	4b45      	ldr	r3, [pc, #276]	@ (8046904 <xTaskIncrementTick+0x140>)
 80467ee:	681b      	ldr	r3, [r3, #0]
 80467f0:	681b      	ldr	r3, [r3, #0]
 80467f2:	2b00      	cmp	r3, #0
 80467f4:	d003      	beq.n	80467fe <xTaskIncrementTick+0x3a>
 80467f6:	f7fe ff17 	bl	8045628 <ulSetInterruptMask>
 80467fa:	bf00      	nop
 80467fc:	e7fd      	b.n	80467fa <xTaskIncrementTick+0x36>
 80467fe:	4b41      	ldr	r3, [pc, #260]	@ (8046904 <xTaskIncrementTick+0x140>)
 8046800:	681b      	ldr	r3, [r3, #0]
 8046802:	60fb      	str	r3, [r7, #12]
 8046804:	4b40      	ldr	r3, [pc, #256]	@ (8046908 <xTaskIncrementTick+0x144>)
 8046806:	681b      	ldr	r3, [r3, #0]
 8046808:	4a3e      	ldr	r2, [pc, #248]	@ (8046904 <xTaskIncrementTick+0x140>)
 804680a:	6013      	str	r3, [r2, #0]
 804680c:	4a3e      	ldr	r2, [pc, #248]	@ (8046908 <xTaskIncrementTick+0x144>)
 804680e:	68fb      	ldr	r3, [r7, #12]
 8046810:	6013      	str	r3, [r2, #0]
 8046812:	4b3e      	ldr	r3, [pc, #248]	@ (804690c <xTaskIncrementTick+0x148>)
 8046814:	681b      	ldr	r3, [r3, #0]
 8046816:	3301      	adds	r3, #1
 8046818:	4a3c      	ldr	r2, [pc, #240]	@ (804690c <xTaskIncrementTick+0x148>)
 804681a:	6013      	str	r3, [r2, #0]
 804681c:	f000 fac2 	bl	8046da4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8046820:	4b3b      	ldr	r3, [pc, #236]	@ (8046910 <xTaskIncrementTick+0x14c>)
 8046822:	681b      	ldr	r3, [r3, #0]
 8046824:	693a      	ldr	r2, [r7, #16]
 8046826:	429a      	cmp	r2, r3
 8046828:	d349      	bcc.n	80468be <xTaskIncrementTick+0xfa>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 804682a:	4b36      	ldr	r3, [pc, #216]	@ (8046904 <xTaskIncrementTick+0x140>)
 804682c:	681b      	ldr	r3, [r3, #0]
 804682e:	681b      	ldr	r3, [r3, #0]
 8046830:	2b00      	cmp	r3, #0
 8046832:	d104      	bne.n	804683e <xTaskIncrementTick+0x7a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8046834:	4b36      	ldr	r3, [pc, #216]	@ (8046910 <xTaskIncrementTick+0x14c>)
 8046836:	f04f 32ff 	mov.w	r2, #4294967295
 804683a:	601a      	str	r2, [r3, #0]
					break;
 804683c:	e03f      	b.n	80468be <xTaskIncrementTick+0xfa>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 804683e:	4b31      	ldr	r3, [pc, #196]	@ (8046904 <xTaskIncrementTick+0x140>)
 8046840:	681b      	ldr	r3, [r3, #0]
 8046842:	68db      	ldr	r3, [r3, #12]
 8046844:	68db      	ldr	r3, [r3, #12]
 8046846:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8046848:	68bb      	ldr	r3, [r7, #8]
 804684a:	685b      	ldr	r3, [r3, #4]
 804684c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 804684e:	693a      	ldr	r2, [r7, #16]
 8046850:	687b      	ldr	r3, [r7, #4]
 8046852:	429a      	cmp	r2, r3
 8046854:	d203      	bcs.n	804685e <xTaskIncrementTick+0x9a>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8046856:	4a2e      	ldr	r2, [pc, #184]	@ (8046910 <xTaskIncrementTick+0x14c>)
 8046858:	687b      	ldr	r3, [r7, #4]
 804685a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 804685c:	e02f      	b.n	80468be <xTaskIncrementTick+0xfa>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 804685e:	68bb      	ldr	r3, [r7, #8]
 8046860:	3304      	adds	r3, #4
 8046862:	4618      	mov	r0, r3
 8046864:	f7fe fcf6 	bl	8045254 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8046868:	68bb      	ldr	r3, [r7, #8]
 804686a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 804686c:	2b00      	cmp	r3, #0
 804686e:	d004      	beq.n	804687a <xTaskIncrementTick+0xb6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8046870:	68bb      	ldr	r3, [r7, #8]
 8046872:	3318      	adds	r3, #24
 8046874:	4618      	mov	r0, r3
 8046876:	f7fe fced 	bl	8045254 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 804687a:	68bb      	ldr	r3, [r7, #8]
 804687c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 804687e:	4b25      	ldr	r3, [pc, #148]	@ (8046914 <xTaskIncrementTick+0x150>)
 8046880:	681b      	ldr	r3, [r3, #0]
 8046882:	429a      	cmp	r2, r3
 8046884:	d903      	bls.n	804688e <xTaskIncrementTick+0xca>
 8046886:	68bb      	ldr	r3, [r7, #8]
 8046888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 804688a:	4a22      	ldr	r2, [pc, #136]	@ (8046914 <xTaskIncrementTick+0x150>)
 804688c:	6013      	str	r3, [r2, #0]
 804688e:	68bb      	ldr	r3, [r7, #8]
 8046890:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046892:	4613      	mov	r3, r2
 8046894:	009b      	lsls	r3, r3, #2
 8046896:	4413      	add	r3, r2
 8046898:	009b      	lsls	r3, r3, #2
 804689a:	4a1f      	ldr	r2, [pc, #124]	@ (8046918 <xTaskIncrementTick+0x154>)
 804689c:	441a      	add	r2, r3
 804689e:	68bb      	ldr	r3, [r7, #8]
 80468a0:	3304      	adds	r3, #4
 80468a2:	4619      	mov	r1, r3
 80468a4:	4610      	mov	r0, r2
 80468a6:	f7fe fc78 	bl	804519a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80468aa:	68bb      	ldr	r3, [r7, #8]
 80468ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80468ae:	4b1b      	ldr	r3, [pc, #108]	@ (804691c <xTaskIncrementTick+0x158>)
 80468b0:	681b      	ldr	r3, [r3, #0]
 80468b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80468b4:	429a      	cmp	r2, r3
 80468b6:	d3b8      	bcc.n	804682a <xTaskIncrementTick+0x66>
						{
							xSwitchRequired = pdTRUE;
 80468b8:	2301      	movs	r3, #1
 80468ba:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80468bc:	e7b5      	b.n	804682a <xTaskIncrementTick+0x66>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80468be:	4b17      	ldr	r3, [pc, #92]	@ (804691c <xTaskIncrementTick+0x158>)
 80468c0:	681b      	ldr	r3, [r3, #0]
 80468c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80468c4:	4914      	ldr	r1, [pc, #80]	@ (8046918 <xTaskIncrementTick+0x154>)
 80468c6:	4613      	mov	r3, r2
 80468c8:	009b      	lsls	r3, r3, #2
 80468ca:	4413      	add	r3, r2
 80468cc:	009b      	lsls	r3, r3, #2
 80468ce:	440b      	add	r3, r1
 80468d0:	681b      	ldr	r3, [r3, #0]
 80468d2:	2b01      	cmp	r3, #1
 80468d4:	d901      	bls.n	80468da <xTaskIncrementTick+0x116>
			{
				xSwitchRequired = pdTRUE;
 80468d6:	2301      	movs	r3, #1
 80468d8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80468da:	4b11      	ldr	r3, [pc, #68]	@ (8046920 <xTaskIncrementTick+0x15c>)
 80468dc:	681b      	ldr	r3, [r3, #0]
 80468de:	2b00      	cmp	r3, #0
 80468e0:	d007      	beq.n	80468f2 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 80468e2:	2301      	movs	r3, #1
 80468e4:	617b      	str	r3, [r7, #20]
 80468e6:	e004      	b.n	80468f2 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80468e8:	4b0e      	ldr	r3, [pc, #56]	@ (8046924 <xTaskIncrementTick+0x160>)
 80468ea:	681b      	ldr	r3, [r3, #0]
 80468ec:	3301      	adds	r3, #1
 80468ee:	4a0d      	ldr	r2, [pc, #52]	@ (8046924 <xTaskIncrementTick+0x160>)
 80468f0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80468f2:	697b      	ldr	r3, [r7, #20]
}
 80468f4:	4618      	mov	r0, r3
 80468f6:	3718      	adds	r7, #24
 80468f8:	46bd      	mov	sp, r7
 80468fa:	bd80      	pop	{r7, pc}
 80468fc:	2001b7ac 	.word	0x2001b7ac
 8046900:	2001b788 	.word	0x2001b788
 8046904:	2001b73c 	.word	0x2001b73c
 8046908:	2001b740 	.word	0x2001b740
 804690c:	2001b79c 	.word	0x2001b79c
 8046910:	2001b7a4 	.word	0x2001b7a4
 8046914:	2001b78c 	.word	0x2001b78c
 8046918:	2001b2b4 	.word	0x2001b2b4
 804691c:	2001b2b0 	.word	0x2001b2b0
 8046920:	2001b798 	.word	0x2001b798
 8046924:	2001b794 	.word	0x2001b794

08046928 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8046928:	b580      	push	{r7, lr}
 804692a:	b084      	sub	sp, #16
 804692c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 804692e:	4b37      	ldr	r3, [pc, #220]	@ (8046a0c <vTaskSwitchContext+0xe4>)
 8046930:	681b      	ldr	r3, [r3, #0]
 8046932:	2b00      	cmp	r3, #0
 8046934:	d003      	beq.n	804693e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8046936:	4b36      	ldr	r3, [pc, #216]	@ (8046a10 <vTaskSwitchContext+0xe8>)
 8046938:	2201      	movs	r2, #1
 804693a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 804693c:	e061      	b.n	8046a02 <vTaskSwitchContext+0xda>
		xYieldPending = pdFALSE;
 804693e:	4b34      	ldr	r3, [pc, #208]	@ (8046a10 <vTaskSwitchContext+0xe8>)
 8046940:	2200      	movs	r2, #0
 8046942:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8046944:	4b33      	ldr	r3, [pc, #204]	@ (8046a14 <vTaskSwitchContext+0xec>)
 8046946:	681b      	ldr	r3, [r3, #0]
 8046948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 804694a:	60bb      	str	r3, [r7, #8]
 804694c:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8046950:	607b      	str	r3, [r7, #4]
 8046952:	68bb      	ldr	r3, [r7, #8]
 8046954:	681b      	ldr	r3, [r3, #0]
 8046956:	687a      	ldr	r2, [r7, #4]
 8046958:	429a      	cmp	r2, r3
 804695a:	d111      	bne.n	8046980 <vTaskSwitchContext+0x58>
 804695c:	68bb      	ldr	r3, [r7, #8]
 804695e:	3304      	adds	r3, #4
 8046960:	681b      	ldr	r3, [r3, #0]
 8046962:	687a      	ldr	r2, [r7, #4]
 8046964:	429a      	cmp	r2, r3
 8046966:	d10b      	bne.n	8046980 <vTaskSwitchContext+0x58>
 8046968:	68bb      	ldr	r3, [r7, #8]
 804696a:	3308      	adds	r3, #8
 804696c:	681b      	ldr	r3, [r3, #0]
 804696e:	687a      	ldr	r2, [r7, #4]
 8046970:	429a      	cmp	r2, r3
 8046972:	d105      	bne.n	8046980 <vTaskSwitchContext+0x58>
 8046974:	68bb      	ldr	r3, [r7, #8]
 8046976:	330c      	adds	r3, #12
 8046978:	681b      	ldr	r3, [r3, #0]
 804697a:	687a      	ldr	r2, [r7, #4]
 804697c:	429a      	cmp	r2, r3
 804697e:	d008      	beq.n	8046992 <vTaskSwitchContext+0x6a>
 8046980:	4b24      	ldr	r3, [pc, #144]	@ (8046a14 <vTaskSwitchContext+0xec>)
 8046982:	681a      	ldr	r2, [r3, #0]
 8046984:	4b23      	ldr	r3, [pc, #140]	@ (8046a14 <vTaskSwitchContext+0xec>)
 8046986:	681b      	ldr	r3, [r3, #0]
 8046988:	3334      	adds	r3, #52	@ 0x34
 804698a:	4619      	mov	r1, r3
 804698c:	4610      	mov	r0, r2
 804698e:	f7f9 fe0c 	bl	80405aa <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8046992:	4b21      	ldr	r3, [pc, #132]	@ (8046a18 <vTaskSwitchContext+0xf0>)
 8046994:	681b      	ldr	r3, [r3, #0]
 8046996:	60fb      	str	r3, [r7, #12]
 8046998:	e009      	b.n	80469ae <vTaskSwitchContext+0x86>
 804699a:	68fb      	ldr	r3, [r7, #12]
 804699c:	2b00      	cmp	r3, #0
 804699e:	d103      	bne.n	80469a8 <vTaskSwitchContext+0x80>
 80469a0:	f7fe fe42 	bl	8045628 <ulSetInterruptMask>
 80469a4:	bf00      	nop
 80469a6:	e7fd      	b.n	80469a4 <vTaskSwitchContext+0x7c>
 80469a8:	68fb      	ldr	r3, [r7, #12]
 80469aa:	3b01      	subs	r3, #1
 80469ac:	60fb      	str	r3, [r7, #12]
 80469ae:	491b      	ldr	r1, [pc, #108]	@ (8046a1c <vTaskSwitchContext+0xf4>)
 80469b0:	68fa      	ldr	r2, [r7, #12]
 80469b2:	4613      	mov	r3, r2
 80469b4:	009b      	lsls	r3, r3, #2
 80469b6:	4413      	add	r3, r2
 80469b8:	009b      	lsls	r3, r3, #2
 80469ba:	440b      	add	r3, r1
 80469bc:	681b      	ldr	r3, [r3, #0]
 80469be:	2b00      	cmp	r3, #0
 80469c0:	d0eb      	beq.n	804699a <vTaskSwitchContext+0x72>
 80469c2:	68fa      	ldr	r2, [r7, #12]
 80469c4:	4613      	mov	r3, r2
 80469c6:	009b      	lsls	r3, r3, #2
 80469c8:	4413      	add	r3, r2
 80469ca:	009b      	lsls	r3, r3, #2
 80469cc:	4a13      	ldr	r2, [pc, #76]	@ (8046a1c <vTaskSwitchContext+0xf4>)
 80469ce:	4413      	add	r3, r2
 80469d0:	603b      	str	r3, [r7, #0]
 80469d2:	683b      	ldr	r3, [r7, #0]
 80469d4:	685b      	ldr	r3, [r3, #4]
 80469d6:	685a      	ldr	r2, [r3, #4]
 80469d8:	683b      	ldr	r3, [r7, #0]
 80469da:	605a      	str	r2, [r3, #4]
 80469dc:	683b      	ldr	r3, [r7, #0]
 80469de:	685a      	ldr	r2, [r3, #4]
 80469e0:	683b      	ldr	r3, [r7, #0]
 80469e2:	3308      	adds	r3, #8
 80469e4:	429a      	cmp	r2, r3
 80469e6:	d104      	bne.n	80469f2 <vTaskSwitchContext+0xca>
 80469e8:	683b      	ldr	r3, [r7, #0]
 80469ea:	685b      	ldr	r3, [r3, #4]
 80469ec:	685a      	ldr	r2, [r3, #4]
 80469ee:	683b      	ldr	r3, [r7, #0]
 80469f0:	605a      	str	r2, [r3, #4]
 80469f2:	683b      	ldr	r3, [r7, #0]
 80469f4:	685b      	ldr	r3, [r3, #4]
 80469f6:	68db      	ldr	r3, [r3, #12]
 80469f8:	4a06      	ldr	r2, [pc, #24]	@ (8046a14 <vTaskSwitchContext+0xec>)
 80469fa:	6013      	str	r3, [r2, #0]
 80469fc:	4a06      	ldr	r2, [pc, #24]	@ (8046a18 <vTaskSwitchContext+0xf0>)
 80469fe:	68fb      	ldr	r3, [r7, #12]
 8046a00:	6013      	str	r3, [r2, #0]
}
 8046a02:	bf00      	nop
 8046a04:	3710      	adds	r7, #16
 8046a06:	46bd      	mov	sp, r7
 8046a08:	bd80      	pop	{r7, pc}
 8046a0a:	bf00      	nop
 8046a0c:	2001b7ac 	.word	0x2001b7ac
 8046a10:	2001b798 	.word	0x2001b798
 8046a14:	2001b2b0 	.word	0x2001b2b0
 8046a18:	2001b78c 	.word	0x2001b78c
 8046a1c:	2001b2b4 	.word	0x2001b2b4

08046a20 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8046a20:	b580      	push	{r7, lr}
 8046a22:	b082      	sub	sp, #8
 8046a24:	af00      	add	r7, sp, #0
 8046a26:	6078      	str	r0, [r7, #4]
 8046a28:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8046a2a:	687b      	ldr	r3, [r7, #4]
 8046a2c:	2b00      	cmp	r3, #0
 8046a2e:	d103      	bne.n	8046a38 <vTaskPlaceOnEventList+0x18>
 8046a30:	f7fe fdfa 	bl	8045628 <ulSetInterruptMask>
 8046a34:	bf00      	nop
 8046a36:	e7fd      	b.n	8046a34 <vTaskPlaceOnEventList+0x14>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8046a38:	4b07      	ldr	r3, [pc, #28]	@ (8046a58 <vTaskPlaceOnEventList+0x38>)
 8046a3a:	681b      	ldr	r3, [r3, #0]
 8046a3c:	3318      	adds	r3, #24
 8046a3e:	4619      	mov	r1, r3
 8046a40:	6878      	ldr	r0, [r7, #4]
 8046a42:	f7fe fbce 	bl	80451e2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8046a46:	2101      	movs	r1, #1
 8046a48:	6838      	ldr	r0, [r7, #0]
 8046a4a:	f000 fb39 	bl	80470c0 <prvAddCurrentTaskToDelayedList>
}
 8046a4e:	bf00      	nop
 8046a50:	3708      	adds	r7, #8
 8046a52:	46bd      	mov	sp, r7
 8046a54:	bd80      	pop	{r7, pc}
 8046a56:	bf00      	nop
 8046a58:	2001b2b0 	.word	0x2001b2b0

08046a5c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8046a5c:	b580      	push	{r7, lr}
 8046a5e:	b084      	sub	sp, #16
 8046a60:	af00      	add	r7, sp, #0
 8046a62:	60f8      	str	r0, [r7, #12]
 8046a64:	60b9      	str	r1, [r7, #8]
 8046a66:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8046a68:	68fb      	ldr	r3, [r7, #12]
 8046a6a:	2b00      	cmp	r3, #0
 8046a6c:	d103      	bne.n	8046a76 <vTaskPlaceOnEventListRestricted+0x1a>
 8046a6e:	f7fe fddb 	bl	8045628 <ulSetInterruptMask>
 8046a72:	bf00      	nop
 8046a74:	e7fd      	b.n	8046a72 <vTaskPlaceOnEventListRestricted+0x16>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8046a76:	4b0a      	ldr	r3, [pc, #40]	@ (8046aa0 <vTaskPlaceOnEventListRestricted+0x44>)
 8046a78:	681b      	ldr	r3, [r3, #0]
 8046a7a:	3318      	adds	r3, #24
 8046a7c:	4619      	mov	r1, r3
 8046a7e:	68f8      	ldr	r0, [r7, #12]
 8046a80:	f7fe fb8b 	bl	804519a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8046a84:	687b      	ldr	r3, [r7, #4]
 8046a86:	2b00      	cmp	r3, #0
 8046a88:	d002      	beq.n	8046a90 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 8046a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8046a8e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8046a90:	6879      	ldr	r1, [r7, #4]
 8046a92:	68b8      	ldr	r0, [r7, #8]
 8046a94:	f000 fb14 	bl	80470c0 <prvAddCurrentTaskToDelayedList>
	}
 8046a98:	bf00      	nop
 8046a9a:	3710      	adds	r7, #16
 8046a9c:	46bd      	mov	sp, r7
 8046a9e:	bd80      	pop	{r7, pc}
 8046aa0:	2001b2b0 	.word	0x2001b2b0

08046aa4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8046aa4:	b580      	push	{r7, lr}
 8046aa6:	b084      	sub	sp, #16
 8046aa8:	af00      	add	r7, sp, #0
 8046aaa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8046aac:	687b      	ldr	r3, [r7, #4]
 8046aae:	68db      	ldr	r3, [r3, #12]
 8046ab0:	68db      	ldr	r3, [r3, #12]
 8046ab2:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8046ab4:	68bb      	ldr	r3, [r7, #8]
 8046ab6:	2b00      	cmp	r3, #0
 8046ab8:	d103      	bne.n	8046ac2 <xTaskRemoveFromEventList+0x1e>
 8046aba:	f7fe fdb5 	bl	8045628 <ulSetInterruptMask>
 8046abe:	bf00      	nop
 8046ac0:	e7fd      	b.n	8046abe <xTaskRemoveFromEventList+0x1a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8046ac2:	68bb      	ldr	r3, [r7, #8]
 8046ac4:	3318      	adds	r3, #24
 8046ac6:	4618      	mov	r0, r3
 8046ac8:	f7fe fbc4 	bl	8045254 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8046acc:	4b1d      	ldr	r3, [pc, #116]	@ (8046b44 <xTaskRemoveFromEventList+0xa0>)
 8046ace:	681b      	ldr	r3, [r3, #0]
 8046ad0:	2b00      	cmp	r3, #0
 8046ad2:	d11d      	bne.n	8046b10 <xTaskRemoveFromEventList+0x6c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8046ad4:	68bb      	ldr	r3, [r7, #8]
 8046ad6:	3304      	adds	r3, #4
 8046ad8:	4618      	mov	r0, r3
 8046ada:	f7fe fbbb 	bl	8045254 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8046ade:	68bb      	ldr	r3, [r7, #8]
 8046ae0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046ae2:	4b19      	ldr	r3, [pc, #100]	@ (8046b48 <xTaskRemoveFromEventList+0xa4>)
 8046ae4:	681b      	ldr	r3, [r3, #0]
 8046ae6:	429a      	cmp	r2, r3
 8046ae8:	d903      	bls.n	8046af2 <xTaskRemoveFromEventList+0x4e>
 8046aea:	68bb      	ldr	r3, [r7, #8]
 8046aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8046aee:	4a16      	ldr	r2, [pc, #88]	@ (8046b48 <xTaskRemoveFromEventList+0xa4>)
 8046af0:	6013      	str	r3, [r2, #0]
 8046af2:	68bb      	ldr	r3, [r7, #8]
 8046af4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046af6:	4613      	mov	r3, r2
 8046af8:	009b      	lsls	r3, r3, #2
 8046afa:	4413      	add	r3, r2
 8046afc:	009b      	lsls	r3, r3, #2
 8046afe:	4a13      	ldr	r2, [pc, #76]	@ (8046b4c <xTaskRemoveFromEventList+0xa8>)
 8046b00:	441a      	add	r2, r3
 8046b02:	68bb      	ldr	r3, [r7, #8]
 8046b04:	3304      	adds	r3, #4
 8046b06:	4619      	mov	r1, r3
 8046b08:	4610      	mov	r0, r2
 8046b0a:	f7fe fb46 	bl	804519a <vListInsertEnd>
 8046b0e:	e005      	b.n	8046b1c <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8046b10:	68bb      	ldr	r3, [r7, #8]
 8046b12:	3318      	adds	r3, #24
 8046b14:	4619      	mov	r1, r3
 8046b16:	480e      	ldr	r0, [pc, #56]	@ (8046b50 <xTaskRemoveFromEventList+0xac>)
 8046b18:	f7fe fb3f 	bl	804519a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8046b1c:	68bb      	ldr	r3, [r7, #8]
 8046b1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046b20:	4b0c      	ldr	r3, [pc, #48]	@ (8046b54 <xTaskRemoveFromEventList+0xb0>)
 8046b22:	681b      	ldr	r3, [r3, #0]
 8046b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8046b26:	429a      	cmp	r2, r3
 8046b28:	d905      	bls.n	8046b36 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8046b2a:	2301      	movs	r3, #1
 8046b2c:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8046b2e:	4b0a      	ldr	r3, [pc, #40]	@ (8046b58 <xTaskRemoveFromEventList+0xb4>)
 8046b30:	2201      	movs	r2, #1
 8046b32:	601a      	str	r2, [r3, #0]
 8046b34:	e001      	b.n	8046b3a <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 8046b36:	2300      	movs	r3, #0
 8046b38:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8046b3a:	68fb      	ldr	r3, [r7, #12]
}
 8046b3c:	4618      	mov	r0, r3
 8046b3e:	3710      	adds	r7, #16
 8046b40:	46bd      	mov	sp, r7
 8046b42:	bd80      	pop	{r7, pc}
 8046b44:	2001b7ac 	.word	0x2001b7ac
 8046b48:	2001b78c 	.word	0x2001b78c
 8046b4c:	2001b2b4 	.word	0x2001b2b4
 8046b50:	2001b744 	.word	0x2001b744
 8046b54:	2001b2b0 	.word	0x2001b2b0
 8046b58:	2001b798 	.word	0x2001b798

08046b5c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8046b5c:	b480      	push	{r7}
 8046b5e:	b083      	sub	sp, #12
 8046b60:	af00      	add	r7, sp, #0
 8046b62:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8046b64:	4b06      	ldr	r3, [pc, #24]	@ (8046b80 <vTaskInternalSetTimeOutState+0x24>)
 8046b66:	681a      	ldr	r2, [r3, #0]
 8046b68:	687b      	ldr	r3, [r7, #4]
 8046b6a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8046b6c:	4b05      	ldr	r3, [pc, #20]	@ (8046b84 <vTaskInternalSetTimeOutState+0x28>)
 8046b6e:	681a      	ldr	r2, [r3, #0]
 8046b70:	687b      	ldr	r3, [r7, #4]
 8046b72:	605a      	str	r2, [r3, #4]
}
 8046b74:	bf00      	nop
 8046b76:	370c      	adds	r7, #12
 8046b78:	46bd      	mov	sp, r7
 8046b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046b7e:	4770      	bx	lr
 8046b80:	2001b79c 	.word	0x2001b79c
 8046b84:	2001b788 	.word	0x2001b788

08046b88 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8046b88:	b580      	push	{r7, lr}
 8046b8a:	b086      	sub	sp, #24
 8046b8c:	af00      	add	r7, sp, #0
 8046b8e:	6078      	str	r0, [r7, #4]
 8046b90:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8046b92:	687b      	ldr	r3, [r7, #4]
 8046b94:	2b00      	cmp	r3, #0
 8046b96:	d103      	bne.n	8046ba0 <xTaskCheckForTimeOut+0x18>
 8046b98:	f7fe fd46 	bl	8045628 <ulSetInterruptMask>
 8046b9c:	bf00      	nop
 8046b9e:	e7fd      	b.n	8046b9c <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
 8046ba0:	683b      	ldr	r3, [r7, #0]
 8046ba2:	2b00      	cmp	r3, #0
 8046ba4:	d103      	bne.n	8046bae <xTaskCheckForTimeOut+0x26>
 8046ba6:	f7fe fd3f 	bl	8045628 <ulSetInterruptMask>
 8046baa:	bf00      	nop
 8046bac:	e7fd      	b.n	8046baa <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
 8046bae:	f7fe fbcd 	bl	804534c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8046bb2:	4b1d      	ldr	r3, [pc, #116]	@ (8046c28 <xTaskCheckForTimeOut+0xa0>)
 8046bb4:	681b      	ldr	r3, [r3, #0]
 8046bb6:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8046bb8:	687b      	ldr	r3, [r7, #4]
 8046bba:	685b      	ldr	r3, [r3, #4]
 8046bbc:	693a      	ldr	r2, [r7, #16]
 8046bbe:	1ad3      	subs	r3, r2, r3
 8046bc0:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8046bc2:	683b      	ldr	r3, [r7, #0]
 8046bc4:	681b      	ldr	r3, [r3, #0]
 8046bc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8046bca:	d102      	bne.n	8046bd2 <xTaskCheckForTimeOut+0x4a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8046bcc:	2300      	movs	r3, #0
 8046bce:	617b      	str	r3, [r7, #20]
 8046bd0:	e023      	b.n	8046c1a <xTaskCheckForTimeOut+0x92>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8046bd2:	687b      	ldr	r3, [r7, #4]
 8046bd4:	681a      	ldr	r2, [r3, #0]
 8046bd6:	4b15      	ldr	r3, [pc, #84]	@ (8046c2c <xTaskCheckForTimeOut+0xa4>)
 8046bd8:	681b      	ldr	r3, [r3, #0]
 8046bda:	429a      	cmp	r2, r3
 8046bdc:	d007      	beq.n	8046bee <xTaskCheckForTimeOut+0x66>
 8046bde:	687b      	ldr	r3, [r7, #4]
 8046be0:	685b      	ldr	r3, [r3, #4]
 8046be2:	693a      	ldr	r2, [r7, #16]
 8046be4:	429a      	cmp	r2, r3
 8046be6:	d302      	bcc.n	8046bee <xTaskCheckForTimeOut+0x66>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8046be8:	2301      	movs	r3, #1
 8046bea:	617b      	str	r3, [r7, #20]
 8046bec:	e015      	b.n	8046c1a <xTaskCheckForTimeOut+0x92>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8046bee:	683b      	ldr	r3, [r7, #0]
 8046bf0:	681b      	ldr	r3, [r3, #0]
 8046bf2:	68fa      	ldr	r2, [r7, #12]
 8046bf4:	429a      	cmp	r2, r3
 8046bf6:	d20b      	bcs.n	8046c10 <xTaskCheckForTimeOut+0x88>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8046bf8:	683b      	ldr	r3, [r7, #0]
 8046bfa:	681a      	ldr	r2, [r3, #0]
 8046bfc:	68fb      	ldr	r3, [r7, #12]
 8046bfe:	1ad2      	subs	r2, r2, r3
 8046c00:	683b      	ldr	r3, [r7, #0]
 8046c02:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8046c04:	6878      	ldr	r0, [r7, #4]
 8046c06:	f7ff ffa9 	bl	8046b5c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8046c0a:	2300      	movs	r3, #0
 8046c0c:	617b      	str	r3, [r7, #20]
 8046c0e:	e004      	b.n	8046c1a <xTaskCheckForTimeOut+0x92>
		}
		else
		{
			*pxTicksToWait = 0;
 8046c10:	683b      	ldr	r3, [r7, #0]
 8046c12:	2200      	movs	r2, #0
 8046c14:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8046c16:	2301      	movs	r3, #1
 8046c18:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8046c1a:	f7fe fba9 	bl	8045370 <vPortExitCritical>

	return xReturn;
 8046c1e:	697b      	ldr	r3, [r7, #20]
}
 8046c20:	4618      	mov	r0, r3
 8046c22:	3718      	adds	r7, #24
 8046c24:	46bd      	mov	sp, r7
 8046c26:	bd80      	pop	{r7, pc}
 8046c28:	2001b788 	.word	0x2001b788
 8046c2c:	2001b79c 	.word	0x2001b79c

08046c30 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8046c30:	b480      	push	{r7}
 8046c32:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8046c34:	4b03      	ldr	r3, [pc, #12]	@ (8046c44 <vTaskMissedYield+0x14>)
 8046c36:	2201      	movs	r2, #1
 8046c38:	601a      	str	r2, [r3, #0]
}
 8046c3a:	bf00      	nop
 8046c3c:	46bd      	mov	sp, r7
 8046c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046c42:	4770      	bx	lr
 8046c44:	2001b798 	.word	0x2001b798

08046c48 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8046c48:	b580      	push	{r7, lr}
 8046c4a:	b082      	sub	sp, #8
 8046c4c:	af00      	add	r7, sp, #0
 8046c4e:	6078      	str	r0, [r7, #4]
	SCHEDULER IS STARTED. **/

	/* In case a task that has a secure context deletes itself, in which case
	the idle task is responsible for deleting the task's secure context, if
	any. */
	portALLOCATE_SECURE_CONTEXT( configMINIMAL_SECURE_STACK_SIZE );
 8046c50:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8046c54:	f7fe fd68 	bl	8045728 <vPortAllocateSecureContext>

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8046c58:	f000 f84a 	bl	8046cf0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8046c5c:	4b03      	ldr	r3, [pc, #12]	@ (8046c6c <prvIdleTask+0x24>)
 8046c5e:	681b      	ldr	r3, [r3, #0]
 8046c60:	2b01      	cmp	r3, #1
 8046c62:	d9f9      	bls.n	8046c58 <prvIdleTask+0x10>
			{
				taskYIELD();
 8046c64:	f7fe fb60 	bl	8045328 <vPortYield>
		prvCheckTasksWaitingTermination();
 8046c68:	e7f6      	b.n	8046c58 <prvIdleTask+0x10>
 8046c6a:	bf00      	nop
 8046c6c:	2001b2b4 	.word	0x2001b2b4

08046c70 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8046c70:	b580      	push	{r7, lr}
 8046c72:	b082      	sub	sp, #8
 8046c74:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8046c76:	2300      	movs	r3, #0
 8046c78:	607b      	str	r3, [r7, #4]
 8046c7a:	e00c      	b.n	8046c96 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8046c7c:	687a      	ldr	r2, [r7, #4]
 8046c7e:	4613      	mov	r3, r2
 8046c80:	009b      	lsls	r3, r3, #2
 8046c82:	4413      	add	r3, r2
 8046c84:	009b      	lsls	r3, r3, #2
 8046c86:	4a12      	ldr	r2, [pc, #72]	@ (8046cd0 <prvInitialiseTaskLists+0x60>)
 8046c88:	4413      	add	r3, r2
 8046c8a:	4618      	mov	r0, r3
 8046c8c:	f7fe fa58 	bl	8045140 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8046c90:	687b      	ldr	r3, [r7, #4]
 8046c92:	3301      	adds	r3, #1
 8046c94:	607b      	str	r3, [r7, #4]
 8046c96:	687b      	ldr	r3, [r7, #4]
 8046c98:	2b37      	cmp	r3, #55	@ 0x37
 8046c9a:	d9ef      	bls.n	8046c7c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8046c9c:	480d      	ldr	r0, [pc, #52]	@ (8046cd4 <prvInitialiseTaskLists+0x64>)
 8046c9e:	f7fe fa4f 	bl	8045140 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8046ca2:	480d      	ldr	r0, [pc, #52]	@ (8046cd8 <prvInitialiseTaskLists+0x68>)
 8046ca4:	f7fe fa4c 	bl	8045140 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8046ca8:	480c      	ldr	r0, [pc, #48]	@ (8046cdc <prvInitialiseTaskLists+0x6c>)
 8046caa:	f7fe fa49 	bl	8045140 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8046cae:	480c      	ldr	r0, [pc, #48]	@ (8046ce0 <prvInitialiseTaskLists+0x70>)
 8046cb0:	f7fe fa46 	bl	8045140 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8046cb4:	480b      	ldr	r0, [pc, #44]	@ (8046ce4 <prvInitialiseTaskLists+0x74>)
 8046cb6:	f7fe fa43 	bl	8045140 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8046cba:	4b0b      	ldr	r3, [pc, #44]	@ (8046ce8 <prvInitialiseTaskLists+0x78>)
 8046cbc:	4a05      	ldr	r2, [pc, #20]	@ (8046cd4 <prvInitialiseTaskLists+0x64>)
 8046cbe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8046cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8046cec <prvInitialiseTaskLists+0x7c>)
 8046cc2:	4a05      	ldr	r2, [pc, #20]	@ (8046cd8 <prvInitialiseTaskLists+0x68>)
 8046cc4:	601a      	str	r2, [r3, #0]
}
 8046cc6:	bf00      	nop
 8046cc8:	3708      	adds	r7, #8
 8046cca:	46bd      	mov	sp, r7
 8046ccc:	bd80      	pop	{r7, pc}
 8046cce:	bf00      	nop
 8046cd0:	2001b2b4 	.word	0x2001b2b4
 8046cd4:	2001b714 	.word	0x2001b714
 8046cd8:	2001b728 	.word	0x2001b728
 8046cdc:	2001b744 	.word	0x2001b744
 8046ce0:	2001b758 	.word	0x2001b758
 8046ce4:	2001b770 	.word	0x2001b770
 8046ce8:	2001b73c 	.word	0x2001b73c
 8046cec:	2001b740 	.word	0x2001b740

08046cf0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8046cf0:	b580      	push	{r7, lr}
 8046cf2:	b082      	sub	sp, #8
 8046cf4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8046cf6:	e019      	b.n	8046d2c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8046cf8:	f7fe fb28 	bl	804534c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8046cfc:	4b10      	ldr	r3, [pc, #64]	@ (8046d40 <prvCheckTasksWaitingTermination+0x50>)
 8046cfe:	68db      	ldr	r3, [r3, #12]
 8046d00:	68db      	ldr	r3, [r3, #12]
 8046d02:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8046d04:	687b      	ldr	r3, [r7, #4]
 8046d06:	3304      	adds	r3, #4
 8046d08:	4618      	mov	r0, r3
 8046d0a:	f7fe faa3 	bl	8045254 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8046d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8046d44 <prvCheckTasksWaitingTermination+0x54>)
 8046d10:	681b      	ldr	r3, [r3, #0]
 8046d12:	3b01      	subs	r3, #1
 8046d14:	4a0b      	ldr	r2, [pc, #44]	@ (8046d44 <prvCheckTasksWaitingTermination+0x54>)
 8046d16:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8046d18:	4b0b      	ldr	r3, [pc, #44]	@ (8046d48 <prvCheckTasksWaitingTermination+0x58>)
 8046d1a:	681b      	ldr	r3, [r3, #0]
 8046d1c:	3b01      	subs	r3, #1
 8046d1e:	4a0a      	ldr	r2, [pc, #40]	@ (8046d48 <prvCheckTasksWaitingTermination+0x58>)
 8046d20:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8046d22:	f7fe fb25 	bl	8045370 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8046d26:	6878      	ldr	r0, [r7, #4]
 8046d28:	f000 f810 	bl	8046d4c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8046d2c:	4b06      	ldr	r3, [pc, #24]	@ (8046d48 <prvCheckTasksWaitingTermination+0x58>)
 8046d2e:	681b      	ldr	r3, [r3, #0]
 8046d30:	2b00      	cmp	r3, #0
 8046d32:	d1e1      	bne.n	8046cf8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8046d34:	bf00      	nop
 8046d36:	bf00      	nop
 8046d38:	3708      	adds	r7, #8
 8046d3a:	46bd      	mov	sp, r7
 8046d3c:	bd80      	pop	{r7, pc}
 8046d3e:	bf00      	nop
 8046d40:	2001b758 	.word	0x2001b758
 8046d44:	2001b784 	.word	0x2001b784
 8046d48:	2001b76c 	.word	0x2001b76c

08046d4c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8046d4c:	b580      	push	{r7, lr}
 8046d4e:	b082      	sub	sp, #8
 8046d50:	af00      	add	r7, sp, #0
 8046d52:	6078      	str	r0, [r7, #4]
		/* This call is required specifically for the TriCore port.  It must be
		above the vPortFree() calls.  The call is also used by ports/demos that
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );
 8046d54:	6878      	ldr	r0, [r7, #4]
 8046d56:	f7fe fcea 	bl	804572e <vPortFreeSecureContext>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8046d5a:	687b      	ldr	r3, [r7, #4]
 8046d5c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8046d60:	2b00      	cmp	r3, #0
 8046d62:	d108      	bne.n	8046d76 <prvDeleteTCB+0x2a>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8046d64:	687b      	ldr	r3, [r7, #4]
 8046d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8046d68:	4618      	mov	r0, r3
 8046d6a:	f7fe f8d9 	bl	8044f20 <vPortFree>
				vPortFree( pxTCB );
 8046d6e:	6878      	ldr	r0, [r7, #4]
 8046d70:	f7fe f8d6 	bl	8044f20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8046d74:	e011      	b.n	8046d9a <prvDeleteTCB+0x4e>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8046d76:	687b      	ldr	r3, [r7, #4]
 8046d78:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8046d7c:	2b01      	cmp	r3, #1
 8046d7e:	d103      	bne.n	8046d88 <prvDeleteTCB+0x3c>
				vPortFree( pxTCB );
 8046d80:	6878      	ldr	r0, [r7, #4]
 8046d82:	f7fe f8cd 	bl	8044f20 <vPortFree>
	}
 8046d86:	e008      	b.n	8046d9a <prvDeleteTCB+0x4e>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8046d88:	687b      	ldr	r3, [r7, #4]
 8046d8a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8046d8e:	2b02      	cmp	r3, #2
 8046d90:	d003      	beq.n	8046d9a <prvDeleteTCB+0x4e>
 8046d92:	f7fe fc49 	bl	8045628 <ulSetInterruptMask>
 8046d96:	bf00      	nop
 8046d98:	e7fd      	b.n	8046d96 <prvDeleteTCB+0x4a>
	}
 8046d9a:	bf00      	nop
 8046d9c:	3708      	adds	r7, #8
 8046d9e:	46bd      	mov	sp, r7
 8046da0:	bd80      	pop	{r7, pc}
	...

08046da4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8046da4:	b480      	push	{r7}
 8046da6:	b083      	sub	sp, #12
 8046da8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8046daa:	4b0c      	ldr	r3, [pc, #48]	@ (8046ddc <prvResetNextTaskUnblockTime+0x38>)
 8046dac:	681b      	ldr	r3, [r3, #0]
 8046dae:	681b      	ldr	r3, [r3, #0]
 8046db0:	2b00      	cmp	r3, #0
 8046db2:	d104      	bne.n	8046dbe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8046db4:	4b0a      	ldr	r3, [pc, #40]	@ (8046de0 <prvResetNextTaskUnblockTime+0x3c>)
 8046db6:	f04f 32ff 	mov.w	r2, #4294967295
 8046dba:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8046dbc:	e008      	b.n	8046dd0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8046dbe:	4b07      	ldr	r3, [pc, #28]	@ (8046ddc <prvResetNextTaskUnblockTime+0x38>)
 8046dc0:	681b      	ldr	r3, [r3, #0]
 8046dc2:	68db      	ldr	r3, [r3, #12]
 8046dc4:	68db      	ldr	r3, [r3, #12]
 8046dc6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8046dc8:	687b      	ldr	r3, [r7, #4]
 8046dca:	685b      	ldr	r3, [r3, #4]
 8046dcc:	4a04      	ldr	r2, [pc, #16]	@ (8046de0 <prvResetNextTaskUnblockTime+0x3c>)
 8046dce:	6013      	str	r3, [r2, #0]
}
 8046dd0:	bf00      	nop
 8046dd2:	370c      	adds	r7, #12
 8046dd4:	46bd      	mov	sp, r7
 8046dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046dda:	4770      	bx	lr
 8046ddc:	2001b73c 	.word	0x2001b73c
 8046de0:	2001b7a4 	.word	0x2001b7a4

08046de4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8046de4:	b480      	push	{r7}
 8046de6:	b083      	sub	sp, #12
 8046de8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8046dea:	4b0b      	ldr	r3, [pc, #44]	@ (8046e18 <xTaskGetSchedulerState+0x34>)
 8046dec:	681b      	ldr	r3, [r3, #0]
 8046dee:	2b00      	cmp	r3, #0
 8046df0:	d102      	bne.n	8046df8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8046df2:	2301      	movs	r3, #1
 8046df4:	607b      	str	r3, [r7, #4]
 8046df6:	e008      	b.n	8046e0a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8046df8:	4b08      	ldr	r3, [pc, #32]	@ (8046e1c <xTaskGetSchedulerState+0x38>)
 8046dfa:	681b      	ldr	r3, [r3, #0]
 8046dfc:	2b00      	cmp	r3, #0
 8046dfe:	d102      	bne.n	8046e06 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8046e00:	2302      	movs	r3, #2
 8046e02:	607b      	str	r3, [r7, #4]
 8046e04:	e001      	b.n	8046e0a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8046e06:	2300      	movs	r3, #0
 8046e08:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8046e0a:	687b      	ldr	r3, [r7, #4]
	}
 8046e0c:	4618      	mov	r0, r3
 8046e0e:	370c      	adds	r7, #12
 8046e10:	46bd      	mov	sp, r7
 8046e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8046e16:	4770      	bx	lr
 8046e18:	2001b790 	.word	0x2001b790
 8046e1c:	2001b7ac 	.word	0x2001b7ac

08046e20 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8046e20:	b580      	push	{r7, lr}
 8046e22:	b084      	sub	sp, #16
 8046e24:	af00      	add	r7, sp, #0
 8046e26:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8046e28:	687b      	ldr	r3, [r7, #4]
 8046e2a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8046e2c:	2300      	movs	r3, #0
 8046e2e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8046e30:	687b      	ldr	r3, [r7, #4]
 8046e32:	2b00      	cmp	r3, #0
 8046e34:	d051      	beq.n	8046eda <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8046e36:	68bb      	ldr	r3, [r7, #8]
 8046e38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046e3a:	4b2a      	ldr	r3, [pc, #168]	@ (8046ee4 <xTaskPriorityInherit+0xc4>)
 8046e3c:	681b      	ldr	r3, [r3, #0]
 8046e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8046e40:	429a      	cmp	r2, r3
 8046e42:	d241      	bcs.n	8046ec8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8046e44:	68bb      	ldr	r3, [r7, #8]
 8046e46:	699b      	ldr	r3, [r3, #24]
 8046e48:	2b00      	cmp	r3, #0
 8046e4a:	db06      	blt.n	8046e5a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8046e4c:	4b25      	ldr	r3, [pc, #148]	@ (8046ee4 <xTaskPriorityInherit+0xc4>)
 8046e4e:	681b      	ldr	r3, [r3, #0]
 8046e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8046e52:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8046e56:	68bb      	ldr	r3, [r7, #8]
 8046e58:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8046e5a:	68bb      	ldr	r3, [r7, #8]
 8046e5c:	6959      	ldr	r1, [r3, #20]
 8046e5e:	68bb      	ldr	r3, [r7, #8]
 8046e60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046e62:	4613      	mov	r3, r2
 8046e64:	009b      	lsls	r3, r3, #2
 8046e66:	4413      	add	r3, r2
 8046e68:	009b      	lsls	r3, r3, #2
 8046e6a:	4a1f      	ldr	r2, [pc, #124]	@ (8046ee8 <xTaskPriorityInherit+0xc8>)
 8046e6c:	4413      	add	r3, r2
 8046e6e:	4299      	cmp	r1, r3
 8046e70:	d122      	bne.n	8046eb8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8046e72:	68bb      	ldr	r3, [r7, #8]
 8046e74:	3304      	adds	r3, #4
 8046e76:	4618      	mov	r0, r3
 8046e78:	f7fe f9ec 	bl	8045254 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8046e7c:	4b19      	ldr	r3, [pc, #100]	@ (8046ee4 <xTaskPriorityInherit+0xc4>)
 8046e7e:	681b      	ldr	r3, [r3, #0]
 8046e80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046e82:	68bb      	ldr	r3, [r7, #8]
 8046e84:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8046e86:	68bb      	ldr	r3, [r7, #8]
 8046e88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046e8a:	4b18      	ldr	r3, [pc, #96]	@ (8046eec <xTaskPriorityInherit+0xcc>)
 8046e8c:	681b      	ldr	r3, [r3, #0]
 8046e8e:	429a      	cmp	r2, r3
 8046e90:	d903      	bls.n	8046e9a <xTaskPriorityInherit+0x7a>
 8046e92:	68bb      	ldr	r3, [r7, #8]
 8046e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8046e96:	4a15      	ldr	r2, [pc, #84]	@ (8046eec <xTaskPriorityInherit+0xcc>)
 8046e98:	6013      	str	r3, [r2, #0]
 8046e9a:	68bb      	ldr	r3, [r7, #8]
 8046e9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046e9e:	4613      	mov	r3, r2
 8046ea0:	009b      	lsls	r3, r3, #2
 8046ea2:	4413      	add	r3, r2
 8046ea4:	009b      	lsls	r3, r3, #2
 8046ea6:	4a10      	ldr	r2, [pc, #64]	@ (8046ee8 <xTaskPriorityInherit+0xc8>)
 8046ea8:	441a      	add	r2, r3
 8046eaa:	68bb      	ldr	r3, [r7, #8]
 8046eac:	3304      	adds	r3, #4
 8046eae:	4619      	mov	r1, r3
 8046eb0:	4610      	mov	r0, r2
 8046eb2:	f7fe f972 	bl	804519a <vListInsertEnd>
 8046eb6:	e004      	b.n	8046ec2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8046eb8:	4b0a      	ldr	r3, [pc, #40]	@ (8046ee4 <xTaskPriorityInherit+0xc4>)
 8046eba:	681b      	ldr	r3, [r3, #0]
 8046ebc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046ebe:	68bb      	ldr	r3, [r7, #8]
 8046ec0:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8046ec2:	2301      	movs	r3, #1
 8046ec4:	60fb      	str	r3, [r7, #12]
 8046ec6:	e008      	b.n	8046eda <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8046ec8:	68bb      	ldr	r3, [r7, #8]
 8046eca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8046ecc:	4b05      	ldr	r3, [pc, #20]	@ (8046ee4 <xTaskPriorityInherit+0xc4>)
 8046ece:	681b      	ldr	r3, [r3, #0]
 8046ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8046ed2:	429a      	cmp	r2, r3
 8046ed4:	d201      	bcs.n	8046eda <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8046ed6:	2301      	movs	r3, #1
 8046ed8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8046eda:	68fb      	ldr	r3, [r7, #12]
	}
 8046edc:	4618      	mov	r0, r3
 8046ede:	3710      	adds	r7, #16
 8046ee0:	46bd      	mov	sp, r7
 8046ee2:	bd80      	pop	{r7, pc}
 8046ee4:	2001b2b0 	.word	0x2001b2b0
 8046ee8:	2001b2b4 	.word	0x2001b2b4
 8046eec:	2001b78c 	.word	0x2001b78c

08046ef0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8046ef0:	b580      	push	{r7, lr}
 8046ef2:	b084      	sub	sp, #16
 8046ef4:	af00      	add	r7, sp, #0
 8046ef6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8046ef8:	687b      	ldr	r3, [r7, #4]
 8046efa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8046efc:	2300      	movs	r3, #0
 8046efe:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8046f00:	687b      	ldr	r3, [r7, #4]
 8046f02:	2b00      	cmp	r3, #0
 8046f04:	d048      	beq.n	8046f98 <xTaskPriorityDisinherit+0xa8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8046f06:	4b27      	ldr	r3, [pc, #156]	@ (8046fa4 <xTaskPriorityDisinherit+0xb4>)
 8046f08:	681b      	ldr	r3, [r3, #0]
 8046f0a:	68ba      	ldr	r2, [r7, #8]
 8046f0c:	429a      	cmp	r2, r3
 8046f0e:	d003      	beq.n	8046f18 <xTaskPriorityDisinherit+0x28>
 8046f10:	f7fe fb8a 	bl	8045628 <ulSetInterruptMask>
 8046f14:	bf00      	nop
 8046f16:	e7fd      	b.n	8046f14 <xTaskPriorityDisinherit+0x24>
			configASSERT( pxTCB->uxMutexesHeld );
 8046f18:	68bb      	ldr	r3, [r7, #8]
 8046f1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8046f1c:	2b00      	cmp	r3, #0
 8046f1e:	d103      	bne.n	8046f28 <xTaskPriorityDisinherit+0x38>
 8046f20:	f7fe fb82 	bl	8045628 <ulSetInterruptMask>
 8046f24:	bf00      	nop
 8046f26:	e7fd      	b.n	8046f24 <xTaskPriorityDisinherit+0x34>
			( pxTCB->uxMutexesHeld )--;
 8046f28:	68bb      	ldr	r3, [r7, #8]
 8046f2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8046f2c:	1e5a      	subs	r2, r3, #1
 8046f2e:	68bb      	ldr	r3, [r7, #8]
 8046f30:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8046f32:	68bb      	ldr	r3, [r7, #8]
 8046f34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046f36:	68bb      	ldr	r3, [r7, #8]
 8046f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8046f3a:	429a      	cmp	r2, r3
 8046f3c:	d02c      	beq.n	8046f98 <xTaskPriorityDisinherit+0xa8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8046f3e:	68bb      	ldr	r3, [r7, #8]
 8046f40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8046f42:	2b00      	cmp	r3, #0
 8046f44:	d128      	bne.n	8046f98 <xTaskPriorityDisinherit+0xa8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8046f46:	68bb      	ldr	r3, [r7, #8]
 8046f48:	3304      	adds	r3, #4
 8046f4a:	4618      	mov	r0, r3
 8046f4c:	f7fe f982 	bl	8045254 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8046f50:	68bb      	ldr	r3, [r7, #8]
 8046f52:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8046f54:	68bb      	ldr	r3, [r7, #8]
 8046f56:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8046f58:	68bb      	ldr	r3, [r7, #8]
 8046f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8046f5c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8046f60:	68bb      	ldr	r3, [r7, #8]
 8046f62:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8046f64:	68bb      	ldr	r3, [r7, #8]
 8046f66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046f68:	4b0f      	ldr	r3, [pc, #60]	@ (8046fa8 <xTaskPriorityDisinherit+0xb8>)
 8046f6a:	681b      	ldr	r3, [r3, #0]
 8046f6c:	429a      	cmp	r2, r3
 8046f6e:	d903      	bls.n	8046f78 <xTaskPriorityDisinherit+0x88>
 8046f70:	68bb      	ldr	r3, [r7, #8]
 8046f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8046f74:	4a0c      	ldr	r2, [pc, #48]	@ (8046fa8 <xTaskPriorityDisinherit+0xb8>)
 8046f76:	6013      	str	r3, [r2, #0]
 8046f78:	68bb      	ldr	r3, [r7, #8]
 8046f7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8046f7c:	4613      	mov	r3, r2
 8046f7e:	009b      	lsls	r3, r3, #2
 8046f80:	4413      	add	r3, r2
 8046f82:	009b      	lsls	r3, r3, #2
 8046f84:	4a09      	ldr	r2, [pc, #36]	@ (8046fac <xTaskPriorityDisinherit+0xbc>)
 8046f86:	441a      	add	r2, r3
 8046f88:	68bb      	ldr	r3, [r7, #8]
 8046f8a:	3304      	adds	r3, #4
 8046f8c:	4619      	mov	r1, r3
 8046f8e:	4610      	mov	r0, r2
 8046f90:	f7fe f903 	bl	804519a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8046f94:	2301      	movs	r3, #1
 8046f96:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8046f98:	68fb      	ldr	r3, [r7, #12]
	}
 8046f9a:	4618      	mov	r0, r3
 8046f9c:	3710      	adds	r7, #16
 8046f9e:	46bd      	mov	sp, r7
 8046fa0:	bd80      	pop	{r7, pc}
 8046fa2:	bf00      	nop
 8046fa4:	2001b2b0 	.word	0x2001b2b0
 8046fa8:	2001b78c 	.word	0x2001b78c
 8046fac:	2001b2b4 	.word	0x2001b2b4

08046fb0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8046fb0:	b580      	push	{r7, lr}
 8046fb2:	b086      	sub	sp, #24
 8046fb4:	af00      	add	r7, sp, #0
 8046fb6:	6078      	str	r0, [r7, #4]
 8046fb8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8046fba:	687b      	ldr	r3, [r7, #4]
 8046fbc:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8046fbe:	2301      	movs	r3, #1
 8046fc0:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8046fc2:	687b      	ldr	r3, [r7, #4]
 8046fc4:	2b00      	cmp	r3, #0
 8046fc6:	d05c      	beq.n	8047082 <vTaskPriorityDisinheritAfterTimeout+0xd2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8046fc8:	693b      	ldr	r3, [r7, #16]
 8046fca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8046fcc:	2b00      	cmp	r3, #0
 8046fce:	d103      	bne.n	8046fd8 <vTaskPriorityDisinheritAfterTimeout+0x28>
 8046fd0:	f7fe fb2a 	bl	8045628 <ulSetInterruptMask>
 8046fd4:	bf00      	nop
 8046fd6:	e7fd      	b.n	8046fd4 <vTaskPriorityDisinheritAfterTimeout+0x24>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8046fd8:	693b      	ldr	r3, [r7, #16]
 8046fda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8046fdc:	683a      	ldr	r2, [r7, #0]
 8046fde:	429a      	cmp	r2, r3
 8046fe0:	d902      	bls.n	8046fe8 <vTaskPriorityDisinheritAfterTimeout+0x38>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8046fe2:	683b      	ldr	r3, [r7, #0]
 8046fe4:	617b      	str	r3, [r7, #20]
 8046fe6:	e002      	b.n	8046fee <vTaskPriorityDisinheritAfterTimeout+0x3e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8046fe8:	693b      	ldr	r3, [r7, #16]
 8046fea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8046fec:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8046fee:	693b      	ldr	r3, [r7, #16]
 8046ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8046ff2:	697a      	ldr	r2, [r7, #20]
 8046ff4:	429a      	cmp	r2, r3
 8046ff6:	d044      	beq.n	8047082 <vTaskPriorityDisinheritAfterTimeout+0xd2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8046ff8:	693b      	ldr	r3, [r7, #16]
 8046ffa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8046ffc:	68fa      	ldr	r2, [r7, #12]
 8046ffe:	429a      	cmp	r2, r3
 8047000:	d13f      	bne.n	8047082 <vTaskPriorityDisinheritAfterTimeout+0xd2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8047002:	4b22      	ldr	r3, [pc, #136]	@ (804708c <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 8047004:	681b      	ldr	r3, [r3, #0]
 8047006:	693a      	ldr	r2, [r7, #16]
 8047008:	429a      	cmp	r2, r3
 804700a:	d103      	bne.n	8047014 <vTaskPriorityDisinheritAfterTimeout+0x64>
 804700c:	f7fe fb0c 	bl	8045628 <ulSetInterruptMask>
 8047010:	bf00      	nop
 8047012:	e7fd      	b.n	8047010 <vTaskPriorityDisinheritAfterTimeout+0x60>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8047014:	693b      	ldr	r3, [r7, #16]
 8047016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047018:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 804701a:	693b      	ldr	r3, [r7, #16]
 804701c:	697a      	ldr	r2, [r7, #20]
 804701e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8047020:	693b      	ldr	r3, [r7, #16]
 8047022:	699b      	ldr	r3, [r3, #24]
 8047024:	2b00      	cmp	r3, #0
 8047026:	db04      	blt.n	8047032 <vTaskPriorityDisinheritAfterTimeout+0x82>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8047028:	697b      	ldr	r3, [r7, #20]
 804702a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 804702e:	693b      	ldr	r3, [r7, #16]
 8047030:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8047032:	693b      	ldr	r3, [r7, #16]
 8047034:	6959      	ldr	r1, [r3, #20]
 8047036:	68ba      	ldr	r2, [r7, #8]
 8047038:	4613      	mov	r3, r2
 804703a:	009b      	lsls	r3, r3, #2
 804703c:	4413      	add	r3, r2
 804703e:	009b      	lsls	r3, r3, #2
 8047040:	4a13      	ldr	r2, [pc, #76]	@ (8047090 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 8047042:	4413      	add	r3, r2
 8047044:	4299      	cmp	r1, r3
 8047046:	d11c      	bne.n	8047082 <vTaskPriorityDisinheritAfterTimeout+0xd2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8047048:	693b      	ldr	r3, [r7, #16]
 804704a:	3304      	adds	r3, #4
 804704c:	4618      	mov	r0, r3
 804704e:	f7fe f901 	bl	8045254 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8047052:	693b      	ldr	r3, [r7, #16]
 8047054:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8047056:	4b0f      	ldr	r3, [pc, #60]	@ (8047094 <vTaskPriorityDisinheritAfterTimeout+0xe4>)
 8047058:	681b      	ldr	r3, [r3, #0]
 804705a:	429a      	cmp	r2, r3
 804705c:	d903      	bls.n	8047066 <vTaskPriorityDisinheritAfterTimeout+0xb6>
 804705e:	693b      	ldr	r3, [r7, #16]
 8047060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8047062:	4a0c      	ldr	r2, [pc, #48]	@ (8047094 <vTaskPriorityDisinheritAfterTimeout+0xe4>)
 8047064:	6013      	str	r3, [r2, #0]
 8047066:	693b      	ldr	r3, [r7, #16]
 8047068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 804706a:	4613      	mov	r3, r2
 804706c:	009b      	lsls	r3, r3, #2
 804706e:	4413      	add	r3, r2
 8047070:	009b      	lsls	r3, r3, #2
 8047072:	4a07      	ldr	r2, [pc, #28]	@ (8047090 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 8047074:	441a      	add	r2, r3
 8047076:	693b      	ldr	r3, [r7, #16]
 8047078:	3304      	adds	r3, #4
 804707a:	4619      	mov	r1, r3
 804707c:	4610      	mov	r0, r2
 804707e:	f7fe f88c 	bl	804519a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8047082:	bf00      	nop
 8047084:	3718      	adds	r7, #24
 8047086:	46bd      	mov	sp, r7
 8047088:	bd80      	pop	{r7, pc}
 804708a:	bf00      	nop
 804708c:	2001b2b0 	.word	0x2001b2b0
 8047090:	2001b2b4 	.word	0x2001b2b4
 8047094:	2001b78c 	.word	0x2001b78c

08047098 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8047098:	b480      	push	{r7}
 804709a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 804709c:	4b07      	ldr	r3, [pc, #28]	@ (80470bc <pvTaskIncrementMutexHeldCount+0x24>)
 804709e:	681b      	ldr	r3, [r3, #0]
 80470a0:	2b00      	cmp	r3, #0
 80470a2:	d004      	beq.n	80470ae <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80470a4:	4b05      	ldr	r3, [pc, #20]	@ (80470bc <pvTaskIncrementMutexHeldCount+0x24>)
 80470a6:	681b      	ldr	r3, [r3, #0]
 80470a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80470aa:	3201      	adds	r2, #1
 80470ac:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80470ae:	4b03      	ldr	r3, [pc, #12]	@ (80470bc <pvTaskIncrementMutexHeldCount+0x24>)
 80470b0:	681b      	ldr	r3, [r3, #0]
	}
 80470b2:	4618      	mov	r0, r3
 80470b4:	46bd      	mov	sp, r7
 80470b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80470ba:	4770      	bx	lr
 80470bc:	2001b2b0 	.word	0x2001b2b0

080470c0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80470c0:	b580      	push	{r7, lr}
 80470c2:	b084      	sub	sp, #16
 80470c4:	af00      	add	r7, sp, #0
 80470c6:	6078      	str	r0, [r7, #4]
 80470c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80470ca:	4b21      	ldr	r3, [pc, #132]	@ (8047150 <prvAddCurrentTaskToDelayedList+0x90>)
 80470cc:	681b      	ldr	r3, [r3, #0]
 80470ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80470d0:	4b20      	ldr	r3, [pc, #128]	@ (8047154 <prvAddCurrentTaskToDelayedList+0x94>)
 80470d2:	681b      	ldr	r3, [r3, #0]
 80470d4:	3304      	adds	r3, #4
 80470d6:	4618      	mov	r0, r3
 80470d8:	f7fe f8bc 	bl	8045254 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80470dc:	687b      	ldr	r3, [r7, #4]
 80470de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80470e2:	d10a      	bne.n	80470fa <prvAddCurrentTaskToDelayedList+0x3a>
 80470e4:	683b      	ldr	r3, [r7, #0]
 80470e6:	2b00      	cmp	r3, #0
 80470e8:	d007      	beq.n	80470fa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80470ea:	4b1a      	ldr	r3, [pc, #104]	@ (8047154 <prvAddCurrentTaskToDelayedList+0x94>)
 80470ec:	681b      	ldr	r3, [r3, #0]
 80470ee:	3304      	adds	r3, #4
 80470f0:	4619      	mov	r1, r3
 80470f2:	4819      	ldr	r0, [pc, #100]	@ (8047158 <prvAddCurrentTaskToDelayedList+0x98>)
 80470f4:	f7fe f851 	bl	804519a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80470f8:	e026      	b.n	8047148 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80470fa:	68fa      	ldr	r2, [r7, #12]
 80470fc:	687b      	ldr	r3, [r7, #4]
 80470fe:	4413      	add	r3, r2
 8047100:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8047102:	4b14      	ldr	r3, [pc, #80]	@ (8047154 <prvAddCurrentTaskToDelayedList+0x94>)
 8047104:	681b      	ldr	r3, [r3, #0]
 8047106:	68ba      	ldr	r2, [r7, #8]
 8047108:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 804710a:	68ba      	ldr	r2, [r7, #8]
 804710c:	68fb      	ldr	r3, [r7, #12]
 804710e:	429a      	cmp	r2, r3
 8047110:	d209      	bcs.n	8047126 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8047112:	4b12      	ldr	r3, [pc, #72]	@ (804715c <prvAddCurrentTaskToDelayedList+0x9c>)
 8047114:	681a      	ldr	r2, [r3, #0]
 8047116:	4b0f      	ldr	r3, [pc, #60]	@ (8047154 <prvAddCurrentTaskToDelayedList+0x94>)
 8047118:	681b      	ldr	r3, [r3, #0]
 804711a:	3304      	adds	r3, #4
 804711c:	4619      	mov	r1, r3
 804711e:	4610      	mov	r0, r2
 8047120:	f7fe f85f 	bl	80451e2 <vListInsert>
}
 8047124:	e010      	b.n	8047148 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8047126:	4b0e      	ldr	r3, [pc, #56]	@ (8047160 <prvAddCurrentTaskToDelayedList+0xa0>)
 8047128:	681a      	ldr	r2, [r3, #0]
 804712a:	4b0a      	ldr	r3, [pc, #40]	@ (8047154 <prvAddCurrentTaskToDelayedList+0x94>)
 804712c:	681b      	ldr	r3, [r3, #0]
 804712e:	3304      	adds	r3, #4
 8047130:	4619      	mov	r1, r3
 8047132:	4610      	mov	r0, r2
 8047134:	f7fe f855 	bl	80451e2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8047138:	4b0a      	ldr	r3, [pc, #40]	@ (8047164 <prvAddCurrentTaskToDelayedList+0xa4>)
 804713a:	681b      	ldr	r3, [r3, #0]
 804713c:	68ba      	ldr	r2, [r7, #8]
 804713e:	429a      	cmp	r2, r3
 8047140:	d202      	bcs.n	8047148 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8047142:	4a08      	ldr	r2, [pc, #32]	@ (8047164 <prvAddCurrentTaskToDelayedList+0xa4>)
 8047144:	68bb      	ldr	r3, [r7, #8]
 8047146:	6013      	str	r3, [r2, #0]
}
 8047148:	bf00      	nop
 804714a:	3710      	adds	r7, #16
 804714c:	46bd      	mov	sp, r7
 804714e:	bd80      	pop	{r7, pc}
 8047150:	2001b788 	.word	0x2001b788
 8047154:	2001b2b0 	.word	0x2001b2b0
 8047158:	2001b770 	.word	0x2001b770
 804715c:	2001b740 	.word	0x2001b740
 8047160:	2001b73c 	.word	0x2001b73c
 8047164:	2001b7a4 	.word	0x2001b7a4

08047168 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8047168:	b580      	push	{r7, lr}
 804716a:	b088      	sub	sp, #32
 804716c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 804716e:	2300      	movs	r3, #0
 8047170:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8047172:	f000 fad3 	bl	804771c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8047176:	4b18      	ldr	r3, [pc, #96]	@ (80471d8 <xTimerCreateTimerTask+0x70>)
 8047178:	681b      	ldr	r3, [r3, #0]
 804717a:	2b00      	cmp	r3, #0
 804717c:	d020      	beq.n	80471c0 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 804717e:	2300      	movs	r3, #0
 8047180:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8047182:	2300      	movs	r3, #0
 8047184:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8047186:	463a      	mov	r2, r7
 8047188:	1d39      	adds	r1, r7, #4
 804718a:	f107 0308 	add.w	r3, r7, #8
 804718e:	4618      	mov	r0, r3
 8047190:	f7fd fdf6 	bl	8044d80 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8047194:	6839      	ldr	r1, [r7, #0]
 8047196:	687b      	ldr	r3, [r7, #4]
 8047198:	68ba      	ldr	r2, [r7, #8]
 804719a:	9202      	str	r2, [sp, #8]
 804719c:	9301      	str	r3, [sp, #4]
 804719e:	2303      	movs	r3, #3
 80471a0:	9300      	str	r3, [sp, #0]
 80471a2:	2300      	movs	r3, #0
 80471a4:	460a      	mov	r2, r1
 80471a6:	490d      	ldr	r1, [pc, #52]	@ (80471dc <xTimerCreateTimerTask+0x74>)
 80471a8:	480d      	ldr	r0, [pc, #52]	@ (80471e0 <xTimerCreateTimerTask+0x78>)
 80471aa:	f7ff f861 	bl	8046270 <xTaskCreateStatic>
 80471ae:	4603      	mov	r3, r0
 80471b0:	4a0c      	ldr	r2, [pc, #48]	@ (80471e4 <xTimerCreateTimerTask+0x7c>)
 80471b2:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80471b4:	4b0b      	ldr	r3, [pc, #44]	@ (80471e4 <xTimerCreateTimerTask+0x7c>)
 80471b6:	681b      	ldr	r3, [r3, #0]
 80471b8:	2b00      	cmp	r3, #0
 80471ba:	d001      	beq.n	80471c0 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 80471bc:	2301      	movs	r3, #1
 80471be:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80471c0:	68fb      	ldr	r3, [r7, #12]
 80471c2:	2b00      	cmp	r3, #0
 80471c4:	d103      	bne.n	80471ce <xTimerCreateTimerTask+0x66>
 80471c6:	f7fe fa2f 	bl	8045628 <ulSetInterruptMask>
 80471ca:	bf00      	nop
 80471cc:	e7fd      	b.n	80471ca <xTimerCreateTimerTask+0x62>
	return xReturn;
 80471ce:	68fb      	ldr	r3, [r7, #12]
}
 80471d0:	4618      	mov	r0, r3
 80471d2:	3710      	adds	r7, #16
 80471d4:	46bd      	mov	sp, r7
 80471d6:	bd80      	pop	{r7, pc}
 80471d8:	2001b7e0 	.word	0x2001b7e0
 80471dc:	080486f4 	.word	0x080486f4
 80471e0:	08047301 	.word	0x08047301
 80471e4:	2001b7e4 	.word	0x2001b7e4

080471e8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80471e8:	b580      	push	{r7, lr}
 80471ea:	b08a      	sub	sp, #40	@ 0x28
 80471ec:	af00      	add	r7, sp, #0
 80471ee:	60f8      	str	r0, [r7, #12]
 80471f0:	60b9      	str	r1, [r7, #8]
 80471f2:	607a      	str	r2, [r7, #4]
 80471f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80471f6:	2300      	movs	r3, #0
 80471f8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80471fa:	68fb      	ldr	r3, [r7, #12]
 80471fc:	2b00      	cmp	r3, #0
 80471fe:	d103      	bne.n	8047208 <xTimerGenericCommand+0x20>
 8047200:	f7fe fa12 	bl	8045628 <ulSetInterruptMask>
 8047204:	bf00      	nop
 8047206:	e7fd      	b.n	8047204 <xTimerGenericCommand+0x1c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8047208:	4b19      	ldr	r3, [pc, #100]	@ (8047270 <xTimerGenericCommand+0x88>)
 804720a:	681b      	ldr	r3, [r3, #0]
 804720c:	2b00      	cmp	r3, #0
 804720e:	d02a      	beq.n	8047266 <xTimerGenericCommand+0x7e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8047210:	68bb      	ldr	r3, [r7, #8]
 8047212:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8047214:	687b      	ldr	r3, [r7, #4]
 8047216:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8047218:	68fb      	ldr	r3, [r7, #12]
 804721a:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 804721c:	68bb      	ldr	r3, [r7, #8]
 804721e:	2b05      	cmp	r3, #5
 8047220:	dc18      	bgt.n	8047254 <xTimerGenericCommand+0x6c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8047222:	f7ff fddf 	bl	8046de4 <xTaskGetSchedulerState>
 8047226:	4603      	mov	r3, r0
 8047228:	2b02      	cmp	r3, #2
 804722a:	d109      	bne.n	8047240 <xTimerGenericCommand+0x58>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 804722c:	4b10      	ldr	r3, [pc, #64]	@ (8047270 <xTimerGenericCommand+0x88>)
 804722e:	6818      	ldr	r0, [r3, #0]
 8047230:	f107 0114 	add.w	r1, r7, #20
 8047234:	2300      	movs	r3, #0
 8047236:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8047238:	f7fe fbb6 	bl	80459a8 <xQueueGenericSend>
 804723c:	6278      	str	r0, [r7, #36]	@ 0x24
 804723e:	e012      	b.n	8047266 <xTimerGenericCommand+0x7e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8047240:	4b0b      	ldr	r3, [pc, #44]	@ (8047270 <xTimerGenericCommand+0x88>)
 8047242:	6818      	ldr	r0, [r3, #0]
 8047244:	f107 0114 	add.w	r1, r7, #20
 8047248:	2300      	movs	r3, #0
 804724a:	2200      	movs	r2, #0
 804724c:	f7fe fbac 	bl	80459a8 <xQueueGenericSend>
 8047250:	6278      	str	r0, [r7, #36]	@ 0x24
 8047252:	e008      	b.n	8047266 <xTimerGenericCommand+0x7e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8047254:	4b06      	ldr	r3, [pc, #24]	@ (8047270 <xTimerGenericCommand+0x88>)
 8047256:	6818      	ldr	r0, [r3, #0]
 8047258:	f107 0114 	add.w	r1, r7, #20
 804725c:	2300      	movs	r3, #0
 804725e:	683a      	ldr	r2, [r7, #0]
 8047260:	f7fe fc6f 	bl	8045b42 <xQueueGenericSendFromISR>
 8047264:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8047266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8047268:	4618      	mov	r0, r3
 804726a:	3728      	adds	r7, #40	@ 0x28
 804726c:	46bd      	mov	sp, r7
 804726e:	bd80      	pop	{r7, pc}
 8047270:	2001b7e0 	.word	0x2001b7e0

08047274 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8047274:	b580      	push	{r7, lr}
 8047276:	b086      	sub	sp, #24
 8047278:	af02      	add	r7, sp, #8
 804727a:	6078      	str	r0, [r7, #4]
 804727c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 804727e:	4b1f      	ldr	r3, [pc, #124]	@ (80472fc <prvProcessExpiredTimer+0x88>)
 8047280:	681b      	ldr	r3, [r3, #0]
 8047282:	68db      	ldr	r3, [r3, #12]
 8047284:	68db      	ldr	r3, [r3, #12]
 8047286:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8047288:	68fb      	ldr	r3, [r7, #12]
 804728a:	3304      	adds	r3, #4
 804728c:	4618      	mov	r0, r3
 804728e:	f7fd ffe1 	bl	8045254 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8047292:	68fb      	ldr	r3, [r7, #12]
 8047294:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8047298:	f003 0304 	and.w	r3, r3, #4
 804729c:	2b00      	cmp	r3, #0
 804729e:	d01b      	beq.n	80472d8 <prvProcessExpiredTimer+0x64>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80472a0:	68fb      	ldr	r3, [r7, #12]
 80472a2:	699a      	ldr	r2, [r3, #24]
 80472a4:	687b      	ldr	r3, [r7, #4]
 80472a6:	18d1      	adds	r1, r2, r3
 80472a8:	687b      	ldr	r3, [r7, #4]
 80472aa:	683a      	ldr	r2, [r7, #0]
 80472ac:	68f8      	ldr	r0, [r7, #12]
 80472ae:	f000 f8c5 	bl	804743c <prvInsertTimerInActiveList>
 80472b2:	4603      	mov	r3, r0
 80472b4:	2b00      	cmp	r3, #0
 80472b6:	d018      	beq.n	80472ea <prvProcessExpiredTimer+0x76>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80472b8:	2300      	movs	r3, #0
 80472ba:	9300      	str	r3, [sp, #0]
 80472bc:	2300      	movs	r3, #0
 80472be:	687a      	ldr	r2, [r7, #4]
 80472c0:	2100      	movs	r1, #0
 80472c2:	68f8      	ldr	r0, [r7, #12]
 80472c4:	f7ff ff90 	bl	80471e8 <xTimerGenericCommand>
 80472c8:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
 80472ca:	68bb      	ldr	r3, [r7, #8]
 80472cc:	2b00      	cmp	r3, #0
 80472ce:	d10c      	bne.n	80472ea <prvProcessExpiredTimer+0x76>
 80472d0:	f7fe f9aa 	bl	8045628 <ulSetInterruptMask>
 80472d4:	bf00      	nop
 80472d6:	e7fd      	b.n	80472d4 <prvProcessExpiredTimer+0x60>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80472d8:	68fb      	ldr	r3, [r7, #12]
 80472da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80472de:	f023 0301 	bic.w	r3, r3, #1
 80472e2:	b2da      	uxtb	r2, r3
 80472e4:	68fb      	ldr	r3, [r7, #12]
 80472e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80472ea:	68fb      	ldr	r3, [r7, #12]
 80472ec:	6a1b      	ldr	r3, [r3, #32]
 80472ee:	68f8      	ldr	r0, [r7, #12]
 80472f0:	4798      	blx	r3
}
 80472f2:	bf00      	nop
 80472f4:	3710      	adds	r7, #16
 80472f6:	46bd      	mov	sp, r7
 80472f8:	bd80      	pop	{r7, pc}
 80472fa:	bf00      	nop
 80472fc:	2001b7d8 	.word	0x2001b7d8

08047300 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8047300:	b580      	push	{r7, lr}
 8047302:	b084      	sub	sp, #16
 8047304:	af00      	add	r7, sp, #0
 8047306:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8047308:	f107 0308 	add.w	r3, r7, #8
 804730c:	4618      	mov	r0, r3
 804730e:	f000 f851 	bl	80473b4 <prvGetNextExpireTime>
 8047312:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8047314:	68bb      	ldr	r3, [r7, #8]
 8047316:	4619      	mov	r1, r3
 8047318:	68f8      	ldr	r0, [r7, #12]
 804731a:	f000 f805 	bl	8047328 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 804731e:	f000 f8cf 	bl	80474c0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8047322:	bf00      	nop
 8047324:	e7f0      	b.n	8047308 <prvTimerTask+0x8>
	...

08047328 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8047328:	b580      	push	{r7, lr}
 804732a:	b084      	sub	sp, #16
 804732c:	af00      	add	r7, sp, #0
 804732e:	6078      	str	r0, [r7, #4]
 8047330:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8047332:	f7ff f99b 	bl	804666c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8047336:	f107 0308 	add.w	r3, r7, #8
 804733a:	4618      	mov	r0, r3
 804733c:	f000 f85e 	bl	80473fc <prvSampleTimeNow>
 8047340:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8047342:	68bb      	ldr	r3, [r7, #8]
 8047344:	2b00      	cmp	r3, #0
 8047346:	d12a      	bne.n	804739e <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8047348:	683b      	ldr	r3, [r7, #0]
 804734a:	2b00      	cmp	r3, #0
 804734c:	d10a      	bne.n	8047364 <prvProcessTimerOrBlockTask+0x3c>
 804734e:	687a      	ldr	r2, [r7, #4]
 8047350:	68fb      	ldr	r3, [r7, #12]
 8047352:	429a      	cmp	r2, r3
 8047354:	d806      	bhi.n	8047364 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8047356:	f7ff f997 	bl	8046688 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 804735a:	68f9      	ldr	r1, [r7, #12]
 804735c:	6878      	ldr	r0, [r7, #4]
 804735e:	f7ff ff89 	bl	8047274 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8047362:	e01e      	b.n	80473a2 <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 8047364:	683b      	ldr	r3, [r7, #0]
 8047366:	2b00      	cmp	r3, #0
 8047368:	d008      	beq.n	804737c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 804736a:	4b10      	ldr	r3, [pc, #64]	@ (80473ac <prvProcessTimerOrBlockTask+0x84>)
 804736c:	681b      	ldr	r3, [r3, #0]
 804736e:	681b      	ldr	r3, [r3, #0]
 8047370:	2b00      	cmp	r3, #0
 8047372:	d101      	bne.n	8047378 <prvProcessTimerOrBlockTask+0x50>
 8047374:	2301      	movs	r3, #1
 8047376:	e000      	b.n	804737a <prvProcessTimerOrBlockTask+0x52>
 8047378:	2300      	movs	r3, #0
 804737a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 804737c:	4b0c      	ldr	r3, [pc, #48]	@ (80473b0 <prvProcessTimerOrBlockTask+0x88>)
 804737e:	6818      	ldr	r0, [r3, #0]
 8047380:	687a      	ldr	r2, [r7, #4]
 8047382:	68fb      	ldr	r3, [r7, #12]
 8047384:	1ad3      	subs	r3, r2, r3
 8047386:	683a      	ldr	r2, [r7, #0]
 8047388:	4619      	mov	r1, r3
 804738a:	f7fe ff3d 	bl	8046208 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 804738e:	f7ff f97b 	bl	8046688 <xTaskResumeAll>
 8047392:	4603      	mov	r3, r0
 8047394:	2b00      	cmp	r3, #0
 8047396:	d104      	bne.n	80473a2 <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 8047398:	f7fd ffc6 	bl	8045328 <vPortYield>
}
 804739c:	e001      	b.n	80473a2 <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 804739e:	f7ff f973 	bl	8046688 <xTaskResumeAll>
}
 80473a2:	bf00      	nop
 80473a4:	3710      	adds	r7, #16
 80473a6:	46bd      	mov	sp, r7
 80473a8:	bd80      	pop	{r7, pc}
 80473aa:	bf00      	nop
 80473ac:	2001b7dc 	.word	0x2001b7dc
 80473b0:	2001b7e0 	.word	0x2001b7e0

080473b4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80473b4:	b480      	push	{r7}
 80473b6:	b085      	sub	sp, #20
 80473b8:	af00      	add	r7, sp, #0
 80473ba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80473bc:	4b0e      	ldr	r3, [pc, #56]	@ (80473f8 <prvGetNextExpireTime+0x44>)
 80473be:	681b      	ldr	r3, [r3, #0]
 80473c0:	681b      	ldr	r3, [r3, #0]
 80473c2:	2b00      	cmp	r3, #0
 80473c4:	d101      	bne.n	80473ca <prvGetNextExpireTime+0x16>
 80473c6:	2201      	movs	r2, #1
 80473c8:	e000      	b.n	80473cc <prvGetNextExpireTime+0x18>
 80473ca:	2200      	movs	r2, #0
 80473cc:	687b      	ldr	r3, [r7, #4]
 80473ce:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80473d0:	687b      	ldr	r3, [r7, #4]
 80473d2:	681b      	ldr	r3, [r3, #0]
 80473d4:	2b00      	cmp	r3, #0
 80473d6:	d105      	bne.n	80473e4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80473d8:	4b07      	ldr	r3, [pc, #28]	@ (80473f8 <prvGetNextExpireTime+0x44>)
 80473da:	681b      	ldr	r3, [r3, #0]
 80473dc:	68db      	ldr	r3, [r3, #12]
 80473de:	681b      	ldr	r3, [r3, #0]
 80473e0:	60fb      	str	r3, [r7, #12]
 80473e2:	e001      	b.n	80473e8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80473e4:	2300      	movs	r3, #0
 80473e6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80473e8:	68fb      	ldr	r3, [r7, #12]
}
 80473ea:	4618      	mov	r0, r3
 80473ec:	3714      	adds	r7, #20
 80473ee:	46bd      	mov	sp, r7
 80473f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80473f4:	4770      	bx	lr
 80473f6:	bf00      	nop
 80473f8:	2001b7d8 	.word	0x2001b7d8

080473fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80473fc:	b580      	push	{r7, lr}
 80473fe:	b084      	sub	sp, #16
 8047400:	af00      	add	r7, sp, #0
 8047402:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8047404:	f7ff f9ce 	bl	80467a4 <xTaskGetTickCount>
 8047408:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 804740a:	4b0b      	ldr	r3, [pc, #44]	@ (8047438 <prvSampleTimeNow+0x3c>)
 804740c:	681b      	ldr	r3, [r3, #0]
 804740e:	68fa      	ldr	r2, [r7, #12]
 8047410:	429a      	cmp	r2, r3
 8047412:	d205      	bcs.n	8047420 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8047414:	f000 f924 	bl	8047660 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8047418:	687b      	ldr	r3, [r7, #4]
 804741a:	2201      	movs	r2, #1
 804741c:	601a      	str	r2, [r3, #0]
 804741e:	e002      	b.n	8047426 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8047420:	687b      	ldr	r3, [r7, #4]
 8047422:	2200      	movs	r2, #0
 8047424:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8047426:	4a04      	ldr	r2, [pc, #16]	@ (8047438 <prvSampleTimeNow+0x3c>)
 8047428:	68fb      	ldr	r3, [r7, #12]
 804742a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 804742c:	68fb      	ldr	r3, [r7, #12]
}
 804742e:	4618      	mov	r0, r3
 8047430:	3710      	adds	r7, #16
 8047432:	46bd      	mov	sp, r7
 8047434:	bd80      	pop	{r7, pc}
 8047436:	bf00      	nop
 8047438:	2001b7e8 	.word	0x2001b7e8

0804743c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 804743c:	b580      	push	{r7, lr}
 804743e:	b086      	sub	sp, #24
 8047440:	af00      	add	r7, sp, #0
 8047442:	60f8      	str	r0, [r7, #12]
 8047444:	60b9      	str	r1, [r7, #8]
 8047446:	607a      	str	r2, [r7, #4]
 8047448:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 804744a:	2300      	movs	r3, #0
 804744c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 804744e:	68fb      	ldr	r3, [r7, #12]
 8047450:	68ba      	ldr	r2, [r7, #8]
 8047452:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8047454:	68fb      	ldr	r3, [r7, #12]
 8047456:	68fa      	ldr	r2, [r7, #12]
 8047458:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 804745a:	68ba      	ldr	r2, [r7, #8]
 804745c:	687b      	ldr	r3, [r7, #4]
 804745e:	429a      	cmp	r2, r3
 8047460:	d812      	bhi.n	8047488 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8047462:	687a      	ldr	r2, [r7, #4]
 8047464:	683b      	ldr	r3, [r7, #0]
 8047466:	1ad2      	subs	r2, r2, r3
 8047468:	68fb      	ldr	r3, [r7, #12]
 804746a:	699b      	ldr	r3, [r3, #24]
 804746c:	429a      	cmp	r2, r3
 804746e:	d302      	bcc.n	8047476 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8047470:	2301      	movs	r3, #1
 8047472:	617b      	str	r3, [r7, #20]
 8047474:	e01b      	b.n	80474ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8047476:	4b10      	ldr	r3, [pc, #64]	@ (80474b8 <prvInsertTimerInActiveList+0x7c>)
 8047478:	681a      	ldr	r2, [r3, #0]
 804747a:	68fb      	ldr	r3, [r7, #12]
 804747c:	3304      	adds	r3, #4
 804747e:	4619      	mov	r1, r3
 8047480:	4610      	mov	r0, r2
 8047482:	f7fd feae 	bl	80451e2 <vListInsert>
 8047486:	e012      	b.n	80474ae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8047488:	687a      	ldr	r2, [r7, #4]
 804748a:	683b      	ldr	r3, [r7, #0]
 804748c:	429a      	cmp	r2, r3
 804748e:	d206      	bcs.n	804749e <prvInsertTimerInActiveList+0x62>
 8047490:	68ba      	ldr	r2, [r7, #8]
 8047492:	683b      	ldr	r3, [r7, #0]
 8047494:	429a      	cmp	r2, r3
 8047496:	d302      	bcc.n	804749e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8047498:	2301      	movs	r3, #1
 804749a:	617b      	str	r3, [r7, #20]
 804749c:	e007      	b.n	80474ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 804749e:	4b07      	ldr	r3, [pc, #28]	@ (80474bc <prvInsertTimerInActiveList+0x80>)
 80474a0:	681a      	ldr	r2, [r3, #0]
 80474a2:	68fb      	ldr	r3, [r7, #12]
 80474a4:	3304      	adds	r3, #4
 80474a6:	4619      	mov	r1, r3
 80474a8:	4610      	mov	r0, r2
 80474aa:	f7fd fe9a 	bl	80451e2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80474ae:	697b      	ldr	r3, [r7, #20]
}
 80474b0:	4618      	mov	r0, r3
 80474b2:	3718      	adds	r7, #24
 80474b4:	46bd      	mov	sp, r7
 80474b6:	bd80      	pop	{r7, pc}
 80474b8:	2001b7dc 	.word	0x2001b7dc
 80474bc:	2001b7d8 	.word	0x2001b7d8

080474c0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80474c0:	b580      	push	{r7, lr}
 80474c2:	b08c      	sub	sp, #48	@ 0x30
 80474c4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80474c6:	e0b8      	b.n	804763a <prvProcessReceivedCommands+0x17a>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80474c8:	68bb      	ldr	r3, [r7, #8]
 80474ca:	2b00      	cmp	r3, #0
 80474cc:	da12      	bge.n	80474f4 <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80474ce:	f107 0308 	add.w	r3, r7, #8
 80474d2:	3304      	adds	r3, #4
 80474d4:	627b      	str	r3, [r7, #36]	@ 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80474d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80474d8:	2b00      	cmp	r3, #0
 80474da:	d103      	bne.n	80474e4 <prvProcessReceivedCommands+0x24>
 80474dc:	f7fe f8a4 	bl	8045628 <ulSetInterruptMask>
 80474e0:	bf00      	nop
 80474e2:	e7fd      	b.n	80474e0 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80474e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80474e6:	681b      	ldr	r3, [r3, #0]
 80474e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80474ea:	6850      	ldr	r0, [r2, #4]
 80474ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80474ee:	6892      	ldr	r2, [r2, #8]
 80474f0:	4611      	mov	r1, r2
 80474f2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80474f4:	68bb      	ldr	r3, [r7, #8]
 80474f6:	2b00      	cmp	r3, #0
 80474f8:	f2c0 809f 	blt.w	804763a <prvProcessReceivedCommands+0x17a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80474fc:	693b      	ldr	r3, [r7, #16]
 80474fe:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8047500:	6a3b      	ldr	r3, [r7, #32]
 8047502:	695b      	ldr	r3, [r3, #20]
 8047504:	2b00      	cmp	r3, #0
 8047506:	d004      	beq.n	8047512 <prvProcessReceivedCommands+0x52>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8047508:	6a3b      	ldr	r3, [r7, #32]
 804750a:	3304      	adds	r3, #4
 804750c:	4618      	mov	r0, r3
 804750e:	f7fd fea1 	bl	8045254 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8047512:	1d3b      	adds	r3, r7, #4
 8047514:	4618      	mov	r0, r3
 8047516:	f7ff ff71 	bl	80473fc <prvSampleTimeNow>
 804751a:	61f8      	str	r0, [r7, #28]

			switch( xMessage.xMessageID )
 804751c:	68bb      	ldr	r3, [r7, #8]
 804751e:	2b09      	cmp	r3, #9
 8047520:	f200 8088 	bhi.w	8047634 <prvProcessReceivedCommands+0x174>
 8047524:	a201      	add	r2, pc, #4	@ (adr r2, 804752c <prvProcessReceivedCommands+0x6c>)
 8047526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 804752a:	bf00      	nop
 804752c:	08047555 	.word	0x08047555
 8047530:	08047555 	.word	0x08047555
 8047534:	08047555 	.word	0x08047555
 8047538:	080475bb 	.word	0x080475bb
 804753c:	080475cf 	.word	0x080475cf
 8047540:	0804760b 	.word	0x0804760b
 8047544:	08047555 	.word	0x08047555
 8047548:	08047555 	.word	0x08047555
 804754c:	080475bb 	.word	0x080475bb
 8047550:	080475cf 	.word	0x080475cf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8047554:	6a3b      	ldr	r3, [r7, #32]
 8047556:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 804755a:	f043 0301 	orr.w	r3, r3, #1
 804755e:	b2da      	uxtb	r2, r3
 8047560:	6a3b      	ldr	r3, [r7, #32]
 8047562:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8047566:	68fa      	ldr	r2, [r7, #12]
 8047568:	6a3b      	ldr	r3, [r7, #32]
 804756a:	699b      	ldr	r3, [r3, #24]
 804756c:	18d1      	adds	r1, r2, r3
 804756e:	68fb      	ldr	r3, [r7, #12]
 8047570:	69fa      	ldr	r2, [r7, #28]
 8047572:	6a38      	ldr	r0, [r7, #32]
 8047574:	f7ff ff62 	bl	804743c <prvInsertTimerInActiveList>
 8047578:	4603      	mov	r3, r0
 804757a:	2b00      	cmp	r3, #0
 804757c:	d05c      	beq.n	8047638 <prvProcessReceivedCommands+0x178>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 804757e:	6a3b      	ldr	r3, [r7, #32]
 8047580:	6a1b      	ldr	r3, [r3, #32]
 8047582:	6a38      	ldr	r0, [r7, #32]
 8047584:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8047586:	6a3b      	ldr	r3, [r7, #32]
 8047588:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 804758c:	f003 0304 	and.w	r3, r3, #4
 8047590:	2b00      	cmp	r3, #0
 8047592:	d051      	beq.n	8047638 <prvProcessReceivedCommands+0x178>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8047594:	68fa      	ldr	r2, [r7, #12]
 8047596:	6a3b      	ldr	r3, [r7, #32]
 8047598:	699b      	ldr	r3, [r3, #24]
 804759a:	441a      	add	r2, r3
 804759c:	2300      	movs	r3, #0
 804759e:	9300      	str	r3, [sp, #0]
 80475a0:	2300      	movs	r3, #0
 80475a2:	2100      	movs	r1, #0
 80475a4:	6a38      	ldr	r0, [r7, #32]
 80475a6:	f7ff fe1f 	bl	80471e8 <xTimerGenericCommand>
 80475aa:	61b8      	str	r0, [r7, #24]
							configASSERT( xResult );
 80475ac:	69bb      	ldr	r3, [r7, #24]
 80475ae:	2b00      	cmp	r3, #0
 80475b0:	d142      	bne.n	8047638 <prvProcessReceivedCommands+0x178>
 80475b2:	f7fe f839 	bl	8045628 <ulSetInterruptMask>
 80475b6:	bf00      	nop
 80475b8:	e7fd      	b.n	80475b6 <prvProcessReceivedCommands+0xf6>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80475ba:	6a3b      	ldr	r3, [r7, #32]
 80475bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80475c0:	f023 0301 	bic.w	r3, r3, #1
 80475c4:	b2da      	uxtb	r2, r3
 80475c6:	6a3b      	ldr	r3, [r7, #32]
 80475c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80475cc:	e035      	b.n	804763a <prvProcessReceivedCommands+0x17a>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80475ce:	6a3b      	ldr	r3, [r7, #32]
 80475d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80475d4:	f043 0301 	orr.w	r3, r3, #1
 80475d8:	b2da      	uxtb	r2, r3
 80475da:	6a3b      	ldr	r3, [r7, #32]
 80475dc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80475e0:	68fa      	ldr	r2, [r7, #12]
 80475e2:	6a3b      	ldr	r3, [r7, #32]
 80475e4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80475e6:	6a3b      	ldr	r3, [r7, #32]
 80475e8:	699b      	ldr	r3, [r3, #24]
 80475ea:	2b00      	cmp	r3, #0
 80475ec:	d103      	bne.n	80475f6 <prvProcessReceivedCommands+0x136>
 80475ee:	f7fe f81b 	bl	8045628 <ulSetInterruptMask>
 80475f2:	bf00      	nop
 80475f4:	e7fd      	b.n	80475f2 <prvProcessReceivedCommands+0x132>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80475f6:	6a3b      	ldr	r3, [r7, #32]
 80475f8:	699a      	ldr	r2, [r3, #24]
 80475fa:	69fb      	ldr	r3, [r7, #28]
 80475fc:	18d1      	adds	r1, r2, r3
 80475fe:	69fb      	ldr	r3, [r7, #28]
 8047600:	69fa      	ldr	r2, [r7, #28]
 8047602:	6a38      	ldr	r0, [r7, #32]
 8047604:	f7ff ff1a 	bl	804743c <prvInsertTimerInActiveList>
					break;
 8047608:	e017      	b.n	804763a <prvProcessReceivedCommands+0x17a>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 804760a:	6a3b      	ldr	r3, [r7, #32]
 804760c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8047610:	f003 0302 	and.w	r3, r3, #2
 8047614:	2b00      	cmp	r3, #0
 8047616:	d103      	bne.n	8047620 <prvProcessReceivedCommands+0x160>
						{
							vPortFree( pxTimer );
 8047618:	6a38      	ldr	r0, [r7, #32]
 804761a:	f7fd fc81 	bl	8044f20 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 804761e:	e00c      	b.n	804763a <prvProcessReceivedCommands+0x17a>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8047620:	6a3b      	ldr	r3, [r7, #32]
 8047622:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8047626:	f023 0301 	bic.w	r3, r3, #1
 804762a:	b2da      	uxtb	r2, r3
 804762c:	6a3b      	ldr	r3, [r7, #32]
 804762e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8047632:	e002      	b.n	804763a <prvProcessReceivedCommands+0x17a>

				default	:
					/* Don't expect to get here. */
					break;
 8047634:	bf00      	nop
 8047636:	e000      	b.n	804763a <prvProcessReceivedCommands+0x17a>
					break;
 8047638:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 804763a:	4b08      	ldr	r3, [pc, #32]	@ (804765c <prvProcessReceivedCommands+0x19c>)
 804763c:	681b      	ldr	r3, [r3, #0]
 804763e:	f107 0108 	add.w	r1, r7, #8
 8047642:	2200      	movs	r2, #0
 8047644:	4618      	mov	r0, r3
 8047646:	f7fe faf0 	bl	8045c2a <xQueueReceive>
 804764a:	4603      	mov	r3, r0
 804764c:	2b00      	cmp	r3, #0
 804764e:	f47f af3b 	bne.w	80474c8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8047652:	bf00      	nop
 8047654:	bf00      	nop
 8047656:	3728      	adds	r7, #40	@ 0x28
 8047658:	46bd      	mov	sp, r7
 804765a:	bd80      	pop	{r7, pc}
 804765c:	2001b7e0 	.word	0x2001b7e0

08047660 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8047660:	b580      	push	{r7, lr}
 8047662:	b088      	sub	sp, #32
 8047664:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8047666:	e041      	b.n	80476ec <prvSwitchTimerLists+0x8c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8047668:	4b2a      	ldr	r3, [pc, #168]	@ (8047714 <prvSwitchTimerLists+0xb4>)
 804766a:	681b      	ldr	r3, [r3, #0]
 804766c:	68db      	ldr	r3, [r3, #12]
 804766e:	681b      	ldr	r3, [r3, #0]
 8047670:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8047672:	4b28      	ldr	r3, [pc, #160]	@ (8047714 <prvSwitchTimerLists+0xb4>)
 8047674:	681b      	ldr	r3, [r3, #0]
 8047676:	68db      	ldr	r3, [r3, #12]
 8047678:	68db      	ldr	r3, [r3, #12]
 804767a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 804767c:	68fb      	ldr	r3, [r7, #12]
 804767e:	3304      	adds	r3, #4
 8047680:	4618      	mov	r0, r3
 8047682:	f7fd fde7 	bl	8045254 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8047686:	68fb      	ldr	r3, [r7, #12]
 8047688:	6a1b      	ldr	r3, [r3, #32]
 804768a:	68f8      	ldr	r0, [r7, #12]
 804768c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 804768e:	68fb      	ldr	r3, [r7, #12]
 8047690:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8047694:	f003 0304 	and.w	r3, r3, #4
 8047698:	2b00      	cmp	r3, #0
 804769a:	d027      	beq.n	80476ec <prvSwitchTimerLists+0x8c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 804769c:	68fb      	ldr	r3, [r7, #12]
 804769e:	699b      	ldr	r3, [r3, #24]
 80476a0:	693a      	ldr	r2, [r7, #16]
 80476a2:	4413      	add	r3, r2
 80476a4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80476a6:	68ba      	ldr	r2, [r7, #8]
 80476a8:	693b      	ldr	r3, [r7, #16]
 80476aa:	429a      	cmp	r2, r3
 80476ac:	d90e      	bls.n	80476cc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80476ae:	68fb      	ldr	r3, [r7, #12]
 80476b0:	68ba      	ldr	r2, [r7, #8]
 80476b2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80476b4:	68fb      	ldr	r3, [r7, #12]
 80476b6:	68fa      	ldr	r2, [r7, #12]
 80476b8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80476ba:	4b16      	ldr	r3, [pc, #88]	@ (8047714 <prvSwitchTimerLists+0xb4>)
 80476bc:	681a      	ldr	r2, [r3, #0]
 80476be:	68fb      	ldr	r3, [r7, #12]
 80476c0:	3304      	adds	r3, #4
 80476c2:	4619      	mov	r1, r3
 80476c4:	4610      	mov	r0, r2
 80476c6:	f7fd fd8c 	bl	80451e2 <vListInsert>
 80476ca:	e00f      	b.n	80476ec <prvSwitchTimerLists+0x8c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80476cc:	2300      	movs	r3, #0
 80476ce:	9300      	str	r3, [sp, #0]
 80476d0:	2300      	movs	r3, #0
 80476d2:	693a      	ldr	r2, [r7, #16]
 80476d4:	2100      	movs	r1, #0
 80476d6:	68f8      	ldr	r0, [r7, #12]
 80476d8:	f7ff fd86 	bl	80471e8 <xTimerGenericCommand>
 80476dc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80476de:	687b      	ldr	r3, [r7, #4]
 80476e0:	2b00      	cmp	r3, #0
 80476e2:	d103      	bne.n	80476ec <prvSwitchTimerLists+0x8c>
 80476e4:	f7fd ffa0 	bl	8045628 <ulSetInterruptMask>
 80476e8:	bf00      	nop
 80476ea:	e7fd      	b.n	80476e8 <prvSwitchTimerLists+0x88>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80476ec:	4b09      	ldr	r3, [pc, #36]	@ (8047714 <prvSwitchTimerLists+0xb4>)
 80476ee:	681b      	ldr	r3, [r3, #0]
 80476f0:	681b      	ldr	r3, [r3, #0]
 80476f2:	2b00      	cmp	r3, #0
 80476f4:	d1b8      	bne.n	8047668 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80476f6:	4b07      	ldr	r3, [pc, #28]	@ (8047714 <prvSwitchTimerLists+0xb4>)
 80476f8:	681b      	ldr	r3, [r3, #0]
 80476fa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80476fc:	4b06      	ldr	r3, [pc, #24]	@ (8047718 <prvSwitchTimerLists+0xb8>)
 80476fe:	681b      	ldr	r3, [r3, #0]
 8047700:	4a04      	ldr	r2, [pc, #16]	@ (8047714 <prvSwitchTimerLists+0xb4>)
 8047702:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8047704:	4a04      	ldr	r2, [pc, #16]	@ (8047718 <prvSwitchTimerLists+0xb8>)
 8047706:	697b      	ldr	r3, [r7, #20]
 8047708:	6013      	str	r3, [r2, #0]
}
 804770a:	bf00      	nop
 804770c:	3718      	adds	r7, #24
 804770e:	46bd      	mov	sp, r7
 8047710:	bd80      	pop	{r7, pc}
 8047712:	bf00      	nop
 8047714:	2001b7d8 	.word	0x2001b7d8
 8047718:	2001b7dc 	.word	0x2001b7dc

0804771c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 804771c:	b580      	push	{r7, lr}
 804771e:	b082      	sub	sp, #8
 8047720:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8047722:	f7fd fe13 	bl	804534c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8047726:	4b15      	ldr	r3, [pc, #84]	@ (804777c <prvCheckForValidListAndQueue+0x60>)
 8047728:	681b      	ldr	r3, [r3, #0]
 804772a:	2b00      	cmp	r3, #0
 804772c:	d120      	bne.n	8047770 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 804772e:	4814      	ldr	r0, [pc, #80]	@ (8047780 <prvCheckForValidListAndQueue+0x64>)
 8047730:	f7fd fd06 	bl	8045140 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8047734:	4813      	ldr	r0, [pc, #76]	@ (8047784 <prvCheckForValidListAndQueue+0x68>)
 8047736:	f7fd fd03 	bl	8045140 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 804773a:	4b13      	ldr	r3, [pc, #76]	@ (8047788 <prvCheckForValidListAndQueue+0x6c>)
 804773c:	4a10      	ldr	r2, [pc, #64]	@ (8047780 <prvCheckForValidListAndQueue+0x64>)
 804773e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8047740:	4b12      	ldr	r3, [pc, #72]	@ (804778c <prvCheckForValidListAndQueue+0x70>)
 8047742:	4a10      	ldr	r2, [pc, #64]	@ (8047784 <prvCheckForValidListAndQueue+0x68>)
 8047744:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8047746:	2300      	movs	r3, #0
 8047748:	9300      	str	r3, [sp, #0]
 804774a:	4b11      	ldr	r3, [pc, #68]	@ (8047790 <prvCheckForValidListAndQueue+0x74>)
 804774c:	4a11      	ldr	r2, [pc, #68]	@ (8047794 <prvCheckForValidListAndQueue+0x78>)
 804774e:	2110      	movs	r1, #16
 8047750:	2005      	movs	r0, #5
 8047752:	f7fe f84c 	bl	80457ee <xQueueGenericCreateStatic>
 8047756:	4603      	mov	r3, r0
 8047758:	4a08      	ldr	r2, [pc, #32]	@ (804777c <prvCheckForValidListAndQueue+0x60>)
 804775a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 804775c:	4b07      	ldr	r3, [pc, #28]	@ (804777c <prvCheckForValidListAndQueue+0x60>)
 804775e:	681b      	ldr	r3, [r3, #0]
 8047760:	2b00      	cmp	r3, #0
 8047762:	d005      	beq.n	8047770 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8047764:	4b05      	ldr	r3, [pc, #20]	@ (804777c <prvCheckForValidListAndQueue+0x60>)
 8047766:	681b      	ldr	r3, [r3, #0]
 8047768:	490b      	ldr	r1, [pc, #44]	@ (8047798 <prvCheckForValidListAndQueue+0x7c>)
 804776a:	4618      	mov	r0, r3
 804776c:	f7fe fd22 	bl	80461b4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8047770:	f7fd fdfe 	bl	8045370 <vPortExitCritical>
}
 8047774:	bf00      	nop
 8047776:	46bd      	mov	sp, r7
 8047778:	bd80      	pop	{r7, pc}
 804777a:	bf00      	nop
 804777c:	2001b7e0 	.word	0x2001b7e0
 8047780:	2001b7b0 	.word	0x2001b7b0
 8047784:	2001b7c4 	.word	0x2001b7c4
 8047788:	2001b7d8 	.word	0x2001b7d8
 804778c:	2001b7dc 	.word	0x2001b7dc
 8047790:	2001b83c 	.word	0x2001b83c
 8047794:	2001b7ec 	.word	0x2001b7ec
 8047798:	080486fc 	.word	0x080486fc

0804779c <std>:
 804779c:	2300      	movs	r3, #0
 804779e:	b510      	push	{r4, lr}
 80477a0:	4604      	mov	r4, r0
 80477a2:	6083      	str	r3, [r0, #8]
 80477a4:	8181      	strh	r1, [r0, #12]
 80477a6:	4619      	mov	r1, r3
 80477a8:	6643      	str	r3, [r0, #100]	@ 0x64
 80477aa:	81c2      	strh	r2, [r0, #14]
 80477ac:	2208      	movs	r2, #8
 80477ae:	6183      	str	r3, [r0, #24]
 80477b0:	e9c0 3300 	strd	r3, r3, [r0]
 80477b4:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80477b8:	305c      	adds	r0, #92	@ 0x5c
 80477ba:	f000 f906 	bl	80479ca <memset>
 80477be:	4b0d      	ldr	r3, [pc, #52]	@ (80477f4 <std+0x58>)
 80477c0:	6224      	str	r4, [r4, #32]
 80477c2:	6263      	str	r3, [r4, #36]	@ 0x24
 80477c4:	4b0c      	ldr	r3, [pc, #48]	@ (80477f8 <std+0x5c>)
 80477c6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80477c8:	4b0c      	ldr	r3, [pc, #48]	@ (80477fc <std+0x60>)
 80477ca:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80477cc:	4b0c      	ldr	r3, [pc, #48]	@ (8047800 <std+0x64>)
 80477ce:	6323      	str	r3, [r4, #48]	@ 0x30
 80477d0:	4b0c      	ldr	r3, [pc, #48]	@ (8047804 <std+0x68>)
 80477d2:	429c      	cmp	r4, r3
 80477d4:	d006      	beq.n	80477e4 <std+0x48>
 80477d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80477da:	4294      	cmp	r4, r2
 80477dc:	d002      	beq.n	80477e4 <std+0x48>
 80477de:	33d0      	adds	r3, #208	@ 0xd0
 80477e0:	429c      	cmp	r4, r3
 80477e2:	d105      	bne.n	80477f0 <std+0x54>
 80477e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80477e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80477ec:	f000 b966 	b.w	8047abc <__retarget_lock_init_recursive>
 80477f0:	bd10      	pop	{r4, pc}
 80477f2:	bf00      	nop
 80477f4:	08047945 	.word	0x08047945
 80477f8:	08047967 	.word	0x08047967
 80477fc:	0804799f 	.word	0x0804799f
 8047800:	080479c3 	.word	0x080479c3
 8047804:	2001b88c 	.word	0x2001b88c

08047808 <stdio_exit_handler>:
 8047808:	4a02      	ldr	r2, [pc, #8]	@ (8047814 <stdio_exit_handler+0xc>)
 804780a:	4903      	ldr	r1, [pc, #12]	@ (8047818 <stdio_exit_handler+0x10>)
 804780c:	4803      	ldr	r0, [pc, #12]	@ (804781c <stdio_exit_handler+0x14>)
 804780e:	f000 b869 	b.w	80478e4 <_fwalk_sglue>
 8047812:	bf00      	nop
 8047814:	20018024 	.word	0x20018024
 8047818:	0804837d 	.word	0x0804837d
 804781c:	20018034 	.word	0x20018034

08047820 <cleanup_stdio>:
 8047820:	6841      	ldr	r1, [r0, #4]
 8047822:	4b0c      	ldr	r3, [pc, #48]	@ (8047854 <cleanup_stdio+0x34>)
 8047824:	4299      	cmp	r1, r3
 8047826:	b510      	push	{r4, lr}
 8047828:	4604      	mov	r4, r0
 804782a:	d001      	beq.n	8047830 <cleanup_stdio+0x10>
 804782c:	f000 fda6 	bl	804837c <_fflush_r>
 8047830:	68a1      	ldr	r1, [r4, #8]
 8047832:	4b09      	ldr	r3, [pc, #36]	@ (8047858 <cleanup_stdio+0x38>)
 8047834:	4299      	cmp	r1, r3
 8047836:	d002      	beq.n	804783e <cleanup_stdio+0x1e>
 8047838:	4620      	mov	r0, r4
 804783a:	f000 fd9f 	bl	804837c <_fflush_r>
 804783e:	68e1      	ldr	r1, [r4, #12]
 8047840:	4b06      	ldr	r3, [pc, #24]	@ (804785c <cleanup_stdio+0x3c>)
 8047842:	4299      	cmp	r1, r3
 8047844:	d004      	beq.n	8047850 <cleanup_stdio+0x30>
 8047846:	4620      	mov	r0, r4
 8047848:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 804784c:	f000 bd96 	b.w	804837c <_fflush_r>
 8047850:	bd10      	pop	{r4, pc}
 8047852:	bf00      	nop
 8047854:	2001b88c 	.word	0x2001b88c
 8047858:	2001b8f4 	.word	0x2001b8f4
 804785c:	2001b95c 	.word	0x2001b95c

08047860 <global_stdio_init.part.0>:
 8047860:	b510      	push	{r4, lr}
 8047862:	4b0b      	ldr	r3, [pc, #44]	@ (8047890 <global_stdio_init.part.0+0x30>)
 8047864:	2104      	movs	r1, #4
 8047866:	4c0b      	ldr	r4, [pc, #44]	@ (8047894 <global_stdio_init.part.0+0x34>)
 8047868:	4a0b      	ldr	r2, [pc, #44]	@ (8047898 <global_stdio_init.part.0+0x38>)
 804786a:	4620      	mov	r0, r4
 804786c:	601a      	str	r2, [r3, #0]
 804786e:	2200      	movs	r2, #0
 8047870:	f7ff ff94 	bl	804779c <std>
 8047874:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8047878:	2201      	movs	r2, #1
 804787a:	2109      	movs	r1, #9
 804787c:	f7ff ff8e 	bl	804779c <std>
 8047880:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8047884:	2202      	movs	r2, #2
 8047886:	2112      	movs	r1, #18
 8047888:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 804788c:	f7ff bf86 	b.w	804779c <std>
 8047890:	2001b9c4 	.word	0x2001b9c4
 8047894:	2001b88c 	.word	0x2001b88c
 8047898:	08047809 	.word	0x08047809

0804789c <__sfp_lock_acquire>:
 804789c:	4801      	ldr	r0, [pc, #4]	@ (80478a4 <__sfp_lock_acquire+0x8>)
 804789e:	f000 b90e 	b.w	8047abe <__retarget_lock_acquire_recursive>
 80478a2:	bf00      	nop
 80478a4:	2001b9cd 	.word	0x2001b9cd

080478a8 <__sfp_lock_release>:
 80478a8:	4801      	ldr	r0, [pc, #4]	@ (80478b0 <__sfp_lock_release+0x8>)
 80478aa:	f000 b909 	b.w	8047ac0 <__retarget_lock_release_recursive>
 80478ae:	bf00      	nop
 80478b0:	2001b9cd 	.word	0x2001b9cd

080478b4 <__sinit>:
 80478b4:	b510      	push	{r4, lr}
 80478b6:	4604      	mov	r4, r0
 80478b8:	f7ff fff0 	bl	804789c <__sfp_lock_acquire>
 80478bc:	6a23      	ldr	r3, [r4, #32]
 80478be:	b11b      	cbz	r3, 80478c8 <__sinit+0x14>
 80478c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80478c4:	f7ff bff0 	b.w	80478a8 <__sfp_lock_release>
 80478c8:	4b04      	ldr	r3, [pc, #16]	@ (80478dc <__sinit+0x28>)
 80478ca:	6223      	str	r3, [r4, #32]
 80478cc:	4b04      	ldr	r3, [pc, #16]	@ (80478e0 <__sinit+0x2c>)
 80478ce:	681b      	ldr	r3, [r3, #0]
 80478d0:	2b00      	cmp	r3, #0
 80478d2:	d1f5      	bne.n	80478c0 <__sinit+0xc>
 80478d4:	f7ff ffc4 	bl	8047860 <global_stdio_init.part.0>
 80478d8:	e7f2      	b.n	80478c0 <__sinit+0xc>
 80478da:	bf00      	nop
 80478dc:	08047821 	.word	0x08047821
 80478e0:	2001b9c4 	.word	0x2001b9c4

080478e4 <_fwalk_sglue>:
 80478e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80478e8:	4607      	mov	r7, r0
 80478ea:	4688      	mov	r8, r1
 80478ec:	4614      	mov	r4, r2
 80478ee:	2600      	movs	r6, #0
 80478f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80478f4:	f1b9 0901 	subs.w	r9, r9, #1
 80478f8:	d505      	bpl.n	8047906 <_fwalk_sglue+0x22>
 80478fa:	6824      	ldr	r4, [r4, #0]
 80478fc:	2c00      	cmp	r4, #0
 80478fe:	d1f7      	bne.n	80478f0 <_fwalk_sglue+0xc>
 8047900:	4630      	mov	r0, r6
 8047902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8047906:	89ab      	ldrh	r3, [r5, #12]
 8047908:	2b01      	cmp	r3, #1
 804790a:	d907      	bls.n	804791c <_fwalk_sglue+0x38>
 804790c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8047910:	3301      	adds	r3, #1
 8047912:	d003      	beq.n	804791c <_fwalk_sglue+0x38>
 8047914:	4629      	mov	r1, r5
 8047916:	4638      	mov	r0, r7
 8047918:	47c0      	blx	r8
 804791a:	4306      	orrs	r6, r0
 804791c:	3568      	adds	r5, #104	@ 0x68
 804791e:	e7e9      	b.n	80478f4 <_fwalk_sglue+0x10>

08047920 <iprintf>:
 8047920:	b40f      	push	{r0, r1, r2, r3}
 8047922:	b507      	push	{r0, r1, r2, lr}
 8047924:	4906      	ldr	r1, [pc, #24]	@ (8047940 <iprintf+0x20>)
 8047926:	ab04      	add	r3, sp, #16
 8047928:	6808      	ldr	r0, [r1, #0]
 804792a:	f853 2b04 	ldr.w	r2, [r3], #4
 804792e:	6881      	ldr	r1, [r0, #8]
 8047930:	9301      	str	r3, [sp, #4]
 8047932:	f000 f9f5 	bl	8047d20 <_vfiprintf_r>
 8047936:	b003      	add	sp, #12
 8047938:	f85d eb04 	ldr.w	lr, [sp], #4
 804793c:	b004      	add	sp, #16
 804793e:	4770      	bx	lr
 8047940:	20018030 	.word	0x20018030

08047944 <__sread>:
 8047944:	b510      	push	{r4, lr}
 8047946:	460c      	mov	r4, r1
 8047948:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 804794c:	f000 f868 	bl	8047a20 <_read_r>
 8047950:	2800      	cmp	r0, #0
 8047952:	bfab      	itete	ge
 8047954:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8047956:	89a3      	ldrhlt	r3, [r4, #12]
 8047958:	181b      	addge	r3, r3, r0
 804795a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 804795e:	bfac      	ite	ge
 8047960:	6563      	strge	r3, [r4, #84]	@ 0x54
 8047962:	81a3      	strhlt	r3, [r4, #12]
 8047964:	bd10      	pop	{r4, pc}

08047966 <__swrite>:
 8047966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804796a:	461f      	mov	r7, r3
 804796c:	898b      	ldrh	r3, [r1, #12]
 804796e:	4605      	mov	r5, r0
 8047970:	460c      	mov	r4, r1
 8047972:	05db      	lsls	r3, r3, #23
 8047974:	4616      	mov	r6, r2
 8047976:	d505      	bpl.n	8047984 <__swrite+0x1e>
 8047978:	2302      	movs	r3, #2
 804797a:	2200      	movs	r2, #0
 804797c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8047980:	f000 f83c 	bl	80479fc <_lseek_r>
 8047984:	89a3      	ldrh	r3, [r4, #12]
 8047986:	4632      	mov	r2, r6
 8047988:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 804798c:	4628      	mov	r0, r5
 804798e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8047992:	81a3      	strh	r3, [r4, #12]
 8047994:	463b      	mov	r3, r7
 8047996:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 804799a:	f000 b853 	b.w	8047a44 <_write_r>

0804799e <__sseek>:
 804799e:	b510      	push	{r4, lr}
 80479a0:	460c      	mov	r4, r1
 80479a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80479a6:	f000 f829 	bl	80479fc <_lseek_r>
 80479aa:	1c43      	adds	r3, r0, #1
 80479ac:	89a3      	ldrh	r3, [r4, #12]
 80479ae:	bf15      	itete	ne
 80479b0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80479b2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80479b6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80479ba:	81a3      	strheq	r3, [r4, #12]
 80479bc:	bf18      	it	ne
 80479be:	81a3      	strhne	r3, [r4, #12]
 80479c0:	bd10      	pop	{r4, pc}

080479c2 <__sclose>:
 80479c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80479c6:	f000 b809 	b.w	80479dc <_close_r>

080479ca <memset>:
 80479ca:	4402      	add	r2, r0
 80479cc:	4603      	mov	r3, r0
 80479ce:	4293      	cmp	r3, r2
 80479d0:	d100      	bne.n	80479d4 <memset+0xa>
 80479d2:	4770      	bx	lr
 80479d4:	f803 1b01 	strb.w	r1, [r3], #1
 80479d8:	e7f9      	b.n	80479ce <memset+0x4>
	...

080479dc <_close_r>:
 80479dc:	b538      	push	{r3, r4, r5, lr}
 80479de:	2300      	movs	r3, #0
 80479e0:	4d05      	ldr	r5, [pc, #20]	@ (80479f8 <_close_r+0x1c>)
 80479e2:	4604      	mov	r4, r0
 80479e4:	4608      	mov	r0, r1
 80479e6:	602b      	str	r3, [r5, #0]
 80479e8:	f7f9 f967 	bl	8040cba <_close>
 80479ec:	1c43      	adds	r3, r0, #1
 80479ee:	d102      	bne.n	80479f6 <_close_r+0x1a>
 80479f0:	682b      	ldr	r3, [r5, #0]
 80479f2:	b103      	cbz	r3, 80479f6 <_close_r+0x1a>
 80479f4:	6023      	str	r3, [r4, #0]
 80479f6:	bd38      	pop	{r3, r4, r5, pc}
 80479f8:	2001b9c8 	.word	0x2001b9c8

080479fc <_lseek_r>:
 80479fc:	b538      	push	{r3, r4, r5, lr}
 80479fe:	4604      	mov	r4, r0
 8047a00:	4d06      	ldr	r5, [pc, #24]	@ (8047a1c <_lseek_r+0x20>)
 8047a02:	4608      	mov	r0, r1
 8047a04:	4611      	mov	r1, r2
 8047a06:	2200      	movs	r2, #0
 8047a08:	602a      	str	r2, [r5, #0]
 8047a0a:	461a      	mov	r2, r3
 8047a0c:	f7f9 f97c 	bl	8040d08 <_lseek>
 8047a10:	1c43      	adds	r3, r0, #1
 8047a12:	d102      	bne.n	8047a1a <_lseek_r+0x1e>
 8047a14:	682b      	ldr	r3, [r5, #0]
 8047a16:	b103      	cbz	r3, 8047a1a <_lseek_r+0x1e>
 8047a18:	6023      	str	r3, [r4, #0]
 8047a1a:	bd38      	pop	{r3, r4, r5, pc}
 8047a1c:	2001b9c8 	.word	0x2001b9c8

08047a20 <_read_r>:
 8047a20:	b538      	push	{r3, r4, r5, lr}
 8047a22:	4604      	mov	r4, r0
 8047a24:	4d06      	ldr	r5, [pc, #24]	@ (8047a40 <_read_r+0x20>)
 8047a26:	4608      	mov	r0, r1
 8047a28:	4611      	mov	r1, r2
 8047a2a:	2200      	movs	r2, #0
 8047a2c:	602a      	str	r2, [r5, #0]
 8047a2e:	461a      	mov	r2, r3
 8047a30:	f7f9 f90a 	bl	8040c48 <_read>
 8047a34:	1c43      	adds	r3, r0, #1
 8047a36:	d102      	bne.n	8047a3e <_read_r+0x1e>
 8047a38:	682b      	ldr	r3, [r5, #0]
 8047a3a:	b103      	cbz	r3, 8047a3e <_read_r+0x1e>
 8047a3c:	6023      	str	r3, [r4, #0]
 8047a3e:	bd38      	pop	{r3, r4, r5, pc}
 8047a40:	2001b9c8 	.word	0x2001b9c8

08047a44 <_write_r>:
 8047a44:	b538      	push	{r3, r4, r5, lr}
 8047a46:	4604      	mov	r4, r0
 8047a48:	4d06      	ldr	r5, [pc, #24]	@ (8047a64 <_write_r+0x20>)
 8047a4a:	4608      	mov	r0, r1
 8047a4c:	4611      	mov	r1, r2
 8047a4e:	2200      	movs	r2, #0
 8047a50:	602a      	str	r2, [r5, #0]
 8047a52:	461a      	mov	r2, r3
 8047a54:	f7f9 f915 	bl	8040c82 <_write>
 8047a58:	1c43      	adds	r3, r0, #1
 8047a5a:	d102      	bne.n	8047a62 <_write_r+0x1e>
 8047a5c:	682b      	ldr	r3, [r5, #0]
 8047a5e:	b103      	cbz	r3, 8047a62 <_write_r+0x1e>
 8047a60:	6023      	str	r3, [r4, #0]
 8047a62:	bd38      	pop	{r3, r4, r5, pc}
 8047a64:	2001b9c8 	.word	0x2001b9c8

08047a68 <__errno>:
 8047a68:	4b01      	ldr	r3, [pc, #4]	@ (8047a70 <__errno+0x8>)
 8047a6a:	6818      	ldr	r0, [r3, #0]
 8047a6c:	4770      	bx	lr
 8047a6e:	bf00      	nop
 8047a70:	20018030 	.word	0x20018030

08047a74 <__libc_init_array>:
 8047a74:	b570      	push	{r4, r5, r6, lr}
 8047a76:	4d0d      	ldr	r5, [pc, #52]	@ (8047aac <__libc_init_array+0x38>)
 8047a78:	2600      	movs	r6, #0
 8047a7a:	4c0d      	ldr	r4, [pc, #52]	@ (8047ab0 <__libc_init_array+0x3c>)
 8047a7c:	1b64      	subs	r4, r4, r5
 8047a7e:	10a4      	asrs	r4, r4, #2
 8047a80:	42a6      	cmp	r6, r4
 8047a82:	d109      	bne.n	8047a98 <__libc_init_array+0x24>
 8047a84:	4d0b      	ldr	r5, [pc, #44]	@ (8047ab4 <__libc_init_array+0x40>)
 8047a86:	2600      	movs	r6, #0
 8047a88:	4c0b      	ldr	r4, [pc, #44]	@ (8047ab8 <__libc_init_array+0x44>)
 8047a8a:	f000 fdd5 	bl	8048638 <_init>
 8047a8e:	1b64      	subs	r4, r4, r5
 8047a90:	10a4      	asrs	r4, r4, #2
 8047a92:	42a6      	cmp	r6, r4
 8047a94:	d105      	bne.n	8047aa2 <__libc_init_array+0x2e>
 8047a96:	bd70      	pop	{r4, r5, r6, pc}
 8047a98:	f855 3b04 	ldr.w	r3, [r5], #4
 8047a9c:	3601      	adds	r6, #1
 8047a9e:	4798      	blx	r3
 8047aa0:	e7ee      	b.n	8047a80 <__libc_init_array+0xc>
 8047aa2:	f855 3b04 	ldr.w	r3, [r5], #4
 8047aa6:	3601      	adds	r6, #1
 8047aa8:	4798      	blx	r3
 8047aaa:	e7f2      	b.n	8047a92 <__libc_init_array+0x1e>
 8047aac:	08048808 	.word	0x08048808
 8047ab0:	08048808 	.word	0x08048808
 8047ab4:	08048808 	.word	0x08048808
 8047ab8:	0804880c 	.word	0x0804880c

08047abc <__retarget_lock_init_recursive>:
 8047abc:	4770      	bx	lr

08047abe <__retarget_lock_acquire_recursive>:
 8047abe:	4770      	bx	lr

08047ac0 <__retarget_lock_release_recursive>:
 8047ac0:	4770      	bx	lr

08047ac2 <memcpy>:
 8047ac2:	440a      	add	r2, r1
 8047ac4:	1e43      	subs	r3, r0, #1
 8047ac6:	4291      	cmp	r1, r2
 8047ac8:	d100      	bne.n	8047acc <memcpy+0xa>
 8047aca:	4770      	bx	lr
 8047acc:	b510      	push	{r4, lr}
 8047ace:	f811 4b01 	ldrb.w	r4, [r1], #1
 8047ad2:	4291      	cmp	r1, r2
 8047ad4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8047ad8:	d1f9      	bne.n	8047ace <memcpy+0xc>
 8047ada:	bd10      	pop	{r4, pc}

08047adc <_free_r>:
 8047adc:	b538      	push	{r3, r4, r5, lr}
 8047ade:	4605      	mov	r5, r0
 8047ae0:	2900      	cmp	r1, #0
 8047ae2:	d041      	beq.n	8047b68 <_free_r+0x8c>
 8047ae4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8047ae8:	1f0c      	subs	r4, r1, #4
 8047aea:	2b00      	cmp	r3, #0
 8047aec:	bfb8      	it	lt
 8047aee:	18e4      	addlt	r4, r4, r3
 8047af0:	f000 f8e0 	bl	8047cb4 <__malloc_lock>
 8047af4:	4a1d      	ldr	r2, [pc, #116]	@ (8047b6c <_free_r+0x90>)
 8047af6:	6813      	ldr	r3, [r2, #0]
 8047af8:	b933      	cbnz	r3, 8047b08 <_free_r+0x2c>
 8047afa:	6063      	str	r3, [r4, #4]
 8047afc:	6014      	str	r4, [r2, #0]
 8047afe:	4628      	mov	r0, r5
 8047b00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8047b04:	f000 b8dc 	b.w	8047cc0 <__malloc_unlock>
 8047b08:	42a3      	cmp	r3, r4
 8047b0a:	d908      	bls.n	8047b1e <_free_r+0x42>
 8047b0c:	6820      	ldr	r0, [r4, #0]
 8047b0e:	1821      	adds	r1, r4, r0
 8047b10:	428b      	cmp	r3, r1
 8047b12:	bf01      	itttt	eq
 8047b14:	6819      	ldreq	r1, [r3, #0]
 8047b16:	685b      	ldreq	r3, [r3, #4]
 8047b18:	1809      	addeq	r1, r1, r0
 8047b1a:	6021      	streq	r1, [r4, #0]
 8047b1c:	e7ed      	b.n	8047afa <_free_r+0x1e>
 8047b1e:	461a      	mov	r2, r3
 8047b20:	685b      	ldr	r3, [r3, #4]
 8047b22:	b10b      	cbz	r3, 8047b28 <_free_r+0x4c>
 8047b24:	42a3      	cmp	r3, r4
 8047b26:	d9fa      	bls.n	8047b1e <_free_r+0x42>
 8047b28:	6811      	ldr	r1, [r2, #0]
 8047b2a:	1850      	adds	r0, r2, r1
 8047b2c:	42a0      	cmp	r0, r4
 8047b2e:	d10b      	bne.n	8047b48 <_free_r+0x6c>
 8047b30:	6820      	ldr	r0, [r4, #0]
 8047b32:	4401      	add	r1, r0
 8047b34:	1850      	adds	r0, r2, r1
 8047b36:	6011      	str	r1, [r2, #0]
 8047b38:	4283      	cmp	r3, r0
 8047b3a:	d1e0      	bne.n	8047afe <_free_r+0x22>
 8047b3c:	6818      	ldr	r0, [r3, #0]
 8047b3e:	685b      	ldr	r3, [r3, #4]
 8047b40:	4408      	add	r0, r1
 8047b42:	6053      	str	r3, [r2, #4]
 8047b44:	6010      	str	r0, [r2, #0]
 8047b46:	e7da      	b.n	8047afe <_free_r+0x22>
 8047b48:	d902      	bls.n	8047b50 <_free_r+0x74>
 8047b4a:	230c      	movs	r3, #12
 8047b4c:	602b      	str	r3, [r5, #0]
 8047b4e:	e7d6      	b.n	8047afe <_free_r+0x22>
 8047b50:	6820      	ldr	r0, [r4, #0]
 8047b52:	1821      	adds	r1, r4, r0
 8047b54:	428b      	cmp	r3, r1
 8047b56:	bf02      	ittt	eq
 8047b58:	6819      	ldreq	r1, [r3, #0]
 8047b5a:	685b      	ldreq	r3, [r3, #4]
 8047b5c:	1809      	addeq	r1, r1, r0
 8047b5e:	6063      	str	r3, [r4, #4]
 8047b60:	bf08      	it	eq
 8047b62:	6021      	streq	r1, [r4, #0]
 8047b64:	6054      	str	r4, [r2, #4]
 8047b66:	e7ca      	b.n	8047afe <_free_r+0x22>
 8047b68:	bd38      	pop	{r3, r4, r5, pc}
 8047b6a:	bf00      	nop
 8047b6c:	2001b9d4 	.word	0x2001b9d4

08047b70 <sbrk_aligned>:
 8047b70:	b570      	push	{r4, r5, r6, lr}
 8047b72:	4e0f      	ldr	r6, [pc, #60]	@ (8047bb0 <sbrk_aligned+0x40>)
 8047b74:	460c      	mov	r4, r1
 8047b76:	4605      	mov	r5, r0
 8047b78:	6831      	ldr	r1, [r6, #0]
 8047b7a:	b911      	cbnz	r1, 8047b82 <sbrk_aligned+0x12>
 8047b7c:	f000 fcba 	bl	80484f4 <_sbrk_r>
 8047b80:	6030      	str	r0, [r6, #0]
 8047b82:	4621      	mov	r1, r4
 8047b84:	4628      	mov	r0, r5
 8047b86:	f000 fcb5 	bl	80484f4 <_sbrk_r>
 8047b8a:	1c43      	adds	r3, r0, #1
 8047b8c:	d103      	bne.n	8047b96 <sbrk_aligned+0x26>
 8047b8e:	f04f 34ff 	mov.w	r4, #4294967295
 8047b92:	4620      	mov	r0, r4
 8047b94:	bd70      	pop	{r4, r5, r6, pc}
 8047b96:	1cc4      	adds	r4, r0, #3
 8047b98:	f024 0403 	bic.w	r4, r4, #3
 8047b9c:	42a0      	cmp	r0, r4
 8047b9e:	d0f8      	beq.n	8047b92 <sbrk_aligned+0x22>
 8047ba0:	1a21      	subs	r1, r4, r0
 8047ba2:	4628      	mov	r0, r5
 8047ba4:	f000 fca6 	bl	80484f4 <_sbrk_r>
 8047ba8:	3001      	adds	r0, #1
 8047baa:	d1f2      	bne.n	8047b92 <sbrk_aligned+0x22>
 8047bac:	e7ef      	b.n	8047b8e <sbrk_aligned+0x1e>
 8047bae:	bf00      	nop
 8047bb0:	2001b9d0 	.word	0x2001b9d0

08047bb4 <_malloc_r>:
 8047bb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8047bb8:	1ccd      	adds	r5, r1, #3
 8047bba:	4606      	mov	r6, r0
 8047bbc:	f025 0503 	bic.w	r5, r5, #3
 8047bc0:	3508      	adds	r5, #8
 8047bc2:	2d0c      	cmp	r5, #12
 8047bc4:	bf38      	it	cc
 8047bc6:	250c      	movcc	r5, #12
 8047bc8:	2d00      	cmp	r5, #0
 8047bca:	db01      	blt.n	8047bd0 <_malloc_r+0x1c>
 8047bcc:	42a9      	cmp	r1, r5
 8047bce:	d904      	bls.n	8047bda <_malloc_r+0x26>
 8047bd0:	230c      	movs	r3, #12
 8047bd2:	6033      	str	r3, [r6, #0]
 8047bd4:	2000      	movs	r0, #0
 8047bd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8047bda:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8047cb0 <_malloc_r+0xfc>
 8047bde:	f000 f869 	bl	8047cb4 <__malloc_lock>
 8047be2:	f8d8 3000 	ldr.w	r3, [r8]
 8047be6:	461c      	mov	r4, r3
 8047be8:	bb44      	cbnz	r4, 8047c3c <_malloc_r+0x88>
 8047bea:	4629      	mov	r1, r5
 8047bec:	4630      	mov	r0, r6
 8047bee:	f7ff ffbf 	bl	8047b70 <sbrk_aligned>
 8047bf2:	1c43      	adds	r3, r0, #1
 8047bf4:	4604      	mov	r4, r0
 8047bf6:	d158      	bne.n	8047caa <_malloc_r+0xf6>
 8047bf8:	f8d8 4000 	ldr.w	r4, [r8]
 8047bfc:	4627      	mov	r7, r4
 8047bfe:	2f00      	cmp	r7, #0
 8047c00:	d143      	bne.n	8047c8a <_malloc_r+0xd6>
 8047c02:	2c00      	cmp	r4, #0
 8047c04:	d04b      	beq.n	8047c9e <_malloc_r+0xea>
 8047c06:	6823      	ldr	r3, [r4, #0]
 8047c08:	4639      	mov	r1, r7
 8047c0a:	4630      	mov	r0, r6
 8047c0c:	eb04 0903 	add.w	r9, r4, r3
 8047c10:	f000 fc70 	bl	80484f4 <_sbrk_r>
 8047c14:	4581      	cmp	r9, r0
 8047c16:	d142      	bne.n	8047c9e <_malloc_r+0xea>
 8047c18:	6821      	ldr	r1, [r4, #0]
 8047c1a:	4630      	mov	r0, r6
 8047c1c:	1a6d      	subs	r5, r5, r1
 8047c1e:	4629      	mov	r1, r5
 8047c20:	f7ff ffa6 	bl	8047b70 <sbrk_aligned>
 8047c24:	3001      	adds	r0, #1
 8047c26:	d03a      	beq.n	8047c9e <_malloc_r+0xea>
 8047c28:	6823      	ldr	r3, [r4, #0]
 8047c2a:	442b      	add	r3, r5
 8047c2c:	6023      	str	r3, [r4, #0]
 8047c2e:	f8d8 3000 	ldr.w	r3, [r8]
 8047c32:	685a      	ldr	r2, [r3, #4]
 8047c34:	bb62      	cbnz	r2, 8047c90 <_malloc_r+0xdc>
 8047c36:	f8c8 7000 	str.w	r7, [r8]
 8047c3a:	e00f      	b.n	8047c5c <_malloc_r+0xa8>
 8047c3c:	6822      	ldr	r2, [r4, #0]
 8047c3e:	1b52      	subs	r2, r2, r5
 8047c40:	d420      	bmi.n	8047c84 <_malloc_r+0xd0>
 8047c42:	2a0b      	cmp	r2, #11
 8047c44:	d917      	bls.n	8047c76 <_malloc_r+0xc2>
 8047c46:	1961      	adds	r1, r4, r5
 8047c48:	42a3      	cmp	r3, r4
 8047c4a:	6025      	str	r5, [r4, #0]
 8047c4c:	bf18      	it	ne
 8047c4e:	6059      	strne	r1, [r3, #4]
 8047c50:	6863      	ldr	r3, [r4, #4]
 8047c52:	bf08      	it	eq
 8047c54:	f8c8 1000 	streq.w	r1, [r8]
 8047c58:	5162      	str	r2, [r4, r5]
 8047c5a:	604b      	str	r3, [r1, #4]
 8047c5c:	4630      	mov	r0, r6
 8047c5e:	f000 f82f 	bl	8047cc0 <__malloc_unlock>
 8047c62:	f104 000b 	add.w	r0, r4, #11
 8047c66:	1d23      	adds	r3, r4, #4
 8047c68:	f020 0007 	bic.w	r0, r0, #7
 8047c6c:	1ac2      	subs	r2, r0, r3
 8047c6e:	bf1c      	itt	ne
 8047c70:	1a1b      	subne	r3, r3, r0
 8047c72:	50a3      	strne	r3, [r4, r2]
 8047c74:	e7af      	b.n	8047bd6 <_malloc_r+0x22>
 8047c76:	6862      	ldr	r2, [r4, #4]
 8047c78:	42a3      	cmp	r3, r4
 8047c7a:	bf0c      	ite	eq
 8047c7c:	f8c8 2000 	streq.w	r2, [r8]
 8047c80:	605a      	strne	r2, [r3, #4]
 8047c82:	e7eb      	b.n	8047c5c <_malloc_r+0xa8>
 8047c84:	4623      	mov	r3, r4
 8047c86:	6864      	ldr	r4, [r4, #4]
 8047c88:	e7ae      	b.n	8047be8 <_malloc_r+0x34>
 8047c8a:	463c      	mov	r4, r7
 8047c8c:	687f      	ldr	r7, [r7, #4]
 8047c8e:	e7b6      	b.n	8047bfe <_malloc_r+0x4a>
 8047c90:	461a      	mov	r2, r3
 8047c92:	685b      	ldr	r3, [r3, #4]
 8047c94:	42a3      	cmp	r3, r4
 8047c96:	d1fb      	bne.n	8047c90 <_malloc_r+0xdc>
 8047c98:	2300      	movs	r3, #0
 8047c9a:	6053      	str	r3, [r2, #4]
 8047c9c:	e7de      	b.n	8047c5c <_malloc_r+0xa8>
 8047c9e:	230c      	movs	r3, #12
 8047ca0:	4630      	mov	r0, r6
 8047ca2:	6033      	str	r3, [r6, #0]
 8047ca4:	f000 f80c 	bl	8047cc0 <__malloc_unlock>
 8047ca8:	e794      	b.n	8047bd4 <_malloc_r+0x20>
 8047caa:	6005      	str	r5, [r0, #0]
 8047cac:	e7d6      	b.n	8047c5c <_malloc_r+0xa8>
 8047cae:	bf00      	nop
 8047cb0:	2001b9d4 	.word	0x2001b9d4

08047cb4 <__malloc_lock>:
 8047cb4:	4801      	ldr	r0, [pc, #4]	@ (8047cbc <__malloc_lock+0x8>)
 8047cb6:	f7ff bf02 	b.w	8047abe <__retarget_lock_acquire_recursive>
 8047cba:	bf00      	nop
 8047cbc:	2001b9cc 	.word	0x2001b9cc

08047cc0 <__malloc_unlock>:
 8047cc0:	4801      	ldr	r0, [pc, #4]	@ (8047cc8 <__malloc_unlock+0x8>)
 8047cc2:	f7ff befd 	b.w	8047ac0 <__retarget_lock_release_recursive>
 8047cc6:	bf00      	nop
 8047cc8:	2001b9cc 	.word	0x2001b9cc

08047ccc <__sfputc_r>:
 8047ccc:	6893      	ldr	r3, [r2, #8]
 8047cce:	3b01      	subs	r3, #1
 8047cd0:	2b00      	cmp	r3, #0
 8047cd2:	6093      	str	r3, [r2, #8]
 8047cd4:	b410      	push	{r4}
 8047cd6:	da08      	bge.n	8047cea <__sfputc_r+0x1e>
 8047cd8:	6994      	ldr	r4, [r2, #24]
 8047cda:	42a3      	cmp	r3, r4
 8047cdc:	db01      	blt.n	8047ce2 <__sfputc_r+0x16>
 8047cde:	290a      	cmp	r1, #10
 8047ce0:	d103      	bne.n	8047cea <__sfputc_r+0x1e>
 8047ce2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8047ce6:	f000 bb71 	b.w	80483cc <__swbuf_r>
 8047cea:	6813      	ldr	r3, [r2, #0]
 8047cec:	1c58      	adds	r0, r3, #1
 8047cee:	6010      	str	r0, [r2, #0]
 8047cf0:	4608      	mov	r0, r1
 8047cf2:	7019      	strb	r1, [r3, #0]
 8047cf4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8047cf8:	4770      	bx	lr

08047cfa <__sfputs_r>:
 8047cfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8047cfc:	4606      	mov	r6, r0
 8047cfe:	460f      	mov	r7, r1
 8047d00:	4614      	mov	r4, r2
 8047d02:	18d5      	adds	r5, r2, r3
 8047d04:	42ac      	cmp	r4, r5
 8047d06:	d101      	bne.n	8047d0c <__sfputs_r+0x12>
 8047d08:	2000      	movs	r0, #0
 8047d0a:	e007      	b.n	8047d1c <__sfputs_r+0x22>
 8047d0c:	463a      	mov	r2, r7
 8047d0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8047d12:	4630      	mov	r0, r6
 8047d14:	f7ff ffda 	bl	8047ccc <__sfputc_r>
 8047d18:	1c43      	adds	r3, r0, #1
 8047d1a:	d1f3      	bne.n	8047d04 <__sfputs_r+0xa>
 8047d1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08047d20 <_vfiprintf_r>:
 8047d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8047d24:	460d      	mov	r5, r1
 8047d26:	b09d      	sub	sp, #116	@ 0x74
 8047d28:	4614      	mov	r4, r2
 8047d2a:	4698      	mov	r8, r3
 8047d2c:	4606      	mov	r6, r0
 8047d2e:	b118      	cbz	r0, 8047d38 <_vfiprintf_r+0x18>
 8047d30:	6a03      	ldr	r3, [r0, #32]
 8047d32:	b90b      	cbnz	r3, 8047d38 <_vfiprintf_r+0x18>
 8047d34:	f7ff fdbe 	bl	80478b4 <__sinit>
 8047d38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8047d3a:	07d9      	lsls	r1, r3, #31
 8047d3c:	d405      	bmi.n	8047d4a <_vfiprintf_r+0x2a>
 8047d3e:	89ab      	ldrh	r3, [r5, #12]
 8047d40:	059a      	lsls	r2, r3, #22
 8047d42:	d402      	bmi.n	8047d4a <_vfiprintf_r+0x2a>
 8047d44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8047d46:	f7ff feba 	bl	8047abe <__retarget_lock_acquire_recursive>
 8047d4a:	89ab      	ldrh	r3, [r5, #12]
 8047d4c:	071b      	lsls	r3, r3, #28
 8047d4e:	d501      	bpl.n	8047d54 <_vfiprintf_r+0x34>
 8047d50:	692b      	ldr	r3, [r5, #16]
 8047d52:	b99b      	cbnz	r3, 8047d7c <_vfiprintf_r+0x5c>
 8047d54:	4629      	mov	r1, r5
 8047d56:	4630      	mov	r0, r6
 8047d58:	f000 fb76 	bl	8048448 <__swsetup_r>
 8047d5c:	b170      	cbz	r0, 8047d7c <_vfiprintf_r+0x5c>
 8047d5e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8047d60:	07dc      	lsls	r4, r3, #31
 8047d62:	d504      	bpl.n	8047d6e <_vfiprintf_r+0x4e>
 8047d64:	f04f 30ff 	mov.w	r0, #4294967295
 8047d68:	b01d      	add	sp, #116	@ 0x74
 8047d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8047d6e:	89ab      	ldrh	r3, [r5, #12]
 8047d70:	0598      	lsls	r0, r3, #22
 8047d72:	d4f7      	bmi.n	8047d64 <_vfiprintf_r+0x44>
 8047d74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8047d76:	f7ff fea3 	bl	8047ac0 <__retarget_lock_release_recursive>
 8047d7a:	e7f3      	b.n	8047d64 <_vfiprintf_r+0x44>
 8047d7c:	2300      	movs	r3, #0
 8047d7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8047d82:	f04f 0901 	mov.w	r9, #1
 8047d86:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8047f3c <_vfiprintf_r+0x21c>
 8047d8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8047d8c:	2320      	movs	r3, #32
 8047d8e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8047d92:	2330      	movs	r3, #48	@ 0x30
 8047d94:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8047d98:	4623      	mov	r3, r4
 8047d9a:	469a      	mov	sl, r3
 8047d9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8047da0:	b10a      	cbz	r2, 8047da6 <_vfiprintf_r+0x86>
 8047da2:	2a25      	cmp	r2, #37	@ 0x25
 8047da4:	d1f9      	bne.n	8047d9a <_vfiprintf_r+0x7a>
 8047da6:	ebba 0b04 	subs.w	fp, sl, r4
 8047daa:	d00b      	beq.n	8047dc4 <_vfiprintf_r+0xa4>
 8047dac:	465b      	mov	r3, fp
 8047dae:	4622      	mov	r2, r4
 8047db0:	4629      	mov	r1, r5
 8047db2:	4630      	mov	r0, r6
 8047db4:	f7ff ffa1 	bl	8047cfa <__sfputs_r>
 8047db8:	3001      	adds	r0, #1
 8047dba:	f000 80a7 	beq.w	8047f0c <_vfiprintf_r+0x1ec>
 8047dbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8047dc0:	445a      	add	r2, fp
 8047dc2:	9209      	str	r2, [sp, #36]	@ 0x24
 8047dc4:	f89a 3000 	ldrb.w	r3, [sl]
 8047dc8:	2b00      	cmp	r3, #0
 8047dca:	f000 809f 	beq.w	8047f0c <_vfiprintf_r+0x1ec>
 8047dce:	2300      	movs	r3, #0
 8047dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8047dd4:	f10a 0a01 	add.w	sl, sl, #1
 8047dd8:	9304      	str	r3, [sp, #16]
 8047dda:	9307      	str	r3, [sp, #28]
 8047ddc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8047de0:	931a      	str	r3, [sp, #104]	@ 0x68
 8047de2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8047de6:	4654      	mov	r4, sl
 8047de8:	2205      	movs	r2, #5
 8047dea:	4854      	ldr	r0, [pc, #336]	@ (8047f3c <_vfiprintf_r+0x21c>)
 8047dec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8047df0:	f000 fb90 	bl	8048514 <memchr>
 8047df4:	9a04      	ldr	r2, [sp, #16]
 8047df6:	b9d8      	cbnz	r0, 8047e30 <_vfiprintf_r+0x110>
 8047df8:	06d1      	lsls	r1, r2, #27
 8047dfa:	bf44      	itt	mi
 8047dfc:	2320      	movmi	r3, #32
 8047dfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8047e02:	0713      	lsls	r3, r2, #28
 8047e04:	bf44      	itt	mi
 8047e06:	232b      	movmi	r3, #43	@ 0x2b
 8047e08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8047e0c:	f89a 3000 	ldrb.w	r3, [sl]
 8047e10:	2b2a      	cmp	r3, #42	@ 0x2a
 8047e12:	d015      	beq.n	8047e40 <_vfiprintf_r+0x120>
 8047e14:	9a07      	ldr	r2, [sp, #28]
 8047e16:	4654      	mov	r4, sl
 8047e18:	2000      	movs	r0, #0
 8047e1a:	f04f 0c0a 	mov.w	ip, #10
 8047e1e:	4621      	mov	r1, r4
 8047e20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8047e24:	3b30      	subs	r3, #48	@ 0x30
 8047e26:	2b09      	cmp	r3, #9
 8047e28:	d94b      	bls.n	8047ec2 <_vfiprintf_r+0x1a2>
 8047e2a:	b1b0      	cbz	r0, 8047e5a <_vfiprintf_r+0x13a>
 8047e2c:	9207      	str	r2, [sp, #28]
 8047e2e:	e014      	b.n	8047e5a <_vfiprintf_r+0x13a>
 8047e30:	eba0 0308 	sub.w	r3, r0, r8
 8047e34:	46a2      	mov	sl, r4
 8047e36:	fa09 f303 	lsl.w	r3, r9, r3
 8047e3a:	4313      	orrs	r3, r2
 8047e3c:	9304      	str	r3, [sp, #16]
 8047e3e:	e7d2      	b.n	8047de6 <_vfiprintf_r+0xc6>
 8047e40:	9b03      	ldr	r3, [sp, #12]
 8047e42:	1d19      	adds	r1, r3, #4
 8047e44:	681b      	ldr	r3, [r3, #0]
 8047e46:	2b00      	cmp	r3, #0
 8047e48:	9103      	str	r1, [sp, #12]
 8047e4a:	bfbb      	ittet	lt
 8047e4c:	425b      	neglt	r3, r3
 8047e4e:	f042 0202 	orrlt.w	r2, r2, #2
 8047e52:	9307      	strge	r3, [sp, #28]
 8047e54:	9307      	strlt	r3, [sp, #28]
 8047e56:	bfb8      	it	lt
 8047e58:	9204      	strlt	r2, [sp, #16]
 8047e5a:	7823      	ldrb	r3, [r4, #0]
 8047e5c:	2b2e      	cmp	r3, #46	@ 0x2e
 8047e5e:	d10a      	bne.n	8047e76 <_vfiprintf_r+0x156>
 8047e60:	7863      	ldrb	r3, [r4, #1]
 8047e62:	2b2a      	cmp	r3, #42	@ 0x2a
 8047e64:	d132      	bne.n	8047ecc <_vfiprintf_r+0x1ac>
 8047e66:	9b03      	ldr	r3, [sp, #12]
 8047e68:	3402      	adds	r4, #2
 8047e6a:	1d1a      	adds	r2, r3, #4
 8047e6c:	681b      	ldr	r3, [r3, #0]
 8047e6e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8047e72:	9203      	str	r2, [sp, #12]
 8047e74:	9305      	str	r3, [sp, #20]
 8047e76:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8047f4c <_vfiprintf_r+0x22c>
 8047e7a:	2203      	movs	r2, #3
 8047e7c:	7821      	ldrb	r1, [r4, #0]
 8047e7e:	4650      	mov	r0, sl
 8047e80:	f000 fb48 	bl	8048514 <memchr>
 8047e84:	b138      	cbz	r0, 8047e96 <_vfiprintf_r+0x176>
 8047e86:	eba0 000a 	sub.w	r0, r0, sl
 8047e8a:	2240      	movs	r2, #64	@ 0x40
 8047e8c:	9b04      	ldr	r3, [sp, #16]
 8047e8e:	3401      	adds	r4, #1
 8047e90:	4082      	lsls	r2, r0
 8047e92:	4313      	orrs	r3, r2
 8047e94:	9304      	str	r3, [sp, #16]
 8047e96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8047e9a:	2206      	movs	r2, #6
 8047e9c:	4828      	ldr	r0, [pc, #160]	@ (8047f40 <_vfiprintf_r+0x220>)
 8047e9e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8047ea2:	f000 fb37 	bl	8048514 <memchr>
 8047ea6:	2800      	cmp	r0, #0
 8047ea8:	d03f      	beq.n	8047f2a <_vfiprintf_r+0x20a>
 8047eaa:	4b26      	ldr	r3, [pc, #152]	@ (8047f44 <_vfiprintf_r+0x224>)
 8047eac:	bb1b      	cbnz	r3, 8047ef6 <_vfiprintf_r+0x1d6>
 8047eae:	9b03      	ldr	r3, [sp, #12]
 8047eb0:	3307      	adds	r3, #7
 8047eb2:	f023 0307 	bic.w	r3, r3, #7
 8047eb6:	3308      	adds	r3, #8
 8047eb8:	9303      	str	r3, [sp, #12]
 8047eba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8047ebc:	443b      	add	r3, r7
 8047ebe:	9309      	str	r3, [sp, #36]	@ 0x24
 8047ec0:	e76a      	b.n	8047d98 <_vfiprintf_r+0x78>
 8047ec2:	fb0c 3202 	mla	r2, ip, r2, r3
 8047ec6:	460c      	mov	r4, r1
 8047ec8:	2001      	movs	r0, #1
 8047eca:	e7a8      	b.n	8047e1e <_vfiprintf_r+0xfe>
 8047ecc:	2300      	movs	r3, #0
 8047ece:	3401      	adds	r4, #1
 8047ed0:	f04f 0c0a 	mov.w	ip, #10
 8047ed4:	4619      	mov	r1, r3
 8047ed6:	9305      	str	r3, [sp, #20]
 8047ed8:	4620      	mov	r0, r4
 8047eda:	f810 2b01 	ldrb.w	r2, [r0], #1
 8047ede:	3a30      	subs	r2, #48	@ 0x30
 8047ee0:	2a09      	cmp	r2, #9
 8047ee2:	d903      	bls.n	8047eec <_vfiprintf_r+0x1cc>
 8047ee4:	2b00      	cmp	r3, #0
 8047ee6:	d0c6      	beq.n	8047e76 <_vfiprintf_r+0x156>
 8047ee8:	9105      	str	r1, [sp, #20]
 8047eea:	e7c4      	b.n	8047e76 <_vfiprintf_r+0x156>
 8047eec:	fb0c 2101 	mla	r1, ip, r1, r2
 8047ef0:	4604      	mov	r4, r0
 8047ef2:	2301      	movs	r3, #1
 8047ef4:	e7f0      	b.n	8047ed8 <_vfiprintf_r+0x1b8>
 8047ef6:	ab03      	add	r3, sp, #12
 8047ef8:	462a      	mov	r2, r5
 8047efa:	a904      	add	r1, sp, #16
 8047efc:	4630      	mov	r0, r6
 8047efe:	9300      	str	r3, [sp, #0]
 8047f00:	4b11      	ldr	r3, [pc, #68]	@ (8047f48 <_vfiprintf_r+0x228>)
 8047f02:	f3af 8000 	nop.w
 8047f06:	4607      	mov	r7, r0
 8047f08:	1c78      	adds	r0, r7, #1
 8047f0a:	d1d6      	bne.n	8047eba <_vfiprintf_r+0x19a>
 8047f0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8047f0e:	07d9      	lsls	r1, r3, #31
 8047f10:	d405      	bmi.n	8047f1e <_vfiprintf_r+0x1fe>
 8047f12:	89ab      	ldrh	r3, [r5, #12]
 8047f14:	059a      	lsls	r2, r3, #22
 8047f16:	d402      	bmi.n	8047f1e <_vfiprintf_r+0x1fe>
 8047f18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8047f1a:	f7ff fdd1 	bl	8047ac0 <__retarget_lock_release_recursive>
 8047f1e:	89ab      	ldrh	r3, [r5, #12]
 8047f20:	065b      	lsls	r3, r3, #25
 8047f22:	f53f af1f 	bmi.w	8047d64 <_vfiprintf_r+0x44>
 8047f26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8047f28:	e71e      	b.n	8047d68 <_vfiprintf_r+0x48>
 8047f2a:	ab03      	add	r3, sp, #12
 8047f2c:	462a      	mov	r2, r5
 8047f2e:	a904      	add	r1, sp, #16
 8047f30:	4630      	mov	r0, r6
 8047f32:	9300      	str	r3, [sp, #0]
 8047f34:	4b04      	ldr	r3, [pc, #16]	@ (8047f48 <_vfiprintf_r+0x228>)
 8047f36:	f000 f87d 	bl	8048034 <_printf_i>
 8047f3a:	e7e4      	b.n	8047f06 <_vfiprintf_r+0x1e6>
 8047f3c:	080487cc 	.word	0x080487cc
 8047f40:	080487d6 	.word	0x080487d6
 8047f44:	00000000 	.word	0x00000000
 8047f48:	08047cfb 	.word	0x08047cfb
 8047f4c:	080487d2 	.word	0x080487d2

08047f50 <_printf_common>:
 8047f50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8047f54:	4616      	mov	r6, r2
 8047f56:	4698      	mov	r8, r3
 8047f58:	688a      	ldr	r2, [r1, #8]
 8047f5a:	4607      	mov	r7, r0
 8047f5c:	690b      	ldr	r3, [r1, #16]
 8047f5e:	460c      	mov	r4, r1
 8047f60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8047f64:	4293      	cmp	r3, r2
 8047f66:	bfb8      	it	lt
 8047f68:	4613      	movlt	r3, r2
 8047f6a:	6033      	str	r3, [r6, #0]
 8047f6c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8047f70:	b10a      	cbz	r2, 8047f76 <_printf_common+0x26>
 8047f72:	3301      	adds	r3, #1
 8047f74:	6033      	str	r3, [r6, #0]
 8047f76:	6823      	ldr	r3, [r4, #0]
 8047f78:	0699      	lsls	r1, r3, #26
 8047f7a:	bf42      	ittt	mi
 8047f7c:	6833      	ldrmi	r3, [r6, #0]
 8047f7e:	3302      	addmi	r3, #2
 8047f80:	6033      	strmi	r3, [r6, #0]
 8047f82:	6825      	ldr	r5, [r4, #0]
 8047f84:	f015 0506 	ands.w	r5, r5, #6
 8047f88:	d106      	bne.n	8047f98 <_printf_common+0x48>
 8047f8a:	f104 0a19 	add.w	sl, r4, #25
 8047f8e:	68e3      	ldr	r3, [r4, #12]
 8047f90:	6832      	ldr	r2, [r6, #0]
 8047f92:	1a9b      	subs	r3, r3, r2
 8047f94:	42ab      	cmp	r3, r5
 8047f96:	dc2b      	bgt.n	8047ff0 <_printf_common+0xa0>
 8047f98:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8047f9c:	6822      	ldr	r2, [r4, #0]
 8047f9e:	3b00      	subs	r3, #0
 8047fa0:	bf18      	it	ne
 8047fa2:	2301      	movne	r3, #1
 8047fa4:	0692      	lsls	r2, r2, #26
 8047fa6:	d430      	bmi.n	804800a <_printf_common+0xba>
 8047fa8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8047fac:	4641      	mov	r1, r8
 8047fae:	4638      	mov	r0, r7
 8047fb0:	47c8      	blx	r9
 8047fb2:	3001      	adds	r0, #1
 8047fb4:	d023      	beq.n	8047ffe <_printf_common+0xae>
 8047fb6:	6823      	ldr	r3, [r4, #0]
 8047fb8:	341a      	adds	r4, #26
 8047fba:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8047fbe:	f003 0306 	and.w	r3, r3, #6
 8047fc2:	2b04      	cmp	r3, #4
 8047fc4:	bf0a      	itet	eq
 8047fc6:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8047fca:	2500      	movne	r5, #0
 8047fcc:	6833      	ldreq	r3, [r6, #0]
 8047fce:	f04f 0600 	mov.w	r6, #0
 8047fd2:	bf08      	it	eq
 8047fd4:	1aed      	subeq	r5, r5, r3
 8047fd6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8047fda:	bf08      	it	eq
 8047fdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8047fe0:	4293      	cmp	r3, r2
 8047fe2:	bfc4      	itt	gt
 8047fe4:	1a9b      	subgt	r3, r3, r2
 8047fe6:	18ed      	addgt	r5, r5, r3
 8047fe8:	42b5      	cmp	r5, r6
 8047fea:	d11a      	bne.n	8048022 <_printf_common+0xd2>
 8047fec:	2000      	movs	r0, #0
 8047fee:	e008      	b.n	8048002 <_printf_common+0xb2>
 8047ff0:	2301      	movs	r3, #1
 8047ff2:	4652      	mov	r2, sl
 8047ff4:	4641      	mov	r1, r8
 8047ff6:	4638      	mov	r0, r7
 8047ff8:	47c8      	blx	r9
 8047ffa:	3001      	adds	r0, #1
 8047ffc:	d103      	bne.n	8048006 <_printf_common+0xb6>
 8047ffe:	f04f 30ff 	mov.w	r0, #4294967295
 8048002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8048006:	3501      	adds	r5, #1
 8048008:	e7c1      	b.n	8047f8e <_printf_common+0x3e>
 804800a:	18e1      	adds	r1, r4, r3
 804800c:	1c5a      	adds	r2, r3, #1
 804800e:	2030      	movs	r0, #48	@ 0x30
 8048010:	3302      	adds	r3, #2
 8048012:	4422      	add	r2, r4
 8048014:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8048018:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 804801c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8048020:	e7c2      	b.n	8047fa8 <_printf_common+0x58>
 8048022:	2301      	movs	r3, #1
 8048024:	4622      	mov	r2, r4
 8048026:	4641      	mov	r1, r8
 8048028:	4638      	mov	r0, r7
 804802a:	47c8      	blx	r9
 804802c:	3001      	adds	r0, #1
 804802e:	d0e6      	beq.n	8047ffe <_printf_common+0xae>
 8048030:	3601      	adds	r6, #1
 8048032:	e7d9      	b.n	8047fe8 <_printf_common+0x98>

08048034 <_printf_i>:
 8048034:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8048038:	7e0f      	ldrb	r7, [r1, #24]
 804803a:	4691      	mov	r9, r2
 804803c:	4680      	mov	r8, r0
 804803e:	460c      	mov	r4, r1
 8048040:	2f78      	cmp	r7, #120	@ 0x78
 8048042:	469a      	mov	sl, r3
 8048044:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8048046:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 804804a:	d807      	bhi.n	804805c <_printf_i+0x28>
 804804c:	2f62      	cmp	r7, #98	@ 0x62
 804804e:	d80a      	bhi.n	8048066 <_printf_i+0x32>
 8048050:	2f00      	cmp	r7, #0
 8048052:	f000 80d2 	beq.w	80481fa <_printf_i+0x1c6>
 8048056:	2f58      	cmp	r7, #88	@ 0x58
 8048058:	f000 80b9 	beq.w	80481ce <_printf_i+0x19a>
 804805c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8048060:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8048064:	e03a      	b.n	80480dc <_printf_i+0xa8>
 8048066:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 804806a:	2b15      	cmp	r3, #21
 804806c:	d8f6      	bhi.n	804805c <_printf_i+0x28>
 804806e:	a101      	add	r1, pc, #4	@ (adr r1, 8048074 <_printf_i+0x40>)
 8048070:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8048074:	080480cd 	.word	0x080480cd
 8048078:	080480e1 	.word	0x080480e1
 804807c:	0804805d 	.word	0x0804805d
 8048080:	0804805d 	.word	0x0804805d
 8048084:	0804805d 	.word	0x0804805d
 8048088:	0804805d 	.word	0x0804805d
 804808c:	080480e1 	.word	0x080480e1
 8048090:	0804805d 	.word	0x0804805d
 8048094:	0804805d 	.word	0x0804805d
 8048098:	0804805d 	.word	0x0804805d
 804809c:	0804805d 	.word	0x0804805d
 80480a0:	080481e1 	.word	0x080481e1
 80480a4:	0804810b 	.word	0x0804810b
 80480a8:	0804819b 	.word	0x0804819b
 80480ac:	0804805d 	.word	0x0804805d
 80480b0:	0804805d 	.word	0x0804805d
 80480b4:	08048203 	.word	0x08048203
 80480b8:	0804805d 	.word	0x0804805d
 80480bc:	0804810b 	.word	0x0804810b
 80480c0:	0804805d 	.word	0x0804805d
 80480c4:	0804805d 	.word	0x0804805d
 80480c8:	080481a3 	.word	0x080481a3
 80480cc:	6833      	ldr	r3, [r6, #0]
 80480ce:	1d1a      	adds	r2, r3, #4
 80480d0:	681b      	ldr	r3, [r3, #0]
 80480d2:	6032      	str	r2, [r6, #0]
 80480d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80480d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80480dc:	2301      	movs	r3, #1
 80480de:	e09d      	b.n	804821c <_printf_i+0x1e8>
 80480e0:	6833      	ldr	r3, [r6, #0]
 80480e2:	6820      	ldr	r0, [r4, #0]
 80480e4:	1d19      	adds	r1, r3, #4
 80480e6:	6031      	str	r1, [r6, #0]
 80480e8:	0606      	lsls	r6, r0, #24
 80480ea:	d501      	bpl.n	80480f0 <_printf_i+0xbc>
 80480ec:	681d      	ldr	r5, [r3, #0]
 80480ee:	e003      	b.n	80480f8 <_printf_i+0xc4>
 80480f0:	0645      	lsls	r5, r0, #25
 80480f2:	d5fb      	bpl.n	80480ec <_printf_i+0xb8>
 80480f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80480f8:	2d00      	cmp	r5, #0
 80480fa:	da03      	bge.n	8048104 <_printf_i+0xd0>
 80480fc:	232d      	movs	r3, #45	@ 0x2d
 80480fe:	426d      	negs	r5, r5
 8048100:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8048104:	4859      	ldr	r0, [pc, #356]	@ (804826c <_printf_i+0x238>)
 8048106:	230a      	movs	r3, #10
 8048108:	e011      	b.n	804812e <_printf_i+0xfa>
 804810a:	6821      	ldr	r1, [r4, #0]
 804810c:	6833      	ldr	r3, [r6, #0]
 804810e:	0608      	lsls	r0, r1, #24
 8048110:	f853 5b04 	ldr.w	r5, [r3], #4
 8048114:	d402      	bmi.n	804811c <_printf_i+0xe8>
 8048116:	0649      	lsls	r1, r1, #25
 8048118:	bf48      	it	mi
 804811a:	b2ad      	uxthmi	r5, r5
 804811c:	2f6f      	cmp	r7, #111	@ 0x6f
 804811e:	6033      	str	r3, [r6, #0]
 8048120:	4852      	ldr	r0, [pc, #328]	@ (804826c <_printf_i+0x238>)
 8048122:	bf14      	ite	ne
 8048124:	230a      	movne	r3, #10
 8048126:	2308      	moveq	r3, #8
 8048128:	2100      	movs	r1, #0
 804812a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 804812e:	6866      	ldr	r6, [r4, #4]
 8048130:	2e00      	cmp	r6, #0
 8048132:	60a6      	str	r6, [r4, #8]
 8048134:	bfa2      	ittt	ge
 8048136:	6821      	ldrge	r1, [r4, #0]
 8048138:	f021 0104 	bicge.w	r1, r1, #4
 804813c:	6021      	strge	r1, [r4, #0]
 804813e:	b90d      	cbnz	r5, 8048144 <_printf_i+0x110>
 8048140:	2e00      	cmp	r6, #0
 8048142:	d04b      	beq.n	80481dc <_printf_i+0x1a8>
 8048144:	4616      	mov	r6, r2
 8048146:	fbb5 f1f3 	udiv	r1, r5, r3
 804814a:	fb03 5711 	mls	r7, r3, r1, r5
 804814e:	5dc7      	ldrb	r7, [r0, r7]
 8048150:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8048154:	462f      	mov	r7, r5
 8048156:	460d      	mov	r5, r1
 8048158:	42bb      	cmp	r3, r7
 804815a:	d9f4      	bls.n	8048146 <_printf_i+0x112>
 804815c:	2b08      	cmp	r3, #8
 804815e:	d10b      	bne.n	8048178 <_printf_i+0x144>
 8048160:	6823      	ldr	r3, [r4, #0]
 8048162:	07df      	lsls	r7, r3, #31
 8048164:	d508      	bpl.n	8048178 <_printf_i+0x144>
 8048166:	6923      	ldr	r3, [r4, #16]
 8048168:	6861      	ldr	r1, [r4, #4]
 804816a:	4299      	cmp	r1, r3
 804816c:	bfde      	ittt	le
 804816e:	2330      	movle	r3, #48	@ 0x30
 8048170:	f806 3c01 	strble.w	r3, [r6, #-1]
 8048174:	f106 36ff 	addle.w	r6, r6, #4294967295
 8048178:	1b92      	subs	r2, r2, r6
 804817a:	6122      	str	r2, [r4, #16]
 804817c:	464b      	mov	r3, r9
 804817e:	aa03      	add	r2, sp, #12
 8048180:	4621      	mov	r1, r4
 8048182:	4640      	mov	r0, r8
 8048184:	f8cd a000 	str.w	sl, [sp]
 8048188:	f7ff fee2 	bl	8047f50 <_printf_common>
 804818c:	3001      	adds	r0, #1
 804818e:	d14a      	bne.n	8048226 <_printf_i+0x1f2>
 8048190:	f04f 30ff 	mov.w	r0, #4294967295
 8048194:	b004      	add	sp, #16
 8048196:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 804819a:	6823      	ldr	r3, [r4, #0]
 804819c:	f043 0320 	orr.w	r3, r3, #32
 80481a0:	6023      	str	r3, [r4, #0]
 80481a2:	2778      	movs	r7, #120	@ 0x78
 80481a4:	4832      	ldr	r0, [pc, #200]	@ (8048270 <_printf_i+0x23c>)
 80481a6:	6823      	ldr	r3, [r4, #0]
 80481a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80481ac:	061f      	lsls	r7, r3, #24
 80481ae:	6831      	ldr	r1, [r6, #0]
 80481b0:	f851 5b04 	ldr.w	r5, [r1], #4
 80481b4:	d402      	bmi.n	80481bc <_printf_i+0x188>
 80481b6:	065f      	lsls	r7, r3, #25
 80481b8:	bf48      	it	mi
 80481ba:	b2ad      	uxthmi	r5, r5
 80481bc:	6031      	str	r1, [r6, #0]
 80481be:	07d9      	lsls	r1, r3, #31
 80481c0:	bf44      	itt	mi
 80481c2:	f043 0320 	orrmi.w	r3, r3, #32
 80481c6:	6023      	strmi	r3, [r4, #0]
 80481c8:	b11d      	cbz	r5, 80481d2 <_printf_i+0x19e>
 80481ca:	2310      	movs	r3, #16
 80481cc:	e7ac      	b.n	8048128 <_printf_i+0xf4>
 80481ce:	4827      	ldr	r0, [pc, #156]	@ (804826c <_printf_i+0x238>)
 80481d0:	e7e9      	b.n	80481a6 <_printf_i+0x172>
 80481d2:	6823      	ldr	r3, [r4, #0]
 80481d4:	f023 0320 	bic.w	r3, r3, #32
 80481d8:	6023      	str	r3, [r4, #0]
 80481da:	e7f6      	b.n	80481ca <_printf_i+0x196>
 80481dc:	4616      	mov	r6, r2
 80481de:	e7bd      	b.n	804815c <_printf_i+0x128>
 80481e0:	6833      	ldr	r3, [r6, #0]
 80481e2:	6825      	ldr	r5, [r4, #0]
 80481e4:	1d18      	adds	r0, r3, #4
 80481e6:	6961      	ldr	r1, [r4, #20]
 80481e8:	6030      	str	r0, [r6, #0]
 80481ea:	062e      	lsls	r6, r5, #24
 80481ec:	681b      	ldr	r3, [r3, #0]
 80481ee:	d501      	bpl.n	80481f4 <_printf_i+0x1c0>
 80481f0:	6019      	str	r1, [r3, #0]
 80481f2:	e002      	b.n	80481fa <_printf_i+0x1c6>
 80481f4:	0668      	lsls	r0, r5, #25
 80481f6:	d5fb      	bpl.n	80481f0 <_printf_i+0x1bc>
 80481f8:	8019      	strh	r1, [r3, #0]
 80481fa:	2300      	movs	r3, #0
 80481fc:	4616      	mov	r6, r2
 80481fe:	6123      	str	r3, [r4, #16]
 8048200:	e7bc      	b.n	804817c <_printf_i+0x148>
 8048202:	6833      	ldr	r3, [r6, #0]
 8048204:	2100      	movs	r1, #0
 8048206:	1d1a      	adds	r2, r3, #4
 8048208:	6032      	str	r2, [r6, #0]
 804820a:	681e      	ldr	r6, [r3, #0]
 804820c:	6862      	ldr	r2, [r4, #4]
 804820e:	4630      	mov	r0, r6
 8048210:	f000 f980 	bl	8048514 <memchr>
 8048214:	b108      	cbz	r0, 804821a <_printf_i+0x1e6>
 8048216:	1b80      	subs	r0, r0, r6
 8048218:	6060      	str	r0, [r4, #4]
 804821a:	6863      	ldr	r3, [r4, #4]
 804821c:	6123      	str	r3, [r4, #16]
 804821e:	2300      	movs	r3, #0
 8048220:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8048224:	e7aa      	b.n	804817c <_printf_i+0x148>
 8048226:	6923      	ldr	r3, [r4, #16]
 8048228:	4632      	mov	r2, r6
 804822a:	4649      	mov	r1, r9
 804822c:	4640      	mov	r0, r8
 804822e:	47d0      	blx	sl
 8048230:	3001      	adds	r0, #1
 8048232:	d0ad      	beq.n	8048190 <_printf_i+0x15c>
 8048234:	6823      	ldr	r3, [r4, #0]
 8048236:	079b      	lsls	r3, r3, #30
 8048238:	d413      	bmi.n	8048262 <_printf_i+0x22e>
 804823a:	68e0      	ldr	r0, [r4, #12]
 804823c:	9b03      	ldr	r3, [sp, #12]
 804823e:	4298      	cmp	r0, r3
 8048240:	bfb8      	it	lt
 8048242:	4618      	movlt	r0, r3
 8048244:	e7a6      	b.n	8048194 <_printf_i+0x160>
 8048246:	2301      	movs	r3, #1
 8048248:	4632      	mov	r2, r6
 804824a:	4649      	mov	r1, r9
 804824c:	4640      	mov	r0, r8
 804824e:	47d0      	blx	sl
 8048250:	3001      	adds	r0, #1
 8048252:	d09d      	beq.n	8048190 <_printf_i+0x15c>
 8048254:	3501      	adds	r5, #1
 8048256:	68e3      	ldr	r3, [r4, #12]
 8048258:	9903      	ldr	r1, [sp, #12]
 804825a:	1a5b      	subs	r3, r3, r1
 804825c:	42ab      	cmp	r3, r5
 804825e:	dcf2      	bgt.n	8048246 <_printf_i+0x212>
 8048260:	e7eb      	b.n	804823a <_printf_i+0x206>
 8048262:	2500      	movs	r5, #0
 8048264:	f104 0619 	add.w	r6, r4, #25
 8048268:	e7f5      	b.n	8048256 <_printf_i+0x222>
 804826a:	bf00      	nop
 804826c:	080487dd 	.word	0x080487dd
 8048270:	080487ee 	.word	0x080487ee

08048274 <__sflush_r>:
 8048274:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8048278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 804827c:	0716      	lsls	r6, r2, #28
 804827e:	4605      	mov	r5, r0
 8048280:	460c      	mov	r4, r1
 8048282:	d454      	bmi.n	804832e <__sflush_r+0xba>
 8048284:	684b      	ldr	r3, [r1, #4]
 8048286:	2b00      	cmp	r3, #0
 8048288:	dc02      	bgt.n	8048290 <__sflush_r+0x1c>
 804828a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 804828c:	2b00      	cmp	r3, #0
 804828e:	dd48      	ble.n	8048322 <__sflush_r+0xae>
 8048290:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8048292:	2e00      	cmp	r6, #0
 8048294:	d045      	beq.n	8048322 <__sflush_r+0xae>
 8048296:	2300      	movs	r3, #0
 8048298:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 804829c:	682f      	ldr	r7, [r5, #0]
 804829e:	6a21      	ldr	r1, [r4, #32]
 80482a0:	602b      	str	r3, [r5, #0]
 80482a2:	d030      	beq.n	8048306 <__sflush_r+0x92>
 80482a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80482a6:	89a3      	ldrh	r3, [r4, #12]
 80482a8:	0759      	lsls	r1, r3, #29
 80482aa:	d505      	bpl.n	80482b8 <__sflush_r+0x44>
 80482ac:	6863      	ldr	r3, [r4, #4]
 80482ae:	1ad2      	subs	r2, r2, r3
 80482b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80482b2:	b10b      	cbz	r3, 80482b8 <__sflush_r+0x44>
 80482b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80482b6:	1ad2      	subs	r2, r2, r3
 80482b8:	2300      	movs	r3, #0
 80482ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80482bc:	6a21      	ldr	r1, [r4, #32]
 80482be:	4628      	mov	r0, r5
 80482c0:	47b0      	blx	r6
 80482c2:	1c43      	adds	r3, r0, #1
 80482c4:	89a3      	ldrh	r3, [r4, #12]
 80482c6:	d106      	bne.n	80482d6 <__sflush_r+0x62>
 80482c8:	6829      	ldr	r1, [r5, #0]
 80482ca:	291d      	cmp	r1, #29
 80482cc:	d82b      	bhi.n	8048326 <__sflush_r+0xb2>
 80482ce:	4a2a      	ldr	r2, [pc, #168]	@ (8048378 <__sflush_r+0x104>)
 80482d0:	410a      	asrs	r2, r1
 80482d2:	07d6      	lsls	r6, r2, #31
 80482d4:	d427      	bmi.n	8048326 <__sflush_r+0xb2>
 80482d6:	2200      	movs	r2, #0
 80482d8:	04d9      	lsls	r1, r3, #19
 80482da:	6062      	str	r2, [r4, #4]
 80482dc:	6922      	ldr	r2, [r4, #16]
 80482de:	6022      	str	r2, [r4, #0]
 80482e0:	d504      	bpl.n	80482ec <__sflush_r+0x78>
 80482e2:	1c42      	adds	r2, r0, #1
 80482e4:	d101      	bne.n	80482ea <__sflush_r+0x76>
 80482e6:	682b      	ldr	r3, [r5, #0]
 80482e8:	b903      	cbnz	r3, 80482ec <__sflush_r+0x78>
 80482ea:	6560      	str	r0, [r4, #84]	@ 0x54
 80482ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80482ee:	602f      	str	r7, [r5, #0]
 80482f0:	b1b9      	cbz	r1, 8048322 <__sflush_r+0xae>
 80482f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80482f6:	4299      	cmp	r1, r3
 80482f8:	d002      	beq.n	8048300 <__sflush_r+0x8c>
 80482fa:	4628      	mov	r0, r5
 80482fc:	f7ff fbee 	bl	8047adc <_free_r>
 8048300:	2300      	movs	r3, #0
 8048302:	6363      	str	r3, [r4, #52]	@ 0x34
 8048304:	e00d      	b.n	8048322 <__sflush_r+0xae>
 8048306:	2301      	movs	r3, #1
 8048308:	4628      	mov	r0, r5
 804830a:	47b0      	blx	r6
 804830c:	4602      	mov	r2, r0
 804830e:	1c50      	adds	r0, r2, #1
 8048310:	d1c9      	bne.n	80482a6 <__sflush_r+0x32>
 8048312:	682b      	ldr	r3, [r5, #0]
 8048314:	2b00      	cmp	r3, #0
 8048316:	d0c6      	beq.n	80482a6 <__sflush_r+0x32>
 8048318:	2b1d      	cmp	r3, #29
 804831a:	d001      	beq.n	8048320 <__sflush_r+0xac>
 804831c:	2b16      	cmp	r3, #22
 804831e:	d11d      	bne.n	804835c <__sflush_r+0xe8>
 8048320:	602f      	str	r7, [r5, #0]
 8048322:	2000      	movs	r0, #0
 8048324:	e021      	b.n	804836a <__sflush_r+0xf6>
 8048326:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 804832a:	b21b      	sxth	r3, r3
 804832c:	e01a      	b.n	8048364 <__sflush_r+0xf0>
 804832e:	690f      	ldr	r7, [r1, #16]
 8048330:	2f00      	cmp	r7, #0
 8048332:	d0f6      	beq.n	8048322 <__sflush_r+0xae>
 8048334:	0793      	lsls	r3, r2, #30
 8048336:	680e      	ldr	r6, [r1, #0]
 8048338:	600f      	str	r7, [r1, #0]
 804833a:	bf0c      	ite	eq
 804833c:	694b      	ldreq	r3, [r1, #20]
 804833e:	2300      	movne	r3, #0
 8048340:	eba6 0807 	sub.w	r8, r6, r7
 8048344:	608b      	str	r3, [r1, #8]
 8048346:	f1b8 0f00 	cmp.w	r8, #0
 804834a:	ddea      	ble.n	8048322 <__sflush_r+0xae>
 804834c:	4643      	mov	r3, r8
 804834e:	463a      	mov	r2, r7
 8048350:	6a21      	ldr	r1, [r4, #32]
 8048352:	4628      	mov	r0, r5
 8048354:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8048356:	47b0      	blx	r6
 8048358:	2800      	cmp	r0, #0
 804835a:	dc08      	bgt.n	804836e <__sflush_r+0xfa>
 804835c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8048360:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8048364:	f04f 30ff 	mov.w	r0, #4294967295
 8048368:	81a3      	strh	r3, [r4, #12]
 804836a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 804836e:	4407      	add	r7, r0
 8048370:	eba8 0800 	sub.w	r8, r8, r0
 8048374:	e7e7      	b.n	8048346 <__sflush_r+0xd2>
 8048376:	bf00      	nop
 8048378:	dfbffffe 	.word	0xdfbffffe

0804837c <_fflush_r>:
 804837c:	b538      	push	{r3, r4, r5, lr}
 804837e:	690b      	ldr	r3, [r1, #16]
 8048380:	4605      	mov	r5, r0
 8048382:	460c      	mov	r4, r1
 8048384:	b913      	cbnz	r3, 804838c <_fflush_r+0x10>
 8048386:	2500      	movs	r5, #0
 8048388:	4628      	mov	r0, r5
 804838a:	bd38      	pop	{r3, r4, r5, pc}
 804838c:	b118      	cbz	r0, 8048396 <_fflush_r+0x1a>
 804838e:	6a03      	ldr	r3, [r0, #32]
 8048390:	b90b      	cbnz	r3, 8048396 <_fflush_r+0x1a>
 8048392:	f7ff fa8f 	bl	80478b4 <__sinit>
 8048396:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 804839a:	2b00      	cmp	r3, #0
 804839c:	d0f3      	beq.n	8048386 <_fflush_r+0xa>
 804839e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80483a0:	07d0      	lsls	r0, r2, #31
 80483a2:	d404      	bmi.n	80483ae <_fflush_r+0x32>
 80483a4:	0599      	lsls	r1, r3, #22
 80483a6:	d402      	bmi.n	80483ae <_fflush_r+0x32>
 80483a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80483aa:	f7ff fb88 	bl	8047abe <__retarget_lock_acquire_recursive>
 80483ae:	4628      	mov	r0, r5
 80483b0:	4621      	mov	r1, r4
 80483b2:	f7ff ff5f 	bl	8048274 <__sflush_r>
 80483b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80483b8:	4605      	mov	r5, r0
 80483ba:	07da      	lsls	r2, r3, #31
 80483bc:	d4e4      	bmi.n	8048388 <_fflush_r+0xc>
 80483be:	89a3      	ldrh	r3, [r4, #12]
 80483c0:	059b      	lsls	r3, r3, #22
 80483c2:	d4e1      	bmi.n	8048388 <_fflush_r+0xc>
 80483c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80483c6:	f7ff fb7b 	bl	8047ac0 <__retarget_lock_release_recursive>
 80483ca:	e7dd      	b.n	8048388 <_fflush_r+0xc>

080483cc <__swbuf_r>:
 80483cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80483ce:	460e      	mov	r6, r1
 80483d0:	4614      	mov	r4, r2
 80483d2:	4605      	mov	r5, r0
 80483d4:	b118      	cbz	r0, 80483de <__swbuf_r+0x12>
 80483d6:	6a03      	ldr	r3, [r0, #32]
 80483d8:	b90b      	cbnz	r3, 80483de <__swbuf_r+0x12>
 80483da:	f7ff fa6b 	bl	80478b4 <__sinit>
 80483de:	69a3      	ldr	r3, [r4, #24]
 80483e0:	60a3      	str	r3, [r4, #8]
 80483e2:	89a3      	ldrh	r3, [r4, #12]
 80483e4:	071a      	lsls	r2, r3, #28
 80483e6:	d501      	bpl.n	80483ec <__swbuf_r+0x20>
 80483e8:	6923      	ldr	r3, [r4, #16]
 80483ea:	b943      	cbnz	r3, 80483fe <__swbuf_r+0x32>
 80483ec:	4621      	mov	r1, r4
 80483ee:	4628      	mov	r0, r5
 80483f0:	f000 f82a 	bl	8048448 <__swsetup_r>
 80483f4:	b118      	cbz	r0, 80483fe <__swbuf_r+0x32>
 80483f6:	f04f 37ff 	mov.w	r7, #4294967295
 80483fa:	4638      	mov	r0, r7
 80483fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80483fe:	6823      	ldr	r3, [r4, #0]
 8048400:	b2f6      	uxtb	r6, r6
 8048402:	6922      	ldr	r2, [r4, #16]
 8048404:	4637      	mov	r7, r6
 8048406:	1a98      	subs	r0, r3, r2
 8048408:	6963      	ldr	r3, [r4, #20]
 804840a:	4283      	cmp	r3, r0
 804840c:	dc05      	bgt.n	804841a <__swbuf_r+0x4e>
 804840e:	4621      	mov	r1, r4
 8048410:	4628      	mov	r0, r5
 8048412:	f7ff ffb3 	bl	804837c <_fflush_r>
 8048416:	2800      	cmp	r0, #0
 8048418:	d1ed      	bne.n	80483f6 <__swbuf_r+0x2a>
 804841a:	68a3      	ldr	r3, [r4, #8]
 804841c:	3b01      	subs	r3, #1
 804841e:	60a3      	str	r3, [r4, #8]
 8048420:	6823      	ldr	r3, [r4, #0]
 8048422:	1c5a      	adds	r2, r3, #1
 8048424:	6022      	str	r2, [r4, #0]
 8048426:	701e      	strb	r6, [r3, #0]
 8048428:	1c43      	adds	r3, r0, #1
 804842a:	6962      	ldr	r2, [r4, #20]
 804842c:	429a      	cmp	r2, r3
 804842e:	d004      	beq.n	804843a <__swbuf_r+0x6e>
 8048430:	89a3      	ldrh	r3, [r4, #12]
 8048432:	07db      	lsls	r3, r3, #31
 8048434:	d5e1      	bpl.n	80483fa <__swbuf_r+0x2e>
 8048436:	2e0a      	cmp	r6, #10
 8048438:	d1df      	bne.n	80483fa <__swbuf_r+0x2e>
 804843a:	4621      	mov	r1, r4
 804843c:	4628      	mov	r0, r5
 804843e:	f7ff ff9d 	bl	804837c <_fflush_r>
 8048442:	2800      	cmp	r0, #0
 8048444:	d0d9      	beq.n	80483fa <__swbuf_r+0x2e>
 8048446:	e7d6      	b.n	80483f6 <__swbuf_r+0x2a>

08048448 <__swsetup_r>:
 8048448:	b538      	push	{r3, r4, r5, lr}
 804844a:	4b29      	ldr	r3, [pc, #164]	@ (80484f0 <__swsetup_r+0xa8>)
 804844c:	4605      	mov	r5, r0
 804844e:	460c      	mov	r4, r1
 8048450:	6818      	ldr	r0, [r3, #0]
 8048452:	b118      	cbz	r0, 804845c <__swsetup_r+0x14>
 8048454:	6a03      	ldr	r3, [r0, #32]
 8048456:	b90b      	cbnz	r3, 804845c <__swsetup_r+0x14>
 8048458:	f7ff fa2c 	bl	80478b4 <__sinit>
 804845c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8048460:	0719      	lsls	r1, r3, #28
 8048462:	d422      	bmi.n	80484aa <__swsetup_r+0x62>
 8048464:	06da      	lsls	r2, r3, #27
 8048466:	d407      	bmi.n	8048478 <__swsetup_r+0x30>
 8048468:	2209      	movs	r2, #9
 804846a:	602a      	str	r2, [r5, #0]
 804846c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8048470:	f04f 30ff 	mov.w	r0, #4294967295
 8048474:	81a3      	strh	r3, [r4, #12]
 8048476:	e033      	b.n	80484e0 <__swsetup_r+0x98>
 8048478:	0758      	lsls	r0, r3, #29
 804847a:	d512      	bpl.n	80484a2 <__swsetup_r+0x5a>
 804847c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 804847e:	b141      	cbz	r1, 8048492 <__swsetup_r+0x4a>
 8048480:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8048484:	4299      	cmp	r1, r3
 8048486:	d002      	beq.n	804848e <__swsetup_r+0x46>
 8048488:	4628      	mov	r0, r5
 804848a:	f7ff fb27 	bl	8047adc <_free_r>
 804848e:	2300      	movs	r3, #0
 8048490:	6363      	str	r3, [r4, #52]	@ 0x34
 8048492:	89a3      	ldrh	r3, [r4, #12]
 8048494:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8048498:	81a3      	strh	r3, [r4, #12]
 804849a:	2300      	movs	r3, #0
 804849c:	6063      	str	r3, [r4, #4]
 804849e:	6923      	ldr	r3, [r4, #16]
 80484a0:	6023      	str	r3, [r4, #0]
 80484a2:	89a3      	ldrh	r3, [r4, #12]
 80484a4:	f043 0308 	orr.w	r3, r3, #8
 80484a8:	81a3      	strh	r3, [r4, #12]
 80484aa:	6923      	ldr	r3, [r4, #16]
 80484ac:	b94b      	cbnz	r3, 80484c2 <__swsetup_r+0x7a>
 80484ae:	89a3      	ldrh	r3, [r4, #12]
 80484b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80484b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80484b8:	d003      	beq.n	80484c2 <__swsetup_r+0x7a>
 80484ba:	4621      	mov	r1, r4
 80484bc:	4628      	mov	r0, r5
 80484be:	f000 f85c 	bl	804857a <__smakebuf_r>
 80484c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80484c6:	f013 0201 	ands.w	r2, r3, #1
 80484ca:	d00a      	beq.n	80484e2 <__swsetup_r+0x9a>
 80484cc:	2200      	movs	r2, #0
 80484ce:	60a2      	str	r2, [r4, #8]
 80484d0:	6962      	ldr	r2, [r4, #20]
 80484d2:	4252      	negs	r2, r2
 80484d4:	61a2      	str	r2, [r4, #24]
 80484d6:	6922      	ldr	r2, [r4, #16]
 80484d8:	b942      	cbnz	r2, 80484ec <__swsetup_r+0xa4>
 80484da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80484de:	d1c5      	bne.n	804846c <__swsetup_r+0x24>
 80484e0:	bd38      	pop	{r3, r4, r5, pc}
 80484e2:	0799      	lsls	r1, r3, #30
 80484e4:	bf58      	it	pl
 80484e6:	6962      	ldrpl	r2, [r4, #20]
 80484e8:	60a2      	str	r2, [r4, #8]
 80484ea:	e7f4      	b.n	80484d6 <__swsetup_r+0x8e>
 80484ec:	2000      	movs	r0, #0
 80484ee:	e7f7      	b.n	80484e0 <__swsetup_r+0x98>
 80484f0:	20018030 	.word	0x20018030

080484f4 <_sbrk_r>:
 80484f4:	b538      	push	{r3, r4, r5, lr}
 80484f6:	2300      	movs	r3, #0
 80484f8:	4d05      	ldr	r5, [pc, #20]	@ (8048510 <_sbrk_r+0x1c>)
 80484fa:	4604      	mov	r4, r0
 80484fc:	4608      	mov	r0, r1
 80484fe:	602b      	str	r3, [r5, #0]
 8048500:	f7f8 fc10 	bl	8040d24 <_sbrk>
 8048504:	1c43      	adds	r3, r0, #1
 8048506:	d102      	bne.n	804850e <_sbrk_r+0x1a>
 8048508:	682b      	ldr	r3, [r5, #0]
 804850a:	b103      	cbz	r3, 804850e <_sbrk_r+0x1a>
 804850c:	6023      	str	r3, [r4, #0]
 804850e:	bd38      	pop	{r3, r4, r5, pc}
 8048510:	2001b9c8 	.word	0x2001b9c8

08048514 <memchr>:
 8048514:	b2c9      	uxtb	r1, r1
 8048516:	4603      	mov	r3, r0
 8048518:	4402      	add	r2, r0
 804851a:	b510      	push	{r4, lr}
 804851c:	4293      	cmp	r3, r2
 804851e:	4618      	mov	r0, r3
 8048520:	d101      	bne.n	8048526 <memchr+0x12>
 8048522:	2000      	movs	r0, #0
 8048524:	e003      	b.n	804852e <memchr+0x1a>
 8048526:	7804      	ldrb	r4, [r0, #0]
 8048528:	3301      	adds	r3, #1
 804852a:	428c      	cmp	r4, r1
 804852c:	d1f6      	bne.n	804851c <memchr+0x8>
 804852e:	bd10      	pop	{r4, pc}

08048530 <__swhatbuf_r>:
 8048530:	b570      	push	{r4, r5, r6, lr}
 8048532:	460c      	mov	r4, r1
 8048534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8048538:	b096      	sub	sp, #88	@ 0x58
 804853a:	4615      	mov	r5, r2
 804853c:	2900      	cmp	r1, #0
 804853e:	461e      	mov	r6, r3
 8048540:	da0c      	bge.n	804855c <__swhatbuf_r+0x2c>
 8048542:	89a3      	ldrh	r3, [r4, #12]
 8048544:	2100      	movs	r1, #0
 8048546:	f013 0f80 	tst.w	r3, #128	@ 0x80
 804854a:	bf14      	ite	ne
 804854c:	2340      	movne	r3, #64	@ 0x40
 804854e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8048552:	2000      	movs	r0, #0
 8048554:	6031      	str	r1, [r6, #0]
 8048556:	602b      	str	r3, [r5, #0]
 8048558:	b016      	add	sp, #88	@ 0x58
 804855a:	bd70      	pop	{r4, r5, r6, pc}
 804855c:	466a      	mov	r2, sp
 804855e:	f000 f849 	bl	80485f4 <_fstat_r>
 8048562:	2800      	cmp	r0, #0
 8048564:	dbed      	blt.n	8048542 <__swhatbuf_r+0x12>
 8048566:	9901      	ldr	r1, [sp, #4]
 8048568:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 804856c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8048570:	4259      	negs	r1, r3
 8048572:	4159      	adcs	r1, r3
 8048574:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8048578:	e7eb      	b.n	8048552 <__swhatbuf_r+0x22>

0804857a <__smakebuf_r>:
 804857a:	898b      	ldrh	r3, [r1, #12]
 804857c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 804857e:	079d      	lsls	r5, r3, #30
 8048580:	4606      	mov	r6, r0
 8048582:	460c      	mov	r4, r1
 8048584:	d507      	bpl.n	8048596 <__smakebuf_r+0x1c>
 8048586:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 804858a:	6023      	str	r3, [r4, #0]
 804858c:	6123      	str	r3, [r4, #16]
 804858e:	2301      	movs	r3, #1
 8048590:	6163      	str	r3, [r4, #20]
 8048592:	b003      	add	sp, #12
 8048594:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8048596:	ab01      	add	r3, sp, #4
 8048598:	466a      	mov	r2, sp
 804859a:	f7ff ffc9 	bl	8048530 <__swhatbuf_r>
 804859e:	9f00      	ldr	r7, [sp, #0]
 80485a0:	4605      	mov	r5, r0
 80485a2:	4630      	mov	r0, r6
 80485a4:	4639      	mov	r1, r7
 80485a6:	f7ff fb05 	bl	8047bb4 <_malloc_r>
 80485aa:	b948      	cbnz	r0, 80485c0 <__smakebuf_r+0x46>
 80485ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80485b0:	059a      	lsls	r2, r3, #22
 80485b2:	d4ee      	bmi.n	8048592 <__smakebuf_r+0x18>
 80485b4:	f023 0303 	bic.w	r3, r3, #3
 80485b8:	f043 0302 	orr.w	r3, r3, #2
 80485bc:	81a3      	strh	r3, [r4, #12]
 80485be:	e7e2      	b.n	8048586 <__smakebuf_r+0xc>
 80485c0:	89a3      	ldrh	r3, [r4, #12]
 80485c2:	6020      	str	r0, [r4, #0]
 80485c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80485c8:	81a3      	strh	r3, [r4, #12]
 80485ca:	9b01      	ldr	r3, [sp, #4]
 80485cc:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80485d0:	b15b      	cbz	r3, 80485ea <__smakebuf_r+0x70>
 80485d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80485d6:	4630      	mov	r0, r6
 80485d8:	f000 f81e 	bl	8048618 <_isatty_r>
 80485dc:	b128      	cbz	r0, 80485ea <__smakebuf_r+0x70>
 80485de:	89a3      	ldrh	r3, [r4, #12]
 80485e0:	f023 0303 	bic.w	r3, r3, #3
 80485e4:	f043 0301 	orr.w	r3, r3, #1
 80485e8:	81a3      	strh	r3, [r4, #12]
 80485ea:	89a3      	ldrh	r3, [r4, #12]
 80485ec:	431d      	orrs	r5, r3
 80485ee:	81a5      	strh	r5, [r4, #12]
 80485f0:	e7cf      	b.n	8048592 <__smakebuf_r+0x18>
	...

080485f4 <_fstat_r>:
 80485f4:	b538      	push	{r3, r4, r5, lr}
 80485f6:	2300      	movs	r3, #0
 80485f8:	4d06      	ldr	r5, [pc, #24]	@ (8048614 <_fstat_r+0x20>)
 80485fa:	4604      	mov	r4, r0
 80485fc:	4608      	mov	r0, r1
 80485fe:	4611      	mov	r1, r2
 8048600:	602b      	str	r3, [r5, #0]
 8048602:	f7f8 fb66 	bl	8040cd2 <_fstat>
 8048606:	1c43      	adds	r3, r0, #1
 8048608:	d102      	bne.n	8048610 <_fstat_r+0x1c>
 804860a:	682b      	ldr	r3, [r5, #0]
 804860c:	b103      	cbz	r3, 8048610 <_fstat_r+0x1c>
 804860e:	6023      	str	r3, [r4, #0]
 8048610:	bd38      	pop	{r3, r4, r5, pc}
 8048612:	bf00      	nop
 8048614:	2001b9c8 	.word	0x2001b9c8

08048618 <_isatty_r>:
 8048618:	b538      	push	{r3, r4, r5, lr}
 804861a:	2300      	movs	r3, #0
 804861c:	4d05      	ldr	r5, [pc, #20]	@ (8048634 <_isatty_r+0x1c>)
 804861e:	4604      	mov	r4, r0
 8048620:	4608      	mov	r0, r1
 8048622:	602b      	str	r3, [r5, #0]
 8048624:	f7f8 fb65 	bl	8040cf2 <_isatty>
 8048628:	1c43      	adds	r3, r0, #1
 804862a:	d102      	bne.n	8048632 <_isatty_r+0x1a>
 804862c:	682b      	ldr	r3, [r5, #0]
 804862e:	b103      	cbz	r3, 8048632 <_isatty_r+0x1a>
 8048630:	6023      	str	r3, [r4, #0]
 8048632:	bd38      	pop	{r3, r4, r5, pc}
 8048634:	2001b9c8 	.word	0x2001b9c8

08048638 <_init>:
 8048638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 804863a:	bf00      	nop
 804863c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 804863e:	bc08      	pop	{r3}
 8048640:	469e      	mov	lr, r3
 8048642:	4770      	bx	lr

08048644 <_fini>:
 8048644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8048646:	bf00      	nop
 8048648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 804864a:	bc08      	pop	{r3}
 804864c:	469e      	mov	lr, r3
 804864e:	4770      	bx	lr

08048650 <__SECURE_SystemCoreClockUpdate_veneer>:
 8048650:	f85f f000 	ldr.w	pc, [pc]	@ 8048654 <__SECURE_SystemCoreClockUpdate_veneer+0x4>
 8048654:	0c03e011 	.word	0x0c03e011

08048658 <__SECURE_ShuffledHMAC_secure_veneer>:
 8048658:	f85f f000 	ldr.w	pc, [pc]	@ 804865c <__SECURE_ShuffledHMAC_secure_veneer+0x4>
 804865c:	0c03e039 	.word	0x0c03e039

08048660 <__SecureInit_DePrioritizeNSExceptions_veneer>:
 8048660:	f85f f000 	ldr.w	pc, [pc]	@ 8048664 <__SecureInit_DePrioritizeNSExceptions_veneer+0x4>
 8048664:	0c03e009 	.word	0x0c03e009

08048668 <__SecureContext_SaveContext_veneer>:
 8048668:	f85f f000 	ldr.w	pc, [pc]	@ 804866c <__SecureContext_SaveContext_veneer+0x4>
 804866c:	0c03e071 	.word	0x0c03e071

08048670 <__SecureContext_LoadContext_veneer>:
 8048670:	f85f f000 	ldr.w	pc, [pc]	@ 8048674 <__SecureContext_LoadContext_veneer+0x4>
 8048674:	0c03e059 	.word	0x0c03e059

08048678 <__SecureContext_Init_veneer>:
 8048678:	f85f f000 	ldr.w	pc, [pc]	@ 804867c <__SecureContext_Init_veneer+0x4>
 804867c:	0c03e041 	.word	0x0c03e041

08048680 <__SecureContext_AllocateContext_veneer>:
 8048680:	f85f f000 	ldr.w	pc, [pc]	@ 8048684 <__SecureContext_AllocateContext_veneer+0x4>
 8048684:	0c03e019 	.word	0x0c03e019

08048688 <__SecureContext_FreeContext_veneer>:
 8048688:	f85f f000 	ldr.w	pc, [pc]	@ 804868c <__SecureContext_FreeContext_veneer+0x4>
 804868c:	0c03e089 	.word	0x0c03e089
