[1] Apache Spark. http://spark.apache.org/.
[2] Distributed Matrix Library. https://github.
com/amplab/ml-matrix.
[3] DPDK Boosts Packet Processing, Performance,
and Throughput. http://www.intel.com/go/
dpdk.
[4] MemorySortJob. https://github.
com/kayousterhout/spark-1/blob/
monoDeadline/examples/src/main/scala/
org/apache/spark/examples/monotasks/
MemorySortJob.scala.
[5] Network Benchmarking Utility. https://github.
com/mellanox/sockperf.
[6] The Network Simulator - ns-2. http://www.isi.
edu/nsnam/ns/index.html.
[7] M. Adiletta, M. Rosenbluth, D. Bernstein, G. Wolrich, and H. Wilkinson. The Next Generation of
Intel IXP Network Processors. Intel Technology
Journal, 6(3):6–18, 2002.
[8] M. Al-Fares, R. Kapoor, G. Porter, S. Das, H. Weatherspoon, B. Prabhakar, and A. Vahdat. NetBump:
User-extensible Active Queue Management with
Bumps on the Wire. In ANCS, 2012.
[9] M. Alizadeh, T. Edsall, S. Dharmapurikar,
R. Vaidyanathan, K. Chu, A. Fingerhut, V. T. Lam,
F. Matus, R. Pan, N. Yadav, G. Varghese, et al.
CONGA: Distributed Congestion-Aware Load Balancing for Datacenters. In SIGCOMM, 2014.
[10] M. Alizadeh, A. Greenberg, D. A. Maltz, J. Padhye,
P. Patel, B. Prabhakar, S. Sengupta, and M. Sridharan. Data Center TCP (DCTCP). In SIGCOMM,
2010.
[11] M. Alizadeh, A. Kabbani, T. Edsall, B. Prabhakar,
A. Vahdat, and M. Yasuda. Less is More: Trading a
little Bandwidth for Ultra-Low Latency in the Data
Center. In NSDI, 2012.
[12] M. Alizadeh, S. Yang, M. Sharif, S. Katti, N. McKeown, B. Prabhakar, and S. Shenker. pFabric: Minimal Near-Optimal Datacenter Transport. In SIGCOMM, 2013.
[13] M. B. Anwer, M. Motiwala, M. b. Tariq, and
N. Feamster. SwitchBlade: A Platform for Rapid Deployment of Network Protocols on Programmable
Hardware. In SIGCOMM, 2010.
[14] W. Bai, L. Chen, K. Chen, D. Han, C. Tian, and
H. Wang. Information-Agnostic Flow Scheduling
for Commodity Data Centers. In NSDI, 2015.
[15] H. Ballani, P. Costa, C. Gkantsidis, M. P. Grosvenor,
T. Karagiannis, L. Koromilas, and G. O’Shea. Enabling End-host Network Functions. In SIGCOMM,
2015.
[16] J. C. R. Bennett and H. Zhang. Hierarchical Packet
Fair Queueing Algorithms. In SIGCOMM, 1996.
[17] P. Bosshart, D. Daly, G. Gibb, M. Izzard, N. McKeown, J. Rexford, C. Schlesinger, D. Talayco, A. Vahdat, G. Varghese, and D. Walker. P4: Programming Protocol-Independent Packet Processors. SIGCOMM CCR, July 2014.
[18] B. Chen and R. Morris. Flexible Control of Parallelism in a Multiprocessor PC Router. In ATC,
2001.
[19] D. Decasper, Z. Dittia, G. Parulkar, and B. Plattner.
Router Plugins: A Software Architecture for Next
Generation Routers. In SIGCOMM, 1998.
[20] A. Demers, S. Keshav, and S. Shenker. Analysis
and Simulation of a Fair Queueing Algorithm. In
SIGCOMM CCR, Sep. 1989.
[21] M. Dobrescu, N. Egi, K. Argyraki, B.-G. Chun,
K. Fall, G. Iannaccone, A. Knies, M. Manesh, and
S. Ratnasamy. RouteBricks: Exploiting Parallelism
To Scale Software Routers. In SOSP, 2009.
[22] N. Dukkipati and N. McKeown. Why FlowCompletion Time is the Right Metric for Congestion
Control. SIGCOMM CCR, Jan. 2006.
[23] S. Floyd. TCP and Explicit Congestion Notification.
SIGCOMM CCR, Oct. 1994.
[24] S. Floyd and V. Jacobson. Random Early Detection
Gateways for Congestion Avoidance. IEEE/ACM
Transactions on Networking, 1(4), Aug. 1993.
[25] N. Foster, R. Harrison, M. J. Freedman, C. Monsanto, J. Rexford, A. Story, and D. Walker. Frenetic:
A Network Programming Language. In ICFP, 2011.
[26] M. P. Grosvenor, M. Schwarzkopf, I. Gog, R. N.
Watson, A. W. Moore, S. Hand, and J. Crowcroft.
Queues Don’t Matter When You Can JUMP Them!
In NSDI, 2015.
[27] S. Han, K. Jang, K. Park, and S. Moon. PacketShader: a GPU-Accelerated Software Router. In
SIGCOMM, 2010.
[28] T. R. Henderson, M. Lacage, G. F. Riley, C. Dowell,
and J. Kopena. Network Simulations with the ns-3
Simulator. SIGCOMM demonstration, 2008.
[29] C. Y. Hong, M. Caesar, and P. Godfrey. Finishing Flows Quickly with Preemptive Scheduling. In
SIGCOMM, 2012.
[30] L. Jose, L. Yan, M. Alizadeh, G. Varghese, N. McKeown, and S. Katti. High Speed Networks Need
Proactive Congestion Control. In HotNets, 2015.
[31] A. Kalia, D. Zhou, M. Kaminsky, and D. G. Andersen. Raising the Bar for Using GPUs in Software
Packet Processing. In NSDI, 2015.
[32] D. Katabi, M. Handley, and C. Rohrs. Congestion
Control for High Bandwidth-Delay Product Networks. In SIGCOMM, 2002.
[33] E. Kohler, R. Morris, B. Chen, J. Jannotti, and
M. F. Kaashoek. The Click Modular Router. TOCS,
18(3):263–297, 2000.
[34] J. W. Lockwood, N. McKeown, G. Watson, G. Gibb,
P. Hartke, J. Naous, R. Raghuraman, and J. Luo.
NetFPGA–An Open Platform for Gigabit-rate Network Switching and Routing. In IEEE International
Conference on Microelectronic Systems Education,
2007.
[35] G. Lu, C. Guo, Y. Li, Z. Zhou, T. Yuan, H. Wu,
Y. Xiong, R. Gao, and Y. Zhang. ServerSwitch: A
Programmable and High Performance Platform for
Data Center Networks. In NSDI, 2011.
[36] G. Lu, Y. Shi, C. Guo, and Y. Zhang. CAFE: A
Configurable Packet Forwarding Engine for Data
Center Networks. In PRESTO, 2009.
[37] P. E. McKenney. Stochastic Fairness Queuing. In
INFOCOM, 1990.
[38] N. McKeown, T. Anderson, H. Balakrishnan,
G. Parulkar, L. Peterson, J. Rexford, S. Shenker,
and J. Turner. OpenFlow: Enabling Innovation in
Campus Networks. SIGCOMM CCR, Apr. 2008.
[39] R. Mittal, R. Agarwal, S. Ratnasamy, and S. Shenker.
Universal Packet Scheduling. In NSDI, 2016.
[40] J. Perry, A. Ousterhout, H. Balakrishnan, D. Shah,
and H. Fugal. Fastpass: A Centralized “Zero-Queue”
Datacenter Network. In SIGCOMM, 2014.
[41] E. Rubow, R. McGeer, J. Mogul, and A. Vahdat.
Chimpp: A Click-based Programming and Simulation Environment for Reconfigurable Networking
Hardware. In ANCS, 2010.
[42] J. Shafer and S. Rixner. RiceNIC: A Reconfigurable
Network Interface for Experimental Research and
Education. In ExpCS, 2007.
[43] A. Shieh, S. Kandula, and E. G. Sirer. SideCar:
Building Programmable Datacenter Networks without Programmable Switches. In HotNets, 2010.
[44] M. Shreedhar and G. Varghese. Efficient Fair Queuing Using Deficit Round-Robin. IEEE/ACM Transactions on Networking, 4(3), June 1996.
[45] A. Sivaraman, A. Cheung, M. Budiu, C. Kim, M. Alizadeh, H. Balakrishnan, G. Varghese, N. McKeown, and S. Licking. Packet Transactions: HighLevel Programming for Line-Rate Switches. In SIGCOMM, 2016.
[46] A. Sivaraman, S. Subramanian, M. Alizadeh,
S. Chole, S.-T. Chuang, A. Agrawal, H. Balakrishnan, T. Edsall, S. Katti, and N. McKeown. Programmable Packet Scheduling at Line Rate. In SIGCOMM, 2016.
[47] A. Sivaraman, K. Winstein, S. Subramanian, and
H. Balakrishnan. No Silver Bullet: Extending SDN
to the Data Plane. In HotNets, 2013.
[48] T. Spalink, S. Karlin, L. Peterson, and Y. Gottlieb.
Building a Robust Software-Based Router Using
Network Processors. In SOSP, 2001.
[49] C. Tai, J. Zhu, and N. Dukkipati. Making Large
Scale Deployment of RCP Practical for Real Networks. In INFOCOM, 2008.
[50] B. Vamanan, J. Hasan, and T. Vijaykumar. DeadlineAware Datacenter TCP (D2TCP). SIGCOMM, 2012.
[51] A. Varga et al. The OMNeT++ Discrete Event Simulation System. In ESM, 2001.
[52] M. Varvello, R. Laufer, F. Zhang, and T. Lakshman. Multi-Layer Packet Classification with Graphics Processing Units. In CoNEXT, 2014.
[53] C. Wilson, H. Ballani, T. Karagiannis, and A. Rowstron. Better Never than Late: Meeting Deadlines
in Datacenter Networks. In SIGCOMM, 2011.
[54] D. Zats, T. Das, P. Mohan, D. Borthakur, and
R. Katz. DeTail: Reducing the Flow Completion
Time Tail in Datacenter Networks. SIGCOMM,
2012.
