TimeQuest Timing Analyzer report for DSS
Sat Nov 02 15:37:45 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clkin'
 13. Slow 1200mV 85C Model Hold: 'clkin'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clkin'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'clkin'
 27. Slow 1200mV 0C Model Hold: 'clkin'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clkin'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'clkin'
 40. Fast 1200mV 0C Model Hold: 'clkin'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'clkin'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Slow Corner Signal Integrity Metrics
 55. Fast Corner Signal Integrity Metrics
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; DSS                                                ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C5F256C6                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clkin      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clkin } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 362.84 MHz ; 250.0 MHz       ; clkin      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clkin ; -1.756 ; -16.457            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clkin ; 0.310 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clkin ; -3.000 ; -27.566                          ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkin'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -1.756 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.616      ;
; -0.702 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.063     ; 1.634      ;
; -0.619 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.063     ; 1.551      ;
; -0.586 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.063     ; 1.518      ;
; -0.584 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.063     ; 1.516      ;
; -0.583 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.063     ; 1.515      ;
; -0.580 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.063     ; 1.512      ;
; -0.504 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.063     ; 1.436      ;
; -0.503 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.063     ; 1.435      ;
; -0.469 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.063     ; 1.401      ;
; -0.467 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.063     ; 1.399      ;
; -0.071 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.063     ; 1.003      ;
; -0.070 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.063     ; 1.002      ;
; -0.066 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.063     ; 0.998      ;
; -0.064 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.063     ; 0.996      ;
; -0.052 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.063     ; 0.984      ;
; 0.040  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.254      ; 1.242      ;
; 0.280  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.254      ; 1.002      ;
; 0.298  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.254      ; 0.984      ;
; 0.308  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.254      ; 0.974      ;
; 0.320  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.254      ; 0.962      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkin'                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.310 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.379      ; 0.876      ;
; 0.321 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.379      ; 0.887      ;
; 0.329 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.379      ; 0.895      ;
; 0.343 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.379      ; 0.909      ;
; 0.570 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.063      ; 0.790      ;
; 0.570 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.063      ; 0.790      ;
; 0.572 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.063      ; 0.792      ;
; 0.573 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.063      ; 0.793      ;
; 0.574 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.379      ; 1.140      ;
; 0.580 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.063      ; 0.800      ;
; 0.844 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.063      ; 1.064      ;
; 0.844 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.063      ; 1.064      ;
; 0.858 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.063      ; 1.078      ;
; 0.859 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.063      ; 1.079      ;
; 0.860 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.063      ; 1.080      ;
; 0.861 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.063      ; 1.081      ;
; 0.954 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.063      ; 1.174      ;
; 0.956 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.063      ; 1.176      ;
; 0.970 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.063      ; 1.190      ;
; 0.972 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.063      ; 1.192      ;
; 2.351 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
; 2.351 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ; clkin        ; clkin       ; 0.000        ; 0.004      ; 2.514      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkin'                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clkin ; Rise       ; clkin                                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ;
; 0.061  ; 0.291        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; 0.065  ; 0.295        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[0]|clk                                                                                       ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[1]|clk                                                                                       ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[2]|clk                                                                                       ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[3]|clk                                                                                       ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[4]|clk                                                                                       ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ;
; 0.430  ; 0.646        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.669  ; 0.669        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[0]|clk                                                                                       ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[1]|clk                                                                                       ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[2]|clk                                                                                       ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[3]|clk                                                                                       ;
; 0.670  ; 0.670        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[4]|clk                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; data_port_0[*]  ; clkin      ; 2.568 ; 2.948 ; Rise       ; clkin           ;
;  data_port_0[0] ; clkin      ; 2.414 ; 2.794 ; Rise       ; clkin           ;
;  data_port_0[1] ; clkin      ; 2.265 ; 2.882 ; Rise       ; clkin           ;
;  data_port_0[2] ; clkin      ; 2.568 ; 2.948 ; Rise       ; clkin           ;
;  data_port_0[3] ; clkin      ; 2.159 ; 2.775 ; Rise       ; clkin           ;
;  data_port_0[4] ; clkin      ; 1.522 ; 1.929 ; Rise       ; clkin           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; data_port_0[*]  ; clkin      ; -1.158 ; -1.554 ; Rise       ; clkin           ;
;  data_port_0[0] ; clkin      ; -1.377 ; -1.779 ; Rise       ; clkin           ;
;  data_port_0[1] ; clkin      ; -1.363 ; -1.796 ; Rise       ; clkin           ;
;  data_port_0[2] ; clkin      ; -1.622 ; -2.039 ; Rise       ; clkin           ;
;  data_port_0[3] ; clkin      ; -1.380 ; -1.794 ; Rise       ; clkin           ;
;  data_port_0[4] ; clkin      ; -1.158 ; -1.554 ; Rise       ; clkin           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; FSK_OUT[*]  ; clkin      ; 5.504 ; 5.480 ; Rise       ; clkin           ;
;  FSK_OUT[0] ; clkin      ; 5.226 ; 5.204 ; Rise       ; clkin           ;
;  FSK_OUT[1] ; clkin      ; 5.431 ; 5.393 ; Rise       ; clkin           ;
;  FSK_OUT[2] ; clkin      ; 5.438 ; 5.402 ; Rise       ; clkin           ;
;  FSK_OUT[3] ; clkin      ; 5.504 ; 5.480 ; Rise       ; clkin           ;
;  FSK_OUT[4] ; clkin      ; 5.479 ; 5.441 ; Rise       ; clkin           ;
;  FSK_OUT[5] ; clkin      ; 5.428 ; 5.390 ; Rise       ; clkin           ;
;  FSK_OUT[6] ; clkin      ; 5.218 ; 5.194 ; Rise       ; clkin           ;
;  FSK_OUT[7] ; clkin      ; 5.432 ; 5.392 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; FSK_OUT[*]  ; clkin      ; 5.124 ; 5.099 ; Rise       ; clkin           ;
;  FSK_OUT[0] ; clkin      ; 5.131 ; 5.108 ; Rise       ; clkin           ;
;  FSK_OUT[1] ; clkin      ; 5.327 ; 5.290 ; Rise       ; clkin           ;
;  FSK_OUT[2] ; clkin      ; 5.335 ; 5.299 ; Rise       ; clkin           ;
;  FSK_OUT[3] ; clkin      ; 5.398 ; 5.374 ; Rise       ; clkin           ;
;  FSK_OUT[4] ; clkin      ; 5.374 ; 5.336 ; Rise       ; clkin           ;
;  FSK_OUT[5] ; clkin      ; 5.325 ; 5.287 ; Rise       ; clkin           ;
;  FSK_OUT[6] ; clkin      ; 5.124 ; 5.099 ; Rise       ; clkin           ;
;  FSK_OUT[7] ; clkin      ; 5.328 ; 5.289 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 402.58 MHz ; 250.0 MHz       ; clkin      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clkin ; -1.484 ; -13.506           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clkin ; 0.310 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clkin ; -3.000 ; -27.566                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkin'                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -1.484 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ; clkin        ; clkin       ; 1.000        ; -0.069     ; 2.353      ;
; -0.509 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.056     ; 1.448      ;
; -0.438 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.056     ; 1.377      ;
; -0.409 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.056     ; 1.348      ;
; -0.408 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.056     ; 1.347      ;
; -0.406 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.056     ; 1.345      ;
; -0.391 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.056     ; 1.330      ;
; -0.339 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.056     ; 1.278      ;
; -0.338 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.056     ; 1.277      ;
; -0.309 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.056     ; 1.248      ;
; -0.308 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.056     ; 1.247      ;
; 0.046  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.056     ; 0.893      ;
; 0.048  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.056     ; 0.891      ;
; 0.049  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.056     ; 0.890      ;
; 0.050  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.056     ; 0.889      ;
; 0.066  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.056     ; 0.873      ;
; 0.140  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.221      ; 1.101      ;
; 0.340  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.221      ; 0.901      ;
; 0.350  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.221      ; 0.891      ;
; 0.358  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.221      ; 0.883      ;
; 0.369  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.221      ; 0.872      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkin'                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.310 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.339      ; 0.818      ;
; 0.318 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.339      ; 0.826      ;
; 0.327 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.339      ; 0.835      ;
; 0.337 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.339      ; 0.845      ;
; 0.512 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.056      ; 0.712      ;
; 0.513 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.056      ; 0.713      ;
; 0.514 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.056      ; 0.714      ;
; 0.515 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.056      ; 0.715      ;
; 0.523 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.056      ; 0.723      ;
; 0.550 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.339      ; 1.058      ;
; 0.755 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.056      ; 0.955      ;
; 0.757 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.056      ; 0.957      ;
; 0.762 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.056      ; 0.962      ;
; 0.764 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.056      ; 0.964      ;
; 0.769 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.056      ; 0.969      ;
; 0.771 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.056      ; 0.971      ;
; 0.846 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.056      ; 1.046      ;
; 0.853 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.056      ; 1.053      ;
; 0.858 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.056      ; 1.058      ;
; 0.865 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.056      ; 1.065      ;
; 2.108 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
; 2.108 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ; clkin        ; clkin       ; 0.000        ; 0.010      ; 2.260      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkin'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clkin ; Rise       ; clkin                                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ;
; 0.067  ; 0.297        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.071  ; 0.301        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; 0.071  ; 0.301        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; 0.071  ; 0.301        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; 0.071  ; 0.301        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; 0.071  ; 0.301        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; 0.071  ; 0.301        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; 0.071  ; 0.301        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; 0.071  ; 0.301        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ;
; 0.173  ; 0.357        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[0]|clk                                                                                       ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[1]|clk                                                                                       ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[2]|clk                                                                                       ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[3]|clk                                                                                       ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[4]|clk                                                                                       ;
; 0.338  ; 0.338        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ;
; 0.426  ; 0.642        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ;
; 0.467  ; 0.697        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; 0.467  ; 0.697        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; 0.467  ; 0.697        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; 0.467  ; 0.697        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; 0.467  ; 0.697        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; 0.467  ; 0.697        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; 0.467  ; 0.697        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; 0.467  ; 0.697        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; 0.471  ; 0.701        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.662  ; 0.662        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[0]|clk                                                                                       ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[1]|clk                                                                                       ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[2]|clk                                                                                       ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[3]|clk                                                                                       ;
; 0.666  ; 0.666        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[4]|clk                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; data_port_0[*]  ; clkin      ; 2.206 ; 2.529 ; Rise       ; clkin           ;
;  data_port_0[0] ; clkin      ; 2.067 ; 2.386 ; Rise       ; clkin           ;
;  data_port_0[1] ; clkin      ; 1.940 ; 2.459 ; Rise       ; clkin           ;
;  data_port_0[2] ; clkin      ; 2.206 ; 2.529 ; Rise       ; clkin           ;
;  data_port_0[3] ; clkin      ; 1.841 ; 2.367 ; Rise       ; clkin           ;
;  data_port_0[4] ; clkin      ; 1.273 ; 1.627 ; Rise       ; clkin           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; data_port_0[*]  ; clkin      ; -0.952 ; -1.291 ; Rise       ; clkin           ;
;  data_port_0[0] ; clkin      ; -1.161 ; -1.485 ; Rise       ; clkin           ;
;  data_port_0[1] ; clkin      ; -1.145 ; -1.502 ; Rise       ; clkin           ;
;  data_port_0[2] ; clkin      ; -1.377 ; -1.719 ; Rise       ; clkin           ;
;  data_port_0[3] ; clkin      ; -1.164 ; -1.501 ; Rise       ; clkin           ;
;  data_port_0[4] ; clkin      ; -0.952 ; -1.291 ; Rise       ; clkin           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; FSK_OUT[*]  ; clkin      ; 5.213 ; 5.153 ; Rise       ; clkin           ;
;  FSK_OUT[0] ; clkin      ; 4.949 ; 4.911 ; Rise       ; clkin           ;
;  FSK_OUT[1] ; clkin      ; 5.145 ; 5.080 ; Rise       ; clkin           ;
;  FSK_OUT[2] ; clkin      ; 5.153 ; 5.087 ; Rise       ; clkin           ;
;  FSK_OUT[3] ; clkin      ; 5.213 ; 5.153 ; Rise       ; clkin           ;
;  FSK_OUT[4] ; clkin      ; 5.191 ; 5.119 ; Rise       ; clkin           ;
;  FSK_OUT[5] ; clkin      ; 5.146 ; 5.076 ; Rise       ; clkin           ;
;  FSK_OUT[6] ; clkin      ; 4.943 ; 4.903 ; Rise       ; clkin           ;
;  FSK_OUT[7] ; clkin      ; 5.147 ; 5.079 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; FSK_OUT[*]  ; clkin      ; 4.852 ; 4.813 ; Rise       ; clkin           ;
;  FSK_OUT[0] ; clkin      ; 4.857 ; 4.821 ; Rise       ; clkin           ;
;  FSK_OUT[1] ; clkin      ; 5.046 ; 4.983 ; Rise       ; clkin           ;
;  FSK_OUT[2] ; clkin      ; 5.054 ; 4.990 ; Rise       ; clkin           ;
;  FSK_OUT[3] ; clkin      ; 5.111 ; 5.053 ; Rise       ; clkin           ;
;  FSK_OUT[4] ; clkin      ; 5.090 ; 5.021 ; Rise       ; clkin           ;
;  FSK_OUT[5] ; clkin      ; 5.047 ; 4.979 ; Rise       ; clkin           ;
;  FSK_OUT[6] ; clkin      ; 4.852 ; 4.813 ; Rise       ; clkin           ;
;  FSK_OUT[7] ; clkin      ; 5.048 ; 4.982 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clkin ; -0.324 ; -2.592            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clkin ; 0.154 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clkin ; -3.000 ; -18.413                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkin'                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ; clkin        ; clkin       ; 1.000        ; -0.047     ; 1.232      ;
; 0.048  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.903      ;
; 0.096  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.855      ;
; 0.112  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.839      ;
; 0.116  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.835      ;
; 0.119  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.832      ;
; 0.126  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.825      ;
; 0.163  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.788      ;
; 0.164  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.787      ;
; 0.193  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.758      ;
; 0.194  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.757      ;
; 0.400  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.551      ;
; 0.400  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.551      ;
; 0.401  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.550      ;
; 0.403  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.548      ;
; 0.413  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 1.000        ; -0.036     ; 0.538      ;
; 0.414  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.139      ; 0.734      ;
; 0.566  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.139      ; 0.582      ;
; 0.579  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.139      ; 0.569      ;
; 0.583  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.139      ; 0.565      ;
; 0.591  ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 1.000        ; 0.139      ; 0.557      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkin'                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.154 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.219      ; 0.477      ;
; 0.162 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.219      ; 0.485      ;
; 0.163 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.219      ; 0.486      ;
; 0.164 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.219      ; 0.487      ;
; 0.298 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; clkin        ; clkin       ; 0.000        ; 0.219      ; 0.621      ;
; 0.306 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.427      ;
; 0.311 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.431      ;
; 0.454 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.575      ;
; 0.464 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.585      ;
; 0.467 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.588      ;
; 0.518 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.638      ;
; 0.521 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.641      ;
; 0.530 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.650      ;
; 0.533 ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ; clkin        ; clkin       ; 0.000        ; 0.036      ; 0.653      ;
; 1.049 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ; clkin        ; clkin       ; 0.000        ; 0.012      ; 1.151      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkin'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clkin ; Rise       ; clkin                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ;
; -0.124 ; 0.106        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; -0.123 ; 0.107        ; 0.230          ; Low Pulse Width  ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[0]|clk                                                                                       ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[1]|clk                                                                                       ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[2]|clk                                                                                       ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[3]|clk                                                                                       ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; mypa|myFF|dffs[4]|clk                                                                                       ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|i                                                                                               ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[0]                                                                   ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[1]                                                                   ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[2]                                                                   ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[3]                                                                   ;
; 0.658  ; 0.874        ; 0.216          ; High Pulse Width ; clkin ; Rise       ; PhaseAccumulator:mypa|lpm_ff:myFF|dffs[4]                                                                   ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[0]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[1]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[2]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[3]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[4]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[5]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[6]                          ;
; 0.659  ; 0.889        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|q_a[7]                          ;
; 0.661  ; 0.891        ; 0.230          ; High Pulse Width ; clkin ; Rise       ; LPMROM:MyROM|altsyncram:altsyncram_component|altsyncram_jp91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.858  ; 0.858        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|inclk[0]                                                                                 ;
; 0.858  ; 0.858        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~inputclkctrl|outclk                                                                                   ;
; 0.877  ; 0.877        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|o                                                                                               ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; MyROM|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[0]|clk                                                                                       ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[1]|clk                                                                                       ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[2]|clk                                                                                       ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[3]|clk                                                                                       ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clkin ; Rise       ; mypa|myFF|dffs[4]|clk                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; data_port_0[*]  ; clkin      ; 1.440 ; 2.008 ; Rise       ; clkin           ;
;  data_port_0[0] ; clkin      ; 1.356 ; 1.906 ; Rise       ; clkin           ;
;  data_port_0[1] ; clkin      ; 1.283 ; 1.966 ; Rise       ; clkin           ;
;  data_port_0[2] ; clkin      ; 1.440 ; 2.008 ; Rise       ; clkin           ;
;  data_port_0[3] ; clkin      ; 1.219 ; 1.905 ; Rise       ; clkin           ;
;  data_port_0[4] ; clkin      ; 0.872 ; 1.430 ; Rise       ; clkin           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; data_port_0[*]  ; clkin      ; -0.664 ; -1.219 ; Rise       ; clkin           ;
;  data_port_0[0] ; clkin      ; -0.775 ; -1.339 ; Rise       ; clkin           ;
;  data_port_0[1] ; clkin      ; -0.782 ; -1.356 ; Rise       ; clkin           ;
;  data_port_0[2] ; clkin      ; -0.915 ; -1.503 ; Rise       ; clkin           ;
;  data_port_0[3] ; clkin      ; -0.786 ; -1.355 ; Rise       ; clkin           ;
;  data_port_0[4] ; clkin      ; -0.664 ; -1.219 ; Rise       ; clkin           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; FSK_OUT[*]  ; clkin      ; 3.248 ; 3.305 ; Rise       ; clkin           ;
;  FSK_OUT[0] ; clkin      ; 3.093 ; 3.133 ; Rise       ; clkin           ;
;  FSK_OUT[1] ; clkin      ; 3.202 ; 3.253 ; Rise       ; clkin           ;
;  FSK_OUT[2] ; clkin      ; 3.208 ; 3.262 ; Rise       ; clkin           ;
;  FSK_OUT[3] ; clkin      ; 3.248 ; 3.305 ; Rise       ; clkin           ;
;  FSK_OUT[4] ; clkin      ; 3.219 ; 3.276 ; Rise       ; clkin           ;
;  FSK_OUT[5] ; clkin      ; 3.202 ; 3.250 ; Rise       ; clkin           ;
;  FSK_OUT[6] ; clkin      ; 3.090 ; 3.130 ; Rise       ; clkin           ;
;  FSK_OUT[7] ; clkin      ; 3.201 ; 3.252 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; FSK_OUT[*]  ; clkin      ; 3.027 ; 3.066 ; Rise       ; clkin           ;
;  FSK_OUT[0] ; clkin      ; 3.029 ; 3.068 ; Rise       ; clkin           ;
;  FSK_OUT[1] ; clkin      ; 3.135 ; 3.184 ; Rise       ; clkin           ;
;  FSK_OUT[2] ; clkin      ; 3.140 ; 3.193 ; Rise       ; clkin           ;
;  FSK_OUT[3] ; clkin      ; 3.179 ; 3.234 ; Rise       ; clkin           ;
;  FSK_OUT[4] ; clkin      ; 3.151 ; 3.206 ; Rise       ; clkin           ;
;  FSK_OUT[5] ; clkin      ; 3.135 ; 3.181 ; Rise       ; clkin           ;
;  FSK_OUT[6] ; clkin      ; 3.027 ; 3.066 ; Rise       ; clkin           ;
;  FSK_OUT[7] ; clkin      ; 3.134 ; 3.183 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.756  ; 0.154 ; N/A      ; N/A     ; -3.000              ;
;  clkin           ; -1.756  ; 0.154 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -16.457 ; 0.0   ; 0.0      ; 0.0     ; -27.566             ;
;  clkin           ; -16.457 ; 0.000 ; N/A      ; N/A     ; -27.566             ;
+------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; data_port_0[*]  ; clkin      ; 2.568 ; 2.948 ; Rise       ; clkin           ;
;  data_port_0[0] ; clkin      ; 2.414 ; 2.794 ; Rise       ; clkin           ;
;  data_port_0[1] ; clkin      ; 2.265 ; 2.882 ; Rise       ; clkin           ;
;  data_port_0[2] ; clkin      ; 2.568 ; 2.948 ; Rise       ; clkin           ;
;  data_port_0[3] ; clkin      ; 2.159 ; 2.775 ; Rise       ; clkin           ;
;  data_port_0[4] ; clkin      ; 1.522 ; 1.929 ; Rise       ; clkin           ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Hold Times                                                                    ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; data_port_0[*]  ; clkin      ; -0.664 ; -1.219 ; Rise       ; clkin           ;
;  data_port_0[0] ; clkin      ; -0.775 ; -1.339 ; Rise       ; clkin           ;
;  data_port_0[1] ; clkin      ; -0.782 ; -1.356 ; Rise       ; clkin           ;
;  data_port_0[2] ; clkin      ; -0.915 ; -1.503 ; Rise       ; clkin           ;
;  data_port_0[3] ; clkin      ; -0.786 ; -1.355 ; Rise       ; clkin           ;
;  data_port_0[4] ; clkin      ; -0.664 ; -1.219 ; Rise       ; clkin           ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; FSK_OUT[*]  ; clkin      ; 5.504 ; 5.480 ; Rise       ; clkin           ;
;  FSK_OUT[0] ; clkin      ; 5.226 ; 5.204 ; Rise       ; clkin           ;
;  FSK_OUT[1] ; clkin      ; 5.431 ; 5.393 ; Rise       ; clkin           ;
;  FSK_OUT[2] ; clkin      ; 5.438 ; 5.402 ; Rise       ; clkin           ;
;  FSK_OUT[3] ; clkin      ; 5.504 ; 5.480 ; Rise       ; clkin           ;
;  FSK_OUT[4] ; clkin      ; 5.479 ; 5.441 ; Rise       ; clkin           ;
;  FSK_OUT[5] ; clkin      ; 5.428 ; 5.390 ; Rise       ; clkin           ;
;  FSK_OUT[6] ; clkin      ; 5.218 ; 5.194 ; Rise       ; clkin           ;
;  FSK_OUT[7] ; clkin      ; 5.432 ; 5.392 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; FSK_OUT[*]  ; clkin      ; 3.027 ; 3.066 ; Rise       ; clkin           ;
;  FSK_OUT[0] ; clkin      ; 3.029 ; 3.068 ; Rise       ; clkin           ;
;  FSK_OUT[1] ; clkin      ; 3.135 ; 3.184 ; Rise       ; clkin           ;
;  FSK_OUT[2] ; clkin      ; 3.140 ; 3.193 ; Rise       ; clkin           ;
;  FSK_OUT[3] ; clkin      ; 3.179 ; 3.234 ; Rise       ; clkin           ;
;  FSK_OUT[4] ; clkin      ; 3.151 ; 3.206 ; Rise       ; clkin           ;
;  FSK_OUT[5] ; clkin      ; 3.135 ; 3.181 ; Rise       ; clkin           ;
;  FSK_OUT[6] ; clkin      ; 3.027 ; 3.066 ; Rise       ; clkin           ;
;  FSK_OUT[7] ; clkin      ; 3.134 ; 3.183 ; Rise       ; clkin           ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FSK_OUT[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSK_OUT[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSK_OUT[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSK_OUT[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSK_OUT[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSK_OUT[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSK_OUT[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FSK_OUT[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; data_port_1[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_1[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_1[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_1[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_1[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clkin                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_0[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_0[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_0[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_0[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_port_0[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FSK_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; FSK_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; FSK_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; FSK_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; FSK_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; FSK_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; FSK_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; FSK_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00548 V          ; 0.108 V                              ; 0.017 V                              ; 4.48e-10 s                  ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00548 V         ; 0.108 V                             ; 0.017 V                             ; 4.48e-10 s                 ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.36 V              ; -0.0222 V           ; 0.073 V                              ; 0.035 V                              ; 3.97e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.36 V             ; -0.0222 V          ; 0.073 V                             ; 0.035 V                             ; 3.97e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00597 V          ; 0.081 V                              ; 0.031 V                              ; 5.3e-10 s                   ; 7.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00597 V         ; 0.081 V                             ; 0.031 V                             ; 5.3e-10 s                  ; 7.56e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FSK_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FSK_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FSK_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FSK_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FSK_OUT[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FSK_OUT[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FSK_OUT[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FSK_OUT[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clkin      ; clkin    ; 28       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clkin      ; clkin    ; 28       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 15    ; 15   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sat Nov 02 15:37:40 2024
Info: Command: quartus_sta DSS -c DSS
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DSS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clkin clkin
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.756
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.756             -16.457 clkin 
Info (332146): Worst-case hold slack is 0.310
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.310               0.000 clkin 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -27.566 clkin 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.484             -13.506 clkin 
Info (332146): Worst-case hold slack is 0.310
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.310               0.000 clkin 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -27.566 clkin 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.324              -2.592 clkin 
Info (332146): Worst-case hold slack is 0.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.154               0.000 clkin 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.413 clkin 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4656 megabytes
    Info: Processing ended: Sat Nov 02 15:37:45 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


