{"task_id": "shift4", "completion": "module top_module(\ninput clk,\ninput areset,\ninput load,\ninput ena,\ninput [3:0] data,\noutput reg [3:0] q);\nalways @(posedge clk or posedge\nareset) begin\nif (areset) begin\n// Asynchronous positive edge\ntriggered areset\nq <= 4’b0;\nend else if (load) begin\n// Synchronous active high signals\nload\nq <= data;\nend else if (ena) begin\n// Shift right\nq <= {q[2:0], 1’b0};\nend\nend\nendmodule\n",  "passed": false}
