
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial
     DAISI_impl1.ngd -o DAISI_impl1_map.ncd -pr DAISI_impl1.prf -mp
     DAISI_impl1.mrp -lpf /media/sf_Downloads/Code/DAISI/CPLD
     Firmware/impl1/DAISI_impl1_synplify.lpf -lpf
     /media/sf_Downloads/Code/DAISI/CPLD Firmware/DAISI.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.9.0.99.2
Mapped on:  06/14/17  00:10:03

Design Summary
--------------

   Number of registers:      1 out of  7209 (0%)
      PFU registers:            1 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:         3 out of  3432 (0%)
      SLICEs as Logic/ROM:      3 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:          4 out of  6864 (0%)
      Number used as logic LUTs:          4
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 12 + 4(JTAG) out of 115 (14%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  1 out of 1 (100%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net osc_clk_c: 1 loads, 1 rising, 0 falling (Driver: OSCH_inst )
   Number of Clock Enables:  0
   Number of local set/reset loads for net switch0_c merged into GSR:  1

                                    Page 1




Design:  top                                           Date:  06/14/17  00:10:03

Design Summary (cont)
---------------------
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net VCC: 5 loads
     Net led0_c: 3 loads
     Net stdby1_c: 2 loads
     Net switch0_c: 2 loads
     Net pcm1/stby_flag: 1 loads
     Net spi_controller_inst/led0_c_i: 1 loads
     Net stdby_in_c: 1 loads
     Net switch0_c_i: 1 loads




   Number of warnings:  5
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'switch0_c' to infer global GSR net.
WARNING - map: The Oscillator 'OSCH_inst' is controlled by the power controller
     'pcm1/PCNTR_Inst0', causing the I2C, SPI, Timer/Counter, Wishbone and SED
     features unavailable for use when the Oscillator is disabled.
WARNING - map: BANDGAP turned off dynamically by Power controller
     'pcm1/PCNTR_Inst0'. When the BANDGAP circuitry is turned off, POR
     circuitry, analog circuits PLL, oscillator, Inputs (MIPI, SSTLXX, HSTL18,
     LVCMOSXXD, SSTLXXD,HSTL18D, LVTTL33D, LVCMOSXXRXX, LVDS25, RSDS25, BLVDS25,
     MLVDS25 and LVPECL33), Outputs (LVDS25 true only), Bidir (MIPI_LP, SSTLXX,
     HSTL18 , LVCMOSXXD, SSTLXXD, HSTL18D, LVTTL33D, BLVDS25E and MLVDS25E) are
     turned off.
WARNING - map: POR turned off dynamically by Power controller
     'pcm1/PCNTR_Inst0'. POR is only released when SFLAG is cleared.
WARNING - map: Power controller 'pcm1/PCNTR_Inst0' dynamic BANDGAP option is
     enabled. The design contains oscillator component which will be disabled
     when BANDGAP is turned off.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| stdby1              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| stdby_in            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led7                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led6                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led5                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  top                                           Date:  06/14/17  00:10:03

IO (PIO) Attributes (cont)
--------------------------
| led4                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led3                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led2                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led1                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led0                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| osc_clk             | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| switch0             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GND undriven or does not drive anything - clipped.
Block spi_controller_inst/VCC undriven or does not drive anything - clipped.
Signal pcm1/STOP undriven or does not drive anything - clipped.
Signal OSCH_inst_SEDSTDBY undriven or does not drive anything - clipped.

Power Controller Summary
------------------------

  PCNTR Instance Name:                              pcm1/PCNTR_Inst0
  Entry Options:
        Configuration:                              ENABLED
        User:                                       ENABLED/stdby_in_c
         Stop to Standby Delay:                     Bypass
  Wake Options:
        Configuration:                              DISABLED
        User:                                       ENABLED/pcm1/stby_flag
        Timeout Counter:                            DISABLED
              Bypass:                               ENABLED
  Standby Options:
        Turn Off POR:                               ENABLED
        Turn Off Bandgap:                           ENABLED

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCH_inst
  OSC Type:                                         OSCH
  STDBY Input:                             NODE     stdby1_c
  OSC Output:                              PIN,NODE osc_clk_c
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: OSCH_inst

                                    Page 3




Design:  top                                           Date:  06/14/17  00:10:03

ASIC Components (cont)
----------------------
         Type: OSCH
Instance Name: pcm1/PCNTR_Inst0
         Type: PCNTR

GSR Usage
---------

GSR Component:
   The local reset signal 'switch0_c' of the design has been inferred as Global
        Set Reset (GSR). The reset signal used for GSR control is 'switch0_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 190 MB
        
































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
