<stg><name>arcsinh</name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="3">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="3" to="4">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="4" to="5">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="5" to="6">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="6" to="7">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="7" to="8">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="8" to="9">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="9" to="10">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="10" to="11">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:0  %data_V_read_8 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_V_read)

]]></Node>
<StgValue><ssdm name="data_V_read_8"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="27" op_0_bw="27" op_1_bw="14" op_2_bw="13">
<![CDATA[
_ifconv:2  %r_V = call i27 @_ssdm_op_BitConcatenate.i27.i14.i13(i14 %data_V_read_8, i13 0)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="55" op_0_bw="27">
<![CDATA[
_ifconv:3  %sext_cast = sext i27 %r_V to i55

]]></Node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv:4  %mul = mul i55 178956971, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv:6  %tmp = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %data_V_read_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv:4  %mul = mul i55 178956971, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv:4  %mul = mul i55 178956971, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="19" st_id="4" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv:4  %mul = mul i55 178956971, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="20" st_id="5" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv:4  %mul = mul i55 178956971, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="21" st_id="6" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv:4  %mul = mul i55 178956971, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="22" st_id="7" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv:4  %mul = mul i55 178956971, %sext_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="23" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv:5  %neg_mul = sub i55 0, %mul

]]></Node>
<StgValue><ssdm name="neg_mul"/></StgValue>
</operation>

<operation id="24" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="25" op_0_bw="25" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7  %tmp_279 = call i25 @_ssdm_op_PartSelect.i25.i55.i32.i32(i55 %neg_mul, i32 30, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="25" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="25" op_0_bw="25" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8  %tmp_280 = call i25 @_ssdm_op_PartSelect.i25.i55.i32.i32(i55 %mul, i32 30, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="26" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
_ifconv:9  %p_v_v = select i1 %tmp, i25 %tmp_279, i25 %tmp_280

]]></Node>
<StgValue><ssdm name="p_v_v"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="27" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="26" op_0_bw="25">
<![CDATA[
_ifconv:10  %trunc = sext i25 %p_v_v to i26

]]></Node>
<StgValue><ssdm name="trunc"/></StgValue>
</operation>

<operation id="28" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:11  %neg_ti = sub i26 0, %trunc

]]></Node>
<StgValue><ssdm name="neg_ti"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="29" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="26" op_0_bw="25">
<![CDATA[
_ifconv:12  %tmp_224 = sext i25 %p_v_v to i26

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="30" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
_ifconv:13  %tmp_225 = select i1 %tmp, i26 %neg_ti, i26 %tmp_224

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="31" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:14  %r_V_21 = sub i26 8388608, %tmp_225

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="32" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:15  %tmp_213 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_21, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="33" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:16  %ret_V_cast = sext i16 %tmp_213 to i17

]]></Node>
<StgValue><ssdm name="ret_V_cast"/></StgValue>
</operation>

<operation id="34" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_ifconv:17  %tmp_281 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %r_V_21, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="35" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="26">
<![CDATA[
_ifconv:18  %tmp_282 = trunc i26 %r_V_21 to i10

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="36" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:19  %tmp_s = icmp eq i10 %tmp_282, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="37" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:20  %ret_V = add i17 1, %ret_V_cast

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="38" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:21  %tmp_226 = sext i16 %tmp_213 to i32

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="17">
<![CDATA[
_ifconv:22  %tmp_227 = sext i17 %ret_V to i32

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="40" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:23  %tmp_228 = select i1 %tmp_s, i32 %tmp_226, i32 %tmp_227

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="41" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:24  %index = select i1 %tmp_281, i32 %tmp_228, i32 %tmp_226

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="42" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:25  %tmp_283 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="43" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:26  %tmp_284 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %index, i32 13, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="44" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:27  %icmp = icmp sgt i19 %tmp_284, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:28  %tmp_211 = zext i32 %index to i64

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:29  %arcsinh_table9_addr = getelementptr [8192 x i12]* @arcsinh_table9, i64 0, i64 %tmp_211

]]></Node>
<StgValue><ssdm name="arcsinh_table9_addr"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="13">
<![CDATA[
_ifconv:30  %arcsinh_table9_load = load i12* %arcsinh_table9_addr, align 2

]]></Node>
<StgValue><ssdm name="arcsinh_table9_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="48" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="13">
<![CDATA[
_ifconv:30  %arcsinh_table9_load = load i12* %arcsinh_table9_addr, align 2

]]></Node>
<StgValue><ssdm name="arcsinh_table9_load"/></StgValue>
</operation>

<operation id="50" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:31  %sel_tmp1 = xor i1 %tmp_283, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="51" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %sel_tmp2 = and i1 %icmp, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="52" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:33  %sel_tmp = select i1 %sel_tmp2, i12 0, i12 -1545

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="53" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %tmp_215 = or i1 %sel_tmp2, %tmp_283

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="54" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:35  %ssdm_int_V_write_ass = select i1 %tmp_215, i12 %sel_tmp, i12 %arcsinh_table9_load

]]></Node>
<StgValue><ssdm name="ssdm_int_V_write_ass"/></StgValue>
</operation>

<operation id="55" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="12">
<![CDATA[
_ifconv:36  ret i12 %ssdm_int_V_write_ass

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
