<?xml version="1.0" encoding="UTF-8"?>
<project version="4">
  <component name="VcsDirectoryMappings">
    <mapping directory="$PROJECT_DIR$" vcs="Git" />
    <mapping directory="$PROJECT_DIR$/deps/litescope" vcs="Git" />
    <mapping directory="$PROJECT_DIR$/deps/litex" vcs="Git" />
    <mapping directory="$PROJECT_DIR$/deps/litex/litex/build/sim/core/modules/ethernet/tapcfg" vcs="Git" />
    <mapping directory="$PROJECT_DIR$/deps/litex/litex/soc/cores/cpu/lm32/verilog/submodule" vcs="Git" />
    <mapping directory="$PROJECT_DIR$/deps/litex/litex/soc/cores/cpu/mor1kx/verilog" vcs="Git" />
    <mapping directory="$PROJECT_DIR$/deps/litex/litex/soc/cores/cpu/picorv32/verilog" vcs="Git" />
    <mapping directory="$PROJECT_DIR$/deps/litex/litex/soc/cores/cpu/vexriscv/verilog" vcs="Git" />
    <mapping directory="$PROJECT_DIR$/deps/litex/litex/soc/software/compiler_rt" vcs="Git" />
    <mapping directory="$PROJECT_DIR$/deps/migen" vcs="Git" />
    <mapping directory="$PROJECT_DIR$/deps/pyserial" vcs="Git" />
  </component>
</project>