// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="krnl_sparse_matrix_acc_krnl_sparse_matrix_acc,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=20,HLS_SYN_DSP=0,HLS_SYN_FF=6728,HLS_SYN_LUT=9548,HLS_VERSION=2021_1}" *)

module krnl_sparse_matrix_acc (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        m_axi_gmem4_AWVALID,
        m_axi_gmem4_AWREADY,
        m_axi_gmem4_AWADDR,
        m_axi_gmem4_AWID,
        m_axi_gmem4_AWLEN,
        m_axi_gmem4_AWSIZE,
        m_axi_gmem4_AWBURST,
        m_axi_gmem4_AWLOCK,
        m_axi_gmem4_AWCACHE,
        m_axi_gmem4_AWPROT,
        m_axi_gmem4_AWQOS,
        m_axi_gmem4_AWREGION,
        m_axi_gmem4_AWUSER,
        m_axi_gmem4_WVALID,
        m_axi_gmem4_WREADY,
        m_axi_gmem4_WDATA,
        m_axi_gmem4_WSTRB,
        m_axi_gmem4_WLAST,
        m_axi_gmem4_WID,
        m_axi_gmem4_WUSER,
        m_axi_gmem4_ARVALID,
        m_axi_gmem4_ARREADY,
        m_axi_gmem4_ARADDR,
        m_axi_gmem4_ARID,
        m_axi_gmem4_ARLEN,
        m_axi_gmem4_ARSIZE,
        m_axi_gmem4_ARBURST,
        m_axi_gmem4_ARLOCK,
        m_axi_gmem4_ARCACHE,
        m_axi_gmem4_ARPROT,
        m_axi_gmem4_ARQOS,
        m_axi_gmem4_ARREGION,
        m_axi_gmem4_ARUSER,
        m_axi_gmem4_RVALID,
        m_axi_gmem4_RREADY,
        m_axi_gmem4_RDATA,
        m_axi_gmem4_RLAST,
        m_axi_gmem4_RID,
        m_axi_gmem4_RUSER,
        m_axi_gmem4_RRESP,
        m_axi_gmem4_BVALID,
        m_axi_gmem4_BREADY,
        m_axi_gmem4_BRESP,
        m_axi_gmem4_BID,
        m_axi_gmem4_BUSER
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM3_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM3_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM3_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_USER_VALUE = 0;
parameter    C_M_AXI_GMEM3_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM3_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM4_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM4_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM4_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM4_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM4_USER_VALUE = 0;
parameter    C_M_AXI_GMEM4_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM4_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM3_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM4_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_AWADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_AWID;
output  [7:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [C_M_AXI_GMEM3_AWUSER_WIDTH - 1:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_WDATA;
output  [C_M_AXI_GMEM3_WSTRB_WIDTH - 1:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_WID;
output  [C_M_AXI_GMEM3_WUSER_WIDTH - 1:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_ARADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_ARID;
output  [7:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [C_M_AXI_GMEM3_ARUSER_WIDTH - 1:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_RID;
input  [C_M_AXI_GMEM3_RUSER_WIDTH - 1:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_BID;
input  [C_M_AXI_GMEM3_BUSER_WIDTH - 1:0] m_axi_gmem3_BUSER;
output   m_axi_gmem4_AWVALID;
input   m_axi_gmem4_AWREADY;
output  [C_M_AXI_GMEM4_ADDR_WIDTH - 1:0] m_axi_gmem4_AWADDR;
output  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_AWID;
output  [7:0] m_axi_gmem4_AWLEN;
output  [2:0] m_axi_gmem4_AWSIZE;
output  [1:0] m_axi_gmem4_AWBURST;
output  [1:0] m_axi_gmem4_AWLOCK;
output  [3:0] m_axi_gmem4_AWCACHE;
output  [2:0] m_axi_gmem4_AWPROT;
output  [3:0] m_axi_gmem4_AWQOS;
output  [3:0] m_axi_gmem4_AWREGION;
output  [C_M_AXI_GMEM4_AWUSER_WIDTH - 1:0] m_axi_gmem4_AWUSER;
output   m_axi_gmem4_WVALID;
input   m_axi_gmem4_WREADY;
output  [C_M_AXI_GMEM4_DATA_WIDTH - 1:0] m_axi_gmem4_WDATA;
output  [C_M_AXI_GMEM4_WSTRB_WIDTH - 1:0] m_axi_gmem4_WSTRB;
output   m_axi_gmem4_WLAST;
output  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_WID;
output  [C_M_AXI_GMEM4_WUSER_WIDTH - 1:0] m_axi_gmem4_WUSER;
output   m_axi_gmem4_ARVALID;
input   m_axi_gmem4_ARREADY;
output  [C_M_AXI_GMEM4_ADDR_WIDTH - 1:0] m_axi_gmem4_ARADDR;
output  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_ARID;
output  [7:0] m_axi_gmem4_ARLEN;
output  [2:0] m_axi_gmem4_ARSIZE;
output  [1:0] m_axi_gmem4_ARBURST;
output  [1:0] m_axi_gmem4_ARLOCK;
output  [3:0] m_axi_gmem4_ARCACHE;
output  [2:0] m_axi_gmem4_ARPROT;
output  [3:0] m_axi_gmem4_ARQOS;
output  [3:0] m_axi_gmem4_ARREGION;
output  [C_M_AXI_GMEM4_ARUSER_WIDTH - 1:0] m_axi_gmem4_ARUSER;
input   m_axi_gmem4_RVALID;
output   m_axi_gmem4_RREADY;
input  [C_M_AXI_GMEM4_DATA_WIDTH - 1:0] m_axi_gmem4_RDATA;
input   m_axi_gmem4_RLAST;
input  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_RID;
input  [C_M_AXI_GMEM4_RUSER_WIDTH - 1:0] m_axi_gmem4_RUSER;
input  [1:0] m_axi_gmem4_RRESP;
input   m_axi_gmem4_BVALID;
output   m_axi_gmem4_BREADY;
input  [1:0] m_axi_gmem4_BRESP;
input  [C_M_AXI_GMEM4_ID_WIDTH - 1:0] m_axi_gmem4_BID;
input  [C_M_AXI_GMEM4_BUSER_WIDTH - 1:0] m_axi_gmem4_BUSER;

 reg    ap_rst_n_inv;
wire   [63:0] HLSPtr_i;
wire   [63:0] matrixA_hls_idx;
wire   [63:0] matrixA_i;
wire   [63:0] matrixB_i;
wire   [63:0] matrixC_o;
wire   [31:0] lenEdgeListPtr;
wire   [31:0] lenEdgePtr;
wire   [31:0] M;
wire   [31:0] K;
wire   [31:0] N;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
wire    gmem0_ARREADY;
wire    gmem0_RVALID;
wire   [31:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
wire   [1:0] gmem0_BRESP;
wire   [0:0] gmem0_BID;
wire   [0:0] gmem0_BUSER;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
wire   [31:0] gmem1_RDATA;
wire    gmem1_RLAST;
wire   [0:0] gmem1_RID;
wire   [0:0] gmem1_RUSER;
wire   [1:0] gmem1_RRESP;
wire    gmem1_BVALID;
wire   [1:0] gmem1_BRESP;
wire   [0:0] gmem1_BID;
wire   [0:0] gmem1_BUSER;
wire    gmem2_AWREADY;
wire    gmem2_WREADY;
wire    gmem2_ARREADY;
wire    gmem2_RVALID;
wire   [31:0] gmem2_RDATA;
wire    gmem2_RLAST;
wire   [0:0] gmem2_RID;
wire   [0:0] gmem2_RUSER;
wire   [1:0] gmem2_RRESP;
wire    gmem2_BVALID;
wire   [1:0] gmem2_BRESP;
wire   [0:0] gmem2_BID;
wire   [0:0] gmem2_BUSER;
wire    gmem3_AWREADY;
wire    gmem3_WREADY;
wire    gmem3_ARREADY;
wire    gmem3_RVALID;
wire   [31:0] gmem3_RDATA;
wire    gmem3_RLAST;
wire   [0:0] gmem3_RID;
wire   [0:0] gmem3_RUSER;
wire   [1:0] gmem3_RRESP;
wire    gmem3_BVALID;
wire   [1:0] gmem3_BRESP;
wire   [0:0] gmem3_BID;
wire   [0:0] gmem3_BUSER;
wire    gmem4_AWREADY;
wire    gmem4_WREADY;
wire    gmem4_ARREADY;
wire    gmem4_RVALID;
wire   [31:0] gmem4_RDATA;
wire    gmem4_RLAST;
wire   [0:0] gmem4_RID;
wire   [0:0] gmem4_RUSER;
wire   [1:0] gmem4_RRESP;
wire    gmem4_BVALID;
wire   [1:0] gmem4_BRESP;
wire   [0:0] gmem4_BID;
wire   [0:0] gmem4_BUSER;
wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire   [63:0] entry_proc_U0_ap_return_0;
wire   [31:0] entry_proc_U0_ap_return_1;
wire    ap_channel_done_M_c_channel;
wire    M_c_channel_full_n;
reg    ap_sync_reg_channel_write_M_c_channel;
wire    ap_sync_channel_write_M_c_channel;
wire    ap_channel_done_matrixC_o_c_channel;
wire    matrixC_o_c_channel_full_n;
reg    ap_sync_reg_channel_write_matrixC_o_c_channel;
wire    ap_sync_channel_write_matrixC_o_c_channel;
wire    read_edge_list_ptr_U0_ap_start;
wire    read_edge_list_ptr_U0_ap_done;
wire    read_edge_list_ptr_U0_ap_continue;
wire    read_edge_list_ptr_U0_ap_idle;
wire    read_edge_list_ptr_U0_ap_ready;
wire    read_edge_list_ptr_U0_start_out;
wire    read_edge_list_ptr_U0_start_write;
wire    read_edge_list_ptr_U0_m_axi_gmem0_AWVALID;
wire   [63:0] read_edge_list_ptr_U0_m_axi_gmem0_AWADDR;
wire   [0:0] read_edge_list_ptr_U0_m_axi_gmem0_AWID;
wire   [31:0] read_edge_list_ptr_U0_m_axi_gmem0_AWLEN;
wire   [2:0] read_edge_list_ptr_U0_m_axi_gmem0_AWSIZE;
wire   [1:0] read_edge_list_ptr_U0_m_axi_gmem0_AWBURST;
wire   [1:0] read_edge_list_ptr_U0_m_axi_gmem0_AWLOCK;
wire   [3:0] read_edge_list_ptr_U0_m_axi_gmem0_AWCACHE;
wire   [2:0] read_edge_list_ptr_U0_m_axi_gmem0_AWPROT;
wire   [3:0] read_edge_list_ptr_U0_m_axi_gmem0_AWQOS;
wire   [3:0] read_edge_list_ptr_U0_m_axi_gmem0_AWREGION;
wire   [0:0] read_edge_list_ptr_U0_m_axi_gmem0_AWUSER;
wire    read_edge_list_ptr_U0_m_axi_gmem0_WVALID;
wire   [31:0] read_edge_list_ptr_U0_m_axi_gmem0_WDATA;
wire   [3:0] read_edge_list_ptr_U0_m_axi_gmem0_WSTRB;
wire    read_edge_list_ptr_U0_m_axi_gmem0_WLAST;
wire   [0:0] read_edge_list_ptr_U0_m_axi_gmem0_WID;
wire   [0:0] read_edge_list_ptr_U0_m_axi_gmem0_WUSER;
wire    read_edge_list_ptr_U0_m_axi_gmem0_ARVALID;
wire   [63:0] read_edge_list_ptr_U0_m_axi_gmem0_ARADDR;
wire   [0:0] read_edge_list_ptr_U0_m_axi_gmem0_ARID;
wire   [31:0] read_edge_list_ptr_U0_m_axi_gmem0_ARLEN;
wire   [2:0] read_edge_list_ptr_U0_m_axi_gmem0_ARSIZE;
wire   [1:0] read_edge_list_ptr_U0_m_axi_gmem0_ARBURST;
wire   [1:0] read_edge_list_ptr_U0_m_axi_gmem0_ARLOCK;
wire   [3:0] read_edge_list_ptr_U0_m_axi_gmem0_ARCACHE;
wire   [2:0] read_edge_list_ptr_U0_m_axi_gmem0_ARPROT;
wire   [3:0] read_edge_list_ptr_U0_m_axi_gmem0_ARQOS;
wire   [3:0] read_edge_list_ptr_U0_m_axi_gmem0_ARREGION;
wire   [0:0] read_edge_list_ptr_U0_m_axi_gmem0_ARUSER;
wire    read_edge_list_ptr_U0_m_axi_gmem0_RREADY;
wire    read_edge_list_ptr_U0_m_axi_gmem0_BREADY;
wire   [31:0] read_edge_list_ptr_U0_fifoEdgeListPtr11_din;
wire    read_edge_list_ptr_U0_fifoEdgeListPtr11_write;
wire   [31:0] read_edge_list_ptr_U0_lenEdgeListPtr_c27_din;
wire    read_edge_list_ptr_U0_lenEdgeListPtr_c27_write;
wire    read_A_U0_ap_start;
wire    read_A_U0_ap_done;
wire    read_A_U0_ap_continue;
wire    read_A_U0_ap_idle;
wire    read_A_U0_ap_ready;
wire    read_A_U0_m_axi_gmem1_AWVALID;
wire   [63:0] read_A_U0_m_axi_gmem1_AWADDR;
wire   [0:0] read_A_U0_m_axi_gmem1_AWID;
wire   [31:0] read_A_U0_m_axi_gmem1_AWLEN;
wire   [2:0] read_A_U0_m_axi_gmem1_AWSIZE;
wire   [1:0] read_A_U0_m_axi_gmem1_AWBURST;
wire   [1:0] read_A_U0_m_axi_gmem1_AWLOCK;
wire   [3:0] read_A_U0_m_axi_gmem1_AWCACHE;
wire   [2:0] read_A_U0_m_axi_gmem1_AWPROT;
wire   [3:0] read_A_U0_m_axi_gmem1_AWQOS;
wire   [3:0] read_A_U0_m_axi_gmem1_AWREGION;
wire   [0:0] read_A_U0_m_axi_gmem1_AWUSER;
wire    read_A_U0_m_axi_gmem1_WVALID;
wire   [31:0] read_A_U0_m_axi_gmem1_WDATA;
wire   [3:0] read_A_U0_m_axi_gmem1_WSTRB;
wire    read_A_U0_m_axi_gmem1_WLAST;
wire   [0:0] read_A_U0_m_axi_gmem1_WID;
wire   [0:0] read_A_U0_m_axi_gmem1_WUSER;
wire    read_A_U0_m_axi_gmem1_ARVALID;
wire   [63:0] read_A_U0_m_axi_gmem1_ARADDR;
wire   [0:0] read_A_U0_m_axi_gmem1_ARID;
wire   [31:0] read_A_U0_m_axi_gmem1_ARLEN;
wire   [2:0] read_A_U0_m_axi_gmem1_ARSIZE;
wire   [1:0] read_A_U0_m_axi_gmem1_ARBURST;
wire   [1:0] read_A_U0_m_axi_gmem1_ARLOCK;
wire   [3:0] read_A_U0_m_axi_gmem1_ARCACHE;
wire   [2:0] read_A_U0_m_axi_gmem1_ARPROT;
wire   [3:0] read_A_U0_m_axi_gmem1_ARQOS;
wire   [3:0] read_A_U0_m_axi_gmem1_ARREGION;
wire   [0:0] read_A_U0_m_axi_gmem1_ARUSER;
wire    read_A_U0_m_axi_gmem1_RREADY;
wire    read_A_U0_m_axi_gmem1_BREADY;
wire    read_A_U0_m_axi_gmem2_AWVALID;
wire   [63:0] read_A_U0_m_axi_gmem2_AWADDR;
wire   [0:0] read_A_U0_m_axi_gmem2_AWID;
wire   [31:0] read_A_U0_m_axi_gmem2_AWLEN;
wire   [2:0] read_A_U0_m_axi_gmem2_AWSIZE;
wire   [1:0] read_A_U0_m_axi_gmem2_AWBURST;
wire   [1:0] read_A_U0_m_axi_gmem2_AWLOCK;
wire   [3:0] read_A_U0_m_axi_gmem2_AWCACHE;
wire   [2:0] read_A_U0_m_axi_gmem2_AWPROT;
wire   [3:0] read_A_U0_m_axi_gmem2_AWQOS;
wire   [3:0] read_A_U0_m_axi_gmem2_AWREGION;
wire   [0:0] read_A_U0_m_axi_gmem2_AWUSER;
wire    read_A_U0_m_axi_gmem2_WVALID;
wire   [31:0] read_A_U0_m_axi_gmem2_WDATA;
wire   [3:0] read_A_U0_m_axi_gmem2_WSTRB;
wire    read_A_U0_m_axi_gmem2_WLAST;
wire   [0:0] read_A_U0_m_axi_gmem2_WID;
wire   [0:0] read_A_U0_m_axi_gmem2_WUSER;
wire    read_A_U0_m_axi_gmem2_ARVALID;
wire   [63:0] read_A_U0_m_axi_gmem2_ARADDR;
wire   [0:0] read_A_U0_m_axi_gmem2_ARID;
wire   [31:0] read_A_U0_m_axi_gmem2_ARLEN;
wire   [2:0] read_A_U0_m_axi_gmem2_ARSIZE;
wire   [1:0] read_A_U0_m_axi_gmem2_ARBURST;
wire   [1:0] read_A_U0_m_axi_gmem2_ARLOCK;
wire   [3:0] read_A_U0_m_axi_gmem2_ARCACHE;
wire   [2:0] read_A_U0_m_axi_gmem2_ARPROT;
wire   [3:0] read_A_U0_m_axi_gmem2_ARQOS;
wire   [3:0] read_A_U0_m_axi_gmem2_ARREGION;
wire   [0:0] read_A_U0_m_axi_gmem2_ARUSER;
wire    read_A_U0_m_axi_gmem2_RREADY;
wire    read_A_U0_m_axi_gmem2_BREADY;
wire   [31:0] read_A_U0_fifoMatrixAIdx12_din;
wire    read_A_U0_fifoMatrixAIdx12_write;
wire   [31:0] read_A_U0_fifoMatrixA13_din;
wire    read_A_U0_fifoMatrixA13_write;
wire    read_B_U0_ap_start;
wire    read_B_U0_ap_done;
wire    read_B_U0_ap_continue;
wire    read_B_U0_ap_idle;
wire    read_B_U0_ap_ready;
wire    read_B_U0_m_axi_gmem3_AWVALID;
wire   [63:0] read_B_U0_m_axi_gmem3_AWADDR;
wire   [0:0] read_B_U0_m_axi_gmem3_AWID;
wire   [31:0] read_B_U0_m_axi_gmem3_AWLEN;
wire   [2:0] read_B_U0_m_axi_gmem3_AWSIZE;
wire   [1:0] read_B_U0_m_axi_gmem3_AWBURST;
wire   [1:0] read_B_U0_m_axi_gmem3_AWLOCK;
wire   [3:0] read_B_U0_m_axi_gmem3_AWCACHE;
wire   [2:0] read_B_U0_m_axi_gmem3_AWPROT;
wire   [3:0] read_B_U0_m_axi_gmem3_AWQOS;
wire   [3:0] read_B_U0_m_axi_gmem3_AWREGION;
wire   [0:0] read_B_U0_m_axi_gmem3_AWUSER;
wire    read_B_U0_m_axi_gmem3_WVALID;
wire   [31:0] read_B_U0_m_axi_gmem3_WDATA;
wire   [3:0] read_B_U0_m_axi_gmem3_WSTRB;
wire    read_B_U0_m_axi_gmem3_WLAST;
wire   [0:0] read_B_U0_m_axi_gmem3_WID;
wire   [0:0] read_B_U0_m_axi_gmem3_WUSER;
wire    read_B_U0_m_axi_gmem3_ARVALID;
wire   [63:0] read_B_U0_m_axi_gmem3_ARADDR;
wire   [0:0] read_B_U0_m_axi_gmem3_ARID;
wire   [31:0] read_B_U0_m_axi_gmem3_ARLEN;
wire   [2:0] read_B_U0_m_axi_gmem3_ARSIZE;
wire   [1:0] read_B_U0_m_axi_gmem3_ARBURST;
wire   [1:0] read_B_U0_m_axi_gmem3_ARLOCK;
wire   [3:0] read_B_U0_m_axi_gmem3_ARCACHE;
wire   [2:0] read_B_U0_m_axi_gmem3_ARPROT;
wire   [3:0] read_B_U0_m_axi_gmem3_ARQOS;
wire   [3:0] read_B_U0_m_axi_gmem3_ARREGION;
wire   [0:0] read_B_U0_m_axi_gmem3_ARUSER;
wire    read_B_U0_m_axi_gmem3_RREADY;
wire    read_B_U0_m_axi_gmem3_BREADY;
wire   [31:0] read_B_U0_fifoMatrixB14_din;
wire    read_B_U0_fifoMatrixB14_write;
wire   [31:0] read_B_U0_N_c_din;
wire    read_B_U0_N_c_write;
wire    calc_C_U0_ap_start;
wire    calc_C_U0_ap_done;
wire    calc_C_U0_ap_continue;
wire    calc_C_U0_ap_idle;
wire    calc_C_U0_ap_ready;
wire    calc_C_U0_start_out;
wire    calc_C_U0_start_write;
wire    calc_C_U0_lenEdgeListPtr_read;
wire    calc_C_U0_fifoEdgeListPtr11_read;
wire    calc_C_U0_fifoMatrixAIdx12_read;
wire    calc_C_U0_fifoMatrixA13_read;
wire    calc_C_U0_fifoMatrixB14_read;
wire   [31:0] calc_C_U0_fifoEdgeListPtr_calC15_din;
wire    calc_C_U0_fifoEdgeListPtr_calC15_write;
wire   [15:0] calc_C_U0_fifoMatrixCIdx_o_0_0_0_0_din;
wire    calc_C_U0_fifoMatrixCIdx_o_0_0_0_0_write;
wire   [15:0] calc_C_U0_fifoMatrixCIdx_o_0_0_0_01_din;
wire    calc_C_U0_fifoMatrixCIdx_o_0_0_0_01_write;
wire   [31:0] calc_C_U0_fifoCalcMatrixC_o_0_din;
wire    calc_C_U0_fifoCalcMatrixC_o_0_write;
wire   [31:0] calc_C_U0_fifoCalcMatrixC_o_02_din;
wire    calc_C_U0_fifoCalcMatrixC_o_02_write;
wire   [31:0] calc_C_U0_lenEdgeListPtr_c_din;
wire    calc_C_U0_lenEdgeListPtr_c_write;
wire    sort_C_U0_ap_start;
wire    sort_C_U0_ap_done;
wire    sort_C_U0_ap_continue;
wire    sort_C_U0_ap_idle;
wire    sort_C_U0_ap_ready;
wire    sort_C_U0_lenEdgeListPtr_read;
wire    sort_C_U0_fifoEdgeListPtr_calC15_read;
wire    sort_C_U0_fifoMatrixCIdx_i_0_0_0_0_read;
wire    sort_C_U0_fifoMatrixCIdx_i_0_0_0_01_read;
wire    sort_C_U0_fifoCalcMatrixC_i_0_read;
wire    sort_C_U0_fifoCalcMatrixC_i_02_read;
wire   [31:0] sort_C_U0_fifoSortMatrixC_o_0_din;
wire    sort_C_U0_fifoSortMatrixC_o_0_write;
wire   [31:0] sort_C_U0_fifoSortMatrixC_o_03_din;
wire    sort_C_U0_fifoSortMatrixC_o_03_write;
wire    write_C_U0_ap_start;
wire    write_C_U0_ap_done;
wire    write_C_U0_ap_continue;
wire    write_C_U0_ap_idle;
wire    write_C_U0_ap_ready;
wire    write_C_U0_N_read;
wire    write_C_U0_fifoSortMatrixC_i_0_read;
wire    write_C_U0_fifoSortMatrixC_i_01_read;
wire    write_C_U0_m_axi_gmem4_AWVALID;
wire   [63:0] write_C_U0_m_axi_gmem4_AWADDR;
wire   [0:0] write_C_U0_m_axi_gmem4_AWID;
wire   [31:0] write_C_U0_m_axi_gmem4_AWLEN;
wire   [2:0] write_C_U0_m_axi_gmem4_AWSIZE;
wire   [1:0] write_C_U0_m_axi_gmem4_AWBURST;
wire   [1:0] write_C_U0_m_axi_gmem4_AWLOCK;
wire   [3:0] write_C_U0_m_axi_gmem4_AWCACHE;
wire   [2:0] write_C_U0_m_axi_gmem4_AWPROT;
wire   [3:0] write_C_U0_m_axi_gmem4_AWQOS;
wire   [3:0] write_C_U0_m_axi_gmem4_AWREGION;
wire   [0:0] write_C_U0_m_axi_gmem4_AWUSER;
wire    write_C_U0_m_axi_gmem4_WVALID;
wire   [31:0] write_C_U0_m_axi_gmem4_WDATA;
wire   [3:0] write_C_U0_m_axi_gmem4_WSTRB;
wire    write_C_U0_m_axi_gmem4_WLAST;
wire   [0:0] write_C_U0_m_axi_gmem4_WID;
wire   [0:0] write_C_U0_m_axi_gmem4_WUSER;
wire    write_C_U0_m_axi_gmem4_ARVALID;
wire   [63:0] write_C_U0_m_axi_gmem4_ARADDR;
wire   [0:0] write_C_U0_m_axi_gmem4_ARID;
wire   [31:0] write_C_U0_m_axi_gmem4_ARLEN;
wire   [2:0] write_C_U0_m_axi_gmem4_ARSIZE;
wire   [1:0] write_C_U0_m_axi_gmem4_ARBURST;
wire   [1:0] write_C_U0_m_axi_gmem4_ARLOCK;
wire   [3:0] write_C_U0_m_axi_gmem4_ARCACHE;
wire   [2:0] write_C_U0_m_axi_gmem4_ARPROT;
wire   [3:0] write_C_U0_m_axi_gmem4_ARQOS;
wire   [3:0] write_C_U0_m_axi_gmem4_ARREGION;
wire   [0:0] write_C_U0_m_axi_gmem4_ARUSER;
wire    write_C_U0_m_axi_gmem4_RREADY;
wire    write_C_U0_m_axi_gmem4_BREADY;
wire   [63:0] matrixC_o_c_channel_dout;
wire    matrixC_o_c_channel_empty_n;
wire   [31:0] M_c_channel_dout;
wire    M_c_channel_empty_n;
wire    fifoEdgeListPtr_full_n;
wire   [31:0] fifoEdgeListPtr_dout;
wire    fifoEdgeListPtr_empty_n;
wire    lenEdgeListPtr_c27_full_n;
wire   [31:0] lenEdgeListPtr_c27_dout;
wire    lenEdgeListPtr_c27_empty_n;
wire    fifoMatrixAIdx_full_n;
wire   [31:0] fifoMatrixAIdx_dout;
wire    fifoMatrixAIdx_empty_n;
wire    fifoMatrixA_full_n;
wire   [31:0] fifoMatrixA_dout;
wire    fifoMatrixA_empty_n;
wire    fifoMatrixB_full_n;
wire   [31:0] fifoMatrixB_dout;
wire    fifoMatrixB_empty_n;
wire    N_c_full_n;
wire   [31:0] N_c_dout;
wire    N_c_empty_n;
wire    fifoEdgeListPtr_calC_full_n;
wire   [31:0] fifoEdgeListPtr_calC_dout;
wire    fifoEdgeListPtr_calC_empty_n;
wire    fifoMatrixCIdxArray_V_V_0_full_n;
wire   [15:0] fifoMatrixCIdxArray_V_V_0_dout;
wire    fifoMatrixCIdxArray_V_V_0_empty_n;
wire    fifoMatrixCIdxArray_V_V_1_full_n;
wire   [15:0] fifoMatrixCIdxArray_V_V_1_dout;
wire    fifoMatrixCIdxArray_V_V_1_empty_n;
wire    fifoCalcMatrixCArray_V_0_full_n;
wire   [31:0] fifoCalcMatrixCArray_V_0_dout;
wire    fifoCalcMatrixCArray_V_0_empty_n;
wire    fifoCalcMatrixCArray_V_1_full_n;
wire   [31:0] fifoCalcMatrixCArray_V_1_dout;
wire    fifoCalcMatrixCArray_V_1_empty_n;
wire    lenEdgeListPtr_c_full_n;
wire   [31:0] lenEdgeListPtr_c_dout;
wire    lenEdgeListPtr_c_empty_n;
wire    fifoSortMatrixCArray_V_0_full_n;
wire   [31:0] fifoSortMatrixCArray_V_0_dout;
wire    fifoSortMatrixCArray_V_0_empty_n;
wire    fifoSortMatrixCArray_V_1_full_n;
wire   [31:0] fifoSortMatrixCArray_V_1_dout;
wire    fifoSortMatrixCArray_V_1_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_read_edge_list_ptr_U0_ap_ready;
wire    ap_sync_read_edge_list_ptr_U0_ap_ready;
reg    ap_sync_reg_read_A_U0_ap_ready;
wire    ap_sync_read_A_U0_ap_ready;
reg    ap_sync_reg_read_B_U0_ap_ready;
wire    ap_sync_read_B_U0_ap_ready;
wire   [0:0] start_for_calc_C_U0_din;
wire    start_for_calc_C_U0_full_n;
wire   [0:0] start_for_calc_C_U0_dout;
wire    start_for_calc_C_U0_empty_n;
wire   [0:0] start_for_sort_C_U0_din;
wire    start_for_sort_C_U0_full_n;
wire   [0:0] start_for_sort_C_U0_dout;
wire    start_for_sort_C_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_M_c_channel = 1'b0;
#0 ap_sync_reg_channel_write_matrixC_o_c_channel = 1'b0;
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_read_edge_list_ptr_U0_ap_ready = 1'b0;
#0 ap_sync_reg_read_A_U0_ap_ready = 1'b0;
#0 ap_sync_reg_read_B_U0_ap_ready = 1'b0;
end

krnl_sparse_matrix_acc_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .HLSPtr_i(HLSPtr_i),
    .matrixA_hls_idx(matrixA_hls_idx),
    .matrixA_i(matrixA_i),
    .matrixB_i(matrixB_i),
    .matrixC_o(matrixC_o),
    .lenEdgeListPtr(lenEdgeListPtr),
    .lenEdgePtr(lenEdgePtr),
    .M(M),
    .K(K),
    .N(N),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

krnl_sparse_matrix_acc_gmem0_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(read_edge_list_ptr_U0_m_axi_gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(read_edge_list_ptr_U0_m_axi_gmem0_ARADDR),
    .I_ARID(read_edge_list_ptr_U0_m_axi_gmem0_ARID),
    .I_ARLEN(read_edge_list_ptr_U0_m_axi_gmem0_ARLEN),
    .I_ARSIZE(read_edge_list_ptr_U0_m_axi_gmem0_ARSIZE),
    .I_ARLOCK(read_edge_list_ptr_U0_m_axi_gmem0_ARLOCK),
    .I_ARCACHE(read_edge_list_ptr_U0_m_axi_gmem0_ARCACHE),
    .I_ARQOS(read_edge_list_ptr_U0_m_axi_gmem0_ARQOS),
    .I_ARPROT(read_edge_list_ptr_U0_m_axi_gmem0_ARPROT),
    .I_ARUSER(read_edge_list_ptr_U0_m_axi_gmem0_ARUSER),
    .I_ARBURST(read_edge_list_ptr_U0_m_axi_gmem0_ARBURST),
    .I_ARREGION(read_edge_list_ptr_U0_m_axi_gmem0_ARREGION),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(read_edge_list_ptr_U0_m_axi_gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RID(gmem0_RID),
    .I_RUSER(gmem0_RUSER),
    .I_RRESP(gmem0_RRESP),
    .I_RLAST(gmem0_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(32'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem0_BRESP),
    .I_BID(gmem0_BID),
    .I_BUSER(gmem0_BUSER)
);

krnl_sparse_matrix_acc_gmem1_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(read_A_U0_m_axi_gmem1_ARVALID),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(read_A_U0_m_axi_gmem1_ARADDR),
    .I_ARID(read_A_U0_m_axi_gmem1_ARID),
    .I_ARLEN(read_A_U0_m_axi_gmem1_ARLEN),
    .I_ARSIZE(read_A_U0_m_axi_gmem1_ARSIZE),
    .I_ARLOCK(read_A_U0_m_axi_gmem1_ARLOCK),
    .I_ARCACHE(read_A_U0_m_axi_gmem1_ARCACHE),
    .I_ARQOS(read_A_U0_m_axi_gmem1_ARQOS),
    .I_ARPROT(read_A_U0_m_axi_gmem1_ARPROT),
    .I_ARUSER(read_A_U0_m_axi_gmem1_ARUSER),
    .I_ARBURST(read_A_U0_m_axi_gmem1_ARBURST),
    .I_ARREGION(read_A_U0_m_axi_gmem1_ARREGION),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(read_A_U0_m_axi_gmem1_RREADY),
    .I_RDATA(gmem1_RDATA),
    .I_RID(gmem1_RID),
    .I_RUSER(gmem1_RUSER),
    .I_RRESP(gmem1_RRESP),
    .I_RLAST(gmem1_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(32'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem1_BRESP),
    .I_BID(gmem1_BID),
    .I_BUSER(gmem1_BUSER)
);

krnl_sparse_matrix_acc_gmem2_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(read_A_U0_m_axi_gmem2_ARVALID),
    .I_ARREADY(gmem2_ARREADY),
    .I_ARADDR(read_A_U0_m_axi_gmem2_ARADDR),
    .I_ARID(read_A_U0_m_axi_gmem2_ARID),
    .I_ARLEN(read_A_U0_m_axi_gmem2_ARLEN),
    .I_ARSIZE(read_A_U0_m_axi_gmem2_ARSIZE),
    .I_ARLOCK(read_A_U0_m_axi_gmem2_ARLOCK),
    .I_ARCACHE(read_A_U0_m_axi_gmem2_ARCACHE),
    .I_ARQOS(read_A_U0_m_axi_gmem2_ARQOS),
    .I_ARPROT(read_A_U0_m_axi_gmem2_ARPROT),
    .I_ARUSER(read_A_U0_m_axi_gmem2_ARUSER),
    .I_ARBURST(read_A_U0_m_axi_gmem2_ARBURST),
    .I_ARREGION(read_A_U0_m_axi_gmem2_ARREGION),
    .I_RVALID(gmem2_RVALID),
    .I_RREADY(read_A_U0_m_axi_gmem2_RREADY),
    .I_RDATA(gmem2_RDATA),
    .I_RID(gmem2_RID),
    .I_RUSER(gmem2_RUSER),
    .I_RRESP(gmem2_RRESP),
    .I_RLAST(gmem2_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem2_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem2_WREADY),
    .I_WDATA(32'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem2_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem2_BRESP),
    .I_BID(gmem2_BID),
    .I_BUSER(gmem2_BUSER)
);

krnl_sparse_matrix_acc_gmem3_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM3_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM3_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM3_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM3_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM3_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM3_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM3_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM3_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM3_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM3_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM3_CACHE_VALUE ))
gmem3_m_axi_U(
    .AWVALID(m_axi_gmem3_AWVALID),
    .AWREADY(m_axi_gmem3_AWREADY),
    .AWADDR(m_axi_gmem3_AWADDR),
    .AWID(m_axi_gmem3_AWID),
    .AWLEN(m_axi_gmem3_AWLEN),
    .AWSIZE(m_axi_gmem3_AWSIZE),
    .AWBURST(m_axi_gmem3_AWBURST),
    .AWLOCK(m_axi_gmem3_AWLOCK),
    .AWCACHE(m_axi_gmem3_AWCACHE),
    .AWPROT(m_axi_gmem3_AWPROT),
    .AWQOS(m_axi_gmem3_AWQOS),
    .AWREGION(m_axi_gmem3_AWREGION),
    .AWUSER(m_axi_gmem3_AWUSER),
    .WVALID(m_axi_gmem3_WVALID),
    .WREADY(m_axi_gmem3_WREADY),
    .WDATA(m_axi_gmem3_WDATA),
    .WSTRB(m_axi_gmem3_WSTRB),
    .WLAST(m_axi_gmem3_WLAST),
    .WID(m_axi_gmem3_WID),
    .WUSER(m_axi_gmem3_WUSER),
    .ARVALID(m_axi_gmem3_ARVALID),
    .ARREADY(m_axi_gmem3_ARREADY),
    .ARADDR(m_axi_gmem3_ARADDR),
    .ARID(m_axi_gmem3_ARID),
    .ARLEN(m_axi_gmem3_ARLEN),
    .ARSIZE(m_axi_gmem3_ARSIZE),
    .ARBURST(m_axi_gmem3_ARBURST),
    .ARLOCK(m_axi_gmem3_ARLOCK),
    .ARCACHE(m_axi_gmem3_ARCACHE),
    .ARPROT(m_axi_gmem3_ARPROT),
    .ARQOS(m_axi_gmem3_ARQOS),
    .ARREGION(m_axi_gmem3_ARREGION),
    .ARUSER(m_axi_gmem3_ARUSER),
    .RVALID(m_axi_gmem3_RVALID),
    .RREADY(m_axi_gmem3_RREADY),
    .RDATA(m_axi_gmem3_RDATA),
    .RLAST(m_axi_gmem3_RLAST),
    .RID(m_axi_gmem3_RID),
    .RUSER(m_axi_gmem3_RUSER),
    .RRESP(m_axi_gmem3_RRESP),
    .BVALID(m_axi_gmem3_BVALID),
    .BREADY(m_axi_gmem3_BREADY),
    .BRESP(m_axi_gmem3_BRESP),
    .BID(m_axi_gmem3_BID),
    .BUSER(m_axi_gmem3_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(read_B_U0_m_axi_gmem3_ARVALID),
    .I_ARREADY(gmem3_ARREADY),
    .I_ARADDR(read_B_U0_m_axi_gmem3_ARADDR),
    .I_ARID(read_B_U0_m_axi_gmem3_ARID),
    .I_ARLEN(read_B_U0_m_axi_gmem3_ARLEN),
    .I_ARSIZE(read_B_U0_m_axi_gmem3_ARSIZE),
    .I_ARLOCK(read_B_U0_m_axi_gmem3_ARLOCK),
    .I_ARCACHE(read_B_U0_m_axi_gmem3_ARCACHE),
    .I_ARQOS(read_B_U0_m_axi_gmem3_ARQOS),
    .I_ARPROT(read_B_U0_m_axi_gmem3_ARPROT),
    .I_ARUSER(read_B_U0_m_axi_gmem3_ARUSER),
    .I_ARBURST(read_B_U0_m_axi_gmem3_ARBURST),
    .I_ARREGION(read_B_U0_m_axi_gmem3_ARREGION),
    .I_RVALID(gmem3_RVALID),
    .I_RREADY(read_B_U0_m_axi_gmem3_RREADY),
    .I_RDATA(gmem3_RDATA),
    .I_RID(gmem3_RID),
    .I_RUSER(gmem3_RUSER),
    .I_RRESP(gmem3_RRESP),
    .I_RLAST(gmem3_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem3_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem3_WREADY),
    .I_WDATA(32'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem3_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem3_BRESP),
    .I_BID(gmem3_BID),
    .I_BUSER(gmem3_BUSER)
);

krnl_sparse_matrix_acc_gmem4_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM4_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM4_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM4_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM4_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM4_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM4_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM4_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM4_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM4_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM4_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM4_CACHE_VALUE ))
gmem4_m_axi_U(
    .AWVALID(m_axi_gmem4_AWVALID),
    .AWREADY(m_axi_gmem4_AWREADY),
    .AWADDR(m_axi_gmem4_AWADDR),
    .AWID(m_axi_gmem4_AWID),
    .AWLEN(m_axi_gmem4_AWLEN),
    .AWSIZE(m_axi_gmem4_AWSIZE),
    .AWBURST(m_axi_gmem4_AWBURST),
    .AWLOCK(m_axi_gmem4_AWLOCK),
    .AWCACHE(m_axi_gmem4_AWCACHE),
    .AWPROT(m_axi_gmem4_AWPROT),
    .AWQOS(m_axi_gmem4_AWQOS),
    .AWREGION(m_axi_gmem4_AWREGION),
    .AWUSER(m_axi_gmem4_AWUSER),
    .WVALID(m_axi_gmem4_WVALID),
    .WREADY(m_axi_gmem4_WREADY),
    .WDATA(m_axi_gmem4_WDATA),
    .WSTRB(m_axi_gmem4_WSTRB),
    .WLAST(m_axi_gmem4_WLAST),
    .WID(m_axi_gmem4_WID),
    .WUSER(m_axi_gmem4_WUSER),
    .ARVALID(m_axi_gmem4_ARVALID),
    .ARREADY(m_axi_gmem4_ARREADY),
    .ARADDR(m_axi_gmem4_ARADDR),
    .ARID(m_axi_gmem4_ARID),
    .ARLEN(m_axi_gmem4_ARLEN),
    .ARSIZE(m_axi_gmem4_ARSIZE),
    .ARBURST(m_axi_gmem4_ARBURST),
    .ARLOCK(m_axi_gmem4_ARLOCK),
    .ARCACHE(m_axi_gmem4_ARCACHE),
    .ARPROT(m_axi_gmem4_ARPROT),
    .ARQOS(m_axi_gmem4_ARQOS),
    .ARREGION(m_axi_gmem4_ARREGION),
    .ARUSER(m_axi_gmem4_ARUSER),
    .RVALID(m_axi_gmem4_RVALID),
    .RREADY(m_axi_gmem4_RREADY),
    .RDATA(m_axi_gmem4_RDATA),
    .RLAST(m_axi_gmem4_RLAST),
    .RID(m_axi_gmem4_RID),
    .RUSER(m_axi_gmem4_RUSER),
    .RRESP(m_axi_gmem4_RRESP),
    .BVALID(m_axi_gmem4_BVALID),
    .BREADY(m_axi_gmem4_BREADY),
    .BRESP(m_axi_gmem4_BRESP),
    .BID(m_axi_gmem4_BID),
    .BUSER(m_axi_gmem4_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem4_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem4_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem4_RDATA),
    .I_RID(gmem4_RID),
    .I_RUSER(gmem4_RUSER),
    .I_RRESP(gmem4_RRESP),
    .I_RLAST(gmem4_RLAST),
    .I_AWVALID(write_C_U0_m_axi_gmem4_AWVALID),
    .I_AWREADY(gmem4_AWREADY),
    .I_AWADDR(write_C_U0_m_axi_gmem4_AWADDR),
    .I_AWID(write_C_U0_m_axi_gmem4_AWID),
    .I_AWLEN(write_C_U0_m_axi_gmem4_AWLEN),
    .I_AWSIZE(write_C_U0_m_axi_gmem4_AWSIZE),
    .I_AWLOCK(write_C_U0_m_axi_gmem4_AWLOCK),
    .I_AWCACHE(write_C_U0_m_axi_gmem4_AWCACHE),
    .I_AWQOS(write_C_U0_m_axi_gmem4_AWQOS),
    .I_AWPROT(write_C_U0_m_axi_gmem4_AWPROT),
    .I_AWUSER(write_C_U0_m_axi_gmem4_AWUSER),
    .I_AWBURST(write_C_U0_m_axi_gmem4_AWBURST),
    .I_AWREGION(write_C_U0_m_axi_gmem4_AWREGION),
    .I_WVALID(write_C_U0_m_axi_gmem4_WVALID),
    .I_WREADY(gmem4_WREADY),
    .I_WDATA(write_C_U0_m_axi_gmem4_WDATA),
    .I_WID(write_C_U0_m_axi_gmem4_WID),
    .I_WUSER(write_C_U0_m_axi_gmem4_WUSER),
    .I_WLAST(write_C_U0_m_axi_gmem4_WLAST),
    .I_WSTRB(write_C_U0_m_axi_gmem4_WSTRB),
    .I_BVALID(gmem4_BVALID),
    .I_BREADY(write_C_U0_m_axi_gmem4_BREADY),
    .I_BRESP(gmem4_BRESP),
    .I_BID(gmem4_BID),
    .I_BUSER(gmem4_BUSER)
);

krnl_sparse_matrix_acc_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(entry_proc_U0_ap_start),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .matrixC_o(matrixC_o),
    .M(M),
    .ap_return_0(entry_proc_U0_ap_return_0),
    .ap_return_1(entry_proc_U0_ap_return_1)
);

krnl_sparse_matrix_acc_read_edge_list_ptr read_edge_list_ptr_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(read_edge_list_ptr_U0_ap_start),
    .start_full_n(start_for_calc_C_U0_full_n),
    .ap_done(read_edge_list_ptr_U0_ap_done),
    .ap_continue(read_edge_list_ptr_U0_ap_continue),
    .ap_idle(read_edge_list_ptr_U0_ap_idle),
    .ap_ready(read_edge_list_ptr_U0_ap_ready),
    .start_out(read_edge_list_ptr_U0_start_out),
    .start_write(read_edge_list_ptr_U0_start_write),
    .lenEdgeListPtr(lenEdgeListPtr),
    .m_axi_gmem0_AWVALID(read_edge_list_ptr_U0_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(read_edge_list_ptr_U0_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(read_edge_list_ptr_U0_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(read_edge_list_ptr_U0_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(read_edge_list_ptr_U0_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(read_edge_list_ptr_U0_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(read_edge_list_ptr_U0_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(read_edge_list_ptr_U0_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(read_edge_list_ptr_U0_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(read_edge_list_ptr_U0_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(read_edge_list_ptr_U0_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(read_edge_list_ptr_U0_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(read_edge_list_ptr_U0_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(read_edge_list_ptr_U0_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(read_edge_list_ptr_U0_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(read_edge_list_ptr_U0_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(read_edge_list_ptr_U0_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(read_edge_list_ptr_U0_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(read_edge_list_ptr_U0_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(read_edge_list_ptr_U0_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(read_edge_list_ptr_U0_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(read_edge_list_ptr_U0_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(read_edge_list_ptr_U0_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(read_edge_list_ptr_U0_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(read_edge_list_ptr_U0_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(read_edge_list_ptr_U0_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(read_edge_list_ptr_U0_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(read_edge_list_ptr_U0_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(read_edge_list_ptr_U0_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(read_edge_list_ptr_U0_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(read_edge_list_ptr_U0_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(gmem0_RLAST),
    .m_axi_gmem0_RID(gmem0_RID),
    .m_axi_gmem0_RUSER(gmem0_RUSER),
    .m_axi_gmem0_RRESP(gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(read_edge_list_ptr_U0_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .HLSPtr_i(HLSPtr_i),
    .fifoEdgeListPtr11_din(read_edge_list_ptr_U0_fifoEdgeListPtr11_din),
    .fifoEdgeListPtr11_full_n(fifoEdgeListPtr_full_n),
    .fifoEdgeListPtr11_write(read_edge_list_ptr_U0_fifoEdgeListPtr11_write),
    .lenEdgeListPtr_c27_din(read_edge_list_ptr_U0_lenEdgeListPtr_c27_din),
    .lenEdgeListPtr_c27_full_n(lenEdgeListPtr_c27_full_n),
    .lenEdgeListPtr_c27_write(read_edge_list_ptr_U0_lenEdgeListPtr_c27_write)
);

krnl_sparse_matrix_acc_read_A read_A_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(read_A_U0_ap_start),
    .ap_done(read_A_U0_ap_done),
    .ap_continue(read_A_U0_ap_continue),
    .ap_idle(read_A_U0_ap_idle),
    .ap_ready(read_A_U0_ap_ready),
    .lenEdgePtr(lenEdgePtr),
    .m_axi_gmem1_AWVALID(read_A_U0_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(read_A_U0_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(read_A_U0_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(read_A_U0_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(read_A_U0_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(read_A_U0_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(read_A_U0_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(read_A_U0_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(read_A_U0_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(read_A_U0_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(read_A_U0_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(read_A_U0_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(read_A_U0_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(read_A_U0_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(read_A_U0_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(read_A_U0_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(read_A_U0_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(read_A_U0_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(read_A_U0_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(read_A_U0_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(read_A_U0_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(read_A_U0_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(read_A_U0_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(read_A_U0_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(read_A_U0_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(read_A_U0_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(read_A_U0_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(read_A_U0_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(read_A_U0_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(read_A_U0_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(read_A_U0_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(gmem1_RLAST),
    .m_axi_gmem1_RID(gmem1_RID),
    .m_axi_gmem1_RUSER(gmem1_RUSER),
    .m_axi_gmem1_RRESP(gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(read_A_U0_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .matrixA_hls_idx(matrixA_hls_idx),
    .m_axi_gmem2_AWVALID(read_A_U0_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(1'b0),
    .m_axi_gmem2_AWADDR(read_A_U0_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(read_A_U0_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(read_A_U0_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(read_A_U0_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(read_A_U0_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(read_A_U0_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(read_A_U0_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(read_A_U0_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(read_A_U0_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(read_A_U0_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(read_A_U0_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(read_A_U0_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(1'b0),
    .m_axi_gmem2_WDATA(read_A_U0_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(read_A_U0_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(read_A_U0_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(read_A_U0_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(read_A_U0_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(read_A_U0_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(gmem2_ARREADY),
    .m_axi_gmem2_ARADDR(read_A_U0_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(read_A_U0_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(read_A_U0_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(read_A_U0_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(read_A_U0_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(read_A_U0_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(read_A_U0_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(read_A_U0_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(read_A_U0_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(read_A_U0_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(read_A_U0_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(gmem2_RVALID),
    .m_axi_gmem2_RREADY(read_A_U0_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(gmem2_RDATA),
    .m_axi_gmem2_RLAST(gmem2_RLAST),
    .m_axi_gmem2_RID(gmem2_RID),
    .m_axi_gmem2_RUSER(gmem2_RUSER),
    .m_axi_gmem2_RRESP(gmem2_RRESP),
    .m_axi_gmem2_BVALID(1'b0),
    .m_axi_gmem2_BREADY(read_A_U0_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(2'd0),
    .m_axi_gmem2_BID(1'd0),
    .m_axi_gmem2_BUSER(1'd0),
    .matrixA_i(matrixA_i),
    .fifoMatrixAIdx12_din(read_A_U0_fifoMatrixAIdx12_din),
    .fifoMatrixAIdx12_full_n(fifoMatrixAIdx_full_n),
    .fifoMatrixAIdx12_write(read_A_U0_fifoMatrixAIdx12_write),
    .fifoMatrixA13_din(read_A_U0_fifoMatrixA13_din),
    .fifoMatrixA13_full_n(fifoMatrixA_full_n),
    .fifoMatrixA13_write(read_A_U0_fifoMatrixA13_write)
);

krnl_sparse_matrix_acc_read_B read_B_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(read_B_U0_ap_start),
    .ap_done(read_B_U0_ap_done),
    .ap_continue(read_B_U0_ap_continue),
    .ap_idle(read_B_U0_ap_idle),
    .ap_ready(read_B_U0_ap_ready),
    .K(K),
    .N(N),
    .m_axi_gmem3_AWVALID(read_B_U0_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(1'b0),
    .m_axi_gmem3_AWADDR(read_B_U0_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(read_B_U0_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(read_B_U0_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(read_B_U0_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(read_B_U0_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(read_B_U0_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(read_B_U0_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(read_B_U0_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(read_B_U0_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(read_B_U0_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(read_B_U0_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(read_B_U0_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(1'b0),
    .m_axi_gmem3_WDATA(read_B_U0_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(read_B_U0_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(read_B_U0_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(read_B_U0_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(read_B_U0_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(read_B_U0_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(gmem3_ARREADY),
    .m_axi_gmem3_ARADDR(read_B_U0_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(read_B_U0_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(read_B_U0_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(read_B_U0_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(read_B_U0_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(read_B_U0_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(read_B_U0_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(read_B_U0_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(read_B_U0_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(read_B_U0_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(read_B_U0_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(gmem3_RVALID),
    .m_axi_gmem3_RREADY(read_B_U0_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(gmem3_RDATA),
    .m_axi_gmem3_RLAST(gmem3_RLAST),
    .m_axi_gmem3_RID(gmem3_RID),
    .m_axi_gmem3_RUSER(gmem3_RUSER),
    .m_axi_gmem3_RRESP(gmem3_RRESP),
    .m_axi_gmem3_BVALID(1'b0),
    .m_axi_gmem3_BREADY(read_B_U0_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(2'd0),
    .m_axi_gmem3_BID(1'd0),
    .m_axi_gmem3_BUSER(1'd0),
    .matrixB_i(matrixB_i),
    .fifoMatrixB14_din(read_B_U0_fifoMatrixB14_din),
    .fifoMatrixB14_full_n(fifoMatrixB_full_n),
    .fifoMatrixB14_write(read_B_U0_fifoMatrixB14_write),
    .N_c_din(read_B_U0_N_c_din),
    .N_c_full_n(N_c_full_n),
    .N_c_write(read_B_U0_N_c_write)
);

krnl_sparse_matrix_acc_calc_C calc_C_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(calc_C_U0_ap_start),
    .start_full_n(start_for_sort_C_U0_full_n),
    .ap_done(calc_C_U0_ap_done),
    .ap_continue(calc_C_U0_ap_continue),
    .ap_idle(calc_C_U0_ap_idle),
    .ap_ready(calc_C_U0_ap_ready),
    .start_out(calc_C_U0_start_out),
    .start_write(calc_C_U0_start_write),
    .lenEdgeListPtr_dout(lenEdgeListPtr_c27_dout),
    .lenEdgeListPtr_empty_n(lenEdgeListPtr_c27_empty_n),
    .lenEdgeListPtr_read(calc_C_U0_lenEdgeListPtr_read),
    .fifoEdgeListPtr11_dout(fifoEdgeListPtr_dout),
    .fifoEdgeListPtr11_empty_n(fifoEdgeListPtr_empty_n),
    .fifoEdgeListPtr11_read(calc_C_U0_fifoEdgeListPtr11_read),
    .fifoMatrixAIdx12_dout(fifoMatrixAIdx_dout),
    .fifoMatrixAIdx12_empty_n(fifoMatrixAIdx_empty_n),
    .fifoMatrixAIdx12_read(calc_C_U0_fifoMatrixAIdx12_read),
    .fifoMatrixA13_dout(fifoMatrixA_dout),
    .fifoMatrixA13_empty_n(fifoMatrixA_empty_n),
    .fifoMatrixA13_read(calc_C_U0_fifoMatrixA13_read),
    .fifoMatrixB14_dout(fifoMatrixB_dout),
    .fifoMatrixB14_empty_n(fifoMatrixB_empty_n),
    .fifoMatrixB14_read(calc_C_U0_fifoMatrixB14_read),
    .fifoEdgeListPtr_calC15_din(calc_C_U0_fifoEdgeListPtr_calC15_din),
    .fifoEdgeListPtr_calC15_full_n(fifoEdgeListPtr_calC_full_n),
    .fifoEdgeListPtr_calC15_write(calc_C_U0_fifoEdgeListPtr_calC15_write),
    .fifoMatrixCIdx_o_0_0_0_0_din(calc_C_U0_fifoMatrixCIdx_o_0_0_0_0_din),
    .fifoMatrixCIdx_o_0_0_0_0_full_n(fifoMatrixCIdxArray_V_V_0_full_n),
    .fifoMatrixCIdx_o_0_0_0_0_write(calc_C_U0_fifoMatrixCIdx_o_0_0_0_0_write),
    .fifoMatrixCIdx_o_0_0_0_01_din(calc_C_U0_fifoMatrixCIdx_o_0_0_0_01_din),
    .fifoMatrixCIdx_o_0_0_0_01_full_n(fifoMatrixCIdxArray_V_V_1_full_n),
    .fifoMatrixCIdx_o_0_0_0_01_write(calc_C_U0_fifoMatrixCIdx_o_0_0_0_01_write),
    .fifoCalcMatrixC_o_0_din(calc_C_U0_fifoCalcMatrixC_o_0_din),
    .fifoCalcMatrixC_o_0_full_n(fifoCalcMatrixCArray_V_0_full_n),
    .fifoCalcMatrixC_o_0_write(calc_C_U0_fifoCalcMatrixC_o_0_write),
    .fifoCalcMatrixC_o_02_din(calc_C_U0_fifoCalcMatrixC_o_02_din),
    .fifoCalcMatrixC_o_02_full_n(fifoCalcMatrixCArray_V_1_full_n),
    .fifoCalcMatrixC_o_02_write(calc_C_U0_fifoCalcMatrixC_o_02_write),
    .lenEdgeListPtr_c_din(calc_C_U0_lenEdgeListPtr_c_din),
    .lenEdgeListPtr_c_full_n(lenEdgeListPtr_c_full_n),
    .lenEdgeListPtr_c_write(calc_C_U0_lenEdgeListPtr_c_write)
);

krnl_sparse_matrix_acc_sort_C sort_C_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(sort_C_U0_ap_start),
    .ap_done(sort_C_U0_ap_done),
    .ap_continue(sort_C_U0_ap_continue),
    .ap_idle(sort_C_U0_ap_idle),
    .ap_ready(sort_C_U0_ap_ready),
    .lenEdgeListPtr_dout(lenEdgeListPtr_c_dout),
    .lenEdgeListPtr_empty_n(lenEdgeListPtr_c_empty_n),
    .lenEdgeListPtr_read(sort_C_U0_lenEdgeListPtr_read),
    .fifoEdgeListPtr_calC15_dout(fifoEdgeListPtr_calC_dout),
    .fifoEdgeListPtr_calC15_empty_n(fifoEdgeListPtr_calC_empty_n),
    .fifoEdgeListPtr_calC15_read(sort_C_U0_fifoEdgeListPtr_calC15_read),
    .fifoMatrixCIdx_i_0_0_0_0_dout(fifoMatrixCIdxArray_V_V_0_dout),
    .fifoMatrixCIdx_i_0_0_0_0_empty_n(fifoMatrixCIdxArray_V_V_0_empty_n),
    .fifoMatrixCIdx_i_0_0_0_0_read(sort_C_U0_fifoMatrixCIdx_i_0_0_0_0_read),
    .fifoMatrixCIdx_i_0_0_0_01_dout(fifoMatrixCIdxArray_V_V_1_dout),
    .fifoMatrixCIdx_i_0_0_0_01_empty_n(fifoMatrixCIdxArray_V_V_1_empty_n),
    .fifoMatrixCIdx_i_0_0_0_01_read(sort_C_U0_fifoMatrixCIdx_i_0_0_0_01_read),
    .fifoCalcMatrixC_i_0_dout(fifoCalcMatrixCArray_V_0_dout),
    .fifoCalcMatrixC_i_0_empty_n(fifoCalcMatrixCArray_V_0_empty_n),
    .fifoCalcMatrixC_i_0_read(sort_C_U0_fifoCalcMatrixC_i_0_read),
    .fifoCalcMatrixC_i_02_dout(fifoCalcMatrixCArray_V_1_dout),
    .fifoCalcMatrixC_i_02_empty_n(fifoCalcMatrixCArray_V_1_empty_n),
    .fifoCalcMatrixC_i_02_read(sort_C_U0_fifoCalcMatrixC_i_02_read),
    .fifoSortMatrixC_o_0_din(sort_C_U0_fifoSortMatrixC_o_0_din),
    .fifoSortMatrixC_o_0_full_n(fifoSortMatrixCArray_V_0_full_n),
    .fifoSortMatrixC_o_0_write(sort_C_U0_fifoSortMatrixC_o_0_write),
    .fifoSortMatrixC_o_03_din(sort_C_U0_fifoSortMatrixC_o_03_din),
    .fifoSortMatrixC_o_03_full_n(fifoSortMatrixCArray_V_1_full_n),
    .fifoSortMatrixC_o_03_write(sort_C_U0_fifoSortMatrixC_o_03_write)
);

krnl_sparse_matrix_acc_write_C write_C_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(write_C_U0_ap_start),
    .ap_done(write_C_U0_ap_done),
    .ap_continue(write_C_U0_ap_continue),
    .ap_idle(write_C_U0_ap_idle),
    .ap_ready(write_C_U0_ap_ready),
    .p_read(M_c_channel_dout),
    .N_dout(N_c_dout),
    .N_empty_n(N_c_empty_n),
    .N_read(write_C_U0_N_read),
    .fifoSortMatrixC_i_0_dout(fifoSortMatrixCArray_V_0_dout),
    .fifoSortMatrixC_i_0_empty_n(fifoSortMatrixCArray_V_0_empty_n),
    .fifoSortMatrixC_i_0_read(write_C_U0_fifoSortMatrixC_i_0_read),
    .fifoSortMatrixC_i_01_dout(fifoSortMatrixCArray_V_1_dout),
    .fifoSortMatrixC_i_01_empty_n(fifoSortMatrixCArray_V_1_empty_n),
    .fifoSortMatrixC_i_01_read(write_C_U0_fifoSortMatrixC_i_01_read),
    .m_axi_gmem4_AWVALID(write_C_U0_m_axi_gmem4_AWVALID),
    .m_axi_gmem4_AWREADY(gmem4_AWREADY),
    .m_axi_gmem4_AWADDR(write_C_U0_m_axi_gmem4_AWADDR),
    .m_axi_gmem4_AWID(write_C_U0_m_axi_gmem4_AWID),
    .m_axi_gmem4_AWLEN(write_C_U0_m_axi_gmem4_AWLEN),
    .m_axi_gmem4_AWSIZE(write_C_U0_m_axi_gmem4_AWSIZE),
    .m_axi_gmem4_AWBURST(write_C_U0_m_axi_gmem4_AWBURST),
    .m_axi_gmem4_AWLOCK(write_C_U0_m_axi_gmem4_AWLOCK),
    .m_axi_gmem4_AWCACHE(write_C_U0_m_axi_gmem4_AWCACHE),
    .m_axi_gmem4_AWPROT(write_C_U0_m_axi_gmem4_AWPROT),
    .m_axi_gmem4_AWQOS(write_C_U0_m_axi_gmem4_AWQOS),
    .m_axi_gmem4_AWREGION(write_C_U0_m_axi_gmem4_AWREGION),
    .m_axi_gmem4_AWUSER(write_C_U0_m_axi_gmem4_AWUSER),
    .m_axi_gmem4_WVALID(write_C_U0_m_axi_gmem4_WVALID),
    .m_axi_gmem4_WREADY(gmem4_WREADY),
    .m_axi_gmem4_WDATA(write_C_U0_m_axi_gmem4_WDATA),
    .m_axi_gmem4_WSTRB(write_C_U0_m_axi_gmem4_WSTRB),
    .m_axi_gmem4_WLAST(write_C_U0_m_axi_gmem4_WLAST),
    .m_axi_gmem4_WID(write_C_U0_m_axi_gmem4_WID),
    .m_axi_gmem4_WUSER(write_C_U0_m_axi_gmem4_WUSER),
    .m_axi_gmem4_ARVALID(write_C_U0_m_axi_gmem4_ARVALID),
    .m_axi_gmem4_ARREADY(1'b0),
    .m_axi_gmem4_ARADDR(write_C_U0_m_axi_gmem4_ARADDR),
    .m_axi_gmem4_ARID(write_C_U0_m_axi_gmem4_ARID),
    .m_axi_gmem4_ARLEN(write_C_U0_m_axi_gmem4_ARLEN),
    .m_axi_gmem4_ARSIZE(write_C_U0_m_axi_gmem4_ARSIZE),
    .m_axi_gmem4_ARBURST(write_C_U0_m_axi_gmem4_ARBURST),
    .m_axi_gmem4_ARLOCK(write_C_U0_m_axi_gmem4_ARLOCK),
    .m_axi_gmem4_ARCACHE(write_C_U0_m_axi_gmem4_ARCACHE),
    .m_axi_gmem4_ARPROT(write_C_U0_m_axi_gmem4_ARPROT),
    .m_axi_gmem4_ARQOS(write_C_U0_m_axi_gmem4_ARQOS),
    .m_axi_gmem4_ARREGION(write_C_U0_m_axi_gmem4_ARREGION),
    .m_axi_gmem4_ARUSER(write_C_U0_m_axi_gmem4_ARUSER),
    .m_axi_gmem4_RVALID(1'b0),
    .m_axi_gmem4_RREADY(write_C_U0_m_axi_gmem4_RREADY),
    .m_axi_gmem4_RDATA(32'd0),
    .m_axi_gmem4_RLAST(1'b0),
    .m_axi_gmem4_RID(1'd0),
    .m_axi_gmem4_RUSER(1'd0),
    .m_axi_gmem4_RRESP(2'd0),
    .m_axi_gmem4_BVALID(gmem4_BVALID),
    .m_axi_gmem4_BREADY(write_C_U0_m_axi_gmem4_BREADY),
    .m_axi_gmem4_BRESP(gmem4_BRESP),
    .m_axi_gmem4_BID(gmem4_BID),
    .m_axi_gmem4_BUSER(gmem4_BUSER),
    .p_read1(matrixC_o_c_channel_dout)
);

krnl_sparse_matrix_acc_fifo_w64_d4_S matrixC_o_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_ap_return_0),
    .if_full_n(matrixC_o_c_channel_full_n),
    .if_write(ap_channel_done_matrixC_o_c_channel),
    .if_dout(matrixC_o_c_channel_dout),
    .if_empty_n(matrixC_o_c_channel_empty_n),
    .if_read(write_C_U0_ap_ready)
);

krnl_sparse_matrix_acc_fifo_w32_d4_S M_c_channel_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_ap_return_1),
    .if_full_n(M_c_channel_full_n),
    .if_write(ap_channel_done_M_c_channel),
    .if_dout(M_c_channel_dout),
    .if_empty_n(M_c_channel_empty_n),
    .if_read(write_C_U0_ap_ready)
);

krnl_sparse_matrix_acc_fifo_w32_d32_S fifoEdgeListPtr_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_edge_list_ptr_U0_fifoEdgeListPtr11_din),
    .if_full_n(fifoEdgeListPtr_full_n),
    .if_write(read_edge_list_ptr_U0_fifoEdgeListPtr11_write),
    .if_dout(fifoEdgeListPtr_dout),
    .if_empty_n(fifoEdgeListPtr_empty_n),
    .if_read(calc_C_U0_fifoEdgeListPtr11_read)
);

krnl_sparse_matrix_acc_fifo_w32_d2_S lenEdgeListPtr_c27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_edge_list_ptr_U0_lenEdgeListPtr_c27_din),
    .if_full_n(lenEdgeListPtr_c27_full_n),
    .if_write(read_edge_list_ptr_U0_lenEdgeListPtr_c27_write),
    .if_dout(lenEdgeListPtr_c27_dout),
    .if_empty_n(lenEdgeListPtr_c27_empty_n),
    .if_read(calc_C_U0_lenEdgeListPtr_read)
);

krnl_sparse_matrix_acc_fifo_w32_d32_S fifoMatrixAIdx_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_A_U0_fifoMatrixAIdx12_din),
    .if_full_n(fifoMatrixAIdx_full_n),
    .if_write(read_A_U0_fifoMatrixAIdx12_write),
    .if_dout(fifoMatrixAIdx_dout),
    .if_empty_n(fifoMatrixAIdx_empty_n),
    .if_read(calc_C_U0_fifoMatrixAIdx12_read)
);

krnl_sparse_matrix_acc_fifo_w32_d32_S fifoMatrixA_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_A_U0_fifoMatrixA13_din),
    .if_full_n(fifoMatrixA_full_n),
    .if_write(read_A_U0_fifoMatrixA13_write),
    .if_dout(fifoMatrixA_dout),
    .if_empty_n(fifoMatrixA_empty_n),
    .if_read(calc_C_U0_fifoMatrixA13_read)
);

krnl_sparse_matrix_acc_fifo_w32_d32_S fifoMatrixB_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_B_U0_fifoMatrixB14_din),
    .if_full_n(fifoMatrixB_full_n),
    .if_write(read_B_U0_fifoMatrixB14_write),
    .if_dout(fifoMatrixB_dout),
    .if_empty_n(fifoMatrixB_empty_n),
    .if_read(calc_C_U0_fifoMatrixB14_read)
);

krnl_sparse_matrix_acc_fifo_w32_d4_S N_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_B_U0_N_c_din),
    .if_full_n(N_c_full_n),
    .if_write(read_B_U0_N_c_write),
    .if_dout(N_c_dout),
    .if_empty_n(N_c_empty_n),
    .if_read(write_C_U0_N_read)
);

krnl_sparse_matrix_acc_fifo_w32_d32_S fifoEdgeListPtr_calC_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calc_C_U0_fifoEdgeListPtr_calC15_din),
    .if_full_n(fifoEdgeListPtr_calC_full_n),
    .if_write(calc_C_U0_fifoEdgeListPtr_calC15_write),
    .if_dout(fifoEdgeListPtr_calC_dout),
    .if_empty_n(fifoEdgeListPtr_calC_empty_n),
    .if_read(sort_C_U0_fifoEdgeListPtr_calC15_read)
);

krnl_sparse_matrix_acc_fifo_w16_d32_S fifoMatrixCIdxArray_V_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calc_C_U0_fifoMatrixCIdx_o_0_0_0_0_din),
    .if_full_n(fifoMatrixCIdxArray_V_V_0_full_n),
    .if_write(calc_C_U0_fifoMatrixCIdx_o_0_0_0_0_write),
    .if_dout(fifoMatrixCIdxArray_V_V_0_dout),
    .if_empty_n(fifoMatrixCIdxArray_V_V_0_empty_n),
    .if_read(sort_C_U0_fifoMatrixCIdx_i_0_0_0_0_read)
);

krnl_sparse_matrix_acc_fifo_w16_d32_S fifoMatrixCIdxArray_V_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calc_C_U0_fifoMatrixCIdx_o_0_0_0_01_din),
    .if_full_n(fifoMatrixCIdxArray_V_V_1_full_n),
    .if_write(calc_C_U0_fifoMatrixCIdx_o_0_0_0_01_write),
    .if_dout(fifoMatrixCIdxArray_V_V_1_dout),
    .if_empty_n(fifoMatrixCIdxArray_V_V_1_empty_n),
    .if_read(sort_C_U0_fifoMatrixCIdx_i_0_0_0_01_read)
);

krnl_sparse_matrix_acc_fifo_w32_d32_S fifoCalcMatrixCArray_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calc_C_U0_fifoCalcMatrixC_o_0_din),
    .if_full_n(fifoCalcMatrixCArray_V_0_full_n),
    .if_write(calc_C_U0_fifoCalcMatrixC_o_0_write),
    .if_dout(fifoCalcMatrixCArray_V_0_dout),
    .if_empty_n(fifoCalcMatrixCArray_V_0_empty_n),
    .if_read(sort_C_U0_fifoCalcMatrixC_i_0_read)
);

krnl_sparse_matrix_acc_fifo_w32_d32_S fifoCalcMatrixCArray_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calc_C_U0_fifoCalcMatrixC_o_02_din),
    .if_full_n(fifoCalcMatrixCArray_V_1_full_n),
    .if_write(calc_C_U0_fifoCalcMatrixC_o_02_write),
    .if_dout(fifoCalcMatrixCArray_V_1_dout),
    .if_empty_n(fifoCalcMatrixCArray_V_1_empty_n),
    .if_read(sort_C_U0_fifoCalcMatrixC_i_02_read)
);

krnl_sparse_matrix_acc_fifo_w32_d2_S lenEdgeListPtr_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(calc_C_U0_lenEdgeListPtr_c_din),
    .if_full_n(lenEdgeListPtr_c_full_n),
    .if_write(calc_C_U0_lenEdgeListPtr_c_write),
    .if_dout(lenEdgeListPtr_c_dout),
    .if_empty_n(lenEdgeListPtr_c_empty_n),
    .if_read(sort_C_U0_lenEdgeListPtr_read)
);

krnl_sparse_matrix_acc_fifo_w32_d32_S fifoSortMatrixCArray_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(sort_C_U0_fifoSortMatrixC_o_0_din),
    .if_full_n(fifoSortMatrixCArray_V_0_full_n),
    .if_write(sort_C_U0_fifoSortMatrixC_o_0_write),
    .if_dout(fifoSortMatrixCArray_V_0_dout),
    .if_empty_n(fifoSortMatrixCArray_V_0_empty_n),
    .if_read(write_C_U0_fifoSortMatrixC_i_0_read)
);

krnl_sparse_matrix_acc_fifo_w32_d32_S fifoSortMatrixCArray_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(sort_C_U0_fifoSortMatrixC_o_03_din),
    .if_full_n(fifoSortMatrixCArray_V_1_full_n),
    .if_write(sort_C_U0_fifoSortMatrixC_o_03_write),
    .if_dout(fifoSortMatrixCArray_V_1_dout),
    .if_empty_n(fifoSortMatrixCArray_V_1_empty_n),
    .if_read(write_C_U0_fifoSortMatrixC_i_01_read)
);

krnl_sparse_matrix_acc_start_for_calc_C_U0 start_for_calc_C_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_calc_C_U0_din),
    .if_full_n(start_for_calc_C_U0_full_n),
    .if_write(read_edge_list_ptr_U0_start_write),
    .if_dout(start_for_calc_C_U0_dout),
    .if_empty_n(start_for_calc_C_U0_empty_n),
    .if_read(calc_C_U0_ap_ready)
);

krnl_sparse_matrix_acc_start_for_sort_C_U0 start_for_sort_C_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_sort_C_U0_din),
    .if_full_n(start_for_sort_C_U0_full_n),
    .if_write(calc_C_U0_start_write),
    .if_dout(start_for_sort_C_U0_dout),
    .if_empty_n(start_for_sort_C_U0_empty_n),
    .if_read(sort_C_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_M_c_channel <= 1'b0;
    end else begin
        if (((entry_proc_U0_ap_done & entry_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_M_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_M_c_channel <= ap_sync_channel_write_M_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_channel_write_matrixC_o_c_channel <= 1'b0;
    end else begin
        if (((entry_proc_U0_ap_done & entry_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_matrixC_o_c_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_matrixC_o_c_channel <= ap_sync_channel_write_matrixC_o_c_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_read_A_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_read_A_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_read_A_U0_ap_ready <= ap_sync_read_A_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_read_B_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_read_B_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_read_B_U0_ap_ready <= ap_sync_read_B_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_read_edge_list_ptr_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_read_edge_list_ptr_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_read_edge_list_ptr_U0_ap_ready <= ap_sync_read_edge_list_ptr_U0_ap_ready;
        end
    end
end

assign ap_channel_done_M_c_channel = ((ap_sync_reg_channel_write_M_c_channel ^ 1'b1) & entry_proc_U0_ap_done);

assign ap_channel_done_matrixC_o_c_channel = ((ap_sync_reg_channel_write_matrixC_o_c_channel ^ 1'b1) & entry_proc_U0_ap_done);

assign ap_done = write_C_U0_ap_done;

assign ap_idle = (write_C_U0_ap_idle & sort_C_U0_ap_idle & read_edge_list_ptr_U0_ap_idle & read_B_U0_ap_idle & read_A_U0_ap_idle & (1'b1 ^ M_c_channel_empty_n) & (matrixC_o_c_channel_empty_n ^ 1'b1) & entry_proc_U0_ap_idle & calc_C_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_channel_write_M_c_channel = ((ap_channel_done_M_c_channel & M_c_channel_full_n) | ap_sync_reg_channel_write_M_c_channel);

assign ap_sync_channel_write_matrixC_o_c_channel = ((matrixC_o_c_channel_full_n & ap_channel_done_matrixC_o_c_channel) | ap_sync_reg_channel_write_matrixC_o_c_channel);

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_read_A_U0_ap_ready = (read_A_U0_ap_ready | ap_sync_reg_read_A_U0_ap_ready);

assign ap_sync_read_B_U0_ap_ready = (read_B_U0_ap_ready | ap_sync_reg_read_B_U0_ap_ready);

assign ap_sync_read_edge_list_ptr_U0_ap_ready = (read_edge_list_ptr_U0_ap_ready | ap_sync_reg_read_edge_list_ptr_U0_ap_ready);

assign ap_sync_ready = (ap_sync_read_edge_list_ptr_U0_ap_ready & ap_sync_read_B_U0_ap_ready & ap_sync_read_A_U0_ap_ready & ap_sync_entry_proc_U0_ap_ready);

assign calc_C_U0_ap_continue = 1'b1;

assign calc_C_U0_ap_start = start_for_calc_C_U0_empty_n;

assign entry_proc_U0_ap_continue = (ap_sync_channel_write_matrixC_o_c_channel & ap_sync_channel_write_M_c_channel);

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign read_A_U0_ap_continue = 1'b1;

assign read_A_U0_ap_start = ((ap_sync_reg_read_A_U0_ap_ready ^ 1'b1) & ap_start);

assign read_B_U0_ap_continue = 1'b1;

assign read_B_U0_ap_start = ((ap_sync_reg_read_B_U0_ap_ready ^ 1'b1) & ap_start);

assign read_edge_list_ptr_U0_ap_continue = 1'b1;

assign read_edge_list_ptr_U0_ap_start = ((ap_sync_reg_read_edge_list_ptr_U0_ap_ready ^ 1'b1) & ap_start);

assign sort_C_U0_ap_continue = 1'b1;

assign sort_C_U0_ap_start = start_for_sort_C_U0_empty_n;

assign start_for_calc_C_U0_din = 1'b1;

assign start_for_sort_C_U0_din = 1'b1;

assign write_C_U0_ap_continue = 1'b1;

assign write_C_U0_ap_start = (matrixC_o_c_channel_empty_n & M_c_channel_empty_n);

endmodule //krnl_sparse_matrix_acc
