// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
// Date        : Tue Jan  7 20:18:26 2020
// Host        : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/design_1_network_0_0_sim_netlist.v
// Design      : design_1_network_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_network_0_0,network,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "network,Vivado 2019.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_network_0_0
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    input_data_TVALID,
    input_data_TREADY,
    input_data_TDATA,
    input_data_TDEST,
    input_data_TKEEP,
    input_data_TSTRB,
    input_data_TUSER,
    input_data_TLAST,
    input_data_TID,
    output_data_TVALID,
    output_data_TREADY,
    output_data_TDATA,
    output_data_TDEST,
    output_data_TKEEP,
    output_data_TSTRB,
    output_data_TUSER,
    output_data_TLAST,
    output_data_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 125000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:input_data:output_data, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 125000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TVALID" *) input input_data_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TREADY" *) output input_data_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TDATA" *) input [15:0]input_data_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TDEST" *) input [0:0]input_data_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TKEEP" *) input [1:0]input_data_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TSTRB" *) input [1:0]input_data_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TUSER" *) input [0:0]input_data_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TLAST" *) input [0:0]input_data_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_data TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 125000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input [0:0]input_data_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TVALID" *) output output_data_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TREADY" *) input output_data_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TDATA" *) output [15:0]output_data_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TDEST" *) output [0:0]output_data_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TKEEP" *) output [1:0]output_data_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TSTRB" *) output [1:0]output_data_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TUSER" *) output [0:0]output_data_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TLAST" *) output [0:0]output_data_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_data TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_data, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 125000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) output [0:0]output_data_TID;

  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]input_data_TDATA;
  wire [0:0]input_data_TDEST;
  wire [0:0]input_data_TID;
  wire [1:0]input_data_TKEEP;
  wire [0:0]input_data_TLAST;
  wire input_data_TREADY;
  wire [1:0]input_data_TSTRB;
  wire [0:0]input_data_TUSER;
  wire input_data_TVALID;
  wire interrupt;
  wire [15:0]output_data_TDATA;
  wire [0:0]output_data_TDEST;
  wire [0:0]output_data_TID;
  wire [1:0]output_data_TKEEP;
  wire [0:0]output_data_TLAST;
  wire output_data_TREADY;
  wire [1:0]output_data_TSTRB;
  wire [0:0]output_data_TUSER;
  wire output_data_TVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "46'b0000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "46'b0000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "46'b0000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "46'b0000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "46'b0000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "46'b0000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "46'b0000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "46'b0000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "46'b0000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "46'b0000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "46'b0000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "46'b0000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "46'b0000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "46'b0000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "46'b0000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "46'b0000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "46'b0000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "46'b0000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "46'b0000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "46'b0000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "46'b0000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "46'b0000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "46'b0000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "46'b0000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "46'b0000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "46'b0000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "46'b0000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "46'b0000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "46'b0000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "46'b0000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "46'b0000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "46'b0000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "46'b0000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "46'b0000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "46'b0000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "46'b0000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "46'b0000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "46'b0001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "46'b0010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "46'b0100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "46'b1000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "46'b0000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "46'b0000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "46'b0000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "46'b0000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "46'b0000000000000000000000000000000000000100000000" *) 
  design_1_network_0_0_network inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_data_TDATA(input_data_TDATA),
        .input_data_TDEST(input_data_TDEST),
        .input_data_TID(input_data_TID),
        .input_data_TKEEP(input_data_TKEEP),
        .input_data_TLAST(input_data_TLAST),
        .input_data_TREADY(input_data_TREADY),
        .input_data_TSTRB(input_data_TSTRB),
        .input_data_TUSER(input_data_TUSER),
        .input_data_TVALID(input_data_TVALID),
        .interrupt(interrupt),
        .output_data_TDATA(output_data_TDATA),
        .output_data_TDEST(output_data_TDEST),
        .output_data_TID(output_data_TID),
        .output_data_TKEEP(output_data_TKEEP),
        .output_data_TLAST(output_data_TLAST),
        .output_data_TREADY(output_data_TREADY),
        .output_data_TSTRB(output_data_TSTRB),
        .output_data_TUSER(output_data_TUSER),
        .output_data_TVALID(output_data_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* ORIG_REF_NAME = "depthwise_conv2d_fix" *) 
module design_1_network_0_0_depthwise_conv2d_fix
   (D,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    \ap_CS_fsm_reg[1]_4 ,
    \ap_CS_fsm_reg[1]_5 ,
    \ap_CS_fsm_reg[1]_6 ,
    \ap_CS_fsm_reg[1]_7 ,
    \ap_CS_fsm_reg[1]_8 ,
    \ap_CS_fsm_reg[1]_9 ,
    \ap_CS_fsm_reg[1]_10 ,
    \ap_CS_fsm_reg[1]_11 ,
    \ap_CS_fsm_reg[1]_12 ,
    \ap_CS_fsm_reg[1]_13 ,
    \ap_CS_fsm_reg[1]_14 ,
    \ap_CS_fsm_reg[1]_15 ,
    \ap_CS_fsm_reg[5]_1 ,
    \tmp8_reg_433_reg[2]_0 ,
    \ap_CS_fsm_reg[5]_2 ,
    \ap_CS_fsm_reg[5]_3 ,
    \ap_CS_fsm_reg[5]_4 ,
    \ap_CS_fsm_reg[5]_5 ,
    \ap_CS_fsm_reg[5]_6 ,
    \ap_CS_fsm_reg[5]_7 ,
    \ap_CS_fsm_reg[5]_8 ,
    \ap_CS_fsm_reg[5]_9 ,
    \ap_CS_fsm_reg[5]_10 ,
    \ap_CS_fsm_reg[39] ,
    WEA,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    input_r_ce0,
    output_r_ce0,
    grp_depthwise_conv2d_fix_fu_548_input_r_address0,
    grp_depthwise_conv2d_fix_fu_548_ap_start_reg,
    Q,
    output_r_address0,
    ram_reg_0_i_53_0,
    input_data_data_V_0_sel,
    ram_reg_7,
    ram_reg_7_0,
    q0,
    input_r_address0,
    ram_reg_0_i_34__0,
    ram_reg_0,
    ram_reg_2,
    MemBank_A_address01,
    input_data_data_V_0_ack_out,
    ram_reg_2_0,
    SR,
    ap_clk);
  output [1:0]D;
  output \ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output \ap_CS_fsm_reg[1]_2 ;
  output \ap_CS_fsm_reg[1]_3 ;
  output \ap_CS_fsm_reg[1]_4 ;
  output \ap_CS_fsm_reg[1]_5 ;
  output \ap_CS_fsm_reg[1]_6 ;
  output \ap_CS_fsm_reg[1]_7 ;
  output \ap_CS_fsm_reg[1]_8 ;
  output \ap_CS_fsm_reg[1]_9 ;
  output \ap_CS_fsm_reg[1]_10 ;
  output \ap_CS_fsm_reg[1]_11 ;
  output \ap_CS_fsm_reg[1]_12 ;
  output \ap_CS_fsm_reg[1]_13 ;
  output \ap_CS_fsm_reg[1]_14 ;
  output \ap_CS_fsm_reg[1]_15 ;
  output \ap_CS_fsm_reg[5]_1 ;
  output [0:0]\tmp8_reg_433_reg[2]_0 ;
  output \ap_CS_fsm_reg[5]_2 ;
  output \ap_CS_fsm_reg[5]_3 ;
  output \ap_CS_fsm_reg[5]_4 ;
  output \ap_CS_fsm_reg[5]_5 ;
  output \ap_CS_fsm_reg[5]_6 ;
  output \ap_CS_fsm_reg[5]_7 ;
  output \ap_CS_fsm_reg[5]_8 ;
  output \ap_CS_fsm_reg[5]_9 ;
  output \ap_CS_fsm_reg[5]_10 ;
  output \ap_CS_fsm_reg[39] ;
  output [1:0]WEA;
  output [1:0]\ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output input_r_ce0;
  output output_r_ce0;
  output [9:0]grp_depthwise_conv2d_fix_fu_548_input_r_address0;
  input grp_depthwise_conv2d_fix_fu_548_ap_start_reg;
  input [6:0]Q;
  input [0:0]output_r_address0;
  input [0:0]ram_reg_0_i_53_0;
  input input_data_data_V_0_sel;
  input [15:0]ram_reg_7;
  input [15:0]ram_reg_7_0;
  input [15:0]q0;
  input [8:0]input_r_address0;
  input [8:0]ram_reg_0_i_34__0;
  input ram_reg_0;
  input [0:0]ram_reg_2;
  input MemBank_A_address01;
  input input_data_data_V_0_ack_out;
  input ram_reg_2_0;
  input [0:0]SR;
  input ap_clk;

  wire [1:0]D;
  wire MemBank_A_address01;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_10 ;
  wire \ap_CS_fsm_reg[1]_11 ;
  wire \ap_CS_fsm_reg[1]_12 ;
  wire \ap_CS_fsm_reg[1]_13 ;
  wire \ap_CS_fsm_reg[1]_14 ;
  wire \ap_CS_fsm_reg[1]_15 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[1]_3 ;
  wire \ap_CS_fsm_reg[1]_4 ;
  wire \ap_CS_fsm_reg[1]_5 ;
  wire \ap_CS_fsm_reg[1]_6 ;
  wire \ap_CS_fsm_reg[1]_7 ;
  wire \ap_CS_fsm_reg[1]_8 ;
  wire \ap_CS_fsm_reg[1]_9 ;
  wire \ap_CS_fsm_reg[39] ;
  wire [1:0]\ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_10 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[5]_4 ;
  wire \ap_CS_fsm_reg[5]_5 ;
  wire \ap_CS_fsm_reg[5]_6 ;
  wire \ap_CS_fsm_reg[5]_7 ;
  wire \ap_CS_fsm_reg[5]_8 ;
  wire \ap_CS_fsm_reg[5]_9 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [6:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire buffer_0_reg_128;
  wire buffer_0_reg_1280;
  wire buffer_1_reg_1511;
  wire [15:0]buffer_1_reg_151_reg;
  wire grp_depthwise_conv2d_fix_fu_548_ap_done;
  wire grp_depthwise_conv2d_fix_fu_548_ap_ready;
  wire grp_depthwise_conv2d_fix_fu_548_ap_start_reg;
  wire [9:0]grp_depthwise_conv2d_fix_fu_548_input_r_address0;
  wire [13:0]grp_depthwise_conv2d_fix_fu_548_output_r_address0;
  wire [15:0]grp_depthwise_conv2d_fix_fu_548_output_r_d0;
  wire grp_depthwise_conv2d_fix_fu_548_output_r_we0;
  wire i_0_reg_93;
  wire i_0_reg_930;
  wire [3:0]i_0_reg_93_reg;
  wire [3:0]i_fu_180_p2;
  wire input_data_data_V_0_ack_out;
  wire input_data_data_V_0_sel;
  wire [8:0]input_r_address0;
  wire input_r_ce0;
  wire [1:1]k_h_fu_250_p2;
  wire [1:0]k_h_reg_454;
  wire \k_h_reg_454[0]_i_1_n_5 ;
  wire \k_h_reg_454[1]_i_1_n_5 ;
  wire [1:0]k_w_0_reg_163;
  wire \k_w_0_reg_163[0]_i_1_n_5 ;
  wire \k_w_0_reg_163[1]_i_1_n_5 ;
  wire [1:0]k_w_reg_472;
  wire \k_w_reg_472[0]_i_1_n_5 ;
  wire \k_w_reg_472[1]_i_1_n_5 ;
  wire network_mul_mul_16s_13s_30_1_1_U6_n_10;
  wire network_mul_mul_16s_13s_30_1_1_U6_n_11;
  wire network_mul_mul_16s_13s_30_1_1_U6_n_12;
  wire network_mul_mul_16s_13s_30_1_1_U6_n_13;
  wire network_mul_mul_16s_13s_30_1_1_U6_n_14;
  wire network_mul_mul_16s_13s_30_1_1_U6_n_15;
  wire network_mul_mul_16s_13s_30_1_1_U6_n_16;
  wire network_mul_mul_16s_13s_30_1_1_U6_n_17;
  wire network_mul_mul_16s_13s_30_1_1_U6_n_18;
  wire network_mul_mul_16s_13s_30_1_1_U6_n_19;
  wire network_mul_mul_16s_13s_30_1_1_U6_n_20;
  wire network_mul_mul_16s_13s_30_1_1_U6_n_5;
  wire network_mul_mul_16s_13s_30_1_1_U6_n_6;
  wire network_mul_mul_16s_13s_30_1_1_U6_n_7;
  wire network_mul_mul_16s_13s_30_1_1_U6_n_8;
  wire network_mul_mul_16s_13s_30_1_1_U6_n_9;
  wire [4:2]out_h_fu_192_p2;
  wire [4:0]out_h_reg_428;
  wire \out_h_reg_428[0]_i_1_n_5 ;
  wire [4:0]out_w_0_reg_116;
  wire out_w_0_reg_1160;
  wire [4:0]out_w_fu_234_p2;
  wire [4:0]out_w_reg_441;
  wire [0:0]output_r_address0;
  wire output_r_ce0;
  wire [5:1]p_0_in;
  wire [9:5]p_shl8_cast_fu_206_p1;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_i_107__0_n_5;
  wire ram_reg_0_i_108__0_n_5;
  wire ram_reg_0_i_111__0_n_5;
  wire ram_reg_0_i_114_n_5;
  wire ram_reg_0_i_114_n_6;
  wire ram_reg_0_i_114_n_7;
  wire ram_reg_0_i_114_n_8;
  wire ram_reg_0_i_130_n_5;
  wire ram_reg_0_i_130_n_6;
  wire ram_reg_0_i_130_n_7;
  wire ram_reg_0_i_130_n_8;
  wire ram_reg_0_i_135__0_n_5;
  wire ram_reg_0_i_135__0_n_6;
  wire ram_reg_0_i_135__0_n_7;
  wire ram_reg_0_i_135__0_n_8;
  wire ram_reg_0_i_145__0_n_5;
  wire ram_reg_0_i_145__0_n_6;
  wire ram_reg_0_i_145__0_n_7;
  wire ram_reg_0_i_145__0_n_8;
  wire ram_reg_0_i_168_n_5;
  wire ram_reg_0_i_169_n_5;
  wire ram_reg_0_i_170_n_5;
  wire ram_reg_0_i_212_n_5;
  wire ram_reg_0_i_213_n_5;
  wire ram_reg_0_i_214_n_5;
  wire ram_reg_0_i_215_n_5;
  wire ram_reg_0_i_220_n_5;
  wire [8:0]ram_reg_0_i_34__0;
  wire [0:0]ram_reg_0_i_53_0;
  wire ram_reg_1_i_7__0_n_5;
  wire ram_reg_1_i_8__0_n_5;
  wire [0:0]ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_i_8__0_n_5;
  wire ram_reg_2_i_9__0_n_5;
  wire ram_reg_3_i_7__0_n_5;
  wire ram_reg_3_i_8__0_n_5;
  wire ram_reg_4_i_7__0_n_5;
  wire ram_reg_4_i_8__0_n_5;
  wire ram_reg_5_i_8__0_n_5;
  wire ram_reg_5_i_9__0_n_5;
  wire ram_reg_6_i_7__0_n_5;
  wire ram_reg_6_i_8__0_n_5;
  wire [15:0]ram_reg_7;
  wire [15:0]ram_reg_7_0;
  wire ram_reg_7_i_8__0_n_5;
  wire ram_reg_7_i_9__0_n_5;
  wire [3:2]sub_ln37_fu_272_p2;
  wire [3:0]sub_ln37_reg_459;
  wire [9:1]tmp6_reg_464;
  wire \tmp6_reg_464[4]_i_1_n_5 ;
  wire \tmp6_reg_464[5]_i_1_n_5 ;
  wire \tmp6_reg_464[5]_i_2_n_5 ;
  wire \tmp6_reg_464[5]_i_3_n_5 ;
  wire \tmp6_reg_464[7]_i_1_n_5 ;
  wire \tmp6_reg_464[8]_i_1_n_5 ;
  wire \tmp6_reg_464[9]_i_2_n_5 ;
  wire \tmp6_reg_464[9]_i_3_n_5 ;
  wire \tmp6_reg_464[9]_i_4_n_5 ;
  wire [9:3]tmp8_fu_222_p2;
  wire [9:2]tmp8_reg_433;
  wire \tmp8_reg_433[4]_i_1_n_5 ;
  wire \tmp8_reg_433[7]_i_1_n_5 ;
  wire \tmp8_reg_433[8]_i_1_n_5 ;
  wire [0:0]\tmp8_reg_433_reg[2]_0 ;
  wire [0:0]tmp_fu_278_p2;
  wire [4:2]zext_ln35_reg_446;
  wire [3:2]zext_ln37_22_fu_268_p1;
  wire [3:0]NLW_ram_reg_0_i_122_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_122_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_130_O_UNCONNECTED;
  wire [0:0]NLW_ram_reg_0_i_145__0_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_66_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_66_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(grp_depthwise_conv2d_fix_fu_548_ap_ready),
        .I1(grp_depthwise_conv2d_fix_fu_548_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_depthwise_conv2d_fix_fu_548_ap_done));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \ap_CS_fsm[0]_i_2__4 
       (.I0(ap_CS_fsm_state3),
        .I1(p_shl8_cast_fu_206_p1[8]),
        .I2(p_shl8_cast_fu_206_p1[9]),
        .I3(p_shl8_cast_fu_206_p1[7]),
        .I4(p_shl8_cast_fu_206_p1[5]),
        .I5(p_shl8_cast_fu_206_p1[6]),
        .O(grp_depthwise_conv2d_fix_fu_548_ap_ready));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(i_0_reg_930),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_fu_548_ap_start_reg),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF02000000)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(i_0_reg_93_reg[3]),
        .I1(i_0_reg_93_reg[2]),
        .I2(i_0_reg_93_reg[1]),
        .I3(i_0_reg_93_reg[0]),
        .I4(ap_CS_fsm_state2),
        .I5(ap_NS_fsm10_out),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(out_w_0_reg_1160),
        .I1(zext_ln37_22_fu_268_p1[3]),
        .I2(zext_ln37_22_fu_268_p1[2]),
        .I3(output_r_ce0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \ap_CS_fsm[4]_i_1__5 
       (.I0(k_w_0_reg_163[0]),
        .I1(k_w_0_reg_163[1]),
        .I2(input_r_ce0),
        .I3(buffer_0_reg_1280),
        .O(ap_NS_fsm[4]));
  LUT4 #(
    .INIT(16'hBFAA)) 
    \ap_CS_fsm[5]_i_1__5 
       (.I0(ap_CS_fsm_state9),
        .I1(zext_ln37_22_fu_268_p1[3]),
        .I2(zext_ln37_22_fu_268_p1[2]),
        .I3(output_r_ce0),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[5]_i_1__6 
       (.I0(grp_depthwise_conv2d_fix_fu_548_ap_ready),
        .I1(grp_depthwise_conv2d_fix_fu_548_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_CS_fsm[6]_i_1__3 
       (.I0(input_r_ce0),
        .I1(k_w_0_reg_163[1]),
        .I2(k_w_0_reg_163[0]),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[6]_i_1__4 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_fu_548_ap_start_reg),
        .I2(grp_depthwise_conv2d_fix_fu_548_ap_ready),
        .I3(Q[2]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_fu_548_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(output_r_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(input_r_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  FDRE \buffer_0_reg_128_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_151_reg[0]),
        .Q(grp_depthwise_conv2d_fix_fu_548_output_r_d0[0]),
        .R(buffer_0_reg_128));
  FDRE \buffer_0_reg_128_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_151_reg[10]),
        .Q(grp_depthwise_conv2d_fix_fu_548_output_r_d0[10]),
        .R(buffer_0_reg_128));
  FDRE \buffer_0_reg_128_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_151_reg[11]),
        .Q(grp_depthwise_conv2d_fix_fu_548_output_r_d0[11]),
        .R(buffer_0_reg_128));
  FDRE \buffer_0_reg_128_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_151_reg[12]),
        .Q(grp_depthwise_conv2d_fix_fu_548_output_r_d0[12]),
        .R(buffer_0_reg_128));
  FDRE \buffer_0_reg_128_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_151_reg[13]),
        .Q(grp_depthwise_conv2d_fix_fu_548_output_r_d0[13]),
        .R(buffer_0_reg_128));
  FDRE \buffer_0_reg_128_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_151_reg[14]),
        .Q(grp_depthwise_conv2d_fix_fu_548_output_r_d0[14]),
        .R(buffer_0_reg_128));
  FDRE \buffer_0_reg_128_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_151_reg[15]),
        .Q(grp_depthwise_conv2d_fix_fu_548_output_r_d0[15]),
        .R(buffer_0_reg_128));
  FDRE \buffer_0_reg_128_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_151_reg[1]),
        .Q(grp_depthwise_conv2d_fix_fu_548_output_r_d0[1]),
        .R(buffer_0_reg_128));
  FDRE \buffer_0_reg_128_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_151_reg[2]),
        .Q(grp_depthwise_conv2d_fix_fu_548_output_r_d0[2]),
        .R(buffer_0_reg_128));
  FDRE \buffer_0_reg_128_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_151_reg[3]),
        .Q(grp_depthwise_conv2d_fix_fu_548_output_r_d0[3]),
        .R(buffer_0_reg_128));
  FDRE \buffer_0_reg_128_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_151_reg[4]),
        .Q(grp_depthwise_conv2d_fix_fu_548_output_r_d0[4]),
        .R(buffer_0_reg_128));
  FDRE \buffer_0_reg_128_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_151_reg[5]),
        .Q(grp_depthwise_conv2d_fix_fu_548_output_r_d0[5]),
        .R(buffer_0_reg_128));
  FDRE \buffer_0_reg_128_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_151_reg[6]),
        .Q(grp_depthwise_conv2d_fix_fu_548_output_r_d0[6]),
        .R(buffer_0_reg_128));
  FDRE \buffer_0_reg_128_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_151_reg[7]),
        .Q(grp_depthwise_conv2d_fix_fu_548_output_r_d0[7]),
        .R(buffer_0_reg_128));
  FDRE \buffer_0_reg_128_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_151_reg[8]),
        .Q(grp_depthwise_conv2d_fix_fu_548_output_r_d0[8]),
        .R(buffer_0_reg_128));
  FDRE \buffer_0_reg_128_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(buffer_1_reg_151_reg[9]),
        .Q(grp_depthwise_conv2d_fix_fu_548_output_r_d0[9]),
        .R(buffer_0_reg_128));
  FDRE \buffer_1_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_13s_30_1_1_U6_n_8),
        .Q(buffer_1_reg_151_reg[0]),
        .R(1'b0));
  FDRE \buffer_1_reg_151_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_13s_30_1_1_U6_n_14),
        .Q(buffer_1_reg_151_reg[10]),
        .R(1'b0));
  FDRE \buffer_1_reg_151_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_13s_30_1_1_U6_n_13),
        .Q(buffer_1_reg_151_reg[11]),
        .R(1'b0));
  FDRE \buffer_1_reg_151_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_13s_30_1_1_U6_n_20),
        .Q(buffer_1_reg_151_reg[12]),
        .R(1'b0));
  FDRE \buffer_1_reg_151_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_13s_30_1_1_U6_n_19),
        .Q(buffer_1_reg_151_reg[13]),
        .R(1'b0));
  FDRE \buffer_1_reg_151_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_13s_30_1_1_U6_n_18),
        .Q(buffer_1_reg_151_reg[14]),
        .R(1'b0));
  FDRE \buffer_1_reg_151_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_13s_30_1_1_U6_n_17),
        .Q(buffer_1_reg_151_reg[15]),
        .R(1'b0));
  FDRE \buffer_1_reg_151_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_13s_30_1_1_U6_n_7),
        .Q(buffer_1_reg_151_reg[1]),
        .R(1'b0));
  FDRE \buffer_1_reg_151_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_13s_30_1_1_U6_n_6),
        .Q(buffer_1_reg_151_reg[2]),
        .R(1'b0));
  FDRE \buffer_1_reg_151_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_13s_30_1_1_U6_n_5),
        .Q(buffer_1_reg_151_reg[3]),
        .R(1'b0));
  FDRE \buffer_1_reg_151_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_13s_30_1_1_U6_n_12),
        .Q(buffer_1_reg_151_reg[4]),
        .R(1'b0));
  FDRE \buffer_1_reg_151_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_13s_30_1_1_U6_n_11),
        .Q(buffer_1_reg_151_reg[5]),
        .R(1'b0));
  FDRE \buffer_1_reg_151_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_13s_30_1_1_U6_n_10),
        .Q(buffer_1_reg_151_reg[6]),
        .R(1'b0));
  FDRE \buffer_1_reg_151_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_13s_30_1_1_U6_n_9),
        .Q(buffer_1_reg_151_reg[7]),
        .R(1'b0));
  FDRE \buffer_1_reg_151_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_13s_30_1_1_U6_n_16),
        .Q(buffer_1_reg_151_reg[8]),
        .R(1'b0));
  FDRE \buffer_1_reg_151_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(network_mul_mul_16s_13s_30_1_1_U6_n_15),
        .Q(buffer_1_reg_151_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_depthwise_conv2d_fix_fu_548_ap_start_reg_i_1
       (.I0(grp_depthwise_conv2d_fix_fu_548_ap_ready),
        .I1(Q[1]),
        .I2(grp_depthwise_conv2d_fix_fu_548_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_93[0]_i_1 
       (.I0(i_0_reg_93_reg[0]),
        .O(i_fu_180_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_reg_93[1]_i_1 
       (.I0(i_0_reg_93_reg[0]),
        .I1(i_0_reg_93_reg[1]),
        .O(i_fu_180_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_0_reg_93[2]_i_1 
       (.I0(i_0_reg_93_reg[2]),
        .I1(i_0_reg_93_reg[1]),
        .I2(i_0_reg_93_reg[0]),
        .O(i_fu_180_p2[2]));
  LUT3 #(
    .INIT(8'h08)) 
    \i_0_reg_93[3]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_fu_548_ap_start_reg),
        .I2(i_0_reg_930),
        .O(i_0_reg_93));
  LUT5 #(
    .INIT(32'hAAA2AAAA)) 
    \i_0_reg_93[3]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(i_0_reg_93_reg[0]),
        .I2(i_0_reg_93_reg[1]),
        .I3(i_0_reg_93_reg[2]),
        .I4(i_0_reg_93_reg[3]),
        .O(i_0_reg_930));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_0_reg_93[3]_i_3 
       (.I0(i_0_reg_93_reg[3]),
        .I1(i_0_reg_93_reg[0]),
        .I2(i_0_reg_93_reg[1]),
        .I3(i_0_reg_93_reg[2]),
        .O(i_fu_180_p2[3]));
  FDRE \i_0_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(i_0_reg_930),
        .D(i_fu_180_p2[0]),
        .Q(i_0_reg_93_reg[0]),
        .R(i_0_reg_93));
  FDRE \i_0_reg_93_reg[1] 
       (.C(ap_clk),
        .CE(i_0_reg_930),
        .D(i_fu_180_p2[1]),
        .Q(i_0_reg_93_reg[1]),
        .R(i_0_reg_93));
  FDRE \i_0_reg_93_reg[2] 
       (.C(ap_clk),
        .CE(i_0_reg_930),
        .D(i_fu_180_p2[2]),
        .Q(i_0_reg_93_reg[2]),
        .R(i_0_reg_93));
  FDRE \i_0_reg_93_reg[3] 
       (.C(ap_clk),
        .CE(i_0_reg_930),
        .D(i_fu_180_p2[3]),
        .Q(i_0_reg_93_reg[3]),
        .R(i_0_reg_93));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \k_h_0_reg_140[1]_i_1 
       (.I0(buffer_0_reg_1280),
        .I1(k_w_0_reg_163[0]),
        .I2(k_w_0_reg_163[1]),
        .I3(input_r_ce0),
        .O(buffer_0_reg_128));
  LUT3 #(
    .INIT(8'h80)) 
    \k_h_0_reg_140[1]_i_2 
       (.I0(input_r_ce0),
        .I1(k_w_0_reg_163[1]),
        .I2(k_w_0_reg_163[0]),
        .O(ap_NS_fsm1));
  FDRE \k_h_0_reg_140_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(k_h_reg_454[0]),
        .Q(zext_ln37_22_fu_268_p1[2]),
        .R(buffer_0_reg_128));
  FDRE \k_h_0_reg_140_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(k_h_reg_454[1]),
        .Q(zext_ln37_22_fu_268_p1[3]),
        .R(buffer_0_reg_128));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_h_reg_454[0]_i_1 
       (.I0(zext_ln37_22_fu_268_p1[2]),
        .I1(output_r_ce0),
        .I2(k_h_reg_454[0]),
        .O(\k_h_reg_454[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_h_reg_454[1]_i_1 
       (.I0(zext_ln37_22_fu_268_p1[3]),
        .I1(zext_ln37_22_fu_268_p1[2]),
        .I2(output_r_ce0),
        .I3(k_h_reg_454[1]),
        .O(\k_h_reg_454[1]_i_1_n_5 ));
  FDRE \k_h_reg_454_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_454[0]_i_1_n_5 ),
        .Q(k_h_reg_454[0]),
        .R(1'b0));
  FDRE \k_h_reg_454_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_454[1]_i_1_n_5 ),
        .Q(k_h_reg_454[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE2000000E2E2E2E2)) 
    \k_w_0_reg_163[0]_i_1 
       (.I0(k_w_0_reg_163[0]),
        .I1(ap_CS_fsm_state9),
        .I2(k_w_reg_472[0]),
        .I3(zext_ln37_22_fu_268_p1[3]),
        .I4(zext_ln37_22_fu_268_p1[2]),
        .I5(output_r_ce0),
        .O(\k_w_0_reg_163[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE2000000E2E2E2E2)) 
    \k_w_0_reg_163[1]_i_1 
       (.I0(k_w_0_reg_163[1]),
        .I1(ap_CS_fsm_state9),
        .I2(k_w_reg_472[1]),
        .I3(zext_ln37_22_fu_268_p1[3]),
        .I4(zext_ln37_22_fu_268_p1[2]),
        .I5(output_r_ce0),
        .O(\k_w_0_reg_163[1]_i_1_n_5 ));
  FDRE \k_w_0_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_0_reg_163[0]_i_1_n_5 ),
        .Q(k_w_0_reg_163[0]),
        .R(1'b0));
  FDRE \k_w_0_reg_163_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_0_reg_163[1]_i_1_n_5 ),
        .Q(k_w_0_reg_163[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_w_reg_472[0]_i_1 
       (.I0(k_w_0_reg_163[0]),
        .I1(input_r_ce0),
        .I2(k_w_reg_472[0]),
        .O(\k_w_reg_472[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_w_reg_472[1]_i_1 
       (.I0(k_w_0_reg_163[0]),
        .I1(k_w_0_reg_163[1]),
        .I2(input_r_ce0),
        .I3(k_w_reg_472[1]),
        .O(\k_w_reg_472[1]_i_1_n_5 ));
  FDRE \k_w_reg_472_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_472[0]_i_1_n_5 ),
        .Q(k_w_reg_472[0]),
        .R(1'b0));
  FDRE \k_w_reg_472_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_472[1]_i_1_n_5 ),
        .Q(k_w_reg_472[1]),
        .R(1'b0));
  design_1_network_0_0_network_mul_mul_16s_13s_30_1_1 network_mul_mul_16s_13s_30_1_1_U6
       (.D(buffer_1_reg_151_reg),
        .O({network_mul_mul_16s_13s_30_1_1_U6_n_5,network_mul_mul_16s_13s_30_1_1_U6_n_6,network_mul_mul_16s_13s_30_1_1_U6_n_7,network_mul_mul_16s_13s_30_1_1_U6_n_8}),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state7,input_r_ce0,output_r_ce0}),
        .ap_clk(ap_clk),
        .\buffer_1_reg_151_reg[15] (zext_ln37_22_fu_268_p1),
        .\buffer_1_reg_151_reg[15]_0 (grp_depthwise_conv2d_fix_fu_548_output_r_d0),
        .k_w_0_reg_163(k_w_0_reg_163),
        .p({network_mul_mul_16s_13s_30_1_1_U6_n_9,network_mul_mul_16s_13s_30_1_1_U6_n_10,network_mul_mul_16s_13s_30_1_1_U6_n_11,network_mul_mul_16s_13s_30_1_1_U6_n_12}),
        .p_0({network_mul_mul_16s_13s_30_1_1_U6_n_13,network_mul_mul_16s_13s_30_1_1_U6_n_14,network_mul_mul_16s_13s_30_1_1_U6_n_15,network_mul_mul_16s_13s_30_1_1_U6_n_16}),
        .p_1({network_mul_mul_16s_13s_30_1_1_U6_n_17,network_mul_mul_16s_13s_30_1_1_U6_n_18,network_mul_mul_16s_13s_30_1_1_U6_n_19,network_mul_mul_16s_13s_30_1_1_U6_n_20}),
        .p_2(sub_ln37_reg_459),
        .q0(q0));
  LUT5 #(
    .INIT(32'h00080000)) 
    \out_h_0_reg_104[4]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(i_0_reg_93_reg[0]),
        .I2(i_0_reg_93_reg[1]),
        .I3(i_0_reg_93_reg[2]),
        .I4(i_0_reg_93_reg[3]),
        .O(ap_NS_fsm11_out));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \out_h_0_reg_104[4]_i_2 
       (.I0(ap_CS_fsm_state4),
        .I1(out_w_0_reg_116[0]),
        .I2(out_w_0_reg_116[1]),
        .I3(out_w_0_reg_116[3]),
        .I4(out_w_0_reg_116[4]),
        .I5(out_w_0_reg_116[2]),
        .O(ap_NS_fsm10_out));
  FDRE \out_h_0_reg_104_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_reg_428[0]),
        .Q(p_shl8_cast_fu_206_p1[5]),
        .R(ap_NS_fsm11_out));
  FDRE \out_h_0_reg_104_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_reg_428[1]),
        .Q(p_shl8_cast_fu_206_p1[6]),
        .R(ap_NS_fsm11_out));
  FDRE \out_h_0_reg_104_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_reg_428[2]),
        .Q(p_shl8_cast_fu_206_p1[7]),
        .R(ap_NS_fsm11_out));
  FDRE \out_h_0_reg_104_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_reg_428[3]),
        .Q(p_shl8_cast_fu_206_p1[8]),
        .R(ap_NS_fsm11_out));
  FDRE \out_h_0_reg_104_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_reg_428[4]),
        .Q(p_shl8_cast_fu_206_p1[9]),
        .R(ap_NS_fsm11_out));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_428[0]_i_1 
       (.I0(p_shl8_cast_fu_206_p1[5]),
        .O(\out_h_reg_428[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_reg_428[1]_i_1 
       (.I0(p_shl8_cast_fu_206_p1[6]),
        .I1(p_shl8_cast_fu_206_p1[5]),
        .O(tmp8_fu_222_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_h_reg_428[2]_i_1 
       (.I0(p_shl8_cast_fu_206_p1[7]),
        .I1(p_shl8_cast_fu_206_p1[5]),
        .I2(p_shl8_cast_fu_206_p1[6]),
        .O(out_h_fu_192_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_h_reg_428[3]_i_1 
       (.I0(p_shl8_cast_fu_206_p1[8]),
        .I1(p_shl8_cast_fu_206_p1[7]),
        .I2(p_shl8_cast_fu_206_p1[6]),
        .I3(p_shl8_cast_fu_206_p1[5]),
        .O(out_h_fu_192_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \out_h_reg_428[4]_i_1 
       (.I0(p_shl8_cast_fu_206_p1[9]),
        .I1(p_shl8_cast_fu_206_p1[8]),
        .I2(p_shl8_cast_fu_206_p1[5]),
        .I3(p_shl8_cast_fu_206_p1[6]),
        .I4(p_shl8_cast_fu_206_p1[7]),
        .O(out_h_fu_192_p2[4]));
  FDRE \out_h_reg_428_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\out_h_reg_428[0]_i_1_n_5 ),
        .Q(out_h_reg_428[0]),
        .R(1'b0));
  FDRE \out_h_reg_428_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(tmp8_fu_222_p2[3]),
        .Q(out_h_reg_428[1]),
        .R(1'b0));
  FDRE \out_h_reg_428_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_fu_192_p2[2]),
        .Q(out_h_reg_428[2]),
        .R(1'b0));
  FDRE \out_h_reg_428_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_fu_192_p2[3]),
        .Q(out_h_reg_428[3]),
        .R(1'b0));
  FDRE \out_h_reg_428_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_fu_192_p2[4]),
        .Q(out_h_reg_428[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA2AAA)) 
    \out_w_0_reg_116[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(p_shl8_cast_fu_206_p1[8]),
        .I2(p_shl8_cast_fu_206_p1[9]),
        .I3(p_shl8_cast_fu_206_p1[7]),
        .I4(p_shl8_cast_fu_206_p1[5]),
        .I5(p_shl8_cast_fu_206_p1[6]),
        .O(out_w_0_reg_1160));
  LUT3 #(
    .INIT(8'h80)) 
    \out_w_0_reg_116[4]_i_2 
       (.I0(output_r_ce0),
        .I1(zext_ln37_22_fu_268_p1[2]),
        .I2(zext_ln37_22_fu_268_p1[3]),
        .O(grp_depthwise_conv2d_fix_fu_548_output_r_we0));
  FDRE \out_w_0_reg_116_reg[0] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_fu_548_output_r_we0),
        .D(out_w_reg_441[0]),
        .Q(out_w_0_reg_116[0]),
        .R(out_w_0_reg_1160));
  FDRE \out_w_0_reg_116_reg[1] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_fu_548_output_r_we0),
        .D(out_w_reg_441[1]),
        .Q(out_w_0_reg_116[1]),
        .R(out_w_0_reg_1160));
  FDRE \out_w_0_reg_116_reg[2] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_fu_548_output_r_we0),
        .D(out_w_reg_441[2]),
        .Q(out_w_0_reg_116[2]),
        .R(out_w_0_reg_1160));
  FDRE \out_w_0_reg_116_reg[3] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_fu_548_output_r_we0),
        .D(out_w_reg_441[3]),
        .Q(out_w_0_reg_116[3]),
        .R(out_w_0_reg_1160));
  FDRE \out_w_0_reg_116_reg[4] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_fu_548_output_r_we0),
        .D(out_w_reg_441[4]),
        .Q(out_w_0_reg_116[4]),
        .R(out_w_0_reg_1160));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_441[0]_i_1 
       (.I0(out_w_0_reg_116[0]),
        .O(out_w_fu_234_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_441[1]_i_1 
       (.I0(out_w_0_reg_116[0]),
        .I1(out_w_0_reg_116[1]),
        .O(out_w_fu_234_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_w_reg_441[2]_i_1 
       (.I0(out_w_0_reg_116[2]),
        .I1(out_w_0_reg_116[1]),
        .I2(out_w_0_reg_116[0]),
        .O(out_w_fu_234_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_w_reg_441[3]_i_1 
       (.I0(out_w_0_reg_116[3]),
        .I1(out_w_0_reg_116[2]),
        .I2(out_w_0_reg_116[0]),
        .I3(out_w_0_reg_116[1]),
        .O(out_w_fu_234_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \out_w_reg_441[4]_i_1 
       (.I0(out_w_0_reg_116[4]),
        .I1(out_w_0_reg_116[1]),
        .I2(out_w_0_reg_116[0]),
        .I3(out_w_0_reg_116[2]),
        .I4(out_w_0_reg_116[3]),
        .O(out_w_fu_234_p2[4]));
  FDRE \out_w_reg_441_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_w_fu_234_p2[0]),
        .Q(out_w_reg_441[0]),
        .R(1'b0));
  FDRE \out_w_reg_441_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_w_fu_234_p2[1]),
        .Q(out_w_reg_441[1]),
        .R(1'b0));
  FDRE \out_w_reg_441_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_w_fu_234_p2[2]),
        .Q(out_w_reg_441[2]),
        .R(1'b0));
  FDRE \out_w_reg_441_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_w_fu_234_p2[3]),
        .Q(out_w_reg_441[3]),
        .R(1'b0));
  FDRE \out_w_reg_441_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_w_fu_234_p2[4]),
        .Q(out_w_reg_441[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_103__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(input_r_address0[1]),
        .I4(ram_reg_0_i_34__0[1]),
        .I5(grp_depthwise_conv2d_fix_fu_548_output_r_address0[1]),
        .O(\ap_CS_fsm_reg[5]_2 ));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_106__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(input_r_address0[0]),
        .I4(ram_reg_0_i_34__0[0]),
        .I5(grp_depthwise_conv2d_fix_fu_548_output_r_address0[0]),
        .O(\ap_CS_fsm_reg[5]_1 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    ram_reg_0_i_107__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_d0[1]),
        .I1(Q[2]),
        .I2(q0[1]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(ram_reg_0_i_107__0_n_5));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    ram_reg_0_i_108__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_d0[0]),
        .I1(Q[2]),
        .I2(q0[0]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(ram_reg_0_i_108__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hAAAA3C00)) 
    ram_reg_0_i_111__0
       (.I0(ram_reg_0_i_53_0),
        .I1(k_w_0_reg_163[0]),
        .I2(out_w_0_reg_116[0]),
        .I3(Q[2]),
        .I4(Q[6]),
        .O(ram_reg_0_i_111__0_n_5));
  CARRY4 ram_reg_0_i_114
       (.CI(ram_reg_0_i_130_n_5),
        .CO({ram_reg_0_i_114_n_5,ram_reg_0_i_114_n_6,ram_reg_0_i_114_n_7,ram_reg_0_i_114_n_8}),
        .CYINIT(1'b0),
        .DI(tmp8_reg_433[9:6]),
        .O(grp_depthwise_conv2d_fix_fu_548_output_r_address0[9:6]),
        .S(tmp8_reg_433[9:6]));
  CARRY4 ram_reg_0_i_122
       (.CI(ram_reg_0_i_135__0_n_5),
        .CO({NLW_ram_reg_0_i_122_CO_UNCONNECTED[3:2],grp_depthwise_conv2d_fix_fu_548_input_r_address0[9],NLW_ram_reg_0_i_122_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_122_O_UNCONNECTED[3:1],grp_depthwise_conv2d_fix_fu_548_input_r_address0[8]}),
        .S({1'b0,1'b0,1'b1,tmp6_reg_464[9]}));
  CARRY4 ram_reg_0_i_130
       (.CI(1'b0),
        .CO({ram_reg_0_i_130_n_5,ram_reg_0_i_130_n_6,ram_reg_0_i_130_n_7,ram_reg_0_i_130_n_8}),
        .CYINIT(1'b0),
        .DI(tmp8_reg_433[5:2]),
        .O(grp_depthwise_conv2d_fix_fu_548_output_r_address0[5:2]),
        .S({tmp8_reg_433[5],ram_reg_0_i_168_n_5,ram_reg_0_i_169_n_5,ram_reg_0_i_170_n_5}));
  CARRY4 ram_reg_0_i_135__0
       (.CI(ram_reg_0_i_145__0_n_5),
        .CO({ram_reg_0_i_135__0_n_5,ram_reg_0_i_135__0_n_6,ram_reg_0_i_135__0_n_7,ram_reg_0_i_135__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_depthwise_conv2d_fix_fu_548_input_r_address0[7:4]),
        .S(tmp6_reg_464[8:5]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_139
       (.I0(tmp8_reg_433[2]),
        .I1(zext_ln35_reg_446[2]),
        .O(\tmp8_reg_433_reg[2]_0 ));
  CARRY4 ram_reg_0_i_145__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_145__0_n_5,ram_reg_0_i_145__0_n_6,ram_reg_0_i_145__0_n_7,ram_reg_0_i_145__0_n_8}),
        .CYINIT(1'b0),
        .DI(tmp6_reg_464[4:1]),
        .O({grp_depthwise_conv2d_fix_fu_548_input_r_address0[3:1],NLW_ram_reg_0_i_145__0_O_UNCONNECTED[0]}),
        .S({ram_reg_0_i_212_n_5,ram_reg_0_i_213_n_5,ram_reg_0_i_214_n_5,ram_reg_0_i_215_n_5}));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    ram_reg_0_i_149
       (.I0(tmp6_reg_464[1]),
        .I1(k_w_0_reg_163[1]),
        .I2(out_w_0_reg_116[1]),
        .I3(k_w_0_reg_163[0]),
        .I4(out_w_0_reg_116[0]),
        .O(grp_depthwise_conv2d_fix_fu_548_input_r_address0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_168
       (.I0(tmp8_reg_433[4]),
        .I1(zext_ln35_reg_446[4]),
        .O(ram_reg_0_i_168_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_169
       (.I0(tmp8_reg_433[3]),
        .I1(zext_ln35_reg_446[3]),
        .O(ram_reg_0_i_169_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_170
       (.I0(tmp8_reg_433[2]),
        .I1(zext_ln35_reg_446[2]),
        .O(ram_reg_0_i_170_n_5));
  LUT6 #(
    .INIT(64'hFFFFCACFFFFFCAC0)) 
    ram_reg_0_i_18__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_we0),
        .I1(ram_reg_2),
        .I2(MemBank_A_address01),
        .I3(Q[2]),
        .I4(input_data_data_V_0_ack_out),
        .I5(ram_reg_2_0),
        .O(WEA[0]));
  LUT4 #(
    .INIT(16'h956A)) 
    ram_reg_0_i_212
       (.I0(tmp6_reg_464[4]),
        .I1(out_w_0_reg_116[3]),
        .I2(ram_reg_0_i_220_n_5),
        .I3(out_w_0_reg_116[4]),
        .O(ram_reg_0_i_212_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_0_i_213
       (.I0(tmp6_reg_464[3]),
        .I1(ram_reg_0_i_220_n_5),
        .I2(out_w_0_reg_116[3]),
        .O(ram_reg_0_i_213_n_5));
  LUT6 #(
    .INIT(64'hAA959555556A6AAA)) 
    ram_reg_0_i_214
       (.I0(tmp6_reg_464[2]),
        .I1(k_w_0_reg_163[0]),
        .I2(out_w_0_reg_116[0]),
        .I3(k_w_0_reg_163[1]),
        .I4(out_w_0_reg_116[1]),
        .I5(out_w_0_reg_116[2]),
        .O(ram_reg_0_i_214_n_5));
  LUT5 #(
    .INIT(32'h69969696)) 
    ram_reg_0_i_215
       (.I0(tmp6_reg_464[1]),
        .I1(k_w_0_reg_163[1]),
        .I2(out_w_0_reg_116[1]),
        .I3(k_w_0_reg_163[0]),
        .I4(out_w_0_reg_116[0]),
        .O(ram_reg_0_i_215_n_5));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hE8880000)) 
    ram_reg_0_i_220
       (.I0(out_w_0_reg_116[1]),
        .I1(k_w_0_reg_163[1]),
        .I2(out_w_0_reg_116[0]),
        .I3(k_w_0_reg_163[0]),
        .I4(out_w_0_reg_116[2]),
        .O(ram_reg_0_i_220_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF0E0A0400)) 
    ram_reg_0_i_23__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(input_r_address0[8]),
        .I4(grp_depthwise_conv2d_fix_fu_548_output_r_address0[13]),
        .I5(ram_reg_0),
        .O(\ap_CS_fsm_reg[5]_10 ));
  LUT5 #(
    .INIT(32'h0000FAFE)) 
    ram_reg_0_i_53
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(output_r_address0),
        .I4(ram_reg_0_i_111__0_n_5),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hEEAEEAAA)) 
    ram_reg_0_i_56__0
       (.I0(ram_reg_0_i_107__0_n_5),
        .I1(Q[0]),
        .I2(input_data_data_V_0_sel),
        .I3(ram_reg_7[1]),
        .I4(ram_reg_7_0[1]),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT5 #(
    .INIT(32'hEEAEEAAA)) 
    ram_reg_0_i_58__0
       (.I0(ram_reg_0_i_108__0_n_5),
        .I1(Q[0]),
        .I2(input_data_data_V_0_sel),
        .I3(ram_reg_7[0]),
        .I4(ram_reg_7_0[0]),
        .O(\ap_CS_fsm_reg[1]_0 ));
  CARRY4 ram_reg_0_i_66
       (.CI(ram_reg_0_i_114_n_5),
        .CO({NLW_ram_reg_0_i_66_CO_UNCONNECTED[3:1],grp_depthwise_conv2d_fix_fu_548_output_r_address0[13]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ram_reg_0_i_66_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'hAEAEBFAE)) 
    ram_reg_0_i_71__0
       (.I0(Q[6]),
        .I1(Q[2]),
        .I2(grp_depthwise_conv2d_fix_fu_548_output_r_address0[13]),
        .I3(Q[3]),
        .I4(input_r_address0[8]),
        .O(\ap_CS_fsm_reg[39] ));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_77__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(input_r_address0[8]),
        .I4(ram_reg_0_i_34__0[8]),
        .I5(grp_depthwise_conv2d_fix_fu_548_output_r_address0[9]),
        .O(\ap_CS_fsm_reg[5]_9 ));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_80
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(input_r_address0[7]),
        .I4(ram_reg_0_i_34__0[7]),
        .I5(grp_depthwise_conv2d_fix_fu_548_output_r_address0[8]),
        .O(\ap_CS_fsm_reg[5]_8 ));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_83
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(input_r_address0[6]),
        .I4(ram_reg_0_i_34__0[6]),
        .I5(grp_depthwise_conv2d_fix_fu_548_output_r_address0[7]),
        .O(\ap_CS_fsm_reg[5]_7 ));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_86
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(input_r_address0[5]),
        .I4(ram_reg_0_i_34__0[5]),
        .I5(grp_depthwise_conv2d_fix_fu_548_output_r_address0[6]),
        .O(\ap_CS_fsm_reg[5]_6 ));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_89
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(input_r_address0[4]),
        .I4(ram_reg_0_i_34__0[4]),
        .I5(grp_depthwise_conv2d_fix_fu_548_output_r_address0[5]),
        .O(\ap_CS_fsm_reg[5]_5 ));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_93__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(input_r_address0[3]),
        .I4(ram_reg_0_i_34__0[3]),
        .I5(grp_depthwise_conv2d_fix_fu_548_output_r_address0[4]),
        .O(\ap_CS_fsm_reg[5]_4 ));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_96__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(input_r_address0[2]),
        .I4(ram_reg_0_i_34__0[2]),
        .I5(grp_depthwise_conv2d_fix_fu_548_output_r_address0[3]),
        .O(\ap_CS_fsm_reg[5]_3 ));
  LUT5 #(
    .INIT(32'hEEAEEAAA)) 
    ram_reg_1_i_4__0
       (.I0(ram_reg_1_i_7__0_n_5),
        .I1(Q[0]),
        .I2(input_data_data_V_0_sel),
        .I3(ram_reg_7[3]),
        .I4(ram_reg_7_0[3]),
        .O(\ap_CS_fsm_reg[1]_3 ));
  LUT5 #(
    .INIT(32'hEEAEEAAA)) 
    ram_reg_1_i_6__0
       (.I0(ram_reg_1_i_8__0_n_5),
        .I1(Q[0]),
        .I2(input_data_data_V_0_sel),
        .I3(ram_reg_7[2]),
        .I4(ram_reg_7_0[2]),
        .O(\ap_CS_fsm_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    ram_reg_1_i_7__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_d0[3]),
        .I1(Q[2]),
        .I2(q0[3]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(ram_reg_1_i_7__0_n_5));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    ram_reg_1_i_8__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_d0[2]),
        .I1(Q[2]),
        .I2(q0[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(ram_reg_1_i_8__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFCACFFFFFCAC0)) 
    ram_reg_2_i_3__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_we0),
        .I1(ram_reg_2),
        .I2(MemBank_A_address01),
        .I3(Q[2]),
        .I4(input_data_data_V_0_ack_out),
        .I5(ram_reg_2_0),
        .O(WEA[1]));
  LUT5 #(
    .INIT(32'hEEAEEAAA)) 
    ram_reg_2_i_5__0
       (.I0(ram_reg_2_i_8__0_n_5),
        .I1(Q[0]),
        .I2(input_data_data_V_0_sel),
        .I3(ram_reg_7[5]),
        .I4(ram_reg_7_0[5]),
        .O(\ap_CS_fsm_reg[1]_5 ));
  LUT5 #(
    .INIT(32'hEEAEEAAA)) 
    ram_reg_2_i_7__0
       (.I0(ram_reg_2_i_9__0_n_5),
        .I1(Q[0]),
        .I2(input_data_data_V_0_sel),
        .I3(ram_reg_7[4]),
        .I4(ram_reg_7_0[4]),
        .O(\ap_CS_fsm_reg[1]_4 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    ram_reg_2_i_8__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_d0[5]),
        .I1(Q[2]),
        .I2(q0[5]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(ram_reg_2_i_8__0_n_5));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    ram_reg_2_i_9__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_d0[4]),
        .I1(Q[2]),
        .I2(q0[4]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(ram_reg_2_i_9__0_n_5));
  LUT5 #(
    .INIT(32'hEEAEEAAA)) 
    ram_reg_3_i_4__0
       (.I0(ram_reg_3_i_7__0_n_5),
        .I1(Q[0]),
        .I2(input_data_data_V_0_sel),
        .I3(ram_reg_7[7]),
        .I4(ram_reg_7_0[7]),
        .O(\ap_CS_fsm_reg[1]_7 ));
  LUT5 #(
    .INIT(32'hEEAEEAAA)) 
    ram_reg_3_i_6__0
       (.I0(ram_reg_3_i_8__0_n_5),
        .I1(Q[0]),
        .I2(input_data_data_V_0_sel),
        .I3(ram_reg_7[6]),
        .I4(ram_reg_7_0[6]),
        .O(\ap_CS_fsm_reg[1]_6 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    ram_reg_3_i_7__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_d0[7]),
        .I1(Q[2]),
        .I2(q0[7]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(ram_reg_3_i_7__0_n_5));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    ram_reg_3_i_8__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_d0[6]),
        .I1(Q[2]),
        .I2(q0[6]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(ram_reg_3_i_8__0_n_5));
  LUT5 #(
    .INIT(32'hEEAEEAAA)) 
    ram_reg_4_i_4__0
       (.I0(ram_reg_4_i_7__0_n_5),
        .I1(Q[0]),
        .I2(input_data_data_V_0_sel),
        .I3(ram_reg_7[9]),
        .I4(ram_reg_7_0[9]),
        .O(\ap_CS_fsm_reg[1]_9 ));
  LUT5 #(
    .INIT(32'hEEAEEAAA)) 
    ram_reg_4_i_6__0
       (.I0(ram_reg_4_i_8__0_n_5),
        .I1(Q[0]),
        .I2(input_data_data_V_0_sel),
        .I3(ram_reg_7[8]),
        .I4(ram_reg_7_0[8]),
        .O(\ap_CS_fsm_reg[1]_8 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    ram_reg_4_i_7__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_d0[9]),
        .I1(Q[2]),
        .I2(q0[9]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(ram_reg_4_i_7__0_n_5));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    ram_reg_4_i_8__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_d0[8]),
        .I1(Q[2]),
        .I2(q0[8]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(ram_reg_4_i_8__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFCACFFFFFCAC0)) 
    ram_reg_5_i_3__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_we0),
        .I1(ram_reg_2),
        .I2(MemBank_A_address01),
        .I3(Q[2]),
        .I4(input_data_data_V_0_ack_out),
        .I5(ram_reg_2_0),
        .O(\ap_CS_fsm_reg[4]_0 [0]));
  LUT5 #(
    .INIT(32'hEEAEEAAA)) 
    ram_reg_5_i_5__0
       (.I0(ram_reg_5_i_8__0_n_5),
        .I1(Q[0]),
        .I2(input_data_data_V_0_sel),
        .I3(ram_reg_7[11]),
        .I4(ram_reg_7_0[11]),
        .O(\ap_CS_fsm_reg[1]_11 ));
  LUT5 #(
    .INIT(32'hEEAEEAAA)) 
    ram_reg_5_i_7__0
       (.I0(ram_reg_5_i_9__0_n_5),
        .I1(Q[0]),
        .I2(input_data_data_V_0_sel),
        .I3(ram_reg_7[10]),
        .I4(ram_reg_7_0[10]),
        .O(\ap_CS_fsm_reg[1]_10 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    ram_reg_5_i_8__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_d0[11]),
        .I1(Q[2]),
        .I2(q0[11]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(ram_reg_5_i_8__0_n_5));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    ram_reg_5_i_9__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_d0[10]),
        .I1(Q[2]),
        .I2(q0[10]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(ram_reg_5_i_9__0_n_5));
  LUT5 #(
    .INIT(32'hEEAEEAAA)) 
    ram_reg_6_i_4__0
       (.I0(ram_reg_6_i_7__0_n_5),
        .I1(Q[0]),
        .I2(input_data_data_V_0_sel),
        .I3(ram_reg_7[13]),
        .I4(ram_reg_7_0[13]),
        .O(\ap_CS_fsm_reg[1]_13 ));
  LUT5 #(
    .INIT(32'hEEAEEAAA)) 
    ram_reg_6_i_6__0
       (.I0(ram_reg_6_i_8__0_n_5),
        .I1(Q[0]),
        .I2(input_data_data_V_0_sel),
        .I3(ram_reg_7[12]),
        .I4(ram_reg_7_0[12]),
        .O(\ap_CS_fsm_reg[1]_12 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    ram_reg_6_i_7__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_d0[13]),
        .I1(Q[2]),
        .I2(q0[13]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(ram_reg_6_i_7__0_n_5));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    ram_reg_6_i_8__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_d0[12]),
        .I1(Q[2]),
        .I2(q0[12]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(ram_reg_6_i_8__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFCACFFFFFCAC0)) 
    ram_reg_7_i_3__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_we0),
        .I1(ram_reg_2),
        .I2(MemBank_A_address01),
        .I3(Q[2]),
        .I4(input_data_data_V_0_ack_out),
        .I5(ram_reg_2_0),
        .O(\ap_CS_fsm_reg[4]_0 [1]));
  LUT5 #(
    .INIT(32'hEEAEEAAA)) 
    ram_reg_7_i_5__0
       (.I0(ram_reg_7_i_8__0_n_5),
        .I1(Q[0]),
        .I2(input_data_data_V_0_sel),
        .I3(ram_reg_7[15]),
        .I4(ram_reg_7_0[15]),
        .O(\ap_CS_fsm_reg[1]_15 ));
  LUT5 #(
    .INIT(32'hEEAEEAAA)) 
    ram_reg_7_i_7__0
       (.I0(ram_reg_7_i_9__0_n_5),
        .I1(Q[0]),
        .I2(input_data_data_V_0_sel),
        .I3(ram_reg_7[14]),
        .I4(ram_reg_7_0[14]),
        .O(\ap_CS_fsm_reg[1]_14 ));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    ram_reg_7_i_8__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_d0[15]),
        .I1(Q[2]),
        .I2(q0[15]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(ram_reg_7_i_8__0_n_5));
  LUT6 #(
    .INIT(64'h00000000F0F0F088)) 
    ram_reg_7_i_9__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_output_r_d0[14]),
        .I1(Q[2]),
        .I2(q0[14]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(ram_reg_7_i_9__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln37_reg_459[1]_i_1 
       (.I0(zext_ln37_22_fu_268_p1[3]),
        .I1(zext_ln37_22_fu_268_p1[2]),
        .O(k_h_fu_250_p2));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln37_reg_459[2]_i_1 
       (.I0(zext_ln37_22_fu_268_p1[3]),
        .I1(zext_ln37_22_fu_268_p1[2]),
        .O(sub_ln37_fu_272_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln37_reg_459[3]_i_1 
       (.I0(zext_ln37_22_fu_268_p1[3]),
        .I1(zext_ln37_22_fu_268_p1[2]),
        .O(sub_ln37_fu_272_p2[3]));
  FDRE \sub_ln37_reg_459_reg[0] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1511),
        .D(zext_ln37_22_fu_268_p1[2]),
        .Q(sub_ln37_reg_459[0]),
        .R(1'b0));
  FDRE \sub_ln37_reg_459_reg[1] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1511),
        .D(k_h_fu_250_p2),
        .Q(sub_ln37_reg_459[1]),
        .R(1'b0));
  FDRE \sub_ln37_reg_459_reg[2] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1511),
        .D(sub_ln37_fu_272_p2[2]),
        .Q(sub_ln37_reg_459[2]),
        .R(1'b0));
  FDRE \sub_ln37_reg_459_reg[3] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1511),
        .D(sub_ln37_fu_272_p2[3]),
        .Q(sub_ln37_reg_459[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp6_reg_464[1]_i_1 
       (.I0(zext_ln37_22_fu_268_p1[2]),
        .I1(p_shl8_cast_fu_206_p1[5]),
        .O(tmp_fu_278_p2));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h9996)) 
    \tmp6_reg_464[2]_i_1 
       (.I0(zext_ln37_22_fu_268_p1[3]),
        .I1(p_shl8_cast_fu_206_p1[6]),
        .I2(zext_ln37_22_fu_268_p1[2]),
        .I3(p_shl8_cast_fu_206_p1[5]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hA9555556)) 
    \tmp6_reg_464[3]_i_1 
       (.I0(p_shl8_cast_fu_206_p1[7]),
        .I1(p_shl8_cast_fu_206_p1[5]),
        .I2(zext_ln37_22_fu_268_p1[2]),
        .I3(p_shl8_cast_fu_206_p1[6]),
        .I4(zext_ln37_22_fu_268_p1[3]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'h9595955555555556)) 
    \tmp6_reg_464[4]_i_1 
       (.I0(p_shl8_cast_fu_206_p1[8]),
        .I1(zext_ln37_22_fu_268_p1[3]),
        .I2(p_shl8_cast_fu_206_p1[6]),
        .I3(zext_ln37_22_fu_268_p1[2]),
        .I4(p_shl8_cast_fu_206_p1[5]),
        .I5(p_shl8_cast_fu_206_p1[7]),
        .O(\tmp6_reg_464[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp6_reg_464[5]_i_1 
       (.I0(\tmp6_reg_464[5]_i_2_n_5 ),
        .I1(p_shl8_cast_fu_206_p1[8]),
        .I2(p_shl8_cast_fu_206_p1[9]),
        .I3(\tmp6_reg_464[5]_i_3_n_5 ),
        .O(\tmp6_reg_464[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hE8A00000)) 
    \tmp6_reg_464[5]_i_2 
       (.I0(p_shl8_cast_fu_206_p1[6]),
        .I1(p_shl8_cast_fu_206_p1[5]),
        .I2(zext_ln37_22_fu_268_p1[3]),
        .I3(zext_ln37_22_fu_268_p1[2]),
        .I4(p_shl8_cast_fu_206_p1[7]),
        .O(\tmp6_reg_464[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF77F000000007FFE)) 
    \tmp6_reg_464[5]_i_3 
       (.I0(p_shl8_cast_fu_206_p1[8]),
        .I1(p_shl8_cast_fu_206_p1[7]),
        .I2(zext_ln37_22_fu_268_p1[3]),
        .I3(p_shl8_cast_fu_206_p1[6]),
        .I4(p_shl8_cast_fu_206_p1[5]),
        .I5(zext_ln37_22_fu_268_p1[2]),
        .O(\tmp6_reg_464[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h854B4B4B4B4B4B4A)) 
    \tmp6_reg_464[6]_i_1 
       (.I0(p_shl8_cast_fu_206_p1[9]),
        .I1(tmp_fu_278_p2),
        .I2(\tmp6_reg_464[9]_i_4_n_5 ),
        .I3(\tmp6_reg_464[9]_i_3_n_5 ),
        .I4(p_shl8_cast_fu_206_p1[7]),
        .I5(p_shl8_cast_fu_206_p1[8]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h05F4F40B0BF4F40A)) 
    \tmp6_reg_464[7]_i_1 
       (.I0(p_shl8_cast_fu_206_p1[9]),
        .I1(tmp_fu_278_p2),
        .I2(\tmp6_reg_464[9]_i_4_n_5 ),
        .I3(\tmp6_reg_464[9]_i_3_n_5 ),
        .I4(p_shl8_cast_fu_206_p1[7]),
        .I5(p_shl8_cast_fu_206_p1[8]),
        .O(\tmp6_reg_464[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h6A296A296AEA6AA8)) 
    \tmp6_reg_464[8]_i_1 
       (.I0(p_shl8_cast_fu_206_p1[8]),
        .I1(p_shl8_cast_fu_206_p1[7]),
        .I2(\tmp6_reg_464[9]_i_3_n_5 ),
        .I3(\tmp6_reg_464[9]_i_4_n_5 ),
        .I4(tmp_fu_278_p2),
        .I5(p_shl8_cast_fu_206_p1[9]),
        .O(\tmp6_reg_464[8]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \tmp6_reg_464[9]_i_1 
       (.I0(output_r_ce0),
        .I1(zext_ln37_22_fu_268_p1[2]),
        .I2(zext_ln37_22_fu_268_p1[3]),
        .O(buffer_1_reg_1511));
  LUT5 #(
    .INIT(32'h7F807E00)) 
    \tmp6_reg_464[9]_i_2 
       (.I0(p_shl8_cast_fu_206_p1[8]),
        .I1(p_shl8_cast_fu_206_p1[7]),
        .I2(\tmp6_reg_464[9]_i_3_n_5 ),
        .I3(p_shl8_cast_fu_206_p1[9]),
        .I4(\tmp6_reg_464[9]_i_4_n_5 ),
        .O(\tmp6_reg_464[9]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hEC80)) 
    \tmp6_reg_464[9]_i_3 
       (.I0(zext_ln37_22_fu_268_p1[2]),
        .I1(zext_ln37_22_fu_268_p1[3]),
        .I2(p_shl8_cast_fu_206_p1[5]),
        .I3(p_shl8_cast_fu_206_p1[6]),
        .O(\tmp6_reg_464[9]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \tmp6_reg_464[9]_i_4 
       (.I0(p_shl8_cast_fu_206_p1[5]),
        .I1(zext_ln37_22_fu_268_p1[2]),
        .I2(p_shl8_cast_fu_206_p1[6]),
        .I3(zext_ln37_22_fu_268_p1[3]),
        .O(\tmp6_reg_464[9]_i_4_n_5 ));
  FDRE \tmp6_reg_464_reg[1] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1511),
        .D(tmp_fu_278_p2),
        .Q(tmp6_reg_464[1]),
        .R(1'b0));
  FDRE \tmp6_reg_464_reg[2] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1511),
        .D(p_0_in[1]),
        .Q(tmp6_reg_464[2]),
        .R(1'b0));
  FDRE \tmp6_reg_464_reg[3] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1511),
        .D(p_0_in[2]),
        .Q(tmp6_reg_464[3]),
        .R(1'b0));
  FDRE \tmp6_reg_464_reg[4] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1511),
        .D(\tmp6_reg_464[4]_i_1_n_5 ),
        .Q(tmp6_reg_464[4]),
        .R(1'b0));
  FDRE \tmp6_reg_464_reg[5] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1511),
        .D(\tmp6_reg_464[5]_i_1_n_5 ),
        .Q(tmp6_reg_464[5]),
        .R(1'b0));
  FDRE \tmp6_reg_464_reg[6] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1511),
        .D(p_0_in[5]),
        .Q(tmp6_reg_464[6]),
        .R(1'b0));
  FDRE \tmp6_reg_464_reg[7] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1511),
        .D(\tmp6_reg_464[7]_i_1_n_5 ),
        .Q(tmp6_reg_464[7]),
        .R(1'b0));
  FDRE \tmp6_reg_464_reg[8] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1511),
        .D(\tmp6_reg_464[8]_i_1_n_5 ),
        .Q(tmp6_reg_464[8]),
        .R(1'b0));
  FDRE \tmp6_reg_464_reg[9] 
       (.C(ap_clk),
        .CE(buffer_1_reg_1511),
        .D(\tmp6_reg_464[9]_i_2_n_5 ),
        .Q(tmp6_reg_464[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \tmp8_reg_433[4]_i_1 
       (.I0(p_shl8_cast_fu_206_p1[7]),
        .I1(p_shl8_cast_fu_206_p1[5]),
        .I2(p_shl8_cast_fu_206_p1[6]),
        .O(\tmp8_reg_433[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hAA56)) 
    \tmp8_reg_433[5]_i_1 
       (.I0(p_shl8_cast_fu_206_p1[8]),
        .I1(p_shl8_cast_fu_206_p1[6]),
        .I2(p_shl8_cast_fu_206_p1[7]),
        .I3(p_shl8_cast_fu_206_p1[5]),
        .O(tmp8_fu_222_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hF50A0BF4)) 
    \tmp8_reg_433[6]_i_1 
       (.I0(p_shl8_cast_fu_206_p1[5]),
        .I1(p_shl8_cast_fu_206_p1[7]),
        .I2(p_shl8_cast_fu_206_p1[8]),
        .I3(p_shl8_cast_fu_206_p1[9]),
        .I4(p_shl8_cast_fu_206_p1[6]),
        .O(tmp8_fu_222_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h718E50AE)) 
    \tmp8_reg_433[7]_i_1 
       (.I0(p_shl8_cast_fu_206_p1[9]),
        .I1(p_shl8_cast_fu_206_p1[8]),
        .I2(p_shl8_cast_fu_206_p1[6]),
        .I3(p_shl8_cast_fu_206_p1[7]),
        .I4(p_shl8_cast_fu_206_p1[5]),
        .O(\tmp8_reg_433[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hCC13FC00)) 
    \tmp8_reg_433[8]_i_1 
       (.I0(p_shl8_cast_fu_206_p1[5]),
        .I1(p_shl8_cast_fu_206_p1[7]),
        .I2(p_shl8_cast_fu_206_p1[6]),
        .I3(p_shl8_cast_fu_206_p1[8]),
        .I4(p_shl8_cast_fu_206_p1[9]),
        .O(\tmp8_reg_433[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hAAA8AA88)) 
    \tmp8_reg_433[9]_i_1 
       (.I0(p_shl8_cast_fu_206_p1[9]),
        .I1(p_shl8_cast_fu_206_p1[8]),
        .I2(p_shl8_cast_fu_206_p1[6]),
        .I3(p_shl8_cast_fu_206_p1[7]),
        .I4(p_shl8_cast_fu_206_p1[5]),
        .O(tmp8_fu_222_p2[9]));
  FDRE \tmp8_reg_433_reg[2] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1160),
        .D(p_shl8_cast_fu_206_p1[5]),
        .Q(tmp8_reg_433[2]),
        .R(1'b0));
  FDRE \tmp8_reg_433_reg[3] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1160),
        .D(tmp8_fu_222_p2[3]),
        .Q(tmp8_reg_433[3]),
        .R(1'b0));
  FDRE \tmp8_reg_433_reg[4] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1160),
        .D(\tmp8_reg_433[4]_i_1_n_5 ),
        .Q(tmp8_reg_433[4]),
        .R(1'b0));
  FDRE \tmp8_reg_433_reg[5] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1160),
        .D(tmp8_fu_222_p2[5]),
        .Q(tmp8_reg_433[5]),
        .R(1'b0));
  FDRE \tmp8_reg_433_reg[6] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1160),
        .D(tmp8_fu_222_p2[6]),
        .Q(tmp8_reg_433[6]),
        .R(1'b0));
  FDRE \tmp8_reg_433_reg[7] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1160),
        .D(\tmp8_reg_433[7]_i_1_n_5 ),
        .Q(tmp8_reg_433[7]),
        .R(1'b0));
  FDRE \tmp8_reg_433_reg[8] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1160),
        .D(\tmp8_reg_433[8]_i_1_n_5 ),
        .Q(tmp8_reg_433[8]),
        .R(1'b0));
  FDRE \tmp8_reg_433_reg[9] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1160),
        .D(tmp8_fu_222_p2[9]),
        .Q(tmp8_reg_433[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA8AAAAAAAAAAAAAA)) 
    \zext_ln35_reg_446[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(out_w_0_reg_116[0]),
        .I2(out_w_0_reg_116[1]),
        .I3(out_w_0_reg_116[3]),
        .I4(out_w_0_reg_116[4]),
        .I5(out_w_0_reg_116[2]),
        .O(buffer_0_reg_1280));
  FDRE \zext_ln35_reg_446_reg[0] 
       (.C(ap_clk),
        .CE(buffer_0_reg_1280),
        .D(out_w_0_reg_116[0]),
        .Q(grp_depthwise_conv2d_fix_fu_548_output_r_address0[0]),
        .R(1'b0));
  FDRE \zext_ln35_reg_446_reg[1] 
       (.C(ap_clk),
        .CE(buffer_0_reg_1280),
        .D(out_w_0_reg_116[1]),
        .Q(grp_depthwise_conv2d_fix_fu_548_output_r_address0[1]),
        .R(1'b0));
  FDRE \zext_ln35_reg_446_reg[2] 
       (.C(ap_clk),
        .CE(buffer_0_reg_1280),
        .D(out_w_0_reg_116[2]),
        .Q(zext_ln35_reg_446[2]),
        .R(1'b0));
  FDRE \zext_ln35_reg_446_reg[3] 
       (.C(ap_clk),
        .CE(buffer_0_reg_1280),
        .D(out_w_0_reg_116[3]),
        .Q(zext_ln35_reg_446[3]),
        .R(1'b0));
  FDRE \zext_ln35_reg_446_reg[4] 
       (.C(ap_clk),
        .CE(buffer_0_reg_1280),
        .D(out_w_0_reg_116[4]),
        .Q(zext_ln35_reg_446[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "depthwise_conv2d_fix_1" *) 
module design_1_network_0_0_depthwise_conv2d_fix_1
   (add_ln37_4_fu_544_p2,
    input_r_address0,
    \ap_CS_fsm_reg[21] ,
    SeparableConv2D_2_w_1_ce0,
    SeparableConv2D_3_w_1_ce0,
    d0,
    \i_count_2_reg_289_reg[10] ,
    output_r_address0,
    \ap_CS_fsm_reg[28] ,
    output_r_ce0,
    input_r_ce0,
    D,
    ADDRARDADDR,
    ram_reg_0,
    MemBank_B_address010_out,
    grp_padding2d_fix16_fu_431_output_r_address0,
    ram_reg_0_0,
    MemBank_B_address01,
    E,
    ram_reg_2,
    MemBank_B_address011_out,
    ram_reg_2_0,
    Q,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_2_1,
    ram_reg_2_2,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_6,
    ram_reg_6_0,
    ram_reg_7,
    ram_reg_7_0,
    ram_reg_0_i_32__0,
    ram_reg_0_i_32__0_0,
    grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg,
    ram_reg_7_1,
    ram_reg_7_2,
    ap_clk,
    SR,
    kernel_0_q0,
    q0);
  output add_ln37_4_fu_544_p2;
  output [9:0]input_r_address0;
  output \ap_CS_fsm_reg[21] ;
  output SeparableConv2D_2_w_1_ce0;
  output SeparableConv2D_3_w_1_ce0;
  output [15:0]d0;
  output \i_count_2_reg_289_reg[10] ;
  output [9:0]output_r_address0;
  output \ap_CS_fsm_reg[28] ;
  output output_r_ce0;
  output input_r_ce0;
  output [3:0]D;
  output [6:0]ADDRARDADDR;
  input ram_reg_0;
  input MemBank_B_address010_out;
  input [0:0]grp_padding2d_fix16_fu_431_output_r_address0;
  input [0:0]ram_reg_0_0;
  input MemBank_B_address01;
  input [0:0]E;
  input ram_reg_2;
  input MemBank_B_address011_out;
  input [0:0]ram_reg_2_0;
  input [3:0]Q;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_2_1;
  input ram_reg_2_2;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_4;
  input ram_reg_4_0;
  input ram_reg_5;
  input ram_reg_5_0;
  input ram_reg_6;
  input ram_reg_6_0;
  input ram_reg_7;
  input ram_reg_7_0;
  input [0:0]ram_reg_0_i_32__0;
  input [0:0]ram_reg_0_i_32__0_0;
  input grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg;
  input [15:0]ram_reg_7_1;
  input [15:0]ram_reg_7_2;
  input ap_clk;
  input [0:0]SR;
  input [14:0]kernel_0_q0;
  input [15:0]q0;

  wire [1:1]A;
  wire [6:0]ADDRARDADDR;
  wire [3:3]C;
  wire [3:0]D;
  wire [0:0]E;
  wire MemBank_B_address01;
  wire MemBank_B_address010_out;
  wire MemBank_B_address011_out;
  wire [3:0]Q;
  wire [0:0]SR;
  wire SeparableConv2D_2_w_1_ce0;
  wire SeparableConv2D_3_w_1_ce0;
  wire [6:0]add_ln22_3_fu_309_p2;
  wire [6:0]add_ln22_3_reg_630;
  wire \add_ln22_3_reg_630[3]_i_2_n_5 ;
  wire \add_ln22_3_reg_630[3]_i_3_n_5 ;
  wire \add_ln22_3_reg_630[6]_i_2_n_5 ;
  wire \add_ln22_3_reg_630_reg[3]_i_1_n_5 ;
  wire \add_ln22_3_reg_630_reg[3]_i_1_n_6 ;
  wire \add_ln22_3_reg_630_reg[3]_i_1_n_7 ;
  wire \add_ln22_3_reg_630_reg[3]_i_1_n_8 ;
  wire \add_ln22_3_reg_630_reg[6]_i_1_n_7 ;
  wire \add_ln22_3_reg_630_reg[6]_i_1_n_8 ;
  wire [6:0]add_ln22_fu_304_p2;
  wire [6:0]add_ln22_reg_625;
  wire \add_ln22_reg_625[3]_i_2_n_5 ;
  wire \add_ln22_reg_625[3]_i_3_n_5 ;
  wire \add_ln22_reg_625[3]_i_4_n_5 ;
  wire \add_ln22_reg_625[3]_i_5_n_5 ;
  wire \add_ln22_reg_625_reg[3]_i_1_n_5 ;
  wire \add_ln22_reg_625_reg[3]_i_1_n_6 ;
  wire \add_ln22_reg_625_reg[3]_i_1_n_7 ;
  wire \add_ln22_reg_625_reg[3]_i_1_n_8 ;
  wire \add_ln22_reg_625_reg[6]_i_1_n_7 ;
  wire \add_ln22_reg_625_reg[6]_i_1_n_8 ;
  wire add_ln37_4_fu_544_p2;
  wire [3:0]add_ln37_5_fu_550_p2;
  wire [3:0]add_ln37_5_reg_728;
  wire add_ln37_5_reg_7280;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [9:1]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire buffer_0_reg_2360;
  wire \buffer_0_reg_236[15]_i_1_n_5 ;
  wire \buffer_0_reg_236[15]_i_2_n_5 ;
  wire buffer_1_reg_2571;
  wire [15:0]buffer_1_reg_257_reg;
  wire [15:0]d0;
  wire grp_depthwise_conv2d_fix_1_fu_473_ap_done;
  wire grp_depthwise_conv2d_fix_1_fu_473_ap_ready;
  wire grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg;
  wire grp_depthwise_conv2d_fix_1_fu_473_bias_ce0;
  wire [0:0]grp_depthwise_conv2d_fix_1_fu_473_input_r_address0;
  wire [10:10]grp_depthwise_conv2d_fix_1_fu_473_output_r_address0;
  wire [15:0]grp_depthwise_conv2d_fix_1_fu_473_output_r_d0;
  wire grp_depthwise_conv2d_fix_1_fu_473_output_r_we0;
  wire [0:0]grp_padding2d_fix16_fu_431_output_r_address0;
  wire [3:0]i_0_reg_200;
  wire i_0_reg_2000;
  wire \i_count_2_reg_289_reg[10] ;
  wire [3:0]i_fu_348_p2;
  wire [3:0]i_reg_651;
  wire icmp_ln31_fu_388_p2;
  wire icmp_ln32_fu_418_p2;
  wire [9:0]input_r_address0;
  wire input_r_ce0;
  wire \k_h_0_reg_246[0]_i_1_n_5 ;
  wire \k_h_0_reg_246[1]_i_1_n_5 ;
  wire [1:1]k_h_fu_439_p2;
  wire [1:0]k_h_reg_700;
  wire \k_h_reg_700[0]_i_1_n_5 ;
  wire \k_h_reg_700[1]_i_1_n_5 ;
  wire [1:0]k_w_0_reg_269;
  wire \k_w_0_reg_269[0]_i_1_n_5 ;
  wire \k_w_0_reg_269[1]_i_1_n_5 ;
  wire [1:0]k_w_reg_718;
  wire \k_w_reg_718[0]_i_1_n_5 ;
  wire \k_w_reg_718[1]_i_1_n_5 ;
  wire [14:0]kernel_0_q0;
  wire network_mul_mul_16s_16s_32_1_1_U42_n_10;
  wire network_mul_mul_16s_16s_32_1_1_U42_n_11;
  wire network_mul_mul_16s_16s_32_1_1_U42_n_12;
  wire network_mul_mul_16s_16s_32_1_1_U42_n_13;
  wire network_mul_mul_16s_16s_32_1_1_U42_n_14;
  wire network_mul_mul_16s_16s_32_1_1_U42_n_15;
  wire network_mul_mul_16s_16s_32_1_1_U42_n_16;
  wire network_mul_mul_16s_16s_32_1_1_U42_n_17;
  wire network_mul_mul_16s_16s_32_1_1_U42_n_18;
  wire network_mul_mul_16s_16s_32_1_1_U42_n_19;
  wire network_mul_mul_16s_16s_32_1_1_U42_n_20;
  wire network_mul_mul_16s_16s_32_1_1_U42_n_5;
  wire network_mul_mul_16s_16s_32_1_1_U42_n_6;
  wire network_mul_mul_16s_16s_32_1_1_U42_n_7;
  wire network_mul_mul_16s_16s_32_1_1_U42_n_8;
  wire network_mul_mul_16s_16s_32_1_1_U42_n_9;
  wire out_d_0_reg_164;
  wire \out_d_0_reg_164_reg_n_5_[0] ;
  wire \out_d_0_reg_164_reg_n_5_[1] ;
  wire \out_d_0_reg_164_reg_n_5_[2] ;
  wire \out_d_0_reg_164_reg_n_5_[3] ;
  wire [3:0]out_d_fu_320_p2;
  wire [3:0]out_d_reg_638;
  wire out_h_0_reg_212;
  wire \out_h_0_reg_212_reg_n_5_[0] ;
  wire \out_h_0_reg_212_reg_n_5_[1] ;
  wire \out_h_0_reg_212_reg_n_5_[2] ;
  wire \out_h_0_reg_212_reg_n_5_[3] ;
  wire [3:0]out_h_fu_393_p2;
  wire [3:0]out_h_reg_674;
  wire [3:0]out_w_0_reg_224;
  wire out_w_0_reg_2240;
  wire [3:0]out_w_fu_423_p2;
  wire [3:0]out_w_reg_687;
  wire [9:0]output_r_address0;
  wire output_r_ce0;
  wire [6:0]phi_mul2_reg_188;
  wire [6:0]phi_mul_reg_176;
  wire [15:0]q0;
  wire [15:0]q00;
  wire q0_reg_i_10__0_n_5;
  wire q0_reg_i_9__0_n_5;
  wire ram_reg_0;
  wire [0:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_i_107_n_5;
  wire ram_reg_0_i_107_n_6;
  wire ram_reg_0_i_107_n_7;
  wire ram_reg_0_i_107_n_8;
  wire ram_reg_0_i_126_n_7;
  wire ram_reg_0_i_126_n_8;
  wire ram_reg_0_i_129_n_5;
  wire ram_reg_0_i_129_n_6;
  wire ram_reg_0_i_129_n_7;
  wire ram_reg_0_i_129_n_8;
  wire ram_reg_0_i_132_n_7;
  wire ram_reg_0_i_132_n_8;
  wire ram_reg_0_i_136_n_5;
  wire ram_reg_0_i_136_n_6;
  wire ram_reg_0_i_136_n_7;
  wire ram_reg_0_i_136_n_8;
  wire ram_reg_0_i_140_n_5;
  wire ram_reg_0_i_140_n_6;
  wire ram_reg_0_i_140_n_7;
  wire ram_reg_0_i_140_n_8;
  wire ram_reg_0_i_165_n_5;
  wire ram_reg_0_i_166_n_5;
  wire ram_reg_0_i_167_n_5;
  wire ram_reg_0_i_168_n_5;
  wire ram_reg_0_i_179_n_5;
  wire ram_reg_0_i_180_n_5;
  wire ram_reg_0_i_181_n_5;
  wire ram_reg_0_i_182_n_5;
  wire [0:0]ram_reg_0_i_32__0;
  wire [0:0]ram_reg_0_i_32__0_0;
  wire ram_reg_0_i_55__0_n_5;
  wire ram_reg_0_i_57__0_n_5;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_i_3__0_n_5;
  wire ram_reg_1_i_5__0_n_5;
  wire ram_reg_2;
  wire [0:0]ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_2_2;
  wire ram_reg_2_i_4__0_n_5;
  wire ram_reg_2_i_6__0_n_5;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_i_3__0_n_5;
  wire ram_reg_3_i_5__0_n_5;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_4_i_3__0_n_5;
  wire ram_reg_4_i_5__0_n_5;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire ram_reg_5_i_4__0_n_5;
  wire ram_reg_5_i_6__0_n_5;
  wire ram_reg_6;
  wire ram_reg_6_0;
  wire ram_reg_6_i_3__0_n_5;
  wire ram_reg_6_i_5__0_n_5;
  wire ram_reg_7;
  wire ram_reg_7_0;
  wire [15:0]ram_reg_7_1;
  wire [15:0]ram_reg_7_2;
  wire ram_reg_7_i_4__0_n_5;
  wire ram_reg_7_i_6__0_n_5;
  wire sel;
  wire [3:2]sub_ln37_fu_465_p20_out;
  wire [3:0]sub_ln37_reg_705;
  wire [3:1]tmp2_cast_fu_477_p1;
  wire [10:0]tmp6_fu_491_p2;
  wire [10:0]tmp6_reg_710;
  wire \tmp6_reg_710[10]_i_3_n_5 ;
  wire \tmp6_reg_710[10]_i_4_n_5 ;
  wire \tmp6_reg_710[10]_i_5_n_5 ;
  wire \tmp6_reg_710[10]_i_6_n_5 ;
  wire \tmp6_reg_710[1]_i_2_n_5 ;
  wire \tmp6_reg_710[1]_i_3_n_5 ;
  wire \tmp6_reg_710[1]_i_4_n_5 ;
  wire \tmp6_reg_710[1]_i_5_n_5 ;
  wire \tmp6_reg_710[1]_i_6_n_5 ;
  wire \tmp6_reg_710[1]_i_7_n_5 ;
  wire \tmp6_reg_710[5]_i_2_n_5 ;
  wire \tmp6_reg_710[5]_i_3_n_5 ;
  wire \tmp6_reg_710[5]_i_4_n_5 ;
  wire \tmp6_reg_710[5]_i_5_n_5 ;
  wire \tmp6_reg_710[5]_i_6_n_5 ;
  wire \tmp6_reg_710[5]_i_7_n_5 ;
  wire \tmp6_reg_710[5]_i_8_n_5 ;
  wire \tmp6_reg_710[9]_i_10_n_5 ;
  wire \tmp6_reg_710[9]_i_11_n_5 ;
  wire \tmp6_reg_710[9]_i_12_n_5 ;
  wire \tmp6_reg_710[9]_i_13_n_5 ;
  wire \tmp6_reg_710[9]_i_14_n_5 ;
  wire \tmp6_reg_710[9]_i_15_n_5 ;
  wire \tmp6_reg_710[9]_i_16_n_5 ;
  wire \tmp6_reg_710[9]_i_17_n_5 ;
  wire \tmp6_reg_710[9]_i_18_n_5 ;
  wire \tmp6_reg_710[9]_i_19_n_5 ;
  wire \tmp6_reg_710[9]_i_23_n_5 ;
  wire \tmp6_reg_710[9]_i_24_n_5 ;
  wire \tmp6_reg_710[9]_i_25_n_5 ;
  wire \tmp6_reg_710[9]_i_26_n_5 ;
  wire \tmp6_reg_710[9]_i_27_n_5 ;
  wire \tmp6_reg_710[9]_i_2_n_5 ;
  wire \tmp6_reg_710[9]_i_3_n_5 ;
  wire \tmp6_reg_710[9]_i_4_n_5 ;
  wire \tmp6_reg_710[9]_i_5_n_5 ;
  wire \tmp6_reg_710[9]_i_6_n_5 ;
  wire \tmp6_reg_710[9]_i_7_n_5 ;
  wire \tmp6_reg_710[9]_i_8_n_5 ;
  wire \tmp6_reg_710[9]_i_9_n_5 ;
  wire \tmp6_reg_710_reg[1]_i_1_n_10 ;
  wire \tmp6_reg_710_reg[1]_i_1_n_5 ;
  wire \tmp6_reg_710_reg[1]_i_1_n_6 ;
  wire \tmp6_reg_710_reg[1]_i_1_n_7 ;
  wire \tmp6_reg_710_reg[1]_i_1_n_8 ;
  wire \tmp6_reg_710_reg[1]_i_1_n_9 ;
  wire \tmp6_reg_710_reg[5]_i_1_n_5 ;
  wire \tmp6_reg_710_reg[5]_i_1_n_6 ;
  wire \tmp6_reg_710_reg[5]_i_1_n_7 ;
  wire \tmp6_reg_710_reg[5]_i_1_n_8 ;
  wire \tmp6_reg_710_reg[9]_i_1_n_5 ;
  wire \tmp6_reg_710_reg[9]_i_1_n_6 ;
  wire \tmp6_reg_710_reg[9]_i_1_n_7 ;
  wire \tmp6_reg_710_reg[9]_i_1_n_8 ;
  wire \tmp6_reg_710_reg[9]_i_21_n_10 ;
  wire \tmp6_reg_710_reg[9]_i_21_n_11 ;
  wire \tmp6_reg_710_reg[9]_i_21_n_12 ;
  wire \tmp6_reg_710_reg[9]_i_21_n_5 ;
  wire \tmp6_reg_710_reg[9]_i_21_n_7 ;
  wire \tmp6_reg_710_reg[9]_i_21_n_8 ;
  wire [10:0]tmp8_fu_413_p2;
  wire [10:0]tmp8_reg_679;
  wire \tmp8_reg_679[10]_i_2_n_5 ;
  wire \tmp8_reg_679[10]_i_4_n_5 ;
  wire \tmp8_reg_679[10]_i_5_n_5 ;
  wire \tmp8_reg_679[10]_i_6_n_5 ;
  wire \tmp8_reg_679[1]_i_2_n_5 ;
  wire \tmp8_reg_679[1]_i_3_n_5 ;
  wire \tmp8_reg_679[1]_i_4_n_5 ;
  wire \tmp8_reg_679[1]_i_5_n_5 ;
  wire \tmp8_reg_679[1]_i_6_n_5 ;
  wire \tmp8_reg_679[1]_i_7_n_5 ;
  wire \tmp8_reg_679[1]_i_8_n_5 ;
  wire \tmp8_reg_679[1]_i_9_n_5 ;
  wire \tmp8_reg_679[5]_i_10_n_5 ;
  wire \tmp8_reg_679[5]_i_11_n_5 ;
  wire \tmp8_reg_679[5]_i_12_n_5 ;
  wire \tmp8_reg_679[5]_i_13_n_5 ;
  wire \tmp8_reg_679[5]_i_14_n_5 ;
  wire \tmp8_reg_679[5]_i_15_n_5 ;
  wire \tmp8_reg_679[5]_i_2_n_5 ;
  wire \tmp8_reg_679[5]_i_4_n_5 ;
  wire \tmp8_reg_679[5]_i_5_n_5 ;
  wire \tmp8_reg_679[5]_i_6_n_5 ;
  wire \tmp8_reg_679[5]_i_7_n_5 ;
  wire \tmp8_reg_679[5]_i_8_n_5 ;
  wire \tmp8_reg_679[5]_i_9_n_5 ;
  wire \tmp8_reg_679[9]_i_10_n_5 ;
  wire \tmp8_reg_679[9]_i_11_n_5 ;
  wire \tmp8_reg_679[9]_i_12_n_5 ;
  wire \tmp8_reg_679[9]_i_13_n_5 ;
  wire \tmp8_reg_679[9]_i_2_n_5 ;
  wire \tmp8_reg_679[9]_i_3_n_5 ;
  wire \tmp8_reg_679[9]_i_4_n_5 ;
  wire \tmp8_reg_679[9]_i_5_n_5 ;
  wire \tmp8_reg_679[9]_i_6_n_5 ;
  wire \tmp8_reg_679[9]_i_7_n_5 ;
  wire \tmp8_reg_679[9]_i_8_n_5 ;
  wire \tmp8_reg_679[9]_i_9_n_5 ;
  wire \tmp8_reg_679_reg[10]_i_3_n_12 ;
  wire \tmp8_reg_679_reg[10]_i_3_n_7 ;
  wire \tmp8_reg_679_reg[1]_i_1_n_10 ;
  wire \tmp8_reg_679_reg[1]_i_1_n_5 ;
  wire \tmp8_reg_679_reg[1]_i_1_n_6 ;
  wire \tmp8_reg_679_reg[1]_i_1_n_7 ;
  wire \tmp8_reg_679_reg[1]_i_1_n_8 ;
  wire \tmp8_reg_679_reg[1]_i_1_n_9 ;
  wire \tmp8_reg_679_reg[5]_i_1_n_5 ;
  wire \tmp8_reg_679_reg[5]_i_1_n_6 ;
  wire \tmp8_reg_679_reg[5]_i_1_n_7 ;
  wire \tmp8_reg_679_reg[5]_i_1_n_8 ;
  wire \tmp8_reg_679_reg[5]_i_3_n_10 ;
  wire \tmp8_reg_679_reg[5]_i_3_n_11 ;
  wire \tmp8_reg_679_reg[5]_i_3_n_12 ;
  wire \tmp8_reg_679_reg[5]_i_3_n_5 ;
  wire \tmp8_reg_679_reg[5]_i_3_n_6 ;
  wire \tmp8_reg_679_reg[5]_i_3_n_7 ;
  wire \tmp8_reg_679_reg[5]_i_3_n_8 ;
  wire \tmp8_reg_679_reg[5]_i_3_n_9 ;
  wire \tmp8_reg_679_reg[9]_i_1_n_5 ;
  wire \tmp8_reg_679_reg[9]_i_1_n_6 ;
  wire \tmp8_reg_679_reg[9]_i_1_n_7 ;
  wire \tmp8_reg_679_reg[9]_i_1_n_8 ;
  wire [5:3]zext_ln26_4_reg_643;
  wire \zext_ln26_4_reg_643[3]_i_1_n_5 ;
  wire \zext_ln26_4_reg_643[4]_i_1_n_5 ;
  wire \zext_ln26_4_reg_643[5]_i_1_n_5 ;
  wire [3:0]zext_ln35_reg_692_reg;
  wire [3:2]zext_ln37_17_fu_461_p1;
  wire \zext_ln37_6_cast_reg_600[0]_i_1_n_5 ;
  wire \zext_ln37_6_cast_reg_600[4]_i_1_n_5 ;
  wire \zext_ln37_6_cast_reg_600_reg_n_5_[0] ;
  wire \zext_ln37_6_cast_reg_600_reg_n_5_[4] ;
  wire [3:2]\NLW_add_ln22_3_reg_630_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln22_3_reg_630_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_add_ln22_reg_625_reg[6]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln22_reg_625_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_ram_reg_0_i_126_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_126_O_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_132_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_132_O_UNCONNECTED;
  wire [3:0]\NLW_tmp6_reg_710_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp6_reg_710_reg[10]_i_2_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp6_reg_710_reg[9]_i_21_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp6_reg_710_reg[9]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp8_reg_679_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp8_reg_679_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp8_reg_679_reg[10]_i_3_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp8_reg_679_reg[10]_i_3_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_3_reg_630[3]_i_2 
       (.I0(phi_mul_reg_176[3]),
        .I1(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .O(\add_ln22_3_reg_630[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_3_reg_630[3]_i_3 
       (.I0(phi_mul_reg_176[0]),
        .I1(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .O(\add_ln22_3_reg_630[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_3_reg_630[6]_i_2 
       (.I0(phi_mul_reg_176[4]),
        .I1(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .O(\add_ln22_3_reg_630[6]_i_2_n_5 ));
  FDRE \add_ln22_3_reg_630_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_3_fu_309_p2[0]),
        .Q(add_ln22_3_reg_630[0]),
        .R(1'b0));
  FDRE \add_ln22_3_reg_630_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_3_fu_309_p2[1]),
        .Q(add_ln22_3_reg_630[1]),
        .R(1'b0));
  FDRE \add_ln22_3_reg_630_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_3_fu_309_p2[2]),
        .Q(add_ln22_3_reg_630[2]),
        .R(1'b0));
  FDRE \add_ln22_3_reg_630_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_3_fu_309_p2[3]),
        .Q(add_ln22_3_reg_630[3]),
        .R(1'b0));
  CARRY4 \add_ln22_3_reg_630_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln22_3_reg_630_reg[3]_i_1_n_5 ,\add_ln22_3_reg_630_reg[3]_i_1_n_6 ,\add_ln22_3_reg_630_reg[3]_i_1_n_7 ,\add_ln22_3_reg_630_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_176[3:0]),
        .O(add_ln22_3_fu_309_p2[3:0]),
        .S({\add_ln22_3_reg_630[3]_i_2_n_5 ,phi_mul_reg_176[2:1],\add_ln22_3_reg_630[3]_i_3_n_5 }));
  FDRE \add_ln22_3_reg_630_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_3_fu_309_p2[4]),
        .Q(add_ln22_3_reg_630[4]),
        .R(1'b0));
  FDRE \add_ln22_3_reg_630_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_3_fu_309_p2[5]),
        .Q(add_ln22_3_reg_630[5]),
        .R(1'b0));
  FDRE \add_ln22_3_reg_630_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_3_fu_309_p2[6]),
        .Q(add_ln22_3_reg_630[6]),
        .R(1'b0));
  CARRY4 \add_ln22_3_reg_630_reg[6]_i_1 
       (.CI(\add_ln22_3_reg_630_reg[3]_i_1_n_5 ),
        .CO({\NLW_add_ln22_3_reg_630_reg[6]_i_1_CO_UNCONNECTED [3:2],\add_ln22_3_reg_630_reg[6]_i_1_n_7 ,\add_ln22_3_reg_630_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_176[5:4]}),
        .O({\NLW_add_ln22_3_reg_630_reg[6]_i_1_O_UNCONNECTED [3],add_ln22_3_fu_309_p2[6:4]}),
        .S({1'b0,phi_mul_reg_176[6:5],\add_ln22_3_reg_630[6]_i_2_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_reg_625[3]_i_2 
       (.I0(phi_mul2_reg_188[3]),
        .I1(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .O(\add_ln22_reg_625[3]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln22_reg_625[3]_i_3 
       (.I0(phi_mul2_reg_188[2]),
        .O(\add_ln22_reg_625[3]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln22_reg_625[3]_i_4 
       (.I0(phi_mul2_reg_188[1]),
        .O(\add_ln22_reg_625[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_reg_625[3]_i_5 
       (.I0(phi_mul2_reg_188[0]),
        .I1(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .O(\add_ln22_reg_625[3]_i_5_n_5 ));
  FDRE \add_ln22_reg_625_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_fu_304_p2[0]),
        .Q(add_ln22_reg_625[0]),
        .R(1'b0));
  FDRE \add_ln22_reg_625_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_fu_304_p2[1]),
        .Q(add_ln22_reg_625[1]),
        .R(1'b0));
  FDRE \add_ln22_reg_625_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_fu_304_p2[2]),
        .Q(add_ln22_reg_625[2]),
        .R(1'b0));
  FDRE \add_ln22_reg_625_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_fu_304_p2[3]),
        .Q(add_ln22_reg_625[3]),
        .R(1'b0));
  CARRY4 \add_ln22_reg_625_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln22_reg_625_reg[3]_i_1_n_5 ,\add_ln22_reg_625_reg[3]_i_1_n_6 ,\add_ln22_reg_625_reg[3]_i_1_n_7 ,\add_ln22_reg_625_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_188[3:0]),
        .O(add_ln22_fu_304_p2[3:0]),
        .S({\add_ln22_reg_625[3]_i_2_n_5 ,\add_ln22_reg_625[3]_i_3_n_5 ,\add_ln22_reg_625[3]_i_4_n_5 ,\add_ln22_reg_625[3]_i_5_n_5 }));
  FDRE \add_ln22_reg_625_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_fu_304_p2[4]),
        .Q(add_ln22_reg_625[4]),
        .R(1'b0));
  FDRE \add_ln22_reg_625_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_fu_304_p2[5]),
        .Q(add_ln22_reg_625[5]),
        .R(1'b0));
  FDRE \add_ln22_reg_625_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_fu_304_p2[6]),
        .Q(add_ln22_reg_625[6]),
        .R(1'b0));
  CARRY4 \add_ln22_reg_625_reg[6]_i_1 
       (.CI(\add_ln22_reg_625_reg[3]_i_1_n_5 ),
        .CO({\NLW_add_ln22_reg_625_reg[6]_i_1_CO_UNCONNECTED [3:2],\add_ln22_reg_625_reg[6]_i_1_n_7 ,\add_ln22_reg_625_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul2_reg_188[5:4]}),
        .O({\NLW_add_ln22_reg_625_reg[6]_i_1_O_UNCONNECTED [3],add_ln22_fu_304_p2[6:4]}),
        .S({1'b0,phi_mul2_reg_188[6:4]}));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_5_reg_728[0]_i_1 
       (.I0(sub_ln37_reg_705[0]),
        .I1(k_w_0_reg_269[0]),
        .O(add_ln37_5_fu_550_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \add_ln37_5_reg_728[1]_i_1 
       (.I0(k_w_0_reg_269[1]),
        .I1(sub_ln37_reg_705[1]),
        .I2(k_w_0_reg_269[0]),
        .I3(sub_ln37_reg_705[0]),
        .O(add_ln37_5_fu_550_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h1777E888)) 
    \add_ln37_5_reg_728[2]_i_1 
       (.I0(sub_ln37_reg_705[1]),
        .I1(k_w_0_reg_269[1]),
        .I2(k_w_0_reg_269[0]),
        .I3(sub_ln37_reg_705[0]),
        .I4(sub_ln37_reg_705[2]),
        .O(add_ln37_5_fu_550_p2[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \add_ln37_5_reg_728[3]_i_1 
       (.I0(k_w_0_reg_269[1]),
        .I1(k_w_0_reg_269[0]),
        .I2(input_r_ce0),
        .O(add_ln37_5_reg_7280));
  LUT6 #(
    .INIT(64'h077FFFFFF8800000)) 
    \add_ln37_5_reg_728[3]_i_2 
       (.I0(sub_ln37_reg_705[0]),
        .I1(k_w_0_reg_269[0]),
        .I2(k_w_0_reg_269[1]),
        .I3(sub_ln37_reg_705[1]),
        .I4(sub_ln37_reg_705[2]),
        .I5(sub_ln37_reg_705[3]),
        .O(add_ln37_5_fu_550_p2[3]));
  FDRE \add_ln37_5_reg_728_reg[0] 
       (.C(ap_clk),
        .CE(add_ln37_5_reg_7280),
        .D(add_ln37_5_fu_550_p2[0]),
        .Q(add_ln37_5_reg_728[0]),
        .R(1'b0));
  FDRE \add_ln37_5_reg_728_reg[1] 
       (.C(ap_clk),
        .CE(add_ln37_5_reg_7280),
        .D(add_ln37_5_fu_550_p2[1]),
        .Q(add_ln37_5_reg_728[1]),
        .R(1'b0));
  FDRE \add_ln37_5_reg_728_reg[2] 
       (.C(ap_clk),
        .CE(add_ln37_5_reg_7280),
        .D(add_ln37_5_fu_550_p2[2]),
        .Q(add_ln37_5_reg_728[2]),
        .R(1'b0));
  FDRE \add_ln37_5_reg_728_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_5_reg_7280),
        .D(add_ln37_5_fu_550_p2[3]),
        .Q(add_ln37_5_reg_728[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_473_ap_ready),
        .I1(grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_depthwise_conv2d_fix_1_fu_473_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_164_reg_n_5_[2] ),
        .I2(\out_d_0_reg_164_reg_n_5_[3] ),
        .I3(\out_d_0_reg_164_reg_n_5_[0] ),
        .I4(\out_d_0_reg_164_reg_n_5_[1] ),
        .O(grp_depthwise_conv2d_fix_1_fu_473_ap_ready));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state6),
        .I3(icmp_ln31_fu_388_p2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[21]_i_1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_473_ap_ready),
        .I1(grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_473_ap_ready),
        .I1(grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_473_ap_ready),
        .I1(grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAA8AA)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_164_reg_n_5_[1] ),
        .I2(\out_d_0_reg_164_reg_n_5_[0] ),
        .I3(\out_d_0_reg_164_reg_n_5_[3] ),
        .I4(\out_d_0_reg_164_reg_n_5_[2] ),
        .I5(ap_CS_fsm_state4),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_473_ap_ready),
        .I1(grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFBFF0000)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(i_0_reg_200[2]),
        .I1(i_0_reg_200[3]),
        .I2(i_0_reg_200[1]),
        .I3(i_0_reg_200[0]),
        .I4(grp_depthwise_conv2d_fix_1_fu_473_bias_ce0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(grp_depthwise_conv2d_fix_1_fu_473_bias_ce0),
        .I1(i_0_reg_200[2]),
        .I2(i_0_reg_200[3]),
        .I3(i_0_reg_200[1]),
        .I4(i_0_reg_200[0]),
        .O(ap_NS_fsm[4]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state7),
        .I2(icmp_ln32_fu_418_p2),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(out_w_0_reg_224[3]),
        .I1(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I2(out_w_0_reg_224[0]),
        .I3(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .I4(out_w_0_reg_224[2]),
        .I5(out_w_0_reg_224[1]),
        .O(icmp_ln32_fu_418_p2));
  LUT5 #(
    .INIT(32'hF2222222)) 
    \ap_CS_fsm[6]_i_1__7 
       (.I0(ap_CS_fsm_state6),
        .I1(icmp_ln31_fu_388_p2),
        .I2(zext_ln37_17_fu_461_p1[2]),
        .I3(zext_ln37_17_fu_461_p1[3]),
        .I4(output_r_ce0),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'h9009000000000000)) 
    \ap_CS_fsm[6]_i_2__0 
       (.I0(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I1(\out_h_0_reg_212_reg_n_5_[3] ),
        .I2(\out_h_0_reg_212_reg_n_5_[0] ),
        .I3(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .I4(\out_h_0_reg_212_reg_n_5_[2] ),
        .I5(\out_h_0_reg_212_reg_n_5_[1] ),
        .O(icmp_ln31_fu_388_p2));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \ap_CS_fsm[7]_i_1__0 
       (.I0(input_r_ce0),
        .I1(k_w_0_reg_269[1]),
        .I2(k_w_0_reg_269[0]),
        .I3(buffer_0_reg_2360),
        .O(ap_NS_fsm[7]));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \ap_CS_fsm[8]_i_1__1 
       (.I0(output_r_ce0),
        .I1(zext_ln37_17_fu_461_p1[2]),
        .I2(zext_ln37_17_fu_461_p1[3]),
        .I3(ap_CS_fsm_state12),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(k_w_0_reg_269[0]),
        .I1(k_w_0_reg_269[1]),
        .I2(input_r_ce0),
        .O(ap_NS_fsm[9]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_1_fu_473_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_depthwise_conv2d_fix_1_fu_473_bias_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(output_r_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(input_r_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \buffer_0_reg_236[15]_i_1 
       (.I0(buffer_0_reg_2360),
        .I1(k_w_0_reg_269[0]),
        .I2(k_w_0_reg_269[1]),
        .I3(input_r_ce0),
        .O(\buffer_0_reg_236[15]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \buffer_0_reg_236[15]_i_2 
       (.I0(buffer_0_reg_2360),
        .I1(k_w_0_reg_269[0]),
        .I2(k_w_0_reg_269[1]),
        .I3(input_r_ce0),
        .O(\buffer_0_reg_236[15]_i_2_n_5 ));
  FDRE \buffer_0_reg_236_reg[0] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_236[15]_i_2_n_5 ),
        .D(buffer_1_reg_257_reg[0]),
        .Q(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[0]),
        .R(\buffer_0_reg_236[15]_i_1_n_5 ));
  FDRE \buffer_0_reg_236_reg[10] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_236[15]_i_2_n_5 ),
        .D(buffer_1_reg_257_reg[10]),
        .Q(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[10]),
        .R(\buffer_0_reg_236[15]_i_1_n_5 ));
  FDRE \buffer_0_reg_236_reg[11] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_236[15]_i_2_n_5 ),
        .D(buffer_1_reg_257_reg[11]),
        .Q(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[11]),
        .R(\buffer_0_reg_236[15]_i_1_n_5 ));
  FDRE \buffer_0_reg_236_reg[12] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_236[15]_i_2_n_5 ),
        .D(buffer_1_reg_257_reg[12]),
        .Q(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[12]),
        .R(\buffer_0_reg_236[15]_i_1_n_5 ));
  FDRE \buffer_0_reg_236_reg[13] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_236[15]_i_2_n_5 ),
        .D(buffer_1_reg_257_reg[13]),
        .Q(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[13]),
        .R(\buffer_0_reg_236[15]_i_1_n_5 ));
  FDRE \buffer_0_reg_236_reg[14] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_236[15]_i_2_n_5 ),
        .D(buffer_1_reg_257_reg[14]),
        .Q(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[14]),
        .R(\buffer_0_reg_236[15]_i_1_n_5 ));
  FDRE \buffer_0_reg_236_reg[15] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_236[15]_i_2_n_5 ),
        .D(buffer_1_reg_257_reg[15]),
        .Q(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[15]),
        .R(\buffer_0_reg_236[15]_i_1_n_5 ));
  FDRE \buffer_0_reg_236_reg[1] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_236[15]_i_2_n_5 ),
        .D(buffer_1_reg_257_reg[1]),
        .Q(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[1]),
        .R(\buffer_0_reg_236[15]_i_1_n_5 ));
  FDRE \buffer_0_reg_236_reg[2] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_236[15]_i_2_n_5 ),
        .D(buffer_1_reg_257_reg[2]),
        .Q(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[2]),
        .R(\buffer_0_reg_236[15]_i_1_n_5 ));
  FDRE \buffer_0_reg_236_reg[3] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_236[15]_i_2_n_5 ),
        .D(buffer_1_reg_257_reg[3]),
        .Q(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[3]),
        .R(\buffer_0_reg_236[15]_i_1_n_5 ));
  FDRE \buffer_0_reg_236_reg[4] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_236[15]_i_2_n_5 ),
        .D(buffer_1_reg_257_reg[4]),
        .Q(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[4]),
        .R(\buffer_0_reg_236[15]_i_1_n_5 ));
  FDRE \buffer_0_reg_236_reg[5] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_236[15]_i_2_n_5 ),
        .D(buffer_1_reg_257_reg[5]),
        .Q(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[5]),
        .R(\buffer_0_reg_236[15]_i_1_n_5 ));
  FDRE \buffer_0_reg_236_reg[6] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_236[15]_i_2_n_5 ),
        .D(buffer_1_reg_257_reg[6]),
        .Q(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[6]),
        .R(\buffer_0_reg_236[15]_i_1_n_5 ));
  FDRE \buffer_0_reg_236_reg[7] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_236[15]_i_2_n_5 ),
        .D(buffer_1_reg_257_reg[7]),
        .Q(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[7]),
        .R(\buffer_0_reg_236[15]_i_1_n_5 ));
  FDRE \buffer_0_reg_236_reg[8] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_236[15]_i_2_n_5 ),
        .D(buffer_1_reg_257_reg[8]),
        .Q(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[8]),
        .R(\buffer_0_reg_236[15]_i_1_n_5 ));
  FDRE \buffer_0_reg_236_reg[9] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_236[15]_i_2_n_5 ),
        .D(buffer_1_reg_257_reg[9]),
        .Q(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[9]),
        .R(\buffer_0_reg_236[15]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hAEEE)) 
    \buffer_1_reg_257[0]_i_1 
       (.I0(ap_CS_fsm_state12),
        .I1(output_r_ce0),
        .I2(zext_ln37_17_fu_461_p1[2]),
        .I3(zext_ln37_17_fu_461_p1[3]),
        .O(sel));
  FDRE \buffer_1_reg_257_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U42_n_8),
        .Q(buffer_1_reg_257_reg[0]),
        .R(1'b0));
  FDRE \buffer_1_reg_257_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U42_n_14),
        .Q(buffer_1_reg_257_reg[10]),
        .R(1'b0));
  FDRE \buffer_1_reg_257_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U42_n_13),
        .Q(buffer_1_reg_257_reg[11]),
        .R(1'b0));
  FDRE \buffer_1_reg_257_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U42_n_20),
        .Q(buffer_1_reg_257_reg[12]),
        .R(1'b0));
  FDRE \buffer_1_reg_257_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U42_n_19),
        .Q(buffer_1_reg_257_reg[13]),
        .R(1'b0));
  FDRE \buffer_1_reg_257_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U42_n_18),
        .Q(buffer_1_reg_257_reg[14]),
        .R(1'b0));
  FDRE \buffer_1_reg_257_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U42_n_17),
        .Q(buffer_1_reg_257_reg[15]),
        .R(1'b0));
  FDRE \buffer_1_reg_257_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U42_n_7),
        .Q(buffer_1_reg_257_reg[1]),
        .R(1'b0));
  FDRE \buffer_1_reg_257_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U42_n_6),
        .Q(buffer_1_reg_257_reg[2]),
        .R(1'b0));
  FDRE \buffer_1_reg_257_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U42_n_5),
        .Q(buffer_1_reg_257_reg[3]),
        .R(1'b0));
  FDRE \buffer_1_reg_257_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U42_n_12),
        .Q(buffer_1_reg_257_reg[4]),
        .R(1'b0));
  FDRE \buffer_1_reg_257_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U42_n_11),
        .Q(buffer_1_reg_257_reg[5]),
        .R(1'b0));
  FDRE \buffer_1_reg_257_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U42_n_10),
        .Q(buffer_1_reg_257_reg[6]),
        .R(1'b0));
  FDRE \buffer_1_reg_257_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U42_n_9),
        .Q(buffer_1_reg_257_reg[7]),
        .R(1'b0));
  FDRE \buffer_1_reg_257_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U42_n_16),
        .Q(buffer_1_reg_257_reg[8]),
        .R(1'b0));
  FDRE \buffer_1_reg_257_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U42_n_15),
        .Q(buffer_1_reg_257_reg[9]),
        .R(1'b0));
  design_1_network_0_0_depthwise_conv2d_fix_2_empty_17 empty_U
       (.Q(add_ln37_5_reg_728),
        .ap_clk(ap_clk),
        .kernel_0_q0(kernel_0_q0),
        .p({ap_CS_fsm_state10,ap_CS_fsm_state4}),
        .p_0(i_0_reg_200),
        .q00({q00[15],q00[13:0]}));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_ap_ready),
        .I3(grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg),
        .O(\ap_CS_fsm_reg[28] ));
  LUT5 #(
    .INIT(32'hFFFB0000)) 
    \i_0_reg_200[3]_i_1 
       (.I0(\out_d_0_reg_164_reg_n_5_[2] ),
        .I1(\out_d_0_reg_164_reg_n_5_[3] ),
        .I2(\out_d_0_reg_164_reg_n_5_[0] ),
        .I3(\out_d_0_reg_164_reg_n_5_[1] ),
        .I4(ap_CS_fsm_state2),
        .O(i_0_reg_2000));
  FDRE \i_0_reg_200_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_reg_651[0]),
        .Q(i_0_reg_200[0]),
        .R(i_0_reg_2000));
  FDRE \i_0_reg_200_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_reg_651[1]),
        .Q(i_0_reg_200[1]),
        .R(i_0_reg_2000));
  FDRE \i_0_reg_200_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_reg_651[2]),
        .Q(i_0_reg_200[2]),
        .R(i_0_reg_2000));
  FDRE \i_0_reg_200_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_reg_651[3]),
        .Q(i_0_reg_200[3]),
        .R(i_0_reg_2000));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_651[0]_i_1 
       (.I0(i_0_reg_200[0]),
        .O(i_fu_348_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_651[1]_i_1 
       (.I0(i_0_reg_200[0]),
        .I1(i_0_reg_200[1]),
        .O(i_fu_348_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_651[2]_i_1 
       (.I0(i_0_reg_200[1]),
        .I1(i_0_reg_200[0]),
        .I2(i_0_reg_200[2]),
        .O(i_fu_348_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \i_reg_651[3]_i_1 
       (.I0(i_0_reg_200[2]),
        .I1(i_0_reg_200[3]),
        .I2(i_0_reg_200[0]),
        .I3(i_0_reg_200[1]),
        .O(i_fu_348_p2[3]));
  FDRE \i_reg_651_reg[0] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_1_fu_473_bias_ce0),
        .D(i_fu_348_p2[0]),
        .Q(i_reg_651[0]),
        .R(1'b0));
  FDRE \i_reg_651_reg[1] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_1_fu_473_bias_ce0),
        .D(i_fu_348_p2[1]),
        .Q(i_reg_651[1]),
        .R(1'b0));
  FDRE \i_reg_651_reg[2] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_1_fu_473_bias_ce0),
        .D(i_fu_348_p2[2]),
        .Q(i_reg_651[2]),
        .R(1'b0));
  FDRE \i_reg_651_reg[3] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_1_fu_473_bias_ce0),
        .D(i_fu_348_p2[3]),
        .Q(i_reg_651[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \k_h_0_reg_246[0]_i_1 
       (.I0(zext_ln37_17_fu_461_p1[2]),
        .I1(k_h_reg_700[0]),
        .I2(input_r_ce0),
        .I3(k_w_0_reg_269[1]),
        .I4(k_w_0_reg_269[0]),
        .I5(buffer_0_reg_2360),
        .O(\k_h_0_reg_246[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \k_h_0_reg_246[1]_i_1 
       (.I0(zext_ln37_17_fu_461_p1[3]),
        .I1(k_h_reg_700[1]),
        .I2(input_r_ce0),
        .I3(k_w_0_reg_269[1]),
        .I4(k_w_0_reg_269[0]),
        .I5(buffer_0_reg_2360),
        .O(\k_h_0_reg_246[1]_i_1_n_5 ));
  FDRE \k_h_0_reg_246_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_0_reg_246[0]_i_1_n_5 ),
        .Q(zext_ln37_17_fu_461_p1[2]),
        .R(1'b0));
  FDRE \k_h_0_reg_246_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_0_reg_246[1]_i_1_n_5 ),
        .Q(zext_ln37_17_fu_461_p1[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_h_reg_700[0]_i_1 
       (.I0(zext_ln37_17_fu_461_p1[2]),
        .I1(output_r_ce0),
        .I2(k_h_reg_700[0]),
        .O(\k_h_reg_700[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_h_reg_700[1]_i_1 
       (.I0(zext_ln37_17_fu_461_p1[2]),
        .I1(zext_ln37_17_fu_461_p1[3]),
        .I2(output_r_ce0),
        .I3(k_h_reg_700[1]),
        .O(\k_h_reg_700[1]_i_1_n_5 ));
  FDRE \k_h_reg_700_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_700[0]_i_1_n_5 ),
        .Q(k_h_reg_700[0]),
        .R(1'b0));
  FDRE \k_h_reg_700_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_700[1]_i_1_n_5 ),
        .Q(k_h_reg_700[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE2E200E200E200E2)) 
    \k_w_0_reg_269[0]_i_1 
       (.I0(k_w_0_reg_269[0]),
        .I1(ap_CS_fsm_state12),
        .I2(k_w_reg_718[0]),
        .I3(output_r_ce0),
        .I4(zext_ln37_17_fu_461_p1[2]),
        .I5(zext_ln37_17_fu_461_p1[3]),
        .O(\k_w_0_reg_269[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE2E200E200E200E2)) 
    \k_w_0_reg_269[1]_i_1 
       (.I0(k_w_0_reg_269[1]),
        .I1(ap_CS_fsm_state12),
        .I2(k_w_reg_718[1]),
        .I3(output_r_ce0),
        .I4(zext_ln37_17_fu_461_p1[2]),
        .I5(zext_ln37_17_fu_461_p1[3]),
        .O(\k_w_0_reg_269[1]_i_1_n_5 ));
  FDRE \k_w_0_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_0_reg_269[0]_i_1_n_5 ),
        .Q(k_w_0_reg_269[0]),
        .R(1'b0));
  FDRE \k_w_0_reg_269_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_0_reg_269[1]_i_1_n_5 ),
        .Q(k_w_0_reg_269[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_w_reg_718[0]_i_1 
       (.I0(k_w_0_reg_269[0]),
        .I1(input_r_ce0),
        .I2(k_w_reg_718[0]),
        .O(\k_w_reg_718[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_w_reg_718[1]_i_1 
       (.I0(k_w_0_reg_269[0]),
        .I1(k_w_0_reg_269[1]),
        .I2(input_r_ce0),
        .I3(k_w_reg_718[1]),
        .O(\k_w_reg_718[1]_i_1_n_5 ));
  FDRE \k_w_reg_718_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_718[0]_i_1_n_5 ),
        .Q(k_w_reg_718[0]),
        .R(1'b0));
  FDRE \k_w_reg_718_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_718[1]_i_1_n_5 ),
        .Q(k_w_reg_718[1]),
        .R(1'b0));
  design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_18 network_mul_mul_16s_16s_32_1_1_U42
       (.O({network_mul_mul_16s_16s_32_1_1_U42_n_5,network_mul_mul_16s_16s_32_1_1_U42_n_6,network_mul_mul_16s_16s_32_1_1_U42_n_7,network_mul_mul_16s_16s_32_1_1_U42_n_8}),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state10,output_r_ce0,ap_CS_fsm_state4}),
        .ap_clk(ap_clk),
        .buffer_1_reg_257_reg(buffer_1_reg_257_reg),
        .grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0),
        .p({network_mul_mul_16s_16s_32_1_1_U42_n_9,network_mul_mul_16s_16s_32_1_1_U42_n_10,network_mul_mul_16s_16s_32_1_1_U42_n_11,network_mul_mul_16s_16s_32_1_1_U42_n_12}),
        .p_0({network_mul_mul_16s_16s_32_1_1_U42_n_13,network_mul_mul_16s_16s_32_1_1_U42_n_14,network_mul_mul_16s_16s_32_1_1_U42_n_15,network_mul_mul_16s_16s_32_1_1_U42_n_16}),
        .p_1({network_mul_mul_16s_16s_32_1_1_U42_n_17,network_mul_mul_16s_16s_32_1_1_U42_n_18,network_mul_mul_16s_16s_32_1_1_U42_n_19,network_mul_mul_16s_16s_32_1_1_U42_n_20}),
        .q0(q0),
        .q00({q00[15],q00[13:0]}),
        .zext_ln37_17_fu_461_p1(zext_ln37_17_fu_461_p1));
  LUT4 #(
    .INIT(16'h0888)) 
    \out_d_0_reg_164[3]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg),
        .I2(ap_CS_fsm_state6),
        .I3(icmp_ln31_fu_388_p2),
        .O(out_d_0_reg_164));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_0_reg_164[3]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(icmp_ln31_fu_388_p2),
        .O(ap_NS_fsm11_out));
  FDRE \out_d_0_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_reg_638[0]),
        .Q(\out_d_0_reg_164_reg_n_5_[0] ),
        .R(out_d_0_reg_164));
  FDRE \out_d_0_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_reg_638[1]),
        .Q(\out_d_0_reg_164_reg_n_5_[1] ),
        .R(out_d_0_reg_164));
  FDRE \out_d_0_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_reg_638[2]),
        .Q(\out_d_0_reg_164_reg_n_5_[2] ),
        .R(out_d_0_reg_164));
  FDRE \out_d_0_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_reg_638[3]),
        .Q(\out_d_0_reg_164_reg_n_5_[3] ),
        .R(out_d_0_reg_164));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_638[0]_i_1 
       (.I0(\out_d_0_reg_164_reg_n_5_[0] ),
        .O(out_d_fu_320_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_638[1]_i_1 
       (.I0(\out_d_0_reg_164_reg_n_5_[0] ),
        .I1(\out_d_0_reg_164_reg_n_5_[1] ),
        .O(out_d_fu_320_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_reg_638[2]_i_1 
       (.I0(\out_d_0_reg_164_reg_n_5_[1] ),
        .I1(\out_d_0_reg_164_reg_n_5_[0] ),
        .I2(\out_d_0_reg_164_reg_n_5_[2] ),
        .O(out_d_fu_320_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \out_d_reg_638[3]_i_1 
       (.I0(\out_d_0_reg_164_reg_n_5_[2] ),
        .I1(\out_d_0_reg_164_reg_n_5_[3] ),
        .I2(\out_d_0_reg_164_reg_n_5_[0] ),
        .I3(\out_d_0_reg_164_reg_n_5_[1] ),
        .O(out_d_fu_320_p2[3]));
  FDRE \out_d_reg_638_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_320_p2[0]),
        .Q(out_d_reg_638[0]),
        .R(1'b0));
  FDRE \out_d_reg_638_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_320_p2[1]),
        .Q(out_d_reg_638[1]),
        .R(1'b0));
  FDRE \out_d_reg_638_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_320_p2[2]),
        .Q(out_d_reg_638[2]),
        .R(1'b0));
  FDRE \out_d_reg_638_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_320_p2[3]),
        .Q(out_d_reg_638[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h70)) 
    \out_h_0_reg_212[3]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(icmp_ln32_fu_418_p2),
        .I2(ap_CS_fsm_state5),
        .O(out_h_0_reg_212));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_0_reg_212[3]_i_2 
       (.I0(ap_CS_fsm_state7),
        .I1(icmp_ln32_fu_418_p2),
        .O(ap_NS_fsm10_out));
  FDRE \out_h_0_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_reg_674[0]),
        .Q(\out_h_0_reg_212_reg_n_5_[0] ),
        .R(out_h_0_reg_212));
  FDRE \out_h_0_reg_212_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_reg_674[1]),
        .Q(\out_h_0_reg_212_reg_n_5_[1] ),
        .R(out_h_0_reg_212));
  FDRE \out_h_0_reg_212_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_reg_674[2]),
        .Q(\out_h_0_reg_212_reg_n_5_[2] ),
        .R(out_h_0_reg_212));
  FDRE \out_h_0_reg_212_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_reg_674[3]),
        .Q(\out_h_0_reg_212_reg_n_5_[3] ),
        .R(out_h_0_reg_212));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_674[0]_i_1 
       (.I0(\out_h_0_reg_212_reg_n_5_[0] ),
        .O(out_h_fu_393_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_reg_674[1]_i_1 
       (.I0(\out_h_0_reg_212_reg_n_5_[0] ),
        .I1(\out_h_0_reg_212_reg_n_5_[1] ),
        .O(out_h_fu_393_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_reg_674[2]_i_1 
       (.I0(\out_h_0_reg_212_reg_n_5_[0] ),
        .I1(\out_h_0_reg_212_reg_n_5_[1] ),
        .I2(\out_h_0_reg_212_reg_n_5_[2] ),
        .O(out_h_fu_393_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_reg_674[3]_i_1 
       (.I0(\out_h_0_reg_212_reg_n_5_[2] ),
        .I1(\out_h_0_reg_212_reg_n_5_[1] ),
        .I2(\out_h_0_reg_212_reg_n_5_[0] ),
        .I3(\out_h_0_reg_212_reg_n_5_[3] ),
        .O(out_h_fu_393_p2[3]));
  FDRE \out_h_reg_674_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_h_fu_393_p2[0]),
        .Q(out_h_reg_674[0]),
        .R(1'b0));
  FDRE \out_h_reg_674_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_h_fu_393_p2[1]),
        .Q(out_h_reg_674[1]),
        .R(1'b0));
  FDRE \out_h_reg_674_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_h_fu_393_p2[2]),
        .Q(out_h_reg_674[2]),
        .R(1'b0));
  FDRE \out_h_reg_674_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_h_fu_393_p2[3]),
        .Q(out_h_reg_674[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_w_0_reg_224[3]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(icmp_ln31_fu_388_p2),
        .O(out_w_0_reg_2240));
  LUT3 #(
    .INIT(8'h80)) 
    \out_w_0_reg_224[3]_i_2 
       (.I0(output_r_ce0),
        .I1(zext_ln37_17_fu_461_p1[3]),
        .I2(zext_ln37_17_fu_461_p1[2]),
        .O(grp_depthwise_conv2d_fix_1_fu_473_output_r_we0));
  FDRE \out_w_0_reg_224_reg[0] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_1_fu_473_output_r_we0),
        .D(out_w_reg_687[0]),
        .Q(out_w_0_reg_224[0]),
        .R(out_w_0_reg_2240));
  FDRE \out_w_0_reg_224_reg[1] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_1_fu_473_output_r_we0),
        .D(out_w_reg_687[1]),
        .Q(out_w_0_reg_224[1]),
        .R(out_w_0_reg_2240));
  FDRE \out_w_0_reg_224_reg[2] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_1_fu_473_output_r_we0),
        .D(out_w_reg_687[2]),
        .Q(out_w_0_reg_224[2]),
        .R(out_w_0_reg_2240));
  FDRE \out_w_0_reg_224_reg[3] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_1_fu_473_output_r_we0),
        .D(out_w_reg_687[3]),
        .Q(out_w_0_reg_224[3]),
        .R(out_w_0_reg_2240));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_687[0]_i_1 
       (.I0(out_w_0_reg_224[0]),
        .O(out_w_fu_423_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_687[1]_i_1 
       (.I0(out_w_0_reg_224[0]),
        .I1(out_w_0_reg_224[1]),
        .O(out_w_fu_423_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_687[2]_i_1 
       (.I0(out_w_0_reg_224[0]),
        .I1(out_w_0_reg_224[1]),
        .I2(out_w_0_reg_224[2]),
        .O(out_w_fu_423_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_687[3]_i_1 
       (.I0(out_w_0_reg_224[2]),
        .I1(out_w_0_reg_224[1]),
        .I2(out_w_0_reg_224[0]),
        .I3(out_w_0_reg_224[3]),
        .O(out_w_fu_423_p2[3]));
  FDRE \out_w_reg_687_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(out_w_fu_423_p2[0]),
        .Q(out_w_reg_687[0]),
        .R(1'b0));
  FDRE \out_w_reg_687_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(out_w_fu_423_p2[1]),
        .Q(out_w_reg_687[1]),
        .R(1'b0));
  FDRE \out_w_reg_687_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(out_w_fu_423_p2[2]),
        .Q(out_w_reg_687[2]),
        .R(1'b0));
  FDRE \out_w_reg_687_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(out_w_fu_423_p2[3]),
        .Q(out_w_reg_687[3]),
        .R(1'b0));
  FDRE \phi_mul2_reg_188_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_reg_625[0]),
        .Q(phi_mul2_reg_188[0]),
        .R(out_d_0_reg_164));
  FDRE \phi_mul2_reg_188_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_reg_625[1]),
        .Q(phi_mul2_reg_188[1]),
        .R(out_d_0_reg_164));
  FDRE \phi_mul2_reg_188_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_reg_625[2]),
        .Q(phi_mul2_reg_188[2]),
        .R(out_d_0_reg_164));
  FDRE \phi_mul2_reg_188_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_reg_625[3]),
        .Q(phi_mul2_reg_188[3]),
        .R(out_d_0_reg_164));
  FDRE \phi_mul2_reg_188_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_reg_625[4]),
        .Q(phi_mul2_reg_188[4]),
        .R(out_d_0_reg_164));
  FDRE \phi_mul2_reg_188_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_reg_625[5]),
        .Q(phi_mul2_reg_188[5]),
        .R(out_d_0_reg_164));
  FDRE \phi_mul2_reg_188_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_reg_625[6]),
        .Q(phi_mul2_reg_188[6]),
        .R(out_d_0_reg_164));
  FDRE \phi_mul_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_3_reg_630[0]),
        .Q(phi_mul_reg_176[0]),
        .R(out_d_0_reg_164));
  FDRE \phi_mul_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_3_reg_630[1]),
        .Q(phi_mul_reg_176[1]),
        .R(out_d_0_reg_164));
  FDRE \phi_mul_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_3_reg_630[2]),
        .Q(phi_mul_reg_176[2]),
        .R(out_d_0_reg_164));
  FDRE \phi_mul_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_3_reg_630[3]),
        .Q(phi_mul_reg_176[3]),
        .R(out_d_0_reg_164));
  FDRE \phi_mul_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_3_reg_630[4]),
        .Q(phi_mul_reg_176[4]),
        .R(out_d_0_reg_164));
  FDRE \phi_mul_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_3_reg_630[5]),
        .Q(phi_mul_reg_176[5]),
        .R(out_d_0_reg_164));
  FDRE \phi_mul_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_3_reg_630[6]),
        .Q(phi_mul_reg_176[6]),
        .R(out_d_0_reg_164));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hF880)) 
    q0_reg_i_10__0
       (.I0(i_0_reg_200[0]),
        .I1(\out_d_0_reg_164_reg_n_5_[0] ),
        .I2(\out_d_0_reg_164_reg_n_5_[1] ),
        .I3(i_0_reg_200[1]),
        .O(q0_reg_i_10__0_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_1__3
       (.I0(grp_depthwise_conv2d_fix_1_fu_473_bias_ce0),
        .I1(Q[1]),
        .O(SeparableConv2D_2_w_1_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_1__4
       (.I0(grp_depthwise_conv2d_fix_1_fu_473_bias_ce0),
        .I1(Q[3]),
        .O(SeparableConv2D_3_w_1_ce0));
  LUT6 #(
    .INIT(64'h8000008000808000)) 
    q0_reg_i_2__0
       (.I0(zext_ln26_4_reg_643[5]),
        .I1(zext_ln26_4_reg_643[4]),
        .I2(zext_ln26_4_reg_643[3]),
        .I3(q0_reg_i_9__0_n_5),
        .I4(i_0_reg_200[3]),
        .I5(\out_d_0_reg_164_reg_n_5_[3] ),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'h7FF7F77F80080880)) 
    q0_reg_i_3__0
       (.I0(zext_ln26_4_reg_643[4]),
        .I1(zext_ln26_4_reg_643[3]),
        .I2(q0_reg_i_9__0_n_5),
        .I3(i_0_reg_200[3]),
        .I4(\out_d_0_reg_164_reg_n_5_[3] ),
        .I5(zext_ln26_4_reg_643[5]),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'h69FF9600)) 
    q0_reg_i_4__0
       (.I0(\out_d_0_reg_164_reg_n_5_[3] ),
        .I1(i_0_reg_200[3]),
        .I2(q0_reg_i_9__0_n_5),
        .I3(zext_ln26_4_reg_643[3]),
        .I4(zext_ln26_4_reg_643[4]),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    q0_reg_i_5__0
       (.I0(q0_reg_i_10__0_n_5),
        .I1(i_0_reg_200[2]),
        .I2(\out_d_0_reg_164_reg_n_5_[2] ),
        .I3(i_0_reg_200[3]),
        .I4(\out_d_0_reg_164_reg_n_5_[3] ),
        .I5(zext_ln26_4_reg_643[3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    q0_reg_i_6__0
       (.I0(i_0_reg_200[1]),
        .I1(\out_d_0_reg_164_reg_n_5_[1] ),
        .I2(\out_d_0_reg_164_reg_n_5_[0] ),
        .I3(i_0_reg_200[0]),
        .I4(\out_d_0_reg_164_reg_n_5_[2] ),
        .I5(i_0_reg_200[2]),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'h9666)) 
    q0_reg_i_7__0
       (.I0(\out_d_0_reg_164_reg_n_5_[1] ),
        .I1(i_0_reg_200[1]),
        .I2(\out_d_0_reg_164_reg_n_5_[0] ),
        .I3(i_0_reg_200[0]),
        .O(ADDRARDADDR[1]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_8__0
       (.I0(\out_d_0_reg_164_reg_n_5_[0] ),
        .I1(i_0_reg_200[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hFFFFF880F8800000)) 
    q0_reg_i_9__0
       (.I0(i_0_reg_200[0]),
        .I1(\out_d_0_reg_164_reg_n_5_[0] ),
        .I2(\out_d_0_reg_164_reg_n_5_[1] ),
        .I3(i_0_reg_200[1]),
        .I4(i_0_reg_200[2]),
        .I5(\out_d_0_reg_164_reg_n_5_[2] ),
        .O(q0_reg_i_9__0_n_5));
  CARRY4 ram_reg_0_i_107
       (.CI(1'b0),
        .CO({ram_reg_0_i_107_n_5,ram_reg_0_i_107_n_6,ram_reg_0_i_107_n_7,ram_reg_0_i_107_n_8}),
        .CYINIT(1'b0),
        .DI(tmp6_reg_710[3:0]),
        .O({input_r_address0[2:0],grp_depthwise_conv2d_fix_1_fu_473_input_r_address0}),
        .S({ram_reg_0_i_165_n_5,ram_reg_0_i_166_n_5,ram_reg_0_i_167_n_5,ram_reg_0_i_168_n_5}));
  CARRY4 ram_reg_0_i_126
       (.CI(ram_reg_0_i_129_n_5),
        .CO({NLW_ram_reg_0_i_126_CO_UNCONNECTED[3:2],ram_reg_0_i_126_n_7,ram_reg_0_i_126_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp8_reg_679[9:8]}),
        .O({NLW_ram_reg_0_i_126_O_UNCONNECTED[3],grp_depthwise_conv2d_fix_1_fu_473_output_r_address0,output_r_address0[9:8]}),
        .S({1'b0,tmp8_reg_679[10:8]}));
  CARRY4 ram_reg_0_i_129
       (.CI(ram_reg_0_i_136_n_5),
        .CO({ram_reg_0_i_129_n_5,ram_reg_0_i_129_n_6,ram_reg_0_i_129_n_7,ram_reg_0_i_129_n_8}),
        .CYINIT(1'b0),
        .DI(tmp8_reg_679[7:4]),
        .O(output_r_address0[7:4]),
        .S(tmp8_reg_679[7:4]));
  CARRY4 ram_reg_0_i_132
       (.CI(ram_reg_0_i_140_n_5),
        .CO({NLW_ram_reg_0_i_132_CO_UNCONNECTED[3:2],ram_reg_0_i_132_n_7,ram_reg_0_i_132_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_132_O_UNCONNECTED[3],input_r_address0[9:7]}),
        .S({1'b0,tmp6_reg_710[10:8]}));
  CARRY4 ram_reg_0_i_136
       (.CI(1'b0),
        .CO({ram_reg_0_i_136_n_5,ram_reg_0_i_136_n_6,ram_reg_0_i_136_n_7,ram_reg_0_i_136_n_8}),
        .CYINIT(1'b0),
        .DI(tmp8_reg_679[3:0]),
        .O(output_r_address0[3:0]),
        .S({ram_reg_0_i_179_n_5,ram_reg_0_i_180_n_5,ram_reg_0_i_181_n_5,ram_reg_0_i_182_n_5}));
  CARRY4 ram_reg_0_i_140
       (.CI(ram_reg_0_i_107_n_5),
        .CO({ram_reg_0_i_140_n_5,ram_reg_0_i_140_n_6,ram_reg_0_i_140_n_7,ram_reg_0_i_140_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(input_r_address0[6:3]),
        .S(tmp6_reg_710[7:4]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_165
       (.I0(C),
        .I1(tmp6_reg_710[3]),
        .O(ram_reg_0_i_165_n_5));
  LUT6 #(
    .INIT(64'hA999955556666AAA)) 
    ram_reg_0_i_166
       (.I0(out_w_0_reg_224[2]),
        .I1(k_w_0_reg_269[1]),
        .I2(k_w_0_reg_269[0]),
        .I3(out_w_0_reg_224[0]),
        .I4(out_w_0_reg_224[1]),
        .I5(tmp6_reg_710[2]),
        .O(ram_reg_0_i_166_n_5));
  LUT5 #(
    .INIT(32'h69999666)) 
    ram_reg_0_i_167
       (.I0(k_w_0_reg_269[1]),
        .I1(out_w_0_reg_224[1]),
        .I2(out_w_0_reg_224[0]),
        .I3(k_w_0_reg_269[0]),
        .I4(tmp6_reg_710[1]),
        .O(ram_reg_0_i_167_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    ram_reg_0_i_168
       (.I0(out_w_0_reg_224[0]),
        .I1(k_w_0_reg_269[0]),
        .I2(tmp6_reg_710[0]),
        .O(ram_reg_0_i_168_n_5));
  MUXF7 ram_reg_0_i_16__0
       (.I0(ram_reg_0_i_55__0_n_5),
        .I1(ram_reg_0_3),
        .O(d0[1]),
        .S(ram_reg_0_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_179
       (.I0(tmp8_reg_679[3]),
        .I1(zext_ln35_reg_692_reg[3]),
        .O(ram_reg_0_i_179_n_5));
  MUXF7 ram_reg_0_i_17__0
       (.I0(ram_reg_0_i_57__0_n_5),
        .I1(ram_reg_0_2),
        .O(d0[0]),
        .S(ram_reg_0_1));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_180
       (.I0(tmp8_reg_679[2]),
        .I1(zext_ln35_reg_692_reg[2]),
        .O(ram_reg_0_i_180_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_181
       (.I0(tmp8_reg_679[1]),
        .I1(zext_ln35_reg_692_reg[1]),
        .O(ram_reg_0_i_181_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_182
       (.I0(tmp8_reg_679[0]),
        .I1(zext_ln35_reg_692_reg[0]),
        .O(ram_reg_0_i_182_n_5));
  LUT6 #(
    .INIT(64'h377F7F7FC8808080)) 
    ram_reg_0_i_219
       (.I0(k_w_0_reg_269[1]),
        .I1(out_w_0_reg_224[2]),
        .I2(out_w_0_reg_224[1]),
        .I3(out_w_0_reg_224[0]),
        .I4(k_w_0_reg_269[0]),
        .I5(out_w_0_reg_224[3]),
        .O(C));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    ram_reg_0_i_52
       (.I0(ram_reg_0),
        .I1(MemBank_B_address010_out),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_input_r_address0),
        .I3(grp_padding2d_fix16_fu_431_output_r_address0),
        .I4(ram_reg_0_0),
        .I5(MemBank_B_address01),
        .O(add_ln37_4_fu_544_p2));
  LUT6 #(
    .INIT(64'hFFFF0000F1E0F1E0)) 
    ram_reg_0_i_55__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[1]),
        .I3(ram_reg_7_1[1]),
        .I4(ram_reg_7_2[1]),
        .I5(MemBank_B_address011_out),
        .O(ram_reg_0_i_55__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000F1E0F1E0)) 
    ram_reg_0_i_57__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[0]),
        .I3(ram_reg_7_1[0]),
        .I4(ram_reg_7_2[0]),
        .I5(MemBank_B_address011_out),
        .O(ram_reg_0_i_57__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFF8880000F888)) 
    ram_reg_0_i_59__0
       (.I0(MemBank_B_address010_out),
        .I1(grp_depthwise_conv2d_fix_1_fu_473_output_r_we0),
        .I2(E),
        .I3(ram_reg_2),
        .I4(MemBank_B_address011_out),
        .I5(ram_reg_2_0),
        .O(\ap_CS_fsm_reg[21] ));
  LUT6 #(
    .INIT(64'h08082A2A082A082A)) 
    ram_reg_0_i_74
       (.I0(ram_reg_0),
        .I1(MemBank_B_address010_out),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_output_r_address0),
        .I3(ram_reg_0_i_32__0),
        .I4(ram_reg_0_i_32__0_0),
        .I5(MemBank_B_address01),
        .O(\i_count_2_reg_289_reg[10] ));
  MUXF7 ram_reg_1_i_1__0
       (.I0(ram_reg_1_i_3__0_n_5),
        .I1(ram_reg_1_0),
        .O(d0[3]),
        .S(ram_reg_0_1));
  MUXF7 ram_reg_1_i_2__0
       (.I0(ram_reg_1_i_5__0_n_5),
        .I1(ram_reg_1),
        .O(d0[2]),
        .S(ram_reg_0_1));
  LUT6 #(
    .INIT(64'hFFFF0000F1E0F1E0)) 
    ram_reg_1_i_3__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[3]),
        .I3(ram_reg_7_1[3]),
        .I4(ram_reg_7_2[3]),
        .I5(MemBank_B_address011_out),
        .O(ram_reg_1_i_3__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000F1E0F1E0)) 
    ram_reg_1_i_5__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[2]),
        .I3(ram_reg_7_1[2]),
        .I4(ram_reg_7_2[2]),
        .I5(MemBank_B_address011_out),
        .O(ram_reg_1_i_5__0_n_5));
  MUXF7 ram_reg_2_i_1__0
       (.I0(ram_reg_2_i_4__0_n_5),
        .I1(ram_reg_2_2),
        .O(d0[5]),
        .S(ram_reg_0_1));
  MUXF7 ram_reg_2_i_2__0
       (.I0(ram_reg_2_i_6__0_n_5),
        .I1(ram_reg_2_1),
        .O(d0[4]),
        .S(ram_reg_0_1));
  LUT6 #(
    .INIT(64'hFFFF0000F1E0F1E0)) 
    ram_reg_2_i_4__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[5]),
        .I3(ram_reg_7_1[5]),
        .I4(ram_reg_7_2[5]),
        .I5(MemBank_B_address011_out),
        .O(ram_reg_2_i_4__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000F1E0F1E0)) 
    ram_reg_2_i_6__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[4]),
        .I3(ram_reg_7_1[4]),
        .I4(ram_reg_7_2[4]),
        .I5(MemBank_B_address011_out),
        .O(ram_reg_2_i_6__0_n_5));
  MUXF7 ram_reg_3_i_1__0
       (.I0(ram_reg_3_i_3__0_n_5),
        .I1(ram_reg_3_0),
        .O(d0[7]),
        .S(ram_reg_0_1));
  MUXF7 ram_reg_3_i_2__0
       (.I0(ram_reg_3_i_5__0_n_5),
        .I1(ram_reg_3),
        .O(d0[6]),
        .S(ram_reg_0_1));
  LUT6 #(
    .INIT(64'hFFFF0000F1E0F1E0)) 
    ram_reg_3_i_3__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[7]),
        .I3(ram_reg_7_1[7]),
        .I4(ram_reg_7_2[7]),
        .I5(MemBank_B_address011_out),
        .O(ram_reg_3_i_3__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000F1E0F1E0)) 
    ram_reg_3_i_5__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[6]),
        .I3(ram_reg_7_1[6]),
        .I4(ram_reg_7_2[6]),
        .I5(MemBank_B_address011_out),
        .O(ram_reg_3_i_5__0_n_5));
  MUXF7 ram_reg_4_i_1__0
       (.I0(ram_reg_4_i_3__0_n_5),
        .I1(ram_reg_4_0),
        .O(d0[9]),
        .S(ram_reg_0_1));
  MUXF7 ram_reg_4_i_2__0
       (.I0(ram_reg_4_i_5__0_n_5),
        .I1(ram_reg_4),
        .O(d0[8]),
        .S(ram_reg_0_1));
  LUT6 #(
    .INIT(64'hFFFF0000F1E0F1E0)) 
    ram_reg_4_i_3__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[9]),
        .I3(ram_reg_7_1[9]),
        .I4(ram_reg_7_2[9]),
        .I5(MemBank_B_address011_out),
        .O(ram_reg_4_i_3__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000F1E0F1E0)) 
    ram_reg_4_i_5__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[8]),
        .I3(ram_reg_7_1[8]),
        .I4(ram_reg_7_2[8]),
        .I5(MemBank_B_address011_out),
        .O(ram_reg_4_i_5__0_n_5));
  MUXF7 ram_reg_5_i_1__0
       (.I0(ram_reg_5_i_4__0_n_5),
        .I1(ram_reg_5_0),
        .O(d0[11]),
        .S(ram_reg_0_1));
  MUXF7 ram_reg_5_i_2__0
       (.I0(ram_reg_5_i_6__0_n_5),
        .I1(ram_reg_5),
        .O(d0[10]),
        .S(ram_reg_0_1));
  LUT6 #(
    .INIT(64'hFFFF0000F1E0F1E0)) 
    ram_reg_5_i_4__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[11]),
        .I3(ram_reg_7_1[11]),
        .I4(ram_reg_7_2[11]),
        .I5(MemBank_B_address011_out),
        .O(ram_reg_5_i_4__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000F1E0F1E0)) 
    ram_reg_5_i_6__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[10]),
        .I3(ram_reg_7_1[10]),
        .I4(ram_reg_7_2[10]),
        .I5(MemBank_B_address011_out),
        .O(ram_reg_5_i_6__0_n_5));
  MUXF7 ram_reg_6_i_1__0
       (.I0(ram_reg_6_i_3__0_n_5),
        .I1(ram_reg_6_0),
        .O(d0[13]),
        .S(ram_reg_0_1));
  MUXF7 ram_reg_6_i_2__0
       (.I0(ram_reg_6_i_5__0_n_5),
        .I1(ram_reg_6),
        .O(d0[12]),
        .S(ram_reg_0_1));
  LUT6 #(
    .INIT(64'hFFFF0000F1E0F1E0)) 
    ram_reg_6_i_3__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[13]),
        .I3(ram_reg_7_1[13]),
        .I4(ram_reg_7_2[13]),
        .I5(MemBank_B_address011_out),
        .O(ram_reg_6_i_3__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000F1E0F1E0)) 
    ram_reg_6_i_5__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[12]),
        .I3(ram_reg_7_1[12]),
        .I4(ram_reg_7_2[12]),
        .I5(MemBank_B_address011_out),
        .O(ram_reg_6_i_5__0_n_5));
  MUXF7 ram_reg_7_i_1__0
       (.I0(ram_reg_7_i_4__0_n_5),
        .I1(ram_reg_7_0),
        .O(d0[15]),
        .S(ram_reg_0_1));
  MUXF7 ram_reg_7_i_2__0
       (.I0(ram_reg_7_i_6__0_n_5),
        .I1(ram_reg_7),
        .O(d0[14]),
        .S(ram_reg_0_1));
  LUT6 #(
    .INIT(64'hFFFF0000F1E0F1E0)) 
    ram_reg_7_i_4__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[15]),
        .I3(ram_reg_7_1[15]),
        .I4(ram_reg_7_2[15]),
        .I5(MemBank_B_address011_out),
        .O(ram_reg_7_i_4__0_n_5));
  LUT6 #(
    .INIT(64'hFFFF0000F1E0F1E0)) 
    ram_reg_7_i_6__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[14]),
        .I3(ram_reg_7_1[14]),
        .I4(ram_reg_7_2[14]),
        .I5(MemBank_B_address011_out),
        .O(ram_reg_7_i_6__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln37_reg_705[1]_i_1 
       (.I0(zext_ln37_17_fu_461_p1[2]),
        .I1(zext_ln37_17_fu_461_p1[3]),
        .O(k_h_fu_439_p2));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln37_reg_705[2]_i_1 
       (.I0(zext_ln37_17_fu_461_p1[3]),
        .I1(zext_ln37_17_fu_461_p1[2]),
        .O(sub_ln37_fu_465_p20_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln37_reg_705[3]_i_1 
       (.I0(zext_ln37_17_fu_461_p1[3]),
        .I1(zext_ln37_17_fu_461_p1[2]),
        .O(sub_ln37_fu_465_p20_out[3]));
  FDRE \sub_ln37_reg_705_reg[0] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2571),
        .D(zext_ln37_17_fu_461_p1[2]),
        .Q(sub_ln37_reg_705[0]),
        .R(1'b0));
  FDRE \sub_ln37_reg_705_reg[1] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2571),
        .D(k_h_fu_439_p2),
        .Q(sub_ln37_reg_705[1]),
        .R(1'b0));
  FDRE \sub_ln37_reg_705_reg[2] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2571),
        .D(sub_ln37_fu_465_p20_out[2]),
        .Q(sub_ln37_reg_705[2]),
        .R(1'b0));
  FDRE \sub_ln37_reg_705_reg[3] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2571),
        .D(sub_ln37_fu_465_p20_out[3]),
        .Q(sub_ln37_reg_705[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h70)) 
    \tmp6_reg_710[10]_i_1 
       (.I0(zext_ln37_17_fu_461_p1[3]),
        .I1(zext_ln37_17_fu_461_p1[2]),
        .I2(output_r_ce0),
        .O(buffer_1_reg_2571));
  LUT6 #(
    .INIT(64'h0A20202020A0A0A0)) 
    \tmp6_reg_710[10]_i_3 
       (.I0(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I1(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .I2(phi_mul_reg_176[6]),
        .I3(phi_mul_reg_176[4]),
        .I4(\tmp6_reg_710[10]_i_4_n_5 ),
        .I5(phi_mul_reg_176[5]),
        .O(\tmp6_reg_710[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8FFFFEE80EE88000)) 
    \tmp6_reg_710[10]_i_4 
       (.I0(phi_mul_reg_176[2]),
        .I1(\tmp6_reg_710[10]_i_5_n_5 ),
        .I2(\out_h_0_reg_212_reg_n_5_[2] ),
        .I3(\tmp6_reg_710[10]_i_6_n_5 ),
        .I4(\out_h_0_reg_212_reg_n_5_[3] ),
        .I5(phi_mul_reg_176[3]),
        .O(\tmp6_reg_710[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hC3BEBE3C00282800)) 
    \tmp6_reg_710[10]_i_5 
       (.I0(phi_mul_reg_176[0]),
        .I1(zext_ln37_17_fu_461_p1[3]),
        .I2(\out_h_0_reg_212_reg_n_5_[1] ),
        .I3(\out_h_0_reg_212_reg_n_5_[0] ),
        .I4(zext_ln37_17_fu_461_p1[2]),
        .I5(phi_mul_reg_176[1]),
        .O(\tmp6_reg_710[10]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hE8A0)) 
    \tmp6_reg_710[10]_i_6 
       (.I0(\out_h_0_reg_212_reg_n_5_[1] ),
        .I1(zext_ln37_17_fu_461_p1[2]),
        .I2(zext_ln37_17_fu_461_p1[3]),
        .I3(\out_h_0_reg_212_reg_n_5_[0] ),
        .O(\tmp6_reg_710[10]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_710[1]_i_2 
       (.I0(\tmp6_reg_710[9]_i_15_n_5 ),
        .O(\tmp6_reg_710[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h609F9F6000000000)) 
    \tmp6_reg_710[1]_i_3 
       (.I0(\out_h_0_reg_212_reg_n_5_[0] ),
        .I1(zext_ln37_17_fu_461_p1[2]),
        .I2(phi_mul_reg_176[0]),
        .I3(phi_mul_reg_176[1]),
        .I4(tmp2_cast_fu_477_p1[1]),
        .I5(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .O(\tmp6_reg_710[1]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_710[1]_i_4 
       (.I0(\tmp6_reg_710[9]_i_15_n_5 ),
        .O(\tmp6_reg_710[1]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_710[1]_i_5 
       (.I0(\tmp6_reg_710[5]_i_7_n_5 ),
        .O(\tmp6_reg_710[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h609F9F6000000000)) 
    \tmp6_reg_710[1]_i_6 
       (.I0(\out_h_0_reg_212_reg_n_5_[0] ),
        .I1(zext_ln37_17_fu_461_p1[2]),
        .I2(phi_mul_reg_176[0]),
        .I3(phi_mul_reg_176[1]),
        .I4(tmp2_cast_fu_477_p1[1]),
        .I5(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .O(\tmp6_reg_710[1]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h9600)) 
    \tmp6_reg_710[1]_i_7 
       (.I0(phi_mul_reg_176[0]),
        .I1(zext_ln37_17_fu_461_p1[2]),
        .I2(\out_h_0_reg_212_reg_n_5_[0] ),
        .I3(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .O(\tmp6_reg_710[1]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp6_reg_710[1]_i_8 
       (.I0(zext_ln37_17_fu_461_p1[3]),
        .I1(\out_h_0_reg_212_reg_n_5_[1] ),
        .I2(\out_h_0_reg_212_reg_n_5_[0] ),
        .I3(zext_ln37_17_fu_461_p1[2]),
        .O(tmp2_cast_fu_477_p1[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp6_reg_710[5]_i_2 
       (.I0(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I1(A),
        .I2(\tmp6_reg_710_reg[9]_i_21_n_11 ),
        .O(\tmp6_reg_710[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h6AA6A66A)) 
    \tmp6_reg_710[5]_i_3 
       (.I0(\tmp6_reg_710_reg[9]_i_21_n_12 ),
        .I1(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I2(phi_mul_reg_176[0]),
        .I3(zext_ln37_17_fu_461_p1[2]),
        .I4(\out_h_0_reg_212_reg_n_5_[0] ),
        .O(\tmp6_reg_710[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h96A569A569A569A5)) 
    \tmp6_reg_710[5]_i_4 
       (.I0(\tmp6_reg_710_reg[9]_i_21_n_11 ),
        .I1(A),
        .I2(\tmp6_reg_710[5]_i_7_n_5 ),
        .I3(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I4(\tmp6_reg_710_reg[9]_i_21_n_12 ),
        .I5(\tmp6_reg_710[5]_i_8_n_5 ),
        .O(\tmp6_reg_710[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h960069FF69FF9600)) 
    \tmp6_reg_710[5]_i_5 
       (.I0(\out_h_0_reg_212_reg_n_5_[0] ),
        .I1(zext_ln37_17_fu_461_p1[2]),
        .I2(phi_mul_reg_176[0]),
        .I3(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I4(\tmp6_reg_710_reg[9]_i_21_n_12 ),
        .I5(\tmp6_reg_710[1]_i_3_n_5 ),
        .O(\tmp6_reg_710[5]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h6AA6A66A)) 
    \tmp6_reg_710[5]_i_6 
       (.I0(\tmp6_reg_710_reg[1]_i_1_n_9 ),
        .I1(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .I2(\out_h_0_reg_212_reg_n_5_[0] ),
        .I3(zext_ln37_17_fu_461_p1[2]),
        .I4(phi_mul_reg_176[0]),
        .O(\tmp6_reg_710[5]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h9669FFFF)) 
    \tmp6_reg_710[5]_i_7 
       (.I0(\tmp6_reg_710[10]_i_5_n_5 ),
        .I1(\tmp6_reg_710[10]_i_6_n_5 ),
        .I2(\out_h_0_reg_212_reg_n_5_[2] ),
        .I3(phi_mul_reg_176[2]),
        .I4(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .O(\tmp6_reg_710[5]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp6_reg_710[5]_i_8 
       (.I0(\out_h_0_reg_212_reg_n_5_[0] ),
        .I1(zext_ln37_17_fu_461_p1[2]),
        .I2(phi_mul_reg_176[0]),
        .O(\tmp6_reg_710[5]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h69FFFFFF)) 
    \tmp6_reg_710[9]_i_10 
       (.I0(tmp2_cast_fu_477_p1[3]),
        .I1(phi_mul_reg_176[3]),
        .I2(\tmp6_reg_710[9]_i_23_n_5 ),
        .I3(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I4(\tmp6_reg_710_reg[9]_i_21_n_5 ),
        .O(\tmp6_reg_710[9]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hD77D7DD7FFFFFFFF)) 
    \tmp6_reg_710[9]_i_11 
       (.I0(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I1(phi_mul_reg_176[2]),
        .I2(\out_h_0_reg_212_reg_n_5_[2] ),
        .I3(\tmp6_reg_710[10]_i_6_n_5 ),
        .I4(\tmp6_reg_710[10]_i_5_n_5 ),
        .I5(\tmp6_reg_710_reg[9]_i_21_n_10 ),
        .O(\tmp6_reg_710[9]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \tmp6_reg_710[9]_i_12 
       (.I0(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .I1(phi_mul_reg_176[4]),
        .I2(\tmp6_reg_710[10]_i_4_n_5 ),
        .O(\tmp6_reg_710[9]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h69FF9600)) 
    \tmp6_reg_710[9]_i_13 
       (.I0(tmp2_cast_fu_477_p1[3]),
        .I1(phi_mul_reg_176[3]),
        .I2(\tmp6_reg_710[9]_i_23_n_5 ),
        .I3(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I4(\tmp6_reg_710_reg[9]_i_21_n_5 ),
        .O(\tmp6_reg_710[9]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hBEEBFFFFFFFFFFFF)) 
    \tmp6_reg_710[9]_i_14 
       (.I0(\tmp6_reg_710[5]_i_7_n_5 ),
        .I1(\out_h_0_reg_212_reg_n_5_[0] ),
        .I2(zext_ln37_17_fu_461_p1[2]),
        .I3(phi_mul_reg_176[0]),
        .I4(\tmp6_reg_710_reg[9]_i_21_n_12 ),
        .I5(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .O(\tmp6_reg_710[9]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7DD7)) 
    \tmp6_reg_710[9]_i_15 
       (.I0(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .I1(\tmp6_reg_710[9]_i_23_n_5 ),
        .I2(phi_mul_reg_176[3]),
        .I3(tmp2_cast_fu_477_p1[3]),
        .O(\tmp6_reg_710[9]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hD77D7DD728828228)) 
    \tmp6_reg_710[9]_i_16 
       (.I0(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I1(phi_mul_reg_176[2]),
        .I2(\out_h_0_reg_212_reg_n_5_[2] ),
        .I3(\tmp6_reg_710[10]_i_6_n_5 ),
        .I4(\tmp6_reg_710[10]_i_5_n_5 ),
        .I5(\tmp6_reg_710_reg[9]_i_21_n_10 ),
        .O(\tmp6_reg_710[9]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp6_reg_710[9]_i_17 
       (.I0(\tmp6_reg_710[10]_i_4_n_5 ),
        .I1(phi_mul_reg_176[4]),
        .O(\tmp6_reg_710[9]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \tmp6_reg_710[9]_i_18 
       (.I0(\tmp6_reg_710[10]_i_4_n_5 ),
        .I1(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I2(phi_mul_reg_176[4]),
        .O(\tmp6_reg_710[9]_i_18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h95FF)) 
    \tmp6_reg_710[9]_i_19 
       (.I0(phi_mul_reg_176[5]),
        .I1(\tmp6_reg_710[10]_i_4_n_5 ),
        .I2(phi_mul_reg_176[4]),
        .I3(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .O(\tmp6_reg_710[9]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h1DD4055014440000)) 
    \tmp6_reg_710[9]_i_2 
       (.I0(\tmp6_reg_710[9]_i_10_n_5 ),
        .I1(phi_mul_reg_176[5]),
        .I2(\tmp6_reg_710[10]_i_4_n_5 ),
        .I3(phi_mul_reg_176[4]),
        .I4(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .I5(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .O(\tmp6_reg_710[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \tmp6_reg_710[9]_i_20 
       (.I0(zext_ln37_17_fu_461_p1[3]),
        .I1(\out_h_0_reg_212_reg_n_5_[1] ),
        .I2(phi_mul_reg_176[1]),
        .I3(phi_mul_reg_176[0]),
        .I4(zext_ln37_17_fu_461_p1[2]),
        .I5(\out_h_0_reg_212_reg_n_5_[0] ),
        .O(A));
  LUT6 #(
    .INIT(64'h577F77FFA8808800)) 
    \tmp6_reg_710[9]_i_22 
       (.I0(\out_h_0_reg_212_reg_n_5_[2] ),
        .I1(\out_h_0_reg_212_reg_n_5_[1] ),
        .I2(zext_ln37_17_fu_461_p1[2]),
        .I3(zext_ln37_17_fu_461_p1[3]),
        .I4(\out_h_0_reg_212_reg_n_5_[0] ),
        .I5(\out_h_0_reg_212_reg_n_5_[3] ),
        .O(tmp2_cast_fu_477_p1[3]));
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp6_reg_710[9]_i_23 
       (.I0(\tmp6_reg_710[9]_i_27_n_5 ),
        .I1(\tmp6_reg_710[10]_i_5_n_5 ),
        .I2(phi_mul_reg_176[2]),
        .O(\tmp6_reg_710[9]_i_23_n_5 ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \tmp6_reg_710[9]_i_24 
       (.I0(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .I1(phi_mul_reg_176[5]),
        .I2(\tmp6_reg_710[10]_i_4_n_5 ),
        .I3(phi_mul_reg_176[4]),
        .I4(phi_mul_reg_176[6]),
        .O(\tmp6_reg_710[9]_i_24_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_710[9]_i_25 
       (.I0(\tmp6_reg_710[9]_i_19_n_5 ),
        .O(\tmp6_reg_710[9]_i_25_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp6_reg_710[9]_i_26 
       (.I0(\tmp6_reg_710[9]_i_12_n_5 ),
        .O(\tmp6_reg_710[9]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h137FEC80)) 
    \tmp6_reg_710[9]_i_27 
       (.I0(\out_h_0_reg_212_reg_n_5_[0] ),
        .I1(zext_ln37_17_fu_461_p1[3]),
        .I2(zext_ln37_17_fu_461_p1[2]),
        .I3(\out_h_0_reg_212_reg_n_5_[1] ),
        .I4(\out_h_0_reg_212_reg_n_5_[2] ),
        .O(\tmp6_reg_710[9]_i_27_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \tmp6_reg_710[9]_i_3 
       (.I0(\tmp6_reg_710[9]_i_11_n_5 ),
        .I1(\tmp6_reg_710[9]_i_12_n_5 ),
        .I2(\tmp6_reg_710[9]_i_13_n_5 ),
        .O(\tmp6_reg_710[9]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \tmp6_reg_710[9]_i_4 
       (.I0(\tmp6_reg_710[9]_i_14_n_5 ),
        .I1(\tmp6_reg_710[9]_i_15_n_5 ),
        .I2(\tmp6_reg_710[9]_i_16_n_5 ),
        .O(\tmp6_reg_710[9]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp6_reg_710[9]_i_5 
       (.I0(\tmp6_reg_710[9]_i_16_n_5 ),
        .I1(\tmp6_reg_710[9]_i_14_n_5 ),
        .I2(\tmp6_reg_710[9]_i_15_n_5 ),
        .O(\tmp6_reg_710[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h99695AA56966AAAA)) 
    \tmp6_reg_710[9]_i_6 
       (.I0(\tmp6_reg_710[9]_i_2_n_5 ),
        .I1(phi_mul_reg_176[6]),
        .I2(\tmp6_reg_710[9]_i_17_n_5 ),
        .I3(phi_mul_reg_176[5]),
        .I4(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .I5(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .O(\tmp6_reg_710[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \tmp6_reg_710[9]_i_7 
       (.I0(\tmp6_reg_710[9]_i_13_n_5 ),
        .I1(\tmp6_reg_710[9]_i_12_n_5 ),
        .I2(\tmp6_reg_710[9]_i_11_n_5 ),
        .I3(\tmp6_reg_710[9]_i_10_n_5 ),
        .I4(\tmp6_reg_710[9]_i_18_n_5 ),
        .I5(\tmp6_reg_710[9]_i_19_n_5 ),
        .O(\tmp6_reg_710[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \tmp6_reg_710[9]_i_8 
       (.I0(\tmp6_reg_710[9]_i_16_n_5 ),
        .I1(\tmp6_reg_710[9]_i_15_n_5 ),
        .I2(\tmp6_reg_710[9]_i_14_n_5 ),
        .I3(\tmp6_reg_710[9]_i_12_n_5 ),
        .I4(\tmp6_reg_710[9]_i_11_n_5 ),
        .I5(\tmp6_reg_710[9]_i_13_n_5 ),
        .O(\tmp6_reg_710[9]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h6996969696969696)) 
    \tmp6_reg_710[9]_i_9 
       (.I0(\tmp6_reg_710[9]_i_15_n_5 ),
        .I1(\tmp6_reg_710[9]_i_14_n_5 ),
        .I2(\tmp6_reg_710[9]_i_16_n_5 ),
        .I3(A),
        .I4(\tmp6_reg_710_reg[9]_i_21_n_11 ),
        .I5(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .O(\tmp6_reg_710[9]_i_9_n_5 ));
  FDRE \tmp6_reg_710_reg[0] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2571),
        .D(tmp6_fu_491_p2[0]),
        .Q(tmp6_reg_710[0]),
        .R(1'b0));
  FDRE \tmp6_reg_710_reg[10] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2571),
        .D(tmp6_fu_491_p2[10]),
        .Q(tmp6_reg_710[10]),
        .R(1'b0));
  CARRY4 \tmp6_reg_710_reg[10]_i_2 
       (.CI(\tmp6_reg_710_reg[9]_i_1_n_5 ),
        .CO(\NLW_tmp6_reg_710_reg[10]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp6_reg_710_reg[10]_i_2_O_UNCONNECTED [3:1],tmp6_fu_491_p2[10]}),
        .S({1'b0,1'b0,1'b0,\tmp6_reg_710[10]_i_3_n_5 }));
  FDRE \tmp6_reg_710_reg[1] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2571),
        .D(tmp6_fu_491_p2[1]),
        .Q(tmp6_reg_710[1]),
        .R(1'b0));
  CARRY4 \tmp6_reg_710_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp6_reg_710_reg[1]_i_1_n_5 ,\tmp6_reg_710_reg[1]_i_1_n_6 ,\tmp6_reg_710_reg[1]_i_1_n_7 ,\tmp6_reg_710_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp6_reg_710[1]_i_2_n_5 ,1'b0,\tmp6_reg_710[1]_i_3_n_5 ,1'b0}),
        .O({\tmp6_reg_710_reg[1]_i_1_n_9 ,\tmp6_reg_710_reg[1]_i_1_n_10 ,tmp6_fu_491_p2[1:0]}),
        .S({\tmp6_reg_710[1]_i_4_n_5 ,\tmp6_reg_710[1]_i_5_n_5 ,\tmp6_reg_710[1]_i_6_n_5 ,\tmp6_reg_710[1]_i_7_n_5 }));
  FDRE \tmp6_reg_710_reg[2] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2571),
        .D(tmp6_fu_491_p2[2]),
        .Q(tmp6_reg_710[2]),
        .R(1'b0));
  FDRE \tmp6_reg_710_reg[3] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2571),
        .D(tmp6_fu_491_p2[3]),
        .Q(tmp6_reg_710[3]),
        .R(1'b0));
  FDRE \tmp6_reg_710_reg[4] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2571),
        .D(tmp6_fu_491_p2[4]),
        .Q(tmp6_reg_710[4]),
        .R(1'b0));
  FDRE \tmp6_reg_710_reg[5] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2571),
        .D(tmp6_fu_491_p2[5]),
        .Q(tmp6_reg_710[5]),
        .R(1'b0));
  CARRY4 \tmp6_reg_710_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp6_reg_710_reg[5]_i_1_n_5 ,\tmp6_reg_710_reg[5]_i_1_n_6 ,\tmp6_reg_710_reg[5]_i_1_n_7 ,\tmp6_reg_710_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp6_reg_710[5]_i_2_n_5 ,\tmp6_reg_710[5]_i_3_n_5 ,\tmp6_reg_710_reg[1]_i_1_n_9 ,1'b0}),
        .O(tmp6_fu_491_p2[5:2]),
        .S({\tmp6_reg_710[5]_i_4_n_5 ,\tmp6_reg_710[5]_i_5_n_5 ,\tmp6_reg_710[5]_i_6_n_5 ,\tmp6_reg_710_reg[1]_i_1_n_10 }));
  FDRE \tmp6_reg_710_reg[6] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2571),
        .D(tmp6_fu_491_p2[6]),
        .Q(tmp6_reg_710[6]),
        .R(1'b0));
  FDRE \tmp6_reg_710_reg[7] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2571),
        .D(tmp6_fu_491_p2[7]),
        .Q(tmp6_reg_710[7]),
        .R(1'b0));
  FDRE \tmp6_reg_710_reg[8] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2571),
        .D(tmp6_fu_491_p2[8]),
        .Q(tmp6_reg_710[8]),
        .R(1'b0));
  FDRE \tmp6_reg_710_reg[9] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2571),
        .D(tmp6_fu_491_p2[9]),
        .Q(tmp6_reg_710[9]),
        .R(1'b0));
  CARRY4 \tmp6_reg_710_reg[9]_i_1 
       (.CI(\tmp6_reg_710_reg[5]_i_1_n_5 ),
        .CO({\tmp6_reg_710_reg[9]_i_1_n_5 ,\tmp6_reg_710_reg[9]_i_1_n_6 ,\tmp6_reg_710_reg[9]_i_1_n_7 ,\tmp6_reg_710_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp6_reg_710[9]_i_2_n_5 ,\tmp6_reg_710[9]_i_3_n_5 ,\tmp6_reg_710[9]_i_4_n_5 ,\tmp6_reg_710[9]_i_5_n_5 }),
        .O(tmp6_fu_491_p2[9:6]),
        .S({\tmp6_reg_710[9]_i_6_n_5 ,\tmp6_reg_710[9]_i_7_n_5 ,\tmp6_reg_710[9]_i_8_n_5 ,\tmp6_reg_710[9]_i_9_n_5 }));
  CARRY4 \tmp6_reg_710_reg[9]_i_21 
       (.CI(\tmp6_reg_710_reg[1]_i_1_n_5 ),
        .CO({\tmp6_reg_710_reg[9]_i_21_n_5 ,\NLW_tmp6_reg_710_reg[9]_i_21_CO_UNCONNECTED [2],\tmp6_reg_710_reg[9]_i_21_n_7 ,\tmp6_reg_710_reg[9]_i_21_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp6_reg_710_reg[9]_i_21_O_UNCONNECTED [3],\tmp6_reg_710_reg[9]_i_21_n_10 ,\tmp6_reg_710_reg[9]_i_21_n_11 ,\tmp6_reg_710_reg[9]_i_21_n_12 }),
        .S({1'b1,\tmp6_reg_710[9]_i_24_n_5 ,\tmp6_reg_710[9]_i_25_n_5 ,\tmp6_reg_710[9]_i_26_n_5 }));
  LUT3 #(
    .INIT(8'h80)) 
    \tmp8_reg_679[10]_i_2 
       (.I0(\tmp8_reg_679_reg[10]_i_3_n_7 ),
        .I1(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I2(\tmp8_reg_679[10]_i_4_n_5 ),
        .O(\tmp8_reg_679[10]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h777F7FFF88808000)) 
    \tmp8_reg_679[10]_i_4 
       (.I0(phi_mul2_reg_188[5]),
        .I1(phi_mul2_reg_188[4]),
        .I2(\tmp8_reg_679[10]_i_6_n_5 ),
        .I3(\out_h_0_reg_212_reg_n_5_[3] ),
        .I4(phi_mul2_reg_188[3]),
        .I5(phi_mul2_reg_188[6]),
        .O(\tmp8_reg_679[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h54400000022AAAAA)) 
    \tmp8_reg_679[10]_i_5 
       (.I0(phi_mul2_reg_188[6]),
        .I1(phi_mul2_reg_188[3]),
        .I2(\out_h_0_reg_212_reg_n_5_[3] ),
        .I3(\tmp8_reg_679[10]_i_6_n_5 ),
        .I4(phi_mul2_reg_188[4]),
        .I5(phi_mul2_reg_188[5]),
        .O(\tmp8_reg_679[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFE888E8880000)) 
    \tmp8_reg_679[10]_i_6 
       (.I0(phi_mul2_reg_188[1]),
        .I1(\out_h_0_reg_212_reg_n_5_[1] ),
        .I2(\out_h_0_reg_212_reg_n_5_[0] ),
        .I3(phi_mul2_reg_188[0]),
        .I4(phi_mul2_reg_188[2]),
        .I5(\out_h_0_reg_212_reg_n_5_[2] ),
        .O(\tmp8_reg_679[10]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6996969696696969)) 
    \tmp8_reg_679[1]_i_2 
       (.I0(\tmp8_reg_679[9]_i_13_n_5 ),
        .I1(\out_h_0_reg_212_reg_n_5_[1] ),
        .I2(phi_mul2_reg_188[1]),
        .I3(\out_h_0_reg_212_reg_n_5_[0] ),
        .I4(phi_mul2_reg_188[0]),
        .I5(\tmp8_reg_679[1]_i_9_n_5 ),
        .O(\tmp8_reg_679[1]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h9996)) 
    \tmp8_reg_679[1]_i_3 
       (.I0(phi_mul2_reg_188[1]),
        .I1(\out_h_0_reg_212_reg_n_5_[1] ),
        .I2(phi_mul2_reg_188[0]),
        .I3(\out_h_0_reg_212_reg_n_5_[0] ),
        .O(\tmp8_reg_679[1]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp8_reg_679[1]_i_4 
       (.I0(phi_mul2_reg_188[0]),
        .I1(\out_h_0_reg_212_reg_n_5_[0] ),
        .O(\tmp8_reg_679[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6996999999999669)) 
    \tmp8_reg_679[1]_i_5 
       (.I0(\tmp8_reg_679[1]_i_9_n_5 ),
        .I1(\tmp8_reg_679[9]_i_13_n_5 ),
        .I2(\out_h_0_reg_212_reg_n_5_[1] ),
        .I3(phi_mul2_reg_188[1]),
        .I4(\out_h_0_reg_212_reg_n_5_[0] ),
        .I5(phi_mul2_reg_188[0]),
        .O(\tmp8_reg_679[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h1EE1E11EE11EE11E)) 
    \tmp8_reg_679[1]_i_6 
       (.I0(\out_h_0_reg_212_reg_n_5_[0] ),
        .I1(phi_mul2_reg_188[0]),
        .I2(\out_h_0_reg_212_reg_n_5_[1] ),
        .I3(phi_mul2_reg_188[1]),
        .I4(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .I5(\tmp8_reg_679[9]_i_13_n_5 ),
        .O(\tmp8_reg_679[1]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h82D7D728)) 
    \tmp8_reg_679[1]_i_7 
       (.I0(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .I1(\out_h_0_reg_212_reg_n_5_[1] ),
        .I2(phi_mul2_reg_188[1]),
        .I3(\out_h_0_reg_212_reg_n_5_[0] ),
        .I4(phi_mul2_reg_188[0]),
        .O(\tmp8_reg_679[1]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h60)) 
    \tmp8_reg_679[1]_i_8 
       (.I0(\out_h_0_reg_212_reg_n_5_[0] ),
        .I1(phi_mul2_reg_188[0]),
        .I2(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .O(\tmp8_reg_679[1]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \tmp8_reg_679[1]_i_9 
       (.I0(\tmp8_reg_679[9]_i_12_n_5 ),
        .I1(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .O(\tmp8_reg_679[1]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hD44D4DD44DD44DD4)) 
    \tmp8_reg_679[5]_i_10 
       (.I0(\tmp8_reg_679[1]_i_9_n_5 ),
        .I1(\tmp8_reg_679[9]_i_13_n_5 ),
        .I2(\out_h_0_reg_212_reg_n_5_[1] ),
        .I3(phi_mul2_reg_188[1]),
        .I4(\out_h_0_reg_212_reg_n_5_[0] ),
        .I5(phi_mul2_reg_188[0]),
        .O(\tmp8_reg_679[5]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hE370)) 
    \tmp8_reg_679[5]_i_11 
       (.I0(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .I1(\tmp8_reg_679[9]_i_11_n_5 ),
        .I2(\tmp8_reg_679[10]_i_4_n_5 ),
        .I3(\tmp8_reg_679[9]_i_10_n_5 ),
        .O(\tmp8_reg_679[5]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h3A959FC0)) 
    \tmp8_reg_679[5]_i_12 
       (.I0(\tmp8_reg_679[9]_i_12_n_5 ),
        .I1(\tmp8_reg_679[10]_i_4_n_5 ),
        .I2(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .I3(\tmp8_reg_679[9]_i_10_n_5 ),
        .I4(\tmp8_reg_679[9]_i_11_n_5 ),
        .O(\tmp8_reg_679[5]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'h3A9F95C0)) 
    \tmp8_reg_679[5]_i_13 
       (.I0(\tmp8_reg_679[9]_i_13_n_5 ),
        .I1(\tmp8_reg_679[9]_i_10_n_5 ),
        .I2(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .I3(\tmp8_reg_679[9]_i_12_n_5 ),
        .I4(\tmp8_reg_679[9]_i_11_n_5 ),
        .O(\tmp8_reg_679[5]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h29D9BC4C)) 
    \tmp8_reg_679[5]_i_14 
       (.I0(\tmp8_reg_679[5]_i_15_n_5 ),
        .I1(\tmp8_reg_679[9]_i_12_n_5 ),
        .I2(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .I3(\tmp8_reg_679[9]_i_11_n_5 ),
        .I4(\tmp8_reg_679[9]_i_13_n_5 ),
        .O(\tmp8_reg_679[5]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \tmp8_reg_679[5]_i_15 
       (.I0(\out_h_0_reg_212_reg_n_5_[1] ),
        .I1(phi_mul2_reg_188[1]),
        .I2(\out_h_0_reg_212_reg_n_5_[0] ),
        .I3(phi_mul2_reg_188[0]),
        .O(\tmp8_reg_679[5]_i_15_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp8_reg_679[5]_i_2 
       (.I0(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I1(\tmp8_reg_679[9]_i_13_n_5 ),
        .I2(\tmp8_reg_679_reg[5]_i_3_n_11 ),
        .O(\tmp8_reg_679[5]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \tmp8_reg_679[5]_i_4 
       (.I0(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I1(\tmp8_reg_679[9]_i_13_n_5 ),
        .I2(\tmp8_reg_679_reg[5]_i_3_n_11 ),
        .O(\tmp8_reg_679[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6AA6A66AA66AA66A)) 
    \tmp8_reg_679[5]_i_5 
       (.I0(\tmp8_reg_679_reg[5]_i_3_n_12 ),
        .I1(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I2(\out_h_0_reg_212_reg_n_5_[1] ),
        .I3(phi_mul2_reg_188[1]),
        .I4(\out_h_0_reg_212_reg_n_5_[0] ),
        .I5(phi_mul2_reg_188[0]),
        .O(\tmp8_reg_679[5]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hA66A)) 
    \tmp8_reg_679[5]_i_6 
       (.I0(\tmp8_reg_679_reg[1]_i_1_n_9 ),
        .I1(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I2(phi_mul2_reg_188[0]),
        .I3(\out_h_0_reg_212_reg_n_5_[0] ),
        .O(\tmp8_reg_679[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \tmp8_reg_679[5]_i_7 
       (.I0(\tmp8_reg_679[9]_i_10_n_5 ),
        .I1(\tmp8_reg_679[9]_i_11_n_5 ),
        .I2(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .I3(\tmp8_reg_679[10]_i_4_n_5 ),
        .O(\tmp8_reg_679[5]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h577E4228C2284228)) 
    \tmp8_reg_679[5]_i_8 
       (.I0(phi_mul2_reg_188[4]),
        .I1(phi_mul2_reg_188[3]),
        .I2(\out_h_0_reg_212_reg_n_5_[3] ),
        .I3(\tmp8_reg_679[10]_i_6_n_5 ),
        .I4(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .I5(phi_mul2_reg_188[5]),
        .O(\tmp8_reg_679[5]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hA00E0EE8E88A8AA0)) 
    \tmp8_reg_679[5]_i_9 
       (.I0(\tmp8_reg_679[9]_i_13_n_5 ),
        .I1(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .I2(\tmp8_reg_679[10]_i_6_n_5 ),
        .I3(\out_h_0_reg_212_reg_n_5_[3] ),
        .I4(phi_mul2_reg_188[3]),
        .I5(phi_mul2_reg_188[4]),
        .O(\tmp8_reg_679[5]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h17FFE800)) 
    \tmp8_reg_679[9]_i_10 
       (.I0(phi_mul2_reg_188[3]),
        .I1(\out_h_0_reg_212_reg_n_5_[3] ),
        .I2(\tmp8_reg_679[10]_i_6_n_5 ),
        .I3(phi_mul2_reg_188[4]),
        .I4(phi_mul2_reg_188[5]),
        .O(\tmp8_reg_679[9]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h17E8)) 
    \tmp8_reg_679[9]_i_11 
       (.I0(\tmp8_reg_679[10]_i_6_n_5 ),
        .I1(\out_h_0_reg_212_reg_n_5_[3] ),
        .I2(phi_mul2_reg_188[3]),
        .I3(phi_mul2_reg_188[4]),
        .O(\tmp8_reg_679[9]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp8_reg_679[9]_i_12 
       (.I0(\out_h_0_reg_212_reg_n_5_[3] ),
        .I1(phi_mul2_reg_188[3]),
        .I2(\tmp8_reg_679[10]_i_6_n_5 ),
        .O(\tmp8_reg_679[9]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    \tmp8_reg_679[9]_i_13 
       (.I0(phi_mul2_reg_188[0]),
        .I1(\out_h_0_reg_212_reg_n_5_[0] ),
        .I2(\out_h_0_reg_212_reg_n_5_[1] ),
        .I3(phi_mul2_reg_188[1]),
        .I4(\out_h_0_reg_212_reg_n_5_[2] ),
        .I5(phi_mul2_reg_188[2]),
        .O(\tmp8_reg_679[9]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \tmp8_reg_679[9]_i_2 
       (.I0(\tmp8_reg_679_reg[10]_i_3_n_12 ),
        .I1(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I2(\tmp8_reg_679[9]_i_10_n_5 ),
        .O(\tmp8_reg_679[9]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \tmp8_reg_679[9]_i_3 
       (.I0(\tmp8_reg_679_reg[5]_i_3_n_9 ),
        .I1(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I2(\tmp8_reg_679[9]_i_11_n_5 ),
        .O(\tmp8_reg_679[9]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \tmp8_reg_679[9]_i_4 
       (.I0(\tmp8_reg_679_reg[5]_i_3_n_10 ),
        .I1(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I2(\tmp8_reg_679[9]_i_12_n_5 ),
        .O(\tmp8_reg_679[9]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \tmp8_reg_679[9]_i_5 
       (.I0(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .I1(\tmp8_reg_679_reg[5]_i_3_n_11 ),
        .I2(\tmp8_reg_679[9]_i_13_n_5 ),
        .O(\tmp8_reg_679[9]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    \tmp8_reg_679[9]_i_6 
       (.I0(\tmp8_reg_679[9]_i_10_n_5 ),
        .I1(\tmp8_reg_679_reg[10]_i_3_n_12 ),
        .I2(\tmp8_reg_679_reg[10]_i_3_n_7 ),
        .I3(\tmp8_reg_679[10]_i_4_n_5 ),
        .I4(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .O(\tmp8_reg_679[9]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    \tmp8_reg_679[9]_i_7 
       (.I0(\tmp8_reg_679[9]_i_11_n_5 ),
        .I1(\tmp8_reg_679_reg[5]_i_3_n_9 ),
        .I2(\tmp8_reg_679_reg[10]_i_3_n_12 ),
        .I3(\tmp8_reg_679[9]_i_10_n_5 ),
        .I4(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .O(\tmp8_reg_679[9]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    \tmp8_reg_679[9]_i_8 
       (.I0(\tmp8_reg_679[9]_i_12_n_5 ),
        .I1(\tmp8_reg_679_reg[5]_i_3_n_10 ),
        .I2(\tmp8_reg_679_reg[5]_i_3_n_9 ),
        .I3(\tmp8_reg_679[9]_i_11_n_5 ),
        .I4(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .O(\tmp8_reg_679[9]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h8778F0F0)) 
    \tmp8_reg_679[9]_i_9 
       (.I0(\tmp8_reg_679[9]_i_13_n_5 ),
        .I1(\tmp8_reg_679_reg[5]_i_3_n_11 ),
        .I2(\tmp8_reg_679_reg[5]_i_3_n_10 ),
        .I3(\tmp8_reg_679[9]_i_12_n_5 ),
        .I4(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .O(\tmp8_reg_679[9]_i_9_n_5 ));
  FDRE \tmp8_reg_679_reg[0] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2240),
        .D(tmp8_fu_413_p2[0]),
        .Q(tmp8_reg_679[0]),
        .R(1'b0));
  FDRE \tmp8_reg_679_reg[10] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2240),
        .D(tmp8_fu_413_p2[10]),
        .Q(tmp8_reg_679[10]),
        .R(1'b0));
  CARRY4 \tmp8_reg_679_reg[10]_i_1 
       (.CI(\tmp8_reg_679_reg[9]_i_1_n_5 ),
        .CO(\NLW_tmp8_reg_679_reg[10]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp8_reg_679_reg[10]_i_1_O_UNCONNECTED [3:1],tmp8_fu_413_p2[10]}),
        .S({1'b0,1'b0,1'b0,\tmp8_reg_679[10]_i_2_n_5 }));
  CARRY4 \tmp8_reg_679_reg[10]_i_3 
       (.CI(\tmp8_reg_679_reg[5]_i_3_n_5 ),
        .CO({\NLW_tmp8_reg_679_reg[10]_i_3_CO_UNCONNECTED [3:2],\tmp8_reg_679_reg[10]_i_3_n_7 ,\NLW_tmp8_reg_679_reg[10]_i_3_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp8_reg_679[10]_i_4_n_5 }),
        .O({\NLW_tmp8_reg_679_reg[10]_i_3_O_UNCONNECTED [3:1],\tmp8_reg_679_reg[10]_i_3_n_12 }),
        .S({1'b0,1'b0,1'b1,\tmp8_reg_679[10]_i_5_n_5 }));
  FDRE \tmp8_reg_679_reg[1] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2240),
        .D(tmp8_fu_413_p2[1]),
        .Q(tmp8_reg_679[1]),
        .R(1'b0));
  CARRY4 \tmp8_reg_679_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp8_reg_679_reg[1]_i_1_n_5 ,\tmp8_reg_679_reg[1]_i_1_n_6 ,\tmp8_reg_679_reg[1]_i_1_n_7 ,\tmp8_reg_679_reg[1]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_679[1]_i_2_n_5 ,\tmp8_reg_679[1]_i_3_n_5 ,\tmp8_reg_679[1]_i_4_n_5 ,1'b0}),
        .O({\tmp8_reg_679_reg[1]_i_1_n_9 ,\tmp8_reg_679_reg[1]_i_1_n_10 ,tmp8_fu_413_p2[1:0]}),
        .S({\tmp8_reg_679[1]_i_5_n_5 ,\tmp8_reg_679[1]_i_6_n_5 ,\tmp8_reg_679[1]_i_7_n_5 ,\tmp8_reg_679[1]_i_8_n_5 }));
  FDRE \tmp8_reg_679_reg[2] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2240),
        .D(tmp8_fu_413_p2[2]),
        .Q(tmp8_reg_679[2]),
        .R(1'b0));
  FDRE \tmp8_reg_679_reg[3] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2240),
        .D(tmp8_fu_413_p2[3]),
        .Q(tmp8_reg_679[3]),
        .R(1'b0));
  FDRE \tmp8_reg_679_reg[4] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2240),
        .D(tmp8_fu_413_p2[4]),
        .Q(tmp8_reg_679[4]),
        .R(1'b0));
  FDRE \tmp8_reg_679_reg[5] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2240),
        .D(tmp8_fu_413_p2[5]),
        .Q(tmp8_reg_679[5]),
        .R(1'b0));
  CARRY4 \tmp8_reg_679_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp8_reg_679_reg[5]_i_1_n_5 ,\tmp8_reg_679_reg[5]_i_1_n_6 ,\tmp8_reg_679_reg[5]_i_1_n_7 ,\tmp8_reg_679_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_679[5]_i_2_n_5 ,\tmp8_reg_679_reg[5]_i_3_n_12 ,\tmp8_reg_679_reg[1]_i_1_n_9 ,1'b0}),
        .O(tmp8_fu_413_p2[5:2]),
        .S({\tmp8_reg_679[5]_i_4_n_5 ,\tmp8_reg_679[5]_i_5_n_5 ,\tmp8_reg_679[5]_i_6_n_5 ,\tmp8_reg_679_reg[1]_i_1_n_10 }));
  CARRY4 \tmp8_reg_679_reg[5]_i_3 
       (.CI(\tmp8_reg_679_reg[1]_i_1_n_5 ),
        .CO({\tmp8_reg_679_reg[5]_i_3_n_5 ,\tmp8_reg_679_reg[5]_i_3_n_6 ,\tmp8_reg_679_reg[5]_i_3_n_7 ,\tmp8_reg_679_reg[5]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_679[5]_i_7_n_5 ,\tmp8_reg_679[5]_i_8_n_5 ,\tmp8_reg_679[5]_i_9_n_5 ,\tmp8_reg_679[5]_i_10_n_5 }),
        .O({\tmp8_reg_679_reg[5]_i_3_n_9 ,\tmp8_reg_679_reg[5]_i_3_n_10 ,\tmp8_reg_679_reg[5]_i_3_n_11 ,\tmp8_reg_679_reg[5]_i_3_n_12 }),
        .S({\tmp8_reg_679[5]_i_11_n_5 ,\tmp8_reg_679[5]_i_12_n_5 ,\tmp8_reg_679[5]_i_13_n_5 ,\tmp8_reg_679[5]_i_14_n_5 }));
  FDRE \tmp8_reg_679_reg[6] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2240),
        .D(tmp8_fu_413_p2[6]),
        .Q(tmp8_reg_679[6]),
        .R(1'b0));
  FDRE \tmp8_reg_679_reg[7] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2240),
        .D(tmp8_fu_413_p2[7]),
        .Q(tmp8_reg_679[7]),
        .R(1'b0));
  FDRE \tmp8_reg_679_reg[8] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2240),
        .D(tmp8_fu_413_p2[8]),
        .Q(tmp8_reg_679[8]),
        .R(1'b0));
  FDRE \tmp8_reg_679_reg[9] 
       (.C(ap_clk),
        .CE(out_w_0_reg_2240),
        .D(tmp8_fu_413_p2[9]),
        .Q(tmp8_reg_679[9]),
        .R(1'b0));
  CARRY4 \tmp8_reg_679_reg[9]_i_1 
       (.CI(\tmp8_reg_679_reg[5]_i_1_n_5 ),
        .CO({\tmp8_reg_679_reg[9]_i_1_n_5 ,\tmp8_reg_679_reg[9]_i_1_n_6 ,\tmp8_reg_679_reg[9]_i_1_n_7 ,\tmp8_reg_679_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\tmp8_reg_679[9]_i_2_n_5 ,\tmp8_reg_679[9]_i_3_n_5 ,\tmp8_reg_679[9]_i_4_n_5 ,\tmp8_reg_679[9]_i_5_n_5 }),
        .O(tmp8_fu_413_p2[9:6]),
        .S({\tmp8_reg_679[9]_i_6_n_5 ,\tmp8_reg_679[9]_i_7_n_5 ,\tmp8_reg_679[9]_i_8_n_5 ,\tmp8_reg_679[9]_i_9_n_5 }));
  LUT6 #(
    .INIT(64'hF0F4FFFFF0F00000)) 
    \zext_ln26_4_reg_643[3]_i_1 
       (.I0(\out_d_0_reg_164_reg_n_5_[2] ),
        .I1(\out_d_0_reg_164_reg_n_5_[3] ),
        .I2(\out_d_0_reg_164_reg_n_5_[0] ),
        .I3(\out_d_0_reg_164_reg_n_5_[1] ),
        .I4(ap_CS_fsm_state2),
        .I5(zext_ln26_4_reg_643[3]),
        .O(\zext_ln26_4_reg_643[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFF04FFFFFF000000)) 
    \zext_ln26_4_reg_643[4]_i_1 
       (.I0(\out_d_0_reg_164_reg_n_5_[2] ),
        .I1(\out_d_0_reg_164_reg_n_5_[3] ),
        .I2(\out_d_0_reg_164_reg_n_5_[0] ),
        .I3(\out_d_0_reg_164_reg_n_5_[1] ),
        .I4(ap_CS_fsm_state2),
        .I5(zext_ln26_4_reg_643[4]),
        .O(\zext_ln26_4_reg_643[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAEFFFFAAAA0000)) 
    \zext_ln26_4_reg_643[5]_i_1 
       (.I0(\out_d_0_reg_164_reg_n_5_[2] ),
        .I1(\out_d_0_reg_164_reg_n_5_[3] ),
        .I2(\out_d_0_reg_164_reg_n_5_[0] ),
        .I3(\out_d_0_reg_164_reg_n_5_[1] ),
        .I4(ap_CS_fsm_state2),
        .I5(zext_ln26_4_reg_643[5]),
        .O(\zext_ln26_4_reg_643[5]_i_1_n_5 ));
  FDRE \zext_ln26_4_reg_643_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln26_4_reg_643[3]_i_1_n_5 ),
        .Q(zext_ln26_4_reg_643[3]),
        .R(1'b0));
  FDRE \zext_ln26_4_reg_643_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln26_4_reg_643[4]_i_1_n_5 ),
        .Q(zext_ln26_4_reg_643[4]),
        .R(1'b0));
  FDRE \zext_ln26_4_reg_643_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln26_4_reg_643[5]_i_1_n_5 ),
        .Q(zext_ln26_4_reg_643[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln35_reg_692[3]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(icmp_ln32_fu_418_p2),
        .O(buffer_0_reg_2360));
  FDRE \zext_ln35_reg_692_reg[0] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2360),
        .D(out_w_0_reg_224[0]),
        .Q(zext_ln35_reg_692_reg[0]),
        .R(1'b0));
  FDRE \zext_ln35_reg_692_reg[1] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2360),
        .D(out_w_0_reg_224[1]),
        .Q(zext_ln35_reg_692_reg[1]),
        .R(1'b0));
  FDRE \zext_ln35_reg_692_reg[2] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2360),
        .D(out_w_0_reg_224[2]),
        .Q(zext_ln35_reg_692_reg[2]),
        .R(1'b0));
  FDRE \zext_ln35_reg_692_reg[3] 
       (.C(ap_clk),
        .CE(buffer_0_reg_2360),
        .D(out_w_0_reg_224[3]),
        .Q(zext_ln35_reg_692_reg[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \zext_ln37_6_cast_reg_600[0]_i_1 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg),
        .I3(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .O(\zext_ln37_6_cast_reg_600[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \zext_ln37_6_cast_reg_600[4]_i_1 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg),
        .I3(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .O(\zext_ln37_6_cast_reg_600[4]_i_1_n_5 ));
  FDRE \zext_ln37_6_cast_reg_600_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln37_6_cast_reg_600[0]_i_1_n_5 ),
        .Q(\zext_ln37_6_cast_reg_600_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \zext_ln37_6_cast_reg_600_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln37_6_cast_reg_600[4]_i_1_n_5 ),
        .Q(\zext_ln37_6_cast_reg_600_reg_n_5_[4] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "depthwise_conv2d_fix_2" *) 
module design_1_network_0_0_depthwise_conv2d_fix_2
   (ADDRARDADDR,
    input_r_address0,
    \ap_CS_fsm_reg[31] ,
    add_ln37_4_fu_544_p2_0,
    \ap_CS_fsm_reg[37] ,
    \ap_CS_fsm_reg[37]_0 ,
    \ap_CS_fsm_reg[7]_0 ,
    D,
    SeparableConv2D_1_w_1_ce0,
    SeparableConv2D_4_w_1_ce0,
    \ap_CS_fsm_reg[37]_1 ,
    output_r_address0,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[13]_0 ,
    \ap_CS_fsm_reg[13]_1 ,
    \ap_CS_fsm_reg[13]_2 ,
    \ap_CS_fsm_reg[13]_3 ,
    \ap_CS_fsm_reg[13]_4 ,
    \ap_CS_fsm_reg[13]_5 ,
    \ap_CS_fsm_reg[13]_6 ,
    \ap_CS_fsm_reg[13]_7 ,
    \ap_CS_fsm_reg[13]_8 ,
    \ap_CS_fsm_reg[36] ,
    \ap_CS_fsm_reg[4]_0 ,
    E,
    output_r_d0,
    \zext_ln26_reg_647_reg[4]_0 ,
    ram_reg_0,
    ram_reg_0_0,
    Q,
    grp_padding2d_fix16_fu_431_output_r_address0,
    ram_reg_0_i_30_0,
    MemBank_B_address010_out,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    MemBank_B_address01,
    ram_reg_0_12,
    input_r_ce0,
    ram_reg_0_i_20_0,
    grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg,
    output_r_ce0,
    MemBank_B_ce01,
    ram_reg_0_i_20__0_0,
    ram_reg_0_i_30__0,
    ram_reg_0_i_34__0,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    ram_reg_0_26,
    ram_reg_0_27,
    ram_reg_0_28,
    ram_reg_0_29,
    ram_reg_0_30,
    MemBank_B_address011_out,
    ram_reg_0_31,
    ram_reg_0_32,
    ram_reg_0_33,
    ram_reg_0_34,
    ap_clk,
    SR,
    kernel_0_q0,
    q0);
  output [8:0]ADDRARDADDR;
  output [0:0]input_r_address0;
  output \ap_CS_fsm_reg[31] ;
  output add_ln37_4_fu_544_p2_0;
  output \ap_CS_fsm_reg[37] ;
  output \ap_CS_fsm_reg[37]_0 ;
  output \ap_CS_fsm_reg[7]_0 ;
  output [3:0]D;
  output SeparableConv2D_1_w_1_ce0;
  output SeparableConv2D_4_w_1_ce0;
  output \ap_CS_fsm_reg[37]_1 ;
  output [2:0]output_r_address0;
  output \ap_CS_fsm_reg[13] ;
  output \ap_CS_fsm_reg[13]_0 ;
  output \ap_CS_fsm_reg[13]_1 ;
  output \ap_CS_fsm_reg[13]_2 ;
  output \ap_CS_fsm_reg[13]_3 ;
  output \ap_CS_fsm_reg[13]_4 ;
  output \ap_CS_fsm_reg[13]_5 ;
  output \ap_CS_fsm_reg[13]_6 ;
  output \ap_CS_fsm_reg[13]_7 ;
  output \ap_CS_fsm_reg[13]_8 ;
  output \ap_CS_fsm_reg[36] ;
  output \ap_CS_fsm_reg[4]_0 ;
  output [0:0]E;
  output [15:0]output_r_d0;
  output [7:0]\zext_ln26_reg_647_reg[4]_0 ;
  input ram_reg_0;
  input ram_reg_0_0;
  input [3:0]Q;
  input [12:0]grp_padding2d_fix16_fu_431_output_r_address0;
  input [9:0]ram_reg_0_i_30_0;
  input MemBank_B_address010_out;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input MemBank_B_address01;
  input ram_reg_0_12;
  input input_r_ce0;
  input ram_reg_0_i_20_0;
  input grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg;
  input output_r_ce0;
  input MemBank_B_ce01;
  input [0:0]ram_reg_0_i_20__0_0;
  input [10:0]ram_reg_0_i_30__0;
  input [9:0]ram_reg_0_i_34__0;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_21;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_0_25;
  input ram_reg_0_26;
  input ram_reg_0_27;
  input ram_reg_0_28;
  input ram_reg_0_29;
  input ram_reg_0_30;
  input MemBank_B_address011_out;
  input ram_reg_0_31;
  input ram_reg_0_32;
  input [1:0]ram_reg_0_33;
  input ram_reg_0_34;
  input ap_clk;
  input [0:0]SR;
  input [14:0]kernel_0_q0;
  input [15:0]q0;

  wire [8:0]A;
  wire [8:0]ADDRARDADDR;
  wire [4:0]C;
  wire [3:0]D;
  wire [0:0]E;
  wire MemBank_B_address01;
  wire MemBank_B_address010_out;
  wire MemBank_B_address011_out;
  wire MemBank_B_ce01;
  wire [3:0]Q;
  wire [0:0]SR;
  wire SeparableConv2D_1_w_1_ce0;
  wire SeparableConv2D_4_w_1_ce0;
  wire [8:1]add_ln22_1_fu_317_p2;
  wire [8:1]add_ln22_1_reg_634;
  wire \add_ln22_1_reg_634[4]_i_2_n_5 ;
  wire \add_ln22_1_reg_634[4]_i_3_n_5 ;
  wire \add_ln22_1_reg_634[4]_i_4_n_5 ;
  wire \add_ln22_1_reg_634[4]_i_5_n_5 ;
  wire \add_ln22_1_reg_634_reg[4]_i_1_n_5 ;
  wire \add_ln22_1_reg_634_reg[4]_i_1_n_6 ;
  wire \add_ln22_1_reg_634_reg[4]_i_1_n_7 ;
  wire \add_ln22_1_reg_634_reg[4]_i_1_n_8 ;
  wire \add_ln22_1_reg_634_reg[8]_i_1_n_6 ;
  wire \add_ln22_1_reg_634_reg[8]_i_1_n_7 ;
  wire \add_ln22_1_reg_634_reg[8]_i_1_n_8 ;
  wire [8:1]add_ln22_fu_312_p2;
  wire [8:1]add_ln22_reg_629;
  wire \add_ln22_reg_629[4]_i_2_n_5 ;
  wire \add_ln22_reg_629[4]_i_3_n_5 ;
  wire \add_ln22_reg_629[4]_i_4_n_5 ;
  wire \add_ln22_reg_629[4]_i_5_n_5 ;
  wire \add_ln22_reg_629_reg[4]_i_1_n_5 ;
  wire \add_ln22_reg_629_reg[4]_i_1_n_6 ;
  wire \add_ln22_reg_629_reg[4]_i_1_n_7 ;
  wire \add_ln22_reg_629_reg[4]_i_1_n_8 ;
  wire \add_ln22_reg_629_reg[8]_i_1_n_6 ;
  wire \add_ln22_reg_629_reg[8]_i_1_n_7 ;
  wire \add_ln22_reg_629_reg[8]_i_1_n_8 ;
  wire add_ln37_4_fu_544_p2_0;
  wire add_ln37_4_fu_544_p2_i_11_n_5;
  wire add_ln37_4_fu_544_p2_i_12_n_5;
  wire add_ln37_4_fu_544_p2_i_13_n_5;
  wire add_ln37_4_fu_544_p2_i_14_n_5;
  wire add_ln37_4_fu_544_p2_i_15_n_5;
  wire add_ln37_4_fu_544_p2_i_16_n_5;
  wire add_ln37_4_fu_544_p2_i_17_n_5;
  wire add_ln37_4_fu_544_p2_i_18_n_5;
  wire add_ln37_4_fu_544_p2_i_4_n_5;
  wire add_ln37_4_fu_544_p2_i_4_n_6;
  wire add_ln37_4_fu_544_p2_i_4_n_7;
  wire add_ln37_4_fu_544_p2_i_4_n_8;
  wire add_ln37_4_fu_544_p2_i_5_n_5;
  wire add_ln37_4_fu_544_p2_i_5_n_6;
  wire add_ln37_4_fu_544_p2_i_5_n_7;
  wire add_ln37_4_fu_544_p2_i_5_n_8;
  wire [3:0]add_ln37_5_fu_554_p2;
  wire [3:0]add_ln37_5_reg_732;
  wire add_ln37_5_reg_7320;
  wire add_ln45_fu_509_p2_i_10_n_5;
  wire add_ln45_fu_509_p2_i_3_n_12;
  wire add_ln45_fu_509_p2_i_4_n_10;
  wire add_ln45_fu_509_p2_i_4_n_11;
  wire add_ln45_fu_509_p2_i_4_n_12;
  wire add_ln45_fu_509_p2_i_4_n_5;
  wire add_ln45_fu_509_p2_i_4_n_6;
  wire add_ln45_fu_509_p2_i_4_n_7;
  wire add_ln45_fu_509_p2_i_4_n_8;
  wire add_ln45_fu_509_p2_i_4_n_9;
  wire add_ln45_fu_509_p2_i_5_n_10;
  wire add_ln45_fu_509_p2_i_5_n_11;
  wire add_ln45_fu_509_p2_i_5_n_12;
  wire add_ln45_fu_509_p2_i_5_n_5;
  wire add_ln45_fu_509_p2_i_5_n_6;
  wire add_ln45_fu_509_p2_i_5_n_7;
  wire add_ln45_fu_509_p2_i_5_n_8;
  wire add_ln45_fu_509_p2_i_5_n_9;
  wire add_ln45_fu_509_p2_i_6_n_5;
  wire add_ln45_fu_509_p2_i_7_n_5;
  wire add_ln45_fu_509_p2_i_8_n_5;
  wire add_ln45_fu_509_p2_i_9_n_5;
  wire \ap_CS_fsm[3]_i_1__7_n_5 ;
  wire \ap_CS_fsm[6]_i_2_n_5 ;
  wire \ap_CS_fsm[7]_i_2_n_5 ;
  wire \ap_CS_fsm[9]_i_1__0_n_5 ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire \ap_CS_fsm_reg[13]_1 ;
  wire \ap_CS_fsm_reg[13]_2 ;
  wire \ap_CS_fsm_reg[13]_3 ;
  wire \ap_CS_fsm_reg[13]_4 ;
  wire \ap_CS_fsm_reg[13]_5 ;
  wire \ap_CS_fsm_reg[13]_6 ;
  wire \ap_CS_fsm_reg[13]_7 ;
  wire \ap_CS_fsm_reg[13]_8 ;
  wire \ap_CS_fsm_reg[31] ;
  wire \ap_CS_fsm_reg[36] ;
  wire \ap_CS_fsm_reg[37] ;
  wire \ap_CS_fsm_reg[37]_0 ;
  wire \ap_CS_fsm_reg[37]_1 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [8:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire buffer_0_reg_2400;
  wire \buffer_0_reg_240[0]_i_1_n_5 ;
  wire \buffer_0_reg_240[10]_i_1_n_5 ;
  wire \buffer_0_reg_240[11]_i_1_n_5 ;
  wire \buffer_0_reg_240[12]_i_1_n_5 ;
  wire \buffer_0_reg_240[13]_i_1_n_5 ;
  wire \buffer_0_reg_240[14]_i_1_n_5 ;
  wire \buffer_0_reg_240[15]_i_1_n_5 ;
  wire \buffer_0_reg_240[15]_i_2_n_5 ;
  wire \buffer_0_reg_240[1]_i_1_n_5 ;
  wire \buffer_0_reg_240[2]_i_1_n_5 ;
  wire \buffer_0_reg_240[3]_i_1_n_5 ;
  wire \buffer_0_reg_240[4]_i_1_n_5 ;
  wire \buffer_0_reg_240[5]_i_1_n_5 ;
  wire \buffer_0_reg_240[6]_i_1_n_5 ;
  wire \buffer_0_reg_240[7]_i_1_n_5 ;
  wire \buffer_0_reg_240[8]_i_1_n_5 ;
  wire \buffer_0_reg_240[9]_i_1_n_5 ;
  wire buffer_1_reg_2611;
  wire [15:0]buffer_1_reg_261_reg;
  wire [4:1]empty_57_reg_624;
  wire \empty_57_reg_624[1]_i_1_n_5 ;
  wire \empty_57_reg_624[4]_i_1_n_5 ;
  wire grp_depthwise_conv2d_fix_2_fu_449_ap_ready;
  wire grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg;
  wire grp_depthwise_conv2d_fix_2_fu_449_bias_ce0;
  wire [13:1]grp_depthwise_conv2d_fix_2_fu_449_input_r_address0;
  wire grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0;
  wire [1:1]grp_depthwise_conv2d_fix_2_fu_449_output_height;
  wire [11:0]grp_depthwise_conv2d_fix_2_fu_449_output_r_address0;
  wire grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0;
  wire [12:0]grp_padding2d_fix16_fu_431_output_r_address0;
  wire [3:0]i_0_reg_204;
  wire i_0_reg_2040;
  wire [3:0]i_fu_356_p2;
  wire [3:0]i_reg_655;
  wire [0:0]input_r_address0;
  wire input_r_ce0;
  wire \k_h_0_reg_250[0]_i_1_n_5 ;
  wire \k_h_0_reg_250[1]_i_1_n_5 ;
  wire [1:1]k_h_fu_451_p2;
  wire [1:0]k_h_reg_704;
  wire \k_h_reg_704[0]_i_1_n_5 ;
  wire \k_h_reg_704[1]_i_1_n_5 ;
  wire [1:0]k_w_0_reg_273;
  wire \k_w_0_reg_273[0]_i_1_n_5 ;
  wire \k_w_0_reg_273[1]_i_1_n_5 ;
  wire [1:0]k_w_reg_722;
  wire \k_w_reg_722[0]_i_1_n_5 ;
  wire \k_w_reg_722[1]_i_1_n_5 ;
  wire [14:0]kernel_0_q0;
  wire network_mul_mul_16s_16s_32_1_1_U24_n_10;
  wire network_mul_mul_16s_16s_32_1_1_U24_n_11;
  wire network_mul_mul_16s_16s_32_1_1_U24_n_12;
  wire network_mul_mul_16s_16s_32_1_1_U24_n_13;
  wire network_mul_mul_16s_16s_32_1_1_U24_n_14;
  wire network_mul_mul_16s_16s_32_1_1_U24_n_15;
  wire network_mul_mul_16s_16s_32_1_1_U24_n_16;
  wire network_mul_mul_16s_16s_32_1_1_U24_n_17;
  wire network_mul_mul_16s_16s_32_1_1_U24_n_18;
  wire network_mul_mul_16s_16s_32_1_1_U24_n_19;
  wire network_mul_mul_16s_16s_32_1_1_U24_n_20;
  wire network_mul_mul_16s_16s_32_1_1_U24_n_5;
  wire network_mul_mul_16s_16s_32_1_1_U24_n_6;
  wire network_mul_mul_16s_16s_32_1_1_U24_n_7;
  wire network_mul_mul_16s_16s_32_1_1_U24_n_8;
  wire network_mul_mul_16s_16s_32_1_1_U24_n_9;
  wire out_d_0_reg_168;
  wire \out_d_0_reg_168_reg_n_5_[0] ;
  wire \out_d_0_reg_168_reg_n_5_[1] ;
  wire \out_d_0_reg_168_reg_n_5_[2] ;
  wire \out_d_0_reg_168_reg_n_5_[3] ;
  wire \out_d_0_reg_168_reg_n_5_[4] ;
  wire [4:0]out_d_fu_328_p2;
  wire [4:0]out_d_reg_642;
  wire out_h_0_reg_216;
  wire \out_h_0_reg_216_reg_n_5_[0] ;
  wire \out_h_0_reg_216_reg_n_5_[1] ;
  wire \out_h_0_reg_216_reg_n_5_[2] ;
  wire \out_h_0_reg_216_reg_n_5_[3] ;
  wire \out_h_0_reg_216_reg_n_5_[4] ;
  wire [4:0]out_h_fu_405_p2;
  wire [4:0]out_h_reg_678;
  wire [4:0]out_w_0_reg_228;
  wire out_w_0_reg_2280;
  wire [4:0]out_w_fu_435_p2;
  wire [4:0]out_w_reg_691;
  wire [2:0]output_r_address0;
  wire output_r_ce0;
  wire [15:0]output_r_d0;
  wire [8:1]phi_mul2_reg_192;
  wire [8:1]phi_mul_reg_180;
  wire [15:0]q0;
  wire [15:0]q00;
  wire q0_reg_i_10_n_5;
  wire q0_reg_i_3_n_5;
  wire q0_reg_i_3_n_6;
  wire q0_reg_i_3_n_7;
  wire q0_reg_i_3_n_8;
  wire q0_reg_i_8_n_5;
  wire q0_reg_i_9_n_5;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire ram_reg_0_26;
  wire ram_reg_0_27;
  wire ram_reg_0_28;
  wire ram_reg_0_29;
  wire ram_reg_0_3;
  wire ram_reg_0_30;
  wire ram_reg_0_31;
  wire ram_reg_0_32;
  wire [1:0]ram_reg_0_33;
  wire ram_reg_0_34;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_102_n_5;
  wire ram_reg_0_i_20_0;
  wire [0:0]ram_reg_0_i_20__0_0;
  wire ram_reg_0_i_20_n_5;
  wire [9:0]ram_reg_0_i_30_0;
  wire [10:0]ram_reg_0_i_30__0;
  wire ram_reg_0_i_31__0_n_5;
  wire ram_reg_0_i_33__0_n_5;
  wire [9:0]ram_reg_0_i_34__0;
  wire ram_reg_0_i_35__0_n_5;
  wire ram_reg_0_i_37__0_n_5;
  wire ram_reg_0_i_39__0_n_5;
  wire ram_reg_0_i_41__0_n_5;
  wire ram_reg_0_i_43__0_n_5;
  wire ram_reg_0_i_45__0_n_5;
  wire ram_reg_0_i_47__0_n_5;
  wire ram_reg_0_i_61__0_n_5;
  wire ram_reg_0_i_62_n_5;
  wire ram_reg_0_i_75_n_5;
  wire ram_reg_0_i_77_n_5;
  wire ram_reg_0_i_81_n_5;
  wire ram_reg_0_i_84_n_5;
  wire ram_reg_0_i_87_n_5;
  wire ram_reg_0_i_90__0_n_5;
  wire ram_reg_0_i_93_n_5;
  wire ram_reg_0_i_96_n_5;
  wire ram_reg_0_i_99_n_5;
  wire sel;
  wire [3:0]sub_ln37_reg_709;
  wire \sub_ln37_reg_709[2]_i_1_n_5 ;
  wire \sub_ln37_reg_709[3]_i_1_n_5 ;
  wire [6:3]zext_ln26_reg_647;
  wire [7:0]\zext_ln26_reg_647_reg[4]_0 ;
  wire [3:2]zext_ln37_10_fu_469_p1;
  wire [0:0]\NLW_add_ln22_1_reg_634_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln22_1_reg_634_reg[8]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_add_ln22_reg_629_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln22_reg_629_reg[8]_i_1_CO_UNCONNECTED ;
  wire NLW_add_ln37_4_fu_544_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln37_4_fu_544_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln37_4_fu_544_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln37_4_fu_544_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln37_4_fu_544_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln37_4_fu_544_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln37_4_fu_544_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln37_4_fu_544_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln37_4_fu_544_p2_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln37_4_fu_544_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln37_4_fu_544_p2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln37_4_fu_544_p2_i_3_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln37_4_fu_544_p2_i_3_O_UNCONNECTED;
  wire NLW_add_ln45_fu_509_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln45_fu_509_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln45_fu_509_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln45_fu_509_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln45_fu_509_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln45_fu_509_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln45_fu_509_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln45_fu_509_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln45_fu_509_p2_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln45_fu_509_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln45_fu_509_p2_PCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln45_fu_509_p2_i_3_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln45_fu_509_p2_i_3_O_UNCONNECTED;
  wire [3:1]NLW_q0_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_q0_reg_i_2_O_UNCONNECTED;
  wire [0:0]NLW_q0_reg_i_3_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_1_reg_634[1]_i_1 
       (.I0(phi_mul_reg_180[1]),
        .I1(empty_57_reg_624[4]),
        .O(add_ln22_1_fu_317_p2[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln22_1_reg_634[4]_i_2 
       (.I0(phi_mul_reg_180[4]),
        .O(\add_ln22_1_reg_634[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_1_reg_634[4]_i_3 
       (.I0(phi_mul_reg_180[3]),
        .I1(empty_57_reg_624[4]),
        .O(\add_ln22_1_reg_634[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_1_reg_634[4]_i_4 
       (.I0(phi_mul_reg_180[2]),
        .I1(empty_57_reg_624[4]),
        .O(\add_ln22_1_reg_634[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_1_reg_634[4]_i_5 
       (.I0(phi_mul_reg_180[1]),
        .I1(empty_57_reg_624[4]),
        .O(\add_ln22_1_reg_634[4]_i_5_n_5 ));
  FDRE \add_ln22_1_reg_634_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_1_fu_317_p2[1]),
        .Q(add_ln22_1_reg_634[1]),
        .R(1'b0));
  FDRE \add_ln22_1_reg_634_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_1_fu_317_p2[2]),
        .Q(add_ln22_1_reg_634[2]),
        .R(1'b0));
  FDRE \add_ln22_1_reg_634_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_1_fu_317_p2[3]),
        .Q(add_ln22_1_reg_634[3]),
        .R(1'b0));
  FDRE \add_ln22_1_reg_634_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_1_fu_317_p2[4]),
        .Q(add_ln22_1_reg_634[4]),
        .R(1'b0));
  CARRY4 \add_ln22_1_reg_634_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln22_1_reg_634_reg[4]_i_1_n_5 ,\add_ln22_1_reg_634_reg[4]_i_1_n_6 ,\add_ln22_1_reg_634_reg[4]_i_1_n_7 ,\add_ln22_1_reg_634_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_180[4:1]),
        .O({add_ln22_1_fu_317_p2[4:2],\NLW_add_ln22_1_reg_634_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln22_1_reg_634[4]_i_2_n_5 ,\add_ln22_1_reg_634[4]_i_3_n_5 ,\add_ln22_1_reg_634[4]_i_4_n_5 ,\add_ln22_1_reg_634[4]_i_5_n_5 }));
  FDRE \add_ln22_1_reg_634_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_1_fu_317_p2[5]),
        .Q(add_ln22_1_reg_634[5]),
        .R(1'b0));
  FDRE \add_ln22_1_reg_634_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_1_fu_317_p2[6]),
        .Q(add_ln22_1_reg_634[6]),
        .R(1'b0));
  FDRE \add_ln22_1_reg_634_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_1_fu_317_p2[7]),
        .Q(add_ln22_1_reg_634[7]),
        .R(1'b0));
  FDRE \add_ln22_1_reg_634_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_1_fu_317_p2[8]),
        .Q(add_ln22_1_reg_634[8]),
        .R(1'b0));
  CARRY4 \add_ln22_1_reg_634_reg[8]_i_1 
       (.CI(\add_ln22_1_reg_634_reg[4]_i_1_n_5 ),
        .CO({\NLW_add_ln22_1_reg_634_reg[8]_i_1_CO_UNCONNECTED [3],\add_ln22_1_reg_634_reg[8]_i_1_n_6 ,\add_ln22_1_reg_634_reg[8]_i_1_n_7 ,\add_ln22_1_reg_634_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_180[7:5]}),
        .O(add_ln22_1_fu_317_p2[8:5]),
        .S(phi_mul_reg_180[8:5]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_reg_629[1]_i_1 
       (.I0(phi_mul2_reg_192[1]),
        .I1(empty_57_reg_624[1]),
        .O(add_ln22_fu_312_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_reg_629[4]_i_2 
       (.I0(phi_mul2_reg_192[4]),
        .I1(empty_57_reg_624[4]),
        .O(\add_ln22_reg_629[4]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln22_reg_629[4]_i_3 
       (.I0(phi_mul2_reg_192[3]),
        .O(\add_ln22_reg_629[4]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln22_reg_629[4]_i_4 
       (.I0(phi_mul2_reg_192[2]),
        .O(\add_ln22_reg_629[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln22_reg_629[4]_i_5 
       (.I0(phi_mul2_reg_192[1]),
        .I1(empty_57_reg_624[1]),
        .O(\add_ln22_reg_629[4]_i_5_n_5 ));
  FDRE \add_ln22_reg_629_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_fu_312_p2[1]),
        .Q(add_ln22_reg_629[1]),
        .R(1'b0));
  FDRE \add_ln22_reg_629_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_fu_312_p2[2]),
        .Q(add_ln22_reg_629[2]),
        .R(1'b0));
  FDRE \add_ln22_reg_629_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_fu_312_p2[3]),
        .Q(add_ln22_reg_629[3]),
        .R(1'b0));
  FDRE \add_ln22_reg_629_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_fu_312_p2[4]),
        .Q(add_ln22_reg_629[4]),
        .R(1'b0));
  CARRY4 \add_ln22_reg_629_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln22_reg_629_reg[4]_i_1_n_5 ,\add_ln22_reg_629_reg[4]_i_1_n_6 ,\add_ln22_reg_629_reg[4]_i_1_n_7 ,\add_ln22_reg_629_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(phi_mul2_reg_192[4:1]),
        .O({add_ln22_fu_312_p2[4:2],\NLW_add_ln22_reg_629_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln22_reg_629[4]_i_2_n_5 ,\add_ln22_reg_629[4]_i_3_n_5 ,\add_ln22_reg_629[4]_i_4_n_5 ,\add_ln22_reg_629[4]_i_5_n_5 }));
  FDRE \add_ln22_reg_629_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_fu_312_p2[5]),
        .Q(add_ln22_reg_629[5]),
        .R(1'b0));
  FDRE \add_ln22_reg_629_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_fu_312_p2[6]),
        .Q(add_ln22_reg_629[6]),
        .R(1'b0));
  FDRE \add_ln22_reg_629_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_fu_312_p2[7]),
        .Q(add_ln22_reg_629[7]),
        .R(1'b0));
  FDRE \add_ln22_reg_629_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln22_fu_312_p2[8]),
        .Q(add_ln22_reg_629[8]),
        .R(1'b0));
  CARRY4 \add_ln22_reg_629_reg[8]_i_1 
       (.CI(\add_ln22_reg_629_reg[4]_i_1_n_5 ),
        .CO({\NLW_add_ln22_reg_629_reg[8]_i_1_CO_UNCONNECTED [3],\add_ln22_reg_629_reg[8]_i_1_n_6 ,\add_ln22_reg_629_reg[8]_i_1_n_7 ,\add_ln22_reg_629_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul2_reg_192[7:5]}),
        .O(add_ln22_fu_312_p2[8:5]),
        .S(phi_mul2_reg_192[8:5]));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln37_4_fu_544_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln37_4_fu_544_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q[3],Q[3],Q[3],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln37_4_fu_544_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln37_4_fu_544_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln37_4_fu_544_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm13_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buffer_1_reg_2611),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln37_4_fu_544_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln37_4_fu_544_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln37_4_fu_544_p2_P_UNCONNECTED[47:14],grp_depthwise_conv2d_fix_2_fu_449_input_r_address0,input_r_address0}),
        .PATTERNBDETECT(NLW_add_ln37_4_fu_544_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln37_4_fu_544_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln37_4_fu_544_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln37_4_fu_544_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln37_4_fu_544_p2_i_1
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .O(ap_NS_fsm13_out));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln37_4_fu_544_p2_i_10
       (.I0(k_w_0_reg_273[0]),
        .I1(out_w_0_reg_228[0]),
        .O(C[0]));
  LUT4 #(
    .INIT(16'h9666)) 
    add_ln37_4_fu_544_p2_i_11
       (.I0(phi_mul_reg_180[4]),
        .I1(\out_h_0_reg_216_reg_n_5_[4] ),
        .I2(\out_h_0_reg_216_reg_n_5_[3] ),
        .I3(add_ln37_4_fu_544_p2_i_17_n_5),
        .O(add_ln37_4_fu_544_p2_i_11_n_5));
  LUT6 #(
    .INIT(64'h9696966696666666)) 
    add_ln37_4_fu_544_p2_i_12
       (.I0(phi_mul_reg_180[3]),
        .I1(\out_h_0_reg_216_reg_n_5_[3] ),
        .I2(\out_h_0_reg_216_reg_n_5_[2] ),
        .I3(add_ln37_4_fu_544_p2_i_18_n_5),
        .I4(zext_ln37_10_fu_469_p1[3]),
        .I5(\out_h_0_reg_216_reg_n_5_[1] ),
        .O(add_ln37_4_fu_544_p2_i_12_n_5));
  LUT6 #(
    .INIT(64'h9996966696669666)) 
    add_ln37_4_fu_544_p2_i_13
       (.I0(phi_mul_reg_180[2]),
        .I1(\out_h_0_reg_216_reg_n_5_[2] ),
        .I2(\out_h_0_reg_216_reg_n_5_[1] ),
        .I3(zext_ln37_10_fu_469_p1[3]),
        .I4(zext_ln37_10_fu_469_p1[2]),
        .I5(\out_h_0_reg_216_reg_n_5_[0] ),
        .O(add_ln37_4_fu_544_p2_i_13_n_5));
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln37_4_fu_544_p2_i_14
       (.I0(phi_mul_reg_180[1]),
        .I1(zext_ln37_10_fu_469_p1[3]),
        .I2(\out_h_0_reg_216_reg_n_5_[1] ),
        .I3(\out_h_0_reg_216_reg_n_5_[0] ),
        .I4(zext_ln37_10_fu_469_p1[2]),
        .O(add_ln37_4_fu_544_p2_i_14_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln37_4_fu_544_p2_i_15
       (.I0(\out_h_0_reg_216_reg_n_5_[0] ),
        .I1(zext_ln37_10_fu_469_p1[2]),
        .O(add_ln37_4_fu_544_p2_i_15_n_5));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    add_ln37_4_fu_544_p2_i_16
       (.I0(out_w_0_reg_228[0]),
        .I1(k_w_0_reg_273[0]),
        .O(add_ln37_4_fu_544_p2_i_16_n_5));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hAA808000)) 
    add_ln37_4_fu_544_p2_i_17
       (.I0(\out_h_0_reg_216_reg_n_5_[2] ),
        .I1(\out_h_0_reg_216_reg_n_5_[0] ),
        .I2(zext_ln37_10_fu_469_p1[2]),
        .I3(zext_ln37_10_fu_469_p1[3]),
        .I4(\out_h_0_reg_216_reg_n_5_[1] ),
        .O(add_ln37_4_fu_544_p2_i_17_n_5));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    add_ln37_4_fu_544_p2_i_18
       (.I0(\out_h_0_reg_216_reg_n_5_[0] ),
        .I1(zext_ln37_10_fu_469_p1[2]),
        .O(add_ln37_4_fu_544_p2_i_18_n_5));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln37_4_fu_544_p2_i_2
       (.I0(grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0),
        .I1(zext_ln37_10_fu_469_p1[3]),
        .I2(zext_ln37_10_fu_469_p1[2]),
        .O(buffer_1_reg_2611));
  CARRY4 add_ln37_4_fu_544_p2_i_3
       (.CI(add_ln37_4_fu_544_p2_i_4_n_5),
        .CO(NLW_add_ln37_4_fu_544_p2_i_3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln37_4_fu_544_p2_i_3_O_UNCONNECTED[3:1],A[8]}),
        .S({1'b0,1'b0,1'b0,phi_mul_reg_180[8]}));
  CARRY4 add_ln37_4_fu_544_p2_i_4
       (.CI(add_ln37_4_fu_544_p2_i_5_n_5),
        .CO({add_ln37_4_fu_544_p2_i_4_n_5,add_ln37_4_fu_544_p2_i_4_n_6,add_ln37_4_fu_544_p2_i_4_n_7,add_ln37_4_fu_544_p2_i_4_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul_reg_180[4]}),
        .O(A[7:4]),
        .S({phi_mul_reg_180[7:5],add_ln37_4_fu_544_p2_i_11_n_5}));
  CARRY4 add_ln37_4_fu_544_p2_i_5
       (.CI(1'b0),
        .CO({add_ln37_4_fu_544_p2_i_5_n_5,add_ln37_4_fu_544_p2_i_5_n_6,add_ln37_4_fu_544_p2_i_5_n_7,add_ln37_4_fu_544_p2_i_5_n_8}),
        .CYINIT(1'b0),
        .DI({phi_mul_reg_180[3:1],1'b0}),
        .O(A[3:0]),
        .S({add_ln37_4_fu_544_p2_i_12_n_5,add_ln37_4_fu_544_p2_i_13_n_5,add_ln37_4_fu_544_p2_i_14_n_5,add_ln37_4_fu_544_p2_i_15_n_5}));
  LUT6 #(
    .INIT(64'h577FFFFFA8800000)) 
    add_ln37_4_fu_544_p2_i_6
       (.I0(out_w_0_reg_228[2]),
        .I1(add_ln37_4_fu_544_p2_i_16_n_5),
        .I2(k_w_0_reg_273[1]),
        .I3(out_w_0_reg_228[1]),
        .I4(out_w_0_reg_228[3]),
        .I5(out_w_0_reg_228[4]),
        .O(C[4]));
  LUT6 #(
    .INIT(64'h1777FFFFE8880000)) 
    add_ln37_4_fu_544_p2_i_7
       (.I0(out_w_0_reg_228[1]),
        .I1(k_w_0_reg_273[1]),
        .I2(k_w_0_reg_273[0]),
        .I3(out_w_0_reg_228[0]),
        .I4(out_w_0_reg_228[2]),
        .I5(out_w_0_reg_228[3]),
        .O(C[3]));
  LUT5 #(
    .INIT(32'h077FF880)) 
    add_ln37_4_fu_544_p2_i_8
       (.I0(out_w_0_reg_228[0]),
        .I1(k_w_0_reg_273[0]),
        .I2(k_w_0_reg_273[1]),
        .I3(out_w_0_reg_228[1]),
        .I4(out_w_0_reg_228[2]),
        .O(C[2]));
  LUT4 #(
    .INIT(16'h8778)) 
    add_ln37_4_fu_544_p2_i_9
       (.I0(k_w_0_reg_273[0]),
        .I1(out_w_0_reg_228[0]),
        .I2(out_w_0_reg_228[1]),
        .I3(k_w_0_reg_273[1]),
        .O(C[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_5_reg_732[0]_i_1 
       (.I0(sub_ln37_reg_709[0]),
        .I1(k_w_0_reg_273[0]),
        .O(add_ln37_5_fu_554_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln37_5_reg_732[1]_i_1 
       (.I0(sub_ln37_reg_709[0]),
        .I1(k_w_0_reg_273[0]),
        .I2(k_w_0_reg_273[1]),
        .I3(sub_ln37_reg_709[1]),
        .O(add_ln37_5_fu_554_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h077FF880)) 
    \add_ln37_5_reg_732[2]_i_1 
       (.I0(k_w_0_reg_273[0]),
        .I1(sub_ln37_reg_709[0]),
        .I2(sub_ln37_reg_709[1]),
        .I3(k_w_0_reg_273[1]),
        .I4(sub_ln37_reg_709[2]),
        .O(add_ln37_5_fu_554_p2[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \add_ln37_5_reg_732[3]_i_1 
       (.I0(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .I1(k_w_0_reg_273[1]),
        .I2(k_w_0_reg_273[0]),
        .O(add_ln37_5_reg_7320));
  LUT6 #(
    .INIT(64'h1777FFFFE8880000)) 
    \add_ln37_5_reg_732[3]_i_2 
       (.I0(k_w_0_reg_273[1]),
        .I1(sub_ln37_reg_709[1]),
        .I2(sub_ln37_reg_709[0]),
        .I3(k_w_0_reg_273[0]),
        .I4(sub_ln37_reg_709[2]),
        .I5(sub_ln37_reg_709[3]),
        .O(add_ln37_5_fu_554_p2[3]));
  FDRE \add_ln37_5_reg_732_reg[0] 
       (.C(ap_clk),
        .CE(add_ln37_5_reg_7320),
        .D(add_ln37_5_fu_554_p2[0]),
        .Q(add_ln37_5_reg_732[0]),
        .R(1'b0));
  FDRE \add_ln37_5_reg_732_reg[1] 
       (.C(ap_clk),
        .CE(add_ln37_5_reg_7320),
        .D(add_ln37_5_fu_554_p2[1]),
        .Q(add_ln37_5_reg_732[1]),
        .R(1'b0));
  FDRE \add_ln37_5_reg_732_reg[2] 
       (.C(ap_clk),
        .CE(add_ln37_5_reg_7320),
        .D(add_ln37_5_fu_554_p2[2]),
        .Q(add_ln37_5_reg_732[2]),
        .R(1'b0));
  FDRE \add_ln37_5_reg_732_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_5_reg_7320),
        .D(add_ln37_5_fu_554_p2[3]),
        .Q(add_ln37_5_reg_732[3]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln45_fu_509_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln45_fu_509_p2_i_3_n_12,add_ln45_fu_509_p2_i_4_n_9,add_ln45_fu_509_p2_i_4_n_10,add_ln45_fu_509_p2_i_4_n_11,add_ln45_fu_509_p2_i_4_n_12,add_ln45_fu_509_p2_i_5_n_9,add_ln45_fu_509_p2_i_5_n_10,add_ln45_fu_509_p2_i_5_n_11,add_ln45_fu_509_p2_i_5_n_12}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln45_fu_509_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[3],1'b1,1'b1,grp_depthwise_conv2d_fix_2_fu_449_output_height,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln45_fu_509_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_w_0_reg_228}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln45_fu_509_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln45_fu_509_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm13_out),
        .CEC(buffer_0_reg_2400),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(out_w_0_reg_2280),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln45_fu_509_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln45_fu_509_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln45_fu_509_p2_P_UNCONNECTED[47:14],output_r_address0[2:1],grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[11],output_r_address0[0],grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[9:0]}),
        .PATTERNBDETECT(NLW_add_ln45_fu_509_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln45_fu_509_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln45_fu_509_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln45_fu_509_p2_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln45_fu_509_p2_i_1
       (.I0(ap_CS_fsm_state7),
        .I1(\ap_CS_fsm[7]_i_2_n_5 ),
        .I2(out_w_0_reg_228[3]),
        .O(buffer_0_reg_2400));
  LUT1 #(
    .INIT(2'h2)) 
    add_ln45_fu_509_p2_i_10
       (.I0(\out_h_0_reg_216_reg_n_5_[0] ),
        .O(add_ln45_fu_509_p2_i_10_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln45_fu_509_p2_i_2
       (.I0(Q[3]),
        .O(grp_depthwise_conv2d_fix_2_fu_449_output_height));
  CARRY4 add_ln45_fu_509_p2_i_3
       (.CI(add_ln45_fu_509_p2_i_4_n_5),
        .CO(NLW_add_ln45_fu_509_p2_i_3_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln45_fu_509_p2_i_3_O_UNCONNECTED[3:1],add_ln45_fu_509_p2_i_3_n_12}),
        .S({1'b0,1'b0,1'b0,phi_mul2_reg_192[8]}));
  CARRY4 add_ln45_fu_509_p2_i_4
       (.CI(add_ln45_fu_509_p2_i_5_n_5),
        .CO({add_ln45_fu_509_p2_i_4_n_5,add_ln45_fu_509_p2_i_4_n_6,add_ln45_fu_509_p2_i_4_n_7,add_ln45_fu_509_p2_i_4_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul2_reg_192[4]}),
        .O({add_ln45_fu_509_p2_i_4_n_9,add_ln45_fu_509_p2_i_4_n_10,add_ln45_fu_509_p2_i_4_n_11,add_ln45_fu_509_p2_i_4_n_12}),
        .S({phi_mul2_reg_192[7:5],add_ln45_fu_509_p2_i_6_n_5}));
  CARRY4 add_ln45_fu_509_p2_i_5
       (.CI(1'b0),
        .CO({add_ln45_fu_509_p2_i_5_n_5,add_ln45_fu_509_p2_i_5_n_6,add_ln45_fu_509_p2_i_5_n_7,add_ln45_fu_509_p2_i_5_n_8}),
        .CYINIT(1'b0),
        .DI({phi_mul2_reg_192[3:1],1'b0}),
        .O({add_ln45_fu_509_p2_i_5_n_9,add_ln45_fu_509_p2_i_5_n_10,add_ln45_fu_509_p2_i_5_n_11,add_ln45_fu_509_p2_i_5_n_12}),
        .S({add_ln45_fu_509_p2_i_7_n_5,add_ln45_fu_509_p2_i_8_n_5,add_ln45_fu_509_p2_i_9_n_5,add_ln45_fu_509_p2_i_10_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln45_fu_509_p2_i_6
       (.I0(phi_mul2_reg_192[4]),
        .I1(\out_h_0_reg_216_reg_n_5_[4] ),
        .O(add_ln45_fu_509_p2_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln45_fu_509_p2_i_7
       (.I0(phi_mul2_reg_192[3]),
        .I1(\out_h_0_reg_216_reg_n_5_[3] ),
        .O(add_ln45_fu_509_p2_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln45_fu_509_p2_i_8
       (.I0(phi_mul2_reg_192[2]),
        .I1(\out_h_0_reg_216_reg_n_5_[2] ),
        .O(add_ln45_fu_509_p2_i_8_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln45_fu_509_p2_i_9
       (.I0(phi_mul2_reg_192[1]),
        .I1(\out_h_0_reg_216_reg_n_5_[1] ),
        .O(add_ln45_fu_509_p2_i_9_n_5));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(ap_CS_fsm_state6),
        .I1(\ap_CS_fsm[6]_i_2_n_5 ),
        .I2(\out_h_0_reg_216_reg_n_5_[3] ),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state4),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\out_d_0_reg_168_reg_n_5_[1] ),
        .I1(\out_d_0_reg_168_reg_n_5_[0] ),
        .I2(\out_d_0_reg_168_reg_n_5_[4] ),
        .I3(\out_d_0_reg_168_reg_n_5_[2] ),
        .I4(\out_d_0_reg_168_reg_n_5_[3] ),
        .I5(ap_CS_fsm_state2),
        .O(grp_depthwise_conv2d_fix_2_fu_449_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hEFFF0000)) 
    \ap_CS_fsm[3]_i_1__7 
       (.I0(i_0_reg_204[2]),
        .I1(i_0_reg_204[1]),
        .I2(i_0_reg_204[3]),
        .I3(i_0_reg_204[0]),
        .I4(grp_depthwise_conv2d_fix_2_fu_449_bias_ce0),
        .O(\ap_CS_fsm[3]_i_1__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(i_0_reg_204[2]),
        .I1(i_0_reg_204[1]),
        .I2(i_0_reg_204[3]),
        .I3(i_0_reg_204[0]),
        .I4(grp_depthwise_conv2d_fix_2_fu_449_bias_ce0),
        .O(ap_NS_fsm[4]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \ap_CS_fsm[5]_i_1__9 
       (.I0(ap_CS_fsm_state7),
        .I1(\ap_CS_fsm[7]_i_2_n_5 ),
        .I2(out_w_0_reg_228[3]),
        .I3(ap_CS_fsm_state5),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hFF2A2A2A2A2A2A2A)) 
    \ap_CS_fsm[6]_i_1__6 
       (.I0(ap_CS_fsm_state6),
        .I1(\ap_CS_fsm[6]_i_2_n_5 ),
        .I2(\out_h_0_reg_216_reg_n_5_[3] ),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0),
        .I4(zext_ln37_10_fu_469_p1[3]),
        .I5(zext_ln37_10_fu_469_p1[2]),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'h0900000900000000)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(\out_h_0_reg_216_reg_n_5_[4] ),
        .I1(empty_57_reg_624[4]),
        .I2(\out_h_0_reg_216_reg_n_5_[0] ),
        .I3(\out_h_0_reg_216_reg_n_5_[1] ),
        .I4(empty_57_reg_624[1]),
        .I5(\out_h_0_reg_216_reg_n_5_[2] ),
        .O(\ap_CS_fsm[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFF2A2A2A2A2A2A2A)) 
    \ap_CS_fsm[7]_i_1__5 
       (.I0(ap_CS_fsm_state7),
        .I1(\ap_CS_fsm[7]_i_2_n_5 ),
        .I2(out_w_0_reg_228[3]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .I4(k_w_0_reg_273[1]),
        .I5(k_w_0_reg_273[0]),
        .O(ap_NS_fsm[7]));
  LUT6 #(
    .INIT(64'h0900000900000000)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(out_w_0_reg_228[4]),
        .I1(empty_57_reg_624[4]),
        .I2(out_w_0_reg_228[0]),
        .I3(out_w_0_reg_228[1]),
        .I4(empty_57_reg_624[1]),
        .I5(out_w_0_reg_228[2]),
        .O(\ap_CS_fsm[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0),
        .I1(zext_ln37_10_fu_469_p1[3]),
        .I2(zext_ln37_10_fu_469_p1[2]),
        .I3(ap_CS_fsm_state12),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(k_w_0_reg_273[0]),
        .I1(k_w_0_reg_273[1]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .O(\ap_CS_fsm[9]_i_1__0_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(grp_depthwise_conv2d_fix_2_fu_449_bias_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__7_n_5 ),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[9]_i_1__0_n_5 ),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buffer_0_reg_240[0]_i_1 
       (.I0(buffer_1_reg_261_reg[0]),
        .I1(k_w_0_reg_273[0]),
        .I2(k_w_0_reg_273[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .O(\buffer_0_reg_240[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buffer_0_reg_240[10]_i_1 
       (.I0(buffer_1_reg_261_reg[10]),
        .I1(k_w_0_reg_273[0]),
        .I2(k_w_0_reg_273[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .O(\buffer_0_reg_240[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buffer_0_reg_240[11]_i_1 
       (.I0(buffer_1_reg_261_reg[11]),
        .I1(k_w_0_reg_273[0]),
        .I2(k_w_0_reg_273[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .O(\buffer_0_reg_240[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buffer_0_reg_240[12]_i_1 
       (.I0(buffer_1_reg_261_reg[12]),
        .I1(k_w_0_reg_273[0]),
        .I2(k_w_0_reg_273[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .O(\buffer_0_reg_240[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buffer_0_reg_240[13]_i_1 
       (.I0(buffer_1_reg_261_reg[13]),
        .I1(k_w_0_reg_273[0]),
        .I2(k_w_0_reg_273[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .O(\buffer_0_reg_240[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buffer_0_reg_240[14]_i_1 
       (.I0(buffer_1_reg_261_reg[14]),
        .I1(k_w_0_reg_273[0]),
        .I2(k_w_0_reg_273[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .O(\buffer_0_reg_240[14]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \buffer_0_reg_240[15]_i_1 
       (.I0(k_w_0_reg_273[0]),
        .I1(k_w_0_reg_273[1]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .I3(buffer_0_reg_2400),
        .O(\buffer_0_reg_240[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buffer_0_reg_240[15]_i_2 
       (.I0(buffer_1_reg_261_reg[15]),
        .I1(k_w_0_reg_273[0]),
        .I2(k_w_0_reg_273[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .O(\buffer_0_reg_240[15]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buffer_0_reg_240[1]_i_1 
       (.I0(buffer_1_reg_261_reg[1]),
        .I1(k_w_0_reg_273[0]),
        .I2(k_w_0_reg_273[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .O(\buffer_0_reg_240[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buffer_0_reg_240[2]_i_1 
       (.I0(buffer_1_reg_261_reg[2]),
        .I1(k_w_0_reg_273[0]),
        .I2(k_w_0_reg_273[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .O(\buffer_0_reg_240[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buffer_0_reg_240[3]_i_1 
       (.I0(buffer_1_reg_261_reg[3]),
        .I1(k_w_0_reg_273[0]),
        .I2(k_w_0_reg_273[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .O(\buffer_0_reg_240[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buffer_0_reg_240[4]_i_1 
       (.I0(buffer_1_reg_261_reg[4]),
        .I1(k_w_0_reg_273[0]),
        .I2(k_w_0_reg_273[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .O(\buffer_0_reg_240[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buffer_0_reg_240[5]_i_1 
       (.I0(buffer_1_reg_261_reg[5]),
        .I1(k_w_0_reg_273[0]),
        .I2(k_w_0_reg_273[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .O(\buffer_0_reg_240[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buffer_0_reg_240[6]_i_1 
       (.I0(buffer_1_reg_261_reg[6]),
        .I1(k_w_0_reg_273[0]),
        .I2(k_w_0_reg_273[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .O(\buffer_0_reg_240[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buffer_0_reg_240[7]_i_1 
       (.I0(buffer_1_reg_261_reg[7]),
        .I1(k_w_0_reg_273[0]),
        .I2(k_w_0_reg_273[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .O(\buffer_0_reg_240[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buffer_0_reg_240[8]_i_1 
       (.I0(buffer_1_reg_261_reg[8]),
        .I1(k_w_0_reg_273[0]),
        .I2(k_w_0_reg_273[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .O(\buffer_0_reg_240[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \buffer_0_reg_240[9]_i_1 
       (.I0(buffer_1_reg_261_reg[9]),
        .I1(k_w_0_reg_273[0]),
        .I2(k_w_0_reg_273[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .O(\buffer_0_reg_240[9]_i_1_n_5 ));
  FDRE \buffer_0_reg_240_reg[0] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_240[15]_i_1_n_5 ),
        .D(\buffer_0_reg_240[0]_i_1_n_5 ),
        .Q(output_r_d0[0]),
        .R(1'b0));
  FDRE \buffer_0_reg_240_reg[10] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_240[15]_i_1_n_5 ),
        .D(\buffer_0_reg_240[10]_i_1_n_5 ),
        .Q(output_r_d0[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_240_reg[11] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_240[15]_i_1_n_5 ),
        .D(\buffer_0_reg_240[11]_i_1_n_5 ),
        .Q(output_r_d0[11]),
        .R(1'b0));
  FDRE \buffer_0_reg_240_reg[12] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_240[15]_i_1_n_5 ),
        .D(\buffer_0_reg_240[12]_i_1_n_5 ),
        .Q(output_r_d0[12]),
        .R(1'b0));
  FDRE \buffer_0_reg_240_reg[13] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_240[15]_i_1_n_5 ),
        .D(\buffer_0_reg_240[13]_i_1_n_5 ),
        .Q(output_r_d0[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_240_reg[14] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_240[15]_i_1_n_5 ),
        .D(\buffer_0_reg_240[14]_i_1_n_5 ),
        .Q(output_r_d0[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_240_reg[15] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_240[15]_i_1_n_5 ),
        .D(\buffer_0_reg_240[15]_i_2_n_5 ),
        .Q(output_r_d0[15]),
        .R(1'b0));
  FDRE \buffer_0_reg_240_reg[1] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_240[15]_i_1_n_5 ),
        .D(\buffer_0_reg_240[1]_i_1_n_5 ),
        .Q(output_r_d0[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_240_reg[2] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_240[15]_i_1_n_5 ),
        .D(\buffer_0_reg_240[2]_i_1_n_5 ),
        .Q(output_r_d0[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_240_reg[3] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_240[15]_i_1_n_5 ),
        .D(\buffer_0_reg_240[3]_i_1_n_5 ),
        .Q(output_r_d0[3]),
        .R(1'b0));
  FDRE \buffer_0_reg_240_reg[4] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_240[15]_i_1_n_5 ),
        .D(\buffer_0_reg_240[4]_i_1_n_5 ),
        .Q(output_r_d0[4]),
        .R(1'b0));
  FDRE \buffer_0_reg_240_reg[5] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_240[15]_i_1_n_5 ),
        .D(\buffer_0_reg_240[5]_i_1_n_5 ),
        .Q(output_r_d0[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_240_reg[6] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_240[15]_i_1_n_5 ),
        .D(\buffer_0_reg_240[6]_i_1_n_5 ),
        .Q(output_r_d0[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_240_reg[7] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_240[15]_i_1_n_5 ),
        .D(\buffer_0_reg_240[7]_i_1_n_5 ),
        .Q(output_r_d0[7]),
        .R(1'b0));
  FDRE \buffer_0_reg_240_reg[8] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_240[15]_i_1_n_5 ),
        .D(\buffer_0_reg_240[8]_i_1_n_5 ),
        .Q(output_r_d0[8]),
        .R(1'b0));
  FDRE \buffer_0_reg_240_reg[9] 
       (.C(ap_clk),
        .CE(\buffer_0_reg_240[15]_i_1_n_5 ),
        .D(\buffer_0_reg_240[9]_i_1_n_5 ),
        .Q(output_r_d0[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBFAA)) 
    \buffer_1_reg_261[0]_i_1 
       (.I0(ap_CS_fsm_state12),
        .I1(zext_ln37_10_fu_469_p1[2]),
        .I2(zext_ln37_10_fu_469_p1[3]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0),
        .O(sel));
  FDRE \buffer_1_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U24_n_8),
        .Q(buffer_1_reg_261_reg[0]),
        .R(1'b0));
  FDRE \buffer_1_reg_261_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U24_n_14),
        .Q(buffer_1_reg_261_reg[10]),
        .R(1'b0));
  FDRE \buffer_1_reg_261_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U24_n_13),
        .Q(buffer_1_reg_261_reg[11]),
        .R(1'b0));
  FDRE \buffer_1_reg_261_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U24_n_20),
        .Q(buffer_1_reg_261_reg[12]),
        .R(1'b0));
  FDRE \buffer_1_reg_261_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U24_n_19),
        .Q(buffer_1_reg_261_reg[13]),
        .R(1'b0));
  FDRE \buffer_1_reg_261_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U24_n_18),
        .Q(buffer_1_reg_261_reg[14]),
        .R(1'b0));
  FDRE \buffer_1_reg_261_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U24_n_17),
        .Q(buffer_1_reg_261_reg[15]),
        .R(1'b0));
  FDRE \buffer_1_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U24_n_7),
        .Q(buffer_1_reg_261_reg[1]),
        .R(1'b0));
  FDRE \buffer_1_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U24_n_6),
        .Q(buffer_1_reg_261_reg[2]),
        .R(1'b0));
  FDRE \buffer_1_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U24_n_5),
        .Q(buffer_1_reg_261_reg[3]),
        .R(1'b0));
  FDRE \buffer_1_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U24_n_12),
        .Q(buffer_1_reg_261_reg[4]),
        .R(1'b0));
  FDRE \buffer_1_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U24_n_11),
        .Q(buffer_1_reg_261_reg[5]),
        .R(1'b0));
  FDRE \buffer_1_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U24_n_10),
        .Q(buffer_1_reg_261_reg[6]),
        .R(1'b0));
  FDRE \buffer_1_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U24_n_9),
        .Q(buffer_1_reg_261_reg[7]),
        .R(1'b0));
  FDRE \buffer_1_reg_261_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U24_n_16),
        .Q(buffer_1_reg_261_reg[8]),
        .R(1'b0));
  FDRE \buffer_1_reg_261_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_16s_32_1_1_U24_n_15),
        .Q(buffer_1_reg_261_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \empty_57_reg_624[1]_i_1 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I3(empty_57_reg_624[1]),
        .O(\empty_57_reg_624[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_57_reg_624[4]_i_1 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I3(empty_57_reg_624[4]),
        .O(\empty_57_reg_624[4]_i_1_n_5 ));
  FDRE \empty_57_reg_624_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_57_reg_624[1]_i_1_n_5 ),
        .Q(empty_57_reg_624[1]),
        .R(1'b0));
  FDRE \empty_57_reg_624_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_57_reg_624[4]_i_1_n_5 ),
        .Q(empty_57_reg_624[4]),
        .R(1'b0));
  design_1_network_0_0_depthwise_conv2d_fix_2_empty empty_U
       (.Q(add_ln37_5_reg_732),
        .ap_clk(ap_clk),
        .kernel_0_q0(kernel_0_q0),
        .p(i_0_reg_204),
        .p_0({ap_CS_fsm_state10,ap_CS_fsm_state4}),
        .q00({q00[15],q00[13:0]}));
  LUT4 #(
    .INIT(16'hEFEE)) 
    grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg_i_1
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_ap_ready),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .O(\ap_CS_fsm_reg[36] ));
  FDRE \i_0_reg_204_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_reg_655[0]),
        .Q(i_0_reg_204[0]),
        .R(i_0_reg_2040));
  FDRE \i_0_reg_204_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_reg_655[1]),
        .Q(i_0_reg_204[1]),
        .R(i_0_reg_2040));
  FDRE \i_0_reg_204_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_reg_655[2]),
        .Q(i_0_reg_204[2]),
        .R(i_0_reg_2040));
  FDRE \i_0_reg_204_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_reg_655[3]),
        .Q(i_0_reg_204[3]),
        .R(i_0_reg_2040));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_655[0]_i_1 
       (.I0(i_0_reg_204[0]),
        .O(i_fu_356_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_655[1]_i_1 
       (.I0(i_0_reg_204[0]),
        .I1(i_0_reg_204[1]),
        .O(i_fu_356_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_655[2]_i_1 
       (.I0(i_0_reg_204[0]),
        .I1(i_0_reg_204[1]),
        .I2(i_0_reg_204[2]),
        .O(i_fu_356_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_655[3]_i_1 
       (.I0(i_0_reg_204[1]),
        .I1(i_0_reg_204[0]),
        .I2(i_0_reg_204[2]),
        .I3(i_0_reg_204[3]),
        .O(i_fu_356_p2[3]));
  FDRE \i_reg_655_reg[0] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_2_fu_449_bias_ce0),
        .D(i_fu_356_p2[0]),
        .Q(i_reg_655[0]),
        .R(1'b0));
  FDRE \i_reg_655_reg[1] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_2_fu_449_bias_ce0),
        .D(i_fu_356_p2[1]),
        .Q(i_reg_655[1]),
        .R(1'b0));
  FDRE \i_reg_655_reg[2] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_2_fu_449_bias_ce0),
        .D(i_fu_356_p2[2]),
        .Q(i_reg_655[2]),
        .R(1'b0));
  FDRE \i_reg_655_reg[3] 
       (.C(ap_clk),
        .CE(grp_depthwise_conv2d_fix_2_fu_449_bias_ce0),
        .D(i_fu_356_p2[3]),
        .Q(i_reg_655[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \k_h_0_reg_250[0]_i_1 
       (.I0(zext_ln37_10_fu_469_p1[2]),
        .I1(k_h_reg_704[0]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .I3(k_w_0_reg_273[1]),
        .I4(k_w_0_reg_273[0]),
        .I5(buffer_0_reg_2400),
        .O(\k_h_0_reg_250[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hC0000000CAAAAAAA)) 
    \k_h_0_reg_250[1]_i_1 
       (.I0(zext_ln37_10_fu_469_p1[3]),
        .I1(k_h_reg_704[1]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .I3(k_w_0_reg_273[1]),
        .I4(k_w_0_reg_273[0]),
        .I5(buffer_0_reg_2400),
        .O(\k_h_0_reg_250[1]_i_1_n_5 ));
  FDRE \k_h_0_reg_250_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_0_reg_250[0]_i_1_n_5 ),
        .Q(zext_ln37_10_fu_469_p1[2]),
        .R(1'b0));
  FDRE \k_h_0_reg_250_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_0_reg_250[1]_i_1_n_5 ),
        .Q(zext_ln37_10_fu_469_p1[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_h_reg_704[0]_i_1 
       (.I0(zext_ln37_10_fu_469_p1[2]),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0),
        .I2(k_h_reg_704[0]),
        .O(\k_h_reg_704[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_h_reg_704[1]_i_1 
       (.I0(zext_ln37_10_fu_469_p1[2]),
        .I1(zext_ln37_10_fu_469_p1[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0),
        .I3(k_h_reg_704[1]),
        .O(\k_h_reg_704[1]_i_1_n_5 ));
  FDRE \k_h_reg_704_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_704[0]_i_1_n_5 ),
        .Q(k_h_reg_704[0]),
        .R(1'b0));
  FDRE \k_h_reg_704_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_h_reg_704[1]_i_1_n_5 ),
        .Q(k_h_reg_704[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE2000000E2E2E2E2)) 
    \k_w_0_reg_273[0]_i_1 
       (.I0(k_w_0_reg_273[0]),
        .I1(ap_CS_fsm_state12),
        .I2(k_w_reg_722[0]),
        .I3(zext_ln37_10_fu_469_p1[2]),
        .I4(zext_ln37_10_fu_469_p1[3]),
        .I5(grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0),
        .O(\k_w_0_reg_273[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hE2000000E2E2E2E2)) 
    \k_w_0_reg_273[1]_i_1 
       (.I0(k_w_0_reg_273[1]),
        .I1(ap_CS_fsm_state12),
        .I2(k_w_reg_722[1]),
        .I3(zext_ln37_10_fu_469_p1[2]),
        .I4(zext_ln37_10_fu_469_p1[3]),
        .I5(grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0),
        .O(\k_w_0_reg_273[1]_i_1_n_5 ));
  FDRE \k_w_0_reg_273_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_0_reg_273[0]_i_1_n_5 ),
        .Q(k_w_0_reg_273[0]),
        .R(1'b0));
  FDRE \k_w_0_reg_273_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_0_reg_273[1]_i_1_n_5 ),
        .Q(k_w_0_reg_273[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \k_w_reg_722[0]_i_1 
       (.I0(k_w_0_reg_273[0]),
        .I1(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .I2(k_w_reg_722[0]),
        .O(\k_w_reg_722[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \k_w_reg_722[1]_i_1 
       (.I0(k_w_0_reg_273[0]),
        .I1(k_w_0_reg_273[1]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .I3(k_w_reg_722[1]),
        .O(\k_w_reg_722[1]_i_1_n_5 ));
  FDRE \k_w_reg_722_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_722[0]_i_1_n_5 ),
        .Q(k_w_reg_722[0]),
        .R(1'b0));
  FDRE \k_w_reg_722_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\k_w_reg_722[1]_i_1_n_5 ),
        .Q(k_w_reg_722[1]),
        .R(1'b0));
  design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_15 network_mul_mul_16s_16s_32_1_1_U24
       (.O({network_mul_mul_16s_16s_32_1_1_U24_n_5,network_mul_mul_16s_16s_32_1_1_U24_n_6,network_mul_mul_16s_16s_32_1_1_U24_n_7,network_mul_mul_16s_16s_32_1_1_U24_n_8}),
        .Q({ap_CS_fsm_state11,ap_CS_fsm_state10,grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0,ap_CS_fsm_state4}),
        .ap_clk(ap_clk),
        .buffer_1_reg_261_reg(buffer_1_reg_261_reg),
        .output_r_d0(output_r_d0),
        .p({network_mul_mul_16s_16s_32_1_1_U24_n_9,network_mul_mul_16s_16s_32_1_1_U24_n_10,network_mul_mul_16s_16s_32_1_1_U24_n_11,network_mul_mul_16s_16s_32_1_1_U24_n_12}),
        .p_0({network_mul_mul_16s_16s_32_1_1_U24_n_13,network_mul_mul_16s_16s_32_1_1_U24_n_14,network_mul_mul_16s_16s_32_1_1_U24_n_15,network_mul_mul_16s_16s_32_1_1_U24_n_16}),
        .p_1({network_mul_mul_16s_16s_32_1_1_U24_n_17,network_mul_mul_16s_16s_32_1_1_U24_n_18,network_mul_mul_16s_16s_32_1_1_U24_n_19,network_mul_mul_16s_16s_32_1_1_U24_n_20}),
        .q0(q0),
        .q00({q00[15],q00[13:0]}),
        .zext_ln37_10_fu_469_p1(zext_ln37_10_fu_469_p1));
  LUT5 #(
    .INIT(32'h7F000000)) 
    \out_d_0_reg_168[4]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\ap_CS_fsm[6]_i_2_n_5 ),
        .I2(\out_h_0_reg_216_reg_n_5_[3] ),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .O(out_d_0_reg_168));
  LUT3 #(
    .INIT(8'h80)) 
    \out_d_0_reg_168[4]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(\ap_CS_fsm[6]_i_2_n_5 ),
        .I2(\out_h_0_reg_216_reg_n_5_[3] ),
        .O(ap_NS_fsm11_out));
  FDRE \out_d_0_reg_168_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_reg_642[0]),
        .Q(\out_d_0_reg_168_reg_n_5_[0] ),
        .R(out_d_0_reg_168));
  FDRE \out_d_0_reg_168_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_reg_642[1]),
        .Q(\out_d_0_reg_168_reg_n_5_[1] ),
        .R(out_d_0_reg_168));
  FDRE \out_d_0_reg_168_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_reg_642[2]),
        .Q(\out_d_0_reg_168_reg_n_5_[2] ),
        .R(out_d_0_reg_168));
  FDRE \out_d_0_reg_168_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_reg_642[3]),
        .Q(\out_d_0_reg_168_reg_n_5_[3] ),
        .R(out_d_0_reg_168));
  FDRE \out_d_0_reg_168_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_reg_642[4]),
        .Q(\out_d_0_reg_168_reg_n_5_[4] ),
        .R(out_d_0_reg_168));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_642[0]_i_1 
       (.I0(\out_d_0_reg_168_reg_n_5_[0] ),
        .O(out_d_fu_328_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_642[1]_i_1 
       (.I0(\out_d_0_reg_168_reg_n_5_[0] ),
        .I1(\out_d_0_reg_168_reg_n_5_[1] ),
        .O(out_d_fu_328_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_reg_642[2]_i_1 
       (.I0(\out_d_0_reg_168_reg_n_5_[0] ),
        .I1(\out_d_0_reg_168_reg_n_5_[1] ),
        .I2(\out_d_0_reg_168_reg_n_5_[2] ),
        .O(out_d_fu_328_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_reg_642[3]_i_1 
       (.I0(\out_d_0_reg_168_reg_n_5_[1] ),
        .I1(\out_d_0_reg_168_reg_n_5_[0] ),
        .I2(\out_d_0_reg_168_reg_n_5_[2] ),
        .I3(\out_d_0_reg_168_reg_n_5_[3] ),
        .O(out_d_fu_328_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_d_reg_642[4]_i_1 
       (.I0(\out_d_0_reg_168_reg_n_5_[2] ),
        .I1(\out_d_0_reg_168_reg_n_5_[0] ),
        .I2(\out_d_0_reg_168_reg_n_5_[1] ),
        .I3(\out_d_0_reg_168_reg_n_5_[3] ),
        .I4(\out_d_0_reg_168_reg_n_5_[4] ),
        .O(out_d_fu_328_p2[4]));
  FDRE \out_d_reg_642_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_328_p2[0]),
        .Q(out_d_reg_642[0]),
        .R(1'b0));
  FDRE \out_d_reg_642_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_328_p2[1]),
        .Q(out_d_reg_642[1]),
        .R(1'b0));
  FDRE \out_d_reg_642_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_328_p2[2]),
        .Q(out_d_reg_642[2]),
        .R(1'b0));
  FDRE \out_d_reg_642_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_328_p2[3]),
        .Q(out_d_reg_642[3]),
        .R(1'b0));
  FDRE \out_d_reg_642_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_328_p2[4]),
        .Q(out_d_reg_642[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F00)) 
    \out_h_0_reg_216[4]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\ap_CS_fsm[7]_i_2_n_5 ),
        .I2(out_w_0_reg_228[3]),
        .I3(ap_CS_fsm_state5),
        .O(out_h_0_reg_216));
  LUT3 #(
    .INIT(8'h80)) 
    \out_h_0_reg_216[4]_i_2 
       (.I0(ap_CS_fsm_state7),
        .I1(\ap_CS_fsm[7]_i_2_n_5 ),
        .I2(out_w_0_reg_228[3]),
        .O(ap_NS_fsm10_out));
  FDRE \out_h_0_reg_216_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_reg_678[0]),
        .Q(\out_h_0_reg_216_reg_n_5_[0] ),
        .R(out_h_0_reg_216));
  FDRE \out_h_0_reg_216_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_reg_678[1]),
        .Q(\out_h_0_reg_216_reg_n_5_[1] ),
        .R(out_h_0_reg_216));
  FDRE \out_h_0_reg_216_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_reg_678[2]),
        .Q(\out_h_0_reg_216_reg_n_5_[2] ),
        .R(out_h_0_reg_216));
  FDRE \out_h_0_reg_216_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_reg_678[3]),
        .Q(\out_h_0_reg_216_reg_n_5_[3] ),
        .R(out_h_0_reg_216));
  FDRE \out_h_0_reg_216_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_reg_678[4]),
        .Q(\out_h_0_reg_216_reg_n_5_[4] ),
        .R(out_h_0_reg_216));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_678[0]_i_1 
       (.I0(\out_h_0_reg_216_reg_n_5_[0] ),
        .O(out_h_fu_405_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_reg_678[1]_i_1 
       (.I0(\out_h_0_reg_216_reg_n_5_[0] ),
        .I1(\out_h_0_reg_216_reg_n_5_[1] ),
        .O(out_h_fu_405_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_reg_678[2]_i_1 
       (.I0(\out_h_0_reg_216_reg_n_5_[0] ),
        .I1(\out_h_0_reg_216_reg_n_5_[1] ),
        .I2(\out_h_0_reg_216_reg_n_5_[2] ),
        .O(out_h_fu_405_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_reg_678[3]_i_1 
       (.I0(\out_h_0_reg_216_reg_n_5_[1] ),
        .I1(\out_h_0_reg_216_reg_n_5_[0] ),
        .I2(\out_h_0_reg_216_reg_n_5_[2] ),
        .I3(\out_h_0_reg_216_reg_n_5_[3] ),
        .O(out_h_fu_405_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_h_reg_678[4]_i_1 
       (.I0(\out_h_0_reg_216_reg_n_5_[2] ),
        .I1(\out_h_0_reg_216_reg_n_5_[0] ),
        .I2(\out_h_0_reg_216_reg_n_5_[1] ),
        .I3(\out_h_0_reg_216_reg_n_5_[3] ),
        .I4(\out_h_0_reg_216_reg_n_5_[4] ),
        .O(out_h_fu_405_p2[4]));
  FDRE \out_h_reg_678_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_h_fu_405_p2[0]),
        .Q(out_h_reg_678[0]),
        .R(1'b0));
  FDRE \out_h_reg_678_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_h_fu_405_p2[1]),
        .Q(out_h_reg_678[1]),
        .R(1'b0));
  FDRE \out_h_reg_678_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_h_fu_405_p2[2]),
        .Q(out_h_reg_678[2]),
        .R(1'b0));
  FDRE \out_h_reg_678_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_h_fu_405_p2[3]),
        .Q(out_h_reg_678[3]),
        .R(1'b0));
  FDRE \out_h_reg_678_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_h_fu_405_p2[4]),
        .Q(out_h_reg_678[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \out_w_0_reg_228[4]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(\ap_CS_fsm[6]_i_2_n_5 ),
        .I2(\out_h_0_reg_216_reg_n_5_[3] ),
        .O(out_w_0_reg_2280));
  LUT3 #(
    .INIT(8'h80)) 
    \out_w_0_reg_228[4]_i_2 
       (.I0(grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0),
        .I1(zext_ln37_10_fu_469_p1[3]),
        .I2(zext_ln37_10_fu_469_p1[2]),
        .O(E));
  FDRE \out_w_0_reg_228_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_reg_691[0]),
        .Q(out_w_0_reg_228[0]),
        .R(out_w_0_reg_2280));
  FDRE \out_w_0_reg_228_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_reg_691[1]),
        .Q(out_w_0_reg_228[1]),
        .R(out_w_0_reg_2280));
  FDRE \out_w_0_reg_228_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_reg_691[2]),
        .Q(out_w_0_reg_228[2]),
        .R(out_w_0_reg_2280));
  FDRE \out_w_0_reg_228_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_reg_691[3]),
        .Q(out_w_0_reg_228[3]),
        .R(out_w_0_reg_2280));
  FDRE \out_w_0_reg_228_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_reg_691[4]),
        .Q(out_w_0_reg_228[4]),
        .R(out_w_0_reg_2280));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_691[0]_i_1 
       (.I0(out_w_0_reg_228[0]),
        .O(out_w_fu_435_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_691[1]_i_1 
       (.I0(out_w_0_reg_228[0]),
        .I1(out_w_0_reg_228[1]),
        .O(out_w_fu_435_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_691[2]_i_1 
       (.I0(out_w_0_reg_228[0]),
        .I1(out_w_0_reg_228[1]),
        .I2(out_w_0_reg_228[2]),
        .O(out_w_fu_435_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_691[3]_i_1 
       (.I0(out_w_0_reg_228[1]),
        .I1(out_w_0_reg_228[0]),
        .I2(out_w_0_reg_228[2]),
        .I3(out_w_0_reg_228[3]),
        .O(out_w_fu_435_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_w_reg_691[4]_i_1 
       (.I0(out_w_0_reg_228[2]),
        .I1(out_w_0_reg_228[0]),
        .I2(out_w_0_reg_228[1]),
        .I3(out_w_0_reg_228[3]),
        .I4(out_w_0_reg_228[4]),
        .O(out_w_fu_435_p2[4]));
  FDRE \out_w_reg_691_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(out_w_fu_435_p2[0]),
        .Q(out_w_reg_691[0]),
        .R(1'b0));
  FDRE \out_w_reg_691_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(out_w_fu_435_p2[1]),
        .Q(out_w_reg_691[1]),
        .R(1'b0));
  FDRE \out_w_reg_691_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(out_w_fu_435_p2[2]),
        .Q(out_w_reg_691[2]),
        .R(1'b0));
  FDRE \out_w_reg_691_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(out_w_fu_435_p2[3]),
        .Q(out_w_reg_691[3]),
        .R(1'b0));
  FDRE \out_w_reg_691_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(out_w_fu_435_p2[4]),
        .Q(out_w_reg_691[4]),
        .R(1'b0));
  FDRE \phi_mul2_reg_192_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_reg_629[1]),
        .Q(phi_mul2_reg_192[1]),
        .R(out_d_0_reg_168));
  FDRE \phi_mul2_reg_192_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_reg_629[2]),
        .Q(phi_mul2_reg_192[2]),
        .R(out_d_0_reg_168));
  FDRE \phi_mul2_reg_192_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_reg_629[3]),
        .Q(phi_mul2_reg_192[3]),
        .R(out_d_0_reg_168));
  FDRE \phi_mul2_reg_192_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_reg_629[4]),
        .Q(phi_mul2_reg_192[4]),
        .R(out_d_0_reg_168));
  FDRE \phi_mul2_reg_192_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_reg_629[5]),
        .Q(phi_mul2_reg_192[5]),
        .R(out_d_0_reg_168));
  FDRE \phi_mul2_reg_192_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_reg_629[6]),
        .Q(phi_mul2_reg_192[6]),
        .R(out_d_0_reg_168));
  FDRE \phi_mul2_reg_192_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_reg_629[7]),
        .Q(phi_mul2_reg_192[7]),
        .R(out_d_0_reg_168));
  FDRE \phi_mul2_reg_192_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_reg_629[8]),
        .Q(phi_mul2_reg_192[8]),
        .R(out_d_0_reg_168));
  FDRE \phi_mul_reg_180_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_1_reg_634[1]),
        .Q(phi_mul_reg_180[1]),
        .R(out_d_0_reg_168));
  FDRE \phi_mul_reg_180_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_1_reg_634[2]),
        .Q(phi_mul_reg_180[2]),
        .R(out_d_0_reg_168));
  FDRE \phi_mul_reg_180_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_1_reg_634[3]),
        .Q(phi_mul_reg_180[3]),
        .R(out_d_0_reg_168));
  FDRE \phi_mul_reg_180_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_1_reg_634[4]),
        .Q(phi_mul_reg_180[4]),
        .R(out_d_0_reg_168));
  FDRE \phi_mul_reg_180_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_1_reg_634[5]),
        .Q(phi_mul_reg_180[5]),
        .R(out_d_0_reg_168));
  FDRE \phi_mul_reg_180_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_1_reg_634[6]),
        .Q(phi_mul_reg_180[6]),
        .R(out_d_0_reg_168));
  FDRE \phi_mul_reg_180_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_1_reg_634[7]),
        .Q(phi_mul_reg_180[7]),
        .R(out_d_0_reg_168));
  FDRE \phi_mul_reg_180_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln22_1_reg_634[8]),
        .Q(phi_mul_reg_180[8]),
        .R(out_d_0_reg_168));
  LUT6 #(
    .INIT(64'hEEEEE888E8888888)) 
    q0_reg_i_10
       (.I0(i_0_reg_204[2]),
        .I1(\out_d_0_reg_168_reg_n_5_[2] ),
        .I2(i_0_reg_204[0]),
        .I3(\out_d_0_reg_168_reg_n_5_[0] ),
        .I4(\out_d_0_reg_168_reg_n_5_[1] ),
        .I5(i_0_reg_204[1]),
        .O(q0_reg_i_10_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_1__1
       (.I0(grp_depthwise_conv2d_fix_2_fu_449_bias_ce0),
        .I1(Q[1]),
        .O(SeparableConv2D_1_w_1_ce0));
  LUT2 #(
    .INIT(4'h8)) 
    q0_reg_i_1__2
       (.I0(grp_depthwise_conv2d_fix_2_fu_449_bias_ce0),
        .I1(Q[3]),
        .O(SeparableConv2D_4_w_1_ce0));
  CARRY4 q0_reg_i_2
       (.CI(q0_reg_i_3_n_5),
        .CO({NLW_q0_reg_i_2_CO_UNCONNECTED[3:1],\zext_ln26_reg_647_reg[4]_0 [7]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_q0_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 q0_reg_i_3
       (.CI(1'b0),
        .CO({q0_reg_i_3_n_5,q0_reg_i_3_n_6,q0_reg_i_3_n_7,q0_reg_i_3_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln26_reg_647[4:3]}),
        .O({\zext_ln26_reg_647_reg[4]_0 [6:4],NLW_q0_reg_i_3_O_UNCONNECTED[0]}),
        .S({zext_ln26_reg_647[6:5],q0_reg_i_8_n_5,q0_reg_i_9_n_5}));
  LUT4 #(
    .INIT(16'h6996)) 
    q0_reg_i_4
       (.I0(\out_d_0_reg_168_reg_n_5_[3] ),
        .I1(i_0_reg_204[3]),
        .I2(q0_reg_i_10_n_5),
        .I3(zext_ln26_reg_647[3]),
        .O(\zext_ln26_reg_647_reg[4]_0 [3]));
  LUT6 #(
    .INIT(64'hF880077F077FF880)) 
    q0_reg_i_5
       (.I0(i_0_reg_204[0]),
        .I1(\out_d_0_reg_168_reg_n_5_[0] ),
        .I2(\out_d_0_reg_168_reg_n_5_[1] ),
        .I3(i_0_reg_204[1]),
        .I4(i_0_reg_204[2]),
        .I5(\out_d_0_reg_168_reg_n_5_[2] ),
        .O(\zext_ln26_reg_647_reg[4]_0 [2]));
  LUT4 #(
    .INIT(16'h8778)) 
    q0_reg_i_6
       (.I0(\out_d_0_reg_168_reg_n_5_[0] ),
        .I1(i_0_reg_204[0]),
        .I2(i_0_reg_204[1]),
        .I3(\out_d_0_reg_168_reg_n_5_[1] ),
        .O(\zext_ln26_reg_647_reg[4]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_7
       (.I0(\out_d_0_reg_168_reg_n_5_[0] ),
        .I1(i_0_reg_204[0]),
        .O(\zext_ln26_reg_647_reg[4]_0 [0]));
  LUT5 #(
    .INIT(32'hA995566A)) 
    q0_reg_i_8
       (.I0(\out_d_0_reg_168_reg_n_5_[4] ),
        .I1(i_0_reg_204[3]),
        .I2(\out_d_0_reg_168_reg_n_5_[3] ),
        .I3(q0_reg_i_10_n_5),
        .I4(zext_ln26_reg_647[4]),
        .O(q0_reg_i_8_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    q0_reg_i_9
       (.I0(\out_d_0_reg_168_reg_n_5_[3] ),
        .I1(i_0_reg_204[3]),
        .I2(q0_reg_i_10_n_5),
        .I3(zext_ln26_reg_647[3]),
        .O(q0_reg_i_9_n_5));
  MUXF7 ram_reg_0_i_1
       (.I0(ram_reg_0_i_20_n_5),
        .I1(ram_reg_0_12),
        .O(\ap_CS_fsm_reg[7]_0 ),
        .S(ram_reg_0));
  MUXF7 ram_reg_0_i_10
       (.I0(ram_reg_0_i_39__0_n_5),
        .I1(ram_reg_0_4),
        .O(ADDRARDADDR[4]),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_102
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[1]),
        .I3(grp_padding2d_fix16_fu_431_output_r_address0[0]),
        .I4(ram_reg_0_i_30_0[0]),
        .I5(MemBank_B_address010_out),
        .O(ram_reg_0_i_102_n_5));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_102__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[1]),
        .I3(ram_reg_0_i_30__0[1]),
        .I4(ram_reg_0_i_34__0[1]),
        .I5(MemBank_B_address010_out),
        .O(\ap_CS_fsm_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_105__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[0]),
        .I3(ram_reg_0_i_30__0[0]),
        .I4(ram_reg_0_i_34__0[0]),
        .I5(MemBank_B_address010_out),
        .O(\ap_CS_fsm_reg[13] ));
  MUXF7 ram_reg_0_i_11
       (.I0(ram_reg_0_i_41__0_n_5),
        .I1(ram_reg_0_3),
        .O(ADDRARDADDR[3]),
        .S(ram_reg_0));
  MUXF7 ram_reg_0_i_12
       (.I0(ram_reg_0_i_43__0_n_5),
        .I1(ram_reg_0_2),
        .O(ADDRARDADDR[2]),
        .S(ram_reg_0));
  MUXF7 ram_reg_0_i_13
       (.I0(ram_reg_0_i_45__0_n_5),
        .I1(ram_reg_0_1),
        .O(ADDRARDADDR[1]),
        .S(ram_reg_0));
  MUXF7 ram_reg_0_i_14
       (.I0(ram_reg_0_i_47__0_n_5),
        .I1(ram_reg_0_0),
        .O(ADDRARDADDR[0]),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'h00D000DD000000DD)) 
    ram_reg_0_i_20
       (.I0(ram_reg_0_11),
        .I1(ram_reg_0_i_62_n_5),
        .I2(MemBank_B_address011_out),
        .I3(ram_reg_0_31),
        .I4(ram_reg_0_32),
        .I5(ram_reg_0_33[1]),
        .O(ram_reg_0_i_20_n_5));
  LUT6 #(
    .INIT(64'h00A200F3000000F3)) 
    ram_reg_0_i_20__0
       (.I0(MemBank_B_address011_out),
        .I1(ram_reg_0_11),
        .I2(ram_reg_0_i_61__0_n_5),
        .I3(ram_reg_0_34),
        .I4(ram_reg_0_32),
        .I5(ram_reg_0_33[0]),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00000000AA02A800)) 
    ram_reg_0_i_23
       (.I0(ram_reg_0_11),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[13]),
        .I4(grp_padding2d_fix16_fu_431_output_r_address0[12]),
        .I5(MemBank_B_address010_out),
        .O(\ap_CS_fsm_reg[37]_0 ));
  LUT6 #(
    .INIT(64'h00000000AA02A800)) 
    ram_reg_0_i_26
       (.I0(ram_reg_0_11),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[12]),
        .I4(grp_padding2d_fix16_fu_431_output_r_address0[11]),
        .I5(MemBank_B_address010_out),
        .O(\ap_CS_fsm_reg[37] ));
  LUT5 #(
    .INIT(32'h00008F88)) 
    ram_reg_0_i_30
       (.I0(ram_reg_0_9),
        .I1(ram_reg_0_10),
        .I2(ram_reg_0_i_75_n_5),
        .I3(ram_reg_0_11),
        .I4(ram_reg_0),
        .O(\ap_CS_fsm_reg[31] ));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_31__0
       (.I0(ram_reg_0_10),
        .I1(ram_reg_0_29),
        .I2(ram_reg_0_11),
        .I3(ram_reg_0_i_77_n_5),
        .I4(ram_reg_0_30),
        .O(ram_reg_0_i_31__0_n_5));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_33__0
       (.I0(ram_reg_0_10),
        .I1(ram_reg_0_27),
        .I2(ram_reg_0_11),
        .I3(ram_reg_0_i_81_n_5),
        .I4(ram_reg_0_28),
        .O(ram_reg_0_i_33__0_n_5));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_35__0
       (.I0(ram_reg_0_10),
        .I1(ram_reg_0_25),
        .I2(ram_reg_0_11),
        .I3(ram_reg_0_i_84_n_5),
        .I4(ram_reg_0_26),
        .O(ram_reg_0_i_35__0_n_5));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_37__0
       (.I0(ram_reg_0_10),
        .I1(ram_reg_0_23),
        .I2(ram_reg_0_11),
        .I3(ram_reg_0_i_87_n_5),
        .I4(ram_reg_0_24),
        .O(ram_reg_0_i_37__0_n_5));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_39__0
       (.I0(ram_reg_0_10),
        .I1(ram_reg_0_21),
        .I2(ram_reg_0_11),
        .I3(ram_reg_0_i_90__0_n_5),
        .I4(ram_reg_0_22),
        .O(ram_reg_0_i_39__0_n_5));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_41__0
       (.I0(ram_reg_0_10),
        .I1(ram_reg_0_19),
        .I2(ram_reg_0_11),
        .I3(ram_reg_0_i_93_n_5),
        .I4(ram_reg_0_20),
        .O(ram_reg_0_i_41__0_n_5));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_43__0
       (.I0(ram_reg_0_10),
        .I1(ram_reg_0_17),
        .I2(ram_reg_0_11),
        .I3(ram_reg_0_i_96_n_5),
        .I4(ram_reg_0_18),
        .O(ram_reg_0_i_43__0_n_5));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_45__0
       (.I0(ram_reg_0_10),
        .I1(ram_reg_0_15),
        .I2(ram_reg_0_11),
        .I3(ram_reg_0_i_99_n_5),
        .I4(ram_reg_0_16),
        .O(ram_reg_0_i_45__0_n_5));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_47__0
       (.I0(ram_reg_0_10),
        .I1(ram_reg_0_13),
        .I2(ram_reg_0_11),
        .I3(ram_reg_0_i_102_n_5),
        .I4(ram_reg_0_14),
        .O(ram_reg_0_i_47__0_n_5));
  MUXF7 ram_reg_0_i_6
       (.I0(ram_reg_0_i_31__0_n_5),
        .I1(ram_reg_0_8),
        .O(ADDRARDADDR[8]),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'hCCCCAAF0CCCCAA00)) 
    ram_reg_0_i_61__0
       (.I0(grp_depthwise_conv2d_fix_2_fu_449_output_r_ce0),
        .I1(output_r_ce0),
        .I2(MemBank_B_ce01),
        .I3(MemBank_B_address01),
        .I4(MemBank_B_address010_out),
        .I5(ram_reg_0_i_20__0_0),
        .O(ram_reg_0_i_61__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAA5400)) 
    ram_reg_0_i_62
       (.I0(MemBank_B_address010_out),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_ce0),
        .I4(input_r_ce0),
        .I5(ram_reg_0_i_20_0),
        .O(ram_reg_0_i_62_n_5));
  MUXF7 ram_reg_0_i_7
       (.I0(ram_reg_0_i_33__0_n_5),
        .I1(ram_reg_0_7),
        .O(ADDRARDADDR[7]),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA00A802AA)) 
    ram_reg_0_i_70__0
       (.I0(ram_reg_0_11),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[11]),
        .I4(ram_reg_0_i_30__0[10]),
        .I5(MemBank_B_address010_out),
        .O(\ap_CS_fsm_reg[37]_1 ));
  LUT6 #(
    .INIT(64'h0000000044044000)) 
    ram_reg_0_i_72__0
       (.I0(ram_reg_0),
        .I1(ram_reg_0_11),
        .I2(MemBank_B_address01),
        .I3(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[11]),
        .I4(grp_padding2d_fix16_fu_431_output_r_address0[10]),
        .I5(MemBank_B_address010_out),
        .O(add_ln37_4_fu_544_p2_0));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_75
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[10]),
        .I3(grp_padding2d_fix16_fu_431_output_r_address0[9]),
        .I4(ram_reg_0_i_30_0[9]),
        .I5(MemBank_B_address010_out),
        .O(ram_reg_0_i_75_n_5));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_76__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[9]),
        .I3(ram_reg_0_i_30__0[9]),
        .I4(ram_reg_0_i_34__0[9]),
        .I5(MemBank_B_address010_out),
        .O(\ap_CS_fsm_reg[13]_8 ));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_77
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[9]),
        .I3(grp_padding2d_fix16_fu_431_output_r_address0[8]),
        .I4(ram_reg_0_i_30_0[8]),
        .I5(MemBank_B_address010_out),
        .O(ram_reg_0_i_77_n_5));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_79__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[8]),
        .I3(ram_reg_0_i_30__0[8]),
        .I4(ram_reg_0_i_34__0[8]),
        .I5(MemBank_B_address010_out),
        .O(\ap_CS_fsm_reg[13]_7 ));
  MUXF7 ram_reg_0_i_8
       (.I0(ram_reg_0_i_35__0_n_5),
        .I1(ram_reg_0_6),
        .O(ADDRARDADDR[6]),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_81
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[8]),
        .I3(grp_padding2d_fix16_fu_431_output_r_address0[7]),
        .I4(ram_reg_0_i_30_0[7]),
        .I5(MemBank_B_address010_out),
        .O(ram_reg_0_i_81_n_5));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_82__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[7]),
        .I3(ram_reg_0_i_30__0[7]),
        .I4(ram_reg_0_i_34__0[7]),
        .I5(MemBank_B_address010_out),
        .O(\ap_CS_fsm_reg[13]_6 ));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_84
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[7]),
        .I3(grp_padding2d_fix16_fu_431_output_r_address0[6]),
        .I4(ram_reg_0_i_30_0[6]),
        .I5(MemBank_B_address010_out),
        .O(ram_reg_0_i_84_n_5));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_85__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[6]),
        .I3(ram_reg_0_i_30__0[6]),
        .I4(ram_reg_0_i_34__0[6]),
        .I5(MemBank_B_address010_out),
        .O(\ap_CS_fsm_reg[13]_5 ));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_87
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[6]),
        .I3(grp_padding2d_fix16_fu_431_output_r_address0[5]),
        .I4(ram_reg_0_i_30_0[5]),
        .I5(MemBank_B_address010_out),
        .O(ram_reg_0_i_87_n_5));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_88__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[5]),
        .I3(ram_reg_0_i_30__0[5]),
        .I4(ram_reg_0_i_34__0[5]),
        .I5(MemBank_B_address010_out),
        .O(\ap_CS_fsm_reg[13]_4 ));
  MUXF7 ram_reg_0_i_9
       (.I0(ram_reg_0_i_37__0_n_5),
        .I1(ram_reg_0_5),
        .O(ADDRARDADDR[5]),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_90__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[5]),
        .I3(grp_padding2d_fix16_fu_431_output_r_address0[4]),
        .I4(ram_reg_0_i_30_0[4]),
        .I5(MemBank_B_address010_out),
        .O(ram_reg_0_i_90__0_n_5));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_92__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[4]),
        .I3(ram_reg_0_i_30__0[4]),
        .I4(ram_reg_0_i_34__0[4]),
        .I5(MemBank_B_address010_out),
        .O(\ap_CS_fsm_reg[13]_3 ));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_93
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[4]),
        .I3(grp_padding2d_fix16_fu_431_output_r_address0[3]),
        .I4(ram_reg_0_i_30_0[3]),
        .I5(MemBank_B_address010_out),
        .O(ram_reg_0_i_93_n_5));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_95__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[3]),
        .I3(ram_reg_0_i_30__0[3]),
        .I4(ram_reg_0_i_34__0[3]),
        .I5(MemBank_B_address010_out),
        .O(\ap_CS_fsm_reg[13]_2 ));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_96
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[3]),
        .I3(grp_padding2d_fix16_fu_431_output_r_address0[2]),
        .I4(ram_reg_0_i_30_0[2]),
        .I5(MemBank_B_address010_out),
        .O(ram_reg_0_i_96_n_5));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_98__0
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[2]),
        .I3(ram_reg_0_i_30__0[2]),
        .I4(ram_reg_0_i_34__0[2]),
        .I5(MemBank_B_address010_out),
        .O(\ap_CS_fsm_reg[13]_1 ));
  LUT6 #(
    .INIT(64'h0000FFFF0E1F0E1F)) 
    ram_reg_0_i_99
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0[2]),
        .I3(grp_padding2d_fix16_fu_431_output_r_address0[1]),
        .I4(ram_reg_0_i_30_0[1]),
        .I5(MemBank_B_address010_out),
        .O(ram_reg_0_i_99_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln37_reg_709[1]_i_1 
       (.I0(zext_ln37_10_fu_469_p1[2]),
        .I1(zext_ln37_10_fu_469_p1[3]),
        .O(k_h_fu_451_p2));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln37_reg_709[2]_i_1 
       (.I0(zext_ln37_10_fu_469_p1[3]),
        .I1(zext_ln37_10_fu_469_p1[2]),
        .O(\sub_ln37_reg_709[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sub_ln37_reg_709[3]_i_1 
       (.I0(zext_ln37_10_fu_469_p1[2]),
        .I1(zext_ln37_10_fu_469_p1[3]),
        .O(\sub_ln37_reg_709[3]_i_1_n_5 ));
  FDRE \sub_ln37_reg_709_reg[0] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2611),
        .D(zext_ln37_10_fu_469_p1[2]),
        .Q(sub_ln37_reg_709[0]),
        .R(1'b0));
  FDRE \sub_ln37_reg_709_reg[1] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2611),
        .D(k_h_fu_451_p2),
        .Q(sub_ln37_reg_709[1]),
        .R(1'b0));
  FDRE \sub_ln37_reg_709_reg[2] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2611),
        .D(\sub_ln37_reg_709[2]_i_1_n_5 ),
        .Q(sub_ln37_reg_709[2]),
        .R(1'b0));
  FDRE \sub_ln37_reg_709_reg[3] 
       (.C(ap_clk),
        .CE(buffer_1_reg_2611),
        .D(\sub_ln37_reg_709[3]_i_1_n_5 ),
        .Q(sub_ln37_reg_709[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \zext_ln26_reg_647[6]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_168_reg_n_5_[1] ),
        .I2(\out_d_0_reg_168_reg_n_5_[0] ),
        .I3(\out_d_0_reg_168_reg_n_5_[4] ),
        .I4(\out_d_0_reg_168_reg_n_5_[2] ),
        .I5(\out_d_0_reg_168_reg_n_5_[3] ),
        .O(i_0_reg_2040));
  FDRE \zext_ln26_reg_647_reg[3] 
       (.C(ap_clk),
        .CE(i_0_reg_2040),
        .D(\out_d_0_reg_168_reg_n_5_[0] ),
        .Q(zext_ln26_reg_647[3]),
        .R(1'b0));
  FDRE \zext_ln26_reg_647_reg[4] 
       (.C(ap_clk),
        .CE(i_0_reg_2040),
        .D(\out_d_0_reg_168_reg_n_5_[1] ),
        .Q(zext_ln26_reg_647[4]),
        .R(1'b0));
  FDRE \zext_ln26_reg_647_reg[5] 
       (.C(ap_clk),
        .CE(i_0_reg_2040),
        .D(\out_d_0_reg_168_reg_n_5_[2] ),
        .Q(zext_ln26_reg_647[5]),
        .R(1'b0));
  FDRE \zext_ln26_reg_647_reg[6] 
       (.C(ap_clk),
        .CE(i_0_reg_2040),
        .D(\out_d_0_reg_168_reg_n_5_[3] ),
        .Q(zext_ln26_reg_647[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "depthwise_conv2d_fix_2_empty" *) 
module design_1_network_0_0_depthwise_conv2d_fix_2_empty
   (q00,
    Q,
    p,
    p_0,
    ap_clk,
    kernel_0_q0);
  output [14:0]q00;
  input [3:0]Q;
  input [3:0]p;
  input [1:0]p_0;
  input ap_clk;
  input [14:0]kernel_0_q0;

  wire [3:0]Q;
  wire ap_clk;
  wire [14:0]kernel_0_q0;
  wire [3:0]p;
  wire [1:0]p_0;
  wire [14:0]q00;

  design_1_network_0_0_depthwise_conv2d_fix_2_empty_ram depthwise_conv2d_fix_2_empty_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .kernel_0_q0(kernel_0_q0),
        .p(p),
        .p_0(p_0),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "depthwise_conv2d_fix_2_empty" *) 
module design_1_network_0_0_depthwise_conv2d_fix_2_empty_17
   (q00,
    Q,
    p,
    p_0,
    ap_clk,
    kernel_0_q0);
  output [14:0]q00;
  input [3:0]Q;
  input [1:0]p;
  input [3:0]p_0;
  input ap_clk;
  input [14:0]kernel_0_q0;

  wire [3:0]Q;
  wire ap_clk;
  wire [14:0]kernel_0_q0;
  wire [1:0]p;
  wire [3:0]p_0;
  wire [14:0]q00;

  design_1_network_0_0_depthwise_conv2d_fix_2_empty_ram_20 depthwise_conv2d_fix_2_empty_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .kernel_0_q0(kernel_0_q0),
        .p(p),
        .p_0(p_0),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "depthwise_conv2d_fix_2_empty_ram" *) 
module design_1_network_0_0_depthwise_conv2d_fix_2_empty_ram
   (q00,
    Q,
    p,
    p_0,
    ap_clk,
    kernel_0_q0);
  output [14:0]q00;
  input [3:0]Q;
  input [3:0]p;
  input [1:0]p_0;
  input ap_clk;
  input [14:0]kernel_0_q0;

  wire [3:0]Q;
  wire [3:0]addr0;
  wire ap_clk;
  wire [14:0]kernel_0_q0;
  wire [3:0]p;
  wire [1:0]p_0;
  wire [14:0]q00;

  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_0_0_i_2
       (.I0(Q[0]),
        .I1(p[0]),
        .I2(p_0[1]),
        .O(addr0[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_0_0_i_3
       (.I0(Q[1]),
        .I1(p[1]),
        .I2(p_0[1]),
        .O(addr0[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_0_0_i_4
       (.I0(Q[2]),
        .I1(p[2]),
        .I2(p_0[1]),
        .O(addr0[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_15_0_0_i_5
       (.I0(Q[3]),
        .I1(p[3]),
        .I2(p_0[1]),
        .O(addr0[3]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0[0]));
endmodule

(* ORIG_REF_NAME = "depthwise_conv2d_fix_2_empty_ram" *) 
module design_1_network_0_0_depthwise_conv2d_fix_2_empty_ram_20
   (q00,
    Q,
    p,
    p_0,
    ap_clk,
    kernel_0_q0);
  output [14:0]q00;
  input [3:0]Q;
  input [1:0]p;
  input [3:0]p_0;
  input ap_clk;
  input [14:0]kernel_0_q0;

  wire [3:0]Q;
  wire [3:0]addr0;
  wire ap_clk;
  wire [14:0]kernel_0_q0;
  wire [1:0]p;
  wire [3:0]p_0;
  wire [14:0]q00;

  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_2__0
       (.I0(Q[0]),
        .I1(p[1]),
        .I2(p_0[0]),
        .O(addr0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_3__0
       (.I0(Q[1]),
        .I1(p[1]),
        .I2(p_0[1]),
        .O(addr0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_4__0
       (.I0(Q[2]),
        .I1(p[1]),
        .I2(p_0[2]),
        .O(addr0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_5__0
       (.I0(Q[3]),
        .I1(p[1]),
        .I2(p_0[3]),
        .O(addr0[3]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(kernel_0_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p[0]));
endmodule

(* ORIG_REF_NAME = "max_pooling2d_fix16" *) 
module design_1_network_0_0_max_pooling2d_fix16
   (\ap_CS_fsm_reg[5]_0 ,
    E,
    grp_max_pooling2d_fix16_fu_517_input_r_address0,
    ADDRARDADDR,
    \ap_CS_fsm_reg[16] ,
    D,
    \buffer_fu_60_reg[15]_0 ,
    ap_clk,
    Q,
    grp_max_pooling2d_fix16_fu_517_ap_start_reg,
    CO,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    input_r_address0,
    ram_reg_0_i_30__0_0,
    MemBank_B_address011_out,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    ram_reg_0_19,
    ram_reg_0_20,
    ram_reg_0_21,
    ram_reg_0_22,
    ram_reg_0_23,
    ram_reg_0_24,
    ram_reg_0_25,
    ram_reg_0_26,
    ram_reg_0_27,
    ram_reg_0_28,
    ram_reg_0_29,
    ram_reg_0_30,
    ram_reg_0_31,
    ram_reg_0_32,
    ram_reg_0_33,
    ram_reg_0_34,
    ram_reg_0_35,
    ram_reg_0_36,
    ram_reg_0_37,
    SR,
    q0);
  output [1:0]\ap_CS_fsm_reg[5]_0 ;
  output [0:0]E;
  output [13:0]grp_max_pooling2d_fix16_fu_517_input_r_address0;
  output [11:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[16] ;
  output [3:0]D;
  output [15:0]\buffer_fu_60_reg[15]_0 ;
  input ap_clk;
  input [6:0]Q;
  input grp_max_pooling2d_fix16_fu_517_ap_start_reg;
  input [0:0]CO;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input [11:0]input_r_address0;
  input [11:0]ram_reg_0_i_30__0_0;
  input MemBank_B_address011_out;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input ram_reg_0_19;
  input ram_reg_0_20;
  input ram_reg_0_21;
  input ram_reg_0_22;
  input ram_reg_0_23;
  input ram_reg_0_24;
  input ram_reg_0_25;
  input ram_reg_0_26;
  input ram_reg_0_27;
  input ram_reg_0_28;
  input ram_reg_0_29;
  input ram_reg_0_30;
  input ram_reg_0_31;
  input ram_reg_0_32;
  input ram_reg_0_33;
  input ram_reg_0_34;
  input ram_reg_0_35;
  input [1:0]ram_reg_0_36;
  input ram_reg_0_37;
  input [0:0]SR;
  input [15:0]q0;

  wire [8:0]A;
  wire [11:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire MemBank_B_address011_out;
  wire [6:0]Q;
  wire [0:0]SR;
  wire add_ln31_fu_373_p2_i_2_n_10;
  wire add_ln31_fu_373_p2_i_2_n_11;
  wire add_ln31_fu_373_p2_i_2_n_12;
  wire add_ln31_fu_373_p2_i_2_n_6;
  wire add_ln31_fu_373_p2_i_2_n_7;
  wire add_ln31_fu_373_p2_i_2_n_8;
  wire add_ln31_fu_373_p2_i_2_n_9;
  wire add_ln31_fu_373_p2_i_3_n_10;
  wire add_ln31_fu_373_p2_i_3_n_11;
  wire add_ln31_fu_373_p2_i_3_n_12;
  wire add_ln31_fu_373_p2_i_3_n_5;
  wire add_ln31_fu_373_p2_i_3_n_6;
  wire add_ln31_fu_373_p2_i_3_n_7;
  wire add_ln31_fu_373_p2_i_3_n_8;
  wire add_ln31_fu_373_p2_i_3_n_9;
  wire add_ln31_fu_373_p2_i_4_n_5;
  wire add_ln31_fu_373_p2_i_5_n_5;
  wire add_ln31_fu_373_p2_i_6_n_5;
  wire add_ln31_fu_373_p2_i_7_n_5;
  wire \ap_CS_fsm[6]_i_1__5_n_5 ;
  wire \ap_CS_fsm_reg[16] ;
  wire [1:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_clk;
  wire buffer_fu_60;
  wire [15:0]\buffer_fu_60_reg[15]_0 ;
  wire [4:3]empty_50_reg_488;
  wire \empty_50_reg_488[3]_i_1_n_5 ;
  wire \empty_50_reg_488[4]_i_1_n_5 ;
  wire grp_max_pooling2d_fix16_fu_517_ap_ready;
  wire grp_max_pooling2d_fix16_fu_517_ap_start_reg;
  wire [13:0]grp_max_pooling2d_fix16_fu_517_input_r_address0;
  wire [4:4]grp_max_pooling2d_fix16_fu_517_input_width;
  wire [11:0]grp_max_pooling2d_fix16_fu_517_output_r_address0;
  wire icmp_ln16_fu_264_p2;
  wire icmp_ln18_fu_306_p2;
  wire in_h_0_reg_1770;
  wire \in_h_0_reg_177[0]_i_1_n_5 ;
  wire \in_h_0_reg_177[1]_i_1_n_5 ;
  wire \in_h_0_reg_177_reg_n_5_[0] ;
  wire \in_h_0_reg_177_reg_n_5_[1] ;
  wire [1:0]in_h_reg_555;
  wire \in_h_reg_555[0]_i_1_n_5 ;
  wire \in_h_reg_555[1]_i_1_n_5 ;
  wire in_w_0_reg_1880;
  wire \in_w_0_reg_188[0]_i_1_n_5 ;
  wire \in_w_0_reg_188[1]_i_1_n_5 ;
  wire \in_w_0_reg_188_reg_n_5_[0] ;
  wire \in_w_0_reg_188_reg_n_5_[1] ;
  wire [1:0]in_w_reg_573;
  wire \in_w_reg_573[0]_i_1_n_5 ;
  wire \in_w_reg_573[1]_i_1_n_5 ;
  wire [11:0]input_r_address0;
  wire [7:0]next_mul5_fu_243_p2;
  wire [7:0]next_mul5_reg_493;
  wire \next_mul5_reg_493[3]_i_2_n_5 ;
  wire \next_mul5_reg_493[3]_i_3_n_5 ;
  wire \next_mul5_reg_493[3]_i_4_n_5 ;
  wire \next_mul5_reg_493[3]_i_5_n_5 ;
  wire \next_mul5_reg_493_reg[3]_i_1_n_5 ;
  wire \next_mul5_reg_493_reg[3]_i_1_n_6 ;
  wire \next_mul5_reg_493_reg[3]_i_1_n_7 ;
  wire \next_mul5_reg_493_reg[3]_i_1_n_8 ;
  wire \next_mul5_reg_493_reg[7]_i_1_n_6 ;
  wire \next_mul5_reg_493_reg[7]_i_1_n_7 ;
  wire \next_mul5_reg_493_reg[7]_i_1_n_8 ;
  wire [8:1]next_mul_fu_248_p2;
  wire [8:1]next_mul_reg_498;
  wire \next_mul_reg_498[4]_i_2_n_5 ;
  wire \next_mul_reg_498[4]_i_3_n_5 ;
  wire \next_mul_reg_498[4]_i_4_n_5 ;
  wire \next_mul_reg_498[4]_i_5_n_5 ;
  wire \next_mul_reg_498_reg[4]_i_1_n_5 ;
  wire \next_mul_reg_498_reg[4]_i_1_n_6 ;
  wire \next_mul_reg_498_reg[4]_i_1_n_7 ;
  wire \next_mul_reg_498_reg[4]_i_1_n_8 ;
  wire \next_mul_reg_498_reg[8]_i_1_n_6 ;
  wire \next_mul_reg_498_reg[8]_i_1_n_7 ;
  wire \next_mul_reg_498_reg[8]_i_1_n_8 ;
  wire out_d_0_reg_120;
  wire \out_d_0_reg_120_reg_n_5_[0] ;
  wire \out_d_0_reg_120_reg_n_5_[1] ;
  wire \out_d_0_reg_120_reg_n_5_[2] ;
  wire \out_d_0_reg_120_reg_n_5_[3] ;
  wire \out_d_0_reg_120_reg_n_5_[4] ;
  wire [4:0]out_d_fu_258_p2;
  wire [4:0]out_d_reg_506;
  wire out_h_0_reg_1550;
  wire \out_h_0_reg_155[3]_i_3_n_5 ;
  wire [3:0]out_h_fu_269_p2;
  wire [3:0]out_h_reg_514;
  wire out_w_0_reg_1660;
  wire [3:0]out_w_fu_311_p2;
  wire [3:0]out_w_reg_532;
  wire [7:0]phi_mul4_reg_143;
  wire [8:1]phi_mul_reg_131;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_19;
  wire ram_reg_0_2;
  wire ram_reg_0_20;
  wire ram_reg_0_21;
  wire ram_reg_0_22;
  wire ram_reg_0_23;
  wire ram_reg_0_24;
  wire ram_reg_0_25;
  wire ram_reg_0_26;
  wire ram_reg_0_27;
  wire ram_reg_0_28;
  wire ram_reg_0_29;
  wire ram_reg_0_3;
  wire ram_reg_0_30;
  wire ram_reg_0_31;
  wire ram_reg_0_32;
  wire ram_reg_0_33;
  wire ram_reg_0_34;
  wire ram_reg_0_35;
  wire [1:0]ram_reg_0_36;
  wire ram_reg_0_37;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_101__0_n_5;
  wire ram_reg_0_i_104__0_n_5;
  wire ram_reg_0_i_106_n_5;
  wire ram_reg_0_i_106_n_6;
  wire ram_reg_0_i_106_n_7;
  wire ram_reg_0_i_106_n_8;
  wire ram_reg_0_i_128__0_n_5;
  wire ram_reg_0_i_128__0_n_6;
  wire ram_reg_0_i_128__0_n_7;
  wire ram_reg_0_i_128__0_n_8;
  wire ram_reg_0_i_138_n_5;
  wire ram_reg_0_i_138_n_6;
  wire ram_reg_0_i_138_n_7;
  wire ram_reg_0_i_138_n_8;
  wire ram_reg_0_i_158_n_5;
  wire ram_reg_0_i_159_n_5;
  wire ram_reg_0_i_160__0_n_5;
  wire ram_reg_0_i_161__0_n_5;
  wire ram_reg_0_i_162__0_n_5;
  wire ram_reg_0_i_163__0_n_5;
  wire ram_reg_0_i_164__0_n_5;
  wire ram_reg_0_i_200_n_5;
  wire ram_reg_0_i_201_n_5;
  wire ram_reg_0_i_202_n_5;
  wire [11:0]ram_reg_0_i_30__0_0;
  wire ram_reg_0_i_30__0_n_5;
  wire ram_reg_0_i_32__0_n_5;
  wire ram_reg_0_i_34__0_n_5;
  wire ram_reg_0_i_36__0_n_5;
  wire ram_reg_0_i_38__0_n_5;
  wire ram_reg_0_i_40__0_n_5;
  wire ram_reg_0_i_42__0_n_5;
  wire ram_reg_0_i_44__0_n_5;
  wire ram_reg_0_i_46__0_n_5;
  wire ram_reg_0_i_48__0_n_5;
  wire ram_reg_0_i_50__0_n_5;
  wire ram_reg_0_i_52__0_n_5;
  wire ram_reg_0_i_69__0_n_5;
  wire ram_reg_0_i_70_n_8;
  wire ram_reg_0_i_73__0_n_5;
  wire ram_reg_0_i_75__0_n_5;
  wire ram_reg_0_i_78__0_n_5;
  wire ram_reg_0_i_81__0_n_5;
  wire ram_reg_0_i_84__0_n_5;
  wire ram_reg_0_i_87__0_n_5;
  wire ram_reg_0_i_91__0_n_5;
  wire ram_reg_0_i_94__0_n_5;
  wire ram_reg_0_i_97__0_n_5;
  wire [4:1]shl_ln23_1_fu_321_p3;
  wire [4:1]shl_ln_fu_279_p3;
  wire tmp1_reg_560_reg_i_10_n_5;
  wire tmp1_reg_560_reg_i_11_n_5;
  wire tmp1_reg_560_reg_i_12_n_5;
  wire tmp1_reg_560_reg_i_13_n_5;
  wire tmp1_reg_560_reg_i_14_n_5;
  wire tmp1_reg_560_reg_i_15_n_5;
  wire tmp1_reg_560_reg_i_5_n_5;
  wire tmp1_reg_560_reg_i_5_n_6;
  wire tmp1_reg_560_reg_i_5_n_7;
  wire tmp1_reg_560_reg_i_5_n_8;
  wire tmp1_reg_560_reg_i_6_n_5;
  wire tmp1_reg_560_reg_i_6_n_6;
  wire tmp1_reg_560_reg_i_6_n_7;
  wire tmp1_reg_560_reg_i_6_n_8;
  wire tmp1_reg_560_reg_i_7_n_5;
  wire tmp1_reg_560_reg_i_8_n_5;
  wire tmp1_reg_560_reg_i_9_n_5;
  wire tmp1_reg_560_reg_n_100;
  wire tmp1_reg_560_reg_n_101;
  wire tmp1_reg_560_reg_n_102;
  wire tmp1_reg_560_reg_n_103;
  wire tmp1_reg_560_reg_n_104;
  wire tmp1_reg_560_reg_n_105;
  wire tmp1_reg_560_reg_n_106;
  wire tmp1_reg_560_reg_n_107;
  wire tmp1_reg_560_reg_n_108;
  wire tmp1_reg_560_reg_n_109;
  wire tmp1_reg_560_reg_n_110;
  wire tmp1_reg_560_reg_n_97;
  wire tmp1_reg_560_reg_n_98;
  wire tmp1_reg_560_reg_n_99;
  wire trunc_ln20_reg_547;
  wire \trunc_ln20_reg_547[0]_i_1_n_5 ;
  wire trunc_ln22_reg_565;
  wire \trunc_ln22_reg_565[0]_i_1_n_5 ;
  wire [4:1]zext_ln23_2_reg_519;
  wire [4:1]zext_ln23_4_reg_542;
  wire NLW_add_ln31_fu_373_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln31_fu_373_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln31_fu_373_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln31_fu_373_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln31_fu_373_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln31_fu_373_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln31_fu_373_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln31_fu_373_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln31_fu_373_p2_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_add_ln31_fu_373_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln31_fu_373_p2_PCOUT_UNCONNECTED;
  wire [3:3]NLW_add_ln31_fu_373_p2_i_2_CO_UNCONNECTED;
  wire [3:3]\NLW_next_mul5_reg_493_reg[7]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_next_mul_reg_498_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_498_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]NLW_ram_reg_0_i_70_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_70_O_UNCONNECTED;
  wire NLW_tmp1_reg_560_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp1_reg_560_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp1_reg_560_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp1_reg_560_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp1_reg_560_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp1_reg_560_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp1_reg_560_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp1_reg_560_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp1_reg_560_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_tmp1_reg_560_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp1_reg_560_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp1_reg_560_reg_i_4_CO_UNCONNECTED;
  wire [3:1]NLW_tmp1_reg_560_reg_i_4_O_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln31_fu_373_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln31_fu_373_p2_i_2_n_9,add_ln31_fu_373_p2_i_2_n_10,add_ln31_fu_373_p2_i_2_n_11,add_ln31_fu_373_p2_i_2_n_12,add_ln31_fu_373_p2_i_3_n_9,add_ln31_fu_373_p2_i_3_n_10,add_ln31_fu_373_p2_i_3_n_11,add_ln31_fu_373_p2_i_3_n_12}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln31_fu_373_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_517_input_width,1'b1,1'b1,Q[4]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln31_fu_373_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,shl_ln23_1_fu_321_p3}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln31_fu_373_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln31_fu_373_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm12_out),
        .CEC(in_h_0_reg_1770),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(out_w_0_reg_1660),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln31_fu_373_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln31_fu_373_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln31_fu_373_p2_P_UNCONNECTED[47:12],grp_max_pooling2d_fix16_fu_517_output_r_address0}),
        .PATTERNBDETECT(NLW_add_ln31_fu_373_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln31_fu_373_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln31_fu_373_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln31_fu_373_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    add_ln31_fu_373_p2_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln18_fu_306_p2),
        .O(in_h_0_reg_1770));
  CARRY4 add_ln31_fu_373_p2_i_2
       (.CI(add_ln31_fu_373_p2_i_3_n_5),
        .CO({NLW_add_ln31_fu_373_p2_i_2_CO_UNCONNECTED[3],add_ln31_fu_373_p2_i_2_n_6,add_ln31_fu_373_p2_i_2_n_7,add_ln31_fu_373_p2_i_2_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln31_fu_373_p2_i_2_n_9,add_ln31_fu_373_p2_i_2_n_10,add_ln31_fu_373_p2_i_2_n_11,add_ln31_fu_373_p2_i_2_n_12}),
        .S(phi_mul4_reg_143[7:4]));
  CARRY4 add_ln31_fu_373_p2_i_3
       (.CI(1'b0),
        .CO({add_ln31_fu_373_p2_i_3_n_5,add_ln31_fu_373_p2_i_3_n_6,add_ln31_fu_373_p2_i_3_n_7,add_ln31_fu_373_p2_i_3_n_8}),
        .CYINIT(1'b0),
        .DI(shl_ln_fu_279_p3),
        .O({add_ln31_fu_373_p2_i_3_n_9,add_ln31_fu_373_p2_i_3_n_10,add_ln31_fu_373_p2_i_3_n_11,add_ln31_fu_373_p2_i_3_n_12}),
        .S({add_ln31_fu_373_p2_i_4_n_5,add_ln31_fu_373_p2_i_5_n_5,add_ln31_fu_373_p2_i_6_n_5,add_ln31_fu_373_p2_i_7_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln31_fu_373_p2_i_4
       (.I0(shl_ln_fu_279_p3[4]),
        .I1(phi_mul4_reg_143[3]),
        .O(add_ln31_fu_373_p2_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln31_fu_373_p2_i_5
       (.I0(shl_ln_fu_279_p3[3]),
        .I1(phi_mul4_reg_143[2]),
        .O(add_ln31_fu_373_p2_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln31_fu_373_p2_i_6
       (.I0(shl_ln_fu_279_p3[2]),
        .I1(phi_mul4_reg_143[1]),
        .O(add_ln31_fu_373_p2_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln31_fu_373_p2_i_7
       (.I0(shl_ln_fu_279_p3[1]),
        .I1(phi_mul4_reg_143[0]),
        .O(add_ln31_fu_373_p2_i_7_n_5));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_max_pooling2d_fix16_fu_517_ap_start_reg),
        .I2(grp_max_pooling2d_fix16_fu_517_ap_ready),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(grp_max_pooling2d_fix16_fu_517_ap_ready),
        .I1(grp_max_pooling2d_fix16_fu_517_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(grp_max_pooling2d_fix16_fu_517_ap_ready),
        .I1(grp_max_pooling2d_fix16_fu_517_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(grp_max_pooling2d_fix16_fu_517_ap_ready),
        .I1(grp_max_pooling2d_fix16_fu_517_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[4]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(icmp_ln16_fu_264_p2),
        .I1(ap_CS_fsm_state3),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(grp_max_pooling2d_fix16_fu_517_ap_start_reg),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[2]_i_1__9 
       (.I0(icmp_ln18_fu_306_p2),
        .I1(ap_CS_fsm_state4),
        .I2(grp_max_pooling2d_fix16_fu_517_ap_ready),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_h_0_reg_155[3]_i_3_n_5 ),
        .I2(empty_50_reg_488[3]),
        .I3(\out_d_0_reg_120_reg_n_5_[3] ),
        .O(grp_max_pooling2d_fix16_fu_517_ap_ready));
  LUT5 #(
    .INIT(32'h44F44444)) 
    \ap_CS_fsm[3]_i_1__9 
       (.I0(icmp_ln16_fu_264_p2),
        .I1(ap_CS_fsm_state3),
        .I2(\ap_CS_fsm_reg[5]_0 [0]),
        .I3(\in_h_0_reg_177_reg_n_5_[0] ),
        .I4(\in_h_0_reg_177_reg_n_5_[1] ),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h44F44444)) 
    \ap_CS_fsm[4]_i_1__9 
       (.I0(icmp_ln18_fu_306_p2),
        .I1(ap_CS_fsm_state4),
        .I2(\ap_CS_fsm_reg[5]_0 [1]),
        .I3(\in_w_0_reg_188_reg_n_5_[0] ),
        .I4(\in_w_0_reg_188_reg_n_5_[1] ),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h9000000000009000)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(shl_ln23_1_fu_321_p3[4]),
        .I1(empty_50_reg_488[4]),
        .I2(shl_ln23_1_fu_321_p3[2]),
        .I3(shl_ln23_1_fu_321_p3[3]),
        .I4(empty_50_reg_488[3]),
        .I5(shl_ln23_1_fu_321_p3[1]),
        .O(icmp_ln18_fu_306_p2));
  LUT4 #(
    .INIT(16'hFF8A)) 
    \ap_CS_fsm[5]_i_1__3 
       (.I0(\ap_CS_fsm_reg[5]_0 [0]),
        .I1(\in_h_0_reg_177_reg_n_5_[0] ),
        .I2(\in_h_0_reg_177_reg_n_5_[1] ),
        .I3(ap_CS_fsm_state7),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \ap_CS_fsm[6]_i_1__5 
       (.I0(\in_w_0_reg_188_reg_n_5_[1] ),
        .I1(\in_w_0_reg_188_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg[5]_0 [1]),
        .O(\ap_CS_fsm[6]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[9]_i_1__1 
       (.I0(grp_max_pooling2d_fix16_fu_517_ap_ready),
        .I1(grp_max_pooling2d_fix16_fu_517_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(\ap_CS_fsm_reg[5]_0 [0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(\ap_CS_fsm_reg[5]_0 [1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[6]_i_1__5_n_5 ),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  LUT4 #(
    .INIT(16'hAA02)) 
    \buffer_fu_60[15]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(trunc_ln22_reg_565),
        .I2(trunc_ln20_reg_547),
        .I3(CO),
        .O(buffer_fu_60));
  FDRE \buffer_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(buffer_fu_60),
        .D(q0[0]),
        .Q(\buffer_fu_60_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \buffer_fu_60_reg[10] 
       (.C(ap_clk),
        .CE(buffer_fu_60),
        .D(q0[10]),
        .Q(\buffer_fu_60_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \buffer_fu_60_reg[11] 
       (.C(ap_clk),
        .CE(buffer_fu_60),
        .D(q0[11]),
        .Q(\buffer_fu_60_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \buffer_fu_60_reg[12] 
       (.C(ap_clk),
        .CE(buffer_fu_60),
        .D(q0[12]),
        .Q(\buffer_fu_60_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \buffer_fu_60_reg[13] 
       (.C(ap_clk),
        .CE(buffer_fu_60),
        .D(q0[13]),
        .Q(\buffer_fu_60_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \buffer_fu_60_reg[14] 
       (.C(ap_clk),
        .CE(buffer_fu_60),
        .D(q0[14]),
        .Q(\buffer_fu_60_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \buffer_fu_60_reg[15] 
       (.C(ap_clk),
        .CE(buffer_fu_60),
        .D(q0[15]),
        .Q(\buffer_fu_60_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \buffer_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(buffer_fu_60),
        .D(q0[1]),
        .Q(\buffer_fu_60_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \buffer_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(buffer_fu_60),
        .D(q0[2]),
        .Q(\buffer_fu_60_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \buffer_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(buffer_fu_60),
        .D(q0[3]),
        .Q(\buffer_fu_60_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \buffer_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(buffer_fu_60),
        .D(q0[4]),
        .Q(\buffer_fu_60_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \buffer_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(buffer_fu_60),
        .D(q0[5]),
        .Q(\buffer_fu_60_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \buffer_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(buffer_fu_60),
        .D(q0[6]),
        .Q(\buffer_fu_60_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \buffer_fu_60_reg[7] 
       (.C(ap_clk),
        .CE(buffer_fu_60),
        .D(q0[7]),
        .Q(\buffer_fu_60_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \buffer_fu_60_reg[8] 
       (.C(ap_clk),
        .CE(buffer_fu_60),
        .D(q0[8]),
        .Q(\buffer_fu_60_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \buffer_fu_60_reg[9] 
       (.C(ap_clk),
        .CE(buffer_fu_60),
        .D(q0[9]),
        .Q(\buffer_fu_60_reg[15]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_50_reg_488[3]_i_1 
       (.I0(Q[4]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_max_pooling2d_fix16_fu_517_ap_start_reg),
        .I3(empty_50_reg_488[3]),
        .O(\empty_50_reg_488[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \empty_50_reg_488[4]_i_1 
       (.I0(Q[4]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_max_pooling2d_fix16_fu_517_ap_start_reg),
        .I3(empty_50_reg_488[4]),
        .O(\empty_50_reg_488[4]_i_1_n_5 ));
  FDRE \empty_50_reg_488_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_50_reg_488[3]_i_1_n_5 ),
        .Q(empty_50_reg_488[3]),
        .R(1'b0));
  FDRE \empty_50_reg_488_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_50_reg_488[4]_i_1_n_5 ),
        .Q(empty_50_reg_488[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFEE)) 
    grp_max_pooling2d_fix16_fu_517_ap_start_reg_i_1
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(grp_max_pooling2d_fix16_fu_517_ap_ready),
        .I3(grp_max_pooling2d_fix16_fu_517_ap_start_reg),
        .O(\ap_CS_fsm_reg[16] ));
  LUT6 #(
    .INIT(64'h00C00000AACAAAAA)) 
    \in_h_0_reg_177[0]_i_1 
       (.I0(\in_h_0_reg_177_reg_n_5_[0] ),
        .I1(in_h_reg_555[0]),
        .I2(\ap_CS_fsm_reg[5]_0 [1]),
        .I3(\in_w_0_reg_188_reg_n_5_[0] ),
        .I4(\in_w_0_reg_188_reg_n_5_[1] ),
        .I5(in_h_0_reg_1770),
        .O(\in_h_0_reg_177[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h00C00000AACAAAAA)) 
    \in_h_0_reg_177[1]_i_1 
       (.I0(\in_h_0_reg_177_reg_n_5_[1] ),
        .I1(in_h_reg_555[1]),
        .I2(\ap_CS_fsm_reg[5]_0 [1]),
        .I3(\in_w_0_reg_188_reg_n_5_[0] ),
        .I4(\in_w_0_reg_188_reg_n_5_[1] ),
        .I5(in_h_0_reg_1770),
        .O(\in_h_0_reg_177[1]_i_1_n_5 ));
  FDRE \in_h_0_reg_177_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_0_reg_177[0]_i_1_n_5 ),
        .Q(\in_h_0_reg_177_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \in_h_0_reg_177_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_0_reg_177[1]_i_1_n_5 ),
        .Q(\in_h_0_reg_177_reg_n_5_[1] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \in_h_reg_555[0]_i_1 
       (.I0(\in_h_0_reg_177_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg[5]_0 [0]),
        .I2(in_h_reg_555[0]),
        .O(\in_h_reg_555[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \in_h_reg_555[1]_i_1 
       (.I0(\in_h_0_reg_177_reg_n_5_[0] ),
        .I1(\in_h_0_reg_177_reg_n_5_[1] ),
        .I2(\ap_CS_fsm_reg[5]_0 [0]),
        .I3(in_h_reg_555[1]),
        .O(\in_h_reg_555[1]_i_1_n_5 ));
  FDRE \in_h_reg_555_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_reg_555[0]_i_1_n_5 ),
        .Q(in_h_reg_555[0]),
        .R(1'b0));
  FDRE \in_h_reg_555_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_h_reg_555[1]_i_1_n_5 ),
        .Q(in_h_reg_555[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000E200E2E2E2E2)) 
    \in_w_0_reg_188[0]_i_1 
       (.I0(\in_w_0_reg_188_reg_n_5_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(in_w_reg_573[0]),
        .I3(\in_h_0_reg_177_reg_n_5_[1] ),
        .I4(\in_h_0_reg_177_reg_n_5_[0] ),
        .I5(\ap_CS_fsm_reg[5]_0 [0]),
        .O(\in_w_0_reg_188[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000E200E2E2E2E2)) 
    \in_w_0_reg_188[1]_i_1 
       (.I0(\in_w_0_reg_188_reg_n_5_[1] ),
        .I1(ap_CS_fsm_state7),
        .I2(in_w_reg_573[1]),
        .I3(\in_h_0_reg_177_reg_n_5_[1] ),
        .I4(\in_h_0_reg_177_reg_n_5_[0] ),
        .I5(\ap_CS_fsm_reg[5]_0 [0]),
        .O(\in_w_0_reg_188[1]_i_1_n_5 ));
  FDRE \in_w_0_reg_188_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_0_reg_188[0]_i_1_n_5 ),
        .Q(\in_w_0_reg_188_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \in_w_0_reg_188_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_0_reg_188[1]_i_1_n_5 ),
        .Q(\in_w_0_reg_188_reg_n_5_[1] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \in_w_reg_573[0]_i_1 
       (.I0(\in_w_0_reg_188_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg[5]_0 [1]),
        .I2(in_w_reg_573[0]),
        .O(\in_w_reg_573[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \in_w_reg_573[1]_i_1 
       (.I0(\in_w_0_reg_188_reg_n_5_[0] ),
        .I1(\in_w_0_reg_188_reg_n_5_[1] ),
        .I2(\ap_CS_fsm_reg[5]_0 [1]),
        .I3(in_w_reg_573[1]),
        .O(\in_w_reg_573[1]_i_1_n_5 ));
  FDRE \in_w_reg_573_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_reg_573[0]_i_1_n_5 ),
        .Q(in_w_reg_573[0]),
        .R(1'b0));
  FDRE \in_w_reg_573_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\in_w_reg_573[1]_i_1_n_5 ),
        .Q(in_w_reg_573[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul5_reg_493[3]_i_2 
       (.I0(phi_mul4_reg_143[3]),
        .I1(empty_50_reg_488[4]),
        .O(\next_mul5_reg_493[3]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul5_reg_493[3]_i_3 
       (.I0(phi_mul4_reg_143[2]),
        .O(\next_mul5_reg_493[3]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul5_reg_493[3]_i_4 
       (.I0(phi_mul4_reg_143[1]),
        .O(\next_mul5_reg_493[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul5_reg_493[3]_i_5 
       (.I0(phi_mul4_reg_143[0]),
        .I1(empty_50_reg_488[3]),
        .O(\next_mul5_reg_493[3]_i_5_n_5 ));
  FDRE \next_mul5_reg_493_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_243_p2[0]),
        .Q(next_mul5_reg_493[0]),
        .R(1'b0));
  FDRE \next_mul5_reg_493_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_243_p2[1]),
        .Q(next_mul5_reg_493[1]),
        .R(1'b0));
  FDRE \next_mul5_reg_493_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_243_p2[2]),
        .Q(next_mul5_reg_493[2]),
        .R(1'b0));
  FDRE \next_mul5_reg_493_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_243_p2[3]),
        .Q(next_mul5_reg_493[3]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_493_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\next_mul5_reg_493_reg[3]_i_1_n_5 ,\next_mul5_reg_493_reg[3]_i_1_n_6 ,\next_mul5_reg_493_reg[3]_i_1_n_7 ,\next_mul5_reg_493_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(phi_mul4_reg_143[3:0]),
        .O(next_mul5_fu_243_p2[3:0]),
        .S({\next_mul5_reg_493[3]_i_2_n_5 ,\next_mul5_reg_493[3]_i_3_n_5 ,\next_mul5_reg_493[3]_i_4_n_5 ,\next_mul5_reg_493[3]_i_5_n_5 }));
  FDRE \next_mul5_reg_493_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_243_p2[4]),
        .Q(next_mul5_reg_493[4]),
        .R(1'b0));
  FDRE \next_mul5_reg_493_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_243_p2[5]),
        .Q(next_mul5_reg_493[5]),
        .R(1'b0));
  FDRE \next_mul5_reg_493_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_243_p2[6]),
        .Q(next_mul5_reg_493[6]),
        .R(1'b0));
  FDRE \next_mul5_reg_493_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_243_p2[7]),
        .Q(next_mul5_reg_493[7]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_493_reg[7]_i_1 
       (.CI(\next_mul5_reg_493_reg[3]_i_1_n_5 ),
        .CO({\NLW_next_mul5_reg_493_reg[7]_i_1_CO_UNCONNECTED [3],\next_mul5_reg_493_reg[7]_i_1_n_6 ,\next_mul5_reg_493_reg[7]_i_1_n_7 ,\next_mul5_reg_493_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul4_reg_143[6:4]}),
        .O(next_mul5_fu_243_p2[7:4]),
        .S(phi_mul4_reg_143[7:4]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_498[1]_i_1 
       (.I0(phi_mul_reg_131[1]),
        .I1(empty_50_reg_488[3]),
        .O(next_mul_fu_248_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_498[4]_i_2 
       (.I0(phi_mul_reg_131[4]),
        .I1(empty_50_reg_488[4]),
        .O(\next_mul_reg_498[4]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_498[4]_i_3 
       (.I0(phi_mul_reg_131[3]),
        .O(\next_mul_reg_498[4]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_498[4]_i_4 
       (.I0(phi_mul_reg_131[2]),
        .O(\next_mul_reg_498[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_498[4]_i_5 
       (.I0(phi_mul_reg_131[1]),
        .I1(empty_50_reg_488[3]),
        .O(\next_mul_reg_498[4]_i_5_n_5 ));
  FDRE \next_mul_reg_498_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_248_p2[1]),
        .Q(next_mul_reg_498[1]),
        .R(1'b0));
  FDRE \next_mul_reg_498_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_248_p2[2]),
        .Q(next_mul_reg_498[2]),
        .R(1'b0));
  FDRE \next_mul_reg_498_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_248_p2[3]),
        .Q(next_mul_reg_498[3]),
        .R(1'b0));
  FDRE \next_mul_reg_498_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_248_p2[4]),
        .Q(next_mul_reg_498[4]),
        .R(1'b0));
  CARRY4 \next_mul_reg_498_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_498_reg[4]_i_1_n_5 ,\next_mul_reg_498_reg[4]_i_1_n_6 ,\next_mul_reg_498_reg[4]_i_1_n_7 ,\next_mul_reg_498_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_131[4:1]),
        .O({next_mul_fu_248_p2[4:2],\NLW_next_mul_reg_498_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\next_mul_reg_498[4]_i_2_n_5 ,\next_mul_reg_498[4]_i_3_n_5 ,\next_mul_reg_498[4]_i_4_n_5 ,\next_mul_reg_498[4]_i_5_n_5 }));
  FDRE \next_mul_reg_498_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_248_p2[5]),
        .Q(next_mul_reg_498[5]),
        .R(1'b0));
  FDRE \next_mul_reg_498_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_248_p2[6]),
        .Q(next_mul_reg_498[6]),
        .R(1'b0));
  FDRE \next_mul_reg_498_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_248_p2[7]),
        .Q(next_mul_reg_498[7]),
        .R(1'b0));
  FDRE \next_mul_reg_498_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_248_p2[8]),
        .Q(next_mul_reg_498[8]),
        .R(1'b0));
  CARRY4 \next_mul_reg_498_reg[8]_i_1 
       (.CI(\next_mul_reg_498_reg[4]_i_1_n_5 ),
        .CO({\NLW_next_mul_reg_498_reg[8]_i_1_CO_UNCONNECTED [3],\next_mul_reg_498_reg[8]_i_1_n_6 ,\next_mul_reg_498_reg[8]_i_1_n_7 ,\next_mul_reg_498_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_131[7:5]}),
        .O(next_mul_fu_248_p2[8:5]),
        .S(phi_mul_reg_131[8:5]));
  LUT4 #(
    .INIT(16'h7000)) 
    \out_d_0_reg_120[4]_i_1 
       (.I0(icmp_ln16_fu_264_p2),
        .I1(ap_CS_fsm_state3),
        .I2(grp_max_pooling2d_fix16_fu_517_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .O(out_d_0_reg_120));
  LUT2 #(
    .INIT(4'h8)) 
    \out_d_0_reg_120[4]_i_2 
       (.I0(icmp_ln16_fu_264_p2),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm11_out));
  FDRE \out_d_0_reg_120_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_reg_506[0]),
        .Q(\out_d_0_reg_120_reg_n_5_[0] ),
        .R(out_d_0_reg_120));
  FDRE \out_d_0_reg_120_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_reg_506[1]),
        .Q(\out_d_0_reg_120_reg_n_5_[1] ),
        .R(out_d_0_reg_120));
  FDRE \out_d_0_reg_120_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_reg_506[2]),
        .Q(\out_d_0_reg_120_reg_n_5_[2] ),
        .R(out_d_0_reg_120));
  FDRE \out_d_0_reg_120_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_reg_506[3]),
        .Q(\out_d_0_reg_120_reg_n_5_[3] ),
        .R(out_d_0_reg_120));
  FDRE \out_d_0_reg_120_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(out_d_reg_506[4]),
        .Q(\out_d_0_reg_120_reg_n_5_[4] ),
        .R(out_d_0_reg_120));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_506[0]_i_1 
       (.I0(\out_d_0_reg_120_reg_n_5_[0] ),
        .O(out_d_fu_258_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_506[1]_i_1 
       (.I0(\out_d_0_reg_120_reg_n_5_[0] ),
        .I1(\out_d_0_reg_120_reg_n_5_[1] ),
        .O(out_d_fu_258_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_reg_506[2]_i_1 
       (.I0(\out_d_0_reg_120_reg_n_5_[0] ),
        .I1(\out_d_0_reg_120_reg_n_5_[1] ),
        .I2(\out_d_0_reg_120_reg_n_5_[2] ),
        .O(out_d_fu_258_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_reg_506[3]_i_1 
       (.I0(\out_d_0_reg_120_reg_n_5_[1] ),
        .I1(\out_d_0_reg_120_reg_n_5_[0] ),
        .I2(\out_d_0_reg_120_reg_n_5_[2] ),
        .I3(\out_d_0_reg_120_reg_n_5_[3] ),
        .O(out_d_fu_258_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_d_reg_506[4]_i_1 
       (.I0(\out_d_0_reg_120_reg_n_5_[2] ),
        .I1(\out_d_0_reg_120_reg_n_5_[0] ),
        .I2(\out_d_0_reg_120_reg_n_5_[1] ),
        .I3(\out_d_0_reg_120_reg_n_5_[3] ),
        .I4(\out_d_0_reg_120_reg_n_5_[4] ),
        .O(out_d_fu_258_p2[4]));
  FDRE \out_d_reg_506_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_258_p2[0]),
        .Q(out_d_reg_506[0]),
        .R(1'b0));
  FDRE \out_d_reg_506_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_258_p2[1]),
        .Q(out_d_reg_506[1]),
        .R(1'b0));
  FDRE \out_d_reg_506_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_258_p2[2]),
        .Q(out_d_reg_506[2]),
        .R(1'b0));
  FDRE \out_d_reg_506_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_258_p2[3]),
        .Q(out_d_reg_506[3]),
        .R(1'b0));
  FDRE \out_d_reg_506_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_258_p2[4]),
        .Q(out_d_reg_506[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2AA2)) 
    \out_h_0_reg_155[3]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_h_0_reg_155[3]_i_3_n_5 ),
        .I2(empty_50_reg_488[3]),
        .I3(\out_d_0_reg_120_reg_n_5_[3] ),
        .O(out_h_0_reg_1550));
  LUT2 #(
    .INIT(4'h8)) 
    \out_h_0_reg_155[3]_i_2 
       (.I0(icmp_ln18_fu_306_p2),
        .I1(ap_CS_fsm_state4),
        .O(ap_NS_fsm10_out));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00000009)) 
    \out_h_0_reg_155[3]_i_3 
       (.I0(\out_d_0_reg_120_reg_n_5_[4] ),
        .I1(empty_50_reg_488[4]),
        .I2(\out_d_0_reg_120_reg_n_5_[0] ),
        .I3(\out_d_0_reg_120_reg_n_5_[1] ),
        .I4(\out_d_0_reg_120_reg_n_5_[2] ),
        .O(\out_h_0_reg_155[3]_i_3_n_5 ));
  FDRE \out_h_0_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_reg_514[0]),
        .Q(shl_ln_fu_279_p3[1]),
        .R(out_h_0_reg_1550));
  FDRE \out_h_0_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_reg_514[1]),
        .Q(shl_ln_fu_279_p3[2]),
        .R(out_h_0_reg_1550));
  FDRE \out_h_0_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_reg_514[2]),
        .Q(shl_ln_fu_279_p3[3]),
        .R(out_h_0_reg_1550));
  FDRE \out_h_0_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_h_reg_514[3]),
        .Q(shl_ln_fu_279_p3[4]),
        .R(out_h_0_reg_1550));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_514[0]_i_1 
       (.I0(shl_ln_fu_279_p3[1]),
        .O(out_h_fu_269_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_reg_514[1]_i_1 
       (.I0(shl_ln_fu_279_p3[1]),
        .I1(shl_ln_fu_279_p3[2]),
        .O(out_h_fu_269_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_reg_514[2]_i_1 
       (.I0(shl_ln_fu_279_p3[1]),
        .I1(shl_ln_fu_279_p3[2]),
        .I2(shl_ln_fu_279_p3[3]),
        .O(out_h_fu_269_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_reg_514[3]_i_1 
       (.I0(shl_ln_fu_279_p3[2]),
        .I1(shl_ln_fu_279_p3[1]),
        .I2(shl_ln_fu_279_p3[3]),
        .I3(shl_ln_fu_279_p3[4]),
        .O(out_h_fu_269_p2[3]));
  FDRE \out_h_reg_514_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_fu_269_p2[0]),
        .Q(out_h_reg_514[0]),
        .R(1'b0));
  FDRE \out_h_reg_514_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_fu_269_p2[1]),
        .Q(out_h_reg_514[1]),
        .R(1'b0));
  FDRE \out_h_reg_514_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_fu_269_p2[2]),
        .Q(out_h_reg_514[2]),
        .R(1'b0));
  FDRE \out_h_reg_514_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_fu_269_p2[3]),
        .Q(out_h_reg_514[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \out_w_0_reg_166[3]_i_1 
       (.I0(\ap_CS_fsm_reg[5]_0 [0]),
        .I1(\in_h_0_reg_177_reg_n_5_[0] ),
        .I2(\in_h_0_reg_177_reg_n_5_[1] ),
        .O(E));
  FDRE \out_w_0_reg_166_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_reg_532[0]),
        .Q(shl_ln23_1_fu_321_p3[1]),
        .R(out_w_0_reg_1660));
  FDRE \out_w_0_reg_166_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_reg_532[1]),
        .Q(shl_ln23_1_fu_321_p3[2]),
        .R(out_w_0_reg_1660));
  FDRE \out_w_0_reg_166_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_reg_532[2]),
        .Q(shl_ln23_1_fu_321_p3[3]),
        .R(out_w_0_reg_1660));
  FDRE \out_w_0_reg_166_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_reg_532[3]),
        .Q(shl_ln23_1_fu_321_p3[4]),
        .R(out_w_0_reg_1660));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_532[0]_i_1 
       (.I0(shl_ln23_1_fu_321_p3[1]),
        .O(out_w_fu_311_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_532[1]_i_1 
       (.I0(shl_ln23_1_fu_321_p3[1]),
        .I1(shl_ln23_1_fu_321_p3[2]),
        .O(out_w_fu_311_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_532[2]_i_1 
       (.I0(shl_ln23_1_fu_321_p3[1]),
        .I1(shl_ln23_1_fu_321_p3[2]),
        .I2(shl_ln23_1_fu_321_p3[3]),
        .O(out_w_fu_311_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_532[3]_i_1 
       (.I0(shl_ln23_1_fu_321_p3[2]),
        .I1(shl_ln23_1_fu_321_p3[1]),
        .I2(shl_ln23_1_fu_321_p3[3]),
        .I3(shl_ln23_1_fu_321_p3[4]),
        .O(out_w_fu_311_p2[3]));
  FDRE \out_w_reg_532_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_w_fu_311_p2[0]),
        .Q(out_w_reg_532[0]),
        .R(1'b0));
  FDRE \out_w_reg_532_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_w_fu_311_p2[1]),
        .Q(out_w_reg_532[1]),
        .R(1'b0));
  FDRE \out_w_reg_532_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_w_fu_311_p2[2]),
        .Q(out_w_reg_532[2]),
        .R(1'b0));
  FDRE \out_w_reg_532_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_w_fu_311_p2[3]),
        .Q(out_w_reg_532[3]),
        .R(1'b0));
  FDRE \phi_mul4_reg_143_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_493[0]),
        .Q(phi_mul4_reg_143[0]),
        .R(out_d_0_reg_120));
  FDRE \phi_mul4_reg_143_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_493[1]),
        .Q(phi_mul4_reg_143[1]),
        .R(out_d_0_reg_120));
  FDRE \phi_mul4_reg_143_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_493[2]),
        .Q(phi_mul4_reg_143[2]),
        .R(out_d_0_reg_120));
  FDRE \phi_mul4_reg_143_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_493[3]),
        .Q(phi_mul4_reg_143[3]),
        .R(out_d_0_reg_120));
  FDRE \phi_mul4_reg_143_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_493[4]),
        .Q(phi_mul4_reg_143[4]),
        .R(out_d_0_reg_120));
  FDRE \phi_mul4_reg_143_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_493[5]),
        .Q(phi_mul4_reg_143[5]),
        .R(out_d_0_reg_120));
  FDRE \phi_mul4_reg_143_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_493[6]),
        .Q(phi_mul4_reg_143[6]),
        .R(out_d_0_reg_120));
  FDRE \phi_mul4_reg_143_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul5_reg_493[7]),
        .Q(phi_mul4_reg_143[7]),
        .R(out_d_0_reg_120));
  FDRE \phi_mul_reg_131_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_498[1]),
        .Q(phi_mul_reg_131[1]),
        .R(out_d_0_reg_120));
  FDRE \phi_mul_reg_131_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_498[2]),
        .Q(phi_mul_reg_131[2]),
        .R(out_d_0_reg_120));
  FDRE \phi_mul_reg_131_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_498[3]),
        .Q(phi_mul_reg_131[3]),
        .R(out_d_0_reg_120));
  FDRE \phi_mul_reg_131_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_498[4]),
        .Q(phi_mul_reg_131[4]),
        .R(out_d_0_reg_120));
  FDRE \phi_mul_reg_131_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_498[5]),
        .Q(phi_mul_reg_131[5]),
        .R(out_d_0_reg_120));
  FDRE \phi_mul_reg_131_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_498[6]),
        .Q(phi_mul_reg_131[6]),
        .R(out_d_0_reg_120));
  FDRE \phi_mul_reg_131_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_498[7]),
        .Q(phi_mul_reg_131[7]),
        .R(out_d_0_reg_120));
  FDRE \phi_mul_reg_131_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(next_mul_reg_498[8]),
        .Q(phi_mul_reg_131[8]),
        .R(out_d_0_reg_120));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_101__0
       (.I0(Q[5]),
        .I1(input_r_address0[1]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_30__0_0[1]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_output_r_address0[1]),
        .O(ram_reg_0_i_101__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_104__0
       (.I0(Q[5]),
        .I1(input_r_address0[0]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_30__0_0[0]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_output_r_address0[0]),
        .O(ram_reg_0_i_104__0_n_5));
  CARRY4 ram_reg_0_i_106
       (.CI(1'b0),
        .CO({ram_reg_0_i_106_n_5,ram_reg_0_i_106_n_6,ram_reg_0_i_106_n_7,ram_reg_0_i_106_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_158_n_5,ram_reg_0_i_159_n_5,ram_reg_0_i_160__0_n_5,1'b0}),
        .O(grp_max_pooling2d_fix16_fu_517_input_r_address0[3:0]),
        .S({ram_reg_0_i_161__0_n_5,ram_reg_0_i_162__0_n_5,ram_reg_0_i_163__0_n_5,ram_reg_0_i_164__0_n_5}));
  MUXF7 ram_reg_0_i_10__0
       (.I0(ram_reg_0_i_42__0_n_5),
        .I1(ram_reg_0_5),
        .O(ADDRARDADDR[5]),
        .S(ram_reg_0));
  MUXF7 ram_reg_0_i_11__0
       (.I0(ram_reg_0_i_44__0_n_5),
        .I1(ram_reg_0_4),
        .O(ADDRARDADDR[4]),
        .S(ram_reg_0));
  CARRY4 ram_reg_0_i_128__0
       (.CI(ram_reg_0_i_138_n_5),
        .CO({ram_reg_0_i_128__0_n_5,ram_reg_0_i_128__0_n_6,ram_reg_0_i_128__0_n_7,ram_reg_0_i_128__0_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_max_pooling2d_fix16_fu_517_input_r_address0[11:8]),
        .S({tmp1_reg_560_reg_n_99,tmp1_reg_560_reg_n_100,tmp1_reg_560_reg_n_101,tmp1_reg_560_reg_n_102}));
  MUXF7 ram_reg_0_i_12__0
       (.I0(ram_reg_0_i_46__0_n_5),
        .I1(ram_reg_0_3),
        .O(ADDRARDADDR[3]),
        .S(ram_reg_0));
  CARRY4 ram_reg_0_i_138
       (.CI(ram_reg_0_i_106_n_5),
        .CO({ram_reg_0_i_138_n_5,ram_reg_0_i_138_n_6,ram_reg_0_i_138_n_7,ram_reg_0_i_138_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp1_reg_560_reg_n_105,ram_reg_0_i_200_n_5}),
        .O(grp_max_pooling2d_fix16_fu_517_input_r_address0[7:4]),
        .S({tmp1_reg_560_reg_n_103,tmp1_reg_560_reg_n_104,ram_reg_0_i_201_n_5,ram_reg_0_i_202_n_5}));
  MUXF7 ram_reg_0_i_13__0
       (.I0(ram_reg_0_i_48__0_n_5),
        .I1(ram_reg_0_0),
        .O(ADDRARDADDR[2]),
        .S(ram_reg_0));
  MUXF7 ram_reg_0_i_14__0
       (.I0(ram_reg_0_i_50__0_n_5),
        .I1(ram_reg_0_2),
        .O(ADDRARDADDR[1]),
        .S(ram_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_158
       (.I0(zext_ln23_4_reg_542[2]),
        .I1(tmp1_reg_560_reg_n_108),
        .O(ram_reg_0_i_158_n_5));
  LUT3 #(
    .INIT(8'hE8)) 
    ram_reg_0_i_159
       (.I0(\in_w_0_reg_188_reg_n_5_[1] ),
        .I1(zext_ln23_4_reg_542[1]),
        .I2(tmp1_reg_560_reg_n_109),
        .O(ram_reg_0_i_159_n_5));
  MUXF7 ram_reg_0_i_15__0
       (.I0(ram_reg_0_i_52__0_n_5),
        .I1(ram_reg_0_1),
        .O(ADDRARDADDR[0]),
        .S(ram_reg_0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_160__0
       (.I0(\in_w_0_reg_188_reg_n_5_[0] ),
        .I1(tmp1_reg_560_reg_n_110),
        .O(ram_reg_0_i_160__0_n_5));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_161__0
       (.I0(tmp1_reg_560_reg_n_108),
        .I1(zext_ln23_4_reg_542[2]),
        .I2(zext_ln23_4_reg_542[3]),
        .I3(tmp1_reg_560_reg_n_107),
        .O(ram_reg_0_i_161__0_n_5));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    ram_reg_0_i_162__0
       (.I0(tmp1_reg_560_reg_n_109),
        .I1(zext_ln23_4_reg_542[1]),
        .I2(\in_w_0_reg_188_reg_n_5_[1] ),
        .I3(zext_ln23_4_reg_542[2]),
        .I4(tmp1_reg_560_reg_n_108),
        .O(ram_reg_0_i_162__0_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    ram_reg_0_i_163__0
       (.I0(ram_reg_0_i_160__0_n_5),
        .I1(zext_ln23_4_reg_542[1]),
        .I2(\in_w_0_reg_188_reg_n_5_[1] ),
        .I3(tmp1_reg_560_reg_n_109),
        .O(ram_reg_0_i_163__0_n_5));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_164__0
       (.I0(\in_w_0_reg_188_reg_n_5_[0] ),
        .I1(tmp1_reg_560_reg_n_110),
        .O(ram_reg_0_i_164__0_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_200
       (.I0(zext_ln23_4_reg_542[3]),
        .I1(tmp1_reg_560_reg_n_107),
        .O(ram_reg_0_i_200_n_5));
  LUT3 #(
    .INIT(8'h78)) 
    ram_reg_0_i_201
       (.I0(tmp1_reg_560_reg_n_106),
        .I1(zext_ln23_4_reg_542[4]),
        .I2(tmp1_reg_560_reg_n_105),
        .O(ram_reg_0_i_201_n_5));
  LUT4 #(
    .INIT(16'h8778)) 
    ram_reg_0_i_202
       (.I0(tmp1_reg_560_reg_n_107),
        .I1(zext_ln23_4_reg_542[3]),
        .I2(zext_ln23_4_reg_542[4]),
        .I3(tmp1_reg_560_reg_n_106),
        .O(ram_reg_0_i_202_n_5));
  LUT6 #(
    .INIT(64'h0D0D000D000D000D)) 
    ram_reg_0_i_30__0
       (.I0(ram_reg_0_12),
        .I1(ram_reg_0_i_69__0_n_5),
        .I2(ram_reg_0_37),
        .I3(ram_reg_0_35),
        .I4(ram_reg_0_36[1]),
        .I5(Q[6]),
        .O(ram_reg_0_i_30__0_n_5));
  LUT6 #(
    .INIT(64'h0D0D000D000D000D)) 
    ram_reg_0_i_32__0
       (.I0(ram_reg_0_12),
        .I1(ram_reg_0_i_73__0_n_5),
        .I2(ram_reg_0_34),
        .I3(ram_reg_0_35),
        .I4(ram_reg_0_36[0]),
        .I5(Q[6]),
        .O(ram_reg_0_i_32__0_n_5));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_34__0
       (.I0(ram_reg_0_12),
        .I1(ram_reg_0_i_75__0_n_5),
        .I2(ram_reg_0_13),
        .I3(ram_reg_0_32),
        .I4(ram_reg_0_33),
        .O(ram_reg_0_i_34__0_n_5));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_36__0
       (.I0(ram_reg_0_12),
        .I1(ram_reg_0_i_78__0_n_5),
        .I2(ram_reg_0_13),
        .I3(ram_reg_0_30),
        .I4(ram_reg_0_31),
        .O(ram_reg_0_i_36__0_n_5));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_38__0
       (.I0(ram_reg_0_12),
        .I1(ram_reg_0_i_81__0_n_5),
        .I2(ram_reg_0_13),
        .I3(ram_reg_0_28),
        .I4(ram_reg_0_29),
        .O(ram_reg_0_i_38__0_n_5));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_40__0
       (.I0(ram_reg_0_12),
        .I1(ram_reg_0_i_84__0_n_5),
        .I2(ram_reg_0_13),
        .I3(ram_reg_0_26),
        .I4(ram_reg_0_27),
        .O(ram_reg_0_i_40__0_n_5));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_42__0
       (.I0(ram_reg_0_12),
        .I1(ram_reg_0_i_87__0_n_5),
        .I2(ram_reg_0_13),
        .I3(ram_reg_0_24),
        .I4(ram_reg_0_25),
        .O(ram_reg_0_i_42__0_n_5));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_44__0
       (.I0(ram_reg_0_12),
        .I1(ram_reg_0_i_91__0_n_5),
        .I2(ram_reg_0_13),
        .I3(ram_reg_0_22),
        .I4(ram_reg_0_23),
        .O(ram_reg_0_i_44__0_n_5));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_46__0
       (.I0(ram_reg_0_12),
        .I1(ram_reg_0_i_94__0_n_5),
        .I2(ram_reg_0_13),
        .I3(ram_reg_0_20),
        .I4(ram_reg_0_21),
        .O(ram_reg_0_i_46__0_n_5));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_48__0
       (.I0(ram_reg_0_12),
        .I1(ram_reg_0_i_97__0_n_5),
        .I2(ram_reg_0_13),
        .I3(ram_reg_0_14),
        .I4(ram_reg_0_15),
        .O(ram_reg_0_i_48__0_n_5));
  MUXF7 ram_reg_0_i_4__0
       (.I0(ram_reg_0_i_30__0_n_5),
        .I1(ram_reg_0_11),
        .O(ADDRARDADDR[11]),
        .S(ram_reg_0));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_50__0
       (.I0(ram_reg_0_12),
        .I1(ram_reg_0_i_101__0_n_5),
        .I2(ram_reg_0_13),
        .I3(ram_reg_0_18),
        .I4(ram_reg_0_19),
        .O(ram_reg_0_i_50__0_n_5));
  LUT5 #(
    .INIT(32'h00000DDD)) 
    ram_reg_0_i_52__0
       (.I0(ram_reg_0_12),
        .I1(ram_reg_0_i_104__0_n_5),
        .I2(ram_reg_0_13),
        .I3(ram_reg_0_16),
        .I4(ram_reg_0_17),
        .O(ram_reg_0_i_52__0_n_5));
  MUXF7 ram_reg_0_i_5__0
       (.I0(ram_reg_0_i_32__0_n_5),
        .I1(ram_reg_0_10),
        .O(ADDRARDADDR[10]),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    ram_reg_0_i_69__0
       (.I0(Q[2]),
        .I1(Q[5]),
        .I2(ram_reg_0_i_30__0_0[11]),
        .I3(input_r_address0[11]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_output_r_address0[11]),
        .O(ram_reg_0_i_69__0_n_5));
  MUXF7 ram_reg_0_i_6__0
       (.I0(ram_reg_0_i_34__0_n_5),
        .I1(ram_reg_0_9),
        .O(ADDRARDADDR[9]),
        .S(ram_reg_0));
  CARRY4 ram_reg_0_i_70
       (.CI(ram_reg_0_i_128__0_n_5),
        .CO({NLW_ram_reg_0_i_70_CO_UNCONNECTED[3:1],ram_reg_0_i_70_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_70_O_UNCONNECTED[3:2],grp_max_pooling2d_fix16_fu_517_input_r_address0[13:12]}),
        .S({1'b0,1'b0,tmp1_reg_560_reg_n_97,tmp1_reg_560_reg_n_98}));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_73__0
       (.I0(Q[5]),
        .I1(input_r_address0[10]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_30__0_0[10]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_output_r_address0[10]),
        .O(ram_reg_0_i_73__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_75__0
       (.I0(Q[5]),
        .I1(input_r_address0[9]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_30__0_0[9]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_output_r_address0[9]),
        .O(ram_reg_0_i_75__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_78__0
       (.I0(Q[5]),
        .I1(input_r_address0[8]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_30__0_0[8]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_output_r_address0[8]),
        .O(ram_reg_0_i_78__0_n_5));
  MUXF7 ram_reg_0_i_7__0
       (.I0(ram_reg_0_i_36__0_n_5),
        .I1(ram_reg_0_8),
        .O(ADDRARDADDR[8]),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_81__0
       (.I0(Q[5]),
        .I1(input_r_address0[7]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_30__0_0[7]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_output_r_address0[7]),
        .O(ram_reg_0_i_81__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_84__0
       (.I0(Q[5]),
        .I1(input_r_address0[6]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_30__0_0[6]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_output_r_address0[6]),
        .O(ram_reg_0_i_84__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_87__0
       (.I0(Q[5]),
        .I1(input_r_address0[5]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_30__0_0[5]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_output_r_address0[5]),
        .O(ram_reg_0_i_87__0_n_5));
  MUXF7 ram_reg_0_i_8__0
       (.I0(ram_reg_0_i_38__0_n_5),
        .I1(ram_reg_0_7),
        .O(ADDRARDADDR[7]),
        .S(ram_reg_0));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_91__0
       (.I0(Q[5]),
        .I1(input_r_address0[4]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_30__0_0[4]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_output_r_address0[4]),
        .O(ram_reg_0_i_91__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_94__0
       (.I0(Q[5]),
        .I1(input_r_address0[3]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_30__0_0[3]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_output_r_address0[3]),
        .O(ram_reg_0_i_94__0_n_5));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_97__0
       (.I0(Q[5]),
        .I1(input_r_address0[2]),
        .I2(Q[2]),
        .I3(ram_reg_0_i_30__0_0[2]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_output_r_address0[2]),
        .O(ram_reg_0_i_97__0_n_5));
  MUXF7 ram_reg_0_i_9__0
       (.I0(ram_reg_0_i_40__0_n_5),
        .I1(ram_reg_0_6),
        .O(ADDRARDADDR[6]),
        .S(ram_reg_0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp1_reg_560_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp1_reg_560_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_max_pooling2d_fix16_fu_517_input_width,1'b1,1'b1,Q[4],1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp1_reg_560_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp1_reg_560_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp1_reg_560_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm12_out),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(in_w_0_reg_1880),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp1_reg_560_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp1_reg_560_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp1_reg_560_reg_P_UNCONNECTED[47:14],tmp1_reg_560_reg_n_97,tmp1_reg_560_reg_n_98,tmp1_reg_560_reg_n_99,tmp1_reg_560_reg_n_100,tmp1_reg_560_reg_n_101,tmp1_reg_560_reg_n_102,tmp1_reg_560_reg_n_103,tmp1_reg_560_reg_n_104,tmp1_reg_560_reg_n_105,tmp1_reg_560_reg_n_106,tmp1_reg_560_reg_n_107,tmp1_reg_560_reg_n_108,tmp1_reg_560_reg_n_109,tmp1_reg_560_reg_n_110}),
        .PATTERNBDETECT(NLW_tmp1_reg_560_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp1_reg_560_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp1_reg_560_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp1_reg_560_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    tmp1_reg_560_reg_i_1
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_max_pooling2d_fix16_fu_517_ap_start_reg),
        .O(ap_NS_fsm12_out));
  LUT2 #(
    .INIT(4'h8)) 
    tmp1_reg_560_reg_i_10
       (.I0(zext_ln23_2_reg_519[2]),
        .I1(phi_mul_reg_131[2]),
        .O(tmp1_reg_560_reg_i_10_n_5));
  LUT3 #(
    .INIT(8'hE8)) 
    tmp1_reg_560_reg_i_11
       (.I0(\in_h_0_reg_177_reg_n_5_[1] ),
        .I1(zext_ln23_2_reg_519[1]),
        .I2(phi_mul_reg_131[1]),
        .O(tmp1_reg_560_reg_i_11_n_5));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp1_reg_560_reg_i_12
       (.I0(phi_mul_reg_131[2]),
        .I1(zext_ln23_2_reg_519[2]),
        .I2(zext_ln23_2_reg_519[3]),
        .I3(phi_mul_reg_131[3]),
        .O(tmp1_reg_560_reg_i_12_n_5));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    tmp1_reg_560_reg_i_13
       (.I0(phi_mul_reg_131[1]),
        .I1(zext_ln23_2_reg_519[1]),
        .I2(\in_h_0_reg_177_reg_n_5_[1] ),
        .I3(zext_ln23_2_reg_519[2]),
        .I4(phi_mul_reg_131[2]),
        .O(tmp1_reg_560_reg_i_13_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    tmp1_reg_560_reg_i_14
       (.I0(1'b0),
        .I1(zext_ln23_2_reg_519[1]),
        .I2(\in_h_0_reg_177_reg_n_5_[1] ),
        .I3(phi_mul_reg_131[1]),
        .O(tmp1_reg_560_reg_i_14_n_5));
  LUT1 #(
    .INIT(2'h2)) 
    tmp1_reg_560_reg_i_15
       (.I0(\in_h_0_reg_177_reg_n_5_[0] ),
        .O(tmp1_reg_560_reg_i_15_n_5));
  LUT3 #(
    .INIT(8'h8A)) 
    tmp1_reg_560_reg_i_2
       (.I0(\ap_CS_fsm_reg[5]_0 [0]),
        .I1(\in_h_0_reg_177_reg_n_5_[0] ),
        .I2(\in_h_0_reg_177_reg_n_5_[1] ),
        .O(in_w_0_reg_1880));
  LUT1 #(
    .INIT(2'h1)) 
    tmp1_reg_560_reg_i_3
       (.I0(Q[4]),
        .O(grp_max_pooling2d_fix16_fu_517_input_width));
  CARRY4 tmp1_reg_560_reg_i_4
       (.CI(tmp1_reg_560_reg_i_5_n_5),
        .CO(NLW_tmp1_reg_560_reg_i_4_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp1_reg_560_reg_i_4_O_UNCONNECTED[3:1],A[8]}),
        .S({1'b0,1'b0,1'b0,phi_mul_reg_131[8]}));
  CARRY4 tmp1_reg_560_reg_i_5
       (.CI(tmp1_reg_560_reg_i_6_n_5),
        .CO({tmp1_reg_560_reg_i_5_n_5,tmp1_reg_560_reg_i_5_n_6,tmp1_reg_560_reg_i_5_n_7,tmp1_reg_560_reg_i_5_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_131[5],tmp1_reg_560_reg_i_7_n_5}),
        .O(A[7:4]),
        .S({phi_mul_reg_131[7:6],tmp1_reg_560_reg_i_8_n_5,tmp1_reg_560_reg_i_9_n_5}));
  CARRY4 tmp1_reg_560_reg_i_6
       (.CI(1'b0),
        .CO({tmp1_reg_560_reg_i_6_n_5,tmp1_reg_560_reg_i_6_n_6,tmp1_reg_560_reg_i_6_n_7,tmp1_reg_560_reg_i_6_n_8}),
        .CYINIT(1'b0),
        .DI({tmp1_reg_560_reg_i_10_n_5,tmp1_reg_560_reg_i_11_n_5,1'b0,1'b0}),
        .O(A[3:0]),
        .S({tmp1_reg_560_reg_i_12_n_5,tmp1_reg_560_reg_i_13_n_5,tmp1_reg_560_reg_i_14_n_5,tmp1_reg_560_reg_i_15_n_5}));
  LUT2 #(
    .INIT(4'h8)) 
    tmp1_reg_560_reg_i_7
       (.I0(zext_ln23_2_reg_519[3]),
        .I1(phi_mul_reg_131[3]),
        .O(tmp1_reg_560_reg_i_7_n_5));
  LUT3 #(
    .INIT(8'h78)) 
    tmp1_reg_560_reg_i_8
       (.I0(phi_mul_reg_131[4]),
        .I1(zext_ln23_2_reg_519[4]),
        .I2(phi_mul_reg_131[5]),
        .O(tmp1_reg_560_reg_i_8_n_5));
  LUT4 #(
    .INIT(16'h8778)) 
    tmp1_reg_560_reg_i_9
       (.I0(phi_mul_reg_131[3]),
        .I1(zext_ln23_2_reg_519[3]),
        .I2(zext_ln23_2_reg_519[4]),
        .I3(phi_mul_reg_131[4]),
        .O(tmp1_reg_560_reg_i_9_n_5));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln20_reg_547[0]_i_1 
       (.I0(\in_h_0_reg_177_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg[5]_0 [0]),
        .I2(trunc_ln20_reg_547),
        .O(\trunc_ln20_reg_547[0]_i_1_n_5 ));
  FDRE \trunc_ln20_reg_547_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln20_reg_547[0]_i_1_n_5 ),
        .Q(trunc_ln20_reg_547),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln22_reg_565[0]_i_1 
       (.I0(\in_w_0_reg_188_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg[5]_0 [1]),
        .I2(trunc_ln22_reg_565),
        .O(\trunc_ln22_reg_565[0]_i_1_n_5 ));
  FDRE \trunc_ln22_reg_565_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln22_reg_565[0]_i_1_n_5 ),
        .Q(trunc_ln22_reg_565),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln23_2_reg_519[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln16_fu_264_p2),
        .O(out_w_0_reg_1660));
  LUT6 #(
    .INIT(64'h9000000000009000)) 
    \zext_ln23_2_reg_519[4]_i_2 
       (.I0(shl_ln_fu_279_p3[4]),
        .I1(empty_50_reg_488[4]),
        .I2(shl_ln_fu_279_p3[2]),
        .I3(shl_ln_fu_279_p3[3]),
        .I4(empty_50_reg_488[3]),
        .I5(shl_ln_fu_279_p3[1]),
        .O(icmp_ln16_fu_264_p2));
  FDRE \zext_ln23_2_reg_519_reg[1] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1660),
        .D(shl_ln_fu_279_p3[1]),
        .Q(zext_ln23_2_reg_519[1]),
        .R(1'b0));
  FDRE \zext_ln23_2_reg_519_reg[2] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1660),
        .D(shl_ln_fu_279_p3[2]),
        .Q(zext_ln23_2_reg_519[2]),
        .R(1'b0));
  FDRE \zext_ln23_2_reg_519_reg[3] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1660),
        .D(shl_ln_fu_279_p3[3]),
        .Q(zext_ln23_2_reg_519[3]),
        .R(1'b0));
  FDRE \zext_ln23_2_reg_519_reg[4] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1660),
        .D(shl_ln_fu_279_p3[4]),
        .Q(zext_ln23_2_reg_519[4]),
        .R(1'b0));
  FDRE \zext_ln23_4_reg_542_reg[1] 
       (.C(ap_clk),
        .CE(in_h_0_reg_1770),
        .D(shl_ln23_1_fu_321_p3[1]),
        .Q(zext_ln23_4_reg_542[1]),
        .R(1'b0));
  FDRE \zext_ln23_4_reg_542_reg[2] 
       (.C(ap_clk),
        .CE(in_h_0_reg_1770),
        .D(shl_ln23_1_fu_321_p3[2]),
        .Q(zext_ln23_4_reg_542[2]),
        .R(1'b0));
  FDRE \zext_ln23_4_reg_542_reg[3] 
       (.C(ap_clk),
        .CE(in_h_0_reg_1770),
        .D(shl_ln23_1_fu_321_p3[3]),
        .Q(zext_ln23_4_reg_542[3]),
        .R(1'b0));
  FDRE \zext_ln23_4_reg_542_reg[4] 
       (.C(ap_clk),
        .CE(in_h_0_reg_1770),
        .D(shl_ln23_1_fu_321_p3[4]),
        .Q(zext_ln23_4_reg_542[4]),
        .R(1'b0));
endmodule

(* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "network" *) 
(* ap_ST_fsm_state1 = "46'b0000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "46'b0000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state11 = "46'b0000000000000000000000000000000000010000000000" *) 
(* ap_ST_fsm_state12 = "46'b0000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "46'b0000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "46'b0000000000000000000000000000000010000000000000" *) 
(* ap_ST_fsm_state15 = "46'b0000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "46'b0000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "46'b0000000000000000000000000000010000000000000000" *) 
(* ap_ST_fsm_state18 = "46'b0000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "46'b0000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "46'b0000000000000000000000000000000000000000000010" *) 
(* ap_ST_fsm_state20 = "46'b0000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "46'b0000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "46'b0000000000000000000000001000000000000000000000" *) 
(* ap_ST_fsm_state23 = "46'b0000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "46'b0000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "46'b0000000000000000000001000000000000000000000000" *) 
(* ap_ST_fsm_state26 = "46'b0000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "46'b0000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "46'b0000000000000000001000000000000000000000000000" *) 
(* ap_ST_fsm_state29 = "46'b0000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "46'b0000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "46'b0000000000000000100000000000000000000000000000" *) 
(* ap_ST_fsm_state31 = "46'b0000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "46'b0000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "46'b0000000000000100000000000000000000000000000000" *) 
(* ap_ST_fsm_state34 = "46'b0000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "46'b0000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "46'b0000000000100000000000000000000000000000000000" *) 
(* ap_ST_fsm_state37 = "46'b0000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state38 = "46'b0000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "46'b0000000100000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state4 = "46'b0000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state40 = "46'b0000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "46'b0000010000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state42 = "46'b0000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state43 = "46'b0001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "46'b0010000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state45 = "46'b0100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "46'b1000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "46'b0000000000000000000000000000000000000000010000" *) 
(* ap_ST_fsm_state6 = "46'b0000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state7 = "46'b0000000000000000000000000000000000000001000000" *) (* ap_ST_fsm_state8 = "46'b0000000000000000000000000000000000000010000000" *) 
(* ap_ST_fsm_state9 = "46'b0000000000000000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module design_1_network_0_0_network
   (ap_clk,
    ap_rst_n,
    input_data_TDATA,
    input_data_TVALID,
    input_data_TREADY,
    input_data_TKEEP,
    input_data_TSTRB,
    input_data_TUSER,
    input_data_TLAST,
    input_data_TID,
    input_data_TDEST,
    output_data_TDATA,
    output_data_TVALID,
    output_data_TREADY,
    output_data_TKEEP,
    output_data_TSTRB,
    output_data_TUSER,
    output_data_TLAST,
    output_data_TID,
    output_data_TDEST,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [15:0]input_data_TDATA;
  input input_data_TVALID;
  output input_data_TREADY;
  input [1:0]input_data_TKEEP;
  input [1:0]input_data_TSTRB;
  input [0:0]input_data_TUSER;
  input [0:0]input_data_TLAST;
  input [0:0]input_data_TID;
  input [0:0]input_data_TDEST;
  output [15:0]output_data_TDATA;
  output output_data_TVALID;
  input output_data_TREADY;
  output [1:0]output_data_TKEEP;
  output [1:0]output_data_TSTRB;
  output [0:0]output_data_TUSER;
  output [0:0]output_data_TLAST;
  output [0:0]output_data_TID;
  output [0:0]output_data_TDEST;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire MemBank_A_U_n_11;
  wire MemBank_A_U_n_13;
  wire MemBank_A_U_n_14;
  wire MemBank_A_U_n_16;
  wire MemBank_A_U_n_17;
  wire MemBank_A_U_n_7;
  wire MemBank_A_U_n_8;
  wire MemBank_A_U_n_9;
  wire MemBank_A_address01;
  wire [15:0]MemBank_A_q0;
  wire MemBank_B_U_n_22;
  wire MemBank_B_U_n_23;
  wire MemBank_B_U_n_24;
  wire MemBank_B_U_n_25;
  wire MemBank_B_U_n_26;
  wire MemBank_B_U_n_27;
  wire MemBank_B_U_n_28;
  wire MemBank_B_U_n_29;
  wire MemBank_B_U_n_30;
  wire MemBank_B_U_n_31;
  wire MemBank_B_U_n_32;
  wire MemBank_B_U_n_33;
  wire MemBank_B_U_n_34;
  wire MemBank_B_U_n_35;
  wire MemBank_B_U_n_36;
  wire MemBank_B_U_n_37;
  wire MemBank_B_U_n_38;
  wire MemBank_B_U_n_39;
  wire MemBank_B_U_n_40;
  wire MemBank_B_U_n_42;
  wire MemBank_B_U_n_43;
  wire MemBank_B_U_n_44;
  wire MemBank_B_address01;
  wire MemBank_B_address010_out;
  wire MemBank_B_address011_out;
  wire MemBank_B_ce01;
  wire [15:0]MemBank_B_d0;
  wire [15:0]MemBank_B_q0;
  wire [15:0]MemBank_Out_q0;
  wire SeparableConv2D_1_w_1_ce0;
  wire [13:0]SeparableConv2D_1_w_1_q0;
  wire SeparableConv2D_2_w_1_ce0;
  wire [14:0]SeparableConv2D_2_w_1_q0;
  wire SeparableConv2D_3_w_1_ce0;
  wire SeparableConv2D_4_w_1_ce0;
  wire \ap_CS_fsm[42]_i_3_n_5 ;
  wire \ap_CS_fsm[42]_i_4_n_5 ;
  wire \ap_CS_fsm[45]_i_3_n_5 ;
  wire \ap_CS_fsm[45]_i_4_n_5 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire \ap_CS_fsm_reg_n_5_[10] ;
  wire \ap_CS_fsm_reg_n_5_[12] ;
  wire \ap_CS_fsm_reg_n_5_[15] ;
  wire \ap_CS_fsm_reg_n_5_[16] ;
  wire \ap_CS_fsm_reg_n_5_[18] ;
  wire \ap_CS_fsm_reg_n_5_[1] ;
  wire \ap_CS_fsm_reg_n_5_[20] ;
  wire \ap_CS_fsm_reg_n_5_[23] ;
  wire \ap_CS_fsm_reg_n_5_[24] ;
  wire \ap_CS_fsm_reg_n_5_[26] ;
  wire \ap_CS_fsm_reg_n_5_[28] ;
  wire \ap_CS_fsm_reg_n_5_[2] ;
  wire \ap_CS_fsm_reg_n_5_[31] ;
  wire \ap_CS_fsm_reg_n_5_[32] ;
  wire \ap_CS_fsm_reg_n_5_[34] ;
  wire \ap_CS_fsm_reg_n_5_[36] ;
  wire \ap_CS_fsm_reg_n_5_[39] ;
  wire \ap_CS_fsm_reg_n_5_[40] ;
  wire \ap_CS_fsm_reg_n_5_[43] ;
  wire \ap_CS_fsm_reg_n_5_[44] ;
  wire \ap_CS_fsm_reg_n_5_[45] ;
  wire \ap_CS_fsm_reg_n_5_[8] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state7_0;
  wire ap_CS_fsm_state8;
  wire [45:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm185_out;
  wire ap_NS_fsm186_out;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [22:0]buffer_0_reg_184_reg;
  wire clear;
  wire grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg;
  wire [10:1]grp_depthwise_conv2d_fix_1_fu_473_input_r_address0;
  wire grp_depthwise_conv2d_fix_1_fu_473_input_r_ce0;
  wire [6:0]grp_depthwise_conv2d_fix_1_fu_473_kernel_0_address0;
  wire [15:0]grp_depthwise_conv2d_fix_1_fu_473_kernel_0_q0;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_16;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_19;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_20;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_21;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_22;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_23;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_24;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_25;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_26;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_27;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_28;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_29;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_30;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_31;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_32;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_33;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_34;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_35;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_46;
  wire grp_depthwise_conv2d_fix_1_fu_473_n_5;
  wire [9:0]grp_depthwise_conv2d_fix_1_fu_473_output_r_address0;
  wire grp_depthwise_conv2d_fix_1_fu_473_output_r_ce0;
  wire grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg;
  wire [0:0]grp_depthwise_conv2d_fix_2_fu_449_input_r_address0;
  wire [7:0]grp_depthwise_conv2d_fix_2_fu_449_kernel_0_address0;
  wire [15:0]grp_depthwise_conv2d_fix_2_fu_449_kernel_0_q0;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_10;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_11;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_12;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_13;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_15;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_16;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_17;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_18;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_19;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_26;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_30;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_31;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_32;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_33;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_34;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_35;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_36;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_37;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_38;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_39;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_40;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_41;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_5;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_6;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_7;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_8;
  wire grp_depthwise_conv2d_fix_2_fu_449_n_9;
  wire [13:10]grp_depthwise_conv2d_fix_2_fu_449_output_r_address0;
  wire [15:0]grp_depthwise_conv2d_fix_2_fu_449_output_r_d0;
  wire grp_depthwise_conv2d_fix_2_fu_449_output_r_we0;
  wire grp_depthwise_conv2d_fix_fu_548_ap_start_reg;
  wire [13:1]grp_depthwise_conv2d_fix_fu_548_input_r_address0;
  wire grp_depthwise_conv2d_fix_fu_548_input_r_ce0;
  wire grp_depthwise_conv2d_fix_fu_548_n_10;
  wire grp_depthwise_conv2d_fix_fu_548_n_11;
  wire grp_depthwise_conv2d_fix_fu_548_n_12;
  wire grp_depthwise_conv2d_fix_fu_548_n_13;
  wire grp_depthwise_conv2d_fix_fu_548_n_14;
  wire grp_depthwise_conv2d_fix_fu_548_n_15;
  wire grp_depthwise_conv2d_fix_fu_548_n_16;
  wire grp_depthwise_conv2d_fix_fu_548_n_17;
  wire grp_depthwise_conv2d_fix_fu_548_n_18;
  wire grp_depthwise_conv2d_fix_fu_548_n_19;
  wire grp_depthwise_conv2d_fix_fu_548_n_20;
  wire grp_depthwise_conv2d_fix_fu_548_n_21;
  wire grp_depthwise_conv2d_fix_fu_548_n_22;
  wire grp_depthwise_conv2d_fix_fu_548_n_23;
  wire grp_depthwise_conv2d_fix_fu_548_n_24;
  wire grp_depthwise_conv2d_fix_fu_548_n_26;
  wire grp_depthwise_conv2d_fix_fu_548_n_27;
  wire grp_depthwise_conv2d_fix_fu_548_n_28;
  wire grp_depthwise_conv2d_fix_fu_548_n_29;
  wire grp_depthwise_conv2d_fix_fu_548_n_30;
  wire grp_depthwise_conv2d_fix_fu_548_n_31;
  wire grp_depthwise_conv2d_fix_fu_548_n_32;
  wire grp_depthwise_conv2d_fix_fu_548_n_33;
  wire grp_depthwise_conv2d_fix_fu_548_n_34;
  wire grp_depthwise_conv2d_fix_fu_548_n_35;
  wire grp_depthwise_conv2d_fix_fu_548_n_36;
  wire grp_depthwise_conv2d_fix_fu_548_n_37;
  wire grp_depthwise_conv2d_fix_fu_548_n_38;
  wire grp_depthwise_conv2d_fix_fu_548_n_39;
  wire grp_depthwise_conv2d_fix_fu_548_n_40;
  wire grp_depthwise_conv2d_fix_fu_548_n_7;
  wire grp_depthwise_conv2d_fix_fu_548_n_8;
  wire grp_depthwise_conv2d_fix_fu_548_n_9;
  wire [2:2]grp_depthwise_conv2d_fix_fu_548_output_r_address0;
  wire grp_depthwise_conv2d_fix_fu_548_output_r_ce0;
  wire grp_max_pooling2d_fix16_fu_517_ap_start_reg;
  wire [13:0]grp_max_pooling2d_fix16_fu_517_input_r_address0;
  wire grp_max_pooling2d_fix16_fu_517_input_r_ce0;
  wire grp_max_pooling2d_fix16_fu_517_n_22;
  wire grp_max_pooling2d_fix16_fu_517_n_23;
  wire grp_max_pooling2d_fix16_fu_517_n_24;
  wire grp_max_pooling2d_fix16_fu_517_n_25;
  wire grp_max_pooling2d_fix16_fu_517_n_26;
  wire grp_max_pooling2d_fix16_fu_517_n_27;
  wire grp_max_pooling2d_fix16_fu_517_n_28;
  wire grp_max_pooling2d_fix16_fu_517_n_29;
  wire grp_max_pooling2d_fix16_fu_517_n_30;
  wire grp_max_pooling2d_fix16_fu_517_n_31;
  wire grp_max_pooling2d_fix16_fu_517_n_32;
  wire grp_max_pooling2d_fix16_fu_517_n_33;
  wire grp_max_pooling2d_fix16_fu_517_n_34;
  wire grp_max_pooling2d_fix16_fu_517_output_r_ce0;
  wire [15:0]grp_max_pooling2d_fix16_fu_517_output_r_d0;
  wire grp_max_pooling2d_fix16_fu_517_output_r_we0;
  wire grp_padding2d_fix16_fu_431_ap_start_reg;
  wire grp_padding2d_fix16_fu_431_ap_start_reg0;
  wire [11:0]grp_padding2d_fix16_fu_431_input_r_address0;
  wire grp_padding2d_fix16_fu_431_input_r_ce0;
  wire grp_padding2d_fix16_fu_431_n_19;
  wire grp_padding2d_fix16_fu_431_n_20;
  wire grp_padding2d_fix16_fu_431_n_5;
  wire grp_padding2d_fix16_fu_431_n_6;
  wire [13:0]grp_padding2d_fix16_fu_431_output_r_address0;
  wire grp_padding2d_fix16_fu_431_output_r_we0;
  wire grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_1_fu_497_input_r_address0;
  wire grp_pointwise_conv2d_fix_1_fu_497_n_10;
  wire grp_pointwise_conv2d_fix_1_fu_497_n_11;
  wire grp_pointwise_conv2d_fix_1_fu_497_n_12;
  wire grp_pointwise_conv2d_fix_1_fu_497_n_13;
  wire grp_pointwise_conv2d_fix_1_fu_497_n_14;
  wire grp_pointwise_conv2d_fix_1_fu_497_n_15;
  wire grp_pointwise_conv2d_fix_1_fu_497_n_16;
  wire grp_pointwise_conv2d_fix_1_fu_497_n_17;
  wire grp_pointwise_conv2d_fix_1_fu_497_n_18;
  wire grp_pointwise_conv2d_fix_1_fu_497_n_19;
  wire grp_pointwise_conv2d_fix_1_fu_497_n_20;
  wire grp_pointwise_conv2d_fix_1_fu_497_n_21;
  wire grp_pointwise_conv2d_fix_1_fu_497_n_24;
  wire grp_pointwise_conv2d_fix_1_fu_497_n_5;
  wire grp_pointwise_conv2d_fix_1_fu_497_n_6;
  wire grp_pointwise_conv2d_fix_1_fu_497_n_7;
  wire grp_pointwise_conv2d_fix_1_fu_497_n_8;
  wire grp_pointwise_conv2d_fix_1_fu_497_n_9;
  wire [13:0]grp_pointwise_conv2d_fix_1_fu_497_output_r_address0;
  wire grp_pointwise_conv2d_fix_1_fu_497_output_r_ce0;
  wire grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_2_fu_538_input_r_address0;
  wire grp_pointwise_conv2d_fix_2_fu_538_n_7;
  wire grp_pointwise_conv2d_fix_2_fu_538_n_8;
  wire grp_pointwise_conv2d_fix_2_fu_538_n_9;
  wire [13:0]grp_pointwise_conv2d_fix_2_fu_538_output_r_address0;
  wire grp_pointwise_conv2d_fix_2_fu_538_output_r_we0;
  wire grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_3_fu_507_input_r_address0;
  wire grp_pointwise_conv2d_fix_3_fu_507_n_10;
  wire grp_pointwise_conv2d_fix_3_fu_507_n_11;
  wire grp_pointwise_conv2d_fix_3_fu_507_n_12;
  wire grp_pointwise_conv2d_fix_3_fu_507_n_13;
  wire grp_pointwise_conv2d_fix_3_fu_507_n_14;
  wire grp_pointwise_conv2d_fix_3_fu_507_n_15;
  wire grp_pointwise_conv2d_fix_3_fu_507_n_16;
  wire grp_pointwise_conv2d_fix_3_fu_507_n_17;
  wire grp_pointwise_conv2d_fix_3_fu_507_n_18;
  wire grp_pointwise_conv2d_fix_3_fu_507_n_19;
  wire grp_pointwise_conv2d_fix_3_fu_507_n_20;
  wire grp_pointwise_conv2d_fix_3_fu_507_n_23;
  wire grp_pointwise_conv2d_fix_3_fu_507_n_24;
  wire grp_pointwise_conv2d_fix_3_fu_507_n_5;
  wire grp_pointwise_conv2d_fix_3_fu_507_n_6;
  wire grp_pointwise_conv2d_fix_3_fu_507_n_7;
  wire grp_pointwise_conv2d_fix_3_fu_507_n_8;
  wire grp_pointwise_conv2d_fix_3_fu_507_n_9;
  wire [13:0]grp_pointwise_conv2d_fix_3_fu_507_output_r_address0;
  wire grp_pointwise_conv2d_fix_3_fu_507_output_r_we0;
  wire grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_4_fu_556_input_r_address0;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_25;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_39;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_44;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_45;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_46;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_47;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_48;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_49;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_5;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_50;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_51;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_52;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_53;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_54;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_55;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_57;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_6;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_7;
  wire grp_pointwise_conv2d_fix_4_fu_556_n_8;
  wire [0:0]grp_pointwise_conv2d_fix_4_fu_556_output_r_address0;
  wire grp_pointwise_conv2d_fix_4_fu_556_output_r_ce0;
  wire grp_pointwise_conv2d_fix_fu_585_ap_start_reg;
  wire [9:3]grp_pointwise_conv2d_fix_fu_585_input_r_address0;
  wire grp_pointwise_conv2d_fix_fu_585_n_16;
  wire grp_pointwise_conv2d_fix_fu_585_n_17;
  wire grp_pointwise_conv2d_fix_fu_585_n_22;
  wire grp_pointwise_conv2d_fix_fu_585_n_23;
  wire grp_pointwise_conv2d_fix_fu_585_n_24;
  wire grp_pointwise_conv2d_fix_fu_585_n_25;
  wire grp_pointwise_conv2d_fix_fu_585_n_26;
  wire grp_pointwise_conv2d_fix_fu_585_n_27;
  wire grp_pointwise_conv2d_fix_fu_585_n_28;
  wire grp_pointwise_conv2d_fix_fu_585_n_29;
  wire grp_pointwise_conv2d_fix_fu_585_n_30;
  wire grp_pointwise_conv2d_fix_fu_585_n_31;
  wire grp_pointwise_conv2d_fix_fu_585_n_32;
  wire grp_pointwise_conv2d_fix_fu_585_n_33;
  wire grp_pointwise_conv2d_fix_fu_585_n_34;
  wire grp_pointwise_conv2d_fix_fu_585_n_35;
  wire grp_pointwise_conv2d_fix_fu_585_n_36;
  wire grp_pointwise_conv2d_fix_fu_585_n_37;
  wire grp_pointwise_conv2d_fix_fu_585_n_38;
  wire grp_pointwise_conv2d_fix_fu_585_n_5;
  wire grp_pointwise_conv2d_fix_fu_585_n_55;
  wire grp_pointwise_conv2d_fix_fu_585_n_6;
  wire [13:11]grp_pointwise_conv2d_fix_fu_585_output_r_address0;
  wire grp_pointwise_conv2d_fix_fu_585_output_r_ce0;
  wire grp_up_sampling2d_fix16_fu_564_ap_start_reg;
  wire [11:0]grp_up_sampling2d_fix16_fu_564_input_r_address0;
  wire grp_up_sampling2d_fix16_fu_564_input_r_ce0;
  wire grp_up_sampling2d_fix16_fu_564_n_17;
  wire grp_up_sampling2d_fix16_fu_564_n_25;
  wire grp_up_sampling2d_fix16_fu_564_n_26;
  wire grp_up_sampling2d_fix16_fu_564_n_27;
  wire grp_up_sampling2d_fix16_fu_564_n_28;
  wire grp_up_sampling2d_fix16_fu_564_n_29;
  wire grp_up_sampling2d_fix16_fu_564_n_30;
  wire grp_up_sampling2d_fix16_fu_564_n_31;
  wire grp_up_sampling2d_fix16_fu_564_n_5;
  wire [13:0]grp_up_sampling2d_fix16_fu_564_output_r_address0;
  wire grp_up_sampling2d_fix16_fu_564_output_r_ce0;
  wire \i_0_reg_398[0]_i_4_n_5 ;
  wire [13:0]i_0_reg_398_reg;
  wire \i_0_reg_398_reg[0]_i_3_n_10 ;
  wire \i_0_reg_398_reg[0]_i_3_n_11 ;
  wire \i_0_reg_398_reg[0]_i_3_n_12 ;
  wire \i_0_reg_398_reg[0]_i_3_n_5 ;
  wire \i_0_reg_398_reg[0]_i_3_n_6 ;
  wire \i_0_reg_398_reg[0]_i_3_n_7 ;
  wire \i_0_reg_398_reg[0]_i_3_n_8 ;
  wire \i_0_reg_398_reg[0]_i_3_n_9 ;
  wire \i_0_reg_398_reg[12]_i_1_n_11 ;
  wire \i_0_reg_398_reg[12]_i_1_n_12 ;
  wire \i_0_reg_398_reg[12]_i_1_n_8 ;
  wire \i_0_reg_398_reg[4]_i_1_n_10 ;
  wire \i_0_reg_398_reg[4]_i_1_n_11 ;
  wire \i_0_reg_398_reg[4]_i_1_n_12 ;
  wire \i_0_reg_398_reg[4]_i_1_n_5 ;
  wire \i_0_reg_398_reg[4]_i_1_n_6 ;
  wire \i_0_reg_398_reg[4]_i_1_n_7 ;
  wire \i_0_reg_398_reg[4]_i_1_n_8 ;
  wire \i_0_reg_398_reg[4]_i_1_n_9 ;
  wire \i_0_reg_398_reg[8]_i_1_n_10 ;
  wire \i_0_reg_398_reg[8]_i_1_n_11 ;
  wire \i_0_reg_398_reg[8]_i_1_n_12 ;
  wire \i_0_reg_398_reg[8]_i_1_n_5 ;
  wire \i_0_reg_398_reg[8]_i_1_n_6 ;
  wire \i_0_reg_398_reg[8]_i_1_n_7 ;
  wire \i_0_reg_398_reg[8]_i_1_n_8 ;
  wire \i_0_reg_398_reg[8]_i_1_n_9 ;
  wire i_1_reg_409;
  wire \i_1_reg_409_reg_n_5_[0] ;
  wire \i_1_reg_409_reg_n_5_[1] ;
  wire \i_1_reg_409_reg_n_5_[2] ;
  wire \i_1_reg_409_reg_n_5_[3] ;
  wire \i_1_reg_409_reg_n_5_[4] ;
  wire \i_1_reg_409_reg_n_5_[5] ;
  wire \i_1_reg_409_reg_n_5_[6] ;
  wire \i_1_reg_409_reg_n_5_[7] ;
  wire \i_1_reg_409_reg_n_5_[8] ;
  wire \i_1_reg_409_reg_n_5_[9] ;
  wire [9:0]i_2_reg_420;
  wire [9:0]i_3_fu_653_p2;
  wire [9:0]i_3_reg_698;
  wire \i_3_reg_698[9]_i_2_n_5 ;
  wire [9:0]i_4_fu_670_p2;
  wire [9:0]i_4_reg_716;
  wire \i_4_reg_716[9]_i_2_n_5 ;
  wire icmp_ln160_fu_647_p2;
  wire icmp_ln26_fu_427_p2;
  wire [15:0]input_data_TDATA;
  wire [0:0]input_data_TDEST;
  wire [0:0]input_data_TID;
  wire [1:0]input_data_TKEEP;
  wire [0:0]input_data_TLAST;
  wire input_data_TREADY;
  wire [1:0]input_data_TSTRB;
  wire [0:0]input_data_TUSER;
  wire input_data_TVALID;
  wire input_data_data_V_0_ack_out;
  wire input_data_data_V_0_load_A;
  wire input_data_data_V_0_load_B;
  wire [15:0]input_data_data_V_0_payload_A;
  wire [15:0]input_data_data_V_0_payload_B;
  wire input_data_data_V_0_sel;
  wire input_data_data_V_0_sel_rd_i_1_n_5;
  wire input_data_data_V_0_sel_wr;
  wire input_data_data_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_data_V_0_state;
  wire \input_data_data_V_0_state[0]_i_1_n_5 ;
  wire \input_data_data_V_0_state_reg_n_5_[0] ;
  wire \input_data_data_V_0_state_reg_n_5_[1] ;
  wire input_data_dest_V_0_payload_A;
  wire \input_data_dest_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_dest_V_0_payload_B;
  wire \input_data_dest_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_dest_V_0_sel;
  wire input_data_dest_V_0_sel_rd_i_1_n_5;
  wire input_data_dest_V_0_sel_wr;
  wire input_data_dest_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_dest_V_0_state;
  wire \input_data_dest_V_0_state[0]_i_1_n_5 ;
  wire \input_data_dest_V_0_state_reg_n_5_[0] ;
  wire input_data_id_V_0_payload_A;
  wire \input_data_id_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_id_V_0_payload_B;
  wire \input_data_id_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_id_V_0_sel;
  wire input_data_id_V_0_sel_rd_i_1_n_5;
  wire input_data_id_V_0_sel_wr;
  wire input_data_id_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_id_V_0_state;
  wire \input_data_id_V_0_state[0]_i_1_n_5 ;
  wire \input_data_id_V_0_state_reg_n_5_[0] ;
  wire \input_data_id_V_0_state_reg_n_5_[1] ;
  wire [1:0]input_data_keep_V_0_payload_A;
  wire \input_data_keep_V_0_payload_A[0]_i_1_n_5 ;
  wire \input_data_keep_V_0_payload_A[1]_i_1_n_5 ;
  wire [1:0]input_data_keep_V_0_payload_B;
  wire \input_data_keep_V_0_payload_B[0]_i_1_n_5 ;
  wire \input_data_keep_V_0_payload_B[1]_i_1_n_5 ;
  wire input_data_keep_V_0_sel;
  wire input_data_keep_V_0_sel_rd_i_1_n_5;
  wire input_data_keep_V_0_sel_wr;
  wire input_data_keep_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_keep_V_0_state;
  wire \input_data_keep_V_0_state[0]_i_1_n_5 ;
  wire \input_data_keep_V_0_state_reg_n_5_[0] ;
  wire \input_data_keep_V_0_state_reg_n_5_[1] ;
  wire input_data_last_V_0_payload_A;
  wire \input_data_last_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_last_V_0_payload_B;
  wire \input_data_last_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_last_V_0_sel;
  wire input_data_last_V_0_sel_rd_i_1_n_5;
  wire input_data_last_V_0_sel_wr;
  wire input_data_last_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_last_V_0_state;
  wire \input_data_last_V_0_state[0]_i_1_n_5 ;
  wire \input_data_last_V_0_state_reg_n_5_[0] ;
  wire \input_data_last_V_0_state_reg_n_5_[1] ;
  wire input_data_last_V_tm_fu_626_p1;
  wire [1:0]input_data_strb_V_0_payload_A;
  wire \input_data_strb_V_0_payload_A[0]_i_1_n_5 ;
  wire \input_data_strb_V_0_payload_A[1]_i_1_n_5 ;
  wire [1:0]input_data_strb_V_0_payload_B;
  wire \input_data_strb_V_0_payload_B[0]_i_1_n_5 ;
  wire \input_data_strb_V_0_payload_B[1]_i_1_n_5 ;
  wire input_data_strb_V_0_sel;
  wire input_data_strb_V_0_sel_rd_i_1_n_5;
  wire input_data_strb_V_0_sel_wr;
  wire input_data_strb_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_strb_V_0_state;
  wire \input_data_strb_V_0_state[0]_i_1_n_5 ;
  wire \input_data_strb_V_0_state_reg_n_5_[0] ;
  wire \input_data_strb_V_0_state_reg_n_5_[1] ;
  wire input_data_user_V_0_payload_A;
  wire \input_data_user_V_0_payload_A[0]_i_1_n_5 ;
  wire input_data_user_V_0_payload_B;
  wire \input_data_user_V_0_payload_B[0]_i_1_n_5 ;
  wire input_data_user_V_0_sel;
  wire input_data_user_V_0_sel_rd_i_1_n_5;
  wire input_data_user_V_0_sel_wr;
  wire input_data_user_V_0_sel_wr_i_1_n_5;
  wire [1:1]input_data_user_V_0_state;
  wire \input_data_user_V_0_state[0]_i_1_n_5 ;
  wire \input_data_user_V_0_state_reg_n_5_[0] ;
  wire \input_data_user_V_0_state_reg_n_5_[1] ;
  wire interrupt;
  wire \mul_ln11_reg_728[6]_i_12_n_5 ;
  wire \mul_ln11_reg_728[6]_i_8_n_5 ;
  wire [15:0]output_data_TDATA;
  wire [0:0]output_data_TDEST;
  wire [0:0]output_data_TID;
  wire [1:0]output_data_TKEEP;
  wire [0:0]output_data_TLAST;
  wire output_data_TREADY;
  wire [1:0]output_data_TSTRB;
  wire [0:0]output_data_TUSER;
  wire output_data_TVALID;
  wire output_data_data_V_1_ack_in;
  wire output_data_data_V_1_load_A;
  wire output_data_data_V_1_load_B;
  wire [15:0]output_data_data_V_1_payload_A;
  wire [15:0]output_data_data_V_1_payload_B;
  wire output_data_data_V_1_sel;
  wire output_data_data_V_1_sel_rd_i_1_n_5;
  wire output_data_data_V_1_sel_wr;
  wire output_data_data_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_data_V_1_state;
  wire \output_data_data_V_1_state[0]_i_1_n_5 ;
  wire \output_data_data_V_1_state_reg_n_5_[0] ;
  wire output_data_dest_V_1_payload_A;
  wire output_data_dest_V_1_payload_B;
  wire output_data_dest_V_1_sel;
  wire output_data_dest_V_1_sel_rd_i_1_n_5;
  wire output_data_dest_V_1_sel_wr;
  wire output_data_dest_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_dest_V_1_state;
  wire \output_data_dest_V_1_state[0]_i_1_n_5 ;
  wire \output_data_dest_V_1_state_reg_n_5_[1] ;
  wire output_data_id_V_1_payload_A;
  wire output_data_id_V_1_payload_B;
  wire output_data_id_V_1_sel;
  wire output_data_id_V_1_sel_rd_i_1_n_5;
  wire output_data_id_V_1_sel_wr;
  wire output_data_id_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_id_V_1_state;
  wire \output_data_id_V_1_state[0]_i_1_n_5 ;
  wire \output_data_id_V_1_state_reg_n_5_[0] ;
  wire \output_data_id_V_1_state_reg_n_5_[1] ;
  wire output_data_keep_V_1_load_A;
  wire output_data_keep_V_1_load_B;
  wire [1:0]output_data_keep_V_1_payload_A;
  wire [1:0]output_data_keep_V_1_payload_B;
  wire output_data_keep_V_1_sel;
  wire output_data_keep_V_1_sel_rd_i_1_n_5;
  wire output_data_keep_V_1_sel_wr;
  wire output_data_keep_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_keep_V_1_state;
  wire \output_data_keep_V_1_state[0]_i_1_n_5 ;
  wire \output_data_keep_V_1_state_reg_n_5_[0] ;
  wire \output_data_keep_V_1_state_reg_n_5_[1] ;
  wire output_data_last_V_1_payload_A;
  wire output_data_last_V_1_payload_B;
  wire output_data_last_V_1_sel;
  wire output_data_last_V_1_sel_rd_i_1_n_5;
  wire output_data_last_V_1_sel_wr;
  wire output_data_last_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_last_V_1_state;
  wire \output_data_last_V_1_state[0]_i_1_n_5 ;
  wire \output_data_last_V_1_state_reg_n_5_[0] ;
  wire \output_data_last_V_1_state_reg_n_5_[1] ;
  wire output_data_strb_V_1_load_A;
  wire output_data_strb_V_1_load_B;
  wire [1:0]output_data_strb_V_1_payload_A;
  wire [1:0]output_data_strb_V_1_payload_B;
  wire output_data_strb_V_1_sel;
  wire output_data_strb_V_1_sel_rd_i_1_n_5;
  wire output_data_strb_V_1_sel_wr;
  wire output_data_strb_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_strb_V_1_state;
  wire \output_data_strb_V_1_state[0]_i_1_n_5 ;
  wire \output_data_strb_V_1_state_reg_n_5_[0] ;
  wire \output_data_strb_V_1_state_reg_n_5_[1] ;
  wire output_data_user_V_1_payload_A;
  wire output_data_user_V_1_payload_B;
  wire output_data_user_V_1_sel;
  wire output_data_user_V_1_sel_rd_i_1_n_5;
  wire output_data_user_V_1_sel_wr;
  wire output_data_user_V_1_sel_wr_i_1_n_5;
  wire [1:1]output_data_user_V_1_state;
  wire \output_data_user_V_1_state[0]_i_1_n_5 ;
  wire \output_data_user_V_1_state_reg_n_5_[0] ;
  wire \output_data_user_V_1_state_reg_n_5_[1] ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [7:0]\^s_axi_AXILiteS_RDATA ;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire sel;
  wire sel00;
  wire sig_buffer_dest_V_U_n_12;
  wire sig_buffer_dest_V_U_n_13;
  wire sig_buffer_dest_V_U_n_14;
  wire sig_buffer_dest_V_U_n_15;
  wire sig_buffer_dest_V_U_n_16;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;
  wire sig_buffer_id_V_U_n_5;
  wire sig_buffer_id_V_U_n_6;
  wire [1:0]sig_buffer_keep_V_q0;
  wire sig_buffer_last_V_U_n_10;
  wire sig_buffer_last_V_U_n_11;
  wire sig_buffer_last_V_U_n_12;
  wire [1:0]sig_buffer_strb_V_q0;
  wire sig_buffer_user_V_U_n_5;
  wire sig_buffer_user_V_U_n_6;
  wire [15:0]trunc_ln42_fu_299_p1;
  wire [9:0]zext_ln162_reg_703_reg;
  wire zext_ln162_reg_703_reg0;
  wire [3:1]\NLW_i_0_reg_398_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_0_reg_398_reg[12]_i_1_O_UNCONNECTED ;

  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[31] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[30] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[29] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[28] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[27] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[26] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[25] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[24] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[23] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[22] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[21] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[20] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[19] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[18] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[17] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[16] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[15] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[14] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[13] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[12] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[11] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[10] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[9] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[8] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[7] = \^s_axi_AXILiteS_RDATA [7];
  assign s_axi_AXILiteS_RDATA[6] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[5] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[4] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[3:0] = \^s_axi_AXILiteS_RDATA [3:0];
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_network_0_0_network_MemBank_A MemBank_A_U
       (.ADDRARDADDR({grp_pointwise_conv2d_fix_fu_585_n_35,grp_pointwise_conv2d_fix_fu_585_n_36,grp_max_pooling2d_fix16_fu_517_n_22,grp_max_pooling2d_fix16_fu_517_n_23,grp_max_pooling2d_fix16_fu_517_n_24,grp_max_pooling2d_fix16_fu_517_n_25,grp_max_pooling2d_fix16_fu_517_n_26,grp_max_pooling2d_fix16_fu_517_n_27,grp_max_pooling2d_fix16_fu_517_n_28,grp_max_pooling2d_fix16_fu_517_n_29,grp_max_pooling2d_fix16_fu_517_n_30,grp_max_pooling2d_fix16_fu_517_n_31,grp_max_pooling2d_fix16_fu_517_n_32,grp_max_pooling2d_fix16_fu_517_n_33}),
        .MemBank_A_address01(MemBank_A_address01),
        .MemBank_B_address01(MemBank_B_address01),
        .MemBank_B_address011_out(MemBank_B_address011_out),
        .MemBank_B_ce01(MemBank_B_ce01),
        .Q({\ap_CS_fsm_reg_n_5_[39] ,ap_CS_fsm_state38,ap_CS_fsm_state36,ap_CS_fsm_state34,\ap_CS_fsm_reg_n_5_[31] ,ap_CS_fsm_state30,ap_CS_fsm_state28,ap_CS_fsm_state26,\ap_CS_fsm_reg_n_5_[23] ,ap_CS_fsm_state22,ap_CS_fsm_state20,ap_CS_fsm_state18,\ap_CS_fsm_reg_n_5_[15] ,ap_CS_fsm_state14,ap_CS_fsm_state12,ap_CS_fsm_state10,ap_CS_fsm_state8,sel00,ap_CS_fsm_state4,\ap_CS_fsm_reg_n_5_[1] }),
        .WEA({grp_depthwise_conv2d_fix_fu_548_n_36,grp_depthwise_conv2d_fix_fu_548_n_37}),
        .\ap_CS_fsm_reg[15] (MemBank_A_U_n_11),
        .\ap_CS_fsm_reg[1] (MemBank_A_U_n_7),
        .\ap_CS_fsm_reg[33] (MemBank_A_U_n_8),
        .\ap_CS_fsm_reg[37] (MemBank_A_U_n_14),
        .\ap_CS_fsm_reg[39] (MemBank_A_U_n_13),
        .\ap_CS_fsm_reg[39]_0 (MemBank_A_U_n_16),
        .\ap_CS_fsm_reg[39]_1 (MemBank_A_U_n_17),
        .\ap_CS_fsm_reg[7] (MemBank_A_U_n_9),
        .ap_clk(ap_clk),
        .d0({grp_depthwise_conv2d_fix_1_fu_473_n_19,grp_depthwise_conv2d_fix_1_fu_473_n_20,grp_depthwise_conv2d_fix_1_fu_473_n_21,grp_depthwise_conv2d_fix_1_fu_473_n_22,grp_depthwise_conv2d_fix_1_fu_473_n_23,grp_depthwise_conv2d_fix_1_fu_473_n_24,grp_depthwise_conv2d_fix_1_fu_473_n_25,grp_depthwise_conv2d_fix_1_fu_473_n_26,grp_depthwise_conv2d_fix_1_fu_473_n_27,grp_depthwise_conv2d_fix_1_fu_473_n_28,grp_depthwise_conv2d_fix_1_fu_473_n_29,grp_depthwise_conv2d_fix_1_fu_473_n_30,grp_depthwise_conv2d_fix_1_fu_473_n_31,grp_depthwise_conv2d_fix_1_fu_473_n_32,grp_depthwise_conv2d_fix_1_fu_473_n_33,grp_depthwise_conv2d_fix_1_fu_473_n_34}),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_r_address0(grp_pointwise_conv2d_fix_1_fu_497_input_r_address0[13]),
        .q0(MemBank_A_q0),
        .ram_reg(\input_data_data_V_0_state_reg_n_5_[0] ),
        .ram_reg_0(grp_pointwise_conv2d_fix_4_fu_556_input_r_address0[13:12]),
        .ram_reg_0_0(grp_pointwise_conv2d_fix_fu_585_n_16),
        .ram_reg_0_i_23__0(MemBank_B_U_n_25),
        .ram_reg_0_i_23__0_0(grp_pointwise_conv2d_fix_3_fu_507_input_r_address0[13]),
        .ram_reg_7({grp_depthwise_conv2d_fix_fu_548_n_38,grp_depthwise_conv2d_fix_fu_548_n_39}));
  design_1_network_0_0_network_MemBank_A_0 MemBank_B_U
       (.ADDRARDADDR({grp_pointwise_conv2d_fix_4_fu_556_n_5,grp_pointwise_conv2d_fix_4_fu_556_n_6,grp_pointwise_conv2d_fix_4_fu_556_n_7,grp_up_sampling2d_fix16_fu_564_n_5,grp_depthwise_conv2d_fix_2_fu_449_n_5,grp_depthwise_conv2d_fix_2_fu_449_n_6,grp_depthwise_conv2d_fix_2_fu_449_n_7,grp_depthwise_conv2d_fix_2_fu_449_n_8,grp_depthwise_conv2d_fix_2_fu_449_n_9,grp_depthwise_conv2d_fix_2_fu_449_n_10,grp_depthwise_conv2d_fix_2_fu_449_n_11,grp_depthwise_conv2d_fix_2_fu_449_n_12,grp_depthwise_conv2d_fix_2_fu_449_n_13,grp_pointwise_conv2d_fix_fu_585_n_5}),
        .CO(icmp_ln26_fu_427_p2),
        .MemBank_B_address010_out(MemBank_B_address010_out),
        .MemBank_B_address011_out(MemBank_B_address011_out),
        .Q(grp_max_pooling2d_fix16_fu_517_output_r_d0),
        .WEA({grp_pointwise_conv2d_fix_4_fu_556_n_52,grp_pointwise_conv2d_fix_4_fu_556_n_53}),
        .\ap_CS_fsm_reg[15] (MemBank_B_U_n_24),
        .\ap_CS_fsm_reg[17] (MemBank_B_U_n_43),
        .\ap_CS_fsm_reg[17]_0 (MemBank_B_U_n_44),
        .\ap_CS_fsm_reg[29] (MemBank_B_U_n_40),
        .\ap_CS_fsm_reg[31] (MemBank_B_U_n_26),
        .\ap_CS_fsm_reg[31]_0 (MemBank_B_U_n_27),
        .\ap_CS_fsm_reg[31]_1 (MemBank_B_U_n_28),
        .\ap_CS_fsm_reg[31]_10 (MemBank_B_U_n_37),
        .\ap_CS_fsm_reg[31]_11 (MemBank_B_U_n_38),
        .\ap_CS_fsm_reg[31]_2 (MemBank_B_U_n_29),
        .\ap_CS_fsm_reg[31]_3 (MemBank_B_U_n_30),
        .\ap_CS_fsm_reg[31]_4 (MemBank_B_U_n_31),
        .\ap_CS_fsm_reg[31]_5 (MemBank_B_U_n_32),
        .\ap_CS_fsm_reg[31]_6 (MemBank_B_U_n_33),
        .\ap_CS_fsm_reg[31]_7 (MemBank_B_U_n_34),
        .\ap_CS_fsm_reg[31]_8 (MemBank_B_U_n_35),
        .\ap_CS_fsm_reg[31]_9 (MemBank_B_U_n_36),
        .\ap_CS_fsm_reg[5] (MemBank_B_U_n_25),
        .\ap_CS_fsm_reg[7] (MemBank_B_U_n_22),
        .\ap_CS_fsm_reg[7]_0 (MemBank_B_U_n_23),
        .\ap_CS_fsm_reg[7]_1 (MemBank_B_U_n_42),
        .\ap_CS_fsm_reg[9] (MemBank_B_U_n_39),
        .ap_clk(ap_clk),
        .d0(MemBank_B_d0),
        .grp_max_pooling2d_fix16_fu_517_input_r_address0(grp_max_pooling2d_fix16_fu_517_input_r_address0),
        .output_r_address0(grp_pointwise_conv2d_fix_3_fu_507_output_r_address0[11:0]),
        .q0(MemBank_B_q0),
        .ram_reg_0({\ap_CS_fsm_reg_n_5_[40] ,\ap_CS_fsm_reg_n_5_[39] ,ap_CS_fsm_state38,ap_CS_fsm_state34,\ap_CS_fsm_reg_n_5_[31] ,ap_CS_fsm_state30,ap_CS_fsm_state26,\ap_CS_fsm_reg_n_5_[23] ,ap_CS_fsm_state22,ap_CS_fsm_state18,\ap_CS_fsm_reg_n_5_[15] ,ap_CS_fsm_state14,ap_CS_fsm_state10,ap_CS_fsm_state8,sel00}),
        .ram_reg_0_0(grp_depthwise_conv2d_fix_2_fu_449_n_19),
        .ram_reg_0_i_28({grp_pointwise_conv2d_fix_1_fu_497_output_r_address0[13],grp_pointwise_conv2d_fix_1_fu_497_output_r_address0[10:0]}),
        .ram_reg_7({grp_pointwise_conv2d_fix_4_fu_556_n_54,grp_pointwise_conv2d_fix_4_fu_556_n_55}));
  design_1_network_0_0_network_MemBank_Out MemBank_Out_U
       (.D(MemBank_Out_q0),
        .Q({ap_CS_fsm_state43,ap_CS_fsm_state42}),
        .ap_clk(ap_clk),
        .q0(MemBank_B_q0),
        .ram_reg(i_2_reg_420),
        .ram_reg_0(zext_ln162_reg_703_reg));
  design_1_network_0_0_network_SeparableConv2D_1_w_1 SeparableConv2D_1_w_1_U
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_2_fu_449_kernel_0_address0),
        .DOADO(SeparableConv2D_1_w_1_q0),
        .SeparableConv2D_1_w_1_ce0(SeparableConv2D_1_w_1_ce0),
        .ap_clk(ap_clk));
  design_1_network_0_0_network_SeparableConv2D_2_w_1 SeparableConv2D_2_w_1_U
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_1_fu_473_kernel_0_address0),
        .DOADO(SeparableConv2D_2_w_1_q0),
        .SeparableConv2D_2_w_1_ce0(SeparableConv2D_2_w_1_ce0),
        .ap_clk(ap_clk));
  design_1_network_0_0_network_SeparableConv2D_3_w_1 SeparableConv2D_3_w_1_U
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_1_fu_473_kernel_0_address0),
        .DOADO(SeparableConv2D_2_w_1_q0),
        .Q(ap_CS_fsm_state30),
        .SeparableConv2D_3_w_1_ce0(SeparableConv2D_3_w_1_ce0),
        .ap_clk(ap_clk),
        .kernel_0_q0({grp_depthwise_conv2d_fix_1_fu_473_kernel_0_q0[15],grp_depthwise_conv2d_fix_1_fu_473_kernel_0_q0[13:0]}));
  design_1_network_0_0_network_SeparableConv2D_4_w_1 SeparableConv2D_4_w_1_U
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_2_fu_449_kernel_0_address0),
        .DOADO(SeparableConv2D_1_w_1_q0),
        .Q(ap_CS_fsm_state38),
        .SeparableConv2D_4_w_1_ce0(SeparableConv2D_4_w_1_ce0),
        .ap_clk(ap_clk),
        .kernel_0_q0({grp_depthwise_conv2d_fix_2_fu_449_kernel_0_q0[15],grp_depthwise_conv2d_fix_2_fu_449_kernel_0_q0[13:0]}));
  LUT5 #(
    .INIT(32'h80888000)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(input_data_last_V_0_payload_B),
        .I3(input_data_last_V_0_sel),
        .I4(input_data_last_V_0_payload_A),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(icmp_ln160_fu_647_p2),
        .I1(\ap_CS_fsm_reg_n_5_[40] ),
        .O(ap_NS_fsm[41]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(icmp_ln160_fu_647_p2),
        .I1(\ap_CS_fsm_reg_n_5_[40] ),
        .I2(\ap_CS_fsm_reg_n_5_[44] ),
        .I3(output_data_data_V_1_ack_in),
        .O(ap_NS_fsm[42]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \ap_CS_fsm[42]_i_2 
       (.I0(\ap_CS_fsm[42]_i_3_n_5 ),
        .I1(\i_1_reg_409_reg_n_5_[9] ),
        .I2(\i_1_reg_409_reg_n_5_[8] ),
        .I3(\i_1_reg_409_reg_n_5_[7] ),
        .I4(\i_1_reg_409_reg_n_5_[5] ),
        .I5(\ap_CS_fsm[42]_i_4_n_5 ),
        .O(icmp_ln160_fu_647_p2));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ap_CS_fsm[42]_i_3 
       (.I0(\i_1_reg_409_reg_n_5_[1] ),
        .I1(\i_1_reg_409_reg_n_5_[0] ),
        .I2(\i_1_reg_409_reg_n_5_[2] ),
        .I3(\i_1_reg_409_reg_n_5_[4] ),
        .O(\ap_CS_fsm[42]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h1500150000001500)) 
    \ap_CS_fsm[42]_i_4 
       (.I0(\i_1_reg_409_reg_n_5_[5] ),
        .I1(\i_1_reg_409_reg_n_5_[4] ),
        .I2(\i_1_reg_409_reg_n_5_[3] ),
        .I3(\i_1_reg_409_reg_n_5_[8] ),
        .I4(\i_1_reg_409_reg_n_5_[6] ),
        .I5(\i_1_reg_409_reg_n_5_[7] ),
        .O(\ap_CS_fsm[42]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h44F4)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(ap_NS_fsm185_out),
        .I1(ap_CS_fsm_state43),
        .I2(\ap_CS_fsm_reg_n_5_[43] ),
        .I3(output_data_data_V_1_ack_in),
        .O(ap_NS_fsm[43]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[43] ),
        .I1(\ap_CS_fsm_reg_n_5_[44] ),
        .I2(output_data_data_V_1_ack_in),
        .O(ap_NS_fsm[44]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[45]_i_1 
       (.I0(ap_NS_fsm185_out),
        .I1(ap_CS_fsm_state43),
        .I2(ap_done),
        .I3(\ap_CS_fsm_reg_n_5_[45] ),
        .O(ap_NS_fsm[45]));
  LUT5 #(
    .INIT(32'h88080000)) 
    \ap_CS_fsm[45]_i_2 
       (.I0(\ap_CS_fsm[45]_i_3_n_5 ),
        .I1(\ap_CS_fsm[45]_i_4_n_5 ),
        .I2(i_2_reg_420[6]),
        .I3(i_2_reg_420[7]),
        .I4(i_2_reg_420[8]),
        .O(ap_NS_fsm185_out));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \ap_CS_fsm[45]_i_3 
       (.I0(i_2_reg_420[8]),
        .I1(i_2_reg_420[7]),
        .I2(i_2_reg_420[4]),
        .I3(i_2_reg_420[5]),
        .I4(ap_CS_fsm_state43),
        .I5(i_2_reg_420[9]),
        .O(\ap_CS_fsm[45]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    \ap_CS_fsm[45]_i_4 
       (.I0(i_2_reg_420[0]),
        .I1(i_2_reg_420[1]),
        .I2(i_2_reg_420[2]),
        .I3(i_2_reg_420[5]),
        .I4(i_2_reg_420[3]),
        .I5(i_2_reg_420[4]),
        .O(\ap_CS_fsm[45]_i_4_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(\ap_CS_fsm_reg_n_5_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(\ap_CS_fsm_reg_n_5_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[15]),
        .Q(\ap_CS_fsm_reg_n_5_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(\ap_CS_fsm_reg_n_5_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(\ap_CS_fsm_reg_n_5_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(\ap_CS_fsm_reg_n_5_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[21]),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(\ap_CS_fsm_reg_n_5_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(\ap_CS_fsm_reg_n_5_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(\ap_CS_fsm_reg_n_5_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(\ap_CS_fsm_reg_n_5_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(\ap_CS_fsm_reg_n_5_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(\ap_CS_fsm_reg_n_5_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(\ap_CS_fsm_reg_n_5_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(\ap_CS_fsm_reg_n_5_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(\ap_CS_fsm_reg_n_5_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[40]),
        .Q(\ap_CS_fsm_reg_n_5_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(\ap_CS_fsm_reg_n_5_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(\ap_CS_fsm_reg_n_5_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[45]),
        .Q(\ap_CS_fsm_reg_n_5_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(sel00),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(\ap_CS_fsm_reg_n_5_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  design_1_network_0_0_depthwise_conv2d_fix_1 grp_depthwise_conv2d_fix_1_fu_473
       (.ADDRARDADDR(grp_depthwise_conv2d_fix_1_fu_473_kernel_0_address0),
        .D({ap_NS_fsm[30:29],ap_NS_fsm[22:21]}),
        .E(grp_depthwise_conv2d_fix_2_fu_449_output_r_we0),
        .MemBank_B_address01(MemBank_B_address01),
        .MemBank_B_address010_out(MemBank_B_address010_out),
        .MemBank_B_address011_out(MemBank_B_address011_out),
        .Q({ap_CS_fsm_state30,\ap_CS_fsm_reg_n_5_[28] ,ap_CS_fsm_state22,\ap_CS_fsm_reg_n_5_[20] }),
        .SR(ap_rst_n_inv),
        .SeparableConv2D_2_w_1_ce0(SeparableConv2D_2_w_1_ce0),
        .SeparableConv2D_3_w_1_ce0(SeparableConv2D_3_w_1_ce0),
        .add_ln37_4_fu_544_p2(grp_depthwise_conv2d_fix_1_fu_473_n_5),
        .\ap_CS_fsm_reg[21] (grp_depthwise_conv2d_fix_1_fu_473_n_16),
        .\ap_CS_fsm_reg[28] (grp_depthwise_conv2d_fix_1_fu_473_n_46),
        .ap_clk(ap_clk),
        .d0({grp_depthwise_conv2d_fix_1_fu_473_n_19,grp_depthwise_conv2d_fix_1_fu_473_n_20,grp_depthwise_conv2d_fix_1_fu_473_n_21,grp_depthwise_conv2d_fix_1_fu_473_n_22,grp_depthwise_conv2d_fix_1_fu_473_n_23,grp_depthwise_conv2d_fix_1_fu_473_n_24,grp_depthwise_conv2d_fix_1_fu_473_n_25,grp_depthwise_conv2d_fix_1_fu_473_n_26,grp_depthwise_conv2d_fix_1_fu_473_n_27,grp_depthwise_conv2d_fix_1_fu_473_n_28,grp_depthwise_conv2d_fix_1_fu_473_n_29,grp_depthwise_conv2d_fix_1_fu_473_n_30,grp_depthwise_conv2d_fix_1_fu_473_n_31,grp_depthwise_conv2d_fix_1_fu_473_n_32,grp_depthwise_conv2d_fix_1_fu_473_n_33,grp_depthwise_conv2d_fix_1_fu_473_n_34}),
        .grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg(grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg),
        .grp_padding2d_fix16_fu_431_output_r_address0(grp_padding2d_fix16_fu_431_output_r_address0[0]),
        .\i_count_2_reg_289_reg[10] (grp_depthwise_conv2d_fix_1_fu_473_n_35),
        .input_r_address0(grp_depthwise_conv2d_fix_1_fu_473_input_r_address0),
        .input_r_ce0(grp_depthwise_conv2d_fix_1_fu_473_input_r_ce0),
        .kernel_0_q0({grp_depthwise_conv2d_fix_1_fu_473_kernel_0_q0[15],grp_depthwise_conv2d_fix_1_fu_473_kernel_0_q0[13:0]}),
        .output_r_address0(grp_depthwise_conv2d_fix_1_fu_473_output_r_address0),
        .output_r_ce0(grp_depthwise_conv2d_fix_1_fu_473_output_r_ce0),
        .q0(MemBank_B_q0),
        .ram_reg_0(MemBank_A_U_n_13),
        .ram_reg_0_0(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0),
        .ram_reg_0_1(MemBank_A_U_n_7),
        .ram_reg_0_2(grp_depthwise_conv2d_fix_fu_548_n_8),
        .ram_reg_0_3(grp_depthwise_conv2d_fix_fu_548_n_9),
        .ram_reg_0_i_32__0(grp_padding2d_fix16_fu_431_input_r_address0[10]),
        .ram_reg_0_i_32__0_0(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[10]),
        .ram_reg_1(grp_depthwise_conv2d_fix_fu_548_n_10),
        .ram_reg_1_0(grp_depthwise_conv2d_fix_fu_548_n_11),
        .ram_reg_2(MemBank_A_U_n_14),
        .ram_reg_2_0(grp_max_pooling2d_fix16_fu_517_output_r_we0),
        .ram_reg_2_1(grp_depthwise_conv2d_fix_fu_548_n_12),
        .ram_reg_2_2(grp_depthwise_conv2d_fix_fu_548_n_13),
        .ram_reg_3(grp_depthwise_conv2d_fix_fu_548_n_14),
        .ram_reg_3_0(grp_depthwise_conv2d_fix_fu_548_n_15),
        .ram_reg_4(grp_depthwise_conv2d_fix_fu_548_n_16),
        .ram_reg_4_0(grp_depthwise_conv2d_fix_fu_548_n_17),
        .ram_reg_5(grp_depthwise_conv2d_fix_fu_548_n_18),
        .ram_reg_5_0(grp_depthwise_conv2d_fix_fu_548_n_19),
        .ram_reg_6(grp_depthwise_conv2d_fix_fu_548_n_20),
        .ram_reg_6_0(grp_depthwise_conv2d_fix_fu_548_n_21),
        .ram_reg_7(grp_depthwise_conv2d_fix_fu_548_n_22),
        .ram_reg_7_0(grp_depthwise_conv2d_fix_fu_548_n_23),
        .ram_reg_7_1(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0),
        .ram_reg_7_2(grp_max_pooling2d_fix16_fu_517_output_r_d0));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_1_fu_473_n_46),
        .Q(grp_depthwise_conv2d_fix_1_fu_473_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_depthwise_conv2d_fix_2 grp_depthwise_conv2d_fix_2_fu_449
       (.ADDRARDADDR({grp_depthwise_conv2d_fix_2_fu_449_n_5,grp_depthwise_conv2d_fix_2_fu_449_n_6,grp_depthwise_conv2d_fix_2_fu_449_n_7,grp_depthwise_conv2d_fix_2_fu_449_n_8,grp_depthwise_conv2d_fix_2_fu_449_n_9,grp_depthwise_conv2d_fix_2_fu_449_n_10,grp_depthwise_conv2d_fix_2_fu_449_n_11,grp_depthwise_conv2d_fix_2_fu_449_n_12,grp_depthwise_conv2d_fix_2_fu_449_n_13}),
        .D({ap_NS_fsm[38:37],ap_NS_fsm[14:13]}),
        .E(grp_depthwise_conv2d_fix_2_fu_449_output_r_we0),
        .MemBank_B_address01(MemBank_B_address01),
        .MemBank_B_address010_out(MemBank_B_address010_out),
        .MemBank_B_address011_out(MemBank_B_address011_out),
        .MemBank_B_ce01(MemBank_B_ce01),
        .Q({ap_CS_fsm_state38,\ap_CS_fsm_reg_n_5_[36] ,ap_CS_fsm_state14,\ap_CS_fsm_reg_n_5_[12] }),
        .SR(ap_rst_n_inv),
        .SeparableConv2D_1_w_1_ce0(SeparableConv2D_1_w_1_ce0),
        .SeparableConv2D_4_w_1_ce0(SeparableConv2D_4_w_1_ce0),
        .add_ln37_4_fu_544_p2_0(grp_depthwise_conv2d_fix_2_fu_449_n_16),
        .\ap_CS_fsm_reg[13] (grp_depthwise_conv2d_fix_2_fu_449_n_30),
        .\ap_CS_fsm_reg[13]_0 (grp_depthwise_conv2d_fix_2_fu_449_n_31),
        .\ap_CS_fsm_reg[13]_1 (grp_depthwise_conv2d_fix_2_fu_449_n_32),
        .\ap_CS_fsm_reg[13]_2 (grp_depthwise_conv2d_fix_2_fu_449_n_33),
        .\ap_CS_fsm_reg[13]_3 (grp_depthwise_conv2d_fix_2_fu_449_n_34),
        .\ap_CS_fsm_reg[13]_4 (grp_depthwise_conv2d_fix_2_fu_449_n_35),
        .\ap_CS_fsm_reg[13]_5 (grp_depthwise_conv2d_fix_2_fu_449_n_36),
        .\ap_CS_fsm_reg[13]_6 (grp_depthwise_conv2d_fix_2_fu_449_n_37),
        .\ap_CS_fsm_reg[13]_7 (grp_depthwise_conv2d_fix_2_fu_449_n_38),
        .\ap_CS_fsm_reg[13]_8 (grp_depthwise_conv2d_fix_2_fu_449_n_39),
        .\ap_CS_fsm_reg[31] (grp_depthwise_conv2d_fix_2_fu_449_n_15),
        .\ap_CS_fsm_reg[36] (grp_depthwise_conv2d_fix_2_fu_449_n_40),
        .\ap_CS_fsm_reg[37] (grp_depthwise_conv2d_fix_2_fu_449_n_17),
        .\ap_CS_fsm_reg[37]_0 (grp_depthwise_conv2d_fix_2_fu_449_n_18),
        .\ap_CS_fsm_reg[37]_1 (grp_depthwise_conv2d_fix_2_fu_449_n_26),
        .\ap_CS_fsm_reg[4]_0 (grp_depthwise_conv2d_fix_2_fu_449_n_41),
        .\ap_CS_fsm_reg[7]_0 (grp_depthwise_conv2d_fix_2_fu_449_n_19),
        .ap_clk(ap_clk),
        .grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .grp_padding2d_fix16_fu_431_output_r_address0(grp_padding2d_fix16_fu_431_output_r_address0[13:1]),
        .input_r_address0(grp_depthwise_conv2d_fix_2_fu_449_input_r_address0),
        .input_r_ce0(grp_depthwise_conv2d_fix_1_fu_473_input_r_ce0),
        .kernel_0_q0({grp_depthwise_conv2d_fix_2_fu_449_kernel_0_q0[15],grp_depthwise_conv2d_fix_2_fu_449_kernel_0_q0[13:0]}),
        .output_r_address0({grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[13:12],grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[10]}),
        .output_r_ce0(grp_depthwise_conv2d_fix_1_fu_473_output_r_ce0),
        .output_r_d0(grp_depthwise_conv2d_fix_2_fu_449_output_r_d0),
        .q0(MemBank_B_q0),
        .ram_reg_0(MemBank_B_U_n_23),
        .ram_reg_0_0(grp_pointwise_conv2d_fix_fu_585_n_22),
        .ram_reg_0_1(grp_pointwise_conv2d_fix_fu_585_n_23),
        .ram_reg_0_10(MemBank_B_U_n_24),
        .ram_reg_0_11(MemBank_A_U_n_13),
        .ram_reg_0_12(grp_pointwise_conv2d_fix_fu_585_n_17),
        .ram_reg_0_13(MemBank_B_U_n_27),
        .ram_reg_0_14(grp_pointwise_conv2d_fix_4_fu_556_n_39),
        .ram_reg_0_15(MemBank_B_U_n_28),
        .ram_reg_0_16(grp_pointwise_conv2d_fix_4_fu_556_n_44),
        .ram_reg_0_17(MemBank_B_U_n_29),
        .ram_reg_0_18(grp_pointwise_conv2d_fix_4_fu_556_n_45),
        .ram_reg_0_19(MemBank_B_U_n_30),
        .ram_reg_0_2(grp_pointwise_conv2d_fix_fu_585_n_24),
        .ram_reg_0_20(grp_pointwise_conv2d_fix_4_fu_556_n_46),
        .ram_reg_0_21(MemBank_B_U_n_31),
        .ram_reg_0_22(grp_pointwise_conv2d_fix_4_fu_556_n_47),
        .ram_reg_0_23(MemBank_B_U_n_32),
        .ram_reg_0_24(grp_pointwise_conv2d_fix_4_fu_556_n_48),
        .ram_reg_0_25(MemBank_B_U_n_33),
        .ram_reg_0_26(grp_pointwise_conv2d_fix_4_fu_556_n_49),
        .ram_reg_0_27(MemBank_B_U_n_34),
        .ram_reg_0_28(grp_pointwise_conv2d_fix_4_fu_556_n_50),
        .ram_reg_0_29(MemBank_B_U_n_35),
        .ram_reg_0_3(grp_pointwise_conv2d_fix_fu_585_n_25),
        .ram_reg_0_30(grp_pointwise_conv2d_fix_4_fu_556_n_51),
        .ram_reg_0_31(grp_pointwise_conv2d_fix_2_fu_538_n_7),
        .ram_reg_0_32(grp_pointwise_conv2d_fix_3_fu_507_n_23),
        .ram_reg_0_33({grp_max_pooling2d_fix16_fu_517_input_r_ce0,grp_max_pooling2d_fix16_fu_517_output_r_ce0}),
        .ram_reg_0_34(grp_pointwise_conv2d_fix_2_fu_538_n_8),
        .ram_reg_0_4(grp_pointwise_conv2d_fix_fu_585_n_26),
        .ram_reg_0_5(grp_pointwise_conv2d_fix_fu_585_n_27),
        .ram_reg_0_6(grp_pointwise_conv2d_fix_fu_585_n_28),
        .ram_reg_0_7(grp_pointwise_conv2d_fix_fu_585_n_29),
        .ram_reg_0_8(grp_pointwise_conv2d_fix_fu_585_n_30),
        .ram_reg_0_9(MemBank_B_U_n_36),
        .ram_reg_0_i_20_0(grp_padding2d_fix16_fu_431_n_5),
        .ram_reg_0_i_20__0_0(grp_padding2d_fix16_fu_431_input_r_ce0),
        .ram_reg_0_i_30_0(grp_depthwise_conv2d_fix_1_fu_473_input_r_address0),
        .ram_reg_0_i_30__0({grp_padding2d_fix16_fu_431_input_r_address0[11],grp_padding2d_fix16_fu_431_input_r_address0[9:0]}),
        .ram_reg_0_i_34__0(grp_depthwise_conv2d_fix_1_fu_473_output_r_address0),
        .\zext_ln26_reg_647_reg[4]_0 (grp_depthwise_conv2d_fix_2_fu_449_kernel_0_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_2_fu_449_n_40),
        .Q(grp_depthwise_conv2d_fix_2_fu_449_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_depthwise_conv2d_fix grp_depthwise_conv2d_fix_fu_548
       (.D(ap_NS_fsm[6:5]),
        .MemBank_A_address01(MemBank_A_address01),
        .Q({\ap_CS_fsm_reg_n_5_[39] ,ap_CS_fsm_state34,ap_CS_fsm_state26,\ap_CS_fsm_reg_n_5_[23] ,sel00,ap_CS_fsm_state5,\ap_CS_fsm_reg_n_5_[1] }),
        .SR(ap_rst_n_inv),
        .WEA({grp_depthwise_conv2d_fix_fu_548_n_36,grp_depthwise_conv2d_fix_fu_548_n_37}),
        .\ap_CS_fsm_reg[1]_0 (grp_depthwise_conv2d_fix_fu_548_n_8),
        .\ap_CS_fsm_reg[1]_1 (grp_depthwise_conv2d_fix_fu_548_n_9),
        .\ap_CS_fsm_reg[1]_10 (grp_depthwise_conv2d_fix_fu_548_n_18),
        .\ap_CS_fsm_reg[1]_11 (grp_depthwise_conv2d_fix_fu_548_n_19),
        .\ap_CS_fsm_reg[1]_12 (grp_depthwise_conv2d_fix_fu_548_n_20),
        .\ap_CS_fsm_reg[1]_13 (grp_depthwise_conv2d_fix_fu_548_n_21),
        .\ap_CS_fsm_reg[1]_14 (grp_depthwise_conv2d_fix_fu_548_n_22),
        .\ap_CS_fsm_reg[1]_15 (grp_depthwise_conv2d_fix_fu_548_n_23),
        .\ap_CS_fsm_reg[1]_2 (grp_depthwise_conv2d_fix_fu_548_n_10),
        .\ap_CS_fsm_reg[1]_3 (grp_depthwise_conv2d_fix_fu_548_n_11),
        .\ap_CS_fsm_reg[1]_4 (grp_depthwise_conv2d_fix_fu_548_n_12),
        .\ap_CS_fsm_reg[1]_5 (grp_depthwise_conv2d_fix_fu_548_n_13),
        .\ap_CS_fsm_reg[1]_6 (grp_depthwise_conv2d_fix_fu_548_n_14),
        .\ap_CS_fsm_reg[1]_7 (grp_depthwise_conv2d_fix_fu_548_n_15),
        .\ap_CS_fsm_reg[1]_8 (grp_depthwise_conv2d_fix_fu_548_n_16),
        .\ap_CS_fsm_reg[1]_9 (grp_depthwise_conv2d_fix_fu_548_n_17),
        .\ap_CS_fsm_reg[39] (grp_depthwise_conv2d_fix_fu_548_n_35),
        .\ap_CS_fsm_reg[4]_0 ({grp_depthwise_conv2d_fix_fu_548_n_38,grp_depthwise_conv2d_fix_fu_548_n_39}),
        .\ap_CS_fsm_reg[4]_1 (grp_depthwise_conv2d_fix_fu_548_n_40),
        .\ap_CS_fsm_reg[5]_0 (grp_depthwise_conv2d_fix_fu_548_n_7),
        .\ap_CS_fsm_reg[5]_1 (grp_depthwise_conv2d_fix_fu_548_n_24),
        .\ap_CS_fsm_reg[5]_10 (grp_depthwise_conv2d_fix_fu_548_n_34),
        .\ap_CS_fsm_reg[5]_2 (grp_depthwise_conv2d_fix_fu_548_n_26),
        .\ap_CS_fsm_reg[5]_3 (grp_depthwise_conv2d_fix_fu_548_n_27),
        .\ap_CS_fsm_reg[5]_4 (grp_depthwise_conv2d_fix_fu_548_n_28),
        .\ap_CS_fsm_reg[5]_5 (grp_depthwise_conv2d_fix_fu_548_n_29),
        .\ap_CS_fsm_reg[5]_6 (grp_depthwise_conv2d_fix_fu_548_n_30),
        .\ap_CS_fsm_reg[5]_7 (grp_depthwise_conv2d_fix_fu_548_n_31),
        .\ap_CS_fsm_reg[5]_8 (grp_depthwise_conv2d_fix_fu_548_n_32),
        .\ap_CS_fsm_reg[5]_9 (grp_depthwise_conv2d_fix_fu_548_n_33),
        .ap_clk(ap_clk),
        .grp_depthwise_conv2d_fix_fu_548_ap_start_reg(grp_depthwise_conv2d_fix_fu_548_ap_start_reg),
        .grp_depthwise_conv2d_fix_fu_548_input_r_address0({grp_depthwise_conv2d_fix_fu_548_input_r_address0[13],grp_depthwise_conv2d_fix_fu_548_input_r_address0[9:1]}),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_data_V_0_sel(input_data_data_V_0_sel),
        .input_r_address0({grp_pointwise_conv2d_fix_2_fu_538_input_r_address0[13],grp_pointwise_conv2d_fix_2_fu_538_input_r_address0[8:3],grp_pointwise_conv2d_fix_2_fu_538_input_r_address0[1:0]}),
        .input_r_ce0(grp_depthwise_conv2d_fix_fu_548_input_r_ce0),
        .output_r_address0(grp_pointwise_conv2d_fix_2_fu_538_output_r_address0[0]),
        .output_r_ce0(grp_depthwise_conv2d_fix_fu_548_output_r_ce0),
        .q0(MemBank_B_q0),
        .ram_reg_0(MemBank_A_U_n_11),
        .ram_reg_0_i_34__0({grp_pointwise_conv2d_fix_4_fu_556_input_r_address0[9:3],grp_pointwise_conv2d_fix_4_fu_556_input_r_address0[1:0]}),
        .ram_reg_0_i_53_0(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0),
        .ram_reg_2(grp_up_sampling2d_fix16_fu_564_output_r_ce0),
        .ram_reg_2_0(grp_depthwise_conv2d_fix_1_fu_473_n_16),
        .ram_reg_7(input_data_data_V_0_payload_B),
        .ram_reg_7_0(input_data_data_V_0_payload_A),
        .\tmp8_reg_433_reg[2]_0 (grp_depthwise_conv2d_fix_fu_548_output_r_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_depthwise_conv2d_fix_fu_548_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_depthwise_conv2d_fix_fu_548_n_40),
        .Q(grp_depthwise_conv2d_fix_fu_548_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_max_pooling2d_fix16 grp_max_pooling2d_fix16_fu_517
       (.ADDRARDADDR({grp_max_pooling2d_fix16_fu_517_n_22,grp_max_pooling2d_fix16_fu_517_n_23,grp_max_pooling2d_fix16_fu_517_n_24,grp_max_pooling2d_fix16_fu_517_n_25,grp_max_pooling2d_fix16_fu_517_n_26,grp_max_pooling2d_fix16_fu_517_n_27,grp_max_pooling2d_fix16_fu_517_n_28,grp_max_pooling2d_fix16_fu_517_n_29,grp_max_pooling2d_fix16_fu_517_n_30,grp_max_pooling2d_fix16_fu_517_n_31,grp_max_pooling2d_fix16_fu_517_n_32,grp_max_pooling2d_fix16_fu_517_n_33}),
        .CO(icmp_ln26_fu_427_p2),
        .D({ap_NS_fsm[18:17],ap_NS_fsm[10:9]}),
        .E(grp_max_pooling2d_fix16_fu_517_output_r_we0),
        .MemBank_B_address011_out(MemBank_B_address011_out),
        .Q({\ap_CS_fsm_reg_n_5_[39] ,\ap_CS_fsm_reg_n_5_[31] ,ap_CS_fsm_state18,\ap_CS_fsm_reg_n_5_[16] ,\ap_CS_fsm_reg_n_5_[15] ,ap_CS_fsm_state10,\ap_CS_fsm_reg_n_5_[8] }),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[16] (grp_max_pooling2d_fix16_fu_517_n_34),
        .\ap_CS_fsm_reg[5]_0 ({grp_max_pooling2d_fix16_fu_517_input_r_ce0,grp_max_pooling2d_fix16_fu_517_output_r_ce0}),
        .ap_clk(ap_clk),
        .\buffer_fu_60_reg[15]_0 (grp_max_pooling2d_fix16_fu_517_output_r_d0),
        .grp_max_pooling2d_fix16_fu_517_ap_start_reg(grp_max_pooling2d_fix16_fu_517_ap_start_reg),
        .grp_max_pooling2d_fix16_fu_517_input_r_address0(grp_max_pooling2d_fix16_fu_517_input_r_address0),
        .input_r_address0({grp_pointwise_conv2d_fix_3_fu_507_input_r_address0[13],grp_pointwise_conv2d_fix_3_fu_507_input_r_address0[10:0]}),
        .q0(MemBank_B_q0),
        .ram_reg_0(MemBank_A_U_n_9),
        .ram_reg_0_0(grp_pointwise_conv2d_fix_fu_585_n_6),
        .ram_reg_0_1(grp_pointwise_conv2d_fix_fu_585_n_31),
        .ram_reg_0_10(grp_pointwise_conv2d_fix_fu_585_n_33),
        .ram_reg_0_11(grp_pointwise_conv2d_fix_fu_585_n_34),
        .ram_reg_0_12(MemBank_B_U_n_24),
        .ram_reg_0_13(MemBank_A_U_n_13),
        .ram_reg_0_14(grp_depthwise_conv2d_fix_2_fu_449_n_32),
        .ram_reg_0_15(grp_pointwise_conv2d_fix_4_fu_556_n_25),
        .ram_reg_0_16(grp_depthwise_conv2d_fix_2_fu_449_n_30),
        .ram_reg_0_17(grp_depthwise_conv2d_fix_fu_548_n_24),
        .ram_reg_0_18(grp_depthwise_conv2d_fix_2_fu_449_n_31),
        .ram_reg_0_19(grp_depthwise_conv2d_fix_fu_548_n_26),
        .ram_reg_0_2(grp_pointwise_conv2d_fix_fu_585_n_32),
        .ram_reg_0_20(grp_depthwise_conv2d_fix_2_fu_449_n_33),
        .ram_reg_0_21(grp_depthwise_conv2d_fix_fu_548_n_27),
        .ram_reg_0_22(grp_depthwise_conv2d_fix_2_fu_449_n_34),
        .ram_reg_0_23(grp_depthwise_conv2d_fix_fu_548_n_28),
        .ram_reg_0_24(grp_depthwise_conv2d_fix_2_fu_449_n_35),
        .ram_reg_0_25(grp_depthwise_conv2d_fix_fu_548_n_29),
        .ram_reg_0_26(grp_depthwise_conv2d_fix_2_fu_449_n_36),
        .ram_reg_0_27(grp_depthwise_conv2d_fix_fu_548_n_30),
        .ram_reg_0_28(grp_depthwise_conv2d_fix_2_fu_449_n_37),
        .ram_reg_0_29(grp_depthwise_conv2d_fix_fu_548_n_31),
        .ram_reg_0_3(grp_up_sampling2d_fix16_fu_564_n_17),
        .ram_reg_0_30(grp_depthwise_conv2d_fix_2_fu_449_n_38),
        .ram_reg_0_31(grp_depthwise_conv2d_fix_fu_548_n_32),
        .ram_reg_0_32(grp_depthwise_conv2d_fix_2_fu_449_n_39),
        .ram_reg_0_33(grp_depthwise_conv2d_fix_fu_548_n_33),
        .ram_reg_0_34(grp_depthwise_conv2d_fix_1_fu_473_n_35),
        .ram_reg_0_35(grp_depthwise_conv2d_fix_fu_548_n_35),
        .ram_reg_0_36(grp_pointwise_conv2d_fix_4_fu_556_input_r_address0[11:10]),
        .ram_reg_0_37(grp_depthwise_conv2d_fix_2_fu_449_n_26),
        .ram_reg_0_4(grp_up_sampling2d_fix16_fu_564_n_25),
        .ram_reg_0_5(grp_up_sampling2d_fix16_fu_564_n_26),
        .ram_reg_0_6(grp_up_sampling2d_fix16_fu_564_n_27),
        .ram_reg_0_7(grp_up_sampling2d_fix16_fu_564_n_28),
        .ram_reg_0_8(grp_up_sampling2d_fix16_fu_564_n_29),
        .ram_reg_0_9(grp_up_sampling2d_fix16_fu_564_n_30),
        .ram_reg_0_i_30__0_0(grp_pointwise_conv2d_fix_1_fu_497_input_r_address0[11:0]));
  FDRE #(
    .INIT(1'b0)) 
    grp_max_pooling2d_fix16_fu_517_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_max_pooling2d_fix16_fu_517_n_34),
        .Q(grp_max_pooling2d_fix16_fu_517_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_padding2d_fix16 grp_padding2d_fix16_fu_431
       (.D({ap_NS_fsm[36:35],ap_NS_fsm[28:27],ap_NS_fsm[20:19],ap_NS_fsm[12:11],ap_NS_fsm[4:3]}),
        .DI(\mul_ln11_reg_728[6]_i_8_n_5 ),
        .Q({ap_CS_fsm_state38,ap_CS_fsm_state36,\ap_CS_fsm_reg_n_5_[34] ,ap_CS_fsm_state30,ap_CS_fsm_state28,\ap_CS_fsm_reg_n_5_[26] ,ap_CS_fsm_state22,ap_CS_fsm_state20,\ap_CS_fsm_reg_n_5_[18] ,ap_CS_fsm_state14,ap_CS_fsm_state12,\ap_CS_fsm_reg_n_5_[10] ,ap_CS_fsm_state4,\ap_CS_fsm_reg_n_5_[2] }),
        .S(\mul_ln11_reg_728[6]_i_12_n_5 ),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[21] (grp_padding2d_fix16_fu_431_n_6),
        .\ap_CS_fsm_reg[21]_0 (grp_padding2d_fix16_fu_431_n_19),
        .\ap_CS_fsm_reg[3]_0 (grp_padding2d_fix16_fu_431_n_5),
        .\ap_CS_fsm_reg[6]_0 ({ap_CS_fsm_state7_0,grp_padding2d_fix16_fu_431_input_r_ce0}),
        .ap_clk(ap_clk),
        .grp_padding2d_fix16_fu_431_ap_start_reg(grp_padding2d_fix16_fu_431_ap_start_reg),
        .grp_padding2d_fix16_fu_431_ap_start_reg0(grp_padding2d_fix16_fu_431_ap_start_reg0),
        .grp_padding2d_fix16_fu_431_ap_start_reg_reg(grp_padding2d_fix16_fu_431_n_20),
        .grp_padding2d_fix16_fu_431_output_r_address0(grp_padding2d_fix16_fu_431_output_r_address0),
        .grp_padding2d_fix16_fu_431_output_r_we0(grp_padding2d_fix16_fu_431_output_r_we0),
        .input_r_address0(grp_padding2d_fix16_fu_431_input_r_address0),
        .output_r_address0(grp_depthwise_conv2d_fix_2_fu_449_output_r_address0[13:12]),
        .ram_reg_0_i_62(MemBank_B_U_n_40));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    grp_padding2d_fix16_fu_431_ap_start_reg_i_2
       (.I0(\ap_CS_fsm_reg_n_5_[18] ),
        .I1(\ap_CS_fsm_reg_n_5_[10] ),
        .I2(\ap_CS_fsm_reg_n_5_[2] ),
        .I3(\ap_CS_fsm_reg_n_5_[34] ),
        .I4(\ap_CS_fsm_reg_n_5_[26] ),
        .O(grp_padding2d_fix16_fu_431_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    grp_padding2d_fix16_fu_431_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_fu_431_n_20),
        .Q(grp_padding2d_fix16_fu_431_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_pointwise_conv2d_fix_1 grp_pointwise_conv2d_fix_1_fu_497
       (.D(ap_NS_fsm[16:15]),
        .E(grp_pointwise_conv2d_fix_3_fu_507_output_r_we0),
        .MemBank_B_ce01(MemBank_B_ce01),
        .Q({\ap_CS_fsm_reg_n_5_[31] ,\ap_CS_fsm_reg_n_5_[15] ,ap_CS_fsm_state15}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[14] (grp_pointwise_conv2d_fix_1_fu_497_n_24),
        .\ap_CS_fsm_reg[31] (grp_pointwise_conv2d_fix_1_fu_497_n_5),
        .\ap_CS_fsm_reg[6]_0 (grp_pointwise_conv2d_fix_1_fu_497_n_6),
        .\ap_CS_fsm_reg[6]_1 (grp_pointwise_conv2d_fix_1_fu_497_n_7),
        .\ap_CS_fsm_reg[6]_10 (grp_pointwise_conv2d_fix_1_fu_497_n_16),
        .\ap_CS_fsm_reg[6]_11 (grp_pointwise_conv2d_fix_1_fu_497_n_17),
        .\ap_CS_fsm_reg[6]_12 (grp_pointwise_conv2d_fix_1_fu_497_n_18),
        .\ap_CS_fsm_reg[6]_13 (grp_pointwise_conv2d_fix_1_fu_497_n_19),
        .\ap_CS_fsm_reg[6]_14 (grp_pointwise_conv2d_fix_1_fu_497_n_20),
        .\ap_CS_fsm_reg[6]_15 (grp_pointwise_conv2d_fix_1_fu_497_n_21),
        .\ap_CS_fsm_reg[6]_2 (grp_pointwise_conv2d_fix_1_fu_497_n_8),
        .\ap_CS_fsm_reg[6]_3 (grp_pointwise_conv2d_fix_1_fu_497_n_9),
        .\ap_CS_fsm_reg[6]_4 (grp_pointwise_conv2d_fix_1_fu_497_n_10),
        .\ap_CS_fsm_reg[6]_5 (grp_pointwise_conv2d_fix_1_fu_497_n_11),
        .\ap_CS_fsm_reg[6]_6 (grp_pointwise_conv2d_fix_1_fu_497_n_12),
        .\ap_CS_fsm_reg[6]_7 (grp_pointwise_conv2d_fix_1_fu_497_n_13),
        .\ap_CS_fsm_reg[6]_8 (grp_pointwise_conv2d_fix_1_fu_497_n_14),
        .\ap_CS_fsm_reg[6]_9 (grp_pointwise_conv2d_fix_1_fu_497_n_15),
        .ap_clk(ap_clk),
        .grp_padding2d_fix16_fu_431_output_r_we0(grp_padding2d_fix16_fu_431_output_r_we0),
        .grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg(grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg),
        .input_r_address0({grp_pointwise_conv2d_fix_1_fu_497_input_r_address0[13],grp_pointwise_conv2d_fix_1_fu_497_input_r_address0[11:0]}),
        .output_r_address0({grp_pointwise_conv2d_fix_1_fu_497_output_r_address0[13],grp_pointwise_conv2d_fix_1_fu_497_output_r_address0[10:0]}),
        .output_r_ce0(grp_pointwise_conv2d_fix_1_fu_497_output_r_ce0),
        .q0(MemBank_A_q0),
        .ram_reg_0_i_59(ap_CS_fsm_state7_0));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_1_fu_497_n_24),
        .Q(grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_pointwise_conv2d_fix_2 grp_pointwise_conv2d_fix_2_fu_538
       (.D(ap_NS_fsm[24:23]),
        .Q({\ap_CS_fsm_reg_n_5_[39] ,\ap_CS_fsm_reg_n_5_[23] ,ap_CS_fsm_state23,sel00}),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[22] (grp_pointwise_conv2d_fix_2_fu_538_n_9),
        .\ap_CS_fsm_reg[7]_0 (grp_pointwise_conv2d_fix_2_fu_538_n_7),
        .\ap_CS_fsm_reg[7]_1 (grp_pointwise_conv2d_fix_2_fu_538_n_8),
        .ap_clk(ap_clk),
        .buffer_0_reg_184_reg({buffer_0_reg_184_reg[22],buffer_0_reg_184_reg[15:0]}),
        .grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg(grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg),
        .grp_pointwise_conv2d_fix_2_fu_538_output_r_we0(grp_pointwise_conv2d_fix_2_fu_538_output_r_we0),
        .input_r_address0({grp_pointwise_conv2d_fix_2_fu_538_input_r_address0[13],grp_pointwise_conv2d_fix_2_fu_538_input_r_address0[8:0]}),
        .input_r_ce0(grp_depthwise_conv2d_fix_fu_548_input_r_ce0),
        .output_r_address0({grp_pointwise_conv2d_fix_2_fu_538_output_r_address0[13],grp_pointwise_conv2d_fix_2_fu_538_output_r_address0[8:0]}),
        .output_r_ce0(grp_depthwise_conv2d_fix_fu_548_output_r_ce0),
        .q0(MemBank_A_q0),
        .ram_reg_0_i_20__0(grp_pointwise_conv2d_fix_4_fu_556_output_r_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_2_fu_538_n_9),
        .Q(grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_pointwise_conv2d_fix_3 grp_pointwise_conv2d_fix_3_fu_507
       (.D(ap_NS_fsm[32:31]),
        .E(grp_pointwise_conv2d_fix_3_fu_507_output_r_we0),
        .MemBank_B_address011_out(MemBank_B_address011_out),
        .Q({\ap_CS_fsm_reg_n_5_[39] ,\ap_CS_fsm_reg_n_5_[31] ,ap_CS_fsm_state31,\ap_CS_fsm_reg_n_5_[23] ,\ap_CS_fsm_reg_n_5_[15] }),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[30] (grp_pointwise_conv2d_fix_3_fu_507_n_24),
        .\ap_CS_fsm_reg[31] (grp_pointwise_conv2d_fix_3_fu_507_n_5),
        .\ap_CS_fsm_reg[31]_0 (grp_pointwise_conv2d_fix_3_fu_507_n_6),
        .\ap_CS_fsm_reg[31]_1 (grp_pointwise_conv2d_fix_3_fu_507_n_7),
        .\ap_CS_fsm_reg[31]_10 (grp_pointwise_conv2d_fix_3_fu_507_n_16),
        .\ap_CS_fsm_reg[31]_11 (grp_pointwise_conv2d_fix_3_fu_507_n_17),
        .\ap_CS_fsm_reg[31]_12 (grp_pointwise_conv2d_fix_3_fu_507_n_18),
        .\ap_CS_fsm_reg[31]_13 (grp_pointwise_conv2d_fix_3_fu_507_n_19),
        .\ap_CS_fsm_reg[31]_14 (grp_pointwise_conv2d_fix_3_fu_507_n_20),
        .\ap_CS_fsm_reg[31]_15 (grp_pointwise_conv2d_fix_3_fu_507_n_23),
        .\ap_CS_fsm_reg[31]_2 (grp_pointwise_conv2d_fix_3_fu_507_n_8),
        .\ap_CS_fsm_reg[31]_3 (grp_pointwise_conv2d_fix_3_fu_507_n_9),
        .\ap_CS_fsm_reg[31]_4 (grp_pointwise_conv2d_fix_3_fu_507_n_10),
        .\ap_CS_fsm_reg[31]_5 (grp_pointwise_conv2d_fix_3_fu_507_n_11),
        .\ap_CS_fsm_reg[31]_6 (grp_pointwise_conv2d_fix_3_fu_507_n_12),
        .\ap_CS_fsm_reg[31]_7 (grp_pointwise_conv2d_fix_3_fu_507_n_13),
        .\ap_CS_fsm_reg[31]_8 (grp_pointwise_conv2d_fix_3_fu_507_n_14),
        .\ap_CS_fsm_reg[31]_9 (grp_pointwise_conv2d_fix_3_fu_507_n_15),
        .ap_clk(ap_clk),
        .grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg(grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg),
        .input_r_address0({grp_pointwise_conv2d_fix_3_fu_507_input_r_address0[13],grp_pointwise_conv2d_fix_3_fu_507_input_r_address0[10:0]}),
        .output_r_address0({grp_pointwise_conv2d_fix_3_fu_507_output_r_address0[13],grp_pointwise_conv2d_fix_3_fu_507_output_r_address0[11:0]}),
        .output_r_ce0(grp_pointwise_conv2d_fix_1_fu_497_output_r_ce0),
        .q0(MemBank_A_q0),
        .ram_reg_0(grp_pointwise_conv2d_fix_1_fu_497_n_20),
        .ram_reg_0_0(grp_pointwise_conv2d_fix_1_fu_497_n_21),
        .ram_reg_0_i_20__0(MemBank_B_U_n_25),
        .ram_reg_1(grp_pointwise_conv2d_fix_1_fu_497_n_18),
        .ram_reg_1_0(grp_pointwise_conv2d_fix_1_fu_497_n_19),
        .ram_reg_2(grp_pointwise_conv2d_fix_1_fu_497_n_16),
        .ram_reg_2_0(grp_pointwise_conv2d_fix_1_fu_497_n_17),
        .ram_reg_3(grp_pointwise_conv2d_fix_1_fu_497_n_14),
        .ram_reg_3_0(grp_pointwise_conv2d_fix_1_fu_497_n_15),
        .ram_reg_4(grp_pointwise_conv2d_fix_1_fu_497_n_12),
        .ram_reg_4_0(grp_pointwise_conv2d_fix_1_fu_497_n_13),
        .ram_reg_5(grp_pointwise_conv2d_fix_1_fu_497_n_10),
        .ram_reg_5_0(grp_pointwise_conv2d_fix_1_fu_497_n_11),
        .ram_reg_6(grp_pointwise_conv2d_fix_1_fu_497_n_8),
        .ram_reg_6_0(grp_pointwise_conv2d_fix_1_fu_497_n_9),
        .ram_reg_7(grp_pointwise_conv2d_fix_1_fu_497_n_6),
        .ram_reg_7_0(grp_pointwise_conv2d_fix_1_fu_497_n_7));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_3_fu_507_n_24),
        .Q(grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_pointwise_conv2d_fix_4 grp_pointwise_conv2d_fix_4_fu_556
       (.ADDRARDADDR({grp_pointwise_conv2d_fix_4_fu_556_n_5,grp_pointwise_conv2d_fix_4_fu_556_n_6,grp_pointwise_conv2d_fix_4_fu_556_n_7}),
        .CO(grp_pointwise_conv2d_fix_fu_585_n_55),
        .D(ap_NS_fsm[40:39]),
        .MemBank_A_address01(MemBank_A_address01),
        .Q({ap_CS_fsm_state42,\ap_CS_fsm_reg_n_5_[40] ,\ap_CS_fsm_reg_n_5_[39] ,ap_CS_fsm_state39,\ap_CS_fsm_reg_n_5_[23] ,ap_CS_fsm_state8,sel00}),
        .SR(i_1_reg_409),
        .WEA({grp_pointwise_conv2d_fix_4_fu_556_n_52,grp_pointwise_conv2d_fix_4_fu_556_n_53}),
        .\add_ln37_reg_381_reg[0]_0 (grp_pointwise_conv2d_fix_4_fu_556_output_r_address0),
        .\add_ln37_reg_381_reg[10]_0 (grp_pointwise_conv2d_fix_4_fu_556_n_8),
        .\ap_CS_fsm_reg[0]_0 (ap_rst_n_inv),
        .\ap_CS_fsm_reg[38] (grp_pointwise_conv2d_fix_4_fu_556_n_57),
        .\ap_CS_fsm_reg[39] ({grp_pointwise_conv2d_fix_4_fu_556_n_54,grp_pointwise_conv2d_fix_4_fu_556_n_55}),
        .\ap_CS_fsm_reg[5]_0 (grp_pointwise_conv2d_fix_4_fu_556_n_25),
        .\ap_CS_fsm_reg[5]_1 (grp_pointwise_conv2d_fix_4_fu_556_n_39),
        .\ap_CS_fsm_reg[5]_2 (grp_pointwise_conv2d_fix_4_fu_556_n_44),
        .\ap_CS_fsm_reg[5]_3 (grp_pointwise_conv2d_fix_4_fu_556_n_45),
        .\ap_CS_fsm_reg[5]_4 (grp_pointwise_conv2d_fix_4_fu_556_n_46),
        .\ap_CS_fsm_reg[5]_5 (grp_pointwise_conv2d_fix_4_fu_556_n_47),
        .\ap_CS_fsm_reg[5]_6 (grp_pointwise_conv2d_fix_4_fu_556_n_48),
        .\ap_CS_fsm_reg[5]_7 (grp_pointwise_conv2d_fix_4_fu_556_n_49),
        .\ap_CS_fsm_reg[5]_8 (grp_pointwise_conv2d_fix_4_fu_556_n_50),
        .\ap_CS_fsm_reg[5]_9 (grp_pointwise_conv2d_fix_4_fu_556_n_51),
        .ap_clk(ap_clk),
        .buffer_0_reg_184_reg({buffer_0_reg_184_reg[22],buffer_0_reg_184_reg[15:0]}),
        .d0(MemBank_B_d0),
        .grp_depthwise_conv2d_fix_fu_548_input_r_address0({grp_depthwise_conv2d_fix_fu_548_input_r_address0[13],grp_depthwise_conv2d_fix_fu_548_input_r_address0[9:1]}),
        .grp_pointwise_conv2d_fix_2_fu_538_output_r_we0(grp_pointwise_conv2d_fix_2_fu_538_output_r_we0),
        .grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg(grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg),
        .input_r_address0(grp_up_sampling2d_fix16_fu_564_input_r_address0[11]),
        .output_r_address0({grp_pointwise_conv2d_fix_2_fu_538_output_r_address0[13],grp_pointwise_conv2d_fix_2_fu_538_output_r_address0[8:1]}),
        .output_r_ce0(grp_pointwise_conv2d_fix_4_fu_556_output_r_ce0),
        .\phi_mul_reg_149_reg[11]_0 ({grp_pointwise_conv2d_fix_4_fu_556_input_r_address0[13:3],grp_pointwise_conv2d_fix_4_fu_556_input_r_address0[1:0]}),
        .q0(MemBank_A_q0),
        .ram_reg_0(grp_pointwise_conv2d_fix_fu_585_output_r_address0),
        .ram_reg_0_0(MemBank_B_U_n_25),
        .ram_reg_0_1(grp_depthwise_conv2d_fix_2_fu_449_n_16),
        .ram_reg_0_10(grp_pointwise_conv2d_fix_3_fu_507_n_19),
        .ram_reg_0_11(grp_pointwise_conv2d_fix_3_fu_507_n_20),
        .ram_reg_0_12(grp_pointwise_conv2d_fix_3_fu_507_output_r_address0[13]),
        .ram_reg_0_13(MemBank_B_U_n_38),
        .ram_reg_0_14(MemBank_B_U_n_39),
        .ram_reg_0_2(MemBank_B_U_n_37),
        .ram_reg_0_3(MemBank_B_U_n_24),
        .ram_reg_0_4(MemBank_B_U_n_23),
        .ram_reg_0_5(grp_depthwise_conv2d_fix_2_fu_449_n_17),
        .ram_reg_0_6(MemBank_B_U_n_43),
        .ram_reg_0_7(MemBank_B_U_n_42),
        .ram_reg_0_8(grp_depthwise_conv2d_fix_2_fu_449_n_18),
        .ram_reg_0_9(MemBank_B_U_n_44),
        .ram_reg_0_i_48__0(grp_pointwise_conv2d_fix_2_fu_538_input_r_address0[2]),
        .ram_reg_0_i_48__0_0(grp_depthwise_conv2d_fix_fu_548_output_r_address0),
        .ram_reg_1(grp_pointwise_conv2d_fix_3_fu_507_n_17),
        .ram_reg_1_0(grp_pointwise_conv2d_fix_3_fu_507_n_18),
        .ram_reg_2(grp_pointwise_conv2d_fix_3_fu_507_n_15),
        .ram_reg_2_0(grp_pointwise_conv2d_fix_3_fu_507_n_16),
        .ram_reg_2_1(grp_pointwise_conv2d_fix_1_fu_497_n_5),
        .ram_reg_3(grp_pointwise_conv2d_fix_3_fu_507_n_13),
        .ram_reg_3_0(grp_pointwise_conv2d_fix_3_fu_507_n_14),
        .ram_reg_4(grp_pointwise_conv2d_fix_3_fu_507_n_11),
        .ram_reg_4_0(grp_pointwise_conv2d_fix_3_fu_507_n_12),
        .ram_reg_5(grp_pointwise_conv2d_fix_3_fu_507_n_9),
        .ram_reg_5_0(grp_pointwise_conv2d_fix_3_fu_507_n_10),
        .ram_reg_6(grp_pointwise_conv2d_fix_3_fu_507_n_7),
        .ram_reg_6_0(grp_pointwise_conv2d_fix_3_fu_507_n_8),
        .ram_reg_7(grp_pointwise_conv2d_fix_3_fu_507_n_5),
        .ram_reg_7_0(grp_pointwise_conv2d_fix_3_fu_507_n_6),
        .ram_reg_7_1(grp_pointwise_conv2d_fix_fu_585_output_r_ce0),
        .trunc_ln42_fu_299_p1(trunc_ln42_fu_299_p1));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_4_fu_556_n_57),
        .Q(grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_pointwise_conv2d_fix grp_pointwise_conv2d_fix_fu_585
       (.ADDRARDADDR(grp_pointwise_conv2d_fix_fu_585_n_5),
        .CO(grp_pointwise_conv2d_fix_fu_585_n_55),
        .D(ap_NS_fsm[8:7]),
        .MemBank_A_address01(MemBank_A_address01),
        .Q({\ap_CS_fsm_reg_n_5_[40] ,ap_CS_fsm_state34,ap_CS_fsm_state26,ap_CS_fsm_state8,ap_CS_fsm_state7,\ap_CS_fsm_reg_n_5_[1] }),
        .\add_ln43_reg_402_reg[10]_0 (grp_pointwise_conv2d_fix_fu_585_n_37),
        .\add_ln43_reg_402_reg[13]_0 (grp_pointwise_conv2d_fix_fu_585_output_r_address0),
        .\ap_CS_fsm_reg[0]_0 (ap_rst_n_inv),
        .\ap_CS_fsm_reg[1]_0 (grp_pointwise_conv2d_fix_fu_585_n_6),
        .\ap_CS_fsm_reg[1]_1 (grp_pointwise_conv2d_fix_fu_585_n_31),
        .\ap_CS_fsm_reg[1]_2 (grp_pointwise_conv2d_fix_fu_585_n_32),
        .\ap_CS_fsm_reg[1]_3 (grp_pointwise_conv2d_fix_fu_585_n_33),
        .\ap_CS_fsm_reg[1]_4 (grp_pointwise_conv2d_fix_fu_585_n_34),
        .\ap_CS_fsm_reg[1]_5 ({grp_pointwise_conv2d_fix_fu_585_n_35,grp_pointwise_conv2d_fix_fu_585_n_36}),
        .\ap_CS_fsm_reg[40] (grp_pointwise_conv2d_fix_fu_585_n_17),
        .\ap_CS_fsm_reg[40]_0 (grp_pointwise_conv2d_fix_fu_585_n_22),
        .\ap_CS_fsm_reg[40]_1 (grp_pointwise_conv2d_fix_fu_585_n_23),
        .\ap_CS_fsm_reg[40]_2 (grp_pointwise_conv2d_fix_fu_585_n_24),
        .\ap_CS_fsm_reg[40]_3 (grp_pointwise_conv2d_fix_fu_585_n_25),
        .\ap_CS_fsm_reg[40]_4 (grp_pointwise_conv2d_fix_fu_585_n_26),
        .\ap_CS_fsm_reg[40]_5 (grp_pointwise_conv2d_fix_fu_585_n_27),
        .\ap_CS_fsm_reg[40]_6 (grp_pointwise_conv2d_fix_fu_585_n_28),
        .\ap_CS_fsm_reg[40]_7 (grp_pointwise_conv2d_fix_fu_585_n_29),
        .\ap_CS_fsm_reg[40]_8 (grp_pointwise_conv2d_fix_fu_585_n_30),
        .\ap_CS_fsm_reg[4]_0 (grp_pointwise_conv2d_fix_fu_585_n_16),
        .\ap_CS_fsm_reg[6]_0 (grp_pointwise_conv2d_fix_fu_585_n_38),
        .ap_clk(ap_clk),
        .grp_pointwise_conv2d_fix_fu_585_ap_start_reg(grp_pointwise_conv2d_fix_fu_585_ap_start_reg),
        .i_0_reg_398_reg({i_0_reg_398_reg[13:10],i_0_reg_398_reg[2:0]}),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_r_address0(grp_pointwise_conv2d_fix_fu_585_input_r_address0),
        .output_r_address0({grp_up_sampling2d_fix16_fu_564_output_r_address0[13:10],grp_up_sampling2d_fix16_fu_564_output_r_address0[2:0]}),
        .output_r_ce0(grp_pointwise_conv2d_fix_fu_585_output_r_ce0),
        .q0(MemBank_A_q0),
        .ram_reg_0(MemBank_B_U_n_23),
        .ram_reg_0_0(MemBank_B_U_n_24),
        .ram_reg_0_1(MemBank_B_U_n_26),
        .ram_reg_0_10(MemBank_A_U_n_9),
        .ram_reg_0_11(grp_depthwise_conv2d_fix_fu_548_n_34),
        .ram_reg_0_12(MemBank_A_U_n_13),
        .ram_reg_0_13(grp_padding2d_fix16_fu_431_n_6),
        .ram_reg_0_14(MemBank_A_U_n_16),
        .ram_reg_0_15(grp_padding2d_fix16_fu_431_n_19),
        .ram_reg_0_16(MemBank_A_U_n_17),
        .ram_reg_0_17(grp_pointwise_conv2d_fix_4_fu_556_n_8),
        .ram_reg_0_18(MemBank_B_U_n_25),
        .ram_reg_0_2(grp_depthwise_conv2d_fix_1_fu_473_n_5),
        .ram_reg_0_3(grp_depthwise_conv2d_fix_fu_548_n_7),
        .ram_reg_0_4(MemBank_A_U_n_8),
        .ram_reg_0_5({grp_up_sampling2d_fix16_fu_564_output_r_ce0,grp_up_sampling2d_fix16_fu_564_input_r_ce0}),
        .ram_reg_0_6(grp_depthwise_conv2d_fix_2_fu_449_n_41),
        .ram_reg_0_7({\i_1_reg_409_reg_n_5_[9] ,\i_1_reg_409_reg_n_5_[8] ,\i_1_reg_409_reg_n_5_[7] ,\i_1_reg_409_reg_n_5_[6] ,\i_1_reg_409_reg_n_5_[5] ,\i_1_reg_409_reg_n_5_[4] ,\i_1_reg_409_reg_n_5_[3] ,\i_1_reg_409_reg_n_5_[2] ,\i_1_reg_409_reg_n_5_[1] ,\i_1_reg_409_reg_n_5_[0] }),
        .ram_reg_0_8(grp_up_sampling2d_fix16_fu_564_input_r_address0[9:0]),
        .ram_reg_0_9(MemBank_B_U_n_22),
        .trunc_ln42_fu_299_p1(trunc_ln42_fu_299_p1));
  FDRE #(
    .INIT(1'b0)) 
    grp_pointwise_conv2d_fix_fu_585_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_fu_585_n_38),
        .Q(grp_pointwise_conv2d_fix_fu_585_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_network_0_0_up_sampling2d_fix16 grp_up_sampling2d_fix16_fu_564
       (.ADDRARDADDR(grp_up_sampling2d_fix16_fu_564_n_5),
        .D({ap_NS_fsm[34:33],ap_NS_fsm[26:25]}),
        .MemBank_A_address01(MemBank_A_address01),
        .Q({\ap_CS_fsm_reg_n_5_[40] ,ap_CS_fsm_state34,\ap_CS_fsm_reg_n_5_[32] ,ap_CS_fsm_state26,\ap_CS_fsm_reg_n_5_[24] ,ap_CS_fsm_state8,\ap_CS_fsm_reg_n_5_[1] }),
        .\ap_CS_fsm_reg[0]_0 (ap_rst_n_inv),
        .\ap_CS_fsm_reg[1]_0 (grp_up_sampling2d_fix16_fu_564_n_17),
        .\ap_CS_fsm_reg[1]_1 (grp_up_sampling2d_fix16_fu_564_n_25),
        .\ap_CS_fsm_reg[1]_2 (grp_up_sampling2d_fix16_fu_564_n_26),
        .\ap_CS_fsm_reg[1]_3 (grp_up_sampling2d_fix16_fu_564_n_27),
        .\ap_CS_fsm_reg[1]_4 (grp_up_sampling2d_fix16_fu_564_n_28),
        .\ap_CS_fsm_reg[1]_5 (grp_up_sampling2d_fix16_fu_564_n_29),
        .\ap_CS_fsm_reg[1]_6 (grp_up_sampling2d_fix16_fu_564_n_30),
        .\ap_CS_fsm_reg[32] (grp_up_sampling2d_fix16_fu_564_n_31),
        .\ap_CS_fsm_reg[4]_0 ({grp_up_sampling2d_fix16_fu_564_output_r_ce0,grp_up_sampling2d_fix16_fu_564_input_r_ce0}),
        .ap_clk(ap_clk),
        .grp_up_sampling2d_fix16_fu_564_ap_start_reg(grp_up_sampling2d_fix16_fu_564_ap_start_reg),
        .i_0_reg_398_reg(i_0_reg_398_reg[9:3]),
        .input_r_address0({grp_up_sampling2d_fix16_fu_564_input_r_address0[11],grp_up_sampling2d_fix16_fu_564_input_r_address0[9:0]}),
        .output_r_address0({grp_up_sampling2d_fix16_fu_564_output_r_address0[13:10],grp_up_sampling2d_fix16_fu_564_output_r_address0[2:0]}),
        .ram_reg_0(grp_pointwise_conv2d_fix_fu_585_n_37),
        .ram_reg_0_0(grp_depthwise_conv2d_fix_2_fu_449_n_15),
        .ram_reg_0_1(grp_pointwise_conv2d_fix_fu_585_input_r_address0),
        .ram_reg_0_2(MemBank_A_U_n_8));
  FDRE #(
    .INIT(1'b0)) 
    grp_up_sampling2d_fix16_fu_564_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_up_sampling2d_fix16_fu_564_n_31),
        .Q(grp_up_sampling2d_fix16_fu_564_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00088808)) 
    \i_0_reg_398[0]_i_2 
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(input_data_last_V_0_payload_A),
        .I3(input_data_last_V_0_sel),
        .I4(input_data_last_V_0_payload_B),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_398[0]_i_4 
       (.I0(i_0_reg_398_reg[0]),
        .O(\i_0_reg_398[0]_i_4_n_5 ));
  FDRE \i_0_reg_398_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_0_reg_398_reg[0]_i_3_n_12 ),
        .Q(i_0_reg_398_reg[0]),
        .R(clear));
  CARRY4 \i_0_reg_398_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_0_reg_398_reg[0]_i_3_n_5 ,\i_0_reg_398_reg[0]_i_3_n_6 ,\i_0_reg_398_reg[0]_i_3_n_7 ,\i_0_reg_398_reg[0]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_0_reg_398_reg[0]_i_3_n_9 ,\i_0_reg_398_reg[0]_i_3_n_10 ,\i_0_reg_398_reg[0]_i_3_n_11 ,\i_0_reg_398_reg[0]_i_3_n_12 }),
        .S({i_0_reg_398_reg[3:1],\i_0_reg_398[0]_i_4_n_5 }));
  FDRE \i_0_reg_398_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_0_reg_398_reg[8]_i_1_n_10 ),
        .Q(i_0_reg_398_reg[10]),
        .R(clear));
  FDRE \i_0_reg_398_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_0_reg_398_reg[8]_i_1_n_9 ),
        .Q(i_0_reg_398_reg[11]),
        .R(clear));
  FDRE \i_0_reg_398_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_0_reg_398_reg[12]_i_1_n_12 ),
        .Q(i_0_reg_398_reg[12]),
        .R(clear));
  CARRY4 \i_0_reg_398_reg[12]_i_1 
       (.CI(\i_0_reg_398_reg[8]_i_1_n_5 ),
        .CO({\NLW_i_0_reg_398_reg[12]_i_1_CO_UNCONNECTED [3:1],\i_0_reg_398_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_0_reg_398_reg[12]_i_1_O_UNCONNECTED [3:2],\i_0_reg_398_reg[12]_i_1_n_11 ,\i_0_reg_398_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,i_0_reg_398_reg[13:12]}));
  FDRE \i_0_reg_398_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_0_reg_398_reg[12]_i_1_n_11 ),
        .Q(i_0_reg_398_reg[13]),
        .R(clear));
  FDRE \i_0_reg_398_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_0_reg_398_reg[0]_i_3_n_11 ),
        .Q(i_0_reg_398_reg[1]),
        .R(clear));
  FDRE \i_0_reg_398_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_0_reg_398_reg[0]_i_3_n_10 ),
        .Q(i_0_reg_398_reg[2]),
        .R(clear));
  FDRE \i_0_reg_398_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_0_reg_398_reg[0]_i_3_n_9 ),
        .Q(i_0_reg_398_reg[3]),
        .R(clear));
  FDRE \i_0_reg_398_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_0_reg_398_reg[4]_i_1_n_12 ),
        .Q(i_0_reg_398_reg[4]),
        .R(clear));
  CARRY4 \i_0_reg_398_reg[4]_i_1 
       (.CI(\i_0_reg_398_reg[0]_i_3_n_5 ),
        .CO({\i_0_reg_398_reg[4]_i_1_n_5 ,\i_0_reg_398_reg[4]_i_1_n_6 ,\i_0_reg_398_reg[4]_i_1_n_7 ,\i_0_reg_398_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_398_reg[4]_i_1_n_9 ,\i_0_reg_398_reg[4]_i_1_n_10 ,\i_0_reg_398_reg[4]_i_1_n_11 ,\i_0_reg_398_reg[4]_i_1_n_12 }),
        .S(i_0_reg_398_reg[7:4]));
  FDRE \i_0_reg_398_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_0_reg_398_reg[4]_i_1_n_11 ),
        .Q(i_0_reg_398_reg[5]),
        .R(clear));
  FDRE \i_0_reg_398_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_0_reg_398_reg[4]_i_1_n_10 ),
        .Q(i_0_reg_398_reg[6]),
        .R(clear));
  FDRE \i_0_reg_398_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_0_reg_398_reg[4]_i_1_n_9 ),
        .Q(i_0_reg_398_reg[7]),
        .R(clear));
  FDRE \i_0_reg_398_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_0_reg_398_reg[8]_i_1_n_12 ),
        .Q(i_0_reg_398_reg[8]),
        .R(clear));
  CARRY4 \i_0_reg_398_reg[8]_i_1 
       (.CI(\i_0_reg_398_reg[4]_i_1_n_5 ),
        .CO({\i_0_reg_398_reg[8]_i_1_n_5 ,\i_0_reg_398_reg[8]_i_1_n_6 ,\i_0_reg_398_reg[8]_i_1_n_7 ,\i_0_reg_398_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_0_reg_398_reg[8]_i_1_n_9 ,\i_0_reg_398_reg[8]_i_1_n_10 ,\i_0_reg_398_reg[8]_i_1_n_11 ,\i_0_reg_398_reg[8]_i_1_n_12 }),
        .S(i_0_reg_398_reg[11:8]));
  FDRE \i_0_reg_398_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_0_reg_398_reg[8]_i_1_n_11 ),
        .Q(i_0_reg_398_reg[9]),
        .R(clear));
  FDRE \i_1_reg_409_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_reg_698[0]),
        .Q(\i_1_reg_409_reg_n_5_[0] ),
        .R(i_1_reg_409));
  FDRE \i_1_reg_409_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_reg_698[1]),
        .Q(\i_1_reg_409_reg_n_5_[1] ),
        .R(i_1_reg_409));
  FDRE \i_1_reg_409_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_reg_698[2]),
        .Q(\i_1_reg_409_reg_n_5_[2] ),
        .R(i_1_reg_409));
  FDRE \i_1_reg_409_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_reg_698[3]),
        .Q(\i_1_reg_409_reg_n_5_[3] ),
        .R(i_1_reg_409));
  FDRE \i_1_reg_409_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_reg_698[4]),
        .Q(\i_1_reg_409_reg_n_5_[4] ),
        .R(i_1_reg_409));
  FDRE \i_1_reg_409_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_reg_698[5]),
        .Q(\i_1_reg_409_reg_n_5_[5] ),
        .R(i_1_reg_409));
  FDRE \i_1_reg_409_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_reg_698[6]),
        .Q(\i_1_reg_409_reg_n_5_[6] ),
        .R(i_1_reg_409));
  FDRE \i_1_reg_409_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_reg_698[7]),
        .Q(\i_1_reg_409_reg_n_5_[7] ),
        .R(i_1_reg_409));
  FDRE \i_1_reg_409_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_reg_698[8]),
        .Q(\i_1_reg_409_reg_n_5_[8] ),
        .R(i_1_reg_409));
  FDRE \i_1_reg_409_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state42),
        .D(i_3_reg_698[9]),
        .Q(\i_1_reg_409_reg_n_5_[9] ),
        .R(i_1_reg_409));
  LUT2 #(
    .INIT(4'h8)) 
    \i_2_reg_420[9]_i_1 
       (.I0(icmp_ln160_fu_647_p2),
        .I1(\ap_CS_fsm_reg_n_5_[40] ),
        .O(ap_NS_fsm186_out));
  LUT2 #(
    .INIT(4'h8)) 
    \i_2_reg_420[9]_i_2 
       (.I0(\ap_CS_fsm_reg_n_5_[44] ),
        .I1(output_data_data_V_1_ack_in),
        .O(ap_NS_fsm1));
  FDRE \i_2_reg_420_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_4_reg_716[0]),
        .Q(i_2_reg_420[0]),
        .R(ap_NS_fsm186_out));
  FDRE \i_2_reg_420_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_4_reg_716[1]),
        .Q(i_2_reg_420[1]),
        .R(ap_NS_fsm186_out));
  FDRE \i_2_reg_420_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_4_reg_716[2]),
        .Q(i_2_reg_420[2]),
        .R(ap_NS_fsm186_out));
  FDRE \i_2_reg_420_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_4_reg_716[3]),
        .Q(i_2_reg_420[3]),
        .R(ap_NS_fsm186_out));
  FDRE \i_2_reg_420_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_4_reg_716[4]),
        .Q(i_2_reg_420[4]),
        .R(ap_NS_fsm186_out));
  FDRE \i_2_reg_420_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_4_reg_716[5]),
        .Q(i_2_reg_420[5]),
        .R(ap_NS_fsm186_out));
  FDRE \i_2_reg_420_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_4_reg_716[6]),
        .Q(i_2_reg_420[6]),
        .R(ap_NS_fsm186_out));
  FDRE \i_2_reg_420_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_4_reg_716[7]),
        .Q(i_2_reg_420[7]),
        .R(ap_NS_fsm186_out));
  FDRE \i_2_reg_420_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_4_reg_716[8]),
        .Q(i_2_reg_420[8]),
        .R(ap_NS_fsm186_out));
  FDRE \i_2_reg_420_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_4_reg_716[9]),
        .Q(i_2_reg_420[9]),
        .R(ap_NS_fsm186_out));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_reg_698[0]_i_1 
       (.I0(\i_1_reg_409_reg_n_5_[0] ),
        .O(i_3_fu_653_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_3_reg_698[1]_i_1 
       (.I0(\i_1_reg_409_reg_n_5_[0] ),
        .I1(\i_1_reg_409_reg_n_5_[1] ),
        .O(i_3_fu_653_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_3_reg_698[2]_i_1 
       (.I0(\i_1_reg_409_reg_n_5_[0] ),
        .I1(\i_1_reg_409_reg_n_5_[1] ),
        .I2(\i_1_reg_409_reg_n_5_[2] ),
        .O(i_3_fu_653_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_3_reg_698[3]_i_1 
       (.I0(\i_1_reg_409_reg_n_5_[1] ),
        .I1(\i_1_reg_409_reg_n_5_[0] ),
        .I2(\i_1_reg_409_reg_n_5_[2] ),
        .I3(\i_1_reg_409_reg_n_5_[3] ),
        .O(i_3_fu_653_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_3_reg_698[4]_i_1 
       (.I0(\i_1_reg_409_reg_n_5_[2] ),
        .I1(\i_1_reg_409_reg_n_5_[0] ),
        .I2(\i_1_reg_409_reg_n_5_[1] ),
        .I3(\i_1_reg_409_reg_n_5_[3] ),
        .I4(\i_1_reg_409_reg_n_5_[4] ),
        .O(i_3_fu_653_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_3_reg_698[5]_i_1 
       (.I0(\i_1_reg_409_reg_n_5_[3] ),
        .I1(\i_1_reg_409_reg_n_5_[1] ),
        .I2(\i_1_reg_409_reg_n_5_[0] ),
        .I3(\i_1_reg_409_reg_n_5_[2] ),
        .I4(\i_1_reg_409_reg_n_5_[4] ),
        .I5(\i_1_reg_409_reg_n_5_[5] ),
        .O(i_3_fu_653_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_3_reg_698[6]_i_1 
       (.I0(\i_3_reg_698[9]_i_2_n_5 ),
        .I1(\i_1_reg_409_reg_n_5_[6] ),
        .O(i_3_fu_653_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_3_reg_698[7]_i_1 
       (.I0(\i_3_reg_698[9]_i_2_n_5 ),
        .I1(\i_1_reg_409_reg_n_5_[6] ),
        .I2(\i_1_reg_409_reg_n_5_[7] ),
        .O(i_3_fu_653_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_3_reg_698[8]_i_1 
       (.I0(\i_1_reg_409_reg_n_5_[6] ),
        .I1(\i_3_reg_698[9]_i_2_n_5 ),
        .I2(\i_1_reg_409_reg_n_5_[7] ),
        .I3(\i_1_reg_409_reg_n_5_[8] ),
        .O(i_3_fu_653_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_3_reg_698[9]_i_1 
       (.I0(\i_1_reg_409_reg_n_5_[7] ),
        .I1(\i_3_reg_698[9]_i_2_n_5 ),
        .I2(\i_1_reg_409_reg_n_5_[6] ),
        .I3(\i_1_reg_409_reg_n_5_[8] ),
        .I4(\i_1_reg_409_reg_n_5_[9] ),
        .O(i_3_fu_653_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_3_reg_698[9]_i_2 
       (.I0(\i_1_reg_409_reg_n_5_[5] ),
        .I1(\i_1_reg_409_reg_n_5_[3] ),
        .I2(\i_1_reg_409_reg_n_5_[1] ),
        .I3(\i_1_reg_409_reg_n_5_[0] ),
        .I4(\i_1_reg_409_reg_n_5_[2] ),
        .I5(\i_1_reg_409_reg_n_5_[4] ),
        .O(\i_3_reg_698[9]_i_2_n_5 ));
  FDRE \i_3_reg_698_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_5_[40] ),
        .D(i_3_fu_653_p2[0]),
        .Q(i_3_reg_698[0]),
        .R(1'b0));
  FDRE \i_3_reg_698_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_5_[40] ),
        .D(i_3_fu_653_p2[1]),
        .Q(i_3_reg_698[1]),
        .R(1'b0));
  FDRE \i_3_reg_698_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_5_[40] ),
        .D(i_3_fu_653_p2[2]),
        .Q(i_3_reg_698[2]),
        .R(1'b0));
  FDRE \i_3_reg_698_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_5_[40] ),
        .D(i_3_fu_653_p2[3]),
        .Q(i_3_reg_698[3]),
        .R(1'b0));
  FDRE \i_3_reg_698_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_5_[40] ),
        .D(i_3_fu_653_p2[4]),
        .Q(i_3_reg_698[4]),
        .R(1'b0));
  FDRE \i_3_reg_698_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_5_[40] ),
        .D(i_3_fu_653_p2[5]),
        .Q(i_3_reg_698[5]),
        .R(1'b0));
  FDRE \i_3_reg_698_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_5_[40] ),
        .D(i_3_fu_653_p2[6]),
        .Q(i_3_reg_698[6]),
        .R(1'b0));
  FDRE \i_3_reg_698_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_5_[40] ),
        .D(i_3_fu_653_p2[7]),
        .Q(i_3_reg_698[7]),
        .R(1'b0));
  FDRE \i_3_reg_698_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_5_[40] ),
        .D(i_3_fu_653_p2[8]),
        .Q(i_3_reg_698[8]),
        .R(1'b0));
  FDRE \i_3_reg_698_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_5_[40] ),
        .D(i_3_fu_653_p2[9]),
        .Q(i_3_reg_698[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_4_reg_716[0]_i_1 
       (.I0(i_2_reg_420[0]),
        .O(i_4_fu_670_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_4_reg_716[1]_i_1 
       (.I0(i_2_reg_420[0]),
        .I1(i_2_reg_420[1]),
        .O(i_4_fu_670_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_4_reg_716[2]_i_1 
       (.I0(i_2_reg_420[0]),
        .I1(i_2_reg_420[1]),
        .I2(i_2_reg_420[2]),
        .O(i_4_fu_670_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_4_reg_716[3]_i_1 
       (.I0(i_2_reg_420[1]),
        .I1(i_2_reg_420[0]),
        .I2(i_2_reg_420[2]),
        .I3(i_2_reg_420[3]),
        .O(i_4_fu_670_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_4_reg_716[4]_i_1 
       (.I0(i_2_reg_420[2]),
        .I1(i_2_reg_420[0]),
        .I2(i_2_reg_420[1]),
        .I3(i_2_reg_420[3]),
        .I4(i_2_reg_420[4]),
        .O(i_4_fu_670_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_4_reg_716[5]_i_1 
       (.I0(i_2_reg_420[3]),
        .I1(i_2_reg_420[1]),
        .I2(i_2_reg_420[0]),
        .I3(i_2_reg_420[2]),
        .I4(i_2_reg_420[4]),
        .I5(i_2_reg_420[5]),
        .O(i_4_fu_670_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_4_reg_716[6]_i_1 
       (.I0(\i_4_reg_716[9]_i_2_n_5 ),
        .I1(i_2_reg_420[6]),
        .O(i_4_fu_670_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_4_reg_716[7]_i_1 
       (.I0(\i_4_reg_716[9]_i_2_n_5 ),
        .I1(i_2_reg_420[6]),
        .I2(i_2_reg_420[7]),
        .O(i_4_fu_670_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_4_reg_716[8]_i_1 
       (.I0(i_2_reg_420[6]),
        .I1(\i_4_reg_716[9]_i_2_n_5 ),
        .I2(i_2_reg_420[7]),
        .I3(i_2_reg_420[8]),
        .O(i_4_fu_670_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_4_reg_716[9]_i_1 
       (.I0(i_2_reg_420[7]),
        .I1(\i_4_reg_716[9]_i_2_n_5 ),
        .I2(i_2_reg_420[6]),
        .I3(i_2_reg_420[8]),
        .I4(i_2_reg_420[9]),
        .O(i_4_fu_670_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_4_reg_716[9]_i_2 
       (.I0(i_2_reg_420[5]),
        .I1(i_2_reg_420[3]),
        .I2(i_2_reg_420[1]),
        .I3(i_2_reg_420[0]),
        .I4(i_2_reg_420[2]),
        .I5(i_2_reg_420[4]),
        .O(\i_4_reg_716[9]_i_2_n_5 ));
  FDRE \i_4_reg_716_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_4_fu_670_p2[0]),
        .Q(i_4_reg_716[0]),
        .R(1'b0));
  FDRE \i_4_reg_716_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_4_fu_670_p2[1]),
        .Q(i_4_reg_716[1]),
        .R(1'b0));
  FDRE \i_4_reg_716_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_4_fu_670_p2[2]),
        .Q(i_4_reg_716[2]),
        .R(1'b0));
  FDRE \i_4_reg_716_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_4_fu_670_p2[3]),
        .Q(i_4_reg_716[3]),
        .R(1'b0));
  FDRE \i_4_reg_716_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_4_fu_670_p2[4]),
        .Q(i_4_reg_716[4]),
        .R(1'b0));
  FDRE \i_4_reg_716_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_4_fu_670_p2[5]),
        .Q(i_4_reg_716[5]),
        .R(1'b0));
  FDRE \i_4_reg_716_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_4_fu_670_p2[6]),
        .Q(i_4_reg_716[6]),
        .R(1'b0));
  FDRE \i_4_reg_716_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_4_fu_670_p2[7]),
        .Q(i_4_reg_716[7]),
        .R(1'b0));
  FDRE \i_4_reg_716_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_4_fu_670_p2[8]),
        .Q(i_4_reg_716[8]),
        .R(1'b0));
  FDRE \i_4_reg_716_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_4_fu_670_p2[9]),
        .Q(i_4_reg_716[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h45)) 
    \input_data_data_V_0_payload_A[15]_i_1 
       (.I0(input_data_data_V_0_sel_wr),
        .I1(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(input_data_data_V_0_load_A));
  FDRE \input_data_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[0]),
        .Q(input_data_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[10]),
        .Q(input_data_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[11]),
        .Q(input_data_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[12]),
        .Q(input_data_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[13]),
        .Q(input_data_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[14]),
        .Q(input_data_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[15]),
        .Q(input_data_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[1]),
        .Q(input_data_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[2]),
        .Q(input_data_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[3]),
        .Q(input_data_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[4]),
        .Q(input_data_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[5]),
        .Q(input_data_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[6]),
        .Q(input_data_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[7]),
        .Q(input_data_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[8]),
        .Q(input_data_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_A),
        .D(input_data_TDATA[9]),
        .Q(input_data_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \input_data_data_V_0_payload_B[15]_i_1 
       (.I0(input_data_data_V_0_sel_wr),
        .I1(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .O(input_data_data_V_0_load_B));
  FDRE \input_data_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[0]),
        .Q(input_data_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[10]),
        .Q(input_data_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[11]),
        .Q(input_data_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[12]),
        .Q(input_data_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[13]),
        .Q(input_data_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[14]),
        .Q(input_data_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[15]),
        .Q(input_data_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[1]),
        .Q(input_data_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[2]),
        .Q(input_data_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[3]),
        .Q(input_data_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[4]),
        .Q(input_data_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[5]),
        .Q(input_data_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[6]),
        .Q(input_data_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[7]),
        .Q(input_data_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[8]),
        .Q(input_data_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \input_data_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(input_data_data_V_0_load_B),
        .D(input_data_TDATA[9]),
        .Q(input_data_data_V_0_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_data_V_0_sel_rd_i_1
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(input_data_data_V_0_sel),
        .O(input_data_data_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_data_V_0_sel_rd_i_1_n_5),
        .Q(input_data_data_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_data_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I2(input_data_data_V_0_sel_wr),
        .O(input_data_data_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_data_V_0_sel_wr_i_1_n_5),
        .Q(input_data_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A820A0)) 
    \input_data_data_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I3(\ap_CS_fsm_reg_n_5_[1] ),
        .I4(input_data_TVALID),
        .O(\input_data_data_V_0_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'hF3FB)) 
    \input_data_data_V_0_state[1]_i_1 
       (.I0(\input_data_data_V_0_state_reg_n_5_[1] ),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(input_data_TVALID),
        .O(input_data_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_data_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_data_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_data_V_0_state),
        .Q(\input_data_data_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \input_data_dest_V_0_payload_A[0]_i_1 
       (.I0(input_data_TDEST),
        .I1(input_data_dest_V_0_sel_wr),
        .I2(input_data_TREADY),
        .I3(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I4(input_data_dest_V_0_payload_A),
        .O(\input_data_dest_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_dest_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_dest_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_dest_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \input_data_dest_V_0_payload_B[0]_i_1 
       (.I0(input_data_TDEST),
        .I1(input_data_dest_V_0_sel_wr),
        .I2(input_data_TREADY),
        .I3(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I4(input_data_dest_V_0_payload_B),
        .O(\input_data_dest_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_dest_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_dest_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_dest_V_0_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_dest_V_0_sel_rd_i_1
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .I3(input_data_dest_V_0_sel),
        .O(input_data_dest_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_dest_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_dest_V_0_sel_rd_i_1_n_5),
        .Q(input_data_dest_V_0_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    input_data_dest_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(input_data_TREADY),
        .I2(input_data_dest_V_0_sel_wr),
        .O(input_data_dest_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_dest_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_dest_V_0_sel_wr_i_1_n_5),
        .Q(input_data_dest_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \input_data_dest_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I3(input_data_TVALID),
        .I4(input_data_TREADY),
        .I5(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .O(\input_data_dest_V_0_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8F88FFFF)) 
    \input_data_dest_V_0_state[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(input_data_TVALID),
        .I3(input_data_TREADY),
        .I4(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .O(input_data_dest_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_dest_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_dest_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_dest_V_0_state),
        .Q(input_data_TREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_id_V_0_payload_A[0]_i_1 
       (.I0(input_data_TID),
        .I1(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I3(input_data_id_V_0_sel_wr),
        .I4(input_data_id_V_0_payload_A),
        .O(\input_data_id_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_id_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_id_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_id_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_id_V_0_payload_B[0]_i_1 
       (.I0(input_data_TID),
        .I1(input_data_id_V_0_sel_wr),
        .I2(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I4(input_data_id_V_0_payload_B),
        .O(\input_data_id_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_id_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_id_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_id_V_0_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_id_V_0_sel_rd_i_1
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I3(input_data_id_V_0_sel),
        .O(input_data_id_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_id_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_id_V_0_sel_rd_i_1_n_5),
        .Q(input_data_id_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_id_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I2(input_data_id_V_0_sel_wr),
        .O(input_data_id_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_id_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_id_V_0_sel_wr_i_1_n_5),
        .Q(input_data_id_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAAAA002A00AA00)) 
    \input_data_id_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I4(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I5(input_data_TVALID),
        .O(\input_data_id_V_0_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \input_data_id_V_0_state[1]_i_1 
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_id_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_id_V_0_state_reg_n_5_[1] ),
        .I4(input_data_TVALID),
        .O(input_data_id_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_id_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_id_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_id_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_id_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_id_V_0_state),
        .Q(\input_data_id_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_keep_V_0_payload_A[0]_i_1 
       (.I0(input_data_TKEEP[0]),
        .I1(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I3(input_data_keep_V_0_sel_wr),
        .I4(input_data_keep_V_0_payload_A[0]),
        .O(\input_data_keep_V_0_payload_A[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_keep_V_0_payload_A[1]_i_1 
       (.I0(input_data_TKEEP[1]),
        .I1(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I3(input_data_keep_V_0_sel_wr),
        .I4(input_data_keep_V_0_payload_A[1]),
        .O(\input_data_keep_V_0_payload_A[1]_i_1_n_5 ));
  FDRE \input_data_keep_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_keep_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_A[1]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_keep_V_0_payload_B[0]_i_1 
       (.I0(input_data_TKEEP[0]),
        .I1(input_data_keep_V_0_sel_wr),
        .I2(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I4(input_data_keep_V_0_payload_B[0]),
        .O(\input_data_keep_V_0_payload_B[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_keep_V_0_payload_B[1]_i_1 
       (.I0(input_data_TKEEP[1]),
        .I1(input_data_keep_V_0_sel_wr),
        .I2(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I4(input_data_keep_V_0_payload_B[1]),
        .O(\input_data_keep_V_0_payload_B[1]_i_1_n_5 ));
  FDRE \input_data_keep_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_keep_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_payload_B[1]_i_1_n_5 ),
        .Q(input_data_keep_V_0_payload_B[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_keep_V_0_sel_rd_i_1
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I3(input_data_keep_V_0_sel),
        .O(input_data_keep_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_keep_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_keep_V_0_sel_rd_i_1_n_5),
        .Q(input_data_keep_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_keep_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I2(input_data_keep_V_0_sel_wr),
        .O(input_data_keep_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_keep_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_keep_V_0_sel_wr_i_1_n_5),
        .Q(input_data_keep_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAAAA002A00AA00)) 
    \input_data_keep_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I4(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I5(input_data_TVALID),
        .O(\input_data_keep_V_0_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \input_data_keep_V_0_state[1]_i_1 
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .I4(input_data_TVALID),
        .O(input_data_keep_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_keep_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_keep_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_keep_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_keep_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_keep_V_0_state),
        .Q(\input_data_keep_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_last_V_0_payload_A[0]_i_1 
       (.I0(input_data_TLAST),
        .I1(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I3(input_data_last_V_0_sel_wr),
        .I4(input_data_last_V_0_payload_A),
        .O(\input_data_last_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_last_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_last_V_0_payload_B[0]_i_1 
       (.I0(input_data_TLAST),
        .I1(input_data_last_V_0_sel_wr),
        .I2(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I4(input_data_last_V_0_payload_B),
        .O(\input_data_last_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_last_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_last_V_0_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_last_V_0_sel_rd_i_1
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I3(input_data_last_V_0_sel),
        .O(input_data_last_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_last_V_0_sel_rd_i_1_n_5),
        .Q(input_data_last_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_last_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I2(input_data_last_V_0_sel_wr),
        .O(input_data_last_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_last_V_0_sel_wr_i_1_n_5),
        .Q(input_data_last_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAAAA002A00AA00)) 
    \input_data_last_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I4(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I5(input_data_TVALID),
        .O(\input_data_last_V_0_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \input_data_last_V_0_state[1]_i_1 
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_last_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_last_V_0_state_reg_n_5_[1] ),
        .I4(input_data_TVALID),
        .O(input_data_last_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_last_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_last_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_last_V_0_state),
        .Q(\input_data_last_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_strb_V_0_payload_A[0]_i_1 
       (.I0(input_data_TSTRB[0]),
        .I1(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I3(input_data_strb_V_0_sel_wr),
        .I4(input_data_strb_V_0_payload_A[0]),
        .O(\input_data_strb_V_0_payload_A[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_strb_V_0_payload_A[1]_i_1 
       (.I0(input_data_TSTRB[1]),
        .I1(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I3(input_data_strb_V_0_sel_wr),
        .I4(input_data_strb_V_0_payload_A[1]),
        .O(\input_data_strb_V_0_payload_A[1]_i_1_n_5 ));
  FDRE \input_data_strb_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \input_data_strb_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_A[1]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_strb_V_0_payload_B[0]_i_1 
       (.I0(input_data_TSTRB[0]),
        .I1(input_data_strb_V_0_sel_wr),
        .I2(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I4(input_data_strb_V_0_payload_B[0]),
        .O(\input_data_strb_V_0_payload_B[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_strb_V_0_payload_B[1]_i_1 
       (.I0(input_data_TSTRB[1]),
        .I1(input_data_strb_V_0_sel_wr),
        .I2(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I4(input_data_strb_V_0_payload_B[1]),
        .O(\input_data_strb_V_0_payload_B[1]_i_1_n_5 ));
  FDRE \input_data_strb_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \input_data_strb_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_payload_B[1]_i_1_n_5 ),
        .Q(input_data_strb_V_0_payload_B[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_strb_V_0_sel_rd_i_1
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I3(input_data_strb_V_0_sel),
        .O(input_data_strb_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_strb_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_strb_V_0_sel_rd_i_1_n_5),
        .Q(input_data_strb_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_strb_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I2(input_data_strb_V_0_sel_wr),
        .O(input_data_strb_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_strb_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_strb_V_0_sel_wr_i_1_n_5),
        .Q(input_data_strb_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAAAA002A00AA00)) 
    \input_data_strb_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I4(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I5(input_data_TVALID),
        .O(\input_data_strb_V_0_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \input_data_strb_V_0_state[1]_i_1 
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .I4(input_data_TVALID),
        .O(input_data_strb_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_strb_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_strb_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_strb_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_strb_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_strb_V_0_state),
        .Q(\input_data_strb_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \input_data_user_V_0_payload_A[0]_i_1 
       (.I0(input_data_TUSER),
        .I1(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I3(input_data_user_V_0_sel_wr),
        .I4(input_data_user_V_0_payload_A),
        .O(\input_data_user_V_0_payload_A[0]_i_1_n_5 ));
  FDRE \input_data_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_user_V_0_payload_A[0]_i_1_n_5 ),
        .Q(input_data_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \input_data_user_V_0_payload_B[0]_i_1 
       (.I0(input_data_TUSER),
        .I1(input_data_user_V_0_sel_wr),
        .I2(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I4(input_data_user_V_0_payload_B),
        .O(\input_data_user_V_0_payload_B[0]_i_1_n_5 ));
  FDRE \input_data_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_user_V_0_payload_B[0]_i_1_n_5 ),
        .Q(input_data_user_V_0_payload_B),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7F80)) 
    input_data_user_V_0_sel_rd_i_1
       (.I0(\ap_CS_fsm_reg_n_5_[1] ),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I3(input_data_user_V_0_sel),
        .O(input_data_user_V_0_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_user_V_0_sel_rd_i_1_n_5),
        .Q(input_data_user_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h78)) 
    input_data_user_V_0_sel_wr_i_1
       (.I0(input_data_TVALID),
        .I1(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I2(input_data_user_V_0_sel_wr),
        .O(input_data_user_V_0_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    input_data_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_user_V_0_sel_wr_i_1_n_5),
        .Q(input_data_user_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAAAAAA002A00AA00)) 
    \input_data_user_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg_n_5_[1] ),
        .I3(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I4(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I5(input_data_TVALID),
        .O(\input_data_user_V_0_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \input_data_user_V_0_state[1]_i_1 
       (.I0(\input_data_data_V_0_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[1] ),
        .I2(\input_data_user_V_0_state_reg_n_5_[0] ),
        .I3(\input_data_user_V_0_state_reg_n_5_[1] ),
        .I4(input_data_TVALID),
        .O(input_data_user_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_data_user_V_0_state[0]_i_1_n_5 ),
        .Q(\input_data_user_V_0_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(input_data_user_V_0_state),
        .Q(\input_data_user_V_0_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h2)) 
    \mul_ln11_reg_728[6]_i_12 
       (.I0(ap_CS_fsm_state20),
        .O(\mul_ln11_reg_728[6]_i_12_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln11_reg_728[6]_i_8 
       (.I0(ap_CS_fsm_state20),
        .O(\mul_ln11_reg_728[6]_i_8_n_5 ));
  design_1_network_0_0_network_AXILiteS_s_axi network_AXILiteS_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .Q({\ap_CS_fsm_reg_n_5_[45] ,\ap_CS_fsm_reg_n_5_[1] ,\ap_CS_fsm_reg_n_5_[0] }),
        .\ap_CS_fsm_reg[1] (\input_data_data_V_0_state_reg_n_5_[0] ),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_inv),
        .clear(clear),
        .input_data_last_V_tm_fu_626_p1(input_data_last_V_tm_fu_626_p1),
        .int_ap_ready_i_5_0(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .int_ap_ready_i_5_1(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .int_ap_ready_i_5_2(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .int_ap_ready_i_5_3(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .int_ap_ready_i_5_4(\output_data_user_V_1_state_reg_n_5_[1] ),
        .int_ap_ready_i_5_5(\output_data_user_V_1_state_reg_n_5_[0] ),
        .int_ap_ready_i_5_6(\output_data_last_V_1_state_reg_n_5_[1] ),
        .int_ap_ready_i_5_7(\output_data_last_V_1_state_reg_n_5_[0] ),
        .int_ap_ready_reg_0(\output_data_dest_V_1_state_reg_n_5_[1] ),
        .int_ap_ready_reg_1(output_data_TVALID),
        .int_ap_ready_reg_2(\output_data_data_V_1_state_reg_n_5_[0] ),
        .int_ap_ready_reg_3(\output_data_id_V_1_state_reg_n_5_[1] ),
        .int_ap_ready_reg_4(\output_data_id_V_1_state_reg_n_5_[0] ),
        .interrupt(interrupt),
        .output_data_TREADY(output_data_TREADY),
        .output_data_data_V_1_ack_in(output_data_data_V_1_ack_in),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA({\^s_axi_AXILiteS_RDATA [7],\^s_axi_AXILiteS_RDATA [3:0]}),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA({s_axi_AXILiteS_WDATA[7],s_axi_AXILiteS_WDATA[1:0]}),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB[0]),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[0]_INST_0 
       (.I0(output_data_data_V_1_payload_B[0]),
        .I1(output_data_data_V_1_payload_A[0]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[10]_INST_0 
       (.I0(output_data_data_V_1_payload_B[10]),
        .I1(output_data_data_V_1_payload_A[10]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[11]_INST_0 
       (.I0(output_data_data_V_1_payload_B[11]),
        .I1(output_data_data_V_1_payload_A[11]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[12]_INST_0 
       (.I0(output_data_data_V_1_payload_B[12]),
        .I1(output_data_data_V_1_payload_A[12]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[13]_INST_0 
       (.I0(output_data_data_V_1_payload_B[13]),
        .I1(output_data_data_V_1_payload_A[13]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[14]_INST_0 
       (.I0(output_data_data_V_1_payload_B[14]),
        .I1(output_data_data_V_1_payload_A[14]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[15]_INST_0 
       (.I0(output_data_data_V_1_payload_B[15]),
        .I1(output_data_data_V_1_payload_A[15]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[1]_INST_0 
       (.I0(output_data_data_V_1_payload_B[1]),
        .I1(output_data_data_V_1_payload_A[1]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[2]_INST_0 
       (.I0(output_data_data_V_1_payload_B[2]),
        .I1(output_data_data_V_1_payload_A[2]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[3]_INST_0 
       (.I0(output_data_data_V_1_payload_B[3]),
        .I1(output_data_data_V_1_payload_A[3]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[4]_INST_0 
       (.I0(output_data_data_V_1_payload_B[4]),
        .I1(output_data_data_V_1_payload_A[4]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[5]_INST_0 
       (.I0(output_data_data_V_1_payload_B[5]),
        .I1(output_data_data_V_1_payload_A[5]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[6]_INST_0 
       (.I0(output_data_data_V_1_payload_B[6]),
        .I1(output_data_data_V_1_payload_A[6]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[7]_INST_0 
       (.I0(output_data_data_V_1_payload_B[7]),
        .I1(output_data_data_V_1_payload_A[7]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[8]_INST_0 
       (.I0(output_data_data_V_1_payload_B[8]),
        .I1(output_data_data_V_1_payload_A[8]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDATA[9]_INST_0 
       (.I0(output_data_data_V_1_payload_B[9]),
        .I1(output_data_data_V_1_payload_A[9]),
        .I2(output_data_data_V_1_sel),
        .O(output_data_TDATA[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TDEST[0]_INST_0 
       (.I0(output_data_dest_V_1_payload_B),
        .I1(output_data_dest_V_1_payload_A),
        .I2(output_data_dest_V_1_sel),
        .O(output_data_TDEST));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TID[0]_INST_0 
       (.I0(output_data_id_V_1_payload_B),
        .I1(output_data_id_V_1_payload_A),
        .I2(output_data_id_V_1_sel),
        .O(output_data_TID));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TKEEP[0]_INST_0 
       (.I0(output_data_keep_V_1_payload_B[0]),
        .I1(output_data_keep_V_1_payload_A[0]),
        .I2(output_data_keep_V_1_sel),
        .O(output_data_TKEEP[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TKEEP[1]_INST_0 
       (.I0(output_data_keep_V_1_payload_B[1]),
        .I1(output_data_keep_V_1_payload_A[1]),
        .I2(output_data_keep_V_1_sel),
        .O(output_data_TKEEP[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TLAST[0]_INST_0 
       (.I0(output_data_last_V_1_payload_B),
        .I1(output_data_last_V_1_payload_A),
        .I2(output_data_last_V_1_sel),
        .O(output_data_TLAST));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TSTRB[0]_INST_0 
       (.I0(output_data_strb_V_1_payload_B[0]),
        .I1(output_data_strb_V_1_payload_A[0]),
        .I2(output_data_strb_V_1_sel),
        .O(output_data_TSTRB[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TSTRB[1]_INST_0 
       (.I0(output_data_strb_V_1_payload_B[1]),
        .I1(output_data_strb_V_1_payload_A[1]),
        .I2(output_data_strb_V_1_sel),
        .O(output_data_TSTRB[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \output_data_TUSER[0]_INST_0 
       (.I0(output_data_user_V_1_payload_B),
        .I1(output_data_user_V_1_payload_A),
        .I2(output_data_user_V_1_sel),
        .O(output_data_TUSER));
  LUT3 #(
    .INIT(8'h0D)) 
    \output_data_data_V_1_payload_A[15]_i_1 
       (.I0(\output_data_data_V_1_state_reg_n_5_[0] ),
        .I1(output_data_data_V_1_ack_in),
        .I2(output_data_data_V_1_sel_wr),
        .O(output_data_data_V_1_load_A));
  FDRE \output_data_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[0]),
        .Q(output_data_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[10]),
        .Q(output_data_data_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[11]),
        .Q(output_data_data_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[12]),
        .Q(output_data_data_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[13]),
        .Q(output_data_data_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[14]),
        .Q(output_data_data_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[15]),
        .Q(output_data_data_V_1_payload_A[15]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[1]),
        .Q(output_data_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[2]),
        .Q(output_data_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[3]),
        .Q(output_data_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[4]),
        .Q(output_data_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[5]),
        .Q(output_data_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[6]),
        .Q(output_data_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[7]),
        .Q(output_data_data_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[8]),
        .Q(output_data_data_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_A),
        .D(MemBank_Out_q0[9]),
        .Q(output_data_data_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \output_data_data_V_1_payload_B[15]_i_1 
       (.I0(output_data_data_V_1_sel_wr),
        .I1(\output_data_data_V_1_state_reg_n_5_[0] ),
        .I2(output_data_data_V_1_ack_in),
        .O(output_data_data_V_1_load_B));
  FDRE \output_data_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[0]),
        .Q(output_data_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[10]),
        .Q(output_data_data_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[11]),
        .Q(output_data_data_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[12]),
        .Q(output_data_data_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[13]),
        .Q(output_data_data_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[14]),
        .Q(output_data_data_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[15]),
        .Q(output_data_data_V_1_payload_B[15]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[1]),
        .Q(output_data_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[2]),
        .Q(output_data_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[3]),
        .Q(output_data_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[4]),
        .Q(output_data_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[5]),
        .Q(output_data_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[6]),
        .Q(output_data_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[7]),
        .Q(output_data_data_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[8]),
        .Q(output_data_data_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \output_data_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(output_data_data_V_1_load_B),
        .D(MemBank_Out_q0[9]),
        .Q(output_data_data_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_data_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(\output_data_data_V_1_state_reg_n_5_[0] ),
        .I2(output_data_data_V_1_sel),
        .O(output_data_data_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_data_V_1_sel_rd_i_1_n_5),
        .Q(output_data_data_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_data_V_1_sel_wr_i_1
       (.I0(output_data_data_V_1_ack_in),
        .I1(\ap_CS_fsm_reg_n_5_[43] ),
        .I2(output_data_data_V_1_sel_wr),
        .O(output_data_data_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_data_V_1_sel_wr_i_1_n_5),
        .Q(output_data_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA088A888)) 
    \output_data_data_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\output_data_data_V_1_state_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg_n_5_[43] ),
        .I3(output_data_data_V_1_ack_in),
        .I4(output_data_TREADY),
        .O(\output_data_data_V_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'hFF75)) 
    \output_data_data_V_1_state[1]_i_1 
       (.I0(\output_data_data_V_1_state_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg_n_5_[43] ),
        .I2(output_data_data_V_1_ack_in),
        .I3(output_data_TREADY),
        .O(output_data_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_data_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_data_V_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_data_V_1_state),
        .Q(output_data_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  FDRE \output_data_dest_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_dest_V_U_n_12),
        .Q(output_data_dest_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_dest_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_dest_V_U_n_13),
        .Q(output_data_dest_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_dest_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(output_data_TVALID),
        .I2(output_data_dest_V_1_sel),
        .O(output_data_dest_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_dest_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_dest_V_1_sel_rd_i_1_n_5),
        .Q(output_data_dest_V_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    output_data_dest_V_1_sel_wr_i_1
       (.I0(\output_data_dest_V_1_state_reg_n_5_[1] ),
        .I1(\ap_CS_fsm_reg_n_5_[43] ),
        .I2(output_data_data_V_1_ack_in),
        .I3(output_data_dest_V_1_sel_wr),
        .O(output_data_dest_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_dest_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_dest_V_1_sel_wr_i_1_n_5),
        .Q(output_data_dest_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA8202020A8A0A0A0)) 
    \output_data_dest_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\output_data_dest_V_1_state_reg_n_5_[1] ),
        .I2(output_data_TVALID),
        .I3(\ap_CS_fsm_reg_n_5_[43] ),
        .I4(output_data_data_V_1_ack_in),
        .I5(output_data_TREADY),
        .O(\output_data_dest_V_1_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF3BBB)) 
    \output_data_dest_V_1_state[1]_i_1 
       (.I0(\output_data_dest_V_1_state_reg_n_5_[1] ),
        .I1(output_data_TVALID),
        .I2(\ap_CS_fsm_reg_n_5_[43] ),
        .I3(output_data_data_V_1_ack_in),
        .I4(output_data_TREADY),
        .O(output_data_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_dest_V_1_state[0]_i_1_n_5 ),
        .Q(output_data_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_dest_V_1_state),
        .Q(\output_data_dest_V_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \output_data_id_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_id_V_U_n_5),
        .Q(output_data_id_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_id_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_id_V_U_n_6),
        .Q(output_data_id_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_id_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(\output_data_id_V_1_state_reg_n_5_[0] ),
        .I2(output_data_id_V_1_sel),
        .O(output_data_id_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_id_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_id_V_1_sel_rd_i_1_n_5),
        .Q(output_data_id_V_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    output_data_id_V_1_sel_wr_i_1
       (.I0(\output_data_id_V_1_state_reg_n_5_[1] ),
        .I1(\ap_CS_fsm_reg_n_5_[43] ),
        .I2(output_data_data_V_1_ack_in),
        .I3(output_data_id_V_1_sel_wr),
        .O(output_data_id_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_id_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_id_V_1_sel_wr_i_1_n_5),
        .Q(output_data_id_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA8202020A8A0A0A0)) 
    \output_data_id_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\output_data_id_V_1_state_reg_n_5_[1] ),
        .I2(\output_data_id_V_1_state_reg_n_5_[0] ),
        .I3(\ap_CS_fsm_reg_n_5_[43] ),
        .I4(output_data_data_V_1_ack_in),
        .I5(output_data_TREADY),
        .O(\output_data_id_V_1_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF3BBB)) 
    \output_data_id_V_1_state[1]_i_1 
       (.I0(\output_data_id_V_1_state_reg_n_5_[1] ),
        .I1(\output_data_id_V_1_state_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg_n_5_[43] ),
        .I3(output_data_data_V_1_ack_in),
        .I4(output_data_TREADY),
        .O(output_data_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_id_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_id_V_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_id_V_1_state),
        .Q(\output_data_id_V_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h0D)) 
    \output_data_keep_V_1_payload_A[1]_i_1 
       (.I0(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .I1(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .I2(output_data_keep_V_1_sel_wr),
        .O(output_data_keep_V_1_load_A));
  FDRE \output_data_keep_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(output_data_keep_V_1_load_A),
        .D(sig_buffer_keep_V_q0[0]),
        .Q(output_data_keep_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_keep_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(output_data_keep_V_1_load_A),
        .D(sig_buffer_keep_V_q0[1]),
        .Q(output_data_keep_V_1_payload_A[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \output_data_keep_V_1_payload_B[1]_i_1 
       (.I0(output_data_keep_V_1_sel_wr),
        .I1(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .I2(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .O(output_data_keep_V_1_load_B));
  FDRE \output_data_keep_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(output_data_keep_V_1_load_B),
        .D(sig_buffer_keep_V_q0[0]),
        .Q(output_data_keep_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_keep_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(output_data_keep_V_1_load_B),
        .D(sig_buffer_keep_V_q0[1]),
        .Q(output_data_keep_V_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_keep_V_1_sel_rd_i_1
       (.I0(output_data_TREADY),
        .I1(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .I2(output_data_keep_V_1_sel),
        .O(output_data_keep_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_keep_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_keep_V_1_sel_rd_i_1_n_5),
        .Q(output_data_keep_V_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    output_data_keep_V_1_sel_wr_i_1
       (.I0(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .I1(\ap_CS_fsm_reg_n_5_[43] ),
        .I2(output_data_data_V_1_ack_in),
        .I3(output_data_keep_V_1_sel_wr),
        .O(output_data_keep_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_keep_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_keep_V_1_sel_wr_i_1_n_5),
        .Q(output_data_keep_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA8202020A8A0A0A0)) 
    \output_data_keep_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .I2(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .I3(\ap_CS_fsm_reg_n_5_[43] ),
        .I4(output_data_data_V_1_ack_in),
        .I5(output_data_TREADY),
        .O(\output_data_keep_V_1_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF3BBB)) 
    \output_data_keep_V_1_state[1]_i_1 
       (.I0(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .I1(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg_n_5_[43] ),
        .I3(output_data_data_V_1_ack_in),
        .I4(output_data_TREADY),
        .O(output_data_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_keep_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_keep_V_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_keep_V_1_state),
        .Q(\output_data_keep_V_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \output_data_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_last_V_U_n_10),
        .Q(output_data_last_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_last_V_U_n_11),
        .Q(output_data_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_last_V_1_sel_rd_i_1
       (.I0(\output_data_last_V_1_state_reg_n_5_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_last_V_1_sel),
        .O(output_data_last_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_last_V_1_sel_rd_i_1_n_5),
        .Q(output_data_last_V_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    output_data_last_V_1_sel_wr_i_1
       (.I0(\output_data_last_V_1_state_reg_n_5_[1] ),
        .I1(\ap_CS_fsm_reg_n_5_[43] ),
        .I2(output_data_data_V_1_ack_in),
        .I3(output_data_last_V_1_sel_wr),
        .O(output_data_last_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_last_V_1_sel_wr_i_1_n_5),
        .Q(output_data_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA8202020A8A0A0A0)) 
    \output_data_last_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\output_data_last_V_1_state_reg_n_5_[1] ),
        .I2(\output_data_last_V_1_state_reg_n_5_[0] ),
        .I3(\ap_CS_fsm_reg_n_5_[43] ),
        .I4(output_data_data_V_1_ack_in),
        .I5(output_data_TREADY),
        .O(\output_data_last_V_1_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF3BBB)) 
    \output_data_last_V_1_state[1]_i_1 
       (.I0(\output_data_last_V_1_state_reg_n_5_[1] ),
        .I1(\output_data_last_V_1_state_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg_n_5_[43] ),
        .I3(output_data_data_V_1_ack_in),
        .I4(output_data_TREADY),
        .O(output_data_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_last_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_last_V_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_last_V_1_state),
        .Q(\output_data_last_V_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h0D)) 
    \output_data_strb_V_1_payload_A[1]_i_1 
       (.I0(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .I1(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .I2(output_data_strb_V_1_sel_wr),
        .O(output_data_strb_V_1_load_A));
  FDRE \output_data_strb_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(output_data_strb_V_1_load_A),
        .D(sig_buffer_strb_V_q0[0]),
        .Q(output_data_strb_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \output_data_strb_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(output_data_strb_V_1_load_A),
        .D(sig_buffer_strb_V_q0[1]),
        .Q(output_data_strb_V_1_payload_A[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \output_data_strb_V_1_payload_B[1]_i_1 
       (.I0(output_data_strb_V_1_sel_wr),
        .I1(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .I2(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .O(output_data_strb_V_1_load_B));
  FDRE \output_data_strb_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(output_data_strb_V_1_load_B),
        .D(sig_buffer_strb_V_q0[0]),
        .Q(output_data_strb_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \output_data_strb_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(output_data_strb_V_1_load_B),
        .D(sig_buffer_strb_V_q0[1]),
        .Q(output_data_strb_V_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_strb_V_1_sel_rd_i_1
       (.I0(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_strb_V_1_sel),
        .O(output_data_strb_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_strb_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_strb_V_1_sel_rd_i_1_n_5),
        .Q(output_data_strb_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    output_data_strb_V_1_sel_wr_i_1
       (.I0(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .I1(\ap_CS_fsm_reg_n_5_[43] ),
        .I2(output_data_data_V_1_ack_in),
        .I3(output_data_strb_V_1_sel_wr),
        .O(output_data_strb_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_strb_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_strb_V_1_sel_wr_i_1_n_5),
        .Q(output_data_strb_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA8202020A8A0A0A0)) 
    \output_data_strb_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .I2(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .I3(\ap_CS_fsm_reg_n_5_[43] ),
        .I4(output_data_data_V_1_ack_in),
        .I5(output_data_TREADY),
        .O(\output_data_strb_V_1_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF3BBB)) 
    \output_data_strb_V_1_state[1]_i_1 
       (.I0(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .I1(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg_n_5_[43] ),
        .I3(output_data_data_V_1_ack_in),
        .I4(output_data_TREADY),
        .O(output_data_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_strb_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_strb_V_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_strb_V_1_state),
        .Q(\output_data_strb_V_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \output_data_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_user_V_U_n_5),
        .Q(output_data_user_V_1_payload_A),
        .R(1'b0));
  FDRE \output_data_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sig_buffer_user_V_U_n_6),
        .Q(output_data_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h78)) 
    output_data_user_V_1_sel_rd_i_1
       (.I0(\output_data_user_V_1_state_reg_n_5_[0] ),
        .I1(output_data_TREADY),
        .I2(output_data_user_V_1_sel),
        .O(output_data_user_V_1_sel_rd_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_user_V_1_sel_rd_i_1_n_5),
        .Q(output_data_user_V_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7F80)) 
    output_data_user_V_1_sel_wr_i_1
       (.I0(\output_data_user_V_1_state_reg_n_5_[1] ),
        .I1(\ap_CS_fsm_reg_n_5_[43] ),
        .I2(output_data_data_V_1_ack_in),
        .I3(output_data_user_V_1_sel_wr),
        .O(output_data_user_V_1_sel_wr_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    output_data_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_user_V_1_sel_wr_i_1_n_5),
        .Q(output_data_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA8202020A8A0A0A0)) 
    \output_data_user_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\output_data_user_V_1_state_reg_n_5_[1] ),
        .I2(\output_data_user_V_1_state_reg_n_5_[0] ),
        .I3(\ap_CS_fsm_reg_n_5_[43] ),
        .I4(output_data_data_V_1_ack_in),
        .I5(output_data_TREADY),
        .O(\output_data_user_V_1_state[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF3BBB)) 
    \output_data_user_V_1_state[1]_i_1 
       (.I0(\output_data_user_V_1_state_reg_n_5_[1] ),
        .I1(\output_data_user_V_1_state_reg_n_5_[0] ),
        .I2(\ap_CS_fsm_reg_n_5_[43] ),
        .I3(output_data_data_V_1_ack_in),
        .I4(output_data_TREADY),
        .O(output_data_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\output_data_user_V_1_state[0]_i_1_n_5 ),
        .Q(\output_data_user_V_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \output_data_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(output_data_user_V_1_state),
        .Q(\output_data_user_V_1_state_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  design_1_network_0_0_network_sig_buffer_user_V sig_buffer_dest_V_U
       (.Q({ap_CS_fsm_state43,\ap_CS_fsm_reg_n_5_[1] }),
        .ap_clk(ap_clk),
        .i_0_reg_398_reg({i_0_reg_398_reg[9:8],i_0_reg_398_reg[3:0]}),
        .\i_0_reg_398_reg[8] (sig_buffer_dest_V_U_n_16),
        .\i_0_reg_398_reg[9] (sig_buffer_dest_V_U_n_15),
        .\i_2_reg_420_reg[8] (sig_buffer_dest_V_U_n_14),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_dest_V_0_payload_A(input_data_dest_V_0_payload_A),
        .input_data_dest_V_0_payload_B(input_data_dest_V_0_payload_B),
        .input_data_dest_V_0_sel(input_data_dest_V_0_sel),
        .output_data_dest_V_1_payload_A(output_data_dest_V_1_payload_A),
        .output_data_dest_V_1_payload_B(output_data_dest_V_1_payload_B),
        .\output_data_dest_V_1_payload_B_reg[0] (\output_data_dest_V_1_state_reg_n_5_[1] ),
        .\output_data_dest_V_1_payload_B_reg[0]_0 (output_data_TVALID),
        .output_data_dest_V_1_sel_wr(output_data_dest_V_1_sel_wr),
        .\q0[0]_i_2__0 (sig_buffer_last_V_U_n_12),
        .\q0_reg[0] (sig_buffer_dest_V_U_n_12),
        .\q0_reg[0]_0 (sig_buffer_dest_V_U_n_13),
        .\q0_reg[0]_1 (\input_data_data_V_0_state_reg_n_5_[0] ),
        .\q0_reg[0]_2 (sig_buffer_dest_V_address0[7:4]),
        .ram_reg({i_2_reg_420[9:8],i_2_reg_420[3:0]}),
        .sig_buffer_dest_V_address0({sig_buffer_dest_V_address0[9:8],sig_buffer_dest_V_address0[3:0]}),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  design_1_network_0_0_network_sig_buffer_user_V_1 sig_buffer_id_V_U
       (.ap_clk(ap_clk),
        .input_data_id_V_0_payload_A(input_data_id_V_0_payload_A),
        .input_data_id_V_0_payload_B(input_data_id_V_0_payload_B),
        .input_data_id_V_0_sel(input_data_id_V_0_sel),
        .output_data_id_V_1_payload_A(output_data_id_V_1_payload_A),
        .output_data_id_V_1_payload_B(output_data_id_V_1_payload_B),
        .\output_data_id_V_1_payload_B_reg[0] (\output_data_id_V_1_state_reg_n_5_[0] ),
        .\output_data_id_V_1_payload_B_reg[0]_0 (\output_data_id_V_1_state_reg_n_5_[1] ),
        .output_data_id_V_1_sel_wr(output_data_id_V_1_sel_wr),
        .\q0[0]_i_2__1 (sig_buffer_last_V_U_n_12),
        .\q0_reg[0] (sig_buffer_id_V_U_n_5),
        .\q0_reg[0]_0 (sig_buffer_id_V_U_n_6),
        .\q0_reg[0]_1 (sig_buffer_dest_V_U_n_14),
        .\q0_reg[0]_2 (sig_buffer_dest_V_U_n_15),
        .\q0_reg[0]_3 (sig_buffer_dest_V_U_n_16),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  design_1_network_0_0_network_sig_buffer_keep_V sig_buffer_keep_V_U
       (.D(sig_buffer_keep_V_q0),
        .ap_clk(ap_clk),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_keep_V_0_payload_A(input_data_keep_V_0_payload_A),
        .input_data_keep_V_0_payload_B(input_data_keep_V_0_payload_B),
        .input_data_keep_V_0_sel(input_data_keep_V_0_sel),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  design_1_network_0_0_network_sig_buffer_user_V_2 sig_buffer_last_V_U
       (.Q(i_2_reg_420[9:4]),
        .ap_clk(ap_clk),
        .i_0_reg_398_reg(i_0_reg_398_reg[9:4]),
        .\i_2_reg_420_reg[8] (sig_buffer_last_V_U_n_12),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_last_V_0_payload_A(input_data_last_V_0_payload_A),
        .input_data_last_V_0_payload_B(input_data_last_V_0_payload_B),
        .input_data_last_V_0_sel(input_data_last_V_0_sel),
        .input_data_last_V_tm_fu_626_p1(input_data_last_V_tm_fu_626_p1),
        .output_data_last_V_1_payload_A(output_data_last_V_1_payload_A),
        .output_data_last_V_1_payload_B(output_data_last_V_1_payload_B),
        .\output_data_last_V_1_payload_B_reg[0] (\output_data_last_V_1_state_reg_n_5_[0] ),
        .\output_data_last_V_1_payload_B_reg[0]_0 (\output_data_last_V_1_state_reg_n_5_[1] ),
        .output_data_last_V_1_sel_wr(output_data_last_V_1_sel_wr),
        .\q0_reg[0] (sig_buffer_last_V_U_n_10),
        .\q0_reg[0]_0 (sig_buffer_last_V_U_n_11),
        .\q0_reg[0]_1 (sig_buffer_dest_V_U_n_14),
        .\q0_reg[0]_2 ({sig_buffer_dest_V_address0[9:8],sig_buffer_dest_V_address0[3:0]}),
        .\q0_reg[0]_3 (sig_buffer_dest_V_U_n_15),
        .\q0_reg[0]_4 (sig_buffer_dest_V_U_n_16),
        .ram_reg(ap_CS_fsm_state43),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0[7:4]),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  design_1_network_0_0_network_sig_buffer_keep_V_3 sig_buffer_strb_V_U
       (.D(sig_buffer_strb_V_q0),
        .ap_clk(ap_clk),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_strb_V_0_payload_A(input_data_strb_V_0_payload_A),
        .input_data_strb_V_0_payload_B(input_data_strb_V_0_payload_B),
        .input_data_strb_V_0_sel(input_data_strb_V_0_sel),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  design_1_network_0_0_network_sig_buffer_user_V_4 sig_buffer_user_V_U
       (.ap_clk(ap_clk),
        .input_data_user_V_0_payload_A(input_data_user_V_0_payload_A),
        .input_data_user_V_0_payload_B(input_data_user_V_0_payload_B),
        .input_data_user_V_0_sel(input_data_user_V_0_sel),
        .output_data_user_V_1_payload_A(output_data_user_V_1_payload_A),
        .output_data_user_V_1_payload_B(output_data_user_V_1_payload_B),
        .\output_data_user_V_1_payload_B_reg[0] (\output_data_user_V_1_state_reg_n_5_[0] ),
        .\output_data_user_V_1_payload_B_reg[0]_0 (\output_data_user_V_1_state_reg_n_5_[1] ),
        .output_data_user_V_1_sel_wr(output_data_user_V_1_sel_wr),
        .\q0[0]_i_2 (sig_buffer_last_V_U_n_12),
        .\q0_reg[0] (sig_buffer_user_V_U_n_5),
        .\q0_reg[0]_0 (sig_buffer_user_V_U_n_6),
        .\q0_reg[0]_1 (sig_buffer_dest_V_U_n_14),
        .\q0_reg[0]_2 (sig_buffer_dest_V_U_n_15),
        .\q0_reg[0]_3 (sig_buffer_dest_V_U_n_16),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln162_reg_703[9]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[40] ),
        .I1(icmp_ln160_fu_647_p2),
        .O(zext_ln162_reg_703_reg0));
  FDRE \zext_ln162_reg_703_reg[0] 
       (.C(ap_clk),
        .CE(zext_ln162_reg_703_reg0),
        .D(\i_1_reg_409_reg_n_5_[0] ),
        .Q(zext_ln162_reg_703_reg[0]),
        .R(1'b0));
  FDRE \zext_ln162_reg_703_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln162_reg_703_reg0),
        .D(\i_1_reg_409_reg_n_5_[1] ),
        .Q(zext_ln162_reg_703_reg[1]),
        .R(1'b0));
  FDRE \zext_ln162_reg_703_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln162_reg_703_reg0),
        .D(\i_1_reg_409_reg_n_5_[2] ),
        .Q(zext_ln162_reg_703_reg[2]),
        .R(1'b0));
  FDRE \zext_ln162_reg_703_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln162_reg_703_reg0),
        .D(\i_1_reg_409_reg_n_5_[3] ),
        .Q(zext_ln162_reg_703_reg[3]),
        .R(1'b0));
  FDRE \zext_ln162_reg_703_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln162_reg_703_reg0),
        .D(\i_1_reg_409_reg_n_5_[4] ),
        .Q(zext_ln162_reg_703_reg[4]),
        .R(1'b0));
  FDRE \zext_ln162_reg_703_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln162_reg_703_reg0),
        .D(\i_1_reg_409_reg_n_5_[5] ),
        .Q(zext_ln162_reg_703_reg[5]),
        .R(1'b0));
  FDRE \zext_ln162_reg_703_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln162_reg_703_reg0),
        .D(\i_1_reg_409_reg_n_5_[6] ),
        .Q(zext_ln162_reg_703_reg[6]),
        .R(1'b0));
  FDRE \zext_ln162_reg_703_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln162_reg_703_reg0),
        .D(\i_1_reg_409_reg_n_5_[7] ),
        .Q(zext_ln162_reg_703_reg[7]),
        .R(1'b0));
  FDRE \zext_ln162_reg_703_reg[8] 
       (.C(ap_clk),
        .CE(zext_ln162_reg_703_reg0),
        .D(\i_1_reg_409_reg_n_5_[8] ),
        .Q(zext_ln162_reg_703_reg[8]),
        .R(1'b0));
  FDRE \zext_ln162_reg_703_reg[9] 
       (.C(ap_clk),
        .CE(zext_ln162_reg_703_reg0),
        .D(\i_1_reg_409_reg_n_5_[9] ),
        .Q(zext_ln162_reg_703_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "network_AXILiteS_s_axi" *) 
module design_1_network_0_0_network_AXILiteS_s_axi
   (D,
    ap_rst_n_0,
    ap_done,
    clear,
    s_axi_AXILiteS_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_AXILiteS_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_AXILiteS_RDATA,
    interrupt,
    Q,
    input_data_last_V_tm_fu_626_p1,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n,
    output_data_TREADY,
    int_ap_ready_reg_0,
    int_ap_ready_reg_1,
    output_data_data_V_1_ack_in,
    int_ap_ready_reg_2,
    int_ap_ready_reg_3,
    int_ap_ready_reg_4,
    int_ap_ready_i_5_0,
    int_ap_ready_i_5_1,
    int_ap_ready_i_5_2,
    int_ap_ready_i_5_3,
    int_ap_ready_i_5_4,
    int_ap_ready_i_5_5,
    int_ap_ready_i_5_6,
    int_ap_ready_i_5_7,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_RREADY);
  output [1:0]D;
  output [0:0]ap_rst_n_0;
  output ap_done;
  output clear;
  output s_axi_AXILiteS_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_AXILiteS_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [4:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input [2:0]Q;
  input input_data_last_V_tm_fu_626_p1;
  input \ap_CS_fsm_reg[1] ;
  input ap_rst_n;
  input output_data_TREADY;
  input int_ap_ready_reg_0;
  input int_ap_ready_reg_1;
  input output_data_data_V_1_ack_in;
  input int_ap_ready_reg_2;
  input int_ap_ready_reg_3;
  input int_ap_ready_reg_4;
  input int_ap_ready_i_5_0;
  input int_ap_ready_i_5_1;
  input int_ap_ready_i_5_2;
  input int_ap_ready_i_5_3;
  input int_ap_ready_i_5_4;
  input int_ap_ready_i_5_5;
  input int_ap_ready_i_5_6;
  input int_ap_ready_i_5_7;
  input ap_clk;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input [2:0]s_axi_AXILiteS_WDATA;
  input s_axi_AXILiteS_BREADY;
  input s_axi_AXILiteS_WVALID;
  input [0:0]s_axi_AXILiteS_WSTRB;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_ARVALID;
  input s_axi_AXILiteS_RREADY;

  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire ap_start;
  wire ar_hs;
  wire clear;
  wire [7:1]data0;
  wire input_data_last_V_tm_fu_626_p1;
  wire int_ap_done_i_1_n_5;
  wire int_ap_done_i_2_n_5;
  wire int_ap_ready_i_12_n_5;
  wire int_ap_ready_i_2_n_5;
  wire int_ap_ready_i_5_0;
  wire int_ap_ready_i_5_1;
  wire int_ap_ready_i_5_2;
  wire int_ap_ready_i_5_3;
  wire int_ap_ready_i_5_4;
  wire int_ap_ready_i_5_5;
  wire int_ap_ready_i_5_6;
  wire int_ap_ready_i_5_7;
  wire int_ap_ready_i_5_n_5;
  wire int_ap_ready_reg_0;
  wire int_ap_ready_reg_1;
  wire int_ap_ready_reg_2;
  wire int_ap_ready_reg_3;
  wire int_ap_ready_reg_4;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_5;
  wire int_auto_restart_i_1_n_5;
  wire int_gie_i_1_n_5;
  wire int_gie_reg_n_5;
  wire \int_ier[0]_i_1_n_5 ;
  wire \int_ier[1]_i_1_n_5 ;
  wire \int_ier[1]_i_2_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg_n_5_[0] ;
  wire interrupt;
  wire output_data_TREADY;
  wire output_data_data_V_1_ack_in;
  wire output_data_data_V_1_state_cmp_full;
  wire output_data_keep_V_1_state_cmp_full;
  wire output_data_last_V_1_state_cmp_full;
  wire output_data_strb_V_1_state_cmp_full;
  wire output_data_user_V_1_state_cmp_full;
  wire p_0_in;
  wire p_0_in_0;
  wire p_1_in;
  wire p_1_in10_in;
  wire p_1_in15_in;
  wire p_1_in20_in;
  wire p_1_in5_in;
  wire p_1_in__0;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [4:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [2:0]s_axi_AXILiteS_WDATA;
  wire [0:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire waddr;
  wire \waddr_reg_n_5_[0] ;
  wire \waddr_reg_n_5_[1] ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;

  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h8FDD)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_RVALID),
        .I1(s_axi_AXILiteS_RREADY),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(s_axi_AXILiteS_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_0));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hC0FFD1D1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_0));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_0));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(ap_done),
        .I3(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'h88F8F8F8)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(Q[1]),
        .I3(input_data_last_V_tm_fu_626_p1),
        .I4(\ap_CS_fsm_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_0_reg_398[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \input_data_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hFF7FFF00)) 
    int_ap_done_i_1
       (.I0(int_ap_done_i_2_n_5),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(ap_done),
        .I4(data0[1]),
        .O(int_ap_done_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .O(int_ap_done_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_5),
        .Q(data0[1]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h0000000022002202)) 
    int_ap_ready_i_1
       (.I0(Q[2]),
        .I1(int_ap_ready_i_2_n_5),
        .I2(p_0_in),
        .I3(output_data_TREADY),
        .I4(p_1_in20_in),
        .I5(int_ap_ready_i_5_n_5),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_10
       (.I0(int_ap_ready_i_5_3),
        .I1(int_ap_ready_i_5_2),
        .O(p_1_in5_in));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_11
       (.I0(int_ap_ready_i_5_1),
        .I1(int_ap_ready_i_5_0),
        .O(p_1_in15_in));
  LUT6 #(
    .INIT(64'h55D5FFFFFFFFFFFF)) 
    int_ap_ready_i_12
       (.I0(output_data_data_V_1_state_cmp_full),
        .I1(int_ap_ready_reg_0),
        .I2(int_ap_ready_reg_1),
        .I3(output_data_TREADY),
        .I4(output_data_last_V_1_state_cmp_full),
        .I5(output_data_strb_V_1_state_cmp_full),
        .O(int_ap_ready_i_12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_ap_ready_i_13
       (.I0(output_data_data_V_1_ack_in),
        .I1(int_ap_ready_reg_2),
        .O(output_data_data_V_1_state_cmp_full));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_ap_ready_i_14
       (.I0(int_ap_ready_i_5_6),
        .I1(int_ap_ready_i_5_7),
        .O(output_data_last_V_1_state_cmp_full));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_ap_ready_i_15
       (.I0(int_ap_ready_i_5_2),
        .I1(int_ap_ready_i_5_3),
        .O(output_data_strb_V_1_state_cmp_full));
  LUT6 #(
    .INIT(64'h44F4FFFFFFFFFFFF)) 
    int_ap_ready_i_2
       (.I0(int_ap_ready_reg_3),
        .I1(int_ap_ready_reg_4),
        .I2(int_ap_ready_reg_1),
        .I3(int_ap_ready_reg_0),
        .I4(output_data_user_V_1_state_cmp_full),
        .I5(output_data_keep_V_1_state_cmp_full),
        .O(int_ap_ready_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_3
       (.I0(int_ap_ready_reg_2),
        .I1(output_data_data_V_1_ack_in),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_4
       (.I0(int_ap_ready_reg_4),
        .I1(int_ap_ready_reg_3),
        .O(p_1_in20_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    int_ap_ready_i_5
       (.I0(p_1_in10_in),
        .I1(output_data_TREADY),
        .I2(p_1_in),
        .I3(p_1_in5_in),
        .I4(p_1_in15_in),
        .I5(int_ap_ready_i_12_n_5),
        .O(int_ap_ready_i_5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_ap_ready_i_6
       (.I0(int_ap_ready_i_5_4),
        .I1(int_ap_ready_i_5_5),
        .O(output_data_user_V_1_state_cmp_full));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'hB)) 
    int_ap_ready_i_7
       (.I0(int_ap_ready_i_5_0),
        .I1(int_ap_ready_i_5_1),
        .O(output_data_keep_V_1_state_cmp_full));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_8
       (.I0(int_ap_ready_i_5_7),
        .I1(int_ap_ready_i_5_6),
        .O(p_1_in10_in));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_ready_i_9
       (.I0(int_ap_ready_i_5_5),
        .I1(int_ap_ready_i_5_4),
        .O(p_1_in));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done),
        .Q(data0[3]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_done),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    int_ap_start_i_2
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(s_axi_AXILiteS_WDATA[0]),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(ap_start),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(data0[7]),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(\int_ier_reg_n_5_[0] ),
        .O(\int_ier[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(p_0_in_0),
        .O(\int_ier[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_5_[0] ),
        .I1(\waddr_reg_n_5_[1] ),
        .I2(s_axi_AXILiteS_WSTRB),
        .I3(\waddr_reg_n_5_[4] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_AXILiteS_WVALID),
        .O(\int_ier[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_5 ),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_5 ),
        .Q(p_0_in_0),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_5_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\int_ier[1]_i_2_n_5 ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in_0),
        .I3(ap_done),
        .I4(p_1_in__0),
        .O(\int_isr[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(p_1_in__0),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_5_[0] ),
        .I1(p_1_in__0),
        .I2(int_gie_reg_n_5),
        .O(interrupt));
  LUT6 #(
    .INIT(64'hFFFF000000CA0000)) 
    \rdata[0]_i_1 
       (.I0(ap_start),
        .I1(\int_ier_reg_n_5_[0] ),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(\rdata[1]_i_2_n_5 ),
        .I5(\rdata[0]_i_2_n_5 ),
        .O(rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[0]_i_2 
       (.I0(int_gie_reg_n_5),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(\int_isr_reg_n_5_[0] ),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hCE0E0000C2020000)) 
    \rdata[1]_i_1 
       (.I0(data0[1]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(p_1_in__0),
        .I4(\rdata[1]_i_2_n_5 ),
        .I5(p_0_in_0),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[1]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[2]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(data0[2]),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[3]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(data0[3]),
        .O(rdata[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rdata[7]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(data0[7]),
        .O(rdata[7]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "network_MemBank_A" *) 
module design_1_network_0_0_network_MemBank_A
   (input_data_data_V_0_ack_out,
    MemBank_B_ce01,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[33] ,
    \ap_CS_fsm_reg[7] ,
    MemBank_A_address01,
    \ap_CS_fsm_reg[15] ,
    MemBank_B_address011_out,
    \ap_CS_fsm_reg[39] ,
    \ap_CS_fsm_reg[37] ,
    MemBank_B_address01,
    \ap_CS_fsm_reg[39]_0 ,
    \ap_CS_fsm_reg[39]_1 ,
    q0,
    Q,
    ram_reg,
    ram_reg_0_i_23__0,
    input_r_address0,
    ram_reg_0_i_23__0_0,
    ram_reg_0,
    ap_clk,
    ram_reg_0_0,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7);
  output input_data_data_V_0_ack_out;
  output MemBank_B_ce01;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[33] ;
  output \ap_CS_fsm_reg[7] ;
  output MemBank_A_address01;
  output \ap_CS_fsm_reg[15] ;
  output MemBank_B_address011_out;
  output \ap_CS_fsm_reg[39] ;
  output \ap_CS_fsm_reg[37] ;
  output MemBank_B_address01;
  output \ap_CS_fsm_reg[39]_0 ;
  output \ap_CS_fsm_reg[39]_1 ;
  output [15:0]q0;
  input [19:0]Q;
  input ram_reg;
  input ram_reg_0_i_23__0;
  input [0:0]input_r_address0;
  input [0:0]ram_reg_0_i_23__0_0;
  input [1:0]ram_reg_0;
  input ap_clk;
  input ram_reg_0_0;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7;

  wire [13:0]ADDRARDADDR;
  wire MemBank_A_address01;
  wire MemBank_B_address01;
  wire MemBank_B_address011_out;
  wire MemBank_B_ce01;
  wire [19:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[33] ;
  wire \ap_CS_fsm_reg[37] ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[39]_0 ;
  wire \ap_CS_fsm_reg[39]_1 ;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [15:0]d0;
  wire input_data_data_V_0_ack_out;
  wire [0:0]input_r_address0;
  wire [15:0]q0;
  wire ram_reg;
  wire [1:0]ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_i_23__0;
  wire [0:0]ram_reg_0_i_23__0_0;
  wire [1:0]ram_reg_7;

  design_1_network_0_0_network_MemBank_A_ram_21 network_MemBank_A_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .MemBank_A_address01(MemBank_A_address01),
        .MemBank_B_address01(MemBank_B_address01),
        .MemBank_B_address011_out(MemBank_B_address011_out),
        .MemBank_B_ce01(MemBank_B_ce01),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[33] (\ap_CS_fsm_reg[33] ),
        .\ap_CS_fsm_reg[37] (\ap_CS_fsm_reg[37] ),
        .\ap_CS_fsm_reg[39] (\ap_CS_fsm_reg[39] ),
        .\ap_CS_fsm_reg[39]_0 (\ap_CS_fsm_reg[39]_0 ),
        .\ap_CS_fsm_reg[39]_1 (\ap_CS_fsm_reg[39]_1 ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .ap_clk(ap_clk),
        .d0(d0),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_r_address0(input_r_address0),
        .q0(q0),
        .ram_reg(ram_reg),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_i_23__0(ram_reg_0_i_23__0),
        .ram_reg_0_i_23__0_0(ram_reg_0_i_23__0_0),
        .ram_reg_7_0(ram_reg_7));
endmodule

(* ORIG_REF_NAME = "network_MemBank_A" *) 
module design_1_network_0_0_network_MemBank_A_0
   (q0,
    CO,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[31] ,
    \ap_CS_fsm_reg[31]_0 ,
    \ap_CS_fsm_reg[31]_1 ,
    \ap_CS_fsm_reg[31]_2 ,
    \ap_CS_fsm_reg[31]_3 ,
    \ap_CS_fsm_reg[31]_4 ,
    \ap_CS_fsm_reg[31]_5 ,
    \ap_CS_fsm_reg[31]_6 ,
    \ap_CS_fsm_reg[31]_7 ,
    \ap_CS_fsm_reg[31]_8 ,
    \ap_CS_fsm_reg[31]_9 ,
    \ap_CS_fsm_reg[31]_10 ,
    \ap_CS_fsm_reg[31]_11 ,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[29] ,
    MemBank_B_address010_out,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[17] ,
    \ap_CS_fsm_reg[17]_0 ,
    Q,
    ram_reg_0,
    MemBank_B_address011_out,
    output_r_address0,
    ram_reg_0_i_28,
    grp_max_pooling2d_fix16_fu_517_input_r_address0,
    ap_clk,
    ram_reg_0_0,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7);
  output [15:0]q0;
  output [0:0]CO;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[7]_0 ;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[31] ;
  output \ap_CS_fsm_reg[31]_0 ;
  output \ap_CS_fsm_reg[31]_1 ;
  output \ap_CS_fsm_reg[31]_2 ;
  output \ap_CS_fsm_reg[31]_3 ;
  output \ap_CS_fsm_reg[31]_4 ;
  output \ap_CS_fsm_reg[31]_5 ;
  output \ap_CS_fsm_reg[31]_6 ;
  output \ap_CS_fsm_reg[31]_7 ;
  output \ap_CS_fsm_reg[31]_8 ;
  output \ap_CS_fsm_reg[31]_9 ;
  output \ap_CS_fsm_reg[31]_10 ;
  output \ap_CS_fsm_reg[31]_11 ;
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[29] ;
  output MemBank_B_address010_out;
  output \ap_CS_fsm_reg[7]_1 ;
  output \ap_CS_fsm_reg[17] ;
  output \ap_CS_fsm_reg[17]_0 ;
  input [15:0]Q;
  input [14:0]ram_reg_0;
  input MemBank_B_address011_out;
  input [11:0]output_r_address0;
  input [11:0]ram_reg_0_i_28;
  input [13:0]grp_max_pooling2d_fix16_fu_517_input_r_address0;
  input ap_clk;
  input ram_reg_0_0;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7;

  wire [13:0]ADDRARDADDR;
  wire [0:0]CO;
  wire MemBank_B_address010_out;
  wire MemBank_B_address011_out;
  wire [15:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[17]_0 ;
  wire \ap_CS_fsm_reg[29] ;
  wire \ap_CS_fsm_reg[31] ;
  wire \ap_CS_fsm_reg[31]_0 ;
  wire \ap_CS_fsm_reg[31]_1 ;
  wire \ap_CS_fsm_reg[31]_10 ;
  wire \ap_CS_fsm_reg[31]_11 ;
  wire \ap_CS_fsm_reg[31]_2 ;
  wire \ap_CS_fsm_reg[31]_3 ;
  wire \ap_CS_fsm_reg[31]_4 ;
  wire \ap_CS_fsm_reg[31]_5 ;
  wire \ap_CS_fsm_reg[31]_6 ;
  wire \ap_CS_fsm_reg[31]_7 ;
  wire \ap_CS_fsm_reg[31]_8 ;
  wire \ap_CS_fsm_reg[31]_9 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire [15:0]d0;
  wire [13:0]grp_max_pooling2d_fix16_fu_517_input_r_address0;
  wire [11:0]output_r_address0;
  wire [15:0]q0;
  wire [14:0]ram_reg_0;
  wire ram_reg_0_0;
  wire [11:0]ram_reg_0_i_28;
  wire [1:0]ram_reg_7;

  design_1_network_0_0_network_MemBank_A_ram network_MemBank_A_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .CO(CO),
        .MemBank_B_address010_out(MemBank_B_address010_out),
        .MemBank_B_address011_out(MemBank_B_address011_out),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[17] (\ap_CS_fsm_reg[17] ),
        .\ap_CS_fsm_reg[17]_0 (\ap_CS_fsm_reg[17]_0 ),
        .\ap_CS_fsm_reg[29] (\ap_CS_fsm_reg[29] ),
        .\ap_CS_fsm_reg[31] (\ap_CS_fsm_reg[31] ),
        .\ap_CS_fsm_reg[31]_0 (\ap_CS_fsm_reg[31]_0 ),
        .\ap_CS_fsm_reg[31]_1 (\ap_CS_fsm_reg[31]_1 ),
        .\ap_CS_fsm_reg[31]_10 (\ap_CS_fsm_reg[31]_10 ),
        .\ap_CS_fsm_reg[31]_11 (\ap_CS_fsm_reg[31]_11 ),
        .\ap_CS_fsm_reg[31]_2 (\ap_CS_fsm_reg[31]_2 ),
        .\ap_CS_fsm_reg[31]_3 (\ap_CS_fsm_reg[31]_3 ),
        .\ap_CS_fsm_reg[31]_4 (\ap_CS_fsm_reg[31]_4 ),
        .\ap_CS_fsm_reg[31]_5 (\ap_CS_fsm_reg[31]_5 ),
        .\ap_CS_fsm_reg[31]_6 (\ap_CS_fsm_reg[31]_6 ),
        .\ap_CS_fsm_reg[31]_7 (\ap_CS_fsm_reg[31]_7 ),
        .\ap_CS_fsm_reg[31]_8 (\ap_CS_fsm_reg[31]_8 ),
        .\ap_CS_fsm_reg[31]_9 (\ap_CS_fsm_reg[31]_9 ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_0 ),
        .\ap_CS_fsm_reg[7]_1 (\ap_CS_fsm_reg[7]_1 ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .ap_clk(ap_clk),
        .d0(d0),
        .grp_max_pooling2d_fix16_fu_517_input_r_address0(grp_max_pooling2d_fix16_fu_517_input_r_address0),
        .output_r_address0(output_r_address0),
        .q0(q0),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_0_1(ram_reg_0_0),
        .ram_reg_0_i_28(ram_reg_0_i_28),
        .ram_reg_7_0(ram_reg_7));
endmodule

(* ORIG_REF_NAME = "network_MemBank_A_ram" *) 
module design_1_network_0_0_network_MemBank_A_ram
   (q0,
    CO,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[31] ,
    \ap_CS_fsm_reg[31]_0 ,
    \ap_CS_fsm_reg[31]_1 ,
    \ap_CS_fsm_reg[31]_2 ,
    \ap_CS_fsm_reg[31]_3 ,
    \ap_CS_fsm_reg[31]_4 ,
    \ap_CS_fsm_reg[31]_5 ,
    \ap_CS_fsm_reg[31]_6 ,
    \ap_CS_fsm_reg[31]_7 ,
    \ap_CS_fsm_reg[31]_8 ,
    \ap_CS_fsm_reg[31]_9 ,
    \ap_CS_fsm_reg[31]_10 ,
    \ap_CS_fsm_reg[31]_11 ,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[29] ,
    MemBank_B_address010_out,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[17] ,
    \ap_CS_fsm_reg[17]_0 ,
    Q,
    ram_reg_0_0,
    MemBank_B_address011_out,
    output_r_address0,
    ram_reg_0_i_28,
    grp_max_pooling2d_fix16_fu_517_input_r_address0,
    ap_clk,
    ram_reg_0_1,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7_0);
  output [15:0]q0;
  output [0:0]CO;
  output \ap_CS_fsm_reg[7] ;
  output \ap_CS_fsm_reg[7]_0 ;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[5] ;
  output \ap_CS_fsm_reg[31] ;
  output \ap_CS_fsm_reg[31]_0 ;
  output \ap_CS_fsm_reg[31]_1 ;
  output \ap_CS_fsm_reg[31]_2 ;
  output \ap_CS_fsm_reg[31]_3 ;
  output \ap_CS_fsm_reg[31]_4 ;
  output \ap_CS_fsm_reg[31]_5 ;
  output \ap_CS_fsm_reg[31]_6 ;
  output \ap_CS_fsm_reg[31]_7 ;
  output \ap_CS_fsm_reg[31]_8 ;
  output \ap_CS_fsm_reg[31]_9 ;
  output \ap_CS_fsm_reg[31]_10 ;
  output \ap_CS_fsm_reg[31]_11 ;
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[29] ;
  output MemBank_B_address010_out;
  output \ap_CS_fsm_reg[7]_1 ;
  output \ap_CS_fsm_reg[17] ;
  output \ap_CS_fsm_reg[17]_0 ;
  input [15:0]Q;
  input [14:0]ram_reg_0_0;
  input MemBank_B_address011_out;
  input [11:0]output_r_address0;
  input [11:0]ram_reg_0_i_28;
  input [13:0]grp_max_pooling2d_fix16_fu_517_input_r_address0;
  input ap_clk;
  input ram_reg_0_1;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_0;

  wire [13:0]ADDRARDADDR;
  wire [0:0]CO;
  wire MemBank_B_address010_out;
  wire MemBank_B_address011_out;
  wire [15:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[17]_0 ;
  wire \ap_CS_fsm_reg[29] ;
  wire \ap_CS_fsm_reg[31] ;
  wire \ap_CS_fsm_reg[31]_0 ;
  wire \ap_CS_fsm_reg[31]_1 ;
  wire \ap_CS_fsm_reg[31]_10 ;
  wire \ap_CS_fsm_reg[31]_11 ;
  wire \ap_CS_fsm_reg[31]_2 ;
  wire \ap_CS_fsm_reg[31]_3 ;
  wire \ap_CS_fsm_reg[31]_4 ;
  wire \ap_CS_fsm_reg[31]_5 ;
  wire \ap_CS_fsm_reg[31]_6 ;
  wire \ap_CS_fsm_reg[31]_7 ;
  wire \ap_CS_fsm_reg[31]_8 ;
  wire \ap_CS_fsm_reg[31]_9 ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire \buffer_fu_60[15]_i_10_n_5 ;
  wire \buffer_fu_60[15]_i_11_n_5 ;
  wire \buffer_fu_60[15]_i_12_n_5 ;
  wire \buffer_fu_60[15]_i_13_n_5 ;
  wire \buffer_fu_60[15]_i_14_n_5 ;
  wire \buffer_fu_60[15]_i_15_n_5 ;
  wire \buffer_fu_60[15]_i_16_n_5 ;
  wire \buffer_fu_60[15]_i_17_n_5 ;
  wire \buffer_fu_60[15]_i_18_n_5 ;
  wire \buffer_fu_60[15]_i_19_n_5 ;
  wire \buffer_fu_60[15]_i_4_n_5 ;
  wire \buffer_fu_60[15]_i_5_n_5 ;
  wire \buffer_fu_60[15]_i_6_n_5 ;
  wire \buffer_fu_60[15]_i_7_n_5 ;
  wire \buffer_fu_60[15]_i_8_n_5 ;
  wire \buffer_fu_60[15]_i_9_n_5 ;
  wire \buffer_fu_60_reg[15]_i_2_n_6 ;
  wire \buffer_fu_60_reg[15]_i_2_n_7 ;
  wire \buffer_fu_60_reg[15]_i_2_n_8 ;
  wire \buffer_fu_60_reg[15]_i_3_n_5 ;
  wire \buffer_fu_60_reg[15]_i_3_n_6 ;
  wire \buffer_fu_60_reg[15]_i_3_n_7 ;
  wire \buffer_fu_60_reg[15]_i_3_n_8 ;
  wire [15:0]d0;
  wire [13:0]grp_max_pooling2d_fix16_fu_517_input_r_address0;
  wire [11:0]output_r_address0;
  wire [15:0]q0;
  wire [14:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire [11:0]ram_reg_0_i_28;
  wire [1:0]ram_reg_7_0;
  wire [3:0]\NLW_buffer_fu_60_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_buffer_fu_60_reg[15]_i_3_O_UNCONNECTED ;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;

  LUT4 #(
    .INIT(16'h9009)) 
    \buffer_fu_60[15]_i_10 
       (.I0(q0[10]),
        .I1(Q[10]),
        .I2(q0[11]),
        .I3(Q[11]),
        .O(\buffer_fu_60[15]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buffer_fu_60[15]_i_11 
       (.I0(q0[8]),
        .I1(Q[8]),
        .I2(q0[9]),
        .I3(Q[9]),
        .O(\buffer_fu_60[15]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buffer_fu_60[15]_i_12 
       (.I0(q0[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(q0[7]),
        .O(\buffer_fu_60[15]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buffer_fu_60[15]_i_13 
       (.I0(q0[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(q0[5]),
        .O(\buffer_fu_60[15]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buffer_fu_60[15]_i_14 
       (.I0(q0[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(q0[3]),
        .O(\buffer_fu_60[15]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buffer_fu_60[15]_i_15 
       (.I0(q0[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(q0[1]),
        .O(\buffer_fu_60[15]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buffer_fu_60[15]_i_16 
       (.I0(q0[6]),
        .I1(Q[6]),
        .I2(q0[7]),
        .I3(Q[7]),
        .O(\buffer_fu_60[15]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buffer_fu_60[15]_i_17 
       (.I0(q0[4]),
        .I1(Q[4]),
        .I2(q0[5]),
        .I3(Q[5]),
        .O(\buffer_fu_60[15]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buffer_fu_60[15]_i_18 
       (.I0(q0[2]),
        .I1(Q[2]),
        .I2(q0[3]),
        .I3(Q[3]),
        .O(\buffer_fu_60[15]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buffer_fu_60[15]_i_19 
       (.I0(q0[0]),
        .I1(Q[0]),
        .I2(q0[1]),
        .I3(Q[1]),
        .O(\buffer_fu_60[15]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buffer_fu_60[15]_i_4 
       (.I0(q0[14]),
        .I1(Q[14]),
        .I2(q0[15]),
        .I3(Q[15]),
        .O(\buffer_fu_60[15]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buffer_fu_60[15]_i_5 
       (.I0(q0[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(q0[13]),
        .O(\buffer_fu_60[15]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buffer_fu_60[15]_i_6 
       (.I0(q0[10]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(q0[11]),
        .O(\buffer_fu_60[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \buffer_fu_60[15]_i_7 
       (.I0(q0[8]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(q0[9]),
        .O(\buffer_fu_60[15]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buffer_fu_60[15]_i_8 
       (.I0(q0[14]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(q0[15]),
        .O(\buffer_fu_60[15]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \buffer_fu_60[15]_i_9 
       (.I0(q0[12]),
        .I1(Q[12]),
        .I2(q0[13]),
        .I3(Q[13]),
        .O(\buffer_fu_60[15]_i_9_n_5 ));
  CARRY4 \buffer_fu_60_reg[15]_i_2 
       (.CI(\buffer_fu_60_reg[15]_i_3_n_5 ),
        .CO({CO,\buffer_fu_60_reg[15]_i_2_n_6 ,\buffer_fu_60_reg[15]_i_2_n_7 ,\buffer_fu_60_reg[15]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_fu_60[15]_i_4_n_5 ,\buffer_fu_60[15]_i_5_n_5 ,\buffer_fu_60[15]_i_6_n_5 ,\buffer_fu_60[15]_i_7_n_5 }),
        .O(\NLW_buffer_fu_60_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\buffer_fu_60[15]_i_8_n_5 ,\buffer_fu_60[15]_i_9_n_5 ,\buffer_fu_60[15]_i_10_n_5 ,\buffer_fu_60[15]_i_11_n_5 }));
  CARRY4 \buffer_fu_60_reg[15]_i_3 
       (.CI(1'b0),
        .CO({\buffer_fu_60_reg[15]_i_3_n_5 ,\buffer_fu_60_reg[15]_i_3_n_6 ,\buffer_fu_60_reg[15]_i_3_n_7 ,\buffer_fu_60_reg[15]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_fu_60[15]_i_12_n_5 ,\buffer_fu_60[15]_i_13_n_5 ,\buffer_fu_60[15]_i_14_n_5 ,\buffer_fu_60[15]_i_15_n_5 }),
        .O(\NLW_buffer_fu_60_reg[15]_i_3_O_UNCONNECTED [3:0]),
        .S({\buffer_fu_60[15]_i_16_n_5 ,\buffer_fu_60[15]_i_17_n_5 ,\buffer_fu_60[15]_i_18_n_5 ,\buffer_fu_60[15]_i_19_n_5 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],q0[1:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_101
       (.I0(ram_reg_0_0[10]),
        .I1(output_r_address0[1]),
        .I2(ram_reg_0_0[4]),
        .I3(ram_reg_0_i_28[1]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_input_r_address0[1]),
        .O(\ap_CS_fsm_reg[31]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_109__0
       (.I0(ram_reg_0_0[6]),
        .I1(ram_reg_0_0[9]),
        .O(MemBank_B_address010_out));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_0_i_175__0
       (.I0(ram_reg_0_0[9]),
        .I1(ram_reg_0_0[6]),
        .I2(ram_reg_0_0[12]),
        .I3(ram_reg_0_0[3]),
        .O(\ap_CS_fsm_reg[29] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_19
       (.I0(ram_reg_0_0[1]),
        .I1(ram_reg_0_0[8]),
        .I2(ram_reg_0_0[11]),
        .I3(ram_reg_0_0[14]),
        .O(\ap_CS_fsm_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    ram_reg_0_i_24__0
       (.I0(grp_max_pooling2d_fix16_fu_517_input_r_address0[13]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ram_reg_0_0[5]),
        .I3(ram_reg_0_0[2]),
        .O(\ap_CS_fsm_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_25__0
       (.I0(ram_reg_0_0[1]),
        .I1(ram_reg_0_0[14]),
        .O(\ap_CS_fsm_reg[7]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h2220)) 
    ram_reg_0_i_27__0
       (.I0(grp_max_pooling2d_fix16_fu_517_input_r_address0[12]),
        .I1(\ap_CS_fsm_reg[5] ),
        .I2(ram_reg_0_0[5]),
        .I3(ram_reg_0_0[2]),
        .O(\ap_CS_fsm_reg[17] ));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    ram_reg_0_i_50
       (.I0(MemBank_B_address011_out),
        .I1(ram_reg_0_0[4]),
        .I2(ram_reg_0_0[10]),
        .I3(ram_reg_0_0[13]),
        .I4(ram_reg_0_0[7]),
        .I5(ram_reg_0_0[0]),
        .O(\ap_CS_fsm_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_51__0
       (.I0(ram_reg_0_0[10]),
        .I1(output_r_address0[0]),
        .I2(ram_reg_0_0[4]),
        .I3(ram_reg_0_i_28[0]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_input_r_address0[0]),
        .O(\ap_CS_fsm_reg[31] ));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_65__0
       (.I0(ram_reg_0_0[0]),
        .I1(ram_reg_0_0[7]),
        .I2(ram_reg_0_0[13]),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_0_i_67__0
       (.I0(ram_reg_0_0[10]),
        .I1(ram_reg_0_0[5]),
        .I2(ram_reg_0_0[2]),
        .O(\ap_CS_fsm_reg[31]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    ram_reg_0_i_68__0
       (.I0(ram_reg_0_0[2]),
        .I1(ram_reg_0_0[5]),
        .I2(ram_reg_0_0[4]),
        .I3(ram_reg_0_0[10]),
        .I4(ram_reg_0_i_28[11]),
        .O(\ap_CS_fsm_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_73
       (.I0(ram_reg_0_0[10]),
        .I1(output_r_address0[11]),
        .I2(ram_reg_0_0[4]),
        .I3(ram_reg_0_i_28[11]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_input_r_address0[11]),
        .O(\ap_CS_fsm_reg[31]_10 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_74__0
       (.I0(ram_reg_0_0[10]),
        .I1(output_r_address0[10]),
        .I2(ram_reg_0_0[4]),
        .I3(ram_reg_0_i_28[10]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_input_r_address0[10]),
        .O(\ap_CS_fsm_reg[31]_9 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_76
       (.I0(ram_reg_0_0[10]),
        .I1(output_r_address0[9]),
        .I2(ram_reg_0_0[4]),
        .I3(ram_reg_0_i_28[9]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_input_r_address0[9]),
        .O(\ap_CS_fsm_reg[31]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    ram_reg_0_i_79
       (.I0(ram_reg_0_0[1]),
        .I1(ram_reg_0_0[8]),
        .I2(ram_reg_0_0[11]),
        .I3(ram_reg_0_0[14]),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_80__0
       (.I0(ram_reg_0_0[10]),
        .I1(output_r_address0[8]),
        .I2(ram_reg_0_0[4]),
        .I3(ram_reg_0_i_28[8]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_input_r_address0[8]),
        .O(\ap_CS_fsm_reg[31]_7 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_83__0
       (.I0(ram_reg_0_0[10]),
        .I1(output_r_address0[7]),
        .I2(ram_reg_0_0[4]),
        .I3(ram_reg_0_i_28[7]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_input_r_address0[7]),
        .O(\ap_CS_fsm_reg[31]_6 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_86__0
       (.I0(ram_reg_0_0[10]),
        .I1(output_r_address0[6]),
        .I2(ram_reg_0_0[4]),
        .I3(ram_reg_0_i_28[6]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_input_r_address0[6]),
        .O(\ap_CS_fsm_reg[31]_5 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_89__0
       (.I0(ram_reg_0_0[10]),
        .I1(output_r_address0[5]),
        .I2(ram_reg_0_0[4]),
        .I3(ram_reg_0_i_28[5]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_input_r_address0[5]),
        .O(\ap_CS_fsm_reg[31]_4 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_92
       (.I0(ram_reg_0_0[10]),
        .I1(output_r_address0[4]),
        .I2(ram_reg_0_0[4]),
        .I3(ram_reg_0_i_28[4]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_input_r_address0[4]),
        .O(\ap_CS_fsm_reg[31]_3 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_95
       (.I0(ram_reg_0_0[10]),
        .I1(output_r_address0[3]),
        .I2(ram_reg_0_0[4]),
        .I3(ram_reg_0_i_28[3]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_input_r_address0[3]),
        .O(\ap_CS_fsm_reg[31]_2 ));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_98
       (.I0(ram_reg_0_0[10]),
        .I1(output_r_address0[2]),
        .I2(ram_reg_0_0[4]),
        .I3(ram_reg_0_i_28[2]),
        .I4(MemBank_B_address011_out),
        .I5(grp_max_pooling2d_fix16_fu_517_input_r_address0[2]),
        .O(\ap_CS_fsm_reg[31]_1 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],q0[3:2]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],q0[5:4]}),
        .DOBDO(NLW_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],q0[7:6]}),
        .DOBDO(NLW_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],q0[9:8]}),
        .DOBDO(NLW_ram_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],q0[11:10]}),
        .DOBDO(NLW_ram_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],q0[13:12]}),
        .DOBDO(NLW_ram_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],q0[15:14]}),
        .DOBDO(NLW_ram_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[1],ram_reg_7_0,ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_MemBank_A_ram" *) 
module design_1_network_0_0_network_MemBank_A_ram_21
   (input_data_data_V_0_ack_out,
    MemBank_B_ce01,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[33] ,
    \ap_CS_fsm_reg[7] ,
    MemBank_A_address01,
    \ap_CS_fsm_reg[15] ,
    MemBank_B_address011_out,
    \ap_CS_fsm_reg[39] ,
    \ap_CS_fsm_reg[37] ,
    MemBank_B_address01,
    \ap_CS_fsm_reg[39]_0 ,
    \ap_CS_fsm_reg[39]_1 ,
    q0,
    Q,
    ram_reg,
    ram_reg_0_i_23__0,
    input_r_address0,
    ram_reg_0_i_23__0_0,
    ram_reg_0_0,
    ap_clk,
    ram_reg_0_1,
    ADDRARDADDR,
    d0,
    WEA,
    ram_reg_7_0);
  output input_data_data_V_0_ack_out;
  output MemBank_B_ce01;
  output \ap_CS_fsm_reg[1] ;
  output \ap_CS_fsm_reg[33] ;
  output \ap_CS_fsm_reg[7] ;
  output MemBank_A_address01;
  output \ap_CS_fsm_reg[15] ;
  output MemBank_B_address011_out;
  output \ap_CS_fsm_reg[39] ;
  output \ap_CS_fsm_reg[37] ;
  output MemBank_B_address01;
  output \ap_CS_fsm_reg[39]_0 ;
  output \ap_CS_fsm_reg[39]_1 ;
  output [15:0]q0;
  input [19:0]Q;
  input ram_reg;
  input ram_reg_0_i_23__0;
  input [0:0]input_r_address0;
  input [0:0]ram_reg_0_i_23__0_0;
  input [1:0]ram_reg_0_0;
  input ap_clk;
  input ram_reg_0_1;
  input [13:0]ADDRARDADDR;
  input [15:0]d0;
  input [1:0]WEA;
  input [1:0]ram_reg_7_0;

  wire [13:0]ADDRARDADDR;
  wire MemBank_A_address01;
  wire MemBank_B_address01;
  wire MemBank_B_address011_out;
  wire MemBank_B_ce01;
  wire [19:0]Q;
  wire [1:0]WEA;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[33] ;
  wire \ap_CS_fsm_reg[37] ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[39]_0 ;
  wire \ap_CS_fsm_reg[39]_1 ;
  wire \ap_CS_fsm_reg[7] ;
  wire ap_clk;
  wire [15:0]d0;
  wire input_data_data_V_0_ack_out;
  wire [0:0]input_r_address0;
  wire [15:0]q0;
  wire ram_reg;
  wire [1:0]ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_i_23__0;
  wire [0:0]ram_reg_0_i_23__0_0;
  wire [1:0]ram_reg_7_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_7_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_7_SBITERR_UNCONNECTED;
  wire [31:2]NLW_ram_reg_7_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_7_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_7_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_7_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_7_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[1:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:2],q0[1:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_109
       (.I0(Q[6]),
        .I1(Q[18]),
        .O(MemBank_B_address01));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    ram_reg_0_i_110__0
       (.I0(Q[18]),
        .I1(Q[6]),
        .I2(Q[14]),
        .I3(Q[10]),
        .O(\ap_CS_fsm_reg[37] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_119__0
       (.I0(Q[17]),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(Q[9]),
        .I4(Q[13]),
        .O(MemBank_B_ce01));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_19__0
       (.I0(Q[12]),
        .I1(Q[16]),
        .O(MemBank_A_address01));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_22
       (.I0(Q[3]),
        .I1(Q[12]),
        .I2(Q[16]),
        .I3(Q[0]),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_0_i_24
       (.I0(Q[19]),
        .I1(Q[11]),
        .I2(Q[2]),
        .I3(MemBank_B_address011_out),
        .I4(Q[7]),
        .I5(Q[15]),
        .O(\ap_CS_fsm_reg[39] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_26__0
       (.I0(ram_reg_0_0[1]),
        .I1(Q[19]),
        .O(\ap_CS_fsm_reg[39]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_29__0
       (.I0(ram_reg_0_0[0]),
        .I1(Q[19]),
        .O(\ap_CS_fsm_reg[39]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_54__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[16]),
        .I3(Q[12]),
        .O(\ap_CS_fsm_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_60__0
       (.I0(Q[4]),
        .I1(Q[8]),
        .O(MemBank_B_address011_out));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    ram_reg_0_i_64
       (.I0(Q[16]),
        .I1(Q[12]),
        .I2(Q[0]),
        .O(\ap_CS_fsm_reg[33] ));
  LUT6 #(
    .INIT(64'h1110110000100000)) 
    ram_reg_0_i_67
       (.I0(ram_reg_0_i_23__0),
        .I1(MemBank_B_address011_out),
        .I2(Q[7]),
        .I3(Q[15]),
        .I4(input_r_address0),
        .I5(ram_reg_0_i_23__0_0),
        .O(\ap_CS_fsm_reg[15] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:2]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:2],q0[3:2]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[5:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:2],q0[5:4]}),
        .DOBDO(NLW_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:6]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:2],q0[7:6]}),
        .DOBDO(NLW_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[9:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_4_DOADO_UNCONNECTED[31:2],q0[9:8]}),
        .DOBDO(NLW_ram_reg_4_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA[1],WEA[1],WEA[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:10]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_5_DOADO_UNCONNECTED[31:2],q0[11:10]}),
        .DOBDO(NLW_ram_reg_5_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[13:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_6_DOADO_UNCONNECTED[31:2],q0[13:12]}),
        .DOBDO(NLW_ram_reg_6_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0],ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "230400" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "14" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(0)) 
    ram_reg_7
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_7_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_7_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_7_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:14]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_7_DOADO_UNCONNECTED[31:2],q0[15:14]}),
        .DOBDO(NLW_ram_reg_7_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_7_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_7_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_7_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_7_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_7_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_7_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_7_SBITERR_UNCONNECTED),
        .WEA({ram_reg_7_0[1],ram_reg_7_0,ram_reg_7_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_14
       (.I0(Q[0]),
        .I1(ram_reg),
        .O(input_data_data_V_0_ack_out));
endmodule

(* ORIG_REF_NAME = "network_MemBank_Out" *) 
module design_1_network_0_0_network_MemBank_Out
   (D,
    ap_clk,
    q0,
    Q,
    ram_reg,
    ram_reg_0);
  output [15:0]D;
  input ap_clk;
  input [15:0]q0;
  input [1:0]Q;
  input [9:0]ram_reg;
  input [9:0]ram_reg_0;

  wire [15:0]D;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]q0;
  wire [9:0]ram_reg;
  wire [9:0]ram_reg_0;

  design_1_network_0_0_network_MemBank_Out_ram network_MemBank_Out_ram_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .q0(q0),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "network_MemBank_Out_ram" *) 
module design_1_network_0_0_network_MemBank_Out_ram
   (D,
    ap_clk,
    q0,
    Q,
    ram_reg_0,
    ram_reg_1);
  output [15:0]D;
  input ap_clk;
  input [15:0]q0;
  input [1:0]Q;
  input [9:0]ram_reg_0;
  input [9:0]ram_reg_1;

  wire [15:0]D;
  wire [9:0]MemBank_Out_address0;
  wire MemBank_Out_ce0;
  wire [1:0]Q;
  wire ap_clk;
  wire [15:0]q0;
  wire [9:0]ram_reg_0;
  wire [9:0]ram_reg_1;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "12544" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({MemBank_Out_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI(q0),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(D),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(MemBank_Out_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({Q[0],Q[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10__0
       (.I0(ram_reg_0[1]),
        .I1(Q[1]),
        .I2(ram_reg_1[1]),
        .O(MemBank_Out_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11__0
       (.I0(ram_reg_0[0]),
        .I1(Q[1]),
        .I2(ram_reg_1[0]),
        .O(MemBank_Out_address0[0]));
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(MemBank_Out_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2__0
       (.I0(ram_reg_0[9]),
        .I1(Q[1]),
        .I2(ram_reg_1[9]),
        .O(MemBank_Out_address0[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3__0
       (.I0(ram_reg_0[8]),
        .I1(Q[1]),
        .I2(ram_reg_1[8]),
        .O(MemBank_Out_address0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__0
       (.I0(ram_reg_0[7]),
        .I1(Q[1]),
        .I2(ram_reg_1[7]),
        .O(MemBank_Out_address0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__0
       (.I0(ram_reg_0[6]),
        .I1(Q[1]),
        .I2(ram_reg_1[6]),
        .O(MemBank_Out_address0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__0
       (.I0(ram_reg_0[5]),
        .I1(Q[1]),
        .I2(ram_reg_1[5]),
        .O(MemBank_Out_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7__0
       (.I0(ram_reg_0[4]),
        .I1(Q[1]),
        .I2(ram_reg_1[4]),
        .O(MemBank_Out_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8__0
       (.I0(ram_reg_0[3]),
        .I1(Q[1]),
        .I2(ram_reg_1[3]),
        .O(MemBank_Out_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9__0
       (.I0(ram_reg_0[2]),
        .I1(Q[1]),
        .I2(ram_reg_1[2]),
        .O(MemBank_Out_address0[2]));
endmodule

(* ORIG_REF_NAME = "network_SeparableConv2D_1_w_1" *) 
module design_1_network_0_0_network_SeparableConv2D_1_w_1
   (DOADO,
    ap_clk,
    SeparableConv2D_1_w_1_ce0,
    ADDRARDADDR);
  output [13:0]DOADO;
  input ap_clk;
  input SeparableConv2D_1_w_1_ce0;
  input [7:0]ADDRARDADDR;

  wire [7:0]ADDRARDADDR;
  wire [13:0]DOADO;
  wire SeparableConv2D_1_w_1_ce0;
  wire ap_clk;

  design_1_network_0_0_network_SeparableConv2D_1_w_1_rom network_SeparableConv2D_1_w_1_rom_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .SeparableConv2D_1_w_1_ce0(SeparableConv2D_1_w_1_ce0),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "network_SeparableConv2D_1_w_1_rom" *) 
module design_1_network_0_0_network_SeparableConv2D_1_w_1_rom
   (DOADO,
    ap_clk,
    SeparableConv2D_1_w_1_ce0,
    ADDRARDADDR);
  output [13:0]DOADO;
  input ap_clk;
  input SeparableConv2D_1_w_1_ce0;
  input [7:0]ADDRARDADDR;

  wire [7:0]ADDRARDADDR;
  wire [13:0]DOADO;
  wire SeparableConv2D_1_w_1_ce0;
  wire ap_clk;
  wire [15:14]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3584" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h016A02C03EEF3F9A3C1600D801B23CD635B7085311F922E63DD5029C011C0C02),
    .INIT_01(256'h06BB3A4E09DE27A40F293E28010B3FE4170E035003F403262D49279402C800D7),
    .INIT_02(256'h3B5B3F221B613AEB3D4B3C9838F10D723DF51F0502A03E72022A3D8E3E7E283F),
    .INIT_03(256'h3DD310423F57092C28A121FD39840F4B02400CB436CB06F737AB3FBD3C373C6F),
    .INIT_04(256'h0552375E26BA033C3ECC04132EC130803E4D0614019E3B493C47013D3F3C012E),
    .INIT_05(256'h0EEE2C87011D10C338B508BA058C0A1E05B83E343B0809CA397515E907C3369C),
    .INIT_06(256'h3D4C3F2902021F643DA206A53BE200CA02813CDD01EC0574029E039A054C0205),
    .INIT_07(256'h2A7E0AE503793DC43DA200303AA6005102C33FB43DF43F3B017000C609F3007B),
    .INIT_08(256'h065A3EEF057B3B08009B310D0A400AE836A3085D3AB90679300C10693F8100A8),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15:14],DOADO}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(SeparableConv2D_1_w_1_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_SeparableConv2D_2_w_1" *) 
module design_1_network_0_0_network_SeparableConv2D_2_w_1
   (DOADO,
    ap_clk,
    SeparableConv2D_2_w_1_ce0,
    ADDRARDADDR);
  output [14:0]DOADO;
  input ap_clk;
  input SeparableConv2D_2_w_1_ce0;
  input [6:0]ADDRARDADDR;

  wire [6:0]ADDRARDADDR;
  wire [14:0]DOADO;
  wire SeparableConv2D_2_w_1_ce0;
  wire ap_clk;

  design_1_network_0_0_network_SeparableConv2D_2_w_1_rom network_SeparableConv2D_2_w_1_rom_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .SeparableConv2D_2_w_1_ce0(SeparableConv2D_2_w_1_ce0),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "network_SeparableConv2D_2_w_1_rom" *) 
module design_1_network_0_0_network_SeparableConv2D_2_w_1_rom
   (DOADO,
    ap_clk,
    SeparableConv2D_2_w_1_ce0,
    ADDRARDADDR);
  output [14:0]DOADO;
  input ap_clk;
  input SeparableConv2D_2_w_1_ce0;
  input [6:0]ADDRARDADDR;

  wire [6:0]ADDRARDADDR;
  wire [14:0]DOADO;
  wire SeparableConv2D_2_w_1_ce0;
  wire ap_clk;
  wire [15:15]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h7FD67EBF22737BC17FDE7FAC7F777B777AD37C337DF85F717B8A7D157DEB7C32),
    .INIT_01(256'h00146A3600117FA300B50DC775BF754605120418717F7FC5064B06A000B87FEA),
    .INIT_02(256'h00287F12006E7DB77BA67F5C7E525F937F577F267B1E7D430022001B00027FC0),
    .INIT_03(256'h7F55024D02C67FBA7FF618507F50013F04B6032301DB669D02AF7FF503577F57),
    .INIT_04(256'h000000000000000000000000000000000024020D7EE40174650A015D7F2B045C),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15],DOADO}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(SeparableConv2D_2_w_1_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "network_SeparableConv2D_3_w_1" *) 
module design_1_network_0_0_network_SeparableConv2D_3_w_1
   (kernel_0_q0,
    ap_clk,
    SeparableConv2D_3_w_1_ce0,
    ADDRARDADDR,
    Q,
    DOADO);
  output [14:0]kernel_0_q0;
  input ap_clk;
  input SeparableConv2D_3_w_1_ce0;
  input [6:0]ADDRARDADDR;
  input [0:0]Q;
  input [14:0]DOADO;

  wire [6:0]ADDRARDADDR;
  wire [14:0]DOADO;
  wire [0:0]Q;
  wire SeparableConv2D_3_w_1_ce0;
  wire ap_clk;
  wire [14:0]kernel_0_q0;

  design_1_network_0_0_network_SeparableConv2D_3_w_1_rom network_SeparableConv2D_3_w_1_rom_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .Q(Q),
        .SeparableConv2D_3_w_1_ce0(SeparableConv2D_3_w_1_ce0),
        .ap_clk(ap_clk),
        .kernel_0_q0(kernel_0_q0));
endmodule

(* ORIG_REF_NAME = "network_SeparableConv2D_3_w_1_rom" *) 
module design_1_network_0_0_network_SeparableConv2D_3_w_1_rom
   (kernel_0_q0,
    ap_clk,
    SeparableConv2D_3_w_1_ce0,
    ADDRARDADDR,
    Q,
    DOADO);
  output [14:0]kernel_0_q0;
  input ap_clk;
  input SeparableConv2D_3_w_1_ce0;
  input [6:0]ADDRARDADDR;
  input [0:0]Q;
  input [14:0]DOADO;

  wire [6:0]ADDRARDADDR;
  wire [14:0]DOADO;
  wire [0:0]Q;
  wire SeparableConv2D_3_w_1_ce0;
  wire [14:0]SeparableConv2D_3_w_1_q0;
  wire ap_clk;
  wire [14:0]kernel_0_q0;
  wire [15:15]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h049167DF11900240076D076E7241224900D57F5E7EE77F4E0003018B000A7FFA),
    .INIT_01(256'h00F55A517D63057A00D27F7400B87F1502067EA100AA61F001927FBF032B7D9A),
    .INIT_02(256'h14E579ED01AE77A401167E3012FA0F447F917AAB6ECC7C3C00D57F9606037FA0),
    .INIT_03(256'h00460AD002A706B175E2638F7DE60A2209330780007500E67FD77A7D7D78005B),
    .INIT_04(256'h000000000000000000000000000000007E7C1EAC76CB7A147C667F3702630349),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15],SeparableConv2D_3_w_1_q0}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(SeparableConv2D_3_w_1_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_1__3
       (.I0(SeparableConv2D_3_w_1_q0[0]),
        .I1(Q),
        .I2(DOADO[0]),
        .O(kernel_0_q0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_10_10_i_1__0
       (.I0(SeparableConv2D_3_w_1_q0[10]),
        .I1(Q),
        .I2(DOADO[10]),
        .O(kernel_0_q0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_11_11_i_1__0
       (.I0(SeparableConv2D_3_w_1_q0[11]),
        .I1(Q),
        .I2(DOADO[11]),
        .O(kernel_0_q0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_12_12_i_1__0
       (.I0(SeparableConv2D_3_w_1_q0[12]),
        .I1(Q),
        .I2(DOADO[12]),
        .O(kernel_0_q0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_13_13_i_1__0
       (.I0(SeparableConv2D_3_w_1_q0[13]),
        .I1(Q),
        .I2(DOADO[13]),
        .O(kernel_0_q0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_15_15_i_1__0
       (.I0(SeparableConv2D_3_w_1_q0[14]),
        .I1(Q),
        .I2(DOADO[14]),
        .O(kernel_0_q0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_1_1_i_1__0
       (.I0(SeparableConv2D_3_w_1_q0[1]),
        .I1(Q),
        .I2(DOADO[1]),
        .O(kernel_0_q0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_2_2_i_1__0
       (.I0(SeparableConv2D_3_w_1_q0[2]),
        .I1(Q),
        .I2(DOADO[2]),
        .O(kernel_0_q0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_3_3_i_1__0
       (.I0(SeparableConv2D_3_w_1_q0[3]),
        .I1(Q),
        .I2(DOADO[3]),
        .O(kernel_0_q0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_4_4_i_1__0
       (.I0(SeparableConv2D_3_w_1_q0[4]),
        .I1(Q),
        .I2(DOADO[4]),
        .O(kernel_0_q0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_5_5_i_1__0
       (.I0(SeparableConv2D_3_w_1_q0[5]),
        .I1(Q),
        .I2(DOADO[5]),
        .O(kernel_0_q0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_6_6_i_1__0
       (.I0(SeparableConv2D_3_w_1_q0[6]),
        .I1(Q),
        .I2(DOADO[6]),
        .O(kernel_0_q0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_7_7_i_1__0
       (.I0(SeparableConv2D_3_w_1_q0[7]),
        .I1(Q),
        .I2(DOADO[7]),
        .O(kernel_0_q0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_8_8_i_1__0
       (.I0(SeparableConv2D_3_w_1_q0[8]),
        .I1(Q),
        .I2(DOADO[8]),
        .O(kernel_0_q0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_9_9_i_1__0
       (.I0(SeparableConv2D_3_w_1_q0[9]),
        .I1(Q),
        .I2(DOADO[9]),
        .O(kernel_0_q0[9]));
endmodule

(* ORIG_REF_NAME = "network_SeparableConv2D_4_w_1" *) 
module design_1_network_0_0_network_SeparableConv2D_4_w_1
   (kernel_0_q0,
    ap_clk,
    SeparableConv2D_4_w_1_ce0,
    ADDRARDADDR,
    Q,
    DOADO);
  output [14:0]kernel_0_q0;
  input ap_clk;
  input SeparableConv2D_4_w_1_ce0;
  input [7:0]ADDRARDADDR;
  input [0:0]Q;
  input [13:0]DOADO;

  wire [7:0]ADDRARDADDR;
  wire [13:0]DOADO;
  wire [0:0]Q;
  wire SeparableConv2D_4_w_1_ce0;
  wire ap_clk;
  wire [14:0]kernel_0_q0;

  design_1_network_0_0_network_SeparableConv2D_4_w_1_rom network_SeparableConv2D_4_w_1_rom_U
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .Q(Q),
        .SeparableConv2D_4_w_1_ce0(SeparableConv2D_4_w_1_ce0),
        .ap_clk(ap_clk),
        .kernel_0_q0(kernel_0_q0));
endmodule

(* ORIG_REF_NAME = "network_SeparableConv2D_4_w_1_rom" *) 
module design_1_network_0_0_network_SeparableConv2D_4_w_1_rom
   (kernel_0_q0,
    ap_clk,
    SeparableConv2D_4_w_1_ce0,
    ADDRARDADDR,
    Q,
    DOADO);
  output [14:0]kernel_0_q0;
  input ap_clk;
  input SeparableConv2D_4_w_1_ce0;
  input [7:0]ADDRARDADDR;
  input [0:0]Q;
  input [13:0]DOADO;

  wire [7:0]ADDRARDADDR;
  wire [13:0]DOADO;
  wire [0:0]Q;
  wire SeparableConv2D_4_w_1_ce0;
  wire [14:0]SeparableConv2D_4_w_1_q0;
  wire ap_clk;
  wire [14:0]kernel_0_q0;
  wire [15:15]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "3840" *) 
  (* RTL_RAM_NAME = "q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h004678137BB8113A7F700F9111997B96055175AC0CF50BEF7CD075317AAA6D95),
    .INIT_01(256'h0DB707297E9F064C7C80003076B4076C705965587BB507057AE5067C7C627673),
    .INIT_02(256'h106809F7109609621F370C5006AE716508120B0228DD189E7BB807957EB1072C),
    .INIT_03(256'h0BEA78A90DC700EB10AF1E360E5602770C73748B6BFA5B237D0F55F879850EEB),
    .INIT_04(256'h76AC7F05705859AE73EE015C769F07BA7B657E030D1B79A17D540FC50A330FA7),
    .INIT_05(256'h00686F167FA77A6C749E74807E9B7CF2048C764702F00D1C0C0F107320870822),
    .INIT_06(256'h77BC7B027A1F102C07296C40013768D062326BFF7BDD6F90010F7B2574F37E85),
    .INIT_07(256'h0BC9158D01330043724C0F0502B504757207797376A310757CF8773A7EB76AC2),
    .INIT_08(256'h01FE7D6D04AD73107071719903887BF50370186717650A9E17345C520E34116C),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15],SeparableConv2D_4_w_1_q0}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(SeparableConv2D_4_w_1_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_1__2
       (.I0(SeparableConv2D_4_w_1_q0[0]),
        .I1(Q),
        .I2(DOADO[0]),
        .O(kernel_0_q0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_10_10_i_1
       (.I0(SeparableConv2D_4_w_1_q0[10]),
        .I1(Q),
        .I2(DOADO[10]),
        .O(kernel_0_q0[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_11_11_i_1
       (.I0(SeparableConv2D_4_w_1_q0[11]),
        .I1(Q),
        .I2(DOADO[11]),
        .O(kernel_0_q0[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_12_12_i_1
       (.I0(SeparableConv2D_4_w_1_q0[12]),
        .I1(Q),
        .I2(DOADO[12]),
        .O(kernel_0_q0[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_13_13_i_1
       (.I0(SeparableConv2D_4_w_1_q0[13]),
        .I1(Q),
        .I2(DOADO[13]),
        .O(kernel_0_q0[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_15_15_i_1
       (.I0(SeparableConv2D_4_w_1_q0[14]),
        .I1(Q),
        .I2(DOADO[13]),
        .O(kernel_0_q0[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_1_1_i_1
       (.I0(SeparableConv2D_4_w_1_q0[1]),
        .I1(Q),
        .I2(DOADO[1]),
        .O(kernel_0_q0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_2_2_i_1
       (.I0(SeparableConv2D_4_w_1_q0[2]),
        .I1(Q),
        .I2(DOADO[2]),
        .O(kernel_0_q0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_3_3_i_1
       (.I0(SeparableConv2D_4_w_1_q0[3]),
        .I1(Q),
        .I2(DOADO[3]),
        .O(kernel_0_q0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_4_4_i_1
       (.I0(SeparableConv2D_4_w_1_q0[4]),
        .I1(Q),
        .I2(DOADO[4]),
        .O(kernel_0_q0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_5_5_i_1
       (.I0(SeparableConv2D_4_w_1_q0[5]),
        .I1(Q),
        .I2(DOADO[5]),
        .O(kernel_0_q0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_6_6_i_1
       (.I0(SeparableConv2D_4_w_1_q0[6]),
        .I1(Q),
        .I2(DOADO[6]),
        .O(kernel_0_q0[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_7_7_i_1
       (.I0(SeparableConv2D_4_w_1_q0[7]),
        .I1(Q),
        .I2(DOADO[7]),
        .O(kernel_0_q0[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_8_8_i_1
       (.I0(SeparableConv2D_4_w_1_q0[8]),
        .I1(Q),
        .I2(DOADO[8]),
        .O(kernel_0_q0[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_9_9_i_1
       (.I0(SeparableConv2D_4_w_1_q0[9]),
        .I1(Q),
        .I2(DOADO[9]),
        .O(kernel_0_q0[9]));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_13s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_13s_30_1_1
   (O,
    p,
    p_0,
    p_1,
    Q,
    ap_clk,
    q0,
    k_w_0_reg_163,
    p_2,
    \buffer_1_reg_151_reg[15] ,
    \buffer_1_reg_151_reg[15]_0 ,
    D);
  output [3:0]O;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  input [3:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [1:0]k_w_0_reg_163;
  input [3:0]p_2;
  input [1:0]\buffer_1_reg_151_reg[15] ;
  input [15:0]\buffer_1_reg_151_reg[15]_0 ;
  input [15:0]D;

  wire [15:0]D;
  wire [3:0]O;
  wire [3:0]Q;
  wire ap_clk;
  wire [1:0]\buffer_1_reg_151_reg[15] ;
  wire [15:0]\buffer_1_reg_151_reg[15]_0 ;
  wire [1:0]k_w_0_reg_163;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire [15:0]q0;

  design_1_network_0_0_network_mul_mul_16s_13s_30_1_1_DSP48_0 network_mul_mul_16s_13s_30_1_1_DSP48_0_U
       (.D(D),
        .O(O),
        .Q(Q),
        .ap_clk(ap_clk),
        .\buffer_1_reg_151_reg[15] (\buffer_1_reg_151_reg[15] ),
        .\buffer_1_reg_151_reg[15]_0 (\buffer_1_reg_151_reg[15]_0 ),
        .k_w_0_reg_163(k_w_0_reg_163),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_13s_30_1_1_DSP48_0" *) 
module design_1_network_0_0_network_mul_mul_16s_13s_30_1_1_DSP48_0
   (O,
    p_0,
    p_1,
    p_2,
    Q,
    ap_clk,
    q0,
    k_w_0_reg_163,
    p_3,
    \buffer_1_reg_151_reg[15] ,
    \buffer_1_reg_151_reg[15]_0 ,
    D);
  output [3:0]O;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  input [3:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [1:0]k_w_0_reg_163;
  input [3:0]p_3;
  input [1:0]\buffer_1_reg_151_reg[15] ;
  input [15:0]\buffer_1_reg_151_reg[15]_0 ;
  input [15:0]D;

  wire [15:0]D;
  wire [3:0]O;
  wire [3:0]Q;
  wire ap_clk;
  wire \buffer_1_reg_151[0]_i_2_n_5 ;
  wire \buffer_1_reg_151[0]_i_3_n_5 ;
  wire \buffer_1_reg_151[0]_i_4_n_5 ;
  wire \buffer_1_reg_151[0]_i_5_n_5 ;
  wire \buffer_1_reg_151[0]_i_6_n_5 ;
  wire \buffer_1_reg_151[0]_i_7_n_5 ;
  wire \buffer_1_reg_151[0]_i_8_n_5 ;
  wire \buffer_1_reg_151[0]_i_9_n_5 ;
  wire \buffer_1_reg_151[12]_i_2_n_5 ;
  wire \buffer_1_reg_151[12]_i_3_n_5 ;
  wire \buffer_1_reg_151[12]_i_4_n_5 ;
  wire \buffer_1_reg_151[12]_i_5_n_5 ;
  wire \buffer_1_reg_151[12]_i_6_n_5 ;
  wire \buffer_1_reg_151[12]_i_7_n_5 ;
  wire \buffer_1_reg_151[12]_i_8_n_5 ;
  wire \buffer_1_reg_151[4]_i_2_n_5 ;
  wire \buffer_1_reg_151[4]_i_3_n_5 ;
  wire \buffer_1_reg_151[4]_i_4_n_5 ;
  wire \buffer_1_reg_151[4]_i_5_n_5 ;
  wire \buffer_1_reg_151[4]_i_6_n_5 ;
  wire \buffer_1_reg_151[4]_i_7_n_5 ;
  wire \buffer_1_reg_151[4]_i_8_n_5 ;
  wire \buffer_1_reg_151[4]_i_9_n_5 ;
  wire \buffer_1_reg_151[8]_i_2_n_5 ;
  wire \buffer_1_reg_151[8]_i_3_n_5 ;
  wire \buffer_1_reg_151[8]_i_4_n_5 ;
  wire \buffer_1_reg_151[8]_i_5_n_5 ;
  wire \buffer_1_reg_151[8]_i_6_n_5 ;
  wire \buffer_1_reg_151[8]_i_7_n_5 ;
  wire \buffer_1_reg_151[8]_i_8_n_5 ;
  wire \buffer_1_reg_151[8]_i_9_n_5 ;
  wire \buffer_1_reg_151_reg[0]_i_1_n_5 ;
  wire \buffer_1_reg_151_reg[0]_i_1_n_6 ;
  wire \buffer_1_reg_151_reg[0]_i_1_n_7 ;
  wire \buffer_1_reg_151_reg[0]_i_1_n_8 ;
  wire \buffer_1_reg_151_reg[12]_i_1_n_6 ;
  wire \buffer_1_reg_151_reg[12]_i_1_n_7 ;
  wire \buffer_1_reg_151_reg[12]_i_1_n_8 ;
  wire [1:0]\buffer_1_reg_151_reg[15] ;
  wire [15:0]\buffer_1_reg_151_reg[15]_0 ;
  wire \buffer_1_reg_151_reg[4]_i_1_n_5 ;
  wire \buffer_1_reg_151_reg[4]_i_1_n_6 ;
  wire \buffer_1_reg_151_reg[4]_i_1_n_7 ;
  wire \buffer_1_reg_151_reg[4]_i_1_n_8 ;
  wire \buffer_1_reg_151_reg[8]_i_1_n_5 ;
  wire \buffer_1_reg_151_reg[8]_i_1_n_6 ;
  wire \buffer_1_reg_151_reg[8]_i_1_n_7 ;
  wire \buffer_1_reg_151_reg[8]_i_1_n_8 ;
  wire g0_b0__0_n_5;
  wire g0_b10__0_n_5;
  wire g0_b11__0_n_5;
  wire g0_b12__0_n_5;
  wire g0_b1__0_n_5;
  wire g0_b2__0_n_5;
  wire g0_b3__0_n_5;
  wire g0_b4__0_n_5;
  wire g0_b5__0_n_5;
  wire g0_b6__0_n_5;
  wire g0_b7__0_n_5;
  wire g0_b8__0_n_5;
  wire g0_b9__0_n_5;
  wire [1:0]k_w_0_reg_163;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire [3:1]sel;
  wire [15:0]tmp_7_reg_497;
  wire [3:3]\NLW_buffer_1_reg_151_reg[12]_i_1_CO_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_151[0]_i_2 
       (.I0(tmp_7_reg_497[3]),
        .I1(\buffer_1_reg_151_reg[15] [1]),
        .I2(\buffer_1_reg_151_reg[15] [0]),
        .I3(Q[0]),
        .O(\buffer_1_reg_151[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_151[0]_i_3 
       (.I0(tmp_7_reg_497[2]),
        .I1(\buffer_1_reg_151_reg[15] [1]),
        .I2(\buffer_1_reg_151_reg[15] [0]),
        .I3(Q[0]),
        .O(\buffer_1_reg_151[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_151[0]_i_4 
       (.I0(tmp_7_reg_497[1]),
        .I1(\buffer_1_reg_151_reg[15] [1]),
        .I2(\buffer_1_reg_151_reg[15] [0]),
        .I3(Q[0]),
        .O(\buffer_1_reg_151[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_151[0]_i_5 
       (.I0(tmp_7_reg_497[0]),
        .I1(\buffer_1_reg_151_reg[15] [1]),
        .I2(\buffer_1_reg_151_reg[15] [0]),
        .I3(Q[0]),
        .O(\buffer_1_reg_151[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_151[0]_i_6 
       (.I0(tmp_7_reg_497[3]),
        .I1(D[3]),
        .I2(\buffer_1_reg_151_reg[15] [1]),
        .I3(\buffer_1_reg_151_reg[15] [0]),
        .I4(Q[0]),
        .I5(\buffer_1_reg_151_reg[15]_0 [3]),
        .O(\buffer_1_reg_151[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_151[0]_i_7 
       (.I0(tmp_7_reg_497[2]),
        .I1(D[2]),
        .I2(\buffer_1_reg_151_reg[15] [1]),
        .I3(\buffer_1_reg_151_reg[15] [0]),
        .I4(Q[0]),
        .I5(\buffer_1_reg_151_reg[15]_0 [2]),
        .O(\buffer_1_reg_151[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_151[0]_i_8 
       (.I0(tmp_7_reg_497[1]),
        .I1(D[1]),
        .I2(\buffer_1_reg_151_reg[15] [1]),
        .I3(\buffer_1_reg_151_reg[15] [0]),
        .I4(Q[0]),
        .I5(\buffer_1_reg_151_reg[15]_0 [1]),
        .O(\buffer_1_reg_151[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_151[0]_i_9 
       (.I0(tmp_7_reg_497[0]),
        .I1(D[0]),
        .I2(\buffer_1_reg_151_reg[15] [1]),
        .I3(\buffer_1_reg_151_reg[15] [0]),
        .I4(Q[0]),
        .I5(\buffer_1_reg_151_reg[15]_0 [0]),
        .O(\buffer_1_reg_151[0]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_151[12]_i_2 
       (.I0(tmp_7_reg_497[14]),
        .I1(\buffer_1_reg_151_reg[15] [1]),
        .I2(\buffer_1_reg_151_reg[15] [0]),
        .I3(Q[0]),
        .O(\buffer_1_reg_151[12]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_151[12]_i_3 
       (.I0(tmp_7_reg_497[13]),
        .I1(\buffer_1_reg_151_reg[15] [1]),
        .I2(\buffer_1_reg_151_reg[15] [0]),
        .I3(Q[0]),
        .O(\buffer_1_reg_151[12]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_151[12]_i_4 
       (.I0(tmp_7_reg_497[12]),
        .I1(\buffer_1_reg_151_reg[15] [1]),
        .I2(\buffer_1_reg_151_reg[15] [0]),
        .I3(Q[0]),
        .O(\buffer_1_reg_151[12]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0888FBBBFBBB0888)) 
    \buffer_1_reg_151[12]_i_5 
       (.I0(\buffer_1_reg_151_reg[15]_0 [15]),
        .I1(Q[0]),
        .I2(\buffer_1_reg_151_reg[15] [0]),
        .I3(\buffer_1_reg_151_reg[15] [1]),
        .I4(D[15]),
        .I5(tmp_7_reg_497[15]),
        .O(\buffer_1_reg_151[12]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_151[12]_i_6 
       (.I0(tmp_7_reg_497[14]),
        .I1(D[14]),
        .I2(\buffer_1_reg_151_reg[15] [1]),
        .I3(\buffer_1_reg_151_reg[15] [0]),
        .I4(Q[0]),
        .I5(\buffer_1_reg_151_reg[15]_0 [14]),
        .O(\buffer_1_reg_151[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_151[12]_i_7 
       (.I0(tmp_7_reg_497[13]),
        .I1(D[13]),
        .I2(\buffer_1_reg_151_reg[15] [1]),
        .I3(\buffer_1_reg_151_reg[15] [0]),
        .I4(Q[0]),
        .I5(\buffer_1_reg_151_reg[15]_0 [13]),
        .O(\buffer_1_reg_151[12]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_151[12]_i_8 
       (.I0(tmp_7_reg_497[12]),
        .I1(D[12]),
        .I2(\buffer_1_reg_151_reg[15] [1]),
        .I3(\buffer_1_reg_151_reg[15] [0]),
        .I4(Q[0]),
        .I5(\buffer_1_reg_151_reg[15]_0 [12]),
        .O(\buffer_1_reg_151[12]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_151[4]_i_2 
       (.I0(tmp_7_reg_497[7]),
        .I1(\buffer_1_reg_151_reg[15] [1]),
        .I2(\buffer_1_reg_151_reg[15] [0]),
        .I3(Q[0]),
        .O(\buffer_1_reg_151[4]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_151[4]_i_3 
       (.I0(tmp_7_reg_497[6]),
        .I1(\buffer_1_reg_151_reg[15] [1]),
        .I2(\buffer_1_reg_151_reg[15] [0]),
        .I3(Q[0]),
        .O(\buffer_1_reg_151[4]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_151[4]_i_4 
       (.I0(tmp_7_reg_497[5]),
        .I1(\buffer_1_reg_151_reg[15] [1]),
        .I2(\buffer_1_reg_151_reg[15] [0]),
        .I3(Q[0]),
        .O(\buffer_1_reg_151[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_151[4]_i_5 
       (.I0(tmp_7_reg_497[4]),
        .I1(\buffer_1_reg_151_reg[15] [1]),
        .I2(\buffer_1_reg_151_reg[15] [0]),
        .I3(Q[0]),
        .O(\buffer_1_reg_151[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_151[4]_i_6 
       (.I0(tmp_7_reg_497[7]),
        .I1(D[7]),
        .I2(\buffer_1_reg_151_reg[15] [1]),
        .I3(\buffer_1_reg_151_reg[15] [0]),
        .I4(Q[0]),
        .I5(\buffer_1_reg_151_reg[15]_0 [7]),
        .O(\buffer_1_reg_151[4]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_151[4]_i_7 
       (.I0(tmp_7_reg_497[6]),
        .I1(D[6]),
        .I2(\buffer_1_reg_151_reg[15] [1]),
        .I3(\buffer_1_reg_151_reg[15] [0]),
        .I4(Q[0]),
        .I5(\buffer_1_reg_151_reg[15]_0 [6]),
        .O(\buffer_1_reg_151[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_151[4]_i_8 
       (.I0(tmp_7_reg_497[5]),
        .I1(D[5]),
        .I2(\buffer_1_reg_151_reg[15] [1]),
        .I3(\buffer_1_reg_151_reg[15] [0]),
        .I4(Q[0]),
        .I5(\buffer_1_reg_151_reg[15]_0 [5]),
        .O(\buffer_1_reg_151[4]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_151[4]_i_9 
       (.I0(tmp_7_reg_497[4]),
        .I1(D[4]),
        .I2(\buffer_1_reg_151_reg[15] [1]),
        .I3(\buffer_1_reg_151_reg[15] [0]),
        .I4(Q[0]),
        .I5(\buffer_1_reg_151_reg[15]_0 [4]),
        .O(\buffer_1_reg_151[4]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_151[8]_i_2 
       (.I0(tmp_7_reg_497[11]),
        .I1(\buffer_1_reg_151_reg[15] [1]),
        .I2(\buffer_1_reg_151_reg[15] [0]),
        .I3(Q[0]),
        .O(\buffer_1_reg_151[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_151[8]_i_3 
       (.I0(tmp_7_reg_497[10]),
        .I1(\buffer_1_reg_151_reg[15] [1]),
        .I2(\buffer_1_reg_151_reg[15] [0]),
        .I3(Q[0]),
        .O(\buffer_1_reg_151[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_151[8]_i_4 
       (.I0(tmp_7_reg_497[9]),
        .I1(\buffer_1_reg_151_reg[15] [1]),
        .I2(\buffer_1_reg_151_reg[15] [0]),
        .I3(Q[0]),
        .O(\buffer_1_reg_151[8]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_151[8]_i_5 
       (.I0(tmp_7_reg_497[8]),
        .I1(\buffer_1_reg_151_reg[15] [1]),
        .I2(\buffer_1_reg_151_reg[15] [0]),
        .I3(Q[0]),
        .O(\buffer_1_reg_151[8]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_151[8]_i_6 
       (.I0(tmp_7_reg_497[11]),
        .I1(D[11]),
        .I2(\buffer_1_reg_151_reg[15] [1]),
        .I3(\buffer_1_reg_151_reg[15] [0]),
        .I4(Q[0]),
        .I5(\buffer_1_reg_151_reg[15]_0 [11]),
        .O(\buffer_1_reg_151[8]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_151[8]_i_7 
       (.I0(tmp_7_reg_497[10]),
        .I1(D[10]),
        .I2(\buffer_1_reg_151_reg[15] [1]),
        .I3(\buffer_1_reg_151_reg[15] [0]),
        .I4(Q[0]),
        .I5(\buffer_1_reg_151_reg[15]_0 [10]),
        .O(\buffer_1_reg_151[8]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_151[8]_i_8 
       (.I0(tmp_7_reg_497[9]),
        .I1(D[9]),
        .I2(\buffer_1_reg_151_reg[15] [1]),
        .I3(\buffer_1_reg_151_reg[15] [0]),
        .I4(Q[0]),
        .I5(\buffer_1_reg_151_reg[15]_0 [9]),
        .O(\buffer_1_reg_151[8]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_151[8]_i_9 
       (.I0(tmp_7_reg_497[8]),
        .I1(D[8]),
        .I2(\buffer_1_reg_151_reg[15] [1]),
        .I3(\buffer_1_reg_151_reg[15] [0]),
        .I4(Q[0]),
        .I5(\buffer_1_reg_151_reg[15]_0 [8]),
        .O(\buffer_1_reg_151[8]_i_9_n_5 ));
  CARRY4 \buffer_1_reg_151_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\buffer_1_reg_151_reg[0]_i_1_n_5 ,\buffer_1_reg_151_reg[0]_i_1_n_6 ,\buffer_1_reg_151_reg[0]_i_1_n_7 ,\buffer_1_reg_151_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_1_reg_151[0]_i_2_n_5 ,\buffer_1_reg_151[0]_i_3_n_5 ,\buffer_1_reg_151[0]_i_4_n_5 ,\buffer_1_reg_151[0]_i_5_n_5 }),
        .O(O),
        .S({\buffer_1_reg_151[0]_i_6_n_5 ,\buffer_1_reg_151[0]_i_7_n_5 ,\buffer_1_reg_151[0]_i_8_n_5 ,\buffer_1_reg_151[0]_i_9_n_5 }));
  CARRY4 \buffer_1_reg_151_reg[12]_i_1 
       (.CI(\buffer_1_reg_151_reg[8]_i_1_n_5 ),
        .CO({\NLW_buffer_1_reg_151_reg[12]_i_1_CO_UNCONNECTED [3],\buffer_1_reg_151_reg[12]_i_1_n_6 ,\buffer_1_reg_151_reg[12]_i_1_n_7 ,\buffer_1_reg_151_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buffer_1_reg_151[12]_i_2_n_5 ,\buffer_1_reg_151[12]_i_3_n_5 ,\buffer_1_reg_151[12]_i_4_n_5 }),
        .O(p_2),
        .S({\buffer_1_reg_151[12]_i_5_n_5 ,\buffer_1_reg_151[12]_i_6_n_5 ,\buffer_1_reg_151[12]_i_7_n_5 ,\buffer_1_reg_151[12]_i_8_n_5 }));
  CARRY4 \buffer_1_reg_151_reg[4]_i_1 
       (.CI(\buffer_1_reg_151_reg[0]_i_1_n_5 ),
        .CO({\buffer_1_reg_151_reg[4]_i_1_n_5 ,\buffer_1_reg_151_reg[4]_i_1_n_6 ,\buffer_1_reg_151_reg[4]_i_1_n_7 ,\buffer_1_reg_151_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_1_reg_151[4]_i_2_n_5 ,\buffer_1_reg_151[4]_i_3_n_5 ,\buffer_1_reg_151[4]_i_4_n_5 ,\buffer_1_reg_151[4]_i_5_n_5 }),
        .O(p_0),
        .S({\buffer_1_reg_151[4]_i_6_n_5 ,\buffer_1_reg_151[4]_i_7_n_5 ,\buffer_1_reg_151[4]_i_8_n_5 ,\buffer_1_reg_151[4]_i_9_n_5 }));
  CARRY4 \buffer_1_reg_151_reg[8]_i_1 
       (.CI(\buffer_1_reg_151_reg[4]_i_1_n_5 ),
        .CO({\buffer_1_reg_151_reg[8]_i_1_n_5 ,\buffer_1_reg_151_reg[8]_i_1_n_6 ,\buffer_1_reg_151_reg[8]_i_1_n_7 ,\buffer_1_reg_151_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_1_reg_151[8]_i_2_n_5 ,\buffer_1_reg_151[8]_i_3_n_5 ,\buffer_1_reg_151[8]_i_4_n_5 ,\buffer_1_reg_151[8]_i_5_n_5 }),
        .O(p_1),
        .S({\buffer_1_reg_151[8]_i_6_n_5 ,\buffer_1_reg_151[8]_i_7_n_5 ,\buffer_1_reg_151[8]_i_8_n_5 ,\buffer_1_reg_151[8]_i_9_n_5 }));
  LUT5 #(
    .INIT(32'h000909F0)) 
    g0_b0__0
       (.I0(k_w_0_reg_163[0]),
        .I1(p_3[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b0__0_n_5));
  LUT3 #(
    .INIT(8'h06)) 
    g0_b10__0
       (.I0(sel[1]),
        .I1(sel[2]),
        .I2(sel[3]),
        .O(g0_b10__0_n_5));
  LUT5 #(
    .INIT(32'h00006990)) 
    g0_b11__0
       (.I0(k_w_0_reg_163[0]),
        .I1(p_3[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b11__0_n_5));
  LUT5 #(
    .INIT(32'h00000090)) 
    g0_b12__0
       (.I0(k_w_0_reg_163[0]),
        .I1(p_3[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b12__0_n_5));
  LUT5 #(
    .INIT(32'h0009F6F0)) 
    g0_b1__0
       (.I0(k_w_0_reg_163[0]),
        .I1(p_3[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b1__0_n_5));
  LUT5 #(
    .INIT(32'h0000F990)) 
    g0_b2__0
       (.I0(k_w_0_reg_163[0]),
        .I1(p_3[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b2__0_n_5));
  LUT3 #(
    .INIT(8'h0D)) 
    g0_b3__0
       (.I0(sel[1]),
        .I1(sel[2]),
        .I2(sel[3]),
        .O(g0_b3__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    g0_b3__0_i_1
       (.I0(p_3[0]),
        .I1(k_w_0_reg_163[0]),
        .I2(p_3[1]),
        .I3(k_w_0_reg_163[1]),
        .O(sel[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h565A6AAA)) 
    g0_b3__0_i_2
       (.I0(p_3[2]),
        .I1(k_w_0_reg_163[0]),
        .I2(k_w_0_reg_163[1]),
        .I3(p_3[0]),
        .I4(p_3[1]),
        .O(sel[2]));
  LUT6 #(
    .INIT(64'h566A66AAAAAAAAAA)) 
    g0_b3__0_i_3
       (.I0(p_3[3]),
        .I1(p_3[1]),
        .I2(p_3[0]),
        .I3(k_w_0_reg_163[1]),
        .I4(k_w_0_reg_163[0]),
        .I5(p_3[2]),
        .O(sel[3]));
  LUT5 #(
    .INIT(32'h0000F06F)) 
    g0_b4__0
       (.I0(k_w_0_reg_163[0]),
        .I1(p_3[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b4__0_n_5));
  LUT5 #(
    .INIT(32'h00090FFF)) 
    g0_b5__0
       (.I0(k_w_0_reg_163[0]),
        .I1(p_3[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b5__0_n_5));
  LUT5 #(
    .INIT(32'h00009FFF)) 
    g0_b6__0
       (.I0(k_w_0_reg_163[0]),
        .I1(p_3[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b6__0_n_5));
  LUT4 #(
    .INIT(16'h009F)) 
    g0_b7__0
       (.I0(k_w_0_reg_163[0]),
        .I1(p_3[0]),
        .I2(sel[2]),
        .I3(sel[3]),
        .O(g0_b7__0_n_5));
  LUT5 #(
    .INIT(32'h000990FF)) 
    g0_b8__0
       (.I0(k_w_0_reg_163[0]),
        .I1(p_3[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b8__0_n_5));
  LUT5 #(
    .INIT(32'h00090996)) 
    g0_b9__0
       (.I0(k_w_0_reg_163[0]),
        .I1(p_3[0]),
        .I2(sel[1]),
        .I3(sel[2]),
        .I4(sel[3]),
        .O(g0_b9__0_n_5));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({g0_b12__0_n_5,g0_b12__0_n_5,g0_b12__0_n_5,g0_b12__0_n_5,g0_b12__0_n_5,g0_b12__0_n_5,g0_b11__0_n_5,g0_b10__0_n_5,g0_b9__0_n_5,g0_b8__0_n_5,g0_b7__0_n_5,g0_b6__0_n_5,g0_b5__0_n_5,g0_b4__0_n_5,g0_b3__0_n_5,g0_b2__0_n_5,g0_b1__0_n_5,g0_b0__0_n_5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[2]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[1]),
        .CEB2(Q[2]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[3]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],tmp_7_reg_497,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1
   (trunc_ln42_fu_299_p1,
    CO,
    Q,
    ap_clk,
    q0,
    ram_reg_7,
    p,
    DI);
  output [15:0]trunc_ln42_fu_299_p1;
  output [0:0]CO;
  input [3:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [13:0]ram_reg_7;
  input [3:0]p;
  input [0:0]DI;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [3:0]Q;
  wire ap_clk;
  wire [3:0]p;
  wire [15:0]q0;
  wire [13:0]ram_reg_7;
  wire [15:0]trunc_ln42_fu_299_p1;

  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1 network_mul_mul_16s_14s_30_1_1_DSP48_1_U
       (.CO(CO),
        .DI(DI),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_0(p),
        .q0(q0),
        .ram_reg_7(ram_reg_7),
        .trunc_ln42_fu_299_p1(trunc_ln42_fu_299_p1));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_14s_30_1_1_DSP48_1" *) 
module design_1_network_0_0_network_mul_mul_16s_14s_30_1_1_DSP48_1
   (trunc_ln42_fu_299_p1,
    CO,
    Q,
    ap_clk,
    q0,
    ram_reg_7,
    p_0,
    DI);
  output [15:0]trunc_ln42_fu_299_p1;
  output [0:0]CO;
  input [3:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [13:0]ram_reg_7;
  input [3:0]p_0;
  input [0:0]DI;

  wire [0:0]CO;
  wire [0:0]DI;
  wire [3:0]Q;
  wire ap_clk;
  wire [3:0]p_0;
  wire p_i_10__0_n_5;
  wire p_i_11__0_n_5;
  wire p_i_12__0_n_5;
  wire p_i_13__0_n_5;
  wire p_i_14__0_n_5;
  wire p_i_1__5_n_5;
  wire p_i_2__0_n_5;
  wire p_i_3__0_n_5;
  wire p_i_4__0_n_5;
  wire p_i_5__0_n_5;
  wire p_i_6__0_n_5;
  wire p_i_7__0_n_5;
  wire p_i_8__0_n_5;
  wire p_i_9__0_n_5;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire ram_reg_0_i_112__0_n_5;
  wire ram_reg_0_i_113_n_5;
  wire ram_reg_0_i_114_n_5;
  wire ram_reg_0_i_115__0_n_5;
  wire ram_reg_0_i_116__0_n_5;
  wire ram_reg_0_i_54_n_5;
  wire ram_reg_0_i_54_n_6;
  wire ram_reg_0_i_54_n_7;
  wire ram_reg_0_i_54_n_8;
  wire ram_reg_2_i_10_n_5;
  wire ram_reg_2_i_11_n_5;
  wire ram_reg_2_i_12_n_5;
  wire ram_reg_2_i_4_n_5;
  wire ram_reg_2_i_4_n_6;
  wire ram_reg_2_i_4_n_7;
  wire ram_reg_2_i_4_n_8;
  wire ram_reg_2_i_9_n_5;
  wire ram_reg_4_i_10_n_5;
  wire ram_reg_4_i_11_n_5;
  wire ram_reg_4_i_3_n_5;
  wire ram_reg_4_i_3_n_6;
  wire ram_reg_4_i_3_n_7;
  wire ram_reg_4_i_3_n_8;
  wire ram_reg_4_i_8_n_5;
  wire ram_reg_4_i_9_n_5;
  wire ram_reg_6_i_10_n_5;
  wire ram_reg_6_i_11_n_5;
  wire ram_reg_6_i_12_n_5;
  wire ram_reg_6_i_3_n_5;
  wire ram_reg_6_i_3_n_6;
  wire ram_reg_6_i_3_n_7;
  wire ram_reg_6_i_3_n_8;
  wire ram_reg_6_i_9_n_5;
  wire [13:0]ram_reg_7;
  wire [16:0]tmp_reg_412;
  wire [15:0]trunc_ln42_fu_299_p1;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_55_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_55_O_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_i_1__5_n_5,p_i_1__5_n_5,p_i_1__5_n_5,p_i_1__5_n_5,p_i_1__5_n_5,p_i_2__0_n_5,p_i_3__0_n_5,p_i_4__0_n_5,p_i_5__0_n_5,p_i_6__0_n_5,p_i_7__0_n_5,p_i_8__0_n_5,p_i_9__0_n_5,p_i_10__0_n_5,p_i_11__0_n_5,p_i_12__0_n_5,p_i_13__0_n_5,p_i_14__0_n_5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[2]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[3]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],tmp_reg_412,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hA047)) 
    p_i_10__0
       (.I0(p_0[3]),
        .I1(p_0[1]),
        .I2(p_0[2]),
        .I3(p_0[0]),
        .O(p_i_10__0_n_5));
  LUT4 #(
    .INIT(16'h87F1)) 
    p_i_11__0
       (.I0(p_0[3]),
        .I1(p_0[2]),
        .I2(p_0[0]),
        .I3(p_0[1]),
        .O(p_i_11__0_n_5));
  LUT4 #(
    .INIT(16'hF7B0)) 
    p_i_12__0
       (.I0(p_0[3]),
        .I1(p_0[2]),
        .I2(p_0[1]),
        .I3(p_0[0]),
        .O(p_i_12__0_n_5));
  LUT4 #(
    .INIT(16'h084F)) 
    p_i_13__0
       (.I0(p_0[1]),
        .I1(p_0[3]),
        .I2(p_0[2]),
        .I3(p_0[0]),
        .O(p_i_13__0_n_5));
  LUT4 #(
    .INIT(16'hAFE2)) 
    p_i_14__0
       (.I0(p_0[3]),
        .I1(p_0[0]),
        .I2(p_0[2]),
        .I3(p_0[1]),
        .O(p_i_14__0_n_5));
  LUT4 #(
    .INIT(16'h7118)) 
    p_i_1__5
       (.I0(p_0[3]),
        .I1(p_0[2]),
        .I2(p_0[1]),
        .I3(p_0[0]),
        .O(p_i_1__5_n_5));
  LUT4 #(
    .INIT(16'h713C)) 
    p_i_2__0
       (.I0(p_0[3]),
        .I1(p_0[2]),
        .I2(p_0[1]),
        .I3(p_0[0]),
        .O(p_i_2__0_n_5));
  LUT4 #(
    .INIT(16'h16C2)) 
    p_i_3__0
       (.I0(p_0[3]),
        .I1(p_0[2]),
        .I2(p_0[1]),
        .I3(p_0[0]),
        .O(p_i_3__0_n_5));
  LUT4 #(
    .INIT(16'h1265)) 
    p_i_4__0
       (.I0(p_0[3]),
        .I1(p_0[1]),
        .I2(p_0[2]),
        .I3(p_0[0]),
        .O(p_i_4__0_n_5));
  LUT4 #(
    .INIT(16'h871C)) 
    p_i_5__0
       (.I0(p_0[3]),
        .I1(p_0[2]),
        .I2(p_0[0]),
        .I3(p_0[1]),
        .O(p_i_5__0_n_5));
  LUT4 #(
    .INIT(16'h0897)) 
    p_i_6__0
       (.I0(p_0[3]),
        .I1(p_0[1]),
        .I2(p_0[0]),
        .I3(p_0[2]),
        .O(p_i_6__0_n_5));
  LUT4 #(
    .INIT(16'h30FB)) 
    p_i_7__0
       (.I0(p_0[3]),
        .I1(p_0[2]),
        .I2(p_0[1]),
        .I3(p_0[0]),
        .O(p_i_7__0_n_5));
  LUT4 #(
    .INIT(16'h940D)) 
    p_i_8__0
       (.I0(p_0[3]),
        .I1(p_0[2]),
        .I2(p_0[1]),
        .I3(p_0[0]),
        .O(p_i_8__0_n_5));
  LUT4 #(
    .INIT(16'hE629)) 
    p_i_9__0
       (.I0(p_0[3]),
        .I1(p_0[2]),
        .I2(p_0[0]),
        .I3(p_0[1]),
        .O(p_i_9__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_112__0
       (.I0(tmp_reg_412[3]),
        .I1(ram_reg_7[3]),
        .O(ram_reg_0_i_112__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_113
       (.I0(tmp_reg_412[2]),
        .I1(ram_reg_7[2]),
        .O(ram_reg_0_i_113_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_114
       (.I0(tmp_reg_412[1]),
        .I1(ram_reg_7[1]),
        .O(ram_reg_0_i_114_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_115__0
       (.I0(tmp_reg_412[0]),
        .I1(ram_reg_7[0]),
        .O(ram_reg_0_i_115__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_116__0
       (.I0(tmp_reg_412[15]),
        .I1(tmp_reg_412[16]),
        .O(ram_reg_0_i_116__0_n_5));
  CARRY4 ram_reg_0_i_54
       (.CI(1'b0),
        .CO({ram_reg_0_i_54_n_5,ram_reg_0_i_54_n_6,ram_reg_0_i_54_n_7,ram_reg_0_i_54_n_8}),
        .CYINIT(1'b0),
        .DI(tmp_reg_412[3:0]),
        .O(trunc_ln42_fu_299_p1[3:0]),
        .S({ram_reg_0_i_112__0_n_5,ram_reg_0_i_113_n_5,ram_reg_0_i_114_n_5,ram_reg_0_i_115__0_n_5}));
  CARRY4 ram_reg_0_i_55
       (.CI(ram_reg_6_i_3_n_5),
        .CO({NLW_ram_reg_0_i_55_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_reg_412[15]}),
        .O(NLW_ram_reg_0_i_55_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,ram_reg_0_i_116__0_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_2_i_10
       (.I0(tmp_reg_412[6]),
        .I1(ram_reg_7[6]),
        .O(ram_reg_2_i_10_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_2_i_11
       (.I0(tmp_reg_412[5]),
        .I1(ram_reg_7[5]),
        .O(ram_reg_2_i_11_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_2_i_12
       (.I0(tmp_reg_412[4]),
        .I1(ram_reg_7[4]),
        .O(ram_reg_2_i_12_n_5));
  CARRY4 ram_reg_2_i_4
       (.CI(ram_reg_0_i_54_n_5),
        .CO({ram_reg_2_i_4_n_5,ram_reg_2_i_4_n_6,ram_reg_2_i_4_n_7,ram_reg_2_i_4_n_8}),
        .CYINIT(1'b0),
        .DI(tmp_reg_412[7:4]),
        .O(trunc_ln42_fu_299_p1[7:4]),
        .S({ram_reg_2_i_9_n_5,ram_reg_2_i_10_n_5,ram_reg_2_i_11_n_5,ram_reg_2_i_12_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_2_i_9
       (.I0(tmp_reg_412[7]),
        .I1(ram_reg_7[7]),
        .O(ram_reg_2_i_9_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_4_i_10
       (.I0(tmp_reg_412[9]),
        .I1(ram_reg_7[9]),
        .O(ram_reg_4_i_10_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_4_i_11
       (.I0(tmp_reg_412[8]),
        .I1(ram_reg_7[8]),
        .O(ram_reg_4_i_11_n_5));
  CARRY4 ram_reg_4_i_3
       (.CI(ram_reg_2_i_4_n_5),
        .CO({ram_reg_4_i_3_n_5,ram_reg_4_i_3_n_6,ram_reg_4_i_3_n_7,ram_reg_4_i_3_n_8}),
        .CYINIT(1'b0),
        .DI(tmp_reg_412[11:8]),
        .O(trunc_ln42_fu_299_p1[11:8]),
        .S({ram_reg_4_i_8_n_5,ram_reg_4_i_9_n_5,ram_reg_4_i_10_n_5,ram_reg_4_i_11_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_4_i_8
       (.I0(tmp_reg_412[11]),
        .I1(ram_reg_7[11]),
        .O(ram_reg_4_i_8_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_4_i_9
       (.I0(tmp_reg_412[10]),
        .I1(ram_reg_7[10]),
        .O(ram_reg_4_i_9_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_6_i_10
       (.I0(ram_reg_7[13]),
        .I1(tmp_reg_412[14]),
        .O(ram_reg_6_i_10_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_6_i_11
       (.I0(ram_reg_7[13]),
        .I1(tmp_reg_412[13]),
        .O(ram_reg_6_i_11_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_6_i_12
       (.I0(tmp_reg_412[12]),
        .I1(ram_reg_7[12]),
        .O(ram_reg_6_i_12_n_5));
  CARRY4 ram_reg_6_i_3
       (.CI(ram_reg_4_i_3_n_5),
        .CO({ram_reg_6_i_3_n_5,ram_reg_6_i_3_n_6,ram_reg_6_i_3_n_7,ram_reg_6_i_3_n_8}),
        .CYINIT(1'b0),
        .DI({tmp_reg_412[14],DI,ram_reg_7[13],tmp_reg_412[12]}),
        .O(trunc_ln42_fu_299_p1[15:12]),
        .S({ram_reg_6_i_9_n_5,ram_reg_6_i_10_n_5,ram_reg_6_i_11_n_5,ram_reg_6_i_12_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_6_i_9
       (.I0(tmp_reg_412[14]),
        .I1(tmp_reg_412[15]),
        .O(ram_reg_6_i_9_n_5));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_15s_31_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_15s_31_1_1
   (O,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    Q,
    ap_clk,
    q0,
    buffer_0_reg_126_reg,
    p_4,
    \buffer_0_reg_126_reg[19] ,
    \buffer_0_reg_126_reg[19]_0 ,
    \buffer_0_reg_126_reg[19]_1 ,
    \buffer_0_reg_126_reg[19]_2 ,
    \buffer_0_reg_126_reg[23] ,
    \buffer_0_reg_126_reg[23]_0 ,
    \buffer_0_reg_126_reg[23]_1 );
  output [3:0]O;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  input [2:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [16:0]buffer_0_reg_126_reg;
  input [3:0]p_4;
  input \buffer_0_reg_126_reg[19] ;
  input \buffer_0_reg_126_reg[19]_0 ;
  input \buffer_0_reg_126_reg[19]_1 ;
  input \buffer_0_reg_126_reg[19]_2 ;
  input \buffer_0_reg_126_reg[23] ;
  input \buffer_0_reg_126_reg[23]_0 ;
  input \buffer_0_reg_126_reg[23]_1 ;

  wire [3:0]O;
  wire [2:0]Q;
  wire ap_clk;
  wire [16:0]buffer_0_reg_126_reg;
  wire \buffer_0_reg_126_reg[19] ;
  wire \buffer_0_reg_126_reg[19]_0 ;
  wire \buffer_0_reg_126_reg[19]_1 ;
  wire \buffer_0_reg_126_reg[19]_2 ;
  wire \buffer_0_reg_126_reg[23] ;
  wire \buffer_0_reg_126_reg[23]_0 ;
  wire \buffer_0_reg_126_reg[23]_1 ;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [15:0]q0;

  design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3 network_mul_mul_16s_15s_31_1_1_DSP48_3_U
       (.O(O),
        .Q(Q),
        .ap_clk(ap_clk),
        .buffer_0_reg_126_reg(buffer_0_reg_126_reg),
        .\buffer_0_reg_126_reg[19] (\buffer_0_reg_126_reg[19] ),
        .\buffer_0_reg_126_reg[19]_0 (\buffer_0_reg_126_reg[19]_0 ),
        .\buffer_0_reg_126_reg[19]_1 (\buffer_0_reg_126_reg[19]_1 ),
        .\buffer_0_reg_126_reg[19]_2 (\buffer_0_reg_126_reg[19]_2 ),
        .\buffer_0_reg_126_reg[23] (\buffer_0_reg_126_reg[23] ),
        .\buffer_0_reg_126_reg[23]_0 (\buffer_0_reg_126_reg[23]_0 ),
        .\buffer_0_reg_126_reg[23]_1 (\buffer_0_reg_126_reg[23]_1 ),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_15s_31_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_12
   (O,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    Q,
    ap_clk,
    q00,
    q0,
    \buffer_0_reg_198_reg[23] ,
    \buffer_0_reg_198_reg[23]_0 ,
    \buffer_0_reg_198_reg[23]_1 ,
    buffer_0_reg_198_reg,
    \buffer_0_reg_198_reg[19] ,
    \buffer_0_reg_198_reg[19]_0 ,
    \buffer_0_reg_198_reg[19]_1 ,
    \buffer_0_reg_198_reg[19]_2 ,
    \buffer_0_reg_198_reg[23]_2 ,
    \buffer_0_reg_198_reg[23]_3 ,
    \buffer_0_reg_198_reg[23]_4 );
  output [3:0]O;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  input [3:0]Q;
  input ap_clk;
  input [14:0]q00;
  input [15:0]q0;
  input [3:0]\buffer_0_reg_198_reg[23] ;
  input [12:0]\buffer_0_reg_198_reg[23]_0 ;
  input \buffer_0_reg_198_reg[23]_1 ;
  input [16:0]buffer_0_reg_198_reg;
  input \buffer_0_reg_198_reg[19] ;
  input \buffer_0_reg_198_reg[19]_0 ;
  input \buffer_0_reg_198_reg[19]_1 ;
  input \buffer_0_reg_198_reg[19]_2 ;
  input \buffer_0_reg_198_reg[23]_2 ;
  input \buffer_0_reg_198_reg[23]_3 ;
  input \buffer_0_reg_198_reg[23]_4 ;

  wire [3:0]O;
  wire [3:0]Q;
  wire ap_clk;
  wire [16:0]buffer_0_reg_198_reg;
  wire \buffer_0_reg_198_reg[19] ;
  wire \buffer_0_reg_198_reg[19]_0 ;
  wire \buffer_0_reg_198_reg[19]_1 ;
  wire \buffer_0_reg_198_reg[19]_2 ;
  wire [3:0]\buffer_0_reg_198_reg[23] ;
  wire [12:0]\buffer_0_reg_198_reg[23]_0 ;
  wire \buffer_0_reg_198_reg[23]_1 ;
  wire \buffer_0_reg_198_reg[23]_2 ;
  wire \buffer_0_reg_198_reg[23]_3 ;
  wire \buffer_0_reg_198_reg[23]_4 ;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [15:0]q0;
  wire [14:0]q00;

  design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3_13 network_mul_mul_16s_15s_31_1_1_DSP48_3_U
       (.O(O),
        .Q(Q),
        .ap_clk(ap_clk),
        .buffer_0_reg_198_reg(buffer_0_reg_198_reg),
        .\buffer_0_reg_198_reg[19] (\buffer_0_reg_198_reg[19] ),
        .\buffer_0_reg_198_reg[19]_0 (\buffer_0_reg_198_reg[19]_0 ),
        .\buffer_0_reg_198_reg[19]_1 (\buffer_0_reg_198_reg[19]_1 ),
        .\buffer_0_reg_198_reg[19]_2 (\buffer_0_reg_198_reg[19]_2 ),
        .\buffer_0_reg_198_reg[23] (\buffer_0_reg_198_reg[23] ),
        .\buffer_0_reg_198_reg[23]_0 (\buffer_0_reg_198_reg[23]_0 ),
        .\buffer_0_reg_198_reg[23]_1 (\buffer_0_reg_198_reg[23]_1 ),
        .\buffer_0_reg_198_reg[23]_2 (\buffer_0_reg_198_reg[23]_2 ),
        .\buffer_0_reg_198_reg[23]_3 (\buffer_0_reg_198_reg[23]_3 ),
        .\buffer_0_reg_198_reg[23]_4 (\buffer_0_reg_198_reg[23]_4 ),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .q0(q0),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_15s_31_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_9
   (O,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    Q,
    ap_clk,
    q00,
    q0,
    out_w_0_reg_173,
    buffer_0_reg_184_reg,
    buffer_0_reg_184_reg_15_sp_1,
    \buffer_0_reg_184_reg[15]_0 ,
    \buffer_0_reg_184_reg[19] ,
    \buffer_0_reg_184_reg[19]_0 ,
    \buffer_0_reg_184_reg[19]_1 ,
    \buffer_0_reg_184_reg[19]_2 ,
    \buffer_0_reg_184_reg[22] ,
    \buffer_0_reg_184_reg[22]_0 );
  output [3:0]O;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [2:0]p_3;
  input [3:0]Q;
  input ap_clk;
  input [14:0]q00;
  input [15:0]q0;
  input [2:0]out_w_0_reg_173;
  input [16:0]buffer_0_reg_184_reg;
  input buffer_0_reg_184_reg_15_sp_1;
  input [13:0]\buffer_0_reg_184_reg[15]_0 ;
  input \buffer_0_reg_184_reg[19] ;
  input \buffer_0_reg_184_reg[19]_0 ;
  input \buffer_0_reg_184_reg[19]_1 ;
  input \buffer_0_reg_184_reg[19]_2 ;
  input \buffer_0_reg_184_reg[22] ;
  input \buffer_0_reg_184_reg[22]_0 ;

  wire [3:0]O;
  wire [3:0]Q;
  wire ap_clk;
  wire [16:0]buffer_0_reg_184_reg;
  wire [13:0]\buffer_0_reg_184_reg[15]_0 ;
  wire \buffer_0_reg_184_reg[19] ;
  wire \buffer_0_reg_184_reg[19]_0 ;
  wire \buffer_0_reg_184_reg[19]_1 ;
  wire \buffer_0_reg_184_reg[19]_2 ;
  wire \buffer_0_reg_184_reg[22] ;
  wire \buffer_0_reg_184_reg[22]_0 ;
  wire buffer_0_reg_184_reg_15_sn_1;
  wire [2:0]out_w_0_reg_173;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire [2:0]p_3;
  wire [15:0]q0;
  wire [14:0]q00;

  assign buffer_0_reg_184_reg_15_sn_1 = buffer_0_reg_184_reg_15_sp_1;
  design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3_10 network_mul_mul_16s_15s_31_1_1_DSP48_3_U
       (.O(O),
        .Q(Q),
        .ap_clk(ap_clk),
        .buffer_0_reg_184_reg(buffer_0_reg_184_reg),
        .\buffer_0_reg_184_reg[15]_0 (\buffer_0_reg_184_reg[15]_0 ),
        .\buffer_0_reg_184_reg[19] (\buffer_0_reg_184_reg[19] ),
        .\buffer_0_reg_184_reg[19]_0 (\buffer_0_reg_184_reg[19]_0 ),
        .\buffer_0_reg_184_reg[19]_1 (\buffer_0_reg_184_reg[19]_1 ),
        .\buffer_0_reg_184_reg[19]_2 (\buffer_0_reg_184_reg[19]_2 ),
        .\buffer_0_reg_184_reg[22] (\buffer_0_reg_184_reg[22] ),
        .\buffer_0_reg_184_reg[22]_0 (\buffer_0_reg_184_reg[22]_0 ),
        .buffer_0_reg_184_reg_15_sp_1(buffer_0_reg_184_reg_15_sn_1),
        .out_w_0_reg_173(out_w_0_reg_173),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .q0(q0),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_15s_31_1_1_DSP48_3" *) 
module design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3
   (O,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    Q,
    ap_clk,
    q0,
    buffer_0_reg_126_reg,
    p_5,
    \buffer_0_reg_126_reg[19] ,
    \buffer_0_reg_126_reg[19]_0 ,
    \buffer_0_reg_126_reg[19]_1 ,
    \buffer_0_reg_126_reg[19]_2 ,
    \buffer_0_reg_126_reg[23] ,
    \buffer_0_reg_126_reg[23]_0 ,
    \buffer_0_reg_126_reg[23]_1 );
  output [3:0]O;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  input [2:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [16:0]buffer_0_reg_126_reg;
  input [3:0]p_5;
  input \buffer_0_reg_126_reg[19] ;
  input \buffer_0_reg_126_reg[19]_0 ;
  input \buffer_0_reg_126_reg[19]_1 ;
  input \buffer_0_reg_126_reg[19]_2 ;
  input \buffer_0_reg_126_reg[23] ;
  input \buffer_0_reg_126_reg[23]_0 ;
  input \buffer_0_reg_126_reg[23]_1 ;

  wire [3:0]O;
  wire [2:0]Q;
  wire ap_clk;
  wire \buffer_0_reg_126[0]_i_2_n_5 ;
  wire \buffer_0_reg_126[0]_i_3_n_5 ;
  wire \buffer_0_reg_126[0]_i_4_n_5 ;
  wire \buffer_0_reg_126[0]_i_5_n_5 ;
  wire \buffer_0_reg_126[12]_i_2_n_5 ;
  wire \buffer_0_reg_126[12]_i_3_n_5 ;
  wire \buffer_0_reg_126[12]_i_4_n_5 ;
  wire \buffer_0_reg_126[12]_i_5_n_5 ;
  wire \buffer_0_reg_126[16]_i_2_n_5 ;
  wire \buffer_0_reg_126[16]_i_3_n_5 ;
  wire \buffer_0_reg_126[16]_i_4_n_5 ;
  wire \buffer_0_reg_126[16]_i_5_n_5 ;
  wire \buffer_0_reg_126[20]_i_2_n_5 ;
  wire \buffer_0_reg_126[20]_i_3_n_5 ;
  wire \buffer_0_reg_126[20]_i_4_n_5 ;
  wire \buffer_0_reg_126[20]_i_5_n_5 ;
  wire \buffer_0_reg_126[4]_i_2_n_5 ;
  wire \buffer_0_reg_126[4]_i_3_n_5 ;
  wire \buffer_0_reg_126[4]_i_4_n_5 ;
  wire \buffer_0_reg_126[4]_i_5_n_5 ;
  wire \buffer_0_reg_126[8]_i_2_n_5 ;
  wire \buffer_0_reg_126[8]_i_3_n_5 ;
  wire \buffer_0_reg_126[8]_i_4_n_5 ;
  wire \buffer_0_reg_126[8]_i_5_n_5 ;
  wire [16:0]buffer_0_reg_126_reg;
  wire \buffer_0_reg_126_reg[0]_i_1_n_5 ;
  wire \buffer_0_reg_126_reg[0]_i_1_n_6 ;
  wire \buffer_0_reg_126_reg[0]_i_1_n_7 ;
  wire \buffer_0_reg_126_reg[0]_i_1_n_8 ;
  wire \buffer_0_reg_126_reg[12]_i_1_n_5 ;
  wire \buffer_0_reg_126_reg[12]_i_1_n_6 ;
  wire \buffer_0_reg_126_reg[12]_i_1_n_7 ;
  wire \buffer_0_reg_126_reg[12]_i_1_n_8 ;
  wire \buffer_0_reg_126_reg[16]_i_1_n_5 ;
  wire \buffer_0_reg_126_reg[16]_i_1_n_6 ;
  wire \buffer_0_reg_126_reg[16]_i_1_n_7 ;
  wire \buffer_0_reg_126_reg[16]_i_1_n_8 ;
  wire \buffer_0_reg_126_reg[19] ;
  wire \buffer_0_reg_126_reg[19]_0 ;
  wire \buffer_0_reg_126_reg[19]_1 ;
  wire \buffer_0_reg_126_reg[19]_2 ;
  wire \buffer_0_reg_126_reg[20]_i_1_n_6 ;
  wire \buffer_0_reg_126_reg[20]_i_1_n_7 ;
  wire \buffer_0_reg_126_reg[20]_i_1_n_8 ;
  wire \buffer_0_reg_126_reg[23] ;
  wire \buffer_0_reg_126_reg[23]_0 ;
  wire \buffer_0_reg_126_reg[23]_1 ;
  wire \buffer_0_reg_126_reg[4]_i_1_n_5 ;
  wire \buffer_0_reg_126_reg[4]_i_1_n_6 ;
  wire \buffer_0_reg_126_reg[4]_i_1_n_7 ;
  wire \buffer_0_reg_126_reg[4]_i_1_n_8 ;
  wire \buffer_0_reg_126_reg[8]_i_1_n_5 ;
  wire \buffer_0_reg_126_reg[8]_i_1_n_6 ;
  wire \buffer_0_reg_126_reg[8]_i_1_n_7 ;
  wire \buffer_0_reg_126_reg[8]_i_1_n_8 ;
  wire [3:0]p_0;
  wire [14:0]p_0_out;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire [17:0]tmp_1_reg_424;
  wire [3:3]\NLW_buffer_0_reg_126_reg[20]_i_1_CO_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[0]_i_2 
       (.I0(tmp_1_reg_424[3]),
        .I1(buffer_0_reg_126_reg[3]),
        .O(\buffer_0_reg_126[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[0]_i_3 
       (.I0(tmp_1_reg_424[2]),
        .I1(buffer_0_reg_126_reg[2]),
        .O(\buffer_0_reg_126[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[0]_i_4 
       (.I0(tmp_1_reg_424[1]),
        .I1(buffer_0_reg_126_reg[1]),
        .O(\buffer_0_reg_126[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[0]_i_5 
       (.I0(tmp_1_reg_424[0]),
        .I1(buffer_0_reg_126_reg[0]),
        .O(\buffer_0_reg_126[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[12]_i_2 
       (.I0(tmp_1_reg_424[15]),
        .I1(buffer_0_reg_126_reg[15]),
        .O(\buffer_0_reg_126[12]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[12]_i_3 
       (.I0(tmp_1_reg_424[14]),
        .I1(buffer_0_reg_126_reg[14]),
        .O(\buffer_0_reg_126[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[12]_i_4 
       (.I0(tmp_1_reg_424[13]),
        .I1(buffer_0_reg_126_reg[13]),
        .O(\buffer_0_reg_126[12]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[12]_i_5 
       (.I0(tmp_1_reg_424[12]),
        .I1(buffer_0_reg_126_reg[12]),
        .O(\buffer_0_reg_126[12]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[16]_i_2 
       (.I0(tmp_1_reg_424[17]),
        .I1(\buffer_0_reg_126_reg[19]_2 ),
        .O(\buffer_0_reg_126[16]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[16]_i_3 
       (.I0(tmp_1_reg_424[17]),
        .I1(\buffer_0_reg_126_reg[19]_1 ),
        .O(\buffer_0_reg_126[16]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[16]_i_4 
       (.I0(tmp_1_reg_424[17]),
        .I1(\buffer_0_reg_126_reg[19]_0 ),
        .O(\buffer_0_reg_126[16]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[16]_i_5 
       (.I0(tmp_1_reg_424[16]),
        .I1(\buffer_0_reg_126_reg[19] ),
        .O(\buffer_0_reg_126[16]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[20]_i_2 
       (.I0(tmp_1_reg_424[17]),
        .I1(buffer_0_reg_126_reg[16]),
        .O(\buffer_0_reg_126[20]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[20]_i_3 
       (.I0(tmp_1_reg_424[17]),
        .I1(\buffer_0_reg_126_reg[23]_1 ),
        .O(\buffer_0_reg_126[20]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[20]_i_4 
       (.I0(tmp_1_reg_424[17]),
        .I1(\buffer_0_reg_126_reg[23]_0 ),
        .O(\buffer_0_reg_126[20]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[20]_i_5 
       (.I0(tmp_1_reg_424[17]),
        .I1(\buffer_0_reg_126_reg[23] ),
        .O(\buffer_0_reg_126[20]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[4]_i_2 
       (.I0(tmp_1_reg_424[7]),
        .I1(buffer_0_reg_126_reg[7]),
        .O(\buffer_0_reg_126[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[4]_i_3 
       (.I0(tmp_1_reg_424[6]),
        .I1(buffer_0_reg_126_reg[6]),
        .O(\buffer_0_reg_126[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[4]_i_4 
       (.I0(tmp_1_reg_424[5]),
        .I1(buffer_0_reg_126_reg[5]),
        .O(\buffer_0_reg_126[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[4]_i_5 
       (.I0(tmp_1_reg_424[4]),
        .I1(buffer_0_reg_126_reg[4]),
        .O(\buffer_0_reg_126[4]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[8]_i_2 
       (.I0(tmp_1_reg_424[11]),
        .I1(buffer_0_reg_126_reg[11]),
        .O(\buffer_0_reg_126[8]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[8]_i_3 
       (.I0(tmp_1_reg_424[10]),
        .I1(buffer_0_reg_126_reg[10]),
        .O(\buffer_0_reg_126[8]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[8]_i_4 
       (.I0(tmp_1_reg_424[9]),
        .I1(buffer_0_reg_126_reg[9]),
        .O(\buffer_0_reg_126[8]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buffer_0_reg_126[8]_i_5 
       (.I0(tmp_1_reg_424[8]),
        .I1(buffer_0_reg_126_reg[8]),
        .O(\buffer_0_reg_126[8]_i_5_n_5 ));
  CARRY4 \buffer_0_reg_126_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\buffer_0_reg_126_reg[0]_i_1_n_5 ,\buffer_0_reg_126_reg[0]_i_1_n_6 ,\buffer_0_reg_126_reg[0]_i_1_n_7 ,\buffer_0_reg_126_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp_1_reg_424[3:0]),
        .O(O),
        .S({\buffer_0_reg_126[0]_i_2_n_5 ,\buffer_0_reg_126[0]_i_3_n_5 ,\buffer_0_reg_126[0]_i_4_n_5 ,\buffer_0_reg_126[0]_i_5_n_5 }));
  CARRY4 \buffer_0_reg_126_reg[12]_i_1 
       (.CI(\buffer_0_reg_126_reg[8]_i_1_n_5 ),
        .CO({\buffer_0_reg_126_reg[12]_i_1_n_5 ,\buffer_0_reg_126_reg[12]_i_1_n_6 ,\buffer_0_reg_126_reg[12]_i_1_n_7 ,\buffer_0_reg_126_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp_1_reg_424[15:12]),
        .O(p_2),
        .S({\buffer_0_reg_126[12]_i_2_n_5 ,\buffer_0_reg_126[12]_i_3_n_5 ,\buffer_0_reg_126[12]_i_4_n_5 ,\buffer_0_reg_126[12]_i_5_n_5 }));
  CARRY4 \buffer_0_reg_126_reg[16]_i_1 
       (.CI(\buffer_0_reg_126_reg[12]_i_1_n_5 ),
        .CO({\buffer_0_reg_126_reg[16]_i_1_n_5 ,\buffer_0_reg_126_reg[16]_i_1_n_6 ,\buffer_0_reg_126_reg[16]_i_1_n_7 ,\buffer_0_reg_126_reg[16]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({tmp_1_reg_424[17],tmp_1_reg_424[17],tmp_1_reg_424[17:16]}),
        .O(p_3),
        .S({\buffer_0_reg_126[16]_i_2_n_5 ,\buffer_0_reg_126[16]_i_3_n_5 ,\buffer_0_reg_126[16]_i_4_n_5 ,\buffer_0_reg_126[16]_i_5_n_5 }));
  CARRY4 \buffer_0_reg_126_reg[20]_i_1 
       (.CI(\buffer_0_reg_126_reg[16]_i_1_n_5 ),
        .CO({\NLW_buffer_0_reg_126_reg[20]_i_1_CO_UNCONNECTED [3],\buffer_0_reg_126_reg[20]_i_1_n_6 ,\buffer_0_reg_126_reg[20]_i_1_n_7 ,\buffer_0_reg_126_reg[20]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_1_reg_424[17],tmp_1_reg_424[17],tmp_1_reg_424[17]}),
        .O(p_4),
        .S({\buffer_0_reg_126[20]_i_2_n_5 ,\buffer_0_reg_126[20]_i_3_n_5 ,\buffer_0_reg_126[20]_i_4_n_5 ,\buffer_0_reg_126[20]_i_5_n_5 }));
  CARRY4 \buffer_0_reg_126_reg[4]_i_1 
       (.CI(\buffer_0_reg_126_reg[0]_i_1_n_5 ),
        .CO({\buffer_0_reg_126_reg[4]_i_1_n_5 ,\buffer_0_reg_126_reg[4]_i_1_n_6 ,\buffer_0_reg_126_reg[4]_i_1_n_7 ,\buffer_0_reg_126_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp_1_reg_424[7:4]),
        .O(p_0),
        .S({\buffer_0_reg_126[4]_i_2_n_5 ,\buffer_0_reg_126[4]_i_3_n_5 ,\buffer_0_reg_126[4]_i_4_n_5 ,\buffer_0_reg_126[4]_i_5_n_5 }));
  CARRY4 \buffer_0_reg_126_reg[8]_i_1 
       (.CI(\buffer_0_reg_126_reg[4]_i_1_n_5 ),
        .CO({\buffer_0_reg_126_reg[8]_i_1_n_5 ,\buffer_0_reg_126_reg[8]_i_1_n_6 ,\buffer_0_reg_126_reg[8]_i_1_n_7 ,\buffer_0_reg_126_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(tmp_1_reg_424[11:8]),
        .O(p_1),
        .S({\buffer_0_reg_126[8]_i_2_n_5 ,\buffer_0_reg_126[8]_i_3_n_5 ,\buffer_0_reg_126[8]_i_4_n_5 ,\buffer_0_reg_126[8]_i_5_n_5 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_0_out[14],p_0_out[14],p_0_out[14],p_0_out}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(Q[1]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[2]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:31],tmp_1_reg_424,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hDE3B)) 
    p_i_10
       (.I0(p_5[3]),
        .I1(p_5[2]),
        .I2(p_5[1]),
        .I3(p_5[0]),
        .O(p_0_out[5]));
  LUT4 #(
    .INIT(16'hE972)) 
    p_i_11
       (.I0(p_5[3]),
        .I1(p_5[2]),
        .I2(p_5[1]),
        .I3(p_5[0]),
        .O(p_0_out[4]));
  LUT4 #(
    .INIT(16'h7FC7)) 
    p_i_12
       (.I0(p_5[3]),
        .I1(p_5[2]),
        .I2(p_5[1]),
        .I3(p_5[0]),
        .O(p_0_out[3]));
  LUT4 #(
    .INIT(16'h9A95)) 
    p_i_13
       (.I0(p_5[3]),
        .I1(p_5[2]),
        .I2(p_5[1]),
        .I3(p_5[0]),
        .O(p_0_out[2]));
  LUT4 #(
    .INIT(16'h600F)) 
    p_i_14
       (.I0(p_5[2]),
        .I1(p_5[0]),
        .I2(p_5[3]),
        .I3(p_5[1]),
        .O(p_0_out[1]));
  LUT4 #(
    .INIT(16'h0DB2)) 
    p_i_15
       (.I0(p_5[3]),
        .I1(p_5[2]),
        .I2(p_5[1]),
        .I3(p_5[0]),
        .O(p_0_out[0]));
  LUT4 #(
    .INIT(16'h73FD)) 
    p_i_1__4
       (.I0(p_5[3]),
        .I1(p_5[0]),
        .I2(p_5[1]),
        .I3(p_5[2]),
        .O(p_0_out[14]));
  LUT4 #(
    .INIT(16'h537E)) 
    p_i_2
       (.I0(p_5[3]),
        .I1(p_5[2]),
        .I2(p_5[1]),
        .I3(p_5[0]),
        .O(p_0_out[13]));
  LUT4 #(
    .INIT(16'hA8CD)) 
    p_i_3
       (.I0(p_5[3]),
        .I1(p_5[0]),
        .I2(p_5[2]),
        .I3(p_5[1]),
        .O(p_0_out[12]));
  LUT4 #(
    .INIT(16'hF0E8)) 
    p_i_4
       (.I0(p_5[3]),
        .I1(p_5[2]),
        .I2(p_5[1]),
        .I3(p_5[0]),
        .O(p_0_out[11]));
  LUT4 #(
    .INIT(16'h3AD5)) 
    p_i_5
       (.I0(p_5[3]),
        .I1(p_5[0]),
        .I2(p_5[1]),
        .I3(p_5[2]),
        .O(p_0_out[10]));
  LUT4 #(
    .INIT(16'h29B5)) 
    p_i_6
       (.I0(p_5[3]),
        .I1(p_5[2]),
        .I2(p_5[0]),
        .I3(p_5[1]),
        .O(p_0_out[9]));
  LUT4 #(
    .INIT(16'h0607)) 
    p_i_7
       (.I0(p_5[3]),
        .I1(p_5[2]),
        .I2(p_5[0]),
        .I3(p_5[1]),
        .O(p_0_out[8]));
  LUT4 #(
    .INIT(16'h4406)) 
    p_i_8
       (.I0(p_5[3]),
        .I1(p_5[2]),
        .I2(p_5[0]),
        .I3(p_5[1]),
        .O(p_0_out[7]));
  LUT4 #(
    .INIT(16'h1740)) 
    p_i_9
       (.I0(p_5[3]),
        .I1(p_5[1]),
        .I2(p_5[2]),
        .I3(p_5[0]),
        .O(p_0_out[6]));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_15s_31_1_1_DSP48_3" *) 
module design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3_10
   (O,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    Q,
    ap_clk,
    q00,
    q0,
    out_w_0_reg_173,
    buffer_0_reg_184_reg,
    buffer_0_reg_184_reg_15_sp_1,
    \buffer_0_reg_184_reg[15]_0 ,
    \buffer_0_reg_184_reg[19] ,
    \buffer_0_reg_184_reg[19]_0 ,
    \buffer_0_reg_184_reg[19]_1 ,
    \buffer_0_reg_184_reg[19]_2 ,
    \buffer_0_reg_184_reg[22] ,
    \buffer_0_reg_184_reg[22]_0 );
  output [3:0]O;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [2:0]p_4;
  input [3:0]Q;
  input ap_clk;
  input [14:0]q00;
  input [15:0]q0;
  input [2:0]out_w_0_reg_173;
  input [16:0]buffer_0_reg_184_reg;
  input buffer_0_reg_184_reg_15_sp_1;
  input [13:0]\buffer_0_reg_184_reg[15]_0 ;
  input \buffer_0_reg_184_reg[19] ;
  input \buffer_0_reg_184_reg[19]_0 ;
  input \buffer_0_reg_184_reg[19]_1 ;
  input \buffer_0_reg_184_reg[19]_2 ;
  input \buffer_0_reg_184_reg[22] ;
  input \buffer_0_reg_184_reg[22]_0 ;

  wire [3:0]O;
  wire [3:0]Q;
  wire ap_clk;
  wire \buffer_0_reg_184[0]_i_2_n_5 ;
  wire \buffer_0_reg_184[0]_i_3_n_5 ;
  wire \buffer_0_reg_184[0]_i_4_n_5 ;
  wire \buffer_0_reg_184[0]_i_5_n_5 ;
  wire \buffer_0_reg_184[0]_i_6_n_5 ;
  wire \buffer_0_reg_184[0]_i_7_n_5 ;
  wire \buffer_0_reg_184[0]_i_8_n_5 ;
  wire \buffer_0_reg_184[0]_i_9_n_5 ;
  wire \buffer_0_reg_184[12]_i_2_n_5 ;
  wire \buffer_0_reg_184[12]_i_3_n_5 ;
  wire \buffer_0_reg_184[12]_i_4_n_5 ;
  wire \buffer_0_reg_184[12]_i_5_n_5 ;
  wire \buffer_0_reg_184[12]_i_6_n_5 ;
  wire \buffer_0_reg_184[12]_i_7_n_5 ;
  wire \buffer_0_reg_184[12]_i_8_n_5 ;
  wire \buffer_0_reg_184[12]_i_9_n_5 ;
  wire \buffer_0_reg_184[16]_i_2_n_5 ;
  wire \buffer_0_reg_184[16]_i_3_n_5 ;
  wire \buffer_0_reg_184[16]_i_4_n_5 ;
  wire \buffer_0_reg_184[16]_i_5_n_5 ;
  wire \buffer_0_reg_184[16]_i_6_n_5 ;
  wire \buffer_0_reg_184[16]_i_7_n_5 ;
  wire \buffer_0_reg_184[20]_i_2_n_5 ;
  wire \buffer_0_reg_184[20]_i_3_n_5 ;
  wire \buffer_0_reg_184[20]_i_4_n_5 ;
  wire \buffer_0_reg_184[4]_i_2_n_5 ;
  wire \buffer_0_reg_184[4]_i_3_n_5 ;
  wire \buffer_0_reg_184[4]_i_4_n_5 ;
  wire \buffer_0_reg_184[4]_i_5_n_5 ;
  wire \buffer_0_reg_184[4]_i_6_n_5 ;
  wire \buffer_0_reg_184[4]_i_7_n_5 ;
  wire \buffer_0_reg_184[4]_i_8_n_5 ;
  wire \buffer_0_reg_184[4]_i_9_n_5 ;
  wire \buffer_0_reg_184[8]_i_2_n_5 ;
  wire \buffer_0_reg_184[8]_i_3_n_5 ;
  wire \buffer_0_reg_184[8]_i_4_n_5 ;
  wire \buffer_0_reg_184[8]_i_5_n_5 ;
  wire \buffer_0_reg_184[8]_i_6_n_5 ;
  wire \buffer_0_reg_184[8]_i_7_n_5 ;
  wire \buffer_0_reg_184[8]_i_8_n_5 ;
  wire \buffer_0_reg_184[8]_i_9_n_5 ;
  wire [16:0]buffer_0_reg_184_reg;
  wire \buffer_0_reg_184_reg[0]_i_1_n_5 ;
  wire \buffer_0_reg_184_reg[0]_i_1_n_6 ;
  wire \buffer_0_reg_184_reg[0]_i_1_n_7 ;
  wire \buffer_0_reg_184_reg[0]_i_1_n_8 ;
  wire \buffer_0_reg_184_reg[12]_i_1_n_5 ;
  wire \buffer_0_reg_184_reg[12]_i_1_n_6 ;
  wire \buffer_0_reg_184_reg[12]_i_1_n_7 ;
  wire \buffer_0_reg_184_reg[12]_i_1_n_8 ;
  wire [13:0]\buffer_0_reg_184_reg[15]_0 ;
  wire \buffer_0_reg_184_reg[16]_i_1_n_5 ;
  wire \buffer_0_reg_184_reg[16]_i_1_n_6 ;
  wire \buffer_0_reg_184_reg[16]_i_1_n_7 ;
  wire \buffer_0_reg_184_reg[16]_i_1_n_8 ;
  wire \buffer_0_reg_184_reg[19] ;
  wire \buffer_0_reg_184_reg[19]_0 ;
  wire \buffer_0_reg_184_reg[19]_1 ;
  wire \buffer_0_reg_184_reg[19]_2 ;
  wire \buffer_0_reg_184_reg[20]_i_1_n_7 ;
  wire \buffer_0_reg_184_reg[20]_i_1_n_8 ;
  wire \buffer_0_reg_184_reg[22] ;
  wire \buffer_0_reg_184_reg[22]_0 ;
  wire \buffer_0_reg_184_reg[4]_i_1_n_5 ;
  wire \buffer_0_reg_184_reg[4]_i_1_n_6 ;
  wire \buffer_0_reg_184_reg[4]_i_1_n_7 ;
  wire \buffer_0_reg_184_reg[4]_i_1_n_8 ;
  wire \buffer_0_reg_184_reg[8]_i_1_n_5 ;
  wire \buffer_0_reg_184_reg[8]_i_1_n_6 ;
  wire \buffer_0_reg_184_reg[8]_i_1_n_7 ;
  wire \buffer_0_reg_184_reg[8]_i_1_n_8 ;
  wire buffer_0_reg_184_reg_15_sn_1;
  wire kernel_buffer_1_ce0;
  wire [2:0]out_w_0_reg_173;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [2:0]p_4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire [14:0]q00;
  wire [17:0]tmp_2_reg_574;
  wire [3:2]\NLW_buffer_0_reg_184_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_buffer_0_reg_184_reg[20]_i_1_O_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  assign buffer_0_reg_184_reg_15_sn_1 = buffer_0_reg_184_reg_15_sp_1;
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \buffer_0_reg_184[0]_i_2 
       (.I0(tmp_2_reg_574[3]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(Q[1]),
        .O(\buffer_0_reg_184[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \buffer_0_reg_184[0]_i_3 
       (.I0(tmp_2_reg_574[2]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(Q[1]),
        .O(\buffer_0_reg_184[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \buffer_0_reg_184[0]_i_4 
       (.I0(tmp_2_reg_574[1]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(Q[1]),
        .O(\buffer_0_reg_184[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \buffer_0_reg_184[0]_i_5 
       (.I0(tmp_2_reg_574[0]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(Q[1]),
        .O(\buffer_0_reg_184[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_184[0]_i_6 
       (.I0(tmp_2_reg_574[3]),
        .I1(buffer_0_reg_184_reg[3]),
        .I2(buffer_0_reg_184_reg_15_sn_1),
        .I3(\buffer_0_reg_184_reg[15]_0 [3]),
        .O(\buffer_0_reg_184[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_184[0]_i_7 
       (.I0(tmp_2_reg_574[2]),
        .I1(buffer_0_reg_184_reg[2]),
        .I2(buffer_0_reg_184_reg_15_sn_1),
        .I3(\buffer_0_reg_184_reg[15]_0 [2]),
        .O(\buffer_0_reg_184[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_184[0]_i_8 
       (.I0(tmp_2_reg_574[1]),
        .I1(buffer_0_reg_184_reg[1]),
        .I2(buffer_0_reg_184_reg_15_sn_1),
        .I3(\buffer_0_reg_184_reg[15]_0 [1]),
        .O(\buffer_0_reg_184[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_184[0]_i_9 
       (.I0(tmp_2_reg_574[0]),
        .I1(buffer_0_reg_184_reg[0]),
        .I2(buffer_0_reg_184_reg_15_sn_1),
        .I3(\buffer_0_reg_184_reg[15]_0 [0]),
        .O(\buffer_0_reg_184[0]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \buffer_0_reg_184[12]_i_2 
       (.I0(tmp_2_reg_574[15]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(Q[1]),
        .O(\buffer_0_reg_184[12]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \buffer_0_reg_184[12]_i_3 
       (.I0(tmp_2_reg_574[14]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(Q[1]),
        .O(\buffer_0_reg_184[12]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \buffer_0_reg_184[12]_i_4 
       (.I0(tmp_2_reg_574[13]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(Q[1]),
        .O(\buffer_0_reg_184[12]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \buffer_0_reg_184[12]_i_5 
       (.I0(tmp_2_reg_574[12]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(Q[1]),
        .O(\buffer_0_reg_184[12]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h51111111A2222222)) 
    \buffer_0_reg_184[12]_i_6 
       (.I0(tmp_2_reg_574[15]),
        .I1(Q[1]),
        .I2(out_w_0_reg_173[2]),
        .I3(out_w_0_reg_173[0]),
        .I4(out_w_0_reg_173[1]),
        .I5(buffer_0_reg_184_reg[15]),
        .O(\buffer_0_reg_184[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h51111111A2222222)) 
    \buffer_0_reg_184[12]_i_7 
       (.I0(tmp_2_reg_574[14]),
        .I1(Q[1]),
        .I2(out_w_0_reg_173[2]),
        .I3(out_w_0_reg_173[0]),
        .I4(out_w_0_reg_173[1]),
        .I5(buffer_0_reg_184_reg[14]),
        .O(\buffer_0_reg_184[12]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_184[12]_i_8 
       (.I0(tmp_2_reg_574[13]),
        .I1(buffer_0_reg_184_reg[13]),
        .I2(buffer_0_reg_184_reg_15_sn_1),
        .I3(\buffer_0_reg_184_reg[15]_0 [13]),
        .O(\buffer_0_reg_184[12]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_184[12]_i_9 
       (.I0(tmp_2_reg_574[12]),
        .I1(buffer_0_reg_184_reg[12]),
        .I2(buffer_0_reg_184_reg_15_sn_1),
        .I3(\buffer_0_reg_184_reg[15]_0 [12]),
        .O(\buffer_0_reg_184[12]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \buffer_0_reg_184[16]_i_2 
       (.I0(tmp_2_reg_574[17]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(Q[1]),
        .O(\buffer_0_reg_184[16]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \buffer_0_reg_184[16]_i_3 
       (.I0(tmp_2_reg_574[16]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(Q[1]),
        .O(\buffer_0_reg_184[16]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h51111111A2222222)) 
    \buffer_0_reg_184[16]_i_4 
       (.I0(tmp_2_reg_574[17]),
        .I1(Q[1]),
        .I2(out_w_0_reg_173[2]),
        .I3(out_w_0_reg_173[0]),
        .I4(out_w_0_reg_173[1]),
        .I5(\buffer_0_reg_184_reg[19]_2 ),
        .O(\buffer_0_reg_184[16]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h51111111A2222222)) 
    \buffer_0_reg_184[16]_i_5 
       (.I0(tmp_2_reg_574[17]),
        .I1(Q[1]),
        .I2(out_w_0_reg_173[2]),
        .I3(out_w_0_reg_173[0]),
        .I4(out_w_0_reg_173[1]),
        .I5(\buffer_0_reg_184_reg[19]_1 ),
        .O(\buffer_0_reg_184[16]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h51111111A2222222)) 
    \buffer_0_reg_184[16]_i_6 
       (.I0(tmp_2_reg_574[17]),
        .I1(Q[1]),
        .I2(out_w_0_reg_173[2]),
        .I3(out_w_0_reg_173[0]),
        .I4(out_w_0_reg_173[1]),
        .I5(\buffer_0_reg_184_reg[19]_0 ),
        .O(\buffer_0_reg_184[16]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h51111111A2222222)) 
    \buffer_0_reg_184[16]_i_7 
       (.I0(tmp_2_reg_574[16]),
        .I1(Q[1]),
        .I2(out_w_0_reg_173[2]),
        .I3(out_w_0_reg_173[0]),
        .I4(out_w_0_reg_173[1]),
        .I5(\buffer_0_reg_184_reg[19] ),
        .O(\buffer_0_reg_184[16]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h6000000066666666)) 
    \buffer_0_reg_184[20]_i_2 
       (.I0(buffer_0_reg_184_reg[16]),
        .I1(tmp_2_reg_574[17]),
        .I2(out_w_0_reg_173[1]),
        .I3(out_w_0_reg_173[0]),
        .I4(out_w_0_reg_173[2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_184[20]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h51111111A2222222)) 
    \buffer_0_reg_184[20]_i_3 
       (.I0(tmp_2_reg_574[17]),
        .I1(Q[1]),
        .I2(out_w_0_reg_173[2]),
        .I3(out_w_0_reg_173[0]),
        .I4(out_w_0_reg_173[1]),
        .I5(\buffer_0_reg_184_reg[22]_0 ),
        .O(\buffer_0_reg_184[20]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h51111111A2222222)) 
    \buffer_0_reg_184[20]_i_4 
       (.I0(tmp_2_reg_574[17]),
        .I1(Q[1]),
        .I2(out_w_0_reg_173[2]),
        .I3(out_w_0_reg_173[0]),
        .I4(out_w_0_reg_173[1]),
        .I5(\buffer_0_reg_184_reg[22] ),
        .O(\buffer_0_reg_184[20]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \buffer_0_reg_184[4]_i_2 
       (.I0(tmp_2_reg_574[7]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(Q[1]),
        .O(\buffer_0_reg_184[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \buffer_0_reg_184[4]_i_3 
       (.I0(tmp_2_reg_574[6]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(Q[1]),
        .O(\buffer_0_reg_184[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \buffer_0_reg_184[4]_i_4 
       (.I0(tmp_2_reg_574[5]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(Q[1]),
        .O(\buffer_0_reg_184[4]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \buffer_0_reg_184[4]_i_5 
       (.I0(tmp_2_reg_574[4]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(Q[1]),
        .O(\buffer_0_reg_184[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_184[4]_i_6 
       (.I0(tmp_2_reg_574[7]),
        .I1(buffer_0_reg_184_reg[7]),
        .I2(buffer_0_reg_184_reg_15_sn_1),
        .I3(\buffer_0_reg_184_reg[15]_0 [7]),
        .O(\buffer_0_reg_184[4]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_184[4]_i_7 
       (.I0(tmp_2_reg_574[6]),
        .I1(buffer_0_reg_184_reg[6]),
        .I2(buffer_0_reg_184_reg_15_sn_1),
        .I3(\buffer_0_reg_184_reg[15]_0 [6]),
        .O(\buffer_0_reg_184[4]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_184[4]_i_8 
       (.I0(tmp_2_reg_574[5]),
        .I1(buffer_0_reg_184_reg[5]),
        .I2(buffer_0_reg_184_reg_15_sn_1),
        .I3(\buffer_0_reg_184_reg[15]_0 [5]),
        .O(\buffer_0_reg_184[4]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_184[4]_i_9 
       (.I0(tmp_2_reg_574[4]),
        .I1(buffer_0_reg_184_reg[4]),
        .I2(buffer_0_reg_184_reg_15_sn_1),
        .I3(\buffer_0_reg_184_reg[15]_0 [4]),
        .O(\buffer_0_reg_184[4]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \buffer_0_reg_184[8]_i_2 
       (.I0(tmp_2_reg_574[11]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(Q[1]),
        .O(\buffer_0_reg_184[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \buffer_0_reg_184[8]_i_3 
       (.I0(tmp_2_reg_574[10]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(Q[1]),
        .O(\buffer_0_reg_184[8]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \buffer_0_reg_184[8]_i_4 
       (.I0(tmp_2_reg_574[9]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(Q[1]),
        .O(\buffer_0_reg_184[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \buffer_0_reg_184[8]_i_5 
       (.I0(tmp_2_reg_574[8]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(Q[1]),
        .O(\buffer_0_reg_184[8]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_184[8]_i_6 
       (.I0(tmp_2_reg_574[11]),
        .I1(buffer_0_reg_184_reg[11]),
        .I2(buffer_0_reg_184_reg_15_sn_1),
        .I3(\buffer_0_reg_184_reg[15]_0 [11]),
        .O(\buffer_0_reg_184[8]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_184[8]_i_7 
       (.I0(tmp_2_reg_574[10]),
        .I1(buffer_0_reg_184_reg[10]),
        .I2(buffer_0_reg_184_reg_15_sn_1),
        .I3(\buffer_0_reg_184_reg[15]_0 [10]),
        .O(\buffer_0_reg_184[8]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_184[8]_i_8 
       (.I0(tmp_2_reg_574[9]),
        .I1(buffer_0_reg_184_reg[9]),
        .I2(buffer_0_reg_184_reg_15_sn_1),
        .I3(\buffer_0_reg_184_reg[15]_0 [9]),
        .O(\buffer_0_reg_184[8]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_184[8]_i_9 
       (.I0(tmp_2_reg_574[8]),
        .I1(buffer_0_reg_184_reg[8]),
        .I2(buffer_0_reg_184_reg_15_sn_1),
        .I3(\buffer_0_reg_184_reg[15]_0 [8]),
        .O(\buffer_0_reg_184[8]_i_9_n_5 ));
  CARRY4 \buffer_0_reg_184_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\buffer_0_reg_184_reg[0]_i_1_n_5 ,\buffer_0_reg_184_reg[0]_i_1_n_6 ,\buffer_0_reg_184_reg[0]_i_1_n_7 ,\buffer_0_reg_184_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_184[0]_i_2_n_5 ,\buffer_0_reg_184[0]_i_3_n_5 ,\buffer_0_reg_184[0]_i_4_n_5 ,\buffer_0_reg_184[0]_i_5_n_5 }),
        .O(O),
        .S({\buffer_0_reg_184[0]_i_6_n_5 ,\buffer_0_reg_184[0]_i_7_n_5 ,\buffer_0_reg_184[0]_i_8_n_5 ,\buffer_0_reg_184[0]_i_9_n_5 }));
  CARRY4 \buffer_0_reg_184_reg[12]_i_1 
       (.CI(\buffer_0_reg_184_reg[8]_i_1_n_5 ),
        .CO({\buffer_0_reg_184_reg[12]_i_1_n_5 ,\buffer_0_reg_184_reg[12]_i_1_n_6 ,\buffer_0_reg_184_reg[12]_i_1_n_7 ,\buffer_0_reg_184_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_184[12]_i_2_n_5 ,\buffer_0_reg_184[12]_i_3_n_5 ,\buffer_0_reg_184[12]_i_4_n_5 ,\buffer_0_reg_184[12]_i_5_n_5 }),
        .O(p_2),
        .S({\buffer_0_reg_184[12]_i_6_n_5 ,\buffer_0_reg_184[12]_i_7_n_5 ,\buffer_0_reg_184[12]_i_8_n_5 ,\buffer_0_reg_184[12]_i_9_n_5 }));
  CARRY4 \buffer_0_reg_184_reg[16]_i_1 
       (.CI(\buffer_0_reg_184_reg[12]_i_1_n_5 ),
        .CO({\buffer_0_reg_184_reg[16]_i_1_n_5 ,\buffer_0_reg_184_reg[16]_i_1_n_6 ,\buffer_0_reg_184_reg[16]_i_1_n_7 ,\buffer_0_reg_184_reg[16]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_184[16]_i_2_n_5 ,\buffer_0_reg_184[16]_i_2_n_5 ,\buffer_0_reg_184[16]_i_2_n_5 ,\buffer_0_reg_184[16]_i_3_n_5 }),
        .O(p_3),
        .S({\buffer_0_reg_184[16]_i_4_n_5 ,\buffer_0_reg_184[16]_i_5_n_5 ,\buffer_0_reg_184[16]_i_6_n_5 ,\buffer_0_reg_184[16]_i_7_n_5 }));
  CARRY4 \buffer_0_reg_184_reg[20]_i_1 
       (.CI(\buffer_0_reg_184_reg[16]_i_1_n_5 ),
        .CO({\NLW_buffer_0_reg_184_reg[20]_i_1_CO_UNCONNECTED [3:2],\buffer_0_reg_184_reg[20]_i_1_n_7 ,\buffer_0_reg_184_reg[20]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buffer_0_reg_184[16]_i_2_n_5 ,\buffer_0_reg_184[16]_i_2_n_5 }),
        .O({\NLW_buffer_0_reg_184_reg[20]_i_1_O_UNCONNECTED [3],p_4}),
        .S({1'b0,\buffer_0_reg_184[20]_i_2_n_5 ,\buffer_0_reg_184[20]_i_3_n_5 ,\buffer_0_reg_184[20]_i_4_n_5 }));
  CARRY4 \buffer_0_reg_184_reg[4]_i_1 
       (.CI(\buffer_0_reg_184_reg[0]_i_1_n_5 ),
        .CO({\buffer_0_reg_184_reg[4]_i_1_n_5 ,\buffer_0_reg_184_reg[4]_i_1_n_6 ,\buffer_0_reg_184_reg[4]_i_1_n_7 ,\buffer_0_reg_184_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_184[4]_i_2_n_5 ,\buffer_0_reg_184[4]_i_3_n_5 ,\buffer_0_reg_184[4]_i_4_n_5 ,\buffer_0_reg_184[4]_i_5_n_5 }),
        .O(p_0),
        .S({\buffer_0_reg_184[4]_i_6_n_5 ,\buffer_0_reg_184[4]_i_7_n_5 ,\buffer_0_reg_184[4]_i_8_n_5 ,\buffer_0_reg_184[4]_i_9_n_5 }));
  CARRY4 \buffer_0_reg_184_reg[8]_i_1 
       (.CI(\buffer_0_reg_184_reg[4]_i_1_n_5 ),
        .CO({\buffer_0_reg_184_reg[8]_i_1_n_5 ,\buffer_0_reg_184_reg[8]_i_1_n_6 ,\buffer_0_reg_184_reg[8]_i_1_n_7 ,\buffer_0_reg_184_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_184[8]_i_2_n_5 ,\buffer_0_reg_184[8]_i_3_n_5 ,\buffer_0_reg_184[8]_i_4_n_5 ,\buffer_0_reg_184[8]_i_5_n_5 }),
        .O(p_1),
        .S({\buffer_0_reg_184[8]_i_6_n_5 ,\buffer_0_reg_184[8]_i_7_n_5 ,\buffer_0_reg_184[8]_i_8_n_5 ,\buffer_0_reg_184[8]_i_9_n_5 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[14],q00[14],q00[14],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[2]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_buffer_1_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[3]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:31],tmp_2_reg_574,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'hE)) 
    p_i_1__3
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(kernel_buffer_1_ce0));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_15s_31_1_1_DSP48_3" *) 
module design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_DSP48_3_13
   (O,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    Q,
    ap_clk,
    q00,
    q0,
    \buffer_0_reg_198_reg[23] ,
    \buffer_0_reg_198_reg[23]_0 ,
    \buffer_0_reg_198_reg[23]_1 ,
    buffer_0_reg_198_reg,
    \buffer_0_reg_198_reg[19] ,
    \buffer_0_reg_198_reg[19]_0 ,
    \buffer_0_reg_198_reg[19]_1 ,
    \buffer_0_reg_198_reg[19]_2 ,
    \buffer_0_reg_198_reg[23]_2 ,
    \buffer_0_reg_198_reg[23]_3 ,
    \buffer_0_reg_198_reg[23]_4 );
  output [3:0]O;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  input [3:0]Q;
  input ap_clk;
  input [14:0]q00;
  input [15:0]q0;
  input [3:0]\buffer_0_reg_198_reg[23] ;
  input [12:0]\buffer_0_reg_198_reg[23]_0 ;
  input \buffer_0_reg_198_reg[23]_1 ;
  input [16:0]buffer_0_reg_198_reg;
  input \buffer_0_reg_198_reg[19] ;
  input \buffer_0_reg_198_reg[19]_0 ;
  input \buffer_0_reg_198_reg[19]_1 ;
  input \buffer_0_reg_198_reg[19]_2 ;
  input \buffer_0_reg_198_reg[23]_2 ;
  input \buffer_0_reg_198_reg[23]_3 ;
  input \buffer_0_reg_198_reg[23]_4 ;

  wire [3:0]O;
  wire [3:0]Q;
  wire ap_clk;
  wire \buffer_0_reg_198[0]_i_2_n_5 ;
  wire \buffer_0_reg_198[0]_i_3_n_5 ;
  wire \buffer_0_reg_198[0]_i_4_n_5 ;
  wire \buffer_0_reg_198[0]_i_5_n_5 ;
  wire \buffer_0_reg_198[0]_i_6_n_5 ;
  wire \buffer_0_reg_198[0]_i_7_n_5 ;
  wire \buffer_0_reg_198[0]_i_8_n_5 ;
  wire \buffer_0_reg_198[0]_i_9_n_5 ;
  wire \buffer_0_reg_198[12]_i_2_n_5 ;
  wire \buffer_0_reg_198[12]_i_3_n_5 ;
  wire \buffer_0_reg_198[12]_i_4_n_5 ;
  wire \buffer_0_reg_198[12]_i_5_n_5 ;
  wire \buffer_0_reg_198[12]_i_6_n_5 ;
  wire \buffer_0_reg_198[12]_i_7_n_5 ;
  wire \buffer_0_reg_198[12]_i_8_n_5 ;
  wire \buffer_0_reg_198[12]_i_9_n_5 ;
  wire \buffer_0_reg_198[16]_i_2_n_5 ;
  wire \buffer_0_reg_198[16]_i_3_n_5 ;
  wire \buffer_0_reg_198[16]_i_4_n_5 ;
  wire \buffer_0_reg_198[16]_i_5_n_5 ;
  wire \buffer_0_reg_198[16]_i_6_n_5 ;
  wire \buffer_0_reg_198[16]_i_7_n_5 ;
  wire \buffer_0_reg_198[20]_i_2_n_5 ;
  wire \buffer_0_reg_198[20]_i_3_n_5 ;
  wire \buffer_0_reg_198[20]_i_4_n_5 ;
  wire \buffer_0_reg_198[20]_i_5_n_5 ;
  wire \buffer_0_reg_198[4]_i_2_n_5 ;
  wire \buffer_0_reg_198[4]_i_3_n_5 ;
  wire \buffer_0_reg_198[4]_i_4_n_5 ;
  wire \buffer_0_reg_198[4]_i_5_n_5 ;
  wire \buffer_0_reg_198[4]_i_6_n_5 ;
  wire \buffer_0_reg_198[4]_i_7_n_5 ;
  wire \buffer_0_reg_198[4]_i_8_n_5 ;
  wire \buffer_0_reg_198[4]_i_9_n_5 ;
  wire \buffer_0_reg_198[8]_i_2_n_5 ;
  wire \buffer_0_reg_198[8]_i_3_n_5 ;
  wire \buffer_0_reg_198[8]_i_4_n_5 ;
  wire \buffer_0_reg_198[8]_i_5_n_5 ;
  wire \buffer_0_reg_198[8]_i_6_n_5 ;
  wire \buffer_0_reg_198[8]_i_7_n_5 ;
  wire \buffer_0_reg_198[8]_i_8_n_5 ;
  wire \buffer_0_reg_198[8]_i_9_n_5 ;
  wire [16:0]buffer_0_reg_198_reg;
  wire \buffer_0_reg_198_reg[0]_i_1_n_5 ;
  wire \buffer_0_reg_198_reg[0]_i_1_n_6 ;
  wire \buffer_0_reg_198_reg[0]_i_1_n_7 ;
  wire \buffer_0_reg_198_reg[0]_i_1_n_8 ;
  wire \buffer_0_reg_198_reg[12]_i_1_n_5 ;
  wire \buffer_0_reg_198_reg[12]_i_1_n_6 ;
  wire \buffer_0_reg_198_reg[12]_i_1_n_7 ;
  wire \buffer_0_reg_198_reg[12]_i_1_n_8 ;
  wire \buffer_0_reg_198_reg[16]_i_1_n_5 ;
  wire \buffer_0_reg_198_reg[16]_i_1_n_6 ;
  wire \buffer_0_reg_198_reg[16]_i_1_n_7 ;
  wire \buffer_0_reg_198_reg[16]_i_1_n_8 ;
  wire \buffer_0_reg_198_reg[19] ;
  wire \buffer_0_reg_198_reg[19]_0 ;
  wire \buffer_0_reg_198_reg[19]_1 ;
  wire \buffer_0_reg_198_reg[19]_2 ;
  wire \buffer_0_reg_198_reg[20]_i_1_n_6 ;
  wire \buffer_0_reg_198_reg[20]_i_1_n_7 ;
  wire \buffer_0_reg_198_reg[20]_i_1_n_8 ;
  wire [3:0]\buffer_0_reg_198_reg[23] ;
  wire [12:0]\buffer_0_reg_198_reg[23]_0 ;
  wire \buffer_0_reg_198_reg[23]_1 ;
  wire \buffer_0_reg_198_reg[23]_2 ;
  wire \buffer_0_reg_198_reg[23]_3 ;
  wire \buffer_0_reg_198_reg[23]_4 ;
  wire \buffer_0_reg_198_reg[4]_i_1_n_5 ;
  wire \buffer_0_reg_198_reg[4]_i_1_n_6 ;
  wire \buffer_0_reg_198_reg[4]_i_1_n_7 ;
  wire \buffer_0_reg_198_reg[4]_i_1_n_8 ;
  wire \buffer_0_reg_198_reg[8]_i_1_n_5 ;
  wire \buffer_0_reg_198_reg[8]_i_1_n_6 ;
  wire \buffer_0_reg_198_reg[8]_i_1_n_7 ;
  wire \buffer_0_reg_198_reg[8]_i_1_n_8 ;
  wire kernel_buffer_1_ce0;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire [14:0]q00;
  wire [17:0]tmp_3_reg_604;
  wire [3:3]\NLW_buffer_0_reg_198_reg[20]_i_1_CO_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_198[0]_i_2 
       (.I0(tmp_3_reg_604[3]),
        .I1(\buffer_0_reg_198_reg[23] [0]),
        .I2(\buffer_0_reg_198_reg[23] [1]),
        .I3(\buffer_0_reg_198_reg[23] [3]),
        .I4(\buffer_0_reg_198_reg[23] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_198[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_198[0]_i_3 
       (.I0(tmp_3_reg_604[2]),
        .I1(\buffer_0_reg_198_reg[23] [0]),
        .I2(\buffer_0_reg_198_reg[23] [1]),
        .I3(\buffer_0_reg_198_reg[23] [3]),
        .I4(\buffer_0_reg_198_reg[23] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_198[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_198[0]_i_4 
       (.I0(tmp_3_reg_604[1]),
        .I1(\buffer_0_reg_198_reg[23] [0]),
        .I2(\buffer_0_reg_198_reg[23] [1]),
        .I3(\buffer_0_reg_198_reg[23] [3]),
        .I4(\buffer_0_reg_198_reg[23] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_198[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_198[0]_i_5 
       (.I0(tmp_3_reg_604[0]),
        .I1(\buffer_0_reg_198_reg[23] [0]),
        .I2(\buffer_0_reg_198_reg[23] [1]),
        .I3(\buffer_0_reg_198_reg[23] [3]),
        .I4(\buffer_0_reg_198_reg[23] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_198[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_198[0]_i_6 
       (.I0(tmp_3_reg_604[3]),
        .I1(\buffer_0_reg_198_reg[23]_0 [3]),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(buffer_0_reg_198_reg[3]),
        .O(\buffer_0_reg_198[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_198[0]_i_7 
       (.I0(tmp_3_reg_604[2]),
        .I1(\buffer_0_reg_198_reg[23]_0 [2]),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(buffer_0_reg_198_reg[2]),
        .O(\buffer_0_reg_198[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_198[0]_i_8 
       (.I0(tmp_3_reg_604[1]),
        .I1(\buffer_0_reg_198_reg[23]_0 [1]),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(buffer_0_reg_198_reg[1]),
        .O(\buffer_0_reg_198[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_198[0]_i_9 
       (.I0(tmp_3_reg_604[0]),
        .I1(\buffer_0_reg_198_reg[23]_0 [0]),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(buffer_0_reg_198_reg[0]),
        .O(\buffer_0_reg_198[0]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_198[12]_i_2 
       (.I0(tmp_3_reg_604[15]),
        .I1(\buffer_0_reg_198_reg[23] [0]),
        .I2(\buffer_0_reg_198_reg[23] [1]),
        .I3(\buffer_0_reg_198_reg[23] [3]),
        .I4(\buffer_0_reg_198_reg[23] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_198[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_198[12]_i_3 
       (.I0(tmp_3_reg_604[14]),
        .I1(\buffer_0_reg_198_reg[23] [0]),
        .I2(\buffer_0_reg_198_reg[23] [1]),
        .I3(\buffer_0_reg_198_reg[23] [3]),
        .I4(\buffer_0_reg_198_reg[23] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_198[12]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_198[12]_i_4 
       (.I0(tmp_3_reg_604[13]),
        .I1(\buffer_0_reg_198_reg[23] [0]),
        .I2(\buffer_0_reg_198_reg[23] [1]),
        .I3(\buffer_0_reg_198_reg[23] [3]),
        .I4(\buffer_0_reg_198_reg[23] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_198[12]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_198[12]_i_5 
       (.I0(tmp_3_reg_604[12]),
        .I1(\buffer_0_reg_198_reg[23] [0]),
        .I2(\buffer_0_reg_198_reg[23] [1]),
        .I3(\buffer_0_reg_198_reg[23] [3]),
        .I4(\buffer_0_reg_198_reg[23] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_198[12]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_198[12]_i_6 
       (.I0(tmp_3_reg_604[15]),
        .I1(buffer_0_reg_198_reg[15]),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(\buffer_0_reg_198_reg[23]_0 [12]),
        .O(\buffer_0_reg_198[12]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_198[12]_i_7 
       (.I0(tmp_3_reg_604[14]),
        .I1(buffer_0_reg_198_reg[14]),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(\buffer_0_reg_198_reg[23]_0 [12]),
        .O(\buffer_0_reg_198[12]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_198[12]_i_8 
       (.I0(tmp_3_reg_604[13]),
        .I1(buffer_0_reg_198_reg[13]),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(\buffer_0_reg_198_reg[23]_0 [12]),
        .O(\buffer_0_reg_198[12]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_198[12]_i_9 
       (.I0(tmp_3_reg_604[12]),
        .I1(\buffer_0_reg_198_reg[23]_0 [11]),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(buffer_0_reg_198_reg[12]),
        .O(\buffer_0_reg_198[12]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_198[16]_i_2 
       (.I0(tmp_3_reg_604[17]),
        .I1(\buffer_0_reg_198_reg[23] [0]),
        .I2(\buffer_0_reg_198_reg[23] [1]),
        .I3(\buffer_0_reg_198_reg[23] [3]),
        .I4(\buffer_0_reg_198_reg[23] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_198[16]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_198[16]_i_3 
       (.I0(tmp_3_reg_604[16]),
        .I1(\buffer_0_reg_198_reg[23] [0]),
        .I2(\buffer_0_reg_198_reg[23] [1]),
        .I3(\buffer_0_reg_198_reg[23] [3]),
        .I4(\buffer_0_reg_198_reg[23] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_198[16]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_198[16]_i_4 
       (.I0(tmp_3_reg_604[17]),
        .I1(\buffer_0_reg_198_reg[19]_2 ),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(\buffer_0_reg_198_reg[23]_0 [12]),
        .O(\buffer_0_reg_198[16]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_198[16]_i_5 
       (.I0(tmp_3_reg_604[17]),
        .I1(\buffer_0_reg_198_reg[19]_1 ),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(\buffer_0_reg_198_reg[23]_0 [12]),
        .O(\buffer_0_reg_198[16]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_198[16]_i_6 
       (.I0(tmp_3_reg_604[17]),
        .I1(\buffer_0_reg_198_reg[19]_0 ),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(\buffer_0_reg_198_reg[23]_0 [12]),
        .O(\buffer_0_reg_198[16]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_198[16]_i_7 
       (.I0(tmp_3_reg_604[16]),
        .I1(\buffer_0_reg_198_reg[19] ),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(\buffer_0_reg_198_reg[23]_0 [12]),
        .O(\buffer_0_reg_198[16]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \buffer_0_reg_198[20]_i_2 
       (.I0(\buffer_0_reg_198_reg[23]_0 [12]),
        .I1(\buffer_0_reg_198_reg[23]_1 ),
        .I2(buffer_0_reg_198_reg[16]),
        .I3(tmp_3_reg_604[17]),
        .O(\buffer_0_reg_198[20]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_198[20]_i_3 
       (.I0(tmp_3_reg_604[17]),
        .I1(\buffer_0_reg_198_reg[23]_4 ),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(\buffer_0_reg_198_reg[23]_0 [12]),
        .O(\buffer_0_reg_198[20]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_198[20]_i_4 
       (.I0(tmp_3_reg_604[17]),
        .I1(\buffer_0_reg_198_reg[23]_3 ),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(\buffer_0_reg_198_reg[23]_0 [12]),
        .O(\buffer_0_reg_198[20]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_198[20]_i_5 
       (.I0(tmp_3_reg_604[17]),
        .I1(\buffer_0_reg_198_reg[23]_2 ),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(\buffer_0_reg_198_reg[23]_0 [12]),
        .O(\buffer_0_reg_198[20]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_198[4]_i_2 
       (.I0(tmp_3_reg_604[7]),
        .I1(\buffer_0_reg_198_reg[23] [0]),
        .I2(\buffer_0_reg_198_reg[23] [1]),
        .I3(\buffer_0_reg_198_reg[23] [3]),
        .I4(\buffer_0_reg_198_reg[23] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_198[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_198[4]_i_3 
       (.I0(tmp_3_reg_604[6]),
        .I1(\buffer_0_reg_198_reg[23] [0]),
        .I2(\buffer_0_reg_198_reg[23] [1]),
        .I3(\buffer_0_reg_198_reg[23] [3]),
        .I4(\buffer_0_reg_198_reg[23] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_198[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_198[4]_i_4 
       (.I0(tmp_3_reg_604[5]),
        .I1(\buffer_0_reg_198_reg[23] [0]),
        .I2(\buffer_0_reg_198_reg[23] [1]),
        .I3(\buffer_0_reg_198_reg[23] [3]),
        .I4(\buffer_0_reg_198_reg[23] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_198[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_198[4]_i_5 
       (.I0(tmp_3_reg_604[4]),
        .I1(\buffer_0_reg_198_reg[23] [0]),
        .I2(\buffer_0_reg_198_reg[23] [1]),
        .I3(\buffer_0_reg_198_reg[23] [3]),
        .I4(\buffer_0_reg_198_reg[23] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_198[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_198[4]_i_6 
       (.I0(tmp_3_reg_604[7]),
        .I1(\buffer_0_reg_198_reg[23]_0 [7]),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(buffer_0_reg_198_reg[7]),
        .O(\buffer_0_reg_198[4]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_198[4]_i_7 
       (.I0(tmp_3_reg_604[6]),
        .I1(\buffer_0_reg_198_reg[23]_0 [6]),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(buffer_0_reg_198_reg[6]),
        .O(\buffer_0_reg_198[4]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_198[4]_i_8 
       (.I0(tmp_3_reg_604[5]),
        .I1(\buffer_0_reg_198_reg[23]_0 [5]),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(buffer_0_reg_198_reg[5]),
        .O(\buffer_0_reg_198[4]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_198[4]_i_9 
       (.I0(tmp_3_reg_604[4]),
        .I1(\buffer_0_reg_198_reg[23]_0 [4]),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(buffer_0_reg_198_reg[4]),
        .O(\buffer_0_reg_198[4]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_198[8]_i_2 
       (.I0(tmp_3_reg_604[11]),
        .I1(\buffer_0_reg_198_reg[23] [0]),
        .I2(\buffer_0_reg_198_reg[23] [1]),
        .I3(\buffer_0_reg_198_reg[23] [3]),
        .I4(\buffer_0_reg_198_reg[23] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_198[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_198[8]_i_3 
       (.I0(tmp_3_reg_604[10]),
        .I1(\buffer_0_reg_198_reg[23] [0]),
        .I2(\buffer_0_reg_198_reg[23] [1]),
        .I3(\buffer_0_reg_198_reg[23] [3]),
        .I4(\buffer_0_reg_198_reg[23] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_198[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_198[8]_i_4 
       (.I0(tmp_3_reg_604[9]),
        .I1(\buffer_0_reg_198_reg[23] [0]),
        .I2(\buffer_0_reg_198_reg[23] [1]),
        .I3(\buffer_0_reg_198_reg[23] [3]),
        .I4(\buffer_0_reg_198_reg[23] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_198[8]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_198[8]_i_5 
       (.I0(tmp_3_reg_604[8]),
        .I1(\buffer_0_reg_198_reg[23] [0]),
        .I2(\buffer_0_reg_198_reg[23] [1]),
        .I3(\buffer_0_reg_198_reg[23] [3]),
        .I4(\buffer_0_reg_198_reg[23] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_198[8]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_198[8]_i_6 
       (.I0(tmp_3_reg_604[11]),
        .I1(\buffer_0_reg_198_reg[23]_0 [10]),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(buffer_0_reg_198_reg[11]),
        .O(\buffer_0_reg_198[8]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_198[8]_i_7 
       (.I0(tmp_3_reg_604[10]),
        .I1(\buffer_0_reg_198_reg[23]_0 [12]),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(buffer_0_reg_198_reg[10]),
        .O(\buffer_0_reg_198[8]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_198[8]_i_8 
       (.I0(tmp_3_reg_604[9]),
        .I1(\buffer_0_reg_198_reg[23]_0 [9]),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(buffer_0_reg_198_reg[9]),
        .O(\buffer_0_reg_198[8]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_198[8]_i_9 
       (.I0(tmp_3_reg_604[8]),
        .I1(\buffer_0_reg_198_reg[23]_0 [8]),
        .I2(\buffer_0_reg_198_reg[23]_1 ),
        .I3(buffer_0_reg_198_reg[8]),
        .O(\buffer_0_reg_198[8]_i_9_n_5 ));
  CARRY4 \buffer_0_reg_198_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\buffer_0_reg_198_reg[0]_i_1_n_5 ,\buffer_0_reg_198_reg[0]_i_1_n_6 ,\buffer_0_reg_198_reg[0]_i_1_n_7 ,\buffer_0_reg_198_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_198[0]_i_2_n_5 ,\buffer_0_reg_198[0]_i_3_n_5 ,\buffer_0_reg_198[0]_i_4_n_5 ,\buffer_0_reg_198[0]_i_5_n_5 }),
        .O(O),
        .S({\buffer_0_reg_198[0]_i_6_n_5 ,\buffer_0_reg_198[0]_i_7_n_5 ,\buffer_0_reg_198[0]_i_8_n_5 ,\buffer_0_reg_198[0]_i_9_n_5 }));
  CARRY4 \buffer_0_reg_198_reg[12]_i_1 
       (.CI(\buffer_0_reg_198_reg[8]_i_1_n_5 ),
        .CO({\buffer_0_reg_198_reg[12]_i_1_n_5 ,\buffer_0_reg_198_reg[12]_i_1_n_6 ,\buffer_0_reg_198_reg[12]_i_1_n_7 ,\buffer_0_reg_198_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_198[12]_i_2_n_5 ,\buffer_0_reg_198[12]_i_3_n_5 ,\buffer_0_reg_198[12]_i_4_n_5 ,\buffer_0_reg_198[12]_i_5_n_5 }),
        .O(p_2),
        .S({\buffer_0_reg_198[12]_i_6_n_5 ,\buffer_0_reg_198[12]_i_7_n_5 ,\buffer_0_reg_198[12]_i_8_n_5 ,\buffer_0_reg_198[12]_i_9_n_5 }));
  CARRY4 \buffer_0_reg_198_reg[16]_i_1 
       (.CI(\buffer_0_reg_198_reg[12]_i_1_n_5 ),
        .CO({\buffer_0_reg_198_reg[16]_i_1_n_5 ,\buffer_0_reg_198_reg[16]_i_1_n_6 ,\buffer_0_reg_198_reg[16]_i_1_n_7 ,\buffer_0_reg_198_reg[16]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_198[16]_i_2_n_5 ,\buffer_0_reg_198[16]_i_2_n_5 ,\buffer_0_reg_198[16]_i_2_n_5 ,\buffer_0_reg_198[16]_i_3_n_5 }),
        .O(p_3),
        .S({\buffer_0_reg_198[16]_i_4_n_5 ,\buffer_0_reg_198[16]_i_5_n_5 ,\buffer_0_reg_198[16]_i_6_n_5 ,\buffer_0_reg_198[16]_i_7_n_5 }));
  CARRY4 \buffer_0_reg_198_reg[20]_i_1 
       (.CI(\buffer_0_reg_198_reg[16]_i_1_n_5 ),
        .CO({\NLW_buffer_0_reg_198_reg[20]_i_1_CO_UNCONNECTED [3],\buffer_0_reg_198_reg[20]_i_1_n_6 ,\buffer_0_reg_198_reg[20]_i_1_n_7 ,\buffer_0_reg_198_reg[20]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buffer_0_reg_198[16]_i_2_n_5 ,\buffer_0_reg_198[16]_i_2_n_5 ,\buffer_0_reg_198[16]_i_2_n_5 }),
        .O(p_4),
        .S({\buffer_0_reg_198[20]_i_2_n_5 ,\buffer_0_reg_198[20]_i_3_n_5 ,\buffer_0_reg_198[20]_i_4_n_5 ,\buffer_0_reg_198[20]_i_5_n_5 }));
  CARRY4 \buffer_0_reg_198_reg[4]_i_1 
       (.CI(\buffer_0_reg_198_reg[0]_i_1_n_5 ),
        .CO({\buffer_0_reg_198_reg[4]_i_1_n_5 ,\buffer_0_reg_198_reg[4]_i_1_n_6 ,\buffer_0_reg_198_reg[4]_i_1_n_7 ,\buffer_0_reg_198_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_198[4]_i_2_n_5 ,\buffer_0_reg_198[4]_i_3_n_5 ,\buffer_0_reg_198[4]_i_4_n_5 ,\buffer_0_reg_198[4]_i_5_n_5 }),
        .O(p_0),
        .S({\buffer_0_reg_198[4]_i_6_n_5 ,\buffer_0_reg_198[4]_i_7_n_5 ,\buffer_0_reg_198[4]_i_8_n_5 ,\buffer_0_reg_198[4]_i_9_n_5 }));
  CARRY4 \buffer_0_reg_198_reg[8]_i_1 
       (.CI(\buffer_0_reg_198_reg[4]_i_1_n_5 ),
        .CO({\buffer_0_reg_198_reg[8]_i_1_n_5 ,\buffer_0_reg_198_reg[8]_i_1_n_6 ,\buffer_0_reg_198_reg[8]_i_1_n_7 ,\buffer_0_reg_198_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_198[8]_i_2_n_5 ,\buffer_0_reg_198[8]_i_3_n_5 ,\buffer_0_reg_198[8]_i_4_n_5 ,\buffer_0_reg_198[8]_i_5_n_5 }),
        .O(p_1),
        .S({\buffer_0_reg_198[8]_i_6_n_5 ,\buffer_0_reg_198[8]_i_7_n_5 ,\buffer_0_reg_198[8]_i_8_n_5 ,\buffer_0_reg_198[8]_i_9_n_5 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0[15],q0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[14],q00[14],q00[14],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[2]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(kernel_buffer_1_ce0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[3]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:31],tmp_3_reg_604,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'hE)) 
    p_i_1__1
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(kernel_buffer_1_ce0));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_32_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_32_1_1
   (O,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    Q,
    ap_clk,
    q0,
    q00,
    \buffer_0_reg_200_reg[22] ,
    \buffer_0_reg_200_reg[22]_0 ,
    \buffer_0_reg_200_reg[22]_1 ,
    buffer_0_reg_200_reg,
    \buffer_0_reg_200_reg[19] ,
    \buffer_0_reg_200_reg[19]_0 ,
    \buffer_0_reg_200_reg[19]_1 ,
    \buffer_0_reg_200_reg[19]_2 ,
    \buffer_0_reg_200_reg[22]_2 ,
    \buffer_0_reg_200_reg[22]_3 );
  output [3:0]O;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [2:0]p_3;
  input [3:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [15:0]q00;
  input [3:0]\buffer_0_reg_200_reg[22] ;
  input [13:0]\buffer_0_reg_200_reg[22]_0 ;
  input \buffer_0_reg_200_reg[22]_1 ;
  input [16:0]buffer_0_reg_200_reg;
  input \buffer_0_reg_200_reg[19] ;
  input \buffer_0_reg_200_reg[19]_0 ;
  input \buffer_0_reg_200_reg[19]_1 ;
  input \buffer_0_reg_200_reg[19]_2 ;
  input \buffer_0_reg_200_reg[22]_2 ;
  input \buffer_0_reg_200_reg[22]_3 ;

  wire [3:0]O;
  wire [3:0]Q;
  wire ap_clk;
  wire [16:0]buffer_0_reg_200_reg;
  wire \buffer_0_reg_200_reg[19] ;
  wire \buffer_0_reg_200_reg[19]_0 ;
  wire \buffer_0_reg_200_reg[19]_1 ;
  wire \buffer_0_reg_200_reg[19]_2 ;
  wire [3:0]\buffer_0_reg_200_reg[22] ;
  wire [13:0]\buffer_0_reg_200_reg[22]_0 ;
  wire \buffer_0_reg_200_reg[22]_1 ;
  wire \buffer_0_reg_200_reg[22]_2 ;
  wire \buffer_0_reg_200_reg[22]_3 ;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire [2:0]p_3;
  wire [15:0]q0;
  wire [15:0]q00;

  design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2 network_mul_mul_16s_16s_32_1_1_DSP48_2_U
       (.O(O),
        .Q(Q),
        .ap_clk(ap_clk),
        .buffer_0_reg_200_reg(buffer_0_reg_200_reg),
        .\buffer_0_reg_200_reg[19] (\buffer_0_reg_200_reg[19] ),
        .\buffer_0_reg_200_reg[19]_0 (\buffer_0_reg_200_reg[19]_0 ),
        .\buffer_0_reg_200_reg[19]_1 (\buffer_0_reg_200_reg[19]_1 ),
        .\buffer_0_reg_200_reg[19]_2 (\buffer_0_reg_200_reg[19]_2 ),
        .\buffer_0_reg_200_reg[22] (\buffer_0_reg_200_reg[22] ),
        .\buffer_0_reg_200_reg[22]_0 (\buffer_0_reg_200_reg[22]_0 ),
        .\buffer_0_reg_200_reg[22]_1 (\buffer_0_reg_200_reg[22]_1 ),
        .\buffer_0_reg_200_reg[22]_2 (\buffer_0_reg_200_reg[22]_2 ),
        .\buffer_0_reg_200_reg[22]_3 (\buffer_0_reg_200_reg[22]_3 ),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .q0(q0),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_32_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_15
   (O,
    p,
    p_0,
    p_1,
    Q,
    ap_clk,
    q0,
    q00,
    zext_ln37_10_fu_469_p1,
    buffer_1_reg_261_reg,
    output_r_d0);
  output [3:0]O;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  input [3:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [14:0]q00;
  input [1:0]zext_ln37_10_fu_469_p1;
  input [15:0]buffer_1_reg_261_reg;
  input [15:0]output_r_d0;

  wire [3:0]O;
  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]buffer_1_reg_261_reg;
  wire [15:0]output_r_d0;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [15:0]q0;
  wire [14:0]q00;
  wire [1:0]zext_ln37_10_fu_469_p1;

  design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2_16 network_mul_mul_16s_16s_32_1_1_DSP48_2_U
       (.O(O),
        .Q(Q),
        .ap_clk(ap_clk),
        .buffer_1_reg_261_reg(buffer_1_reg_261_reg),
        .output_r_d0(output_r_d0),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .q0(q0),
        .q00(q00),
        .zext_ln37_10_fu_469_p1(zext_ln37_10_fu_469_p1));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_32_1_1" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_18
   (O,
    p,
    p_0,
    p_1,
    Q,
    ap_clk,
    q0,
    q00,
    buffer_1_reg_257_reg,
    zext_ln37_17_fu_461_p1,
    grp_depthwise_conv2d_fix_1_fu_473_output_r_d0);
  output [3:0]O;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  input [3:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [14:0]q00;
  input [15:0]buffer_1_reg_257_reg;
  input [1:0]zext_ln37_17_fu_461_p1;
  input [15:0]grp_depthwise_conv2d_fix_1_fu_473_output_r_d0;

  wire [3:0]O;
  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]buffer_1_reg_257_reg;
  wire [15:0]grp_depthwise_conv2d_fix_1_fu_473_output_r_d0;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [15:0]q0;
  wire [14:0]q00;
  wire [1:0]zext_ln37_17_fu_461_p1;

  design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2_19 network_mul_mul_16s_16s_32_1_1_DSP48_2_U
       (.O(O),
        .Q(Q),
        .ap_clk(ap_clk),
        .buffer_1_reg_257_reg(buffer_1_reg_257_reg),
        .grp_depthwise_conv2d_fix_1_fu_473_output_r_d0(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .q0(q0),
        .q00(q00),
        .zext_ln37_17_fu_461_p1(zext_ln37_17_fu_461_p1));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_32_1_1_DSP48_2" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2
   (O,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    Q,
    ap_clk,
    q0,
    q00,
    \buffer_0_reg_200_reg[22] ,
    \buffer_0_reg_200_reg[22]_0 ,
    \buffer_0_reg_200_reg[22]_1 ,
    buffer_0_reg_200_reg,
    \buffer_0_reg_200_reg[19] ,
    \buffer_0_reg_200_reg[19]_0 ,
    \buffer_0_reg_200_reg[19]_1 ,
    \buffer_0_reg_200_reg[19]_2 ,
    \buffer_0_reg_200_reg[22]_2 ,
    \buffer_0_reg_200_reg[22]_3 );
  output [3:0]O;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [2:0]p_4;
  input [3:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [15:0]q00;
  input [3:0]\buffer_0_reg_200_reg[22] ;
  input [13:0]\buffer_0_reg_200_reg[22]_0 ;
  input \buffer_0_reg_200_reg[22]_1 ;
  input [16:0]buffer_0_reg_200_reg;
  input \buffer_0_reg_200_reg[19] ;
  input \buffer_0_reg_200_reg[19]_0 ;
  input \buffer_0_reg_200_reg[19]_1 ;
  input \buffer_0_reg_200_reg[19]_2 ;
  input \buffer_0_reg_200_reg[22]_2 ;
  input \buffer_0_reg_200_reg[22]_3 ;

  wire [3:0]O;
  wire [3:0]Q;
  wire ap_clk;
  wire \buffer_0_reg_200[0]_i_2_n_5 ;
  wire \buffer_0_reg_200[0]_i_3_n_5 ;
  wire \buffer_0_reg_200[0]_i_4_n_5 ;
  wire \buffer_0_reg_200[0]_i_5_n_5 ;
  wire \buffer_0_reg_200[0]_i_6_n_5 ;
  wire \buffer_0_reg_200[0]_i_7_n_5 ;
  wire \buffer_0_reg_200[0]_i_8_n_5 ;
  wire \buffer_0_reg_200[0]_i_9_n_5 ;
  wire \buffer_0_reg_200[12]_i_2_n_5 ;
  wire \buffer_0_reg_200[12]_i_3_n_5 ;
  wire \buffer_0_reg_200[12]_i_4_n_5 ;
  wire \buffer_0_reg_200[12]_i_5_n_5 ;
  wire \buffer_0_reg_200[12]_i_6_n_5 ;
  wire \buffer_0_reg_200[12]_i_7_n_5 ;
  wire \buffer_0_reg_200[12]_i_8_n_5 ;
  wire \buffer_0_reg_200[12]_i_9_n_5 ;
  wire \buffer_0_reg_200[16]_i_2_n_5 ;
  wire \buffer_0_reg_200[16]_i_3_n_5 ;
  wire \buffer_0_reg_200[16]_i_4_n_5 ;
  wire \buffer_0_reg_200[16]_i_5_n_5 ;
  wire \buffer_0_reg_200[16]_i_6_n_5 ;
  wire \buffer_0_reg_200[16]_i_7_n_5 ;
  wire \buffer_0_reg_200[16]_i_8_n_5 ;
  wire \buffer_0_reg_200[20]_i_2_n_5 ;
  wire \buffer_0_reg_200[20]_i_3_n_5 ;
  wire \buffer_0_reg_200[20]_i_4_n_5 ;
  wire \buffer_0_reg_200[4]_i_2_n_5 ;
  wire \buffer_0_reg_200[4]_i_3_n_5 ;
  wire \buffer_0_reg_200[4]_i_4_n_5 ;
  wire \buffer_0_reg_200[4]_i_5_n_5 ;
  wire \buffer_0_reg_200[4]_i_6_n_5 ;
  wire \buffer_0_reg_200[4]_i_7_n_5 ;
  wire \buffer_0_reg_200[4]_i_8_n_5 ;
  wire \buffer_0_reg_200[4]_i_9_n_5 ;
  wire \buffer_0_reg_200[8]_i_2_n_5 ;
  wire \buffer_0_reg_200[8]_i_3_n_5 ;
  wire \buffer_0_reg_200[8]_i_4_n_5 ;
  wire \buffer_0_reg_200[8]_i_5_n_5 ;
  wire \buffer_0_reg_200[8]_i_6_n_5 ;
  wire \buffer_0_reg_200[8]_i_7_n_5 ;
  wire \buffer_0_reg_200[8]_i_8_n_5 ;
  wire \buffer_0_reg_200[8]_i_9_n_5 ;
  wire [16:0]buffer_0_reg_200_reg;
  wire \buffer_0_reg_200_reg[0]_i_1_n_5 ;
  wire \buffer_0_reg_200_reg[0]_i_1_n_6 ;
  wire \buffer_0_reg_200_reg[0]_i_1_n_7 ;
  wire \buffer_0_reg_200_reg[0]_i_1_n_8 ;
  wire \buffer_0_reg_200_reg[12]_i_1_n_5 ;
  wire \buffer_0_reg_200_reg[12]_i_1_n_6 ;
  wire \buffer_0_reg_200_reg[12]_i_1_n_7 ;
  wire \buffer_0_reg_200_reg[12]_i_1_n_8 ;
  wire \buffer_0_reg_200_reg[16]_i_1_n_5 ;
  wire \buffer_0_reg_200_reg[16]_i_1_n_6 ;
  wire \buffer_0_reg_200_reg[16]_i_1_n_7 ;
  wire \buffer_0_reg_200_reg[16]_i_1_n_8 ;
  wire \buffer_0_reg_200_reg[19] ;
  wire \buffer_0_reg_200_reg[19]_0 ;
  wire \buffer_0_reg_200_reg[19]_1 ;
  wire \buffer_0_reg_200_reg[19]_2 ;
  wire \buffer_0_reg_200_reg[20]_i_1_n_7 ;
  wire \buffer_0_reg_200_reg[20]_i_1_n_8 ;
  wire [3:0]\buffer_0_reg_200_reg[22] ;
  wire [13:0]\buffer_0_reg_200_reg[22]_0 ;
  wire \buffer_0_reg_200_reg[22]_1 ;
  wire \buffer_0_reg_200_reg[22]_2 ;
  wire \buffer_0_reg_200_reg[22]_3 ;
  wire \buffer_0_reg_200_reg[4]_i_1_n_5 ;
  wire \buffer_0_reg_200_reg[4]_i_1_n_6 ;
  wire \buffer_0_reg_200_reg[4]_i_1_n_7 ;
  wire \buffer_0_reg_200_reg[4]_i_1_n_8 ;
  wire \buffer_0_reg_200_reg[8]_i_1_n_5 ;
  wire \buffer_0_reg_200_reg[8]_i_1_n_6 ;
  wire \buffer_0_reg_200_reg[8]_i_1_n_7 ;
  wire \buffer_0_reg_200_reg[8]_i_1_n_8 ;
  wire kernel_buffer_1_ce0;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [2:0]p_4;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire [15:0]q00;
  wire [18:0]trunc_ln3_reg_606;
  wire [3:2]\NLW_buffer_0_reg_200_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_buffer_0_reg_200_reg[20]_i_1_O_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[0]_i_2 
       (.I0(trunc_ln3_reg_606[3]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[0]_i_3 
       (.I0(trunc_ln3_reg_606[2]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[0]_i_4 
       (.I0(trunc_ln3_reg_606[1]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[0]_i_5 
       (.I0(trunc_ln3_reg_606[0]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_200[0]_i_6 
       (.I0(trunc_ln3_reg_606[3]),
        .I1(\buffer_0_reg_200_reg[22]_0 [3]),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(buffer_0_reg_200_reg[3]),
        .O(\buffer_0_reg_200[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_200[0]_i_7 
       (.I0(trunc_ln3_reg_606[2]),
        .I1(\buffer_0_reg_200_reg[22]_0 [2]),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(buffer_0_reg_200_reg[2]),
        .O(\buffer_0_reg_200[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_200[0]_i_8 
       (.I0(trunc_ln3_reg_606[1]),
        .I1(\buffer_0_reg_200_reg[22]_0 [1]),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(buffer_0_reg_200_reg[1]),
        .O(\buffer_0_reg_200[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_200[0]_i_9 
       (.I0(trunc_ln3_reg_606[0]),
        .I1(\buffer_0_reg_200_reg[22]_0 [0]),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(buffer_0_reg_200_reg[0]),
        .O(\buffer_0_reg_200[0]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[12]_i_2 
       (.I0(trunc_ln3_reg_606[15]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[12]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[12]_i_3 
       (.I0(trunc_ln3_reg_606[14]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[12]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[12]_i_4 
       (.I0(trunc_ln3_reg_606[13]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[12]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[12]_i_5 
       (.I0(trunc_ln3_reg_606[12]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[12]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_200[12]_i_6 
       (.I0(trunc_ln3_reg_606[15]),
        .I1(buffer_0_reg_200_reg[15]),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(\buffer_0_reg_200_reg[22]_0 [13]),
        .O(\buffer_0_reg_200[12]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_200[12]_i_7 
       (.I0(trunc_ln3_reg_606[14]),
        .I1(buffer_0_reg_200_reg[14]),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(\buffer_0_reg_200_reg[22]_0 [13]),
        .O(\buffer_0_reg_200[12]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_200[12]_i_8 
       (.I0(trunc_ln3_reg_606[13]),
        .I1(\buffer_0_reg_200_reg[22]_0 [13]),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(buffer_0_reg_200_reg[13]),
        .O(\buffer_0_reg_200[12]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_200[12]_i_9 
       (.I0(trunc_ln3_reg_606[12]),
        .I1(\buffer_0_reg_200_reg[22]_0 [12]),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(buffer_0_reg_200_reg[12]),
        .O(\buffer_0_reg_200[12]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[16]_i_2 
       (.I0(trunc_ln3_reg_606[18]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[16]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[16]_i_3 
       (.I0(trunc_ln3_reg_606[17]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[16]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[16]_i_4 
       (.I0(trunc_ln3_reg_606[16]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[16]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_200[16]_i_5 
       (.I0(trunc_ln3_reg_606[18]),
        .I1(\buffer_0_reg_200_reg[19]_2 ),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(\buffer_0_reg_200_reg[22]_0 [13]),
        .O(\buffer_0_reg_200[16]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_200[16]_i_6 
       (.I0(trunc_ln3_reg_606[18]),
        .I1(\buffer_0_reg_200_reg[19]_1 ),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(\buffer_0_reg_200_reg[22]_0 [13]),
        .O(\buffer_0_reg_200[16]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_200[16]_i_7 
       (.I0(trunc_ln3_reg_606[17]),
        .I1(\buffer_0_reg_200_reg[19]_0 ),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(\buffer_0_reg_200_reg[22]_0 [13]),
        .O(\buffer_0_reg_200[16]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_200[16]_i_8 
       (.I0(trunc_ln3_reg_606[16]),
        .I1(\buffer_0_reg_200_reg[19] ),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(\buffer_0_reg_200_reg[22]_0 [13]),
        .O(\buffer_0_reg_200[16]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \buffer_0_reg_200[20]_i_2 
       (.I0(\buffer_0_reg_200_reg[22]_0 [13]),
        .I1(\buffer_0_reg_200_reg[22]_1 ),
        .I2(buffer_0_reg_200_reg[16]),
        .I3(trunc_ln3_reg_606[18]),
        .O(\buffer_0_reg_200[20]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_200[20]_i_3 
       (.I0(trunc_ln3_reg_606[18]),
        .I1(\buffer_0_reg_200_reg[22]_3 ),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(\buffer_0_reg_200_reg[22]_0 [13]),
        .O(\buffer_0_reg_200[20]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \buffer_0_reg_200[20]_i_4 
       (.I0(trunc_ln3_reg_606[18]),
        .I1(\buffer_0_reg_200_reg[22]_2 ),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(\buffer_0_reg_200_reg[22]_0 [13]),
        .O(\buffer_0_reg_200[20]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[4]_i_2 
       (.I0(trunc_ln3_reg_606[7]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[4]_i_3 
       (.I0(trunc_ln3_reg_606[6]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[4]_i_4 
       (.I0(trunc_ln3_reg_606[5]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[4]_i_5 
       (.I0(trunc_ln3_reg_606[4]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_200[4]_i_6 
       (.I0(trunc_ln3_reg_606[7]),
        .I1(\buffer_0_reg_200_reg[22]_0 [7]),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(buffer_0_reg_200_reg[7]),
        .O(\buffer_0_reg_200[4]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_200[4]_i_7 
       (.I0(trunc_ln3_reg_606[6]),
        .I1(\buffer_0_reg_200_reg[22]_0 [6]),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(buffer_0_reg_200_reg[6]),
        .O(\buffer_0_reg_200[4]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_200[4]_i_8 
       (.I0(trunc_ln3_reg_606[5]),
        .I1(\buffer_0_reg_200_reg[22]_0 [5]),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(buffer_0_reg_200_reg[5]),
        .O(\buffer_0_reg_200[4]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_200[4]_i_9 
       (.I0(trunc_ln3_reg_606[4]),
        .I1(\buffer_0_reg_200_reg[22]_0 [4]),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(buffer_0_reg_200_reg[4]),
        .O(\buffer_0_reg_200[4]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[8]_i_2 
       (.I0(trunc_ln3_reg_606[11]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[8]_i_3 
       (.I0(trunc_ln3_reg_606[10]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[8]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[8]_i_4 
       (.I0(trunc_ln3_reg_606[9]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[8]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h20000000AAAAAAAA)) 
    \buffer_0_reg_200[8]_i_5 
       (.I0(trunc_ln3_reg_606[8]),
        .I1(\buffer_0_reg_200_reg[22] [0]),
        .I2(\buffer_0_reg_200_reg[22] [1]),
        .I3(\buffer_0_reg_200_reg[22] [3]),
        .I4(\buffer_0_reg_200_reg[22] [2]),
        .I5(Q[1]),
        .O(\buffer_0_reg_200[8]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_200[8]_i_6 
       (.I0(trunc_ln3_reg_606[11]),
        .I1(\buffer_0_reg_200_reg[22]_0 [11]),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(buffer_0_reg_200_reg[11]),
        .O(\buffer_0_reg_200[8]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_200[8]_i_7 
       (.I0(trunc_ln3_reg_606[10]),
        .I1(\buffer_0_reg_200_reg[22]_0 [10]),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(buffer_0_reg_200_reg[10]),
        .O(\buffer_0_reg_200[8]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_200[8]_i_8 
       (.I0(trunc_ln3_reg_606[9]),
        .I1(\buffer_0_reg_200_reg[22]_0 [9]),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(buffer_0_reg_200_reg[9]),
        .O(\buffer_0_reg_200[8]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hC5CA)) 
    \buffer_0_reg_200[8]_i_9 
       (.I0(trunc_ln3_reg_606[8]),
        .I1(\buffer_0_reg_200_reg[22]_0 [8]),
        .I2(\buffer_0_reg_200_reg[22]_1 ),
        .I3(buffer_0_reg_200_reg[8]),
        .O(\buffer_0_reg_200[8]_i_9_n_5 ));
  CARRY4 \buffer_0_reg_200_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\buffer_0_reg_200_reg[0]_i_1_n_5 ,\buffer_0_reg_200_reg[0]_i_1_n_6 ,\buffer_0_reg_200_reg[0]_i_1_n_7 ,\buffer_0_reg_200_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_200[0]_i_2_n_5 ,\buffer_0_reg_200[0]_i_3_n_5 ,\buffer_0_reg_200[0]_i_4_n_5 ,\buffer_0_reg_200[0]_i_5_n_5 }),
        .O(O),
        .S({\buffer_0_reg_200[0]_i_6_n_5 ,\buffer_0_reg_200[0]_i_7_n_5 ,\buffer_0_reg_200[0]_i_8_n_5 ,\buffer_0_reg_200[0]_i_9_n_5 }));
  CARRY4 \buffer_0_reg_200_reg[12]_i_1 
       (.CI(\buffer_0_reg_200_reg[8]_i_1_n_5 ),
        .CO({\buffer_0_reg_200_reg[12]_i_1_n_5 ,\buffer_0_reg_200_reg[12]_i_1_n_6 ,\buffer_0_reg_200_reg[12]_i_1_n_7 ,\buffer_0_reg_200_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_200[12]_i_2_n_5 ,\buffer_0_reg_200[12]_i_3_n_5 ,\buffer_0_reg_200[12]_i_4_n_5 ,\buffer_0_reg_200[12]_i_5_n_5 }),
        .O(p_2),
        .S({\buffer_0_reg_200[12]_i_6_n_5 ,\buffer_0_reg_200[12]_i_7_n_5 ,\buffer_0_reg_200[12]_i_8_n_5 ,\buffer_0_reg_200[12]_i_9_n_5 }));
  CARRY4 \buffer_0_reg_200_reg[16]_i_1 
       (.CI(\buffer_0_reg_200_reg[12]_i_1_n_5 ),
        .CO({\buffer_0_reg_200_reg[16]_i_1_n_5 ,\buffer_0_reg_200_reg[16]_i_1_n_6 ,\buffer_0_reg_200_reg[16]_i_1_n_7 ,\buffer_0_reg_200_reg[16]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_200[16]_i_2_n_5 ,\buffer_0_reg_200[16]_i_2_n_5 ,\buffer_0_reg_200[16]_i_3_n_5 ,\buffer_0_reg_200[16]_i_4_n_5 }),
        .O(p_3),
        .S({\buffer_0_reg_200[16]_i_5_n_5 ,\buffer_0_reg_200[16]_i_6_n_5 ,\buffer_0_reg_200[16]_i_7_n_5 ,\buffer_0_reg_200[16]_i_8_n_5 }));
  CARRY4 \buffer_0_reg_200_reg[20]_i_1 
       (.CI(\buffer_0_reg_200_reg[16]_i_1_n_5 ),
        .CO({\NLW_buffer_0_reg_200_reg[20]_i_1_CO_UNCONNECTED [3:2],\buffer_0_reg_200_reg[20]_i_1_n_7 ,\buffer_0_reg_200_reg[20]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\buffer_0_reg_200[16]_i_2_n_5 ,\buffer_0_reg_200[16]_i_2_n_5 }),
        .O({\NLW_buffer_0_reg_200_reg[20]_i_1_O_UNCONNECTED [3],p_4}),
        .S({1'b0,\buffer_0_reg_200[20]_i_2_n_5 ,\buffer_0_reg_200[20]_i_3_n_5 ,\buffer_0_reg_200[20]_i_4_n_5 }));
  CARRY4 \buffer_0_reg_200_reg[4]_i_1 
       (.CI(\buffer_0_reg_200_reg[0]_i_1_n_5 ),
        .CO({\buffer_0_reg_200_reg[4]_i_1_n_5 ,\buffer_0_reg_200_reg[4]_i_1_n_6 ,\buffer_0_reg_200_reg[4]_i_1_n_7 ,\buffer_0_reg_200_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_200[4]_i_2_n_5 ,\buffer_0_reg_200[4]_i_3_n_5 ,\buffer_0_reg_200[4]_i_4_n_5 ,\buffer_0_reg_200[4]_i_5_n_5 }),
        .O(p_0),
        .S({\buffer_0_reg_200[4]_i_6_n_5 ,\buffer_0_reg_200[4]_i_7_n_5 ,\buffer_0_reg_200[4]_i_8_n_5 ,\buffer_0_reg_200[4]_i_9_n_5 }));
  CARRY4 \buffer_0_reg_200_reg[8]_i_1 
       (.CI(\buffer_0_reg_200_reg[4]_i_1_n_5 ),
        .CO({\buffer_0_reg_200_reg[8]_i_1_n_5 ,\buffer_0_reg_200_reg[8]_i_1_n_6 ,\buffer_0_reg_200_reg[8]_i_1_n_7 ,\buffer_0_reg_200_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_0_reg_200[8]_i_2_n_5 ,\buffer_0_reg_200[8]_i_3_n_5 ,\buffer_0_reg_200[8]_i_4_n_5 ,\buffer_0_reg_200[8]_i_5_n_5 }),
        .O(p_1),
        .S({\buffer_0_reg_200[8]_i_6_n_5 ,\buffer_0_reg_200[8]_i_7_n_5 ,\buffer_0_reg_200[8]_i_8_n_5 ,\buffer_0_reg_200[8]_i_9_n_5 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00[15],q00}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(kernel_buffer_1_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[2]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[3]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],trunc_ln3_reg_606,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'hE)) 
    p_i_1__2
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(kernel_buffer_1_ce0));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_32_1_1_DSP48_2" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2_16
   (O,
    p_0,
    p_1,
    p_2,
    Q,
    ap_clk,
    q0,
    q00,
    zext_ln37_10_fu_469_p1,
    buffer_1_reg_261_reg,
    output_r_d0);
  output [3:0]O;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  input [3:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [14:0]q00;
  input [1:0]zext_ln37_10_fu_469_p1;
  input [15:0]buffer_1_reg_261_reg;
  input [15:0]output_r_d0;

  wire [3:0]O;
  wire [3:0]Q;
  wire ap_clk;
  wire \buffer_1_reg_261[0]_i_10_n_5 ;
  wire \buffer_1_reg_261[0]_i_3_n_5 ;
  wire \buffer_1_reg_261[0]_i_4_n_5 ;
  wire \buffer_1_reg_261[0]_i_5_n_5 ;
  wire \buffer_1_reg_261[0]_i_6_n_5 ;
  wire \buffer_1_reg_261[0]_i_7_n_5 ;
  wire \buffer_1_reg_261[0]_i_8_n_5 ;
  wire \buffer_1_reg_261[0]_i_9_n_5 ;
  wire \buffer_1_reg_261[12]_i_2_n_5 ;
  wire \buffer_1_reg_261[12]_i_3_n_5 ;
  wire \buffer_1_reg_261[12]_i_4_n_5 ;
  wire \buffer_1_reg_261[12]_i_5_n_5 ;
  wire \buffer_1_reg_261[12]_i_6_n_5 ;
  wire \buffer_1_reg_261[12]_i_7_n_5 ;
  wire \buffer_1_reg_261[12]_i_8_n_5 ;
  wire \buffer_1_reg_261[4]_i_2_n_5 ;
  wire \buffer_1_reg_261[4]_i_3_n_5 ;
  wire \buffer_1_reg_261[4]_i_4_n_5 ;
  wire \buffer_1_reg_261[4]_i_5_n_5 ;
  wire \buffer_1_reg_261[4]_i_6_n_5 ;
  wire \buffer_1_reg_261[4]_i_7_n_5 ;
  wire \buffer_1_reg_261[4]_i_8_n_5 ;
  wire \buffer_1_reg_261[4]_i_9_n_5 ;
  wire \buffer_1_reg_261[8]_i_2_n_5 ;
  wire \buffer_1_reg_261[8]_i_3_n_5 ;
  wire \buffer_1_reg_261[8]_i_4_n_5 ;
  wire \buffer_1_reg_261[8]_i_5_n_5 ;
  wire \buffer_1_reg_261[8]_i_6_n_5 ;
  wire \buffer_1_reg_261[8]_i_7_n_5 ;
  wire \buffer_1_reg_261[8]_i_8_n_5 ;
  wire \buffer_1_reg_261[8]_i_9_n_5 ;
  wire [15:0]buffer_1_reg_261_reg;
  wire \buffer_1_reg_261_reg[0]_i_2_n_5 ;
  wire \buffer_1_reg_261_reg[0]_i_2_n_6 ;
  wire \buffer_1_reg_261_reg[0]_i_2_n_7 ;
  wire \buffer_1_reg_261_reg[0]_i_2_n_8 ;
  wire \buffer_1_reg_261_reg[12]_i_1_n_6 ;
  wire \buffer_1_reg_261_reg[12]_i_1_n_7 ;
  wire \buffer_1_reg_261_reg[12]_i_1_n_8 ;
  wire \buffer_1_reg_261_reg[4]_i_1_n_5 ;
  wire \buffer_1_reg_261_reg[4]_i_1_n_6 ;
  wire \buffer_1_reg_261_reg[4]_i_1_n_7 ;
  wire \buffer_1_reg_261_reg[4]_i_1_n_8 ;
  wire \buffer_1_reg_261_reg[8]_i_1_n_5 ;
  wire \buffer_1_reg_261_reg[8]_i_1_n_6 ;
  wire \buffer_1_reg_261_reg[8]_i_1_n_7 ;
  wire \buffer_1_reg_261_reg[8]_i_1_n_8 ;
  wire empty_ce0;
  wire [15:0]output_r_d0;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire [14:0]q00;
  wire [15:0]trunc_ln9_reg_747;
  wire [1:0]zext_ln37_10_fu_469_p1;
  wire [3:3]\NLW_buffer_1_reg_261_reg[12]_i_1_CO_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_261[0]_i_10 
       (.I0(trunc_ln9_reg_747[0]),
        .I1(buffer_1_reg_261_reg[0]),
        .I2(zext_ln37_10_fu_469_p1[0]),
        .I3(zext_ln37_10_fu_469_p1[1]),
        .I4(Q[1]),
        .I5(output_r_d0[0]),
        .O(\buffer_1_reg_261[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_261[0]_i_3 
       (.I0(trunc_ln9_reg_747[3]),
        .I1(zext_ln37_10_fu_469_p1[0]),
        .I2(zext_ln37_10_fu_469_p1[1]),
        .I3(Q[1]),
        .O(\buffer_1_reg_261[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_261[0]_i_4 
       (.I0(trunc_ln9_reg_747[2]),
        .I1(zext_ln37_10_fu_469_p1[0]),
        .I2(zext_ln37_10_fu_469_p1[1]),
        .I3(Q[1]),
        .O(\buffer_1_reg_261[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_261[0]_i_5 
       (.I0(trunc_ln9_reg_747[1]),
        .I1(zext_ln37_10_fu_469_p1[0]),
        .I2(zext_ln37_10_fu_469_p1[1]),
        .I3(Q[1]),
        .O(\buffer_1_reg_261[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_261[0]_i_6 
       (.I0(trunc_ln9_reg_747[0]),
        .I1(zext_ln37_10_fu_469_p1[0]),
        .I2(zext_ln37_10_fu_469_p1[1]),
        .I3(Q[1]),
        .O(\buffer_1_reg_261[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_261[0]_i_7 
       (.I0(trunc_ln9_reg_747[3]),
        .I1(buffer_1_reg_261_reg[3]),
        .I2(zext_ln37_10_fu_469_p1[0]),
        .I3(zext_ln37_10_fu_469_p1[1]),
        .I4(Q[1]),
        .I5(output_r_d0[3]),
        .O(\buffer_1_reg_261[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_261[0]_i_8 
       (.I0(trunc_ln9_reg_747[2]),
        .I1(buffer_1_reg_261_reg[2]),
        .I2(zext_ln37_10_fu_469_p1[0]),
        .I3(zext_ln37_10_fu_469_p1[1]),
        .I4(Q[1]),
        .I5(output_r_d0[2]),
        .O(\buffer_1_reg_261[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_261[0]_i_9 
       (.I0(trunc_ln9_reg_747[1]),
        .I1(buffer_1_reg_261_reg[1]),
        .I2(zext_ln37_10_fu_469_p1[0]),
        .I3(zext_ln37_10_fu_469_p1[1]),
        .I4(Q[1]),
        .I5(output_r_d0[1]),
        .O(\buffer_1_reg_261[0]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_261[12]_i_2 
       (.I0(trunc_ln9_reg_747[14]),
        .I1(zext_ln37_10_fu_469_p1[0]),
        .I2(zext_ln37_10_fu_469_p1[1]),
        .I3(Q[1]),
        .O(\buffer_1_reg_261[12]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_261[12]_i_3 
       (.I0(trunc_ln9_reg_747[13]),
        .I1(zext_ln37_10_fu_469_p1[0]),
        .I2(zext_ln37_10_fu_469_p1[1]),
        .I3(Q[1]),
        .O(\buffer_1_reg_261[12]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_261[12]_i_4 
       (.I0(trunc_ln9_reg_747[12]),
        .I1(zext_ln37_10_fu_469_p1[0]),
        .I2(zext_ln37_10_fu_469_p1[1]),
        .I3(Q[1]),
        .O(\buffer_1_reg_261[12]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_261[12]_i_5 
       (.I0(trunc_ln9_reg_747[15]),
        .I1(buffer_1_reg_261_reg[15]),
        .I2(zext_ln37_10_fu_469_p1[0]),
        .I3(zext_ln37_10_fu_469_p1[1]),
        .I4(Q[1]),
        .I5(output_r_d0[15]),
        .O(\buffer_1_reg_261[12]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_261[12]_i_6 
       (.I0(trunc_ln9_reg_747[14]),
        .I1(buffer_1_reg_261_reg[14]),
        .I2(zext_ln37_10_fu_469_p1[0]),
        .I3(zext_ln37_10_fu_469_p1[1]),
        .I4(Q[1]),
        .I5(output_r_d0[14]),
        .O(\buffer_1_reg_261[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_261[12]_i_7 
       (.I0(trunc_ln9_reg_747[13]),
        .I1(buffer_1_reg_261_reg[13]),
        .I2(zext_ln37_10_fu_469_p1[0]),
        .I3(zext_ln37_10_fu_469_p1[1]),
        .I4(Q[1]),
        .I5(output_r_d0[13]),
        .O(\buffer_1_reg_261[12]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_261[12]_i_8 
       (.I0(trunc_ln9_reg_747[12]),
        .I1(buffer_1_reg_261_reg[12]),
        .I2(zext_ln37_10_fu_469_p1[0]),
        .I3(zext_ln37_10_fu_469_p1[1]),
        .I4(Q[1]),
        .I5(output_r_d0[12]),
        .O(\buffer_1_reg_261[12]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_261[4]_i_2 
       (.I0(trunc_ln9_reg_747[7]),
        .I1(zext_ln37_10_fu_469_p1[0]),
        .I2(zext_ln37_10_fu_469_p1[1]),
        .I3(Q[1]),
        .O(\buffer_1_reg_261[4]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_261[4]_i_3 
       (.I0(trunc_ln9_reg_747[6]),
        .I1(zext_ln37_10_fu_469_p1[0]),
        .I2(zext_ln37_10_fu_469_p1[1]),
        .I3(Q[1]),
        .O(\buffer_1_reg_261[4]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_261[4]_i_4 
       (.I0(trunc_ln9_reg_747[5]),
        .I1(zext_ln37_10_fu_469_p1[0]),
        .I2(zext_ln37_10_fu_469_p1[1]),
        .I3(Q[1]),
        .O(\buffer_1_reg_261[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_261[4]_i_5 
       (.I0(trunc_ln9_reg_747[4]),
        .I1(zext_ln37_10_fu_469_p1[0]),
        .I2(zext_ln37_10_fu_469_p1[1]),
        .I3(Q[1]),
        .O(\buffer_1_reg_261[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_261[4]_i_6 
       (.I0(trunc_ln9_reg_747[7]),
        .I1(buffer_1_reg_261_reg[7]),
        .I2(zext_ln37_10_fu_469_p1[0]),
        .I3(zext_ln37_10_fu_469_p1[1]),
        .I4(Q[1]),
        .I5(output_r_d0[7]),
        .O(\buffer_1_reg_261[4]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_261[4]_i_7 
       (.I0(trunc_ln9_reg_747[6]),
        .I1(buffer_1_reg_261_reg[6]),
        .I2(zext_ln37_10_fu_469_p1[0]),
        .I3(zext_ln37_10_fu_469_p1[1]),
        .I4(Q[1]),
        .I5(output_r_d0[6]),
        .O(\buffer_1_reg_261[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_261[4]_i_8 
       (.I0(trunc_ln9_reg_747[5]),
        .I1(buffer_1_reg_261_reg[5]),
        .I2(zext_ln37_10_fu_469_p1[0]),
        .I3(zext_ln37_10_fu_469_p1[1]),
        .I4(Q[1]),
        .I5(output_r_d0[5]),
        .O(\buffer_1_reg_261[4]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_261[4]_i_9 
       (.I0(trunc_ln9_reg_747[4]),
        .I1(buffer_1_reg_261_reg[4]),
        .I2(zext_ln37_10_fu_469_p1[0]),
        .I3(zext_ln37_10_fu_469_p1[1]),
        .I4(Q[1]),
        .I5(output_r_d0[4]),
        .O(\buffer_1_reg_261[4]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_261[8]_i_2 
       (.I0(trunc_ln9_reg_747[11]),
        .I1(zext_ln37_10_fu_469_p1[0]),
        .I2(zext_ln37_10_fu_469_p1[1]),
        .I3(Q[1]),
        .O(\buffer_1_reg_261[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_261[8]_i_3 
       (.I0(trunc_ln9_reg_747[10]),
        .I1(zext_ln37_10_fu_469_p1[0]),
        .I2(zext_ln37_10_fu_469_p1[1]),
        .I3(Q[1]),
        .O(\buffer_1_reg_261[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_261[8]_i_4 
       (.I0(trunc_ln9_reg_747[9]),
        .I1(zext_ln37_10_fu_469_p1[0]),
        .I2(zext_ln37_10_fu_469_p1[1]),
        .I3(Q[1]),
        .O(\buffer_1_reg_261[8]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h80AA)) 
    \buffer_1_reg_261[8]_i_5 
       (.I0(trunc_ln9_reg_747[8]),
        .I1(zext_ln37_10_fu_469_p1[0]),
        .I2(zext_ln37_10_fu_469_p1[1]),
        .I3(Q[1]),
        .O(\buffer_1_reg_261[8]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_261[8]_i_6 
       (.I0(trunc_ln9_reg_747[11]),
        .I1(buffer_1_reg_261_reg[11]),
        .I2(zext_ln37_10_fu_469_p1[0]),
        .I3(zext_ln37_10_fu_469_p1[1]),
        .I4(Q[1]),
        .I5(output_r_d0[11]),
        .O(\buffer_1_reg_261[8]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_261[8]_i_7 
       (.I0(trunc_ln9_reg_747[10]),
        .I1(buffer_1_reg_261_reg[10]),
        .I2(zext_ln37_10_fu_469_p1[0]),
        .I3(zext_ln37_10_fu_469_p1[1]),
        .I4(Q[1]),
        .I5(output_r_d0[10]),
        .O(\buffer_1_reg_261[8]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_261[8]_i_8 
       (.I0(trunc_ln9_reg_747[9]),
        .I1(buffer_1_reg_261_reg[9]),
        .I2(zext_ln37_10_fu_469_p1[0]),
        .I3(zext_ln37_10_fu_469_p1[1]),
        .I4(Q[1]),
        .I5(output_r_d0[9]),
        .O(\buffer_1_reg_261[8]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_261[8]_i_9 
       (.I0(trunc_ln9_reg_747[8]),
        .I1(buffer_1_reg_261_reg[8]),
        .I2(zext_ln37_10_fu_469_p1[0]),
        .I3(zext_ln37_10_fu_469_p1[1]),
        .I4(Q[1]),
        .I5(output_r_d0[8]),
        .O(\buffer_1_reg_261[8]_i_9_n_5 ));
  CARRY4 \buffer_1_reg_261_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\buffer_1_reg_261_reg[0]_i_2_n_5 ,\buffer_1_reg_261_reg[0]_i_2_n_6 ,\buffer_1_reg_261_reg[0]_i_2_n_7 ,\buffer_1_reg_261_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_1_reg_261[0]_i_3_n_5 ,\buffer_1_reg_261[0]_i_4_n_5 ,\buffer_1_reg_261[0]_i_5_n_5 ,\buffer_1_reg_261[0]_i_6_n_5 }),
        .O(O),
        .S({\buffer_1_reg_261[0]_i_7_n_5 ,\buffer_1_reg_261[0]_i_8_n_5 ,\buffer_1_reg_261[0]_i_9_n_5 ,\buffer_1_reg_261[0]_i_10_n_5 }));
  CARRY4 \buffer_1_reg_261_reg[12]_i_1 
       (.CI(\buffer_1_reg_261_reg[8]_i_1_n_5 ),
        .CO({\NLW_buffer_1_reg_261_reg[12]_i_1_CO_UNCONNECTED [3],\buffer_1_reg_261_reg[12]_i_1_n_6 ,\buffer_1_reg_261_reg[12]_i_1_n_7 ,\buffer_1_reg_261_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buffer_1_reg_261[12]_i_2_n_5 ,\buffer_1_reg_261[12]_i_3_n_5 ,\buffer_1_reg_261[12]_i_4_n_5 }),
        .O(p_2),
        .S({\buffer_1_reg_261[12]_i_5_n_5 ,\buffer_1_reg_261[12]_i_6_n_5 ,\buffer_1_reg_261[12]_i_7_n_5 ,\buffer_1_reg_261[12]_i_8_n_5 }));
  CARRY4 \buffer_1_reg_261_reg[4]_i_1 
       (.CI(\buffer_1_reg_261_reg[0]_i_2_n_5 ),
        .CO({\buffer_1_reg_261_reg[4]_i_1_n_5 ,\buffer_1_reg_261_reg[4]_i_1_n_6 ,\buffer_1_reg_261_reg[4]_i_1_n_7 ,\buffer_1_reg_261_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_1_reg_261[4]_i_2_n_5 ,\buffer_1_reg_261[4]_i_3_n_5 ,\buffer_1_reg_261[4]_i_4_n_5 ,\buffer_1_reg_261[4]_i_5_n_5 }),
        .O(p_0),
        .S({\buffer_1_reg_261[4]_i_6_n_5 ,\buffer_1_reg_261[4]_i_7_n_5 ,\buffer_1_reg_261[4]_i_8_n_5 ,\buffer_1_reg_261[4]_i_9_n_5 }));
  CARRY4 \buffer_1_reg_261_reg[8]_i_1 
       (.CI(\buffer_1_reg_261_reg[4]_i_1_n_5 ),
        .CO({\buffer_1_reg_261_reg[8]_i_1_n_5 ,\buffer_1_reg_261_reg[8]_i_1_n_6 ,\buffer_1_reg_261_reg[8]_i_1_n_7 ,\buffer_1_reg_261_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_1_reg_261[8]_i_2_n_5 ,\buffer_1_reg_261[8]_i_3_n_5 ,\buffer_1_reg_261[8]_i_4_n_5 ,\buffer_1_reg_261[8]_i_5_n_5 }),
        .O(p_1),
        .S({\buffer_1_reg_261[8]_i_6_n_5 ,\buffer_1_reg_261[8]_i_7_n_5 ,\buffer_1_reg_261[8]_i_8_n_5 ,\buffer_1_reg_261[8]_i_9_n_5 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(empty_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[2]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[3]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,p_n_81,trunc_ln9_reg_747,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'hE)) 
    p_i_1
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(empty_ce0));
endmodule

(* ORIG_REF_NAME = "network_mul_mul_16s_16s_32_1_1_DSP48_2" *) 
module design_1_network_0_0_network_mul_mul_16s_16s_32_1_1_DSP48_2_19
   (O,
    p_0,
    p_1,
    p_2,
    Q,
    ap_clk,
    q0,
    q00,
    buffer_1_reg_257_reg,
    zext_ln37_17_fu_461_p1,
    grp_depthwise_conv2d_fix_1_fu_473_output_r_d0);
  output [3:0]O;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  input [3:0]Q;
  input ap_clk;
  input [15:0]q0;
  input [14:0]q00;
  input [15:0]buffer_1_reg_257_reg;
  input [1:0]zext_ln37_17_fu_461_p1;
  input [15:0]grp_depthwise_conv2d_fix_1_fu_473_output_r_d0;

  wire [3:0]O;
  wire [3:0]Q;
  wire ap_clk;
  wire \buffer_1_reg_257[0]_i_10_n_5 ;
  wire \buffer_1_reg_257[0]_i_3_n_5 ;
  wire \buffer_1_reg_257[0]_i_4_n_5 ;
  wire \buffer_1_reg_257[0]_i_5_n_5 ;
  wire \buffer_1_reg_257[0]_i_6_n_5 ;
  wire \buffer_1_reg_257[0]_i_7_n_5 ;
  wire \buffer_1_reg_257[0]_i_8_n_5 ;
  wire \buffer_1_reg_257[0]_i_9_n_5 ;
  wire \buffer_1_reg_257[12]_i_2_n_5 ;
  wire \buffer_1_reg_257[12]_i_3_n_5 ;
  wire \buffer_1_reg_257[12]_i_4_n_5 ;
  wire \buffer_1_reg_257[12]_i_5_n_5 ;
  wire \buffer_1_reg_257[12]_i_6_n_5 ;
  wire \buffer_1_reg_257[12]_i_7_n_5 ;
  wire \buffer_1_reg_257[12]_i_8_n_5 ;
  wire \buffer_1_reg_257[4]_i_2_n_5 ;
  wire \buffer_1_reg_257[4]_i_3_n_5 ;
  wire \buffer_1_reg_257[4]_i_4_n_5 ;
  wire \buffer_1_reg_257[4]_i_5_n_5 ;
  wire \buffer_1_reg_257[4]_i_6_n_5 ;
  wire \buffer_1_reg_257[4]_i_7_n_5 ;
  wire \buffer_1_reg_257[4]_i_8_n_5 ;
  wire \buffer_1_reg_257[4]_i_9_n_5 ;
  wire \buffer_1_reg_257[8]_i_2_n_5 ;
  wire \buffer_1_reg_257[8]_i_3_n_5 ;
  wire \buffer_1_reg_257[8]_i_4_n_5 ;
  wire \buffer_1_reg_257[8]_i_5_n_5 ;
  wire \buffer_1_reg_257[8]_i_6_n_5 ;
  wire \buffer_1_reg_257[8]_i_7_n_5 ;
  wire \buffer_1_reg_257[8]_i_8_n_5 ;
  wire \buffer_1_reg_257[8]_i_9_n_5 ;
  wire [15:0]buffer_1_reg_257_reg;
  wire \buffer_1_reg_257_reg[0]_i_2_n_5 ;
  wire \buffer_1_reg_257_reg[0]_i_2_n_6 ;
  wire \buffer_1_reg_257_reg[0]_i_2_n_7 ;
  wire \buffer_1_reg_257_reg[0]_i_2_n_8 ;
  wire \buffer_1_reg_257_reg[12]_i_1_n_6 ;
  wire \buffer_1_reg_257_reg[12]_i_1_n_7 ;
  wire \buffer_1_reg_257_reg[12]_i_1_n_8 ;
  wire \buffer_1_reg_257_reg[4]_i_1_n_5 ;
  wire \buffer_1_reg_257_reg[4]_i_1_n_6 ;
  wire \buffer_1_reg_257_reg[4]_i_1_n_7 ;
  wire \buffer_1_reg_257_reg[4]_i_1_n_8 ;
  wire \buffer_1_reg_257_reg[8]_i_1_n_5 ;
  wire \buffer_1_reg_257_reg[8]_i_1_n_6 ;
  wire \buffer_1_reg_257_reg[8]_i_1_n_7 ;
  wire \buffer_1_reg_257_reg[8]_i_1_n_8 ;
  wire empty_ce0;
  wire [15:0]grp_depthwise_conv2d_fix_1_fu_473_output_r_d0;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_106;
  wire p_n_107;
  wire p_n_108;
  wire p_n_109;
  wire p_n_110;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_98;
  wire p_n_99;
  wire [15:0]q0;
  wire [14:0]q00;
  wire [15:0]trunc_ln_reg_743;
  wire [1:0]zext_ln37_17_fu_461_p1;
  wire [3:3]\NLW_buffer_1_reg_257_reg[12]_i_1_CO_UNCONNECTED ;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_257[0]_i_10 
       (.I0(trunc_ln_reg_743[0]),
        .I1(buffer_1_reg_257_reg[0]),
        .I2(Q[1]),
        .I3(zext_ln37_17_fu_461_p1[0]),
        .I4(zext_ln37_17_fu_461_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[0]),
        .O(\buffer_1_reg_257[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_257[0]_i_3 
       (.I0(trunc_ln_reg_743[3]),
        .I1(Q[1]),
        .I2(zext_ln37_17_fu_461_p1[0]),
        .I3(zext_ln37_17_fu_461_p1[1]),
        .O(\buffer_1_reg_257[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_257[0]_i_4 
       (.I0(trunc_ln_reg_743[2]),
        .I1(Q[1]),
        .I2(zext_ln37_17_fu_461_p1[0]),
        .I3(zext_ln37_17_fu_461_p1[1]),
        .O(\buffer_1_reg_257[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_257[0]_i_5 
       (.I0(trunc_ln_reg_743[1]),
        .I1(Q[1]),
        .I2(zext_ln37_17_fu_461_p1[0]),
        .I3(zext_ln37_17_fu_461_p1[1]),
        .O(\buffer_1_reg_257[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_257[0]_i_6 
       (.I0(trunc_ln_reg_743[0]),
        .I1(Q[1]),
        .I2(zext_ln37_17_fu_461_p1[0]),
        .I3(zext_ln37_17_fu_461_p1[1]),
        .O(\buffer_1_reg_257[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_257[0]_i_7 
       (.I0(trunc_ln_reg_743[3]),
        .I1(buffer_1_reg_257_reg[3]),
        .I2(Q[1]),
        .I3(zext_ln37_17_fu_461_p1[0]),
        .I4(zext_ln37_17_fu_461_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[3]),
        .O(\buffer_1_reg_257[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_257[0]_i_8 
       (.I0(trunc_ln_reg_743[2]),
        .I1(buffer_1_reg_257_reg[2]),
        .I2(Q[1]),
        .I3(zext_ln37_17_fu_461_p1[0]),
        .I4(zext_ln37_17_fu_461_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[2]),
        .O(\buffer_1_reg_257[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_257[0]_i_9 
       (.I0(trunc_ln_reg_743[1]),
        .I1(buffer_1_reg_257_reg[1]),
        .I2(Q[1]),
        .I3(zext_ln37_17_fu_461_p1[0]),
        .I4(zext_ln37_17_fu_461_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[1]),
        .O(\buffer_1_reg_257[0]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_257[12]_i_2 
       (.I0(trunc_ln_reg_743[14]),
        .I1(Q[1]),
        .I2(zext_ln37_17_fu_461_p1[0]),
        .I3(zext_ln37_17_fu_461_p1[1]),
        .O(\buffer_1_reg_257[12]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_257[12]_i_3 
       (.I0(trunc_ln_reg_743[13]),
        .I1(Q[1]),
        .I2(zext_ln37_17_fu_461_p1[0]),
        .I3(zext_ln37_17_fu_461_p1[1]),
        .O(\buffer_1_reg_257[12]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_257[12]_i_4 
       (.I0(trunc_ln_reg_743[12]),
        .I1(Q[1]),
        .I2(zext_ln37_17_fu_461_p1[0]),
        .I3(zext_ln37_17_fu_461_p1[1]),
        .O(\buffer_1_reg_257[12]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FFF666660006666)) 
    \buffer_1_reg_257[12]_i_5 
       (.I0(buffer_1_reg_257_reg[15]),
        .I1(trunc_ln_reg_743[15]),
        .I2(zext_ln37_17_fu_461_p1[1]),
        .I3(zext_ln37_17_fu_461_p1[0]),
        .I4(Q[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[15]),
        .O(\buffer_1_reg_257[12]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_257[12]_i_6 
       (.I0(trunc_ln_reg_743[14]),
        .I1(buffer_1_reg_257_reg[14]),
        .I2(Q[1]),
        .I3(zext_ln37_17_fu_461_p1[0]),
        .I4(zext_ln37_17_fu_461_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[14]),
        .O(\buffer_1_reg_257[12]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_257[12]_i_7 
       (.I0(trunc_ln_reg_743[13]),
        .I1(buffer_1_reg_257_reg[13]),
        .I2(Q[1]),
        .I3(zext_ln37_17_fu_461_p1[0]),
        .I4(zext_ln37_17_fu_461_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[13]),
        .O(\buffer_1_reg_257[12]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_257[12]_i_8 
       (.I0(trunc_ln_reg_743[12]),
        .I1(buffer_1_reg_257_reg[12]),
        .I2(Q[1]),
        .I3(zext_ln37_17_fu_461_p1[0]),
        .I4(zext_ln37_17_fu_461_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[12]),
        .O(\buffer_1_reg_257[12]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_257[4]_i_2 
       (.I0(trunc_ln_reg_743[7]),
        .I1(Q[1]),
        .I2(zext_ln37_17_fu_461_p1[0]),
        .I3(zext_ln37_17_fu_461_p1[1]),
        .O(\buffer_1_reg_257[4]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_257[4]_i_3 
       (.I0(trunc_ln_reg_743[6]),
        .I1(Q[1]),
        .I2(zext_ln37_17_fu_461_p1[0]),
        .I3(zext_ln37_17_fu_461_p1[1]),
        .O(\buffer_1_reg_257[4]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_257[4]_i_4 
       (.I0(trunc_ln_reg_743[5]),
        .I1(Q[1]),
        .I2(zext_ln37_17_fu_461_p1[0]),
        .I3(zext_ln37_17_fu_461_p1[1]),
        .O(\buffer_1_reg_257[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_257[4]_i_5 
       (.I0(trunc_ln_reg_743[4]),
        .I1(Q[1]),
        .I2(zext_ln37_17_fu_461_p1[0]),
        .I3(zext_ln37_17_fu_461_p1[1]),
        .O(\buffer_1_reg_257[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_257[4]_i_6 
       (.I0(trunc_ln_reg_743[7]),
        .I1(buffer_1_reg_257_reg[7]),
        .I2(Q[1]),
        .I3(zext_ln37_17_fu_461_p1[0]),
        .I4(zext_ln37_17_fu_461_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[7]),
        .O(\buffer_1_reg_257[4]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_257[4]_i_7 
       (.I0(trunc_ln_reg_743[6]),
        .I1(buffer_1_reg_257_reg[6]),
        .I2(Q[1]),
        .I3(zext_ln37_17_fu_461_p1[0]),
        .I4(zext_ln37_17_fu_461_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[6]),
        .O(\buffer_1_reg_257[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_257[4]_i_8 
       (.I0(trunc_ln_reg_743[5]),
        .I1(buffer_1_reg_257_reg[5]),
        .I2(Q[1]),
        .I3(zext_ln37_17_fu_461_p1[0]),
        .I4(zext_ln37_17_fu_461_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[5]),
        .O(\buffer_1_reg_257[4]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_257[4]_i_9 
       (.I0(trunc_ln_reg_743[4]),
        .I1(buffer_1_reg_257_reg[4]),
        .I2(Q[1]),
        .I3(zext_ln37_17_fu_461_p1[0]),
        .I4(zext_ln37_17_fu_461_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[4]),
        .O(\buffer_1_reg_257[4]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_257[8]_i_2 
       (.I0(trunc_ln_reg_743[11]),
        .I1(Q[1]),
        .I2(zext_ln37_17_fu_461_p1[0]),
        .I3(zext_ln37_17_fu_461_p1[1]),
        .O(\buffer_1_reg_257[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_257[8]_i_3 
       (.I0(trunc_ln_reg_743[10]),
        .I1(Q[1]),
        .I2(zext_ln37_17_fu_461_p1[0]),
        .I3(zext_ln37_17_fu_461_p1[1]),
        .O(\buffer_1_reg_257[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_257[8]_i_4 
       (.I0(trunc_ln_reg_743[9]),
        .I1(Q[1]),
        .I2(zext_ln37_17_fu_461_p1[0]),
        .I3(zext_ln37_17_fu_461_p1[1]),
        .O(\buffer_1_reg_257[8]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \buffer_1_reg_257[8]_i_5 
       (.I0(trunc_ln_reg_743[8]),
        .I1(Q[1]),
        .I2(zext_ln37_17_fu_461_p1[0]),
        .I3(zext_ln37_17_fu_461_p1[1]),
        .O(\buffer_1_reg_257[8]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_257[8]_i_6 
       (.I0(trunc_ln_reg_743[11]),
        .I1(buffer_1_reg_257_reg[11]),
        .I2(Q[1]),
        .I3(zext_ln37_17_fu_461_p1[0]),
        .I4(zext_ln37_17_fu_461_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[11]),
        .O(\buffer_1_reg_257[8]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_257[8]_i_7 
       (.I0(trunc_ln_reg_743[10]),
        .I1(buffer_1_reg_257_reg[10]),
        .I2(Q[1]),
        .I3(zext_ln37_17_fu_461_p1[0]),
        .I4(zext_ln37_17_fu_461_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[10]),
        .O(\buffer_1_reg_257[8]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_257[8]_i_8 
       (.I0(trunc_ln_reg_743[9]),
        .I1(buffer_1_reg_257_reg[9]),
        .I2(Q[1]),
        .I3(zext_ln37_17_fu_461_p1[0]),
        .I4(zext_ln37_17_fu_461_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[9]),
        .O(\buffer_1_reg_257[8]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h66F6F6F666060606)) 
    \buffer_1_reg_257[8]_i_9 
       (.I0(trunc_ln_reg_743[8]),
        .I1(buffer_1_reg_257_reg[8]),
        .I2(Q[1]),
        .I3(zext_ln37_17_fu_461_p1[0]),
        .I4(zext_ln37_17_fu_461_p1[1]),
        .I5(grp_depthwise_conv2d_fix_1_fu_473_output_r_d0[8]),
        .O(\buffer_1_reg_257[8]_i_9_n_5 ));
  CARRY4 \buffer_1_reg_257_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\buffer_1_reg_257_reg[0]_i_2_n_5 ,\buffer_1_reg_257_reg[0]_i_2_n_6 ,\buffer_1_reg_257_reg[0]_i_2_n_7 ,\buffer_1_reg_257_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_1_reg_257[0]_i_3_n_5 ,\buffer_1_reg_257[0]_i_4_n_5 ,\buffer_1_reg_257[0]_i_5_n_5 ,\buffer_1_reg_257[0]_i_6_n_5 }),
        .O(O),
        .S({\buffer_1_reg_257[0]_i_7_n_5 ,\buffer_1_reg_257[0]_i_8_n_5 ,\buffer_1_reg_257[0]_i_9_n_5 ,\buffer_1_reg_257[0]_i_10_n_5 }));
  CARRY4 \buffer_1_reg_257_reg[12]_i_1 
       (.CI(\buffer_1_reg_257_reg[8]_i_1_n_5 ),
        .CO({\NLW_buffer_1_reg_257_reg[12]_i_1_CO_UNCONNECTED [3],\buffer_1_reg_257_reg[12]_i_1_n_6 ,\buffer_1_reg_257_reg[12]_i_1_n_7 ,\buffer_1_reg_257_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buffer_1_reg_257[12]_i_2_n_5 ,\buffer_1_reg_257[12]_i_3_n_5 ,\buffer_1_reg_257[12]_i_4_n_5 }),
        .O(p_2),
        .S({\buffer_1_reg_257[12]_i_5_n_5 ,\buffer_1_reg_257[12]_i_6_n_5 ,\buffer_1_reg_257[12]_i_7_n_5 ,\buffer_1_reg_257[12]_i_8_n_5 }));
  CARRY4 \buffer_1_reg_257_reg[4]_i_1 
       (.CI(\buffer_1_reg_257_reg[0]_i_2_n_5 ),
        .CO({\buffer_1_reg_257_reg[4]_i_1_n_5 ,\buffer_1_reg_257_reg[4]_i_1_n_6 ,\buffer_1_reg_257_reg[4]_i_1_n_7 ,\buffer_1_reg_257_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_1_reg_257[4]_i_2_n_5 ,\buffer_1_reg_257[4]_i_3_n_5 ,\buffer_1_reg_257[4]_i_4_n_5 ,\buffer_1_reg_257[4]_i_5_n_5 }),
        .O(p_0),
        .S({\buffer_1_reg_257[4]_i_6_n_5 ,\buffer_1_reg_257[4]_i_7_n_5 ,\buffer_1_reg_257[4]_i_8_n_5 ,\buffer_1_reg_257[4]_i_9_n_5 }));
  CARRY4 \buffer_1_reg_257_reg[8]_i_1 
       (.CI(\buffer_1_reg_257_reg[4]_i_1_n_5 ),
        .CO({\buffer_1_reg_257_reg[8]_i_1_n_5 ,\buffer_1_reg_257_reg[8]_i_1_n_6 ,\buffer_1_reg_257_reg[8]_i_1_n_7 ,\buffer_1_reg_257_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\buffer_1_reg_257[8]_i_2_n_5 ,\buffer_1_reg_257[8]_i_3_n_5 ,\buffer_1_reg_257[8]_i_4_n_5 ,\buffer_1_reg_257[8]_i_5_n_5 }),
        .O(p_1),
        .S({\buffer_1_reg_257[8]_i_6_n_5 ,\buffer_1_reg_257[8]_i_7_n_5 ,\buffer_1_reg_257[8]_i_8_n_5 ,\buffer_1_reg_257[8]_i_9_n_5 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00[14],q00}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(empty_ce0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q[2]),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(Q[3]),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_79,p_n_80,p_n_81,trunc_ln_reg_743,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105,p_n_106,p_n_107,p_n_108,p_n_109,p_n_110}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'hE)) 
    p_i_1__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(empty_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_keep_V" *) 
module design_1_network_0_0_network_sig_buffer_keep_V
   (D,
    ap_clk,
    sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    input_data_data_V_0_ack_out,
    input_data_keep_V_0_payload_B,
    input_data_keep_V_0_payload_A,
    input_data_keep_V_0_sel);
  output [1:0]D;
  input ap_clk;
  input sig_buffer_dest_V_ce0;
  input [9:0]sig_buffer_dest_V_address0;
  input input_data_data_V_0_ack_out;
  input [1:0]input_data_keep_V_0_payload_B;
  input [1:0]input_data_keep_V_0_payload_A;
  input input_data_keep_V_0_sel;

  wire [1:0]D;
  wire ap_clk;
  wire input_data_data_V_0_ack_out;
  wire [1:0]input_data_keep_V_0_payload_A;
  wire [1:0]input_data_keep_V_0_payload_B;
  wire input_data_keep_V_0_sel;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  design_1_network_0_0_network_sig_buffer_keep_V_ram_6 network_sig_buffer_keep_V_ram_U
       (.D(D),
        .ap_clk(ap_clk),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_keep_V_0_payload_A(input_data_keep_V_0_payload_A),
        .input_data_keep_V_0_payload_B(input_data_keep_V_0_payload_B),
        .input_data_keep_V_0_sel(input_data_keep_V_0_sel),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_keep_V" *) 
module design_1_network_0_0_network_sig_buffer_keep_V_3
   (D,
    ap_clk,
    sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    input_data_data_V_0_ack_out,
    input_data_strb_V_0_payload_B,
    input_data_strb_V_0_payload_A,
    input_data_strb_V_0_sel);
  output [1:0]D;
  input ap_clk;
  input sig_buffer_dest_V_ce0;
  input [9:0]sig_buffer_dest_V_address0;
  input input_data_data_V_0_ack_out;
  input [1:0]input_data_strb_V_0_payload_B;
  input [1:0]input_data_strb_V_0_payload_A;
  input input_data_strb_V_0_sel;

  wire [1:0]D;
  wire ap_clk;
  wire input_data_data_V_0_ack_out;
  wire [1:0]input_data_strb_V_0_payload_A;
  wire [1:0]input_data_strb_V_0_payload_B;
  wire input_data_strb_V_0_sel;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  design_1_network_0_0_network_sig_buffer_keep_V_ram network_sig_buffer_keep_V_ram_U
       (.D(D),
        .ap_clk(ap_clk),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_strb_V_0_payload_A(input_data_strb_V_0_payload_A),
        .input_data_strb_V_0_payload_B(input_data_strb_V_0_payload_B),
        .input_data_strb_V_0_sel(input_data_strb_V_0_sel),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_keep_V_ram" *) 
module design_1_network_0_0_network_sig_buffer_keep_V_ram
   (D,
    ap_clk,
    sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    input_data_data_V_0_ack_out,
    input_data_strb_V_0_payload_B,
    input_data_strb_V_0_payload_A,
    input_data_strb_V_0_sel);
  output [1:0]D;
  input ap_clk;
  input sig_buffer_dest_V_ce0;
  input [9:0]sig_buffer_dest_V_address0;
  input input_data_data_V_0_ack_out;
  input [1:0]input_data_strb_V_0_payload_B;
  input [1:0]input_data_strb_V_0_payload_A;
  input input_data_strb_V_0_sel;

  wire [1:0]D;
  wire ap_clk;
  wire input_data_data_V_0_ack_out;
  wire [1:0]input_data_strb_V_0_data_out;
  wire [1:0]input_data_strb_V_0_payload_A;
  wire [1:0]input_data_strb_V_0_payload_B;
  wire input_data_strb_V_0_sel;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;
  wire [15:2]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1568" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({sig_buffer_dest_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_data_strb_V_0_data_out}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:2],D}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sig_buffer_dest_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({input_data_data_V_0_ack_out,input_data_data_V_0_ack_out}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_1__1
       (.I0(input_data_strb_V_0_payload_B[1]),
        .I1(input_data_strb_V_0_payload_A[1]),
        .I2(input_data_strb_V_0_sel),
        .O(input_data_strb_V_0_data_out[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_2__1
       (.I0(input_data_strb_V_0_payload_B[0]),
        .I1(input_data_strb_V_0_payload_A[0]),
        .I2(input_data_strb_V_0_sel),
        .O(input_data_strb_V_0_data_out[0]));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_keep_V_ram" *) 
module design_1_network_0_0_network_sig_buffer_keep_V_ram_6
   (D,
    ap_clk,
    sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    input_data_data_V_0_ack_out,
    input_data_keep_V_0_payload_B,
    input_data_keep_V_0_payload_A,
    input_data_keep_V_0_sel);
  output [1:0]D;
  input ap_clk;
  input sig_buffer_dest_V_ce0;
  input [9:0]sig_buffer_dest_V_address0;
  input input_data_data_V_0_ack_out;
  input [1:0]input_data_keep_V_0_payload_B;
  input [1:0]input_data_keep_V_0_payload_A;
  input input_data_keep_V_0_sel;

  wire [1:0]D;
  wire ap_clk;
  wire input_data_data_V_0_ack_out;
  wire [1:0]input_data_keep_V_0_data_out;
  wire [1:0]input_data_keep_V_0_payload_A;
  wire [1:0]input_data_keep_V_0_payload_B;
  wire input_data_keep_V_0_sel;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;
  wire [15:2]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1568" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({sig_buffer_dest_V_address0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,input_data_keep_V_0_data_out}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:2],D}),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(sig_buffer_dest_V_ce0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({input_data_data_V_0_ack_out,input_data_data_V_0_ack_out}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_12
       (.I0(input_data_keep_V_0_payload_B[1]),
        .I1(input_data_keep_V_0_payload_A[1]),
        .I2(input_data_keep_V_0_sel),
        .O(input_data_keep_V_0_data_out[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_13
       (.I0(input_data_keep_V_0_payload_B[0]),
        .I1(input_data_keep_V_0_payload_A[0]),
        .I2(input_data_keep_V_0_sel),
        .O(input_data_keep_V_0_data_out[0]));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V" *) 
module design_1_network_0_0_network_sig_buffer_user_V
   (sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \i_2_reg_420_reg[8] ,
    \i_0_reg_398_reg[9] ,
    \i_0_reg_398_reg[8] ,
    \q0_reg[0]_1 ,
    Q,
    ram_reg,
    i_0_reg_398_reg,
    input_data_dest_V_0_payload_B,
    input_data_dest_V_0_payload_A,
    input_data_dest_V_0_sel,
    \output_data_dest_V_1_payload_B_reg[0] ,
    \output_data_dest_V_1_payload_B_reg[0]_0 ,
    output_data_dest_V_1_sel_wr,
    output_data_dest_V_1_payload_A,
    output_data_dest_V_1_payload_B,
    input_data_data_V_0_ack_out,
    \q0_reg[0]_2 ,
    ap_clk,
    \q0[0]_i_2__0 );
  output sig_buffer_dest_V_ce0;
  output [5:0]sig_buffer_dest_V_address0;
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  output \i_2_reg_420_reg[8] ;
  output \i_0_reg_398_reg[9] ;
  output \i_0_reg_398_reg[8] ;
  input \q0_reg[0]_1 ;
  input [1:0]Q;
  input [5:0]ram_reg;
  input [5:0]i_0_reg_398_reg;
  input input_data_dest_V_0_payload_B;
  input input_data_dest_V_0_payload_A;
  input input_data_dest_V_0_sel;
  input \output_data_dest_V_1_payload_B_reg[0] ;
  input \output_data_dest_V_1_payload_B_reg[0]_0 ;
  input output_data_dest_V_1_sel_wr;
  input output_data_dest_V_1_payload_A;
  input output_data_dest_V_1_payload_B;
  input input_data_data_V_0_ack_out;
  input [3:0]\q0_reg[0]_2 ;
  input ap_clk;
  input \q0[0]_i_2__0 ;

  wire [1:0]Q;
  wire ap_clk;
  wire [5:0]i_0_reg_398_reg;
  wire \i_0_reg_398_reg[8] ;
  wire \i_0_reg_398_reg[9] ;
  wire \i_2_reg_420_reg[8] ;
  wire input_data_data_V_0_ack_out;
  wire input_data_dest_V_0_payload_A;
  wire input_data_dest_V_0_payload_B;
  wire input_data_dest_V_0_sel;
  wire output_data_dest_V_1_payload_A;
  wire output_data_dest_V_1_payload_B;
  wire \output_data_dest_V_1_payload_B_reg[0] ;
  wire \output_data_dest_V_1_payload_B_reg[0]_0 ;
  wire output_data_dest_V_1_sel_wr;
  wire \q0[0]_i_2__0 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [3:0]\q0_reg[0]_2 ;
  wire [5:0]ram_reg;
  wire [5:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  design_1_network_0_0_network_sig_buffer_user_V_ram_8 network_sig_buffer_user_V_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .i_0_reg_398_reg(i_0_reg_398_reg),
        .\i_0_reg_398_reg[8] (\i_0_reg_398_reg[8] ),
        .\i_0_reg_398_reg[9] (\i_0_reg_398_reg[9] ),
        .\i_2_reg_420_reg[8] (\i_2_reg_420_reg[8] ),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_dest_V_0_payload_A(input_data_dest_V_0_payload_A),
        .input_data_dest_V_0_payload_B(input_data_dest_V_0_payload_B),
        .input_data_dest_V_0_sel(input_data_dest_V_0_sel),
        .output_data_dest_V_1_payload_A(output_data_dest_V_1_payload_A),
        .output_data_dest_V_1_payload_B(output_data_dest_V_1_payload_B),
        .\output_data_dest_V_1_payload_B_reg[0] (\output_data_dest_V_1_payload_B_reg[0] ),
        .\output_data_dest_V_1_payload_B_reg[0]_0 (\output_data_dest_V_1_payload_B_reg[0]_0 ),
        .output_data_dest_V_1_sel_wr(output_data_dest_V_1_sel_wr),
        .\q0[0]_i_2__0_0 (\q0[0]_i_2__0 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .ram_reg(ram_reg),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V" *) 
module design_1_network_0_0_network_sig_buffer_user_V_1
   (\q0_reg[0] ,
    \q0_reg[0]_0 ,
    input_data_id_V_0_payload_B,
    input_data_id_V_0_payload_A,
    input_data_id_V_0_sel,
    \output_data_id_V_1_payload_B_reg[0] ,
    \output_data_id_V_1_payload_B_reg[0]_0 ,
    output_data_id_V_1_sel_wr,
    output_data_id_V_1_payload_A,
    output_data_id_V_1_payload_B,
    sig_buffer_dest_V_address0,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0[0]_i_2__1 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  input input_data_id_V_0_payload_B;
  input input_data_id_V_0_payload_A;
  input input_data_id_V_0_sel;
  input \output_data_id_V_1_payload_B_reg[0] ;
  input \output_data_id_V_1_payload_B_reg[0]_0 ;
  input output_data_id_V_1_sel_wr;
  input output_data_id_V_1_payload_A;
  input output_data_id_V_1_payload_B;
  input [9:0]sig_buffer_dest_V_address0;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0[0]_i_2__1 ;
  input sig_buffer_dest_V_ce0;

  wire ap_clk;
  wire input_data_id_V_0_payload_A;
  wire input_data_id_V_0_payload_B;
  wire input_data_id_V_0_sel;
  wire output_data_id_V_1_payload_A;
  wire output_data_id_V_1_payload_B;
  wire \output_data_id_V_1_payload_B_reg[0] ;
  wire \output_data_id_V_1_payload_B_reg[0]_0 ;
  wire output_data_id_V_1_sel_wr;
  wire \q0[0]_i_2__1 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  design_1_network_0_0_network_sig_buffer_user_V_ram_7 network_sig_buffer_user_V_ram_U
       (.ap_clk(ap_clk),
        .input_data_id_V_0_payload_A(input_data_id_V_0_payload_A),
        .input_data_id_V_0_payload_B(input_data_id_V_0_payload_B),
        .input_data_id_V_0_sel(input_data_id_V_0_sel),
        .output_data_id_V_1_payload_A(output_data_id_V_1_payload_A),
        .output_data_id_V_1_payload_B(output_data_id_V_1_payload_B),
        .\output_data_id_V_1_payload_B_reg[0] (\output_data_id_V_1_payload_B_reg[0] ),
        .\output_data_id_V_1_payload_B_reg[0]_0 (\output_data_id_V_1_payload_B_reg[0]_0 ),
        .output_data_id_V_1_sel_wr(output_data_id_V_1_sel_wr),
        .\q0[0]_i_2__1_0 (\q0[0]_i_2__1 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V" *) 
module design_1_network_0_0_network_sig_buffer_user_V_2
   (input_data_last_V_tm_fu_626_p1,
    sig_buffer_dest_V_address0,
    \q0_reg[0] ,
    \q0_reg[0]_0 ,
    \i_2_reg_420_reg[8] ,
    input_data_last_V_0_payload_B,
    input_data_last_V_0_sel,
    input_data_last_V_0_payload_A,
    Q,
    ram_reg,
    i_0_reg_398_reg,
    \output_data_last_V_1_payload_B_reg[0] ,
    \output_data_last_V_1_payload_B_reg[0]_0 ,
    output_data_last_V_1_sel_wr,
    output_data_last_V_1_payload_A,
    output_data_last_V_1_payload_B,
    input_data_data_V_0_ack_out,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    sig_buffer_dest_V_ce0);
  output input_data_last_V_tm_fu_626_p1;
  output [3:0]sig_buffer_dest_V_address0;
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  output \i_2_reg_420_reg[8] ;
  input input_data_last_V_0_payload_B;
  input input_data_last_V_0_sel;
  input input_data_last_V_0_payload_A;
  input [5:0]Q;
  input [0:0]ram_reg;
  input [5:0]i_0_reg_398_reg;
  input \output_data_last_V_1_payload_B_reg[0] ;
  input \output_data_last_V_1_payload_B_reg[0]_0 ;
  input output_data_last_V_1_sel_wr;
  input output_data_last_V_1_payload_A;
  input output_data_last_V_1_payload_B;
  input input_data_data_V_0_ack_out;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input [5:0]\q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input sig_buffer_dest_V_ce0;

  wire [5:0]Q;
  wire ap_clk;
  wire [5:0]i_0_reg_398_reg;
  wire \i_2_reg_420_reg[8] ;
  wire input_data_data_V_0_ack_out;
  wire input_data_last_V_0_payload_A;
  wire input_data_last_V_0_payload_B;
  wire input_data_last_V_0_sel;
  wire input_data_last_V_tm_fu_626_p1;
  wire output_data_last_V_1_payload_A;
  wire output_data_last_V_1_payload_B;
  wire \output_data_last_V_1_payload_B_reg[0] ;
  wire \output_data_last_V_1_payload_B_reg[0]_0 ;
  wire output_data_last_V_1_sel_wr;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire [5:0]\q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire [0:0]ram_reg;
  wire [3:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  design_1_network_0_0_network_sig_buffer_user_V_ram_5 network_sig_buffer_user_V_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .i_0_reg_398_reg(i_0_reg_398_reg),
        .\i_2_reg_420_reg[8] (\i_2_reg_420_reg[8] ),
        .input_data_data_V_0_ack_out(input_data_data_V_0_ack_out),
        .input_data_last_V_0_payload_A(input_data_last_V_0_payload_A),
        .input_data_last_V_0_payload_B(input_data_last_V_0_payload_B),
        .input_data_last_V_0_sel(input_data_last_V_0_sel),
        .input_data_last_V_tm_fu_626_p1(input_data_last_V_tm_fu_626_p1),
        .output_data_last_V_1_payload_A(output_data_last_V_1_payload_A),
        .output_data_last_V_1_payload_B(output_data_last_V_1_payload_B),
        .\output_data_last_V_1_payload_B_reg[0] (\output_data_last_V_1_payload_B_reg[0] ),
        .\output_data_last_V_1_payload_B_reg[0]_0 (\output_data_last_V_1_payload_B_reg[0]_0 ),
        .output_data_last_V_1_sel_wr(output_data_last_V_1_sel_wr),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .\q0_reg[0]_5 (\q0_reg[0]_4 ),
        .ram_reg(ram_reg),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V" *) 
module design_1_network_0_0_network_sig_buffer_user_V_4
   (\q0_reg[0] ,
    \q0_reg[0]_0 ,
    input_data_user_V_0_payload_B,
    input_data_user_V_0_payload_A,
    input_data_user_V_0_sel,
    \output_data_user_V_1_payload_B_reg[0] ,
    \output_data_user_V_1_payload_B_reg[0]_0 ,
    output_data_user_V_1_sel_wr,
    output_data_user_V_1_payload_A,
    output_data_user_V_1_payload_B,
    sig_buffer_dest_V_address0,
    ap_clk,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0[0]_i_2 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0] ;
  output \q0_reg[0]_0 ;
  input input_data_user_V_0_payload_B;
  input input_data_user_V_0_payload_A;
  input input_data_user_V_0_sel;
  input \output_data_user_V_1_payload_B_reg[0] ;
  input \output_data_user_V_1_payload_B_reg[0]_0 ;
  input output_data_user_V_1_sel_wr;
  input output_data_user_V_1_payload_A;
  input output_data_user_V_1_payload_B;
  input [9:0]sig_buffer_dest_V_address0;
  input ap_clk;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0[0]_i_2 ;
  input sig_buffer_dest_V_ce0;

  wire ap_clk;
  wire input_data_user_V_0_payload_A;
  wire input_data_user_V_0_payload_B;
  wire input_data_user_V_0_sel;
  wire output_data_user_V_1_payload_A;
  wire output_data_user_V_1_payload_B;
  wire \output_data_user_V_1_payload_B_reg[0] ;
  wire \output_data_user_V_1_payload_B_reg[0]_0 ;
  wire output_data_user_V_1_sel_wr;
  wire \q0[0]_i_2 ;
  wire \q0_reg[0] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  design_1_network_0_0_network_sig_buffer_user_V_ram network_sig_buffer_user_V_ram_U
       (.ap_clk(ap_clk),
        .input_data_user_V_0_payload_A(input_data_user_V_0_payload_A),
        .input_data_user_V_0_payload_B(input_data_user_V_0_payload_B),
        .input_data_user_V_0_sel(input_data_user_V_0_sel),
        .output_data_user_V_1_payload_A(output_data_user_V_1_payload_A),
        .output_data_user_V_1_payload_B(output_data_user_V_1_payload_B),
        .\output_data_user_V_1_payload_B_reg[0] (\output_data_user_V_1_payload_B_reg[0] ),
        .\output_data_user_V_1_payload_B_reg[0]_0 (\output_data_user_V_1_payload_B_reg[0]_0 ),
        .output_data_user_V_1_sel_wr(output_data_user_V_1_sel_wr),
        .\q0[0]_i_2_0 (\q0[0]_i_2 ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (\q0_reg[0]_0 ),
        .\q0_reg[0]_2 (\q0_reg[0]_1 ),
        .\q0_reg[0]_3 (\q0_reg[0]_2 ),
        .\q0_reg[0]_4 (\q0_reg[0]_3 ),
        .sig_buffer_dest_V_address0(sig_buffer_dest_V_address0),
        .sig_buffer_dest_V_ce0(sig_buffer_dest_V_ce0));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V_ram" *) 
module design_1_network_0_0_network_sig_buffer_user_V_ram
   (\q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    input_data_user_V_0_payload_B,
    input_data_user_V_0_payload_A,
    input_data_user_V_0_sel,
    \output_data_user_V_1_payload_B_reg[0] ,
    \output_data_user_V_1_payload_B_reg[0]_0 ,
    output_data_user_V_1_sel_wr,
    output_data_user_V_1_payload_A,
    output_data_user_V_1_payload_B,
    sig_buffer_dest_V_address0,
    ap_clk,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0[0]_i_2_0 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  input input_data_user_V_0_payload_B;
  input input_data_user_V_0_payload_A;
  input input_data_user_V_0_sel;
  input \output_data_user_V_1_payload_B_reg[0] ;
  input \output_data_user_V_1_payload_B_reg[0]_0 ;
  input output_data_user_V_1_sel_wr;
  input output_data_user_V_1_payload_A;
  input output_data_user_V_1_payload_B;
  input [9:0]sig_buffer_dest_V_address0;
  input ap_clk;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0[0]_i_2_0 ;
  input sig_buffer_dest_V_ce0;

  wire ap_clk;
  wire input_data_user_V_0_data_out;
  wire input_data_user_V_0_payload_A;
  wire input_data_user_V_0_payload_B;
  wire input_data_user_V_0_sel;
  wire output_data_user_V_1_payload_A;
  wire output_data_user_V_1_payload_B;
  wire \output_data_user_V_1_payload_B_reg[0] ;
  wire \output_data_user_V_1_payload_B_reg[0]_0 ;
  wire output_data_user_V_1_sel_wr;
  wire q00;
  wire \q0[0]_i_2_0 ;
  wire \q0[0]_i_2_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg_n_5_[0] ;
  wire ram_reg_0_15_0_0_n_5;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_user_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(\output_data_user_V_1_payload_B_reg[0] ),
        .I2(\output_data_user_V_1_payload_B_reg[0]_0 ),
        .I3(output_data_user_V_1_sel_wr),
        .I4(output_data_user_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \output_data_user_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_user_V_1_sel_wr),
        .I2(\output_data_user_V_1_payload_B_reg[0] ),
        .I3(\output_data_user_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_user_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1__2 
       (.I0(\q0[0]_i_2_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(sig_buffer_dest_V_address0[9]),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(sig_buffer_dest_V_address0[8]),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(q00));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2 
       (.I0(sig_buffer_dest_V_address0[6]),
        .I1(sig_buffer_dest_V_address0[4]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(sig_buffer_dest_V_address0[5]),
        .I4(sig_buffer_dest_V_address0[7]),
        .O(\q0[0]_i_2_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(q00),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(sig_buffer_dest_V_address0[0]),
        .A1(sig_buffer_dest_V_address0[1]),
        .A2(sig_buffer_dest_V_address0[2]),
        .A3(sig_buffer_dest_V_address0[3]),
        .A4(1'b0),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_2_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1__0
       (.I0(input_data_user_V_0_payload_B),
        .I1(input_data_user_V_0_payload_A),
        .I2(input_data_user_V_0_sel),
        .O(input_data_user_V_0_data_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_user_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V_ram" *) 
module design_1_network_0_0_network_sig_buffer_user_V_ram_5
   (input_data_last_V_tm_fu_626_p1,
    sig_buffer_dest_V_address0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \i_2_reg_420_reg[8] ,
    input_data_last_V_0_payload_B,
    input_data_last_V_0_sel,
    input_data_last_V_0_payload_A,
    Q,
    ram_reg,
    i_0_reg_398_reg,
    \output_data_last_V_1_payload_B_reg[0] ,
    \output_data_last_V_1_payload_B_reg[0]_0 ,
    output_data_last_V_1_sel_wr,
    output_data_last_V_1_payload_A,
    output_data_last_V_1_payload_B,
    input_data_data_V_0_ack_out,
    ap_clk,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0_reg[0]_5 ,
    sig_buffer_dest_V_ce0);
  output [0:0]input_data_last_V_tm_fu_626_p1;
  output [3:0]sig_buffer_dest_V_address0;
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output \i_2_reg_420_reg[8] ;
  input input_data_last_V_0_payload_B;
  input input_data_last_V_0_sel;
  input input_data_last_V_0_payload_A;
  input [5:0]Q;
  input [0:0]ram_reg;
  input [5:0]i_0_reg_398_reg;
  input \output_data_last_V_1_payload_B_reg[0] ;
  input \output_data_last_V_1_payload_B_reg[0]_0 ;
  input output_data_last_V_1_sel_wr;
  input output_data_last_V_1_payload_A;
  input output_data_last_V_1_payload_B;
  input input_data_data_V_0_ack_out;
  input ap_clk;
  input \q0_reg[0]_2 ;
  input [5:0]\q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0_reg[0]_5 ;
  input sig_buffer_dest_V_ce0;

  wire [5:0]Q;
  wire ap_clk;
  wire [5:0]i_0_reg_398_reg;
  wire \i_2_reg_420_reg[8] ;
  wire input_data_data_V_0_ack_out;
  wire input_data_last_V_0_payload_A;
  wire input_data_last_V_0_payload_B;
  wire input_data_last_V_0_sel;
  wire [0:0]input_data_last_V_tm_fu_626_p1;
  wire output_data_last_V_1_payload_A;
  wire output_data_last_V_1_payload_B;
  wire \output_data_last_V_1_payload_B_reg[0] ;
  wire \output_data_last_V_1_payload_B_reg[0]_0 ;
  wire output_data_last_V_1_sel_wr;
  wire \q0[0]_i_1__3_n_5 ;
  wire \q0[0]_i_2__2_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [5:0]\q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg[0]_5 ;
  wire \q0_reg_n_5_[0] ;
  wire [0:0]ram_reg;
  wire ram_reg_0_15_0_0_i_2__4_n_5;
  wire ram_reg_0_15_0_0_n_5;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire [3:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_last_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(\output_data_last_V_1_payload_B_reg[0] ),
        .I2(\output_data_last_V_1_payload_B_reg[0]_0 ),
        .I3(output_data_last_V_1_sel_wr),
        .I4(output_data_last_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \output_data_last_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_last_V_1_sel_wr),
        .I2(\output_data_last_V_1_payload_B_reg[0] ),
        .I3(\output_data_last_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_last_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1__3 
       (.I0(\q0[0]_i_2__2_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(\q0_reg[0]_3 [5]),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(\q0_reg[0]_3 [4]),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(\q0[0]_i_1__3_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2__2 
       (.I0(sig_buffer_dest_V_address0[2]),
        .I1(sig_buffer_dest_V_address0[0]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(sig_buffer_dest_V_address0[1]),
        .I4(sig_buffer_dest_V_address0[3]),
        .O(\q0[0]_i_2__2_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(\q0[0]_i_1__3_n_5 ),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(\q0_reg[0]_3 [0]),
        .A1(\q0_reg[0]_3 [1]),
        .A2(\q0_reg[0]_3 [2]),
        .A3(\q0_reg[0]_3 [3]),
        .A4(1'b0),
        .D(input_data_last_V_tm_fu_626_p1),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\i_2_reg_420_reg[8] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_0_15_0_0_i_1__4
       (.I0(ram_reg_0_15_0_0_i_2__4_n_5),
        .I1(sig_buffer_dest_V_address0[1]),
        .I2(sig_buffer_dest_V_address0[0]),
        .I3(sig_buffer_dest_V_address0[3]),
        .I4(sig_buffer_dest_V_address0[2]),
        .O(\i_2_reg_420_reg[8] ));
  LUT6 #(
    .INIT(64'h757FF5FF7F7FFFFF)) 
    ram_reg_0_15_0_0_i_2__4
       (.I0(input_data_data_V_0_ack_out),
        .I1(Q[4]),
        .I2(ram_reg),
        .I3(i_0_reg_398_reg[4]),
        .I4(Q[5]),
        .I5(i_0_reg_398_reg[5]),
        .O(ram_reg_0_15_0_0_i_2__4_n_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A({sig_buffer_dest_V_address0,\q0_reg[0]_3 [3:0]}),
        .D(input_data_last_V_tm_fu_626_p1),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_255_0_0_i_1
       (.I0(input_data_last_V_0_payload_B),
        .I1(input_data_last_V_0_sel),
        .I2(input_data_last_V_0_payload_A),
        .O(input_data_last_V_tm_fu_626_p1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A({sig_buffer_dest_V_address0,\q0_reg[0]_3 [3:0]}),
        .D(input_data_last_V_tm_fu_626_p1),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A({sig_buffer_dest_V_address0,\q0_reg[0]_3 [3:0]}),
        .D(input_data_last_V_tm_fu_626_p1),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4
       (.I0(Q[3]),
        .I1(ram_reg),
        .I2(i_0_reg_398_reg[3]),
        .O(sig_buffer_dest_V_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5
       (.I0(Q[2]),
        .I1(ram_reg),
        .I2(i_0_reg_398_reg[2]),
        .O(sig_buffer_dest_V_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6
       (.I0(Q[1]),
        .I1(ram_reg),
        .I2(i_0_reg_398_reg[1]),
        .O(sig_buffer_dest_V_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7
       (.I0(Q[0]),
        .I1(ram_reg),
        .I2(i_0_reg_398_reg[0]),
        .O(sig_buffer_dest_V_address0[0]));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V_ram" *) 
module design_1_network_0_0_network_sig_buffer_user_V_ram_7
   (\q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    input_data_id_V_0_payload_B,
    input_data_id_V_0_payload_A,
    input_data_id_V_0_sel,
    \output_data_id_V_1_payload_B_reg[0] ,
    \output_data_id_V_1_payload_B_reg[0]_0 ,
    output_data_id_V_1_sel_wr,
    output_data_id_V_1_payload_A,
    output_data_id_V_1_payload_B,
    sig_buffer_dest_V_address0,
    ap_clk,
    \q0_reg[0]_2 ,
    \q0_reg[0]_3 ,
    \q0_reg[0]_4 ,
    \q0[0]_i_2__1_0 ,
    sig_buffer_dest_V_ce0);
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  input input_data_id_V_0_payload_B;
  input input_data_id_V_0_payload_A;
  input input_data_id_V_0_sel;
  input \output_data_id_V_1_payload_B_reg[0] ;
  input \output_data_id_V_1_payload_B_reg[0]_0 ;
  input output_data_id_V_1_sel_wr;
  input output_data_id_V_1_payload_A;
  input output_data_id_V_1_payload_B;
  input [9:0]sig_buffer_dest_V_address0;
  input ap_clk;
  input \q0_reg[0]_2 ;
  input \q0_reg[0]_3 ;
  input \q0_reg[0]_4 ;
  input \q0[0]_i_2__1_0 ;
  input sig_buffer_dest_V_ce0;

  wire ap_clk;
  wire input_data_id_V_0_data_out;
  wire input_data_id_V_0_payload_A;
  wire input_data_id_V_0_payload_B;
  wire input_data_id_V_0_sel;
  wire output_data_id_V_1_payload_A;
  wire output_data_id_V_1_payload_B;
  wire \output_data_id_V_1_payload_B_reg[0] ;
  wire \output_data_id_V_1_payload_B_reg[0]_0 ;
  wire output_data_id_V_1_sel_wr;
  wire \q0[0]_i_1__4_n_5 ;
  wire \q0[0]_i_2__1_0 ;
  wire \q0[0]_i_2__1_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[0]_3 ;
  wire \q0_reg[0]_4 ;
  wire \q0_reg_n_5_[0] ;
  wire ram_reg_0_15_0_0_n_5;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire [9:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \output_data_id_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(\output_data_id_V_1_payload_B_reg[0] ),
        .I2(\output_data_id_V_1_payload_B_reg[0]_0 ),
        .I3(output_data_id_V_1_sel_wr),
        .I4(output_data_id_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \output_data_id_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_id_V_1_sel_wr),
        .I2(\output_data_id_V_1_payload_B_reg[0] ),
        .I3(\output_data_id_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_id_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1__4 
       (.I0(\q0[0]_i_2__1_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(sig_buffer_dest_V_address0[9]),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(sig_buffer_dest_V_address0[8]),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(\q0[0]_i_1__4_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2__1 
       (.I0(sig_buffer_dest_V_address0[6]),
        .I1(sig_buffer_dest_V_address0[4]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(sig_buffer_dest_V_address0[5]),
        .I4(sig_buffer_dest_V_address0[7]),
        .O(\q0[0]_i_2__1_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(\q0[0]_i_1__4_n_5 ),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(sig_buffer_dest_V_address0[0]),
        .A1(sig_buffer_dest_V_address0[1]),
        .A2(sig_buffer_dest_V_address0[2]),
        .A3(sig_buffer_dest_V_address0[3]),
        .A4(1'b0),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_2__1_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1__1
       (.I0(input_data_id_V_0_payload_B),
        .I1(input_data_id_V_0_payload_A),
        .I2(input_data_id_V_0_sel),
        .O(input_data_id_V_0_data_out));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A(sig_buffer_dest_V_address0[7:0]),
        .D(input_data_id_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0_reg[0]_4 ));
endmodule

(* ORIG_REF_NAME = "network_sig_buffer_user_V_ram" *) 
module design_1_network_0_0_network_sig_buffer_user_V_ram_8
   (sig_buffer_dest_V_ce0,
    sig_buffer_dest_V_address0,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \i_2_reg_420_reg[8] ,
    \i_0_reg_398_reg[9] ,
    \i_0_reg_398_reg[8] ,
    \q0_reg[0]_2 ,
    Q,
    ram_reg,
    i_0_reg_398_reg,
    input_data_dest_V_0_payload_B,
    input_data_dest_V_0_payload_A,
    input_data_dest_V_0_sel,
    \output_data_dest_V_1_payload_B_reg[0] ,
    \output_data_dest_V_1_payload_B_reg[0]_0 ,
    output_data_dest_V_1_sel_wr,
    output_data_dest_V_1_payload_A,
    output_data_dest_V_1_payload_B,
    input_data_data_V_0_ack_out,
    \q0_reg[0]_3 ,
    ap_clk,
    \q0[0]_i_2__0_0 );
  output sig_buffer_dest_V_ce0;
  output [5:0]sig_buffer_dest_V_address0;
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output \i_2_reg_420_reg[8] ;
  output \i_0_reg_398_reg[9] ;
  output \i_0_reg_398_reg[8] ;
  input \q0_reg[0]_2 ;
  input [1:0]Q;
  input [5:0]ram_reg;
  input [5:0]i_0_reg_398_reg;
  input input_data_dest_V_0_payload_B;
  input input_data_dest_V_0_payload_A;
  input input_data_dest_V_0_sel;
  input \output_data_dest_V_1_payload_B_reg[0] ;
  input \output_data_dest_V_1_payload_B_reg[0]_0 ;
  input output_data_dest_V_1_sel_wr;
  input output_data_dest_V_1_payload_A;
  input output_data_dest_V_1_payload_B;
  input input_data_data_V_0_ack_out;
  input [3:0]\q0_reg[0]_3 ;
  input ap_clk;
  input \q0[0]_i_2__0_0 ;

  wire [1:0]Q;
  wire ap_clk;
  wire [5:0]i_0_reg_398_reg;
  wire \i_0_reg_398_reg[8] ;
  wire \i_0_reg_398_reg[9] ;
  wire \i_2_reg_420_reg[8] ;
  wire input_data_data_V_0_ack_out;
  wire input_data_dest_V_0_data_out;
  wire input_data_dest_V_0_payload_A;
  wire input_data_dest_V_0_payload_B;
  wire input_data_dest_V_0_sel;
  wire output_data_dest_V_1_payload_A;
  wire output_data_dest_V_1_payload_B;
  wire \output_data_dest_V_1_payload_B_reg[0] ;
  wire \output_data_dest_V_1_payload_B_reg[0]_0 ;
  wire output_data_dest_V_1_sel_wr;
  wire \q0[0]_i_1__5_n_5 ;
  wire \q0[0]_i_2__0_0 ;
  wire \q0[0]_i_2__0_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [3:0]\q0_reg[0]_3 ;
  wire \q0_reg_n_5_[0] ;
  wire [5:0]ram_reg;
  wire ram_reg_0_15_0_0_n_5;
  wire ram_reg_0_255_0_0_n_5;
  wire ram_reg_256_511_0_0_n_5;
  wire ram_reg_512_767_0_0_n_5;
  wire [5:0]sig_buffer_dest_V_address0;
  wire sig_buffer_dest_V_ce0;

  LUT5 #(
    .INIT(32'hFFBA008A)) 
    \output_data_dest_V_1_payload_A[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(\output_data_dest_V_1_payload_B_reg[0] ),
        .I2(\output_data_dest_V_1_payload_B_reg[0]_0 ),
        .I3(output_data_dest_V_1_sel_wr),
        .I4(output_data_dest_V_1_payload_A),
        .O(\q0_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \output_data_dest_V_1_payload_B[0]_i_1 
       (.I0(\q0_reg_n_5_[0] ),
        .I1(output_data_dest_V_1_sel_wr),
        .I2(\output_data_dest_V_1_payload_B_reg[0] ),
        .I3(\output_data_dest_V_1_payload_B_reg[0]_0 ),
        .I4(output_data_dest_V_1_payload_B),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \q0[0]_i_1__5 
       (.I0(\q0[0]_i_2__0_n_5 ),
        .I1(ram_reg_512_767_0_0_n_5),
        .I2(sig_buffer_dest_V_address0[5]),
        .I3(ram_reg_256_511_0_0_n_5),
        .I4(sig_buffer_dest_V_address0[4]),
        .I5(ram_reg_0_255_0_0_n_5),
        .O(\q0[0]_i_1__5_n_5 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \q0[0]_i_2__0 
       (.I0(\q0_reg[0]_3 [2]),
        .I1(\q0_reg[0]_3 [0]),
        .I2(ram_reg_0_15_0_0_n_5),
        .I3(\q0_reg[0]_3 [1]),
        .I4(\q0_reg[0]_3 [3]),
        .O(\q0[0]_i_2__0_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(sig_buffer_dest_V_ce0),
        .D(\q0[0]_i_1__5_n_5 ),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(sig_buffer_dest_V_address0[0]),
        .A1(sig_buffer_dest_V_address0[1]),
        .A2(sig_buffer_dest_V_address0[2]),
        .A3(sig_buffer_dest_V_address0[3]),
        .A4(1'b0),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_0_15_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\q0[0]_i_2__0_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_0_255_0_0
       (.A({\q0_reg[0]_3 ,sig_buffer_dest_V_address0[3:0]}),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_0_255_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\i_2_reg_420_reg[8] ));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_0_255_0_0_i_1__2
       (.I0(input_data_dest_V_0_payload_B),
        .I1(input_data_dest_V_0_payload_A),
        .I2(input_data_dest_V_0_sel),
        .O(input_data_dest_V_0_data_out));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    ram_reg_0_255_0_0_i_2
       (.I0(input_data_data_V_0_ack_out),
        .I1(ram_reg[4]),
        .I2(Q[1]),
        .I3(i_0_reg_398_reg[4]),
        .I4(ram_reg[5]),
        .I5(i_0_reg_398_reg[5]),
        .O(\i_2_reg_420_reg[8] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "256" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_256_511_0_0
       (.A({\q0_reg[0]_3 ,sig_buffer_dest_V_address0[3:0]}),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_256_511_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\i_0_reg_398_reg[9] ));
  LUT6 #(
    .INIT(64'h3055300000000000)) 
    ram_reg_256_511_0_0_i_1
       (.I0(i_0_reg_398_reg[5]),
        .I1(ram_reg[5]),
        .I2(ram_reg[4]),
        .I3(Q[1]),
        .I4(i_0_reg_398_reg[4]),
        .I5(input_data_data_V_0_ack_out),
        .O(\i_0_reg_398_reg[9] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-5 {cell *THIS*}}" *) 
  (* ram_addr_begin = "512" *) 
  (* ram_addr_end = "767" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM256X1S ram_reg_512_767_0_0
       (.A({\q0_reg[0]_3 ,sig_buffer_dest_V_address0[3:0]}),
        .D(input_data_dest_V_0_data_out),
        .O(ram_reg_512_767_0_0_n_5),
        .WCLK(ap_clk),
        .WE(\i_0_reg_398_reg[8] ));
  LUT6 #(
    .INIT(64'h3055300000000000)) 
    ram_reg_512_767_0_0_i_1
       (.I0(i_0_reg_398_reg[4]),
        .I1(ram_reg[4]),
        .I2(ram_reg[5]),
        .I3(Q[1]),
        .I4(i_0_reg_398_reg[5]),
        .I5(input_data_data_V_0_ack_out),
        .O(\i_0_reg_398_reg[8] ));
  LUT3 #(
    .INIT(8'hF8)) 
    ram_reg_i_1
       (.I0(\q0_reg[0]_2 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(sig_buffer_dest_V_ce0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_10
       (.I0(ram_reg[1]),
        .I1(Q[1]),
        .I2(i_0_reg_398_reg[1]),
        .O(sig_buffer_dest_V_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_11
       (.I0(ram_reg[0]),
        .I1(Q[1]),
        .I2(i_0_reg_398_reg[0]),
        .O(sig_buffer_dest_V_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_2
       (.I0(ram_reg[5]),
        .I1(Q[1]),
        .I2(i_0_reg_398_reg[5]),
        .O(sig_buffer_dest_V_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_3
       (.I0(ram_reg[4]),
        .I1(Q[1]),
        .I2(i_0_reg_398_reg[4]),
        .O(sig_buffer_dest_V_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_8
       (.I0(ram_reg[3]),
        .I1(Q[1]),
        .I2(i_0_reg_398_reg[3]),
        .O(sig_buffer_dest_V_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9
       (.I0(ram_reg[2]),
        .I1(Q[1]),
        .I2(i_0_reg_398_reg[2]),
        .O(sig_buffer_dest_V_address0[2]));
endmodule

(* ORIG_REF_NAME = "padding2d_fix16" *) 
module design_1_network_0_0_padding2d_fix16
   (\ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[21] ,
    input_r_address0,
    \ap_CS_fsm_reg[21]_0 ,
    grp_padding2d_fix16_fu_431_ap_start_reg_reg,
    D,
    \ap_CS_fsm_reg[6]_0 ,
    grp_padding2d_fix16_fu_431_output_r_we0,
    grp_padding2d_fix16_fu_431_output_r_address0,
    ram_reg_0_i_62,
    Q,
    output_r_address0,
    grp_padding2d_fix16_fu_431_ap_start_reg0,
    grp_padding2d_fix16_fu_431_ap_start_reg,
    SR,
    ap_clk,
    DI,
    S);
  output \ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[21] ;
  output [11:0]input_r_address0;
  output \ap_CS_fsm_reg[21]_0 ;
  output grp_padding2d_fix16_fu_431_ap_start_reg_reg;
  output [9:0]D;
  output [1:0]\ap_CS_fsm_reg[6]_0 ;
  output grp_padding2d_fix16_fu_431_output_r_we0;
  output [13:0]grp_padding2d_fix16_fu_431_output_r_address0;
  input ram_reg_0_i_62;
  input [13:0]Q;
  input [1:0]output_r_address0;
  input grp_padding2d_fix16_fu_431_ap_start_reg0;
  input grp_padding2d_fix16_fu_431_ap_start_reg;
  input [0:0]SR;
  input ap_clk;
  input [0:0]DI;
  input [0:0]S;

  wire [9:0]D;
  wire [0:0]DI;
  wire [13:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [4:0]add_ln11_13_reg_779;
  wire \add_ln11_13_reg_779[4]_i_2_n_5 ;
  wire [9:0]add_ln11_2_fu_419_p2;
  wire [13:0]add_ln11_6_fu_646_p2;
  wire [13:0]add_ln11_7_fu_651_p2;
  wire [9:0]add_ln11_9_fu_488_p2;
  wire [4:3]add_ln11_reg_690;
  wire \add_ln11_reg_690[3]_i_1_n_5 ;
  wire \add_ln11_reg_690[4]_i_1_n_5 ;
  wire [13:0]add_ln17_2_fu_561_p2;
  wire [13:0]add_ln17_2_reg_835;
  wire \add_ln17_2_reg_835[13]_i_3_n_5 ;
  wire \add_ln17_2_reg_835[3]_i_2_n_5 ;
  wire \add_ln17_2_reg_835[3]_i_3_n_5 ;
  wire \add_ln17_2_reg_835[3]_i_4_n_5 ;
  wire \add_ln17_2_reg_835[3]_i_5_n_5 ;
  wire \add_ln17_2_reg_835[7]_i_2_n_5 ;
  wire \add_ln17_2_reg_835_reg[11]_i_1_n_5 ;
  wire \add_ln17_2_reg_835_reg[11]_i_1_n_6 ;
  wire \add_ln17_2_reg_835_reg[11]_i_1_n_7 ;
  wire \add_ln17_2_reg_835_reg[11]_i_1_n_8 ;
  wire \add_ln17_2_reg_835_reg[13]_i_2_n_8 ;
  wire \add_ln17_2_reg_835_reg[3]_i_1_n_5 ;
  wire \add_ln17_2_reg_835_reg[3]_i_1_n_6 ;
  wire \add_ln17_2_reg_835_reg[3]_i_1_n_7 ;
  wire \add_ln17_2_reg_835_reg[3]_i_1_n_8 ;
  wire \add_ln17_2_reg_835_reg[7]_i_1_n_5 ;
  wire \add_ln17_2_reg_835_reg[7]_i_1_n_6 ;
  wire \add_ln17_2_reg_835_reg[7]_i_1_n_7 ;
  wire \add_ln17_2_reg_835_reg[7]_i_1_n_8 ;
  wire [13:0]add_ln17_3_fu_582_p2;
  wire [13:0]add_ln17_3_reg_853;
  wire \add_ln17_3_reg_853[3]_i_2_n_5 ;
  wire \add_ln17_3_reg_853[3]_i_3_n_5 ;
  wire \add_ln17_3_reg_853[3]_i_4_n_5 ;
  wire \add_ln17_3_reg_853[3]_i_5_n_5 ;
  wire \add_ln17_3_reg_853[7]_i_2_n_5 ;
  wire \add_ln17_3_reg_853_reg[11]_i_1_n_5 ;
  wire \add_ln17_3_reg_853_reg[11]_i_1_n_6 ;
  wire \add_ln17_3_reg_853_reg[11]_i_1_n_7 ;
  wire \add_ln17_3_reg_853_reg[11]_i_1_n_8 ;
  wire \add_ln17_3_reg_853_reg[13]_i_2_n_8 ;
  wire \add_ln17_3_reg_853_reg[3]_i_1_n_5 ;
  wire \add_ln17_3_reg_853_reg[3]_i_1_n_6 ;
  wire \add_ln17_3_reg_853_reg[3]_i_1_n_7 ;
  wire \add_ln17_3_reg_853_reg[3]_i_1_n_8 ;
  wire \add_ln17_3_reg_853_reg[7]_i_1_n_5 ;
  wire \add_ln17_3_reg_853_reg[7]_i_1_n_6 ;
  wire \add_ln17_3_reg_853_reg[7]_i_1_n_7 ;
  wire \add_ln17_3_reg_853_reg[7]_i_1_n_8 ;
  wire [13:0]add_ln20_1_fu_540_p2;
  wire [13:0]add_ln20_1_reg_816;
  wire \add_ln20_1_reg_816[11]_i_2_n_5 ;
  wire \add_ln20_1_reg_816[11]_i_3_n_5 ;
  wire \add_ln20_1_reg_816[11]_i_4_n_5 ;
  wire \add_ln20_1_reg_816[11]_i_5_n_5 ;
  wire \add_ln20_1_reg_816[11]_i_6_n_5 ;
  wire \add_ln20_1_reg_816[11]_i_7_n_5 ;
  wire \add_ln20_1_reg_816[11]_i_8_n_5 ;
  wire \add_ln20_1_reg_816[11]_i_9_n_5 ;
  wire \add_ln20_1_reg_816[13]_i_2_n_5 ;
  wire \add_ln20_1_reg_816[3]_i_2_n_5 ;
  wire \add_ln20_1_reg_816[3]_i_3_n_5 ;
  wire \add_ln20_1_reg_816[3]_i_4_n_5 ;
  wire \add_ln20_1_reg_816[3]_i_5_n_5 ;
  wire \add_ln20_1_reg_816[3]_i_6_n_5 ;
  wire \add_ln20_1_reg_816[3]_i_7_n_5 ;
  wire \add_ln20_1_reg_816[3]_i_8_n_5 ;
  wire \add_ln20_1_reg_816[7]_i_2_n_5 ;
  wire \add_ln20_1_reg_816[7]_i_3_n_5 ;
  wire \add_ln20_1_reg_816[7]_i_4_n_5 ;
  wire \add_ln20_1_reg_816[7]_i_5_n_5 ;
  wire \add_ln20_1_reg_816[7]_i_6_n_5 ;
  wire \add_ln20_1_reg_816[7]_i_7_n_5 ;
  wire \add_ln20_1_reg_816[7]_i_8_n_5 ;
  wire \add_ln20_1_reg_816[7]_i_9_n_5 ;
  wire \add_ln20_1_reg_816_reg[11]_i_1_n_5 ;
  wire \add_ln20_1_reg_816_reg[11]_i_1_n_6 ;
  wire \add_ln20_1_reg_816_reg[11]_i_1_n_7 ;
  wire \add_ln20_1_reg_816_reg[11]_i_1_n_8 ;
  wire \add_ln20_1_reg_816_reg[13]_i_1_n_8 ;
  wire \add_ln20_1_reg_816_reg[3]_i_1_n_5 ;
  wire \add_ln20_1_reg_816_reg[3]_i_1_n_6 ;
  wire \add_ln20_1_reg_816_reg[3]_i_1_n_7 ;
  wire \add_ln20_1_reg_816_reg[3]_i_1_n_8 ;
  wire \add_ln20_1_reg_816_reg[7]_i_1_n_5 ;
  wire \add_ln20_1_reg_816_reg[7]_i_1_n_6 ;
  wire \add_ln20_1_reg_816_reg[7]_i_1_n_7 ;
  wire \add_ln20_1_reg_816_reg[7]_i_1_n_8 ;
  wire [13:0]add_ln27_1_fu_576_p2;
  wire [13:0]add_ln27_1_reg_848;
  wire \add_ln27_1_reg_848_reg[12]_i_1_n_5 ;
  wire \add_ln27_1_reg_848_reg[12]_i_1_n_6 ;
  wire \add_ln27_1_reg_848_reg[12]_i_1_n_7 ;
  wire \add_ln27_1_reg_848_reg[12]_i_1_n_8 ;
  wire \add_ln27_1_reg_848_reg[4]_i_1_n_5 ;
  wire \add_ln27_1_reg_848_reg[4]_i_1_n_6 ;
  wire \add_ln27_1_reg_848_reg[4]_i_1_n_7 ;
  wire \add_ln27_1_reg_848_reg[4]_i_1_n_8 ;
  wire \add_ln27_1_reg_848_reg[8]_i_1_n_5 ;
  wire \add_ln27_1_reg_848_reg[8]_i_1_n_6 ;
  wire \add_ln27_1_reg_848_reg[8]_i_1_n_7 ;
  wire \add_ln27_1_reg_848_reg[8]_i_1_n_8 ;
  wire [13:0]add_ln27_fu_556_p2;
  wire [13:0]add_ln27_reg_830;
  wire \add_ln27_reg_830[3]_i_2_n_5 ;
  wire \add_ln27_reg_830[3]_i_3_n_5 ;
  wire \add_ln27_reg_830[3]_i_4_n_5 ;
  wire \add_ln27_reg_830[3]_i_5_n_5 ;
  wire \add_ln27_reg_830[7]_i_2_n_5 ;
  wire \add_ln27_reg_830_reg[11]_i_1_n_5 ;
  wire \add_ln27_reg_830_reg[11]_i_1_n_6 ;
  wire \add_ln27_reg_830_reg[11]_i_1_n_7 ;
  wire \add_ln27_reg_830_reg[11]_i_1_n_8 ;
  wire \add_ln27_reg_830_reg[13]_i_2_n_8 ;
  wire \add_ln27_reg_830_reg[3]_i_1_n_5 ;
  wire \add_ln27_reg_830_reg[3]_i_1_n_6 ;
  wire \add_ln27_reg_830_reg[3]_i_1_n_7 ;
  wire \add_ln27_reg_830_reg[3]_i_1_n_8 ;
  wire \add_ln27_reg_830_reg[7]_i_1_n_5 ;
  wire \add_ln27_reg_830_reg[7]_i_1_n_6 ;
  wire \add_ln27_reg_830_reg[7]_i_1_n_7 ;
  wire \add_ln27_reg_830_reg[7]_i_1_n_8 ;
  wire \ap_CS_fsm[3]_i_2_n_5 ;
  wire \ap_CS_fsm[3]_i_3_n_5 ;
  wire \ap_CS_fsm[7]_i_10_n_5 ;
  wire \ap_CS_fsm[7]_i_11_n_5 ;
  wire \ap_CS_fsm[7]_i_12_n_5 ;
  wire \ap_CS_fsm[7]_i_13_n_5 ;
  wire \ap_CS_fsm[7]_i_14_n_5 ;
  wire \ap_CS_fsm[7]_i_15_n_5 ;
  wire \ap_CS_fsm[7]_i_5_n_5 ;
  wire \ap_CS_fsm[7]_i_7_n_5 ;
  wire \ap_CS_fsm[7]_i_8_n_5 ;
  wire \ap_CS_fsm[7]_i_9_n_5 ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[21]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [1:0]\ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[7]_i_4_n_5 ;
  wire \ap_CS_fsm_reg[7]_i_4_n_6 ;
  wire \ap_CS_fsm_reg[7]_i_4_n_7 ;
  wire \ap_CS_fsm_reg[7]_i_4_n_8 ;
  wire \ap_CS_fsm_reg[7]_i_6_n_5 ;
  wire \ap_CS_fsm_reg[7]_i_6_n_6 ;
  wire \ap_CS_fsm_reg[7]_i_6_n_7 ;
  wire \ap_CS_fsm_reg[7]_i_6_n_8 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [8:2]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_NS_fsm12_out;
  wire ap_NS_fsm13_out;
  wire ap_NS_fsm14_out;
  wire ap_clk;
  wire [4:1]data;
  wire [4:0]depth_0_reg_202;
  wire [4:0]depth_fu_503_p2;
  wire [4:0]depth_reg_798;
  wire [4:1]empty_38_fu_401_p2;
  wire [4:0]empty_39_reg_711;
  wire [4:0]empty_40_reg_785;
  wire \empty_40_reg_785[3]_i_1_n_5 ;
  wire grp_padding2d_fix16_fu_431_ap_done;
  wire grp_padding2d_fix16_fu_431_ap_ready;
  wire grp_padding2d_fix16_fu_431_ap_start_reg;
  wire grp_padding2d_fix16_fu_431_ap_start_reg0;
  wire grp_padding2d_fix16_fu_431_ap_start_reg_reg;
  wire [4:0]grp_padding2d_fix16_fu_431_input_depth;
  wire [4:1]grp_padding2d_fix16_fu_431_input_height;
  wire [13:12]grp_padding2d_fix16_fu_431_input_r_address0;
  wire [13:0]grp_padding2d_fix16_fu_431_output_r_address0;
  wire grp_padding2d_fix16_fu_431_output_r_we0;
  wire [4:0]height_0_reg_267;
  wire \height_0_reg_267[4]_i_3_n_5 ;
  wire [4:0]height_fu_550_p2;
  wire [4:0]height_reg_825;
  wire [13:0]i_count_0_reg_190;
  wire [13:0]i_count_1_reg_256;
  wire \i_count_1_reg_256[0]_i_1_n_5 ;
  wire \i_count_1_reg_256[10]_i_1_n_5 ;
  wire \i_count_1_reg_256[11]_i_1_n_5 ;
  wire \i_count_1_reg_256[12]_i_1_n_5 ;
  wire \i_count_1_reg_256[13]_i_1_n_5 ;
  wire \i_count_1_reg_256[1]_i_1_n_5 ;
  wire \i_count_1_reg_256[2]_i_1_n_5 ;
  wire \i_count_1_reg_256[3]_i_1_n_5 ;
  wire \i_count_1_reg_256[4]_i_1_n_5 ;
  wire \i_count_1_reg_256[5]_i_1_n_5 ;
  wire \i_count_1_reg_256[6]_i_1_n_5 ;
  wire \i_count_1_reg_256[7]_i_1_n_5 ;
  wire \i_count_1_reg_256[8]_i_1_n_5 ;
  wire \i_count_1_reg_256[9]_i_1_n_5 ;
  wire i_count_2_reg_2890;
  wire \i_count_2_reg_289[0]_i_1_n_5 ;
  wire \i_count_2_reg_289[10]_i_1_n_5 ;
  wire \i_count_2_reg_289[11]_i_1_n_5 ;
  wire \i_count_2_reg_289[12]_i_1_n_5 ;
  wire \i_count_2_reg_289[13]_i_1_n_5 ;
  wire \i_count_2_reg_289[1]_i_1_n_5 ;
  wire \i_count_2_reg_289[2]_i_1_n_5 ;
  wire \i_count_2_reg_289[3]_i_1_n_5 ;
  wire \i_count_2_reg_289[4]_i_1_n_5 ;
  wire \i_count_2_reg_289[5]_i_1_n_5 ;
  wire \i_count_2_reg_289[6]_i_1_n_5 ;
  wire \i_count_2_reg_289[7]_i_1_n_5 ;
  wire \i_count_2_reg_289[8]_i_1_n_5 ;
  wire \i_count_2_reg_289[9]_i_1_n_5 ;
  wire [13:0]i_count_fu_530_p2;
  wire [13:0]i_count_reg_811;
  wire \i_count_reg_811[11]_i_2_n_5 ;
  wire \i_count_reg_811[11]_i_3_n_5 ;
  wire \i_count_reg_811[11]_i_4_n_5 ;
  wire \i_count_reg_811[11]_i_5_n_5 ;
  wire \i_count_reg_811[13]_i_2_n_5 ;
  wire \i_count_reg_811[13]_i_3_n_5 ;
  wire \i_count_reg_811[3]_i_2_n_5 ;
  wire \i_count_reg_811[3]_i_3_n_5 ;
  wire \i_count_reg_811[3]_i_4_n_5 ;
  wire \i_count_reg_811[3]_i_5_n_5 ;
  wire \i_count_reg_811[7]_i_2_n_5 ;
  wire \i_count_reg_811[7]_i_3_n_5 ;
  wire \i_count_reg_811[7]_i_4_n_5 ;
  wire \i_count_reg_811[7]_i_5_n_5 ;
  wire \i_count_reg_811_reg[11]_i_1_n_5 ;
  wire \i_count_reg_811_reg[11]_i_1_n_6 ;
  wire \i_count_reg_811_reg[11]_i_1_n_7 ;
  wire \i_count_reg_811_reg[11]_i_1_n_8 ;
  wire \i_count_reg_811_reg[13]_i_1_n_8 ;
  wire \i_count_reg_811_reg[3]_i_1_n_5 ;
  wire \i_count_reg_811_reg[3]_i_1_n_6 ;
  wire \i_count_reg_811_reg[3]_i_1_n_7 ;
  wire \i_count_reg_811_reg[3]_i_1_n_8 ;
  wire \i_count_reg_811_reg[7]_i_1_n_5 ;
  wire \i_count_reg_811_reg[7]_i_1_n_6 ;
  wire \i_count_reg_811_reg[7]_i_1_n_7 ;
  wire \i_count_reg_811_reg[7]_i_1_n_8 ;
  wire icmp_ln23_fu_565_p2;
  wire icmp_ln31_fu_598_p2;
  wire [13:0]indvars_iv10_reg_168;
  wire \indvars_iv10_reg_168[0]_i_1_n_5 ;
  wire \indvars_iv10_reg_168[11]_i_2_n_5 ;
  wire \indvars_iv10_reg_168[11]_i_3_n_5 ;
  wire \indvars_iv10_reg_168[1]_i_1_n_5 ;
  wire \indvars_iv10_reg_168[2]_i_1_n_5 ;
  wire \indvars_iv10_reg_168[3]_i_1_n_5 ;
  wire \indvars_iv10_reg_168[4]_i_1_n_5 ;
  wire \indvars_iv10_reg_168[7]_i_10_n_5 ;
  wire \indvars_iv10_reg_168[7]_i_3_n_5 ;
  wire \indvars_iv10_reg_168[7]_i_4_n_5 ;
  wire \indvars_iv10_reg_168[7]_i_5_n_5 ;
  wire \indvars_iv10_reg_168[7]_i_6_n_5 ;
  wire \indvars_iv10_reg_168[7]_i_7_n_5 ;
  wire \indvars_iv10_reg_168[7]_i_8_n_5 ;
  wire \indvars_iv10_reg_168[7]_i_9_n_5 ;
  wire \indvars_iv10_reg_168_reg[11]_i_1_n_5 ;
  wire \indvars_iv10_reg_168_reg[11]_i_1_n_6 ;
  wire \indvars_iv10_reg_168_reg[11]_i_1_n_7 ;
  wire \indvars_iv10_reg_168_reg[11]_i_1_n_8 ;
  wire \indvars_iv10_reg_168_reg[13]_i_1_n_8 ;
  wire \indvars_iv10_reg_168_reg[7]_i_1_n_5 ;
  wire \indvars_iv10_reg_168_reg[7]_i_1_n_6 ;
  wire \indvars_iv10_reg_168_reg[7]_i_1_n_7 ;
  wire \indvars_iv10_reg_168_reg[7]_i_1_n_8 ;
  wire \indvars_iv10_reg_168_reg[7]_i_2_n_5 ;
  wire \indvars_iv10_reg_168_reg[7]_i_2_n_6 ;
  wire \indvars_iv10_reg_168_reg[7]_i_2_n_7 ;
  wire \indvars_iv10_reg_168_reg[7]_i_2_n_8 ;
  wire [13:0]indvars_iv1_reg_148;
  wire \indvars_iv1_reg_148[11]_i_2_n_5 ;
  wire \indvars_iv1_reg_148[11]_i_3_n_5 ;
  wire \indvars_iv1_reg_148[11]_i_4_n_5 ;
  wire \indvars_iv1_reg_148[11]_i_5_n_5 ;
  wire \indvars_iv1_reg_148[11]_i_6_n_5 ;
  wire \indvars_iv1_reg_148[11]_i_7_n_5 ;
  wire \indvars_iv1_reg_148[13]_i_2_n_5 ;
  wire \indvars_iv1_reg_148[13]_i_3_n_5 ;
  wire \indvars_iv1_reg_148[3]_i_2_n_5 ;
  wire \indvars_iv1_reg_148[3]_i_3_n_5 ;
  wire \indvars_iv1_reg_148[3]_i_4_n_5 ;
  wire \indvars_iv1_reg_148[3]_i_5_n_5 ;
  wire \indvars_iv1_reg_148[3]_i_6_n_5 ;
  wire \indvars_iv1_reg_148[3]_i_7_n_5 ;
  wire \indvars_iv1_reg_148[3]_i_8_n_5 ;
  wire \indvars_iv1_reg_148[3]_i_9_n_5 ;
  wire \indvars_iv1_reg_148[7]_i_2_n_5 ;
  wire \indvars_iv1_reg_148[7]_i_3_n_5 ;
  wire \indvars_iv1_reg_148[7]_i_4_n_5 ;
  wire \indvars_iv1_reg_148[7]_i_5_n_5 ;
  wire \indvars_iv1_reg_148[7]_i_6_n_5 ;
  wire \indvars_iv1_reg_148[7]_i_7_n_5 ;
  wire \indvars_iv1_reg_148[7]_i_8_n_5 ;
  wire \indvars_iv1_reg_148[7]_i_9_n_5 ;
  wire \indvars_iv1_reg_148_reg[11]_i_1_n_10 ;
  wire \indvars_iv1_reg_148_reg[11]_i_1_n_11 ;
  wire \indvars_iv1_reg_148_reg[11]_i_1_n_12 ;
  wire \indvars_iv1_reg_148_reg[11]_i_1_n_5 ;
  wire \indvars_iv1_reg_148_reg[11]_i_1_n_6 ;
  wire \indvars_iv1_reg_148_reg[11]_i_1_n_7 ;
  wire \indvars_iv1_reg_148_reg[11]_i_1_n_8 ;
  wire \indvars_iv1_reg_148_reg[11]_i_1_n_9 ;
  wire \indvars_iv1_reg_148_reg[13]_i_1_n_11 ;
  wire \indvars_iv1_reg_148_reg[13]_i_1_n_12 ;
  wire \indvars_iv1_reg_148_reg[13]_i_1_n_8 ;
  wire \indvars_iv1_reg_148_reg[3]_i_1_n_10 ;
  wire \indvars_iv1_reg_148_reg[3]_i_1_n_11 ;
  wire \indvars_iv1_reg_148_reg[3]_i_1_n_12 ;
  wire \indvars_iv1_reg_148_reg[3]_i_1_n_5 ;
  wire \indvars_iv1_reg_148_reg[3]_i_1_n_6 ;
  wire \indvars_iv1_reg_148_reg[3]_i_1_n_7 ;
  wire \indvars_iv1_reg_148_reg[3]_i_1_n_8 ;
  wire \indvars_iv1_reg_148_reg[3]_i_1_n_9 ;
  wire \indvars_iv1_reg_148_reg[7]_i_1_n_10 ;
  wire \indvars_iv1_reg_148_reg[7]_i_1_n_11 ;
  wire \indvars_iv1_reg_148_reg[7]_i_1_n_12 ;
  wire \indvars_iv1_reg_148_reg[7]_i_1_n_5 ;
  wire \indvars_iv1_reg_148_reg[7]_i_1_n_6 ;
  wire \indvars_iv1_reg_148_reg[7]_i_1_n_7 ;
  wire \indvars_iv1_reg_148_reg[7]_i_1_n_8 ;
  wire \indvars_iv1_reg_148_reg[7]_i_1_n_9 ;
  wire \indvars_iv2_reg_128[2]_i_2_n_5 ;
  wire \indvars_iv2_reg_128[3]_i_2_n_5 ;
  wire \indvars_iv2_reg_128[4]_i_2_n_5 ;
  wire [4:0]indvars_iv2_reg_128_reg;
  wire \indvars_iv_reg_138[1]_i_2_n_5 ;
  wire \indvars_iv_reg_138[2]_i_2_n_5 ;
  wire \indvars_iv_reg_138[3]_i_2_n_5 ;
  wire \indvars_iv_reg_138[4]_i_2_n_5 ;
  wire [4:0]indvars_iv_reg_138_reg;
  wire [11:0]input_r_address0;
  wire [11:5]mul_ln11_1_reg_695;
  wire \mul_ln11_1_reg_695[11]_i_3_n_5 ;
  wire \mul_ln11_1_reg_695[11]_i_5_n_5 ;
  wire \mul_ln11_1_reg_695[11]_i_6_n_5 ;
  wire \mul_ln11_1_reg_695[11]_i_7_n_5 ;
  wire \mul_ln11_1_reg_695[5]_i_2_n_5 ;
  wire \mul_ln11_1_reg_695[5]_i_3_n_5 ;
  wire \mul_ln11_1_reg_695[5]_i_4_n_5 ;
  wire \mul_ln11_1_reg_695[5]_i_5_n_5 ;
  wire \mul_ln11_1_reg_695[5]_i_6_n_5 ;
  wire \mul_ln11_1_reg_695[6]_i_2_n_5 ;
  wire \mul_ln11_1_reg_695[6]_i_3_n_5 ;
  wire \mul_ln11_1_reg_695[6]_i_4_n_5 ;
  wire \mul_ln11_1_reg_695[6]_i_5_n_5 ;
  wire \mul_ln11_1_reg_695[6]_i_6_n_5 ;
  wire \mul_ln11_1_reg_695[6]_i_7_n_5 ;
  wire \mul_ln11_1_reg_695[6]_i_8_n_5 ;
  wire \mul_ln11_1_reg_695[6]_i_9_n_5 ;
  wire \mul_ln11_1_reg_695_reg[11]_i_1_n_8 ;
  wire \mul_ln11_1_reg_695_reg[11]_i_2_n_8 ;
  wire \mul_ln11_1_reg_695_reg[11]_i_4_n_10 ;
  wire \mul_ln11_1_reg_695_reg[11]_i_4_n_11 ;
  wire \mul_ln11_1_reg_695_reg[11]_i_4_n_12 ;
  wire \mul_ln11_1_reg_695_reg[11]_i_4_n_5 ;
  wire \mul_ln11_1_reg_695_reg[11]_i_4_n_6 ;
  wire \mul_ln11_1_reg_695_reg[11]_i_4_n_7 ;
  wire \mul_ln11_1_reg_695_reg[11]_i_4_n_8 ;
  wire \mul_ln11_1_reg_695_reg[11]_i_4_n_9 ;
  wire \mul_ln11_1_reg_695_reg[5]_i_1_n_5 ;
  wire \mul_ln11_1_reg_695_reg[5]_i_1_n_6 ;
  wire \mul_ln11_1_reg_695_reg[5]_i_1_n_7 ;
  wire \mul_ln11_1_reg_695_reg[5]_i_1_n_8 ;
  wire \mul_ln11_1_reg_695_reg[6]_i_1_n_5 ;
  wire \mul_ln11_1_reg_695_reg[6]_i_1_n_6 ;
  wire \mul_ln11_1_reg_695_reg[6]_i_1_n_7 ;
  wire \mul_ln11_1_reg_695_reg[6]_i_1_n_8 ;
  wire [13:0]mul_ln11_fu_371_p2;
  wire [13:0]mul_ln11_reg_728;
  wire \mul_ln11_reg_728[10]_i_11_n_5 ;
  wire \mul_ln11_reg_728[10]_i_12_n_5 ;
  wire \mul_ln11_reg_728[10]_i_13_n_5 ;
  wire \mul_ln11_reg_728[10]_i_14_n_5 ;
  wire \mul_ln11_reg_728[10]_i_2_n_5 ;
  wire \mul_ln11_reg_728[10]_i_3_n_5 ;
  wire \mul_ln11_reg_728[10]_i_4_n_5 ;
  wire \mul_ln11_reg_728[10]_i_5_n_5 ;
  wire \mul_ln11_reg_728[10]_i_6_n_5 ;
  wire \mul_ln11_reg_728[10]_i_7_n_5 ;
  wire \mul_ln11_reg_728[10]_i_8_n_5 ;
  wire \mul_ln11_reg_728[10]_i_9_n_5 ;
  wire \mul_ln11_reg_728[13]_i_3_n_5 ;
  wire \mul_ln11_reg_728[13]_i_4_n_5 ;
  wire \mul_ln11_reg_728[13]_i_5_n_5 ;
  wire \mul_ln11_reg_728[2]_i_2_n_5 ;
  wire \mul_ln11_reg_728[2]_i_3_n_5 ;
  wire \mul_ln11_reg_728[2]_i_4_n_5 ;
  wire \mul_ln11_reg_728[2]_i_5_n_5 ;
  wire \mul_ln11_reg_728[2]_i_6_n_5 ;
  wire \mul_ln11_reg_728[2]_i_7_n_5 ;
  wire \mul_ln11_reg_728[3]_i_3_n_5 ;
  wire \mul_ln11_reg_728[3]_i_4_n_5 ;
  wire \mul_ln11_reg_728[3]_i_5_n_5 ;
  wire \mul_ln11_reg_728[3]_i_6_n_5 ;
  wire \mul_ln11_reg_728[3]_i_7_n_5 ;
  wire \mul_ln11_reg_728[3]_i_8_n_5 ;
  wire \mul_ln11_reg_728[6]_i_10_n_5 ;
  wire \mul_ln11_reg_728[6]_i_11_n_5 ;
  wire \mul_ln11_reg_728[6]_i_13_n_5 ;
  wire \mul_ln11_reg_728[6]_i_14_n_5 ;
  wire \mul_ln11_reg_728[6]_i_15_n_5 ;
  wire \mul_ln11_reg_728[6]_i_2_n_5 ;
  wire \mul_ln11_reg_728[6]_i_4_n_5 ;
  wire \mul_ln11_reg_728[6]_i_5_n_5 ;
  wire \mul_ln11_reg_728[6]_i_6_n_5 ;
  wire \mul_ln11_reg_728[6]_i_7_n_5 ;
  wire \mul_ln11_reg_728[6]_i_9_n_5 ;
  wire \mul_ln11_reg_728_reg[10]_i_10_n_11 ;
  wire \mul_ln11_reg_728_reg[10]_i_10_n_12 ;
  wire \mul_ln11_reg_728_reg[10]_i_10_n_6 ;
  wire \mul_ln11_reg_728_reg[10]_i_10_n_8 ;
  wire \mul_ln11_reg_728_reg[10]_i_1_n_5 ;
  wire \mul_ln11_reg_728_reg[10]_i_1_n_6 ;
  wire \mul_ln11_reg_728_reg[10]_i_1_n_7 ;
  wire \mul_ln11_reg_728_reg[10]_i_1_n_8 ;
  wire \mul_ln11_reg_728_reg[13]_i_1_n_7 ;
  wire \mul_ln11_reg_728_reg[13]_i_1_n_8 ;
  wire \mul_ln11_reg_728_reg[13]_i_2_n_8 ;
  wire \mul_ln11_reg_728_reg[2]_i_1_n_5 ;
  wire \mul_ln11_reg_728_reg[2]_i_1_n_6 ;
  wire \mul_ln11_reg_728_reg[2]_i_1_n_7 ;
  wire \mul_ln11_reg_728_reg[2]_i_1_n_8 ;
  wire \mul_ln11_reg_728_reg[2]_i_1_n_9 ;
  wire \mul_ln11_reg_728_reg[3]_i_2_n_10 ;
  wire \mul_ln11_reg_728_reg[3]_i_2_n_11 ;
  wire \mul_ln11_reg_728_reg[3]_i_2_n_12 ;
  wire \mul_ln11_reg_728_reg[3]_i_2_n_5 ;
  wire \mul_ln11_reg_728_reg[3]_i_2_n_6 ;
  wire \mul_ln11_reg_728_reg[3]_i_2_n_7 ;
  wire \mul_ln11_reg_728_reg[3]_i_2_n_8 ;
  wire \mul_ln11_reg_728_reg[3]_i_2_n_9 ;
  wire \mul_ln11_reg_728_reg[6]_i_1_n_5 ;
  wire \mul_ln11_reg_728_reg[6]_i_1_n_6 ;
  wire \mul_ln11_reg_728_reg[6]_i_1_n_7 ;
  wire \mul_ln11_reg_728_reg[6]_i_1_n_8 ;
  wire \mul_ln11_reg_728_reg[6]_i_3_n_10 ;
  wire \mul_ln11_reg_728_reg[6]_i_3_n_11 ;
  wire \mul_ln11_reg_728_reg[6]_i_3_n_12 ;
  wire \mul_ln11_reg_728_reg[6]_i_3_n_5 ;
  wire \mul_ln11_reg_728_reg[6]_i_3_n_6 ;
  wire \mul_ln11_reg_728_reg[6]_i_3_n_7 ;
  wire \mul_ln11_reg_728_reg[6]_i_3_n_8 ;
  wire \mul_ln11_reg_728_reg[6]_i_3_n_9 ;
  wire [13:0]o_count_0_reg_178;
  wire \o_count_1_reg_213[0]_i_1_n_5 ;
  wire \o_count_1_reg_213[0]_i_3_n_5 ;
  wire \o_count_1_reg_213[0]_i_4_n_5 ;
  wire \o_count_1_reg_213[0]_i_5_n_5 ;
  wire \o_count_1_reg_213[0]_i_6_n_5 ;
  wire \o_count_1_reg_213[0]_i_7_n_5 ;
  wire \o_count_1_reg_213[0]_i_8_n_5 ;
  wire \o_count_1_reg_213[12]_i_2_n_5 ;
  wire \o_count_1_reg_213[12]_i_3_n_5 ;
  wire \o_count_1_reg_213[4]_i_2_n_5 ;
  wire \o_count_1_reg_213[4]_i_3_n_5 ;
  wire \o_count_1_reg_213[4]_i_4_n_5 ;
  wire \o_count_1_reg_213[4]_i_5_n_5 ;
  wire \o_count_1_reg_213[8]_i_2_n_5 ;
  wire \o_count_1_reg_213[8]_i_3_n_5 ;
  wire \o_count_1_reg_213[8]_i_4_n_5 ;
  wire \o_count_1_reg_213[8]_i_5_n_5 ;
  wire [13:0]o_count_1_reg_213_reg;
  wire \o_count_1_reg_213_reg[0]_i_2_n_10 ;
  wire \o_count_1_reg_213_reg[0]_i_2_n_11 ;
  wire \o_count_1_reg_213_reg[0]_i_2_n_12 ;
  wire \o_count_1_reg_213_reg[0]_i_2_n_5 ;
  wire \o_count_1_reg_213_reg[0]_i_2_n_6 ;
  wire \o_count_1_reg_213_reg[0]_i_2_n_7 ;
  wire \o_count_1_reg_213_reg[0]_i_2_n_8 ;
  wire \o_count_1_reg_213_reg[0]_i_2_n_9 ;
  wire \o_count_1_reg_213_reg[12]_i_1_n_11 ;
  wire \o_count_1_reg_213_reg[12]_i_1_n_12 ;
  wire \o_count_1_reg_213_reg[12]_i_1_n_8 ;
  wire \o_count_1_reg_213_reg[4]_i_1_n_10 ;
  wire \o_count_1_reg_213_reg[4]_i_1_n_11 ;
  wire \o_count_1_reg_213_reg[4]_i_1_n_12 ;
  wire \o_count_1_reg_213_reg[4]_i_1_n_5 ;
  wire \o_count_1_reg_213_reg[4]_i_1_n_6 ;
  wire \o_count_1_reg_213_reg[4]_i_1_n_7 ;
  wire \o_count_1_reg_213_reg[4]_i_1_n_8 ;
  wire \o_count_1_reg_213_reg[4]_i_1_n_9 ;
  wire \o_count_1_reg_213_reg[8]_i_1_n_10 ;
  wire \o_count_1_reg_213_reg[8]_i_1_n_11 ;
  wire \o_count_1_reg_213_reg[8]_i_1_n_12 ;
  wire \o_count_1_reg_213_reg[8]_i_1_n_5 ;
  wire \o_count_1_reg_213_reg[8]_i_1_n_6 ;
  wire \o_count_1_reg_213_reg[8]_i_1_n_7 ;
  wire \o_count_1_reg_213_reg[8]_i_1_n_8 ;
  wire \o_count_1_reg_213_reg[8]_i_1_n_9 ;
  wire [13:0]o_count_2_reg_245;
  wire \o_count_3_reg_278[0]_i_2_n_5 ;
  wire \o_count_3_reg_278[0]_i_3_n_5 ;
  wire \o_count_3_reg_278[0]_i_4_n_5 ;
  wire \o_count_3_reg_278[0]_i_5_n_5 ;
  wire \o_count_3_reg_278[12]_i_2_n_5 ;
  wire \o_count_3_reg_278[12]_i_3_n_5 ;
  wire \o_count_3_reg_278[4]_i_2_n_5 ;
  wire \o_count_3_reg_278[4]_i_3_n_5 ;
  wire \o_count_3_reg_278[4]_i_4_n_5 ;
  wire \o_count_3_reg_278[4]_i_5_n_5 ;
  wire \o_count_3_reg_278[8]_i_2_n_5 ;
  wire \o_count_3_reg_278[8]_i_3_n_5 ;
  wire \o_count_3_reg_278[8]_i_4_n_5 ;
  wire \o_count_3_reg_278[8]_i_5_n_5 ;
  wire [13:0]o_count_3_reg_278_reg;
  wire \o_count_3_reg_278_reg[0]_i_1_n_10 ;
  wire \o_count_3_reg_278_reg[0]_i_1_n_11 ;
  wire \o_count_3_reg_278_reg[0]_i_1_n_12 ;
  wire \o_count_3_reg_278_reg[0]_i_1_n_5 ;
  wire \o_count_3_reg_278_reg[0]_i_1_n_6 ;
  wire \o_count_3_reg_278_reg[0]_i_1_n_7 ;
  wire \o_count_3_reg_278_reg[0]_i_1_n_8 ;
  wire \o_count_3_reg_278_reg[0]_i_1_n_9 ;
  wire \o_count_3_reg_278_reg[12]_i_1_n_11 ;
  wire \o_count_3_reg_278_reg[12]_i_1_n_12 ;
  wire \o_count_3_reg_278_reg[12]_i_1_n_8 ;
  wire \o_count_3_reg_278_reg[4]_i_1_n_10 ;
  wire \o_count_3_reg_278_reg[4]_i_1_n_11 ;
  wire \o_count_3_reg_278_reg[4]_i_1_n_12 ;
  wire \o_count_3_reg_278_reg[4]_i_1_n_5 ;
  wire \o_count_3_reg_278_reg[4]_i_1_n_6 ;
  wire \o_count_3_reg_278_reg[4]_i_1_n_7 ;
  wire \o_count_3_reg_278_reg[4]_i_1_n_8 ;
  wire \o_count_3_reg_278_reg[4]_i_1_n_9 ;
  wire \o_count_3_reg_278_reg[8]_i_1_n_10 ;
  wire \o_count_3_reg_278_reg[8]_i_1_n_11 ;
  wire \o_count_3_reg_278_reg[8]_i_1_n_12 ;
  wire \o_count_3_reg_278_reg[8]_i_1_n_5 ;
  wire \o_count_3_reg_278_reg[8]_i_1_n_6 ;
  wire \o_count_3_reg_278_reg[8]_i_1_n_7 ;
  wire \o_count_3_reg_278_reg[8]_i_1_n_8 ;
  wire \o_count_3_reg_278_reg[8]_i_1_n_9 ;
  wire o_count_4_reg_2991;
  wire \o_count_4_reg_299[0]_i_1_n_5 ;
  wire \o_count_4_reg_299[0]_i_4_n_5 ;
  wire \o_count_4_reg_299[0]_i_5_n_5 ;
  wire \o_count_4_reg_299[0]_i_6_n_5 ;
  wire \o_count_4_reg_299[0]_i_7_n_5 ;
  wire \o_count_4_reg_299[12]_i_2_n_5 ;
  wire \o_count_4_reg_299[12]_i_3_n_5 ;
  wire \o_count_4_reg_299[4]_i_2_n_5 ;
  wire \o_count_4_reg_299[4]_i_3_n_5 ;
  wire \o_count_4_reg_299[4]_i_4_n_5 ;
  wire \o_count_4_reg_299[4]_i_5_n_5 ;
  wire \o_count_4_reg_299[8]_i_2_n_5 ;
  wire \o_count_4_reg_299[8]_i_3_n_5 ;
  wire \o_count_4_reg_299[8]_i_4_n_5 ;
  wire \o_count_4_reg_299[8]_i_5_n_5 ;
  wire [13:0]o_count_4_reg_299_reg;
  wire \o_count_4_reg_299_reg[0]_i_2_n_10 ;
  wire \o_count_4_reg_299_reg[0]_i_2_n_11 ;
  wire \o_count_4_reg_299_reg[0]_i_2_n_12 ;
  wire \o_count_4_reg_299_reg[0]_i_2_n_5 ;
  wire \o_count_4_reg_299_reg[0]_i_2_n_6 ;
  wire \o_count_4_reg_299_reg[0]_i_2_n_7 ;
  wire \o_count_4_reg_299_reg[0]_i_2_n_8 ;
  wire \o_count_4_reg_299_reg[0]_i_2_n_9 ;
  wire \o_count_4_reg_299_reg[12]_i_1_n_11 ;
  wire \o_count_4_reg_299_reg[12]_i_1_n_12 ;
  wire \o_count_4_reg_299_reg[12]_i_1_n_8 ;
  wire \o_count_4_reg_299_reg[4]_i_1_n_10 ;
  wire \o_count_4_reg_299_reg[4]_i_1_n_11 ;
  wire \o_count_4_reg_299_reg[4]_i_1_n_12 ;
  wire \o_count_4_reg_299_reg[4]_i_1_n_5 ;
  wire \o_count_4_reg_299_reg[4]_i_1_n_6 ;
  wire \o_count_4_reg_299_reg[4]_i_1_n_7 ;
  wire \o_count_4_reg_299_reg[4]_i_1_n_8 ;
  wire \o_count_4_reg_299_reg[4]_i_1_n_9 ;
  wire \o_count_4_reg_299_reg[8]_i_1_n_10 ;
  wire \o_count_4_reg_299_reg[8]_i_1_n_11 ;
  wire \o_count_4_reg_299_reg[8]_i_1_n_12 ;
  wire \o_count_4_reg_299_reg[8]_i_1_n_5 ;
  wire \o_count_4_reg_299_reg[8]_i_1_n_6 ;
  wire \o_count_4_reg_299_reg[8]_i_1_n_7 ;
  wire \o_count_4_reg_299_reg[8]_i_1_n_8 ;
  wire \o_count_4_reg_299_reg[8]_i_1_n_9 ;
  wire o_count_5_reg_3091;
  wire \o_count_5_reg_309[0]_i_2_n_5 ;
  wire \o_count_5_reg_309[0]_i_3_n_5 ;
  wire \o_count_5_reg_309[0]_i_4_n_5 ;
  wire \o_count_5_reg_309[0]_i_5_n_5 ;
  wire \o_count_5_reg_309[12]_i_2_n_5 ;
  wire \o_count_5_reg_309[12]_i_3_n_5 ;
  wire \o_count_5_reg_309[4]_i_2_n_5 ;
  wire \o_count_5_reg_309[4]_i_3_n_5 ;
  wire \o_count_5_reg_309[4]_i_4_n_5 ;
  wire \o_count_5_reg_309[4]_i_5_n_5 ;
  wire \o_count_5_reg_309[8]_i_2_n_5 ;
  wire \o_count_5_reg_309[8]_i_3_n_5 ;
  wire \o_count_5_reg_309[8]_i_4_n_5 ;
  wire \o_count_5_reg_309[8]_i_5_n_5 ;
  wire [13:0]o_count_5_reg_309_reg;
  wire \o_count_5_reg_309_reg[0]_i_1_n_10 ;
  wire \o_count_5_reg_309_reg[0]_i_1_n_11 ;
  wire \o_count_5_reg_309_reg[0]_i_1_n_12 ;
  wire \o_count_5_reg_309_reg[0]_i_1_n_5 ;
  wire \o_count_5_reg_309_reg[0]_i_1_n_6 ;
  wire \o_count_5_reg_309_reg[0]_i_1_n_7 ;
  wire \o_count_5_reg_309_reg[0]_i_1_n_8 ;
  wire \o_count_5_reg_309_reg[0]_i_1_n_9 ;
  wire \o_count_5_reg_309_reg[12]_i_1_n_11 ;
  wire \o_count_5_reg_309_reg[12]_i_1_n_12 ;
  wire \o_count_5_reg_309_reg[12]_i_1_n_8 ;
  wire \o_count_5_reg_309_reg[4]_i_1_n_10 ;
  wire \o_count_5_reg_309_reg[4]_i_1_n_11 ;
  wire \o_count_5_reg_309_reg[4]_i_1_n_12 ;
  wire \o_count_5_reg_309_reg[4]_i_1_n_5 ;
  wire \o_count_5_reg_309_reg[4]_i_1_n_6 ;
  wire \o_count_5_reg_309_reg[4]_i_1_n_7 ;
  wire \o_count_5_reg_309_reg[4]_i_1_n_8 ;
  wire \o_count_5_reg_309_reg[4]_i_1_n_9 ;
  wire \o_count_5_reg_309_reg[8]_i_1_n_10 ;
  wire \o_count_5_reg_309_reg[8]_i_1_n_11 ;
  wire \o_count_5_reg_309_reg[8]_i_1_n_12 ;
  wire \o_count_5_reg_309_reg[8]_i_1_n_5 ;
  wire \o_count_5_reg_309_reg[8]_i_1_n_6 ;
  wire \o_count_5_reg_309_reg[8]_i_1_n_7 ;
  wire \o_count_5_reg_309_reg[8]_i_1_n_8 ;
  wire \o_count_5_reg_309_reg[8]_i_1_n_9 ;
  wire \o_count_reg_234[0]_i_2_n_5 ;
  wire \o_count_reg_234[0]_i_3_n_5 ;
  wire \o_count_reg_234[0]_i_4_n_5 ;
  wire \o_count_reg_234[0]_i_5_n_5 ;
  wire \o_count_reg_234[0]_i_6_n_5 ;
  wire \o_count_reg_234[0]_i_7_n_5 ;
  wire \o_count_reg_234[0]_i_8_n_5 ;
  wire \o_count_reg_234[0]_i_9_n_5 ;
  wire \o_count_reg_234[12]_i_2_n_5 ;
  wire \o_count_reg_234[12]_i_3_n_5 ;
  wire \o_count_reg_234[4]_i_2_n_5 ;
  wire \o_count_reg_234[4]_i_3_n_5 ;
  wire \o_count_reg_234[4]_i_4_n_5 ;
  wire \o_count_reg_234[4]_i_5_n_5 ;
  wire \o_count_reg_234[4]_i_6_n_5 ;
  wire \o_count_reg_234[8]_i_2_n_5 ;
  wire \o_count_reg_234[8]_i_3_n_5 ;
  wire \o_count_reg_234[8]_i_4_n_5 ;
  wire \o_count_reg_234[8]_i_5_n_5 ;
  wire [13:0]o_count_reg_234_reg;
  wire \o_count_reg_234_reg[0]_i_1_n_10 ;
  wire \o_count_reg_234_reg[0]_i_1_n_11 ;
  wire \o_count_reg_234_reg[0]_i_1_n_12 ;
  wire \o_count_reg_234_reg[0]_i_1_n_5 ;
  wire \o_count_reg_234_reg[0]_i_1_n_6 ;
  wire \o_count_reg_234_reg[0]_i_1_n_7 ;
  wire \o_count_reg_234_reg[0]_i_1_n_8 ;
  wire \o_count_reg_234_reg[0]_i_1_n_9 ;
  wire \o_count_reg_234_reg[12]_i_1_n_11 ;
  wire \o_count_reg_234_reg[12]_i_1_n_12 ;
  wire \o_count_reg_234_reg[12]_i_1_n_8 ;
  wire \o_count_reg_234_reg[4]_i_1_n_10 ;
  wire \o_count_reg_234_reg[4]_i_1_n_11 ;
  wire \o_count_reg_234_reg[4]_i_1_n_12 ;
  wire \o_count_reg_234_reg[4]_i_1_n_5 ;
  wire \o_count_reg_234_reg[4]_i_1_n_6 ;
  wire \o_count_reg_234_reg[4]_i_1_n_7 ;
  wire \o_count_reg_234_reg[4]_i_1_n_8 ;
  wire \o_count_reg_234_reg[4]_i_1_n_9 ;
  wire \o_count_reg_234_reg[8]_i_1_n_10 ;
  wire \o_count_reg_234_reg[8]_i_1_n_11 ;
  wire \o_count_reg_234_reg[8]_i_1_n_12 ;
  wire \o_count_reg_234_reg[8]_i_1_n_5 ;
  wire \o_count_reg_234_reg[8]_i_1_n_6 ;
  wire \o_count_reg_234_reg[8]_i_1_n_7 ;
  wire \o_count_reg_234_reg[8]_i_1_n_8 ;
  wire \o_count_reg_234_reg[8]_i_1_n_9 ;
  wire [1:0]output_r_address0;
  wire [13:0]p_0_in;
  wire [4:0]p_0_in__0;
  wire [4:0]p_0_in__1;
  wire [5:0]p_1_in;
  wire [4:1]p_cast4_reg_753;
  wire \p_cast8_reg_743[0]_i_1_n_5 ;
  wire \p_cast8_reg_743[1]_i_1_n_5 ;
  wire \p_cast8_reg_743[2]_i_1_n_5 ;
  wire \p_cast8_reg_743[3]_i_1_n_5 ;
  wire \p_cast8_reg_743[4]_i_1_n_5 ;
  wire \p_cast8_reg_743_reg_n_5_[0] ;
  wire \p_cast8_reg_743_reg_n_5_[1] ;
  wire \p_cast8_reg_743_reg_n_5_[2] ;
  wire \p_cast8_reg_743_reg_n_5_[3] ;
  wire \p_cast8_reg_743_reg_n_5_[4] ;
  wire phi_ln11_1_reg_223;
  wire \phi_ln11_1_reg_223[0]_i_2_n_5 ;
  wire \phi_ln11_1_reg_223[0]_i_3_n_5 ;
  wire \phi_ln11_1_reg_223[0]_i_4_n_5 ;
  wire \phi_ln11_1_reg_223[0]_i_5_n_5 ;
  wire \phi_ln11_1_reg_223[0]_i_6_n_5 ;
  wire \phi_ln11_1_reg_223[0]_i_7_n_5 ;
  wire \phi_ln11_1_reg_223[0]_i_8_n_5 ;
  wire \phi_ln11_1_reg_223[0]_i_9_n_5 ;
  wire \phi_ln11_1_reg_223[12]_i_2_n_5 ;
  wire \phi_ln11_1_reg_223[12]_i_3_n_5 ;
  wire \phi_ln11_1_reg_223[4]_i_2_n_5 ;
  wire \phi_ln11_1_reg_223[4]_i_3_n_5 ;
  wire \phi_ln11_1_reg_223[4]_i_4_n_5 ;
  wire \phi_ln11_1_reg_223[4]_i_5_n_5 ;
  wire \phi_ln11_1_reg_223[4]_i_6_n_5 ;
  wire \phi_ln11_1_reg_223[8]_i_2_n_5 ;
  wire \phi_ln11_1_reg_223[8]_i_3_n_5 ;
  wire \phi_ln11_1_reg_223[8]_i_4_n_5 ;
  wire \phi_ln11_1_reg_223[8]_i_5_n_5 ;
  wire [13:0]phi_ln11_1_reg_223_reg;
  wire \phi_ln11_1_reg_223_reg[0]_i_1_n_10 ;
  wire \phi_ln11_1_reg_223_reg[0]_i_1_n_11 ;
  wire \phi_ln11_1_reg_223_reg[0]_i_1_n_12 ;
  wire \phi_ln11_1_reg_223_reg[0]_i_1_n_5 ;
  wire \phi_ln11_1_reg_223_reg[0]_i_1_n_6 ;
  wire \phi_ln11_1_reg_223_reg[0]_i_1_n_7 ;
  wire \phi_ln11_1_reg_223_reg[0]_i_1_n_8 ;
  wire \phi_ln11_1_reg_223_reg[0]_i_1_n_9 ;
  wire \phi_ln11_1_reg_223_reg[12]_i_1_n_11 ;
  wire \phi_ln11_1_reg_223_reg[12]_i_1_n_12 ;
  wire \phi_ln11_1_reg_223_reg[12]_i_1_n_8 ;
  wire \phi_ln11_1_reg_223_reg[4]_i_1_n_10 ;
  wire \phi_ln11_1_reg_223_reg[4]_i_1_n_11 ;
  wire \phi_ln11_1_reg_223_reg[4]_i_1_n_12 ;
  wire \phi_ln11_1_reg_223_reg[4]_i_1_n_5 ;
  wire \phi_ln11_1_reg_223_reg[4]_i_1_n_6 ;
  wire \phi_ln11_1_reg_223_reg[4]_i_1_n_7 ;
  wire \phi_ln11_1_reg_223_reg[4]_i_1_n_8 ;
  wire \phi_ln11_1_reg_223_reg[4]_i_1_n_9 ;
  wire \phi_ln11_1_reg_223_reg[8]_i_1_n_10 ;
  wire \phi_ln11_1_reg_223_reg[8]_i_1_n_11 ;
  wire \phi_ln11_1_reg_223_reg[8]_i_1_n_12 ;
  wire \phi_ln11_1_reg_223_reg[8]_i_1_n_5 ;
  wire \phi_ln11_1_reg_223_reg[8]_i_1_n_6 ;
  wire \phi_ln11_1_reg_223_reg[8]_i_1_n_7 ;
  wire \phi_ln11_1_reg_223_reg[8]_i_1_n_8 ;
  wire \phi_ln11_1_reg_223_reg[8]_i_1_n_9 ;
  wire \phi_ln11_reg_158[11]_i_2_n_5 ;
  wire \phi_ln11_reg_158[11]_i_3_n_5 ;
  wire \phi_ln11_reg_158[13]_i_3_n_5 ;
  wire \phi_ln11_reg_158[3]_i_2_n_5 ;
  wire \phi_ln11_reg_158[5]_i_2_n_5 ;
  wire \phi_ln11_reg_158[7]_i_10_n_5 ;
  wire \phi_ln11_reg_158[7]_i_3_n_5 ;
  wire \phi_ln11_reg_158[7]_i_4_n_5 ;
  wire \phi_ln11_reg_158[7]_i_5_n_5 ;
  wire \phi_ln11_reg_158[7]_i_6_n_5 ;
  wire \phi_ln11_reg_158[7]_i_7_n_5 ;
  wire \phi_ln11_reg_158[7]_i_8_n_5 ;
  wire \phi_ln11_reg_158[7]_i_9_n_5 ;
  wire \phi_ln11_reg_158_reg[11]_i_1_n_5 ;
  wire \phi_ln11_reg_158_reg[11]_i_1_n_6 ;
  wire \phi_ln11_reg_158_reg[11]_i_1_n_7 ;
  wire \phi_ln11_reg_158_reg[11]_i_1_n_8 ;
  wire \phi_ln11_reg_158_reg[13]_i_2_n_8 ;
  wire \phi_ln11_reg_158_reg[7]_i_1_n_5 ;
  wire \phi_ln11_reg_158_reg[7]_i_1_n_6 ;
  wire \phi_ln11_reg_158_reg[7]_i_1_n_7 ;
  wire \phi_ln11_reg_158_reg[7]_i_1_n_8 ;
  wire \phi_ln11_reg_158_reg[7]_i_2_n_5 ;
  wire \phi_ln11_reg_158_reg[7]_i_2_n_6 ;
  wire \phi_ln11_reg_158_reg[7]_i_2_n_7 ;
  wire \phi_ln11_reg_158_reg[7]_i_2_n_8 ;
  wire \phi_ln11_reg_158_reg_n_5_[0] ;
  wire \phi_ln11_reg_158_reg_n_5_[10] ;
  wire \phi_ln11_reg_158_reg_n_5_[11] ;
  wire \phi_ln11_reg_158_reg_n_5_[12] ;
  wire \phi_ln11_reg_158_reg_n_5_[13] ;
  wire \phi_ln11_reg_158_reg_n_5_[1] ;
  wire \phi_ln11_reg_158_reg_n_5_[2] ;
  wire \phi_ln11_reg_158_reg_n_5_[3] ;
  wire \phi_ln11_reg_158_reg_n_5_[4] ;
  wire \phi_ln11_reg_158_reg_n_5_[5] ;
  wire \phi_ln11_reg_158_reg_n_5_[6] ;
  wire \phi_ln11_reg_158_reg_n_5_[7] ;
  wire \phi_ln11_reg_158_reg_n_5_[8] ;
  wire \phi_ln11_reg_158_reg_n_5_[9] ;
  wire ram_reg_0_i_127_n_5;
  wire ram_reg_0_i_129_n_5;
  wire ram_reg_0_i_169_n_5;
  wire ram_reg_0_i_174_n_5;
  wire ram_reg_0_i_188_n_5;
  wire ram_reg_0_i_189_n_5;
  wire ram_reg_0_i_190_n_5;
  wire ram_reg_0_i_191_n_5;
  wire ram_reg_0_i_203_n_5;
  wire ram_reg_0_i_209_n_5;
  wire ram_reg_0_i_210_n_5;
  wire ram_reg_0_i_211_n_5;
  wire ram_reg_0_i_216_n_5;
  wire ram_reg_0_i_217_n_5;
  wire ram_reg_0_i_218_n_5;
  wire ram_reg_0_i_62;
  wire [11:0]trunc_ln11_1_fu_350_p1;
  wire [4:0]trunc_ln11_1_reg_706;
  wire \trunc_ln11_1_reg_706[0]_i_2_n_5 ;
  wire \trunc_ln11_1_reg_706[0]_i_3_n_5 ;
  wire \trunc_ln11_1_reg_706[0]_i_4_n_5 ;
  wire \trunc_ln11_1_reg_706[0]_i_5_n_5 ;
  wire \trunc_ln11_1_reg_706[0]_i_6_n_5 ;
  wire \trunc_ln11_1_reg_706_reg[0]_i_1_n_10 ;
  wire \trunc_ln11_1_reg_706_reg[0]_i_1_n_5 ;
  wire \trunc_ln11_1_reg_706_reg[0]_i_1_n_6 ;
  wire \trunc_ln11_1_reg_706_reg[0]_i_1_n_7 ;
  wire \trunc_ln11_1_reg_706_reg[0]_i_1_n_8 ;
  wire \trunc_ln11_1_reg_706_reg[0]_i_1_n_9 ;
  wire \zext_ln11_10_reg_790[3]_i_2_n_5 ;
  wire \zext_ln11_10_reg_790[3]_i_3_n_5 ;
  wire \zext_ln11_10_reg_790[3]_i_4_n_5 ;
  wire \zext_ln11_10_reg_790[3]_i_5_n_5 ;
  wire \zext_ln11_10_reg_790[7]_i_2_n_5 ;
  wire \zext_ln11_10_reg_790[7]_i_3_n_5 ;
  wire \zext_ln11_10_reg_790[7]_i_4_n_5 ;
  wire \zext_ln11_10_reg_790[7]_i_5_n_5 ;
  wire [9:0]zext_ln11_10_reg_790_reg;
  wire \zext_ln11_10_reg_790_reg[3]_i_1_n_5 ;
  wire \zext_ln11_10_reg_790_reg[3]_i_1_n_6 ;
  wire \zext_ln11_10_reg_790_reg[3]_i_1_n_7 ;
  wire \zext_ln11_10_reg_790_reg[3]_i_1_n_8 ;
  wire \zext_ln11_10_reg_790_reg[7]_i_1_n_5 ;
  wire \zext_ln11_10_reg_790_reg[7]_i_1_n_6 ;
  wire \zext_ln11_10_reg_790_reg[7]_i_1_n_7 ;
  wire \zext_ln11_10_reg_790_reg[7]_i_1_n_8 ;
  wire \zext_ln11_10_reg_790_reg[9]_i_1_n_8 ;
  wire [4:0]zext_ln11_2_reg_723;
  wire \zext_ln11_5_reg_733_reg_n_5_[10] ;
  wire \zext_ln11_5_reg_733_reg_n_5_[11] ;
  wire \zext_ln11_5_reg_733_reg_n_5_[1] ;
  wire \zext_ln11_5_reg_733_reg_n_5_[2] ;
  wire \zext_ln11_5_reg_733_reg_n_5_[3] ;
  wire \zext_ln11_5_reg_733_reg_n_5_[4] ;
  wire \zext_ln11_5_reg_733_reg_n_5_[5] ;
  wire \zext_ln11_5_reg_733_reg_n_5_[6] ;
  wire \zext_ln11_5_reg_733_reg_n_5_[7] ;
  wire \zext_ln11_5_reg_733_reg_n_5_[8] ;
  wire \zext_ln11_5_reg_733_reg_n_5_[9] ;
  wire [9:0]zext_ln11_6_reg_758;
  wire \zext_ln11_6_reg_758[3]_i_2_n_5 ;
  wire \zext_ln11_6_reg_758[3]_i_3_n_5 ;
  wire \zext_ln11_6_reg_758[3]_i_4_n_5 ;
  wire \zext_ln11_6_reg_758[3]_i_5_n_5 ;
  wire \zext_ln11_6_reg_758[3]_i_6_n_5 ;
  wire \zext_ln11_6_reg_758[3]_i_7_n_5 ;
  wire \zext_ln11_6_reg_758[7]_i_2_n_5 ;
  wire \zext_ln11_6_reg_758[7]_i_3_n_5 ;
  wire \zext_ln11_6_reg_758[7]_i_4_n_5 ;
  wire \zext_ln11_6_reg_758_reg[3]_i_1_n_5 ;
  wire \zext_ln11_6_reg_758_reg[3]_i_1_n_6 ;
  wire \zext_ln11_6_reg_758_reg[3]_i_1_n_7 ;
  wire \zext_ln11_6_reg_758_reg[3]_i_1_n_8 ;
  wire \zext_ln11_6_reg_758_reg[7]_i_1_n_5 ;
  wire \zext_ln11_6_reg_758_reg[7]_i_1_n_6 ;
  wire \zext_ln11_6_reg_758_reg[7]_i_1_n_7 ;
  wire \zext_ln11_6_reg_758_reg[7]_i_1_n_8 ;
  wire \zext_ln11_6_reg_758_reg[9]_i_1_n_8 ;
  wire [4:0]zext_ln11_reg_716;
  wire [3:1]\NLW_add_ln17_2_reg_835_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln17_2_reg_835_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln17_3_reg_853_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln17_3_reg_853_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln20_1_reg_816_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln20_1_reg_816_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln27_1_reg_848_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln27_1_reg_848_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln27_reg_830_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln27_reg_830_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_CS_fsm_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_CS_fsm_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[7]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_i_count_reg_811_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_count_reg_811_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_indvars_iv10_reg_168_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvars_iv10_reg_168_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_indvars_iv1_reg_148_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_indvars_iv1_reg_148_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln11_1_reg_695_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln11_1_reg_695_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln11_1_reg_695_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mul_ln11_1_reg_695_reg[11]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln11_reg_728_reg[10]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln11_reg_728_reg[10]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_mul_ln11_reg_728_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_mul_ln11_reg_728_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_mul_ln11_reg_728_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_mul_ln11_reg_728_reg[13]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_mul_ln11_reg_728_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_1_reg_213_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_1_reg_213_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_3_reg_278_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_3_reg_278_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_4_reg_299_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_4_reg_299_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_5_reg_309_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_5_reg_309_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_o_count_reg_234_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_o_count_reg_234_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_phi_ln11_1_reg_223_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_phi_ln11_1_reg_223_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_phi_ln11_reg_158_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_phi_ln11_reg_158_reg[13]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_zext_ln11_10_reg_790_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_zext_ln11_10_reg_790_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_zext_ln11_6_reg_758_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_zext_ln11_6_reg_758_reg[9]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln11_13_reg_779[1]_i_1 
       (.I0(trunc_ln11_1_reg_706[1]),
        .I1(empty_39_reg_711[0]),
        .O(data[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h6999)) 
    \add_ln11_13_reg_779[2]_i_1 
       (.I0(empty_39_reg_711[1]),
        .I1(trunc_ln11_1_reg_706[2]),
        .I2(empty_39_reg_711[0]),
        .I3(trunc_ln11_1_reg_706[1]),
        .O(data[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h7EEE8111)) 
    \add_ln11_13_reg_779[3]_i_1 
       (.I0(trunc_ln11_1_reg_706[2]),
        .I1(empty_39_reg_711[1]),
        .I2(trunc_ln11_1_reg_706[1]),
        .I3(empty_39_reg_711[0]),
        .I4(trunc_ln11_1_reg_706[3]),
        .O(data[3]));
  LUT6 #(
    .INIT(64'hF708EF1008F710EF)) 
    \add_ln11_13_reg_779[4]_i_1 
       (.I0(trunc_ln11_1_reg_706[2]),
        .I1(empty_39_reg_711[1]),
        .I2(\add_ln11_13_reg_779[4]_i_2_n_5 ),
        .I3(empty_39_reg_711[3]),
        .I4(trunc_ln11_1_reg_706[3]),
        .I5(trunc_ln11_1_reg_706[4]),
        .O(data[4]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln11_13_reg_779[4]_i_2 
       (.I0(trunc_ln11_1_reg_706[1]),
        .I1(empty_39_reg_711[0]),
        .O(\add_ln11_13_reg_779[4]_i_2_n_5 ));
  FDRE \add_ln11_13_reg_779_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln11_1_reg_706[0]),
        .Q(add_ln11_13_reg_779[0]),
        .R(1'b0));
  FDRE \add_ln11_13_reg_779_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(data[1]),
        .Q(add_ln11_13_reg_779[1]),
        .R(1'b0));
  FDRE \add_ln11_13_reg_779_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(data[2]),
        .Q(add_ln11_13_reg_779[2]),
        .R(1'b0));
  FDRE \add_ln11_13_reg_779_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(data[3]),
        .Q(add_ln11_13_reg_779[3]),
        .R(1'b0));
  FDRE \add_ln11_13_reg_779_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(data[4]),
        .Q(add_ln11_13_reg_779[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \add_ln11_reg_690[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[9]),
        .I2(Q[6]),
        .O(\add_ln11_reg_690[3]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln11_reg_690[4]_i_1 
       (.I0(Q[6]),
        .O(\add_ln11_reg_690[4]_i_1_n_5 ));
  FDRE \add_ln11_reg_690_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\add_ln11_reg_690[3]_i_1_n_5 ),
        .Q(add_ln11_reg_690[3]),
        .R(1'b0));
  FDRE \add_ln11_reg_690_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\add_ln11_reg_690[4]_i_1_n_5 ),
        .Q(add_ln11_reg_690[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8008000000008008)) 
    \add_ln17_2_reg_835[13]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(\add_ln17_2_reg_835[13]_i_3_n_5 ),
        .I2(height_0_reg_267[3]),
        .I3(empty_39_reg_711[3]),
        .I4(height_0_reg_267[4]),
        .I5(empty_39_reg_711[4]),
        .O(ap_NS_fsm12_out));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \add_ln17_2_reg_835[13]_i_3 
       (.I0(height_0_reg_267[2]),
        .I1(empty_39_reg_711[0]),
        .I2(height_0_reg_267[0]),
        .I3(height_0_reg_267[1]),
        .I4(empty_39_reg_711[1]),
        .O(\add_ln17_2_reg_835[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln17_2_reg_835[3]_i_2 
       (.I0(add_ln20_1_reg_816[3]),
        .I1(p_cast4_reg_753[3]),
        .O(\add_ln17_2_reg_835[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln17_2_reg_835[3]_i_3 
       (.I0(add_ln20_1_reg_816[2]),
        .I1(p_cast4_reg_753[2]),
        .O(\add_ln17_2_reg_835[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln17_2_reg_835[3]_i_4 
       (.I0(add_ln20_1_reg_816[1]),
        .I1(p_cast4_reg_753[1]),
        .O(\add_ln17_2_reg_835[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln17_2_reg_835[3]_i_5 
       (.I0(add_ln20_1_reg_816[0]),
        .I1(\p_cast8_reg_743_reg_n_5_[0] ),
        .O(\add_ln17_2_reg_835[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln17_2_reg_835[7]_i_2 
       (.I0(add_ln20_1_reg_816[4]),
        .I1(p_cast4_reg_753[4]),
        .O(\add_ln17_2_reg_835[7]_i_2_n_5 ));
  FDRE \add_ln17_2_reg_835_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln17_2_fu_561_p2[0]),
        .Q(add_ln17_2_reg_835[0]),
        .R(1'b0));
  FDRE \add_ln17_2_reg_835_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln17_2_fu_561_p2[10]),
        .Q(add_ln17_2_reg_835[10]),
        .R(1'b0));
  FDRE \add_ln17_2_reg_835_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln17_2_fu_561_p2[11]),
        .Q(add_ln17_2_reg_835[11]),
        .R(1'b0));
  CARRY4 \add_ln17_2_reg_835_reg[11]_i_1 
       (.CI(\add_ln17_2_reg_835_reg[7]_i_1_n_5 ),
        .CO({\add_ln17_2_reg_835_reg[11]_i_1_n_5 ,\add_ln17_2_reg_835_reg[11]_i_1_n_6 ,\add_ln17_2_reg_835_reg[11]_i_1_n_7 ,\add_ln17_2_reg_835_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln20_1_reg_816[11:8]),
        .O(add_ln17_2_fu_561_p2[11:8]),
        .S(add_ln20_1_reg_816[11:8]));
  FDRE \add_ln17_2_reg_835_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln17_2_fu_561_p2[12]),
        .Q(add_ln17_2_reg_835[12]),
        .R(1'b0));
  FDRE \add_ln17_2_reg_835_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln17_2_fu_561_p2[13]),
        .Q(add_ln17_2_reg_835[13]),
        .R(1'b0));
  CARRY4 \add_ln17_2_reg_835_reg[13]_i_2 
       (.CI(\add_ln17_2_reg_835_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln17_2_reg_835_reg[13]_i_2_CO_UNCONNECTED [3:1],\add_ln17_2_reg_835_reg[13]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,add_ln20_1_reg_816[12]}),
        .O({\NLW_add_ln17_2_reg_835_reg[13]_i_2_O_UNCONNECTED [3:2],add_ln17_2_fu_561_p2[13:12]}),
        .S({1'b0,1'b0,add_ln20_1_reg_816[13:12]}));
  FDRE \add_ln17_2_reg_835_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln17_2_fu_561_p2[1]),
        .Q(add_ln17_2_reg_835[1]),
        .R(1'b0));
  FDRE \add_ln17_2_reg_835_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln17_2_fu_561_p2[2]),
        .Q(add_ln17_2_reg_835[2]),
        .R(1'b0));
  FDRE \add_ln17_2_reg_835_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln17_2_fu_561_p2[3]),
        .Q(add_ln17_2_reg_835[3]),
        .R(1'b0));
  CARRY4 \add_ln17_2_reg_835_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln17_2_reg_835_reg[3]_i_1_n_5 ,\add_ln17_2_reg_835_reg[3]_i_1_n_6 ,\add_ln17_2_reg_835_reg[3]_i_1_n_7 ,\add_ln17_2_reg_835_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln20_1_reg_816[3:0]),
        .O(add_ln17_2_fu_561_p2[3:0]),
        .S({\add_ln17_2_reg_835[3]_i_2_n_5 ,\add_ln17_2_reg_835[3]_i_3_n_5 ,\add_ln17_2_reg_835[3]_i_4_n_5 ,\add_ln17_2_reg_835[3]_i_5_n_5 }));
  FDRE \add_ln17_2_reg_835_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln17_2_fu_561_p2[4]),
        .Q(add_ln17_2_reg_835[4]),
        .R(1'b0));
  FDRE \add_ln17_2_reg_835_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln17_2_fu_561_p2[5]),
        .Q(add_ln17_2_reg_835[5]),
        .R(1'b0));
  FDRE \add_ln17_2_reg_835_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln17_2_fu_561_p2[6]),
        .Q(add_ln17_2_reg_835[6]),
        .R(1'b0));
  FDRE \add_ln17_2_reg_835_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln17_2_fu_561_p2[7]),
        .Q(add_ln17_2_reg_835[7]),
        .R(1'b0));
  CARRY4 \add_ln17_2_reg_835_reg[7]_i_1 
       (.CI(\add_ln17_2_reg_835_reg[3]_i_1_n_5 ),
        .CO({\add_ln17_2_reg_835_reg[7]_i_1_n_5 ,\add_ln17_2_reg_835_reg[7]_i_1_n_6 ,\add_ln17_2_reg_835_reg[7]_i_1_n_7 ,\add_ln17_2_reg_835_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(add_ln20_1_reg_816[7:4]),
        .O(add_ln17_2_fu_561_p2[7:4]),
        .S({add_ln20_1_reg_816[7:5],\add_ln17_2_reg_835[7]_i_2_n_5 }));
  FDRE \add_ln17_2_reg_835_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln17_2_fu_561_p2[8]),
        .Q(add_ln17_2_reg_835[8]),
        .R(1'b0));
  FDRE \add_ln17_2_reg_835_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(add_ln17_2_fu_561_p2[9]),
        .Q(add_ln17_2_reg_835[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln17_3_reg_853[13]_i_1 
       (.I0(\ap_CS_fsm_reg[6]_0 [0]),
        .I1(icmp_ln23_fu_565_p2),
        .O(ap_NS_fsm11_out));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln17_3_reg_853[3]_i_2 
       (.I0(zext_ln11_reg_716[3]),
        .I1(o_count_2_reg_245[3]),
        .O(\add_ln17_3_reg_853[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln17_3_reg_853[3]_i_3 
       (.I0(zext_ln11_reg_716[2]),
        .I1(o_count_2_reg_245[2]),
        .O(\add_ln17_3_reg_853[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln17_3_reg_853[3]_i_4 
       (.I0(zext_ln11_reg_716[2]),
        .I1(o_count_2_reg_245[1]),
        .O(\add_ln17_3_reg_853[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln17_3_reg_853[3]_i_5 
       (.I0(zext_ln11_reg_716[0]),
        .I1(o_count_2_reg_245[0]),
        .O(\add_ln17_3_reg_853[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln17_3_reg_853[7]_i_2 
       (.I0(zext_ln11_reg_716[4]),
        .I1(o_count_2_reg_245[4]),
        .O(\add_ln17_3_reg_853[7]_i_2_n_5 ));
  FDRE \add_ln17_3_reg_853_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_3_fu_582_p2[0]),
        .Q(add_ln17_3_reg_853[0]),
        .R(1'b0));
  FDRE \add_ln17_3_reg_853_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_3_fu_582_p2[10]),
        .Q(add_ln17_3_reg_853[10]),
        .R(1'b0));
  FDRE \add_ln17_3_reg_853_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_3_fu_582_p2[11]),
        .Q(add_ln17_3_reg_853[11]),
        .R(1'b0));
  CARRY4 \add_ln17_3_reg_853_reg[11]_i_1 
       (.CI(\add_ln17_3_reg_853_reg[7]_i_1_n_5 ),
        .CO({\add_ln17_3_reg_853_reg[11]_i_1_n_5 ,\add_ln17_3_reg_853_reg[11]_i_1_n_6 ,\add_ln17_3_reg_853_reg[11]_i_1_n_7 ,\add_ln17_3_reg_853_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln17_3_fu_582_p2[11:8]),
        .S(o_count_2_reg_245[11:8]));
  FDRE \add_ln17_3_reg_853_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_3_fu_582_p2[12]),
        .Q(add_ln17_3_reg_853[12]),
        .R(1'b0));
  FDRE \add_ln17_3_reg_853_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_3_fu_582_p2[13]),
        .Q(add_ln17_3_reg_853[13]),
        .R(1'b0));
  CARRY4 \add_ln17_3_reg_853_reg[13]_i_2 
       (.CI(\add_ln17_3_reg_853_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln17_3_reg_853_reg[13]_i_2_CO_UNCONNECTED [3:1],\add_ln17_3_reg_853_reg[13]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln17_3_reg_853_reg[13]_i_2_O_UNCONNECTED [3:2],add_ln17_3_fu_582_p2[13:12]}),
        .S({1'b0,1'b0,o_count_2_reg_245[13:12]}));
  FDRE \add_ln17_3_reg_853_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_3_fu_582_p2[1]),
        .Q(add_ln17_3_reg_853[1]),
        .R(1'b0));
  FDRE \add_ln17_3_reg_853_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_3_fu_582_p2[2]),
        .Q(add_ln17_3_reg_853[2]),
        .R(1'b0));
  FDRE \add_ln17_3_reg_853_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_3_fu_582_p2[3]),
        .Q(add_ln17_3_reg_853[3]),
        .R(1'b0));
  CARRY4 \add_ln17_3_reg_853_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln17_3_reg_853_reg[3]_i_1_n_5 ,\add_ln17_3_reg_853_reg[3]_i_1_n_6 ,\add_ln17_3_reg_853_reg[3]_i_1_n_7 ,\add_ln17_3_reg_853_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({zext_ln11_reg_716[3:2],zext_ln11_reg_716[2],zext_ln11_reg_716[0]}),
        .O(add_ln17_3_fu_582_p2[3:0]),
        .S({\add_ln17_3_reg_853[3]_i_2_n_5 ,\add_ln17_3_reg_853[3]_i_3_n_5 ,\add_ln17_3_reg_853[3]_i_4_n_5 ,\add_ln17_3_reg_853[3]_i_5_n_5 }));
  FDRE \add_ln17_3_reg_853_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_3_fu_582_p2[4]),
        .Q(add_ln17_3_reg_853[4]),
        .R(1'b0));
  FDRE \add_ln17_3_reg_853_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_3_fu_582_p2[5]),
        .Q(add_ln17_3_reg_853[5]),
        .R(1'b0));
  FDRE \add_ln17_3_reg_853_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_3_fu_582_p2[6]),
        .Q(add_ln17_3_reg_853[6]),
        .R(1'b0));
  FDRE \add_ln17_3_reg_853_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_3_fu_582_p2[7]),
        .Q(add_ln17_3_reg_853[7]),
        .R(1'b0));
  CARRY4 \add_ln17_3_reg_853_reg[7]_i_1 
       (.CI(\add_ln17_3_reg_853_reg[3]_i_1_n_5 ),
        .CO({\add_ln17_3_reg_853_reg[7]_i_1_n_5 ,\add_ln17_3_reg_853_reg[7]_i_1_n_6 ,\add_ln17_3_reg_853_reg[7]_i_1_n_7 ,\add_ln17_3_reg_853_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln11_reg_716[4]}),
        .O(add_ln17_3_fu_582_p2[7:4]),
        .S({o_count_2_reg_245[7:5],\add_ln17_3_reg_853[7]_i_2_n_5 }));
  FDRE \add_ln17_3_reg_853_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_3_fu_582_p2[8]),
        .Q(add_ln17_3_reg_853[8]),
        .R(1'b0));
  FDRE \add_ln17_3_reg_853_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm11_out),
        .D(add_ln17_3_fu_582_p2[9]),
        .Q(add_ln17_3_reg_853[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln20_1_reg_816[11]_i_2 
       (.I0(o_count_0_reg_178[10]),
        .I1(\zext_ln11_5_reg_733_reg_n_5_[10] ),
        .O(\add_ln20_1_reg_816[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln20_1_reg_816[11]_i_3 
       (.I0(o_count_0_reg_178[9]),
        .I1(\zext_ln11_5_reg_733_reg_n_5_[9] ),
        .O(\add_ln20_1_reg_816[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln20_1_reg_816[11]_i_4 
       (.I0(o_count_0_reg_178[8]),
        .I1(\zext_ln11_5_reg_733_reg_n_5_[8] ),
        .O(\add_ln20_1_reg_816[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln20_1_reg_816[11]_i_5 
       (.I0(o_count_0_reg_178[7]),
        .I1(\zext_ln11_5_reg_733_reg_n_5_[7] ),
        .O(\add_ln20_1_reg_816[11]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln20_1_reg_816[11]_i_6 
       (.I0(\zext_ln11_5_reg_733_reg_n_5_[10] ),
        .I1(o_count_0_reg_178[10]),
        .I2(o_count_0_reg_178[11]),
        .I3(\zext_ln11_5_reg_733_reg_n_5_[11] ),
        .O(\add_ln20_1_reg_816[11]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln20_1_reg_816[11]_i_7 
       (.I0(\zext_ln11_5_reg_733_reg_n_5_[9] ),
        .I1(o_count_0_reg_178[9]),
        .I2(o_count_0_reg_178[10]),
        .I3(\zext_ln11_5_reg_733_reg_n_5_[10] ),
        .O(\add_ln20_1_reg_816[11]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln20_1_reg_816[11]_i_8 
       (.I0(\zext_ln11_5_reg_733_reg_n_5_[8] ),
        .I1(o_count_0_reg_178[8]),
        .I2(o_count_0_reg_178[9]),
        .I3(\zext_ln11_5_reg_733_reg_n_5_[9] ),
        .O(\add_ln20_1_reg_816[11]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln20_1_reg_816[11]_i_9 
       (.I0(\zext_ln11_5_reg_733_reg_n_5_[7] ),
        .I1(o_count_0_reg_178[7]),
        .I2(o_count_0_reg_178[8]),
        .I3(\zext_ln11_5_reg_733_reg_n_5_[8] ),
        .O(\add_ln20_1_reg_816[11]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln20_1_reg_816[13]_i_2 
       (.I0(\zext_ln11_5_reg_733_reg_n_5_[11] ),
        .I1(o_count_0_reg_178[11]),
        .I2(o_count_0_reg_178[12]),
        .O(\add_ln20_1_reg_816[13]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln20_1_reg_816[3]_i_2 
       (.I0(\p_cast8_reg_743_reg_n_5_[2] ),
        .I1(\zext_ln11_5_reg_733_reg_n_5_[2] ),
        .I2(o_count_0_reg_178[2]),
        .O(\add_ln20_1_reg_816[3]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln20_1_reg_816[3]_i_3 
       (.I0(\p_cast8_reg_743_reg_n_5_[1] ),
        .I1(\zext_ln11_5_reg_733_reg_n_5_[1] ),
        .I2(o_count_0_reg_178[1]),
        .O(\add_ln20_1_reg_816[3]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln20_1_reg_816[3]_i_4 
       (.I0(\p_cast8_reg_743_reg_n_5_[0] ),
        .I1(o_count_0_reg_178[0]),
        .I2(add_ln11_13_reg_779[0]),
        .O(\add_ln20_1_reg_816[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln20_1_reg_816[3]_i_5 
       (.I0(o_count_0_reg_178[2]),
        .I1(\zext_ln11_5_reg_733_reg_n_5_[2] ),
        .I2(\p_cast8_reg_743_reg_n_5_[2] ),
        .I3(\zext_ln11_5_reg_733_reg_n_5_[3] ),
        .I4(o_count_0_reg_178[3]),
        .I5(\p_cast8_reg_743_reg_n_5_[3] ),
        .O(\add_ln20_1_reg_816[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln20_1_reg_816[3]_i_6 
       (.I0(o_count_0_reg_178[1]),
        .I1(\zext_ln11_5_reg_733_reg_n_5_[1] ),
        .I2(\p_cast8_reg_743_reg_n_5_[1] ),
        .I3(\zext_ln11_5_reg_733_reg_n_5_[2] ),
        .I4(o_count_0_reg_178[2]),
        .I5(\p_cast8_reg_743_reg_n_5_[2] ),
        .O(\add_ln20_1_reg_816[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln20_1_reg_816[3]_i_7 
       (.I0(add_ln11_13_reg_779[0]),
        .I1(o_count_0_reg_178[0]),
        .I2(\p_cast8_reg_743_reg_n_5_[0] ),
        .I3(\zext_ln11_5_reg_733_reg_n_5_[1] ),
        .I4(o_count_0_reg_178[1]),
        .I5(\p_cast8_reg_743_reg_n_5_[1] ),
        .O(\add_ln20_1_reg_816[3]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln20_1_reg_816[3]_i_8 
       (.I0(\p_cast8_reg_743_reg_n_5_[0] ),
        .I1(o_count_0_reg_178[0]),
        .I2(add_ln11_13_reg_779[0]),
        .O(\add_ln20_1_reg_816[3]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln20_1_reg_816[7]_i_2 
       (.I0(o_count_0_reg_178[6]),
        .I1(\zext_ln11_5_reg_733_reg_n_5_[6] ),
        .O(\add_ln20_1_reg_816[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln20_1_reg_816[7]_i_3 
       (.I0(o_count_0_reg_178[5]),
        .I1(\zext_ln11_5_reg_733_reg_n_5_[5] ),
        .O(\add_ln20_1_reg_816[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln20_1_reg_816[7]_i_4 
       (.I0(\p_cast8_reg_743_reg_n_5_[4] ),
        .I1(\zext_ln11_5_reg_733_reg_n_5_[4] ),
        .I2(o_count_0_reg_178[4]),
        .O(\add_ln20_1_reg_816[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln20_1_reg_816[7]_i_5 
       (.I0(\p_cast8_reg_743_reg_n_5_[3] ),
        .I1(\zext_ln11_5_reg_733_reg_n_5_[3] ),
        .I2(o_count_0_reg_178[3]),
        .O(\add_ln20_1_reg_816[7]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln20_1_reg_816[7]_i_6 
       (.I0(\zext_ln11_5_reg_733_reg_n_5_[6] ),
        .I1(o_count_0_reg_178[6]),
        .I2(o_count_0_reg_178[7]),
        .I3(\zext_ln11_5_reg_733_reg_n_5_[7] ),
        .O(\add_ln20_1_reg_816[7]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \add_ln20_1_reg_816[7]_i_7 
       (.I0(\zext_ln11_5_reg_733_reg_n_5_[5] ),
        .I1(o_count_0_reg_178[5]),
        .I2(o_count_0_reg_178[6]),
        .I3(\zext_ln11_5_reg_733_reg_n_5_[6] ),
        .O(\add_ln20_1_reg_816[7]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln20_1_reg_816[7]_i_8 
       (.I0(o_count_0_reg_178[4]),
        .I1(\zext_ln11_5_reg_733_reg_n_5_[4] ),
        .I2(\p_cast8_reg_743_reg_n_5_[4] ),
        .I3(o_count_0_reg_178[5]),
        .I4(\zext_ln11_5_reg_733_reg_n_5_[5] ),
        .O(\add_ln20_1_reg_816[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln20_1_reg_816[7]_i_9 
       (.I0(o_count_0_reg_178[3]),
        .I1(\zext_ln11_5_reg_733_reg_n_5_[3] ),
        .I2(\p_cast8_reg_743_reg_n_5_[3] ),
        .I3(\zext_ln11_5_reg_733_reg_n_5_[4] ),
        .I4(o_count_0_reg_178[4]),
        .I5(\p_cast8_reg_743_reg_n_5_[4] ),
        .O(\add_ln20_1_reg_816[7]_i_9_n_5 ));
  FDRE \add_ln20_1_reg_816_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln20_1_fu_540_p2[0]),
        .Q(add_ln20_1_reg_816[0]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_816_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln20_1_fu_540_p2[10]),
        .Q(add_ln20_1_reg_816[10]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_816_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln20_1_fu_540_p2[11]),
        .Q(add_ln20_1_reg_816[11]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_816_reg[11]_i_1 
       (.CI(\add_ln20_1_reg_816_reg[7]_i_1_n_5 ),
        .CO({\add_ln20_1_reg_816_reg[11]_i_1_n_5 ,\add_ln20_1_reg_816_reg[11]_i_1_n_6 ,\add_ln20_1_reg_816_reg[11]_i_1_n_7 ,\add_ln20_1_reg_816_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln20_1_reg_816[11]_i_2_n_5 ,\add_ln20_1_reg_816[11]_i_3_n_5 ,\add_ln20_1_reg_816[11]_i_4_n_5 ,\add_ln20_1_reg_816[11]_i_5_n_5 }),
        .O(add_ln20_1_fu_540_p2[11:8]),
        .S({\add_ln20_1_reg_816[11]_i_6_n_5 ,\add_ln20_1_reg_816[11]_i_7_n_5 ,\add_ln20_1_reg_816[11]_i_8_n_5 ,\add_ln20_1_reg_816[11]_i_9_n_5 }));
  FDRE \add_ln20_1_reg_816_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln20_1_fu_540_p2[12]),
        .Q(add_ln20_1_reg_816[12]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_816_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln20_1_fu_540_p2[13]),
        .Q(add_ln20_1_reg_816[13]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_816_reg[13]_i_1 
       (.CI(\add_ln20_1_reg_816_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln20_1_reg_816_reg[13]_i_1_CO_UNCONNECTED [3:1],\add_ln20_1_reg_816_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,o_count_0_reg_178[12]}),
        .O({\NLW_add_ln20_1_reg_816_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln20_1_fu_540_p2[13:12]}),
        .S({1'b0,1'b0,o_count_0_reg_178[13],\add_ln20_1_reg_816[13]_i_2_n_5 }));
  FDRE \add_ln20_1_reg_816_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln20_1_fu_540_p2[1]),
        .Q(add_ln20_1_reg_816[1]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_816_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln20_1_fu_540_p2[2]),
        .Q(add_ln20_1_reg_816[2]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_816_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln20_1_fu_540_p2[3]),
        .Q(add_ln20_1_reg_816[3]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_816_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln20_1_reg_816_reg[3]_i_1_n_5 ,\add_ln20_1_reg_816_reg[3]_i_1_n_6 ,\add_ln20_1_reg_816_reg[3]_i_1_n_7 ,\add_ln20_1_reg_816_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln20_1_reg_816[3]_i_2_n_5 ,\add_ln20_1_reg_816[3]_i_3_n_5 ,\add_ln20_1_reg_816[3]_i_4_n_5 ,1'b0}),
        .O(add_ln20_1_fu_540_p2[3:0]),
        .S({\add_ln20_1_reg_816[3]_i_5_n_5 ,\add_ln20_1_reg_816[3]_i_6_n_5 ,\add_ln20_1_reg_816[3]_i_7_n_5 ,\add_ln20_1_reg_816[3]_i_8_n_5 }));
  FDRE \add_ln20_1_reg_816_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln20_1_fu_540_p2[4]),
        .Q(add_ln20_1_reg_816[4]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_816_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln20_1_fu_540_p2[5]),
        .Q(add_ln20_1_reg_816[5]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_816_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln20_1_fu_540_p2[6]),
        .Q(add_ln20_1_reg_816[6]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_816_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln20_1_fu_540_p2[7]),
        .Q(add_ln20_1_reg_816[7]),
        .R(1'b0));
  CARRY4 \add_ln20_1_reg_816_reg[7]_i_1 
       (.CI(\add_ln20_1_reg_816_reg[3]_i_1_n_5 ),
        .CO({\add_ln20_1_reg_816_reg[7]_i_1_n_5 ,\add_ln20_1_reg_816_reg[7]_i_1_n_6 ,\add_ln20_1_reg_816_reg[7]_i_1_n_7 ,\add_ln20_1_reg_816_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln20_1_reg_816[7]_i_2_n_5 ,\add_ln20_1_reg_816[7]_i_3_n_5 ,\add_ln20_1_reg_816[7]_i_4_n_5 ,\add_ln20_1_reg_816[7]_i_5_n_5 }),
        .O(add_ln20_1_fu_540_p2[7:4]),
        .S({\add_ln20_1_reg_816[7]_i_6_n_5 ,\add_ln20_1_reg_816[7]_i_7_n_5 ,\add_ln20_1_reg_816[7]_i_8_n_5 ,\add_ln20_1_reg_816[7]_i_9_n_5 }));
  FDRE \add_ln20_1_reg_816_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln20_1_fu_540_p2[8]),
        .Q(add_ln20_1_reg_816[8]),
        .R(1'b0));
  FDRE \add_ln20_1_reg_816_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln20_1_fu_540_p2[9]),
        .Q(add_ln20_1_reg_816[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln27_1_reg_848[0]_i_1 
       (.I0(input_r_address0[0]),
        .O(add_ln27_1_fu_576_p2[0]));
  FDRE \add_ln27_1_reg_848_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln27_1_fu_576_p2[0]),
        .Q(add_ln27_1_reg_848[0]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_848_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln27_1_fu_576_p2[10]),
        .Q(add_ln27_1_reg_848[10]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_848_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln27_1_fu_576_p2[11]),
        .Q(add_ln27_1_reg_848[11]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_848_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln27_1_fu_576_p2[12]),
        .Q(add_ln27_1_reg_848[12]),
        .R(1'b0));
  CARRY4 \add_ln27_1_reg_848_reg[12]_i_1 
       (.CI(\add_ln27_1_reg_848_reg[8]_i_1_n_5 ),
        .CO({\add_ln27_1_reg_848_reg[12]_i_1_n_5 ,\add_ln27_1_reg_848_reg[12]_i_1_n_6 ,\add_ln27_1_reg_848_reg[12]_i_1_n_7 ,\add_ln27_1_reg_848_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln27_1_fu_576_p2[12:9]),
        .S({grp_padding2d_fix16_fu_431_input_r_address0[12],input_r_address0[11:9]}));
  FDRE \add_ln27_1_reg_848_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln27_1_fu_576_p2[13]),
        .Q(add_ln27_1_reg_848[13]),
        .R(1'b0));
  CARRY4 \add_ln27_1_reg_848_reg[13]_i_1 
       (.CI(\add_ln27_1_reg_848_reg[12]_i_1_n_5 ),
        .CO(\NLW_add_ln27_1_reg_848_reg[13]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln27_1_reg_848_reg[13]_i_1_O_UNCONNECTED [3:1],add_ln27_1_fu_576_p2[13]}),
        .S({1'b0,1'b0,1'b0,grp_padding2d_fix16_fu_431_input_r_address0[13]}));
  FDRE \add_ln27_1_reg_848_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln27_1_fu_576_p2[1]),
        .Q(add_ln27_1_reg_848[1]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_848_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln27_1_fu_576_p2[2]),
        .Q(add_ln27_1_reg_848[2]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_848_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln27_1_fu_576_p2[3]),
        .Q(add_ln27_1_reg_848[3]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_848_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln27_1_fu_576_p2[4]),
        .Q(add_ln27_1_reg_848[4]),
        .R(1'b0));
  CARRY4 \add_ln27_1_reg_848_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln27_1_reg_848_reg[4]_i_1_n_5 ,\add_ln27_1_reg_848_reg[4]_i_1_n_6 ,\add_ln27_1_reg_848_reg[4]_i_1_n_7 ,\add_ln27_1_reg_848_reg[4]_i_1_n_8 }),
        .CYINIT(input_r_address0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln27_1_fu_576_p2[4:1]),
        .S(input_r_address0[4:1]));
  FDRE \add_ln27_1_reg_848_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln27_1_fu_576_p2[5]),
        .Q(add_ln27_1_reg_848[5]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_848_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln27_1_fu_576_p2[6]),
        .Q(add_ln27_1_reg_848[6]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_848_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln27_1_fu_576_p2[7]),
        .Q(add_ln27_1_reg_848[7]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_848_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln27_1_fu_576_p2[8]),
        .Q(add_ln27_1_reg_848[8]),
        .R(1'b0));
  CARRY4 \add_ln27_1_reg_848_reg[8]_i_1 
       (.CI(\add_ln27_1_reg_848_reg[4]_i_1_n_5 ),
        .CO({\add_ln27_1_reg_848_reg[8]_i_1_n_5 ,\add_ln27_1_reg_848_reg[8]_i_1_n_6 ,\add_ln27_1_reg_848_reg[8]_i_1_n_7 ,\add_ln27_1_reg_848_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln27_1_fu_576_p2[8:5]),
        .S(input_r_address0[8:5]));
  FDRE \add_ln27_1_reg_848_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[6]),
        .D(add_ln27_1_fu_576_p2[9]),
        .Q(add_ln27_1_reg_848[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2AA2AAAAAAAA2AA2)) 
    \add_ln27_reg_830[13]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(\add_ln17_2_reg_835[13]_i_3_n_5 ),
        .I2(height_0_reg_267[3]),
        .I3(empty_39_reg_711[3]),
        .I4(height_0_reg_267[4]),
        .I5(empty_39_reg_711[4]),
        .O(i_count_2_reg_2890));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln27_reg_830[3]_i_2 
       (.I0(zext_ln11_2_reg_723[3]),
        .I1(i_count_1_reg_256[3]),
        .O(\add_ln27_reg_830[3]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln27_reg_830[3]_i_3 
       (.I0(i_count_1_reg_256[2]),
        .O(\add_ln27_reg_830[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln27_reg_830[3]_i_4 
       (.I0(zext_ln11_2_reg_723[1]),
        .I1(i_count_1_reg_256[1]),
        .O(\add_ln27_reg_830[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln27_reg_830[3]_i_5 
       (.I0(zext_ln11_2_reg_723[0]),
        .I1(i_count_1_reg_256[0]),
        .O(\add_ln27_reg_830[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln27_reg_830[7]_i_2 
       (.I0(zext_ln11_2_reg_723[4]),
        .I1(i_count_1_reg_256[4]),
        .O(\add_ln27_reg_830[7]_i_2_n_5 ));
  FDRE \add_ln27_reg_830_reg[0] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2890),
        .D(add_ln27_fu_556_p2[0]),
        .Q(add_ln27_reg_830[0]),
        .R(1'b0));
  FDRE \add_ln27_reg_830_reg[10] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2890),
        .D(add_ln27_fu_556_p2[10]),
        .Q(add_ln27_reg_830[10]),
        .R(1'b0));
  FDRE \add_ln27_reg_830_reg[11] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2890),
        .D(add_ln27_fu_556_p2[11]),
        .Q(add_ln27_reg_830[11]),
        .R(1'b0));
  CARRY4 \add_ln27_reg_830_reg[11]_i_1 
       (.CI(\add_ln27_reg_830_reg[7]_i_1_n_5 ),
        .CO({\add_ln27_reg_830_reg[11]_i_1_n_5 ,\add_ln27_reg_830_reg[11]_i_1_n_6 ,\add_ln27_reg_830_reg[11]_i_1_n_7 ,\add_ln27_reg_830_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln27_fu_556_p2[11:8]),
        .S(i_count_1_reg_256[11:8]));
  FDRE \add_ln27_reg_830_reg[12] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2890),
        .D(add_ln27_fu_556_p2[12]),
        .Q(add_ln27_reg_830[12]),
        .R(1'b0));
  FDRE \add_ln27_reg_830_reg[13] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2890),
        .D(add_ln27_fu_556_p2[13]),
        .Q(add_ln27_reg_830[13]),
        .R(1'b0));
  CARRY4 \add_ln27_reg_830_reg[13]_i_2 
       (.CI(\add_ln27_reg_830_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln27_reg_830_reg[13]_i_2_CO_UNCONNECTED [3:1],\add_ln27_reg_830_reg[13]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln27_reg_830_reg[13]_i_2_O_UNCONNECTED [3:2],add_ln27_fu_556_p2[13:12]}),
        .S({1'b0,1'b0,i_count_1_reg_256[13:12]}));
  FDRE \add_ln27_reg_830_reg[1] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2890),
        .D(add_ln27_fu_556_p2[1]),
        .Q(add_ln27_reg_830[1]),
        .R(1'b0));
  FDRE \add_ln27_reg_830_reg[2] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2890),
        .D(add_ln27_fu_556_p2[2]),
        .Q(add_ln27_reg_830[2]),
        .R(1'b0));
  FDRE \add_ln27_reg_830_reg[3] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2890),
        .D(add_ln27_fu_556_p2[3]),
        .Q(add_ln27_reg_830[3]),
        .R(1'b0));
  CARRY4 \add_ln27_reg_830_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln27_reg_830_reg[3]_i_1_n_5 ,\add_ln27_reg_830_reg[3]_i_1_n_6 ,\add_ln27_reg_830_reg[3]_i_1_n_7 ,\add_ln27_reg_830_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({zext_ln11_2_reg_723[3],1'b1,zext_ln11_2_reg_723[1:0]}),
        .O(add_ln27_fu_556_p2[3:0]),
        .S({\add_ln27_reg_830[3]_i_2_n_5 ,\add_ln27_reg_830[3]_i_3_n_5 ,\add_ln27_reg_830[3]_i_4_n_5 ,\add_ln27_reg_830[3]_i_5_n_5 }));
  FDRE \add_ln27_reg_830_reg[4] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2890),
        .D(add_ln27_fu_556_p2[4]),
        .Q(add_ln27_reg_830[4]),
        .R(1'b0));
  FDRE \add_ln27_reg_830_reg[5] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2890),
        .D(add_ln27_fu_556_p2[5]),
        .Q(add_ln27_reg_830[5]),
        .R(1'b0));
  FDRE \add_ln27_reg_830_reg[6] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2890),
        .D(add_ln27_fu_556_p2[6]),
        .Q(add_ln27_reg_830[6]),
        .R(1'b0));
  FDRE \add_ln27_reg_830_reg[7] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2890),
        .D(add_ln27_fu_556_p2[7]),
        .Q(add_ln27_reg_830[7]),
        .R(1'b0));
  CARRY4 \add_ln27_reg_830_reg[7]_i_1 
       (.CI(\add_ln27_reg_830_reg[3]_i_1_n_5 ),
        .CO({\add_ln27_reg_830_reg[7]_i_1_n_5 ,\add_ln27_reg_830_reg[7]_i_1_n_6 ,\add_ln27_reg_830_reg[7]_i_1_n_7 ,\add_ln27_reg_830_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln11_2_reg_723[4]}),
        .O(add_ln27_fu_556_p2[7:4]),
        .S({i_count_1_reg_256[7:5],\add_ln27_reg_830[7]_i_2_n_5 }));
  FDRE \add_ln27_reg_830_reg[8] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2890),
        .D(add_ln27_fu_556_p2[8]),
        .Q(add_ln27_reg_830[8]),
        .R(1'b0));
  FDRE \add_ln27_reg_830_reg[9] 
       (.C(ap_clk),
        .CE(i_count_2_reg_2890),
        .D(add_ln27_fu_556_p2[9]),
        .Q(add_ln27_reg_830[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(grp_padding2d_fix16_fu_431_ap_ready),
        .I1(grp_padding2d_fix16_fu_431_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_padding2d_fix16_fu_431_ap_done));
  LUT6 #(
    .INIT(64'h8008000000008008)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_3_n_5 ),
        .I2(depth_0_reg_202[0]),
        .I3(empty_40_reg_785[0]),
        .I4(depth_0_reg_202[4]),
        .I5(empty_40_reg_785[4]),
        .O(grp_padding2d_fix16_fu_431_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(grp_padding2d_fix16_fu_431_ap_ready),
        .I1(grp_padding2d_fix16_fu_431_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(grp_padding2d_fix16_fu_431_ap_ready),
        .I1(grp_padding2d_fix16_fu_431_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(grp_padding2d_fix16_fu_431_ap_ready),
        .I1(grp_padding2d_fix16_fu_431_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[6]),
        .I4(Q[5]),
        .O(D[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_padding2d_fix16_fu_431_ap_start_reg),
        .O(ap_NS_fsm14_out));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(grp_padding2d_fix16_fu_431_ap_ready),
        .I1(grp_padding2d_fix16_fu_431_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[6]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(grp_padding2d_fix16_fu_431_ap_ready),
        .I1(grp_padding2d_fix16_fu_431_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[9]),
        .I4(Q[8]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(grp_padding2d_fix16_fu_431_ap_ready),
        .I1(grp_padding2d_fix16_fu_431_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[9]),
        .O(D[7]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(grp_padding2d_fix16_fu_431_ap_ready),
        .I1(grp_padding2d_fix16_fu_431_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[12]),
        .I4(Q[11]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(grp_padding2d_fix16_fu_431_ap_ready),
        .I1(grp_padding2d_fix16_fu_431_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[12]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_NS_fsm13_out),
        .I1(ap_CS_fsm_state4),
        .I2(\ap_CS_fsm[3]_i_2_n_5 ),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[3]_i_1__8 
       (.I0(grp_padding2d_fix16_fu_431_ap_ready),
        .I1(grp_padding2d_fix16_fu_431_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h2AA2AAAAAAAA2AA2)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_3_n_5 ),
        .I2(depth_0_reg_202[0]),
        .I3(empty_40_reg_785[0]),
        .I4(depth_0_reg_202[4]),
        .I5(empty_40_reg_785[4]),
        .O(\ap_CS_fsm[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h1001)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(depth_0_reg_202[2]),
        .I1(depth_0_reg_202[1]),
        .I2(depth_0_reg_202[3]),
        .I3(empty_40_reg_785[3]),
        .O(\ap_CS_fsm[3]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_NS_fsm13_out),
        .I1(ap_CS_fsm_state4),
        .I2(icmp_ln31_fu_598_p2),
        .I3(ap_CS_fsm_state8),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[4]_i_1__8 
       (.I0(grp_padding2d_fix16_fu_431_ap_ready),
        .I1(grp_padding2d_fix16_fu_431_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(i_count_2_reg_2890),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .O(ap_NS_fsm[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(\ap_CS_fsm_reg[6]_0 [0]),
        .I1(icmp_ln23_fu_565_p2),
        .O(ap_NS_fsm[6]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(icmp_ln31_fu_598_p2),
        .I1(ap_CS_fsm_state8),
        .I2(icmp_ln23_fu_565_p2),
        .I3(\ap_CS_fsm_reg[6]_0 [0]),
        .O(ap_NS_fsm[7]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_10 
       (.I0(o_count_4_reg_299_reg[3]),
        .I1(phi_ln11_1_reg_223_reg[3]),
        .I2(o_count_4_reg_299_reg[4]),
        .I3(phi_ln11_1_reg_223_reg[4]),
        .I4(phi_ln11_1_reg_223_reg[5]),
        .I5(o_count_4_reg_299_reg[5]),
        .O(\ap_CS_fsm[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_11 
       (.I0(o_count_4_reg_299_reg[0]),
        .I1(phi_ln11_1_reg_223_reg[0]),
        .I2(o_count_4_reg_299_reg[1]),
        .I3(phi_ln11_1_reg_223_reg[1]),
        .I4(phi_ln11_1_reg_223_reg[2]),
        .I5(o_count_4_reg_299_reg[2]),
        .O(\ap_CS_fsm[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_12 
       (.I0(o_count_3_reg_278_reg[9]),
        .I1(o_count_reg_234_reg[9]),
        .I2(o_count_3_reg_278_reg[10]),
        .I3(o_count_reg_234_reg[10]),
        .I4(o_count_reg_234_reg[11]),
        .I5(o_count_3_reg_278_reg[11]),
        .O(\ap_CS_fsm[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_13 
       (.I0(o_count_3_reg_278_reg[6]),
        .I1(o_count_reg_234_reg[6]),
        .I2(o_count_3_reg_278_reg[7]),
        .I3(o_count_reg_234_reg[7]),
        .I4(o_count_reg_234_reg[8]),
        .I5(o_count_3_reg_278_reg[8]),
        .O(\ap_CS_fsm[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_14 
       (.I0(o_count_3_reg_278_reg[3]),
        .I1(o_count_reg_234_reg[3]),
        .I2(o_count_3_reg_278_reg[4]),
        .I3(o_count_reg_234_reg[4]),
        .I4(o_count_reg_234_reg[5]),
        .I5(o_count_3_reg_278_reg[5]),
        .O(\ap_CS_fsm[7]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_15 
       (.I0(o_count_3_reg_278_reg[0]),
        .I1(o_count_reg_234_reg[0]),
        .I2(o_count_3_reg_278_reg[1]),
        .I3(o_count_reg_234_reg[1]),
        .I4(o_count_reg_234_reg[2]),
        .I5(o_count_3_reg_278_reg[2]),
        .O(\ap_CS_fsm[7]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_5 
       (.I0(o_count_4_reg_299_reg[12]),
        .I1(phi_ln11_1_reg_223_reg[12]),
        .I2(o_count_4_reg_299_reg[13]),
        .I3(phi_ln11_1_reg_223_reg[13]),
        .O(\ap_CS_fsm[7]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[7]_i_7 
       (.I0(o_count_3_reg_278_reg[12]),
        .I1(o_count_reg_234_reg[12]),
        .I2(o_count_3_reg_278_reg[13]),
        .I3(o_count_reg_234_reg[13]),
        .O(\ap_CS_fsm[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_8 
       (.I0(o_count_4_reg_299_reg[9]),
        .I1(phi_ln11_1_reg_223_reg[9]),
        .I2(o_count_4_reg_299_reg[10]),
        .I3(phi_ln11_1_reg_223_reg[10]),
        .I4(phi_ln11_1_reg_223_reg[11]),
        .I5(o_count_4_reg_299_reg[11]),
        .O(\ap_CS_fsm[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[7]_i_9 
       (.I0(o_count_4_reg_299_reg[6]),
        .I1(phi_ln11_1_reg_223_reg[6]),
        .I2(o_count_4_reg_299_reg[7]),
        .I3(phi_ln11_1_reg_223_reg[7]),
        .I4(phi_ln11_1_reg_223_reg[8]),
        .I5(o_count_4_reg_299_reg[8]),
        .O(\ap_CS_fsm[7]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_NS_fsm12_out),
        .I1(o_count_5_reg_3091),
        .O(ap_NS_fsm[8]));
  LUT6 #(
    .INIT(64'h28AAAA28AAAAAAAA)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(ap_CS_fsm_state9),
        .I1(o_count_5_reg_309_reg[4]),
        .I2(indvars_iv_reg_138_reg[4]),
        .I3(o_count_5_reg_309_reg[0]),
        .I4(indvars_iv_reg_138_reg[0]),
        .I5(\phi_ln11_reg_158[13]_i_3_n_5 ),
        .O(o_count_5_reg_3091));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_padding2d_fix16_fu_431_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm14_out),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(\ap_CS_fsm_reg[6]_0 [0]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(\ap_CS_fsm_reg[6]_0 [1]),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state8),
        .R(SR));
  CARRY4 \ap_CS_fsm_reg[7]_i_2 
       (.CI(\ap_CS_fsm_reg[7]_i_4_n_5 ),
        .CO({\NLW_ap_CS_fsm_reg[7]_i_2_CO_UNCONNECTED [3:1],icmp_ln31_fu_598_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[7]_i_5_n_5 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_3 
       (.CI(\ap_CS_fsm_reg[7]_i_6_n_5 ),
        .CO({\NLW_ap_CS_fsm_reg[7]_i_3_CO_UNCONNECTED [3:1],icmp_ln23_fu_565_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[7]_i_7_n_5 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[7]_i_4_n_5 ,\ap_CS_fsm_reg[7]_i_4_n_6 ,\ap_CS_fsm_reg[7]_i_4_n_7 ,\ap_CS_fsm_reg[7]_i_4_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_8_n_5 ,\ap_CS_fsm[7]_i_9_n_5 ,\ap_CS_fsm[7]_i_10_n_5 ,\ap_CS_fsm[7]_i_11_n_5 }));
  CARRY4 \ap_CS_fsm_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[7]_i_6_n_5 ,\ap_CS_fsm_reg[7]_i_6_n_6 ,\ap_CS_fsm_reg[7]_i_6_n_7 ,\ap_CS_fsm_reg[7]_i_6_n_8 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[7]_i_6_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[7]_i_12_n_5 ,\ap_CS_fsm[7]_i_13_n_5 ,\ap_CS_fsm[7]_i_14_n_5 ,\ap_CS_fsm[7]_i_15_n_5 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  FDRE \depth_0_reg_202_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(depth_reg_798[0]),
        .Q(depth_0_reg_202[0]),
        .R(ap_CS_fsm_state2));
  FDRE \depth_0_reg_202_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(depth_reg_798[1]),
        .Q(depth_0_reg_202[1]),
        .R(ap_CS_fsm_state2));
  FDRE \depth_0_reg_202_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(depth_reg_798[2]),
        .Q(depth_0_reg_202[2]),
        .R(ap_CS_fsm_state2));
  FDRE \depth_0_reg_202_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(depth_reg_798[3]),
        .Q(depth_0_reg_202[3]),
        .R(ap_CS_fsm_state2));
  FDRE \depth_0_reg_202_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(depth_reg_798[4]),
        .Q(depth_0_reg_202[4]),
        .R(ap_CS_fsm_state2));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \depth_reg_798[0]_i_1 
       (.I0(depth_0_reg_202[0]),
        .O(depth_fu_503_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \depth_reg_798[1]_i_1 
       (.I0(depth_0_reg_202[0]),
        .I1(depth_0_reg_202[1]),
        .O(depth_fu_503_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \depth_reg_798[2]_i_1 
       (.I0(depth_0_reg_202[0]),
        .I1(depth_0_reg_202[1]),
        .I2(depth_0_reg_202[2]),
        .O(depth_fu_503_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \depth_reg_798[3]_i_1 
       (.I0(depth_0_reg_202[2]),
        .I1(depth_0_reg_202[1]),
        .I2(depth_0_reg_202[0]),
        .I3(depth_0_reg_202[3]),
        .O(depth_fu_503_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \depth_reg_798[4]_i_1 
       (.I0(depth_0_reg_202[3]),
        .I1(depth_0_reg_202[0]),
        .I2(depth_0_reg_202[1]),
        .I3(depth_0_reg_202[2]),
        .I4(depth_0_reg_202[4]),
        .O(depth_fu_503_p2[4]));
  FDRE \depth_reg_798_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_fu_503_p2[0]),
        .Q(depth_reg_798[0]),
        .R(1'b0));
  FDRE \depth_reg_798_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_fu_503_p2[1]),
        .Q(depth_reg_798[1]),
        .R(1'b0));
  FDRE \depth_reg_798_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_fu_503_p2[2]),
        .Q(depth_reg_798[2]),
        .R(1'b0));
  FDRE \depth_reg_798_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_fu_503_p2[3]),
        .Q(depth_reg_798[3]),
        .R(1'b0));
  FDRE \depth_reg_798_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(depth_fu_503_p2[4]),
        .Q(depth_reg_798[4]),
        .R(1'b0));
  FDRE \empty_39_reg_711_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(Q[6]),
        .Q(empty_39_reg_711[0]),
        .R(1'b0));
  FDRE \empty_39_reg_711_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(grp_padding2d_fix16_fu_431_input_height[1]),
        .Q(empty_39_reg_711[1]),
        .R(1'b0));
  FDRE \empty_39_reg_711_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(grp_padding2d_fix16_fu_431_input_height[3]),
        .Q(empty_39_reg_711[3]),
        .R(1'b0));
  FDRE \empty_39_reg_711_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(grp_padding2d_fix16_fu_431_input_height[4]),
        .Q(empty_39_reg_711[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \empty_40_reg_785[0]_i_1 
       (.I0(Q[3]),
        .I1(Q[12]),
        .I2(Q[9]),
        .I3(Q[6]),
        .O(grp_padding2d_fix16_fu_431_input_depth[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \empty_40_reg_785[3]_i_1 
       (.I0(Q[6]),
        .I1(Q[9]),
        .O(\empty_40_reg_785[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \empty_40_reg_785[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[12]),
        .I2(Q[9]),
        .I3(Q[6]),
        .O(grp_padding2d_fix16_fu_431_input_depth[4]));
  FDRE \empty_40_reg_785_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_431_input_depth[0]),
        .Q(empty_40_reg_785[0]),
        .R(1'b0));
  FDRE \empty_40_reg_785_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\empty_40_reg_785[3]_i_1_n_5 ),
        .Q(empty_40_reg_785[3]),
        .R(1'b0));
  FDRE \empty_40_reg_785_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_431_input_depth[4]),
        .Q(empty_40_reg_785[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_padding2d_fix16_fu_431_ap_start_reg_i_1
       (.I0(grp_padding2d_fix16_fu_431_ap_ready),
        .I1(grp_padding2d_fix16_fu_431_ap_start_reg0),
        .I2(grp_padding2d_fix16_fu_431_ap_start_reg),
        .O(grp_padding2d_fix16_fu_431_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \height_0_reg_267[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(o_count_1_reg_213_reg[4]),
        .I2(indvars_iv2_reg_128_reg[4]),
        .I3(o_count_1_reg_213_reg[0]),
        .I4(indvars_iv2_reg_128_reg[0]),
        .I5(\height_0_reg_267[4]_i_3_n_5 ),
        .O(ap_NS_fsm13_out));
  LUT2 #(
    .INIT(4'h8)) 
    \height_0_reg_267[4]_i_2 
       (.I0(ap_CS_fsm_state8),
        .I1(icmp_ln31_fu_598_p2),
        .O(ap_NS_fsm10_out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \height_0_reg_267[4]_i_3 
       (.I0(indvars_iv2_reg_128_reg[3]),
        .I1(o_count_1_reg_213_reg[3]),
        .I2(indvars_iv2_reg_128_reg[1]),
        .I3(o_count_1_reg_213_reg[1]),
        .I4(o_count_1_reg_213_reg[2]),
        .I5(indvars_iv2_reg_128_reg[2]),
        .O(\height_0_reg_267[4]_i_3_n_5 ));
  FDRE \height_0_reg_267_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(height_reg_825[0]),
        .Q(height_0_reg_267[0]),
        .R(ap_NS_fsm13_out));
  FDRE \height_0_reg_267_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(height_reg_825[1]),
        .Q(height_0_reg_267[1]),
        .R(ap_NS_fsm13_out));
  FDRE \height_0_reg_267_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(height_reg_825[2]),
        .Q(height_0_reg_267[2]),
        .R(ap_NS_fsm13_out));
  FDRE \height_0_reg_267_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(height_reg_825[3]),
        .Q(height_0_reg_267[3]),
        .R(ap_NS_fsm13_out));
  FDRE \height_0_reg_267_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(height_reg_825[4]),
        .Q(height_0_reg_267[4]),
        .R(ap_NS_fsm13_out));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \height_reg_825[0]_i_1 
       (.I0(height_0_reg_267[0]),
        .O(height_fu_550_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \height_reg_825[1]_i_1 
       (.I0(height_0_reg_267[0]),
        .I1(height_0_reg_267[1]),
        .O(height_fu_550_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \height_reg_825[2]_i_1 
       (.I0(height_0_reg_267[0]),
        .I1(height_0_reg_267[1]),
        .I2(height_0_reg_267[2]),
        .O(height_fu_550_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \height_reg_825[3]_i_1 
       (.I0(height_0_reg_267[2]),
        .I1(height_0_reg_267[1]),
        .I2(height_0_reg_267[0]),
        .I3(height_0_reg_267[3]),
        .O(height_fu_550_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \height_reg_825[4]_i_1 
       (.I0(height_0_reg_267[3]),
        .I1(height_0_reg_267[0]),
        .I2(height_0_reg_267[1]),
        .I3(height_0_reg_267[2]),
        .I4(height_0_reg_267[4]),
        .O(height_fu_550_p2[4]));
  FDRE \height_reg_825_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(height_fu_550_p2[0]),
        .Q(height_reg_825[0]),
        .R(1'b0));
  FDRE \height_reg_825_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(height_fu_550_p2[1]),
        .Q(height_reg_825[1]),
        .R(1'b0));
  FDRE \height_reg_825_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(height_fu_550_p2[2]),
        .Q(height_reg_825[2]),
        .R(1'b0));
  FDRE \height_reg_825_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(height_fu_550_p2[3]),
        .Q(height_reg_825[3]),
        .R(1'b0));
  FDRE \height_reg_825_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(height_fu_550_p2[4]),
        .Q(height_reg_825[4]),
        .R(1'b0));
  FDRE \i_count_0_reg_190_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_reg_811[0]),
        .Q(i_count_0_reg_190[0]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_190_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_reg_811[10]),
        .Q(i_count_0_reg_190[10]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_190_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_reg_811[11]),
        .Q(i_count_0_reg_190[11]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_190_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_reg_811[12]),
        .Q(i_count_0_reg_190[12]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_190_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_reg_811[13]),
        .Q(i_count_0_reg_190[13]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_190_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_reg_811[1]),
        .Q(i_count_0_reg_190[1]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_190_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_reg_811[2]),
        .Q(i_count_0_reg_190[2]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_190_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_reg_811[3]),
        .Q(i_count_0_reg_190[3]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_190_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_reg_811[4]),
        .Q(i_count_0_reg_190[4]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_190_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_reg_811[5]),
        .Q(i_count_0_reg_190[5]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_190_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_reg_811[6]),
        .Q(i_count_0_reg_190[6]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_190_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_reg_811[7]),
        .Q(i_count_0_reg_190[7]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_190_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_reg_811[8]),
        .Q(i_count_0_reg_190[8]),
        .R(ap_CS_fsm_state2));
  FDRE \i_count_0_reg_190_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(i_count_reg_811[9]),
        .Q(i_count_0_reg_190[9]),
        .R(ap_CS_fsm_state2));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_256[0]_i_1 
       (.I0(i_count_0_reg_190[0]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln27_reg_830[0]),
        .O(\i_count_1_reg_256[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_256[10]_i_1 
       (.I0(i_count_0_reg_190[10]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln27_reg_830[10]),
        .O(\i_count_1_reg_256[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_256[11]_i_1 
       (.I0(i_count_0_reg_190[11]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln27_reg_830[11]),
        .O(\i_count_1_reg_256[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_256[12]_i_1 
       (.I0(i_count_0_reg_190[12]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln27_reg_830[12]),
        .O(\i_count_1_reg_256[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_256[13]_i_1 
       (.I0(i_count_0_reg_190[13]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln27_reg_830[13]),
        .O(\i_count_1_reg_256[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_256[1]_i_1 
       (.I0(i_count_0_reg_190[1]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln27_reg_830[1]),
        .O(\i_count_1_reg_256[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_256[2]_i_1 
       (.I0(i_count_0_reg_190[2]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln27_reg_830[2]),
        .O(\i_count_1_reg_256[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_256[3]_i_1 
       (.I0(i_count_0_reg_190[3]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln27_reg_830[3]),
        .O(\i_count_1_reg_256[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_256[4]_i_1 
       (.I0(i_count_0_reg_190[4]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln27_reg_830[4]),
        .O(\i_count_1_reg_256[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_256[5]_i_1 
       (.I0(i_count_0_reg_190[5]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln27_reg_830[5]),
        .O(\i_count_1_reg_256[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_256[6]_i_1 
       (.I0(i_count_0_reg_190[6]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln27_reg_830[6]),
        .O(\i_count_1_reg_256[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_256[7]_i_1 
       (.I0(i_count_0_reg_190[7]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln27_reg_830[7]),
        .O(\i_count_1_reg_256[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_256[8]_i_1 
       (.I0(i_count_0_reg_190[8]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln27_reg_830[8]),
        .O(\i_count_1_reg_256[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_1_reg_256[9]_i_1 
       (.I0(i_count_0_reg_190[9]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln27_reg_830[9]),
        .O(\i_count_1_reg_256[9]_i_1_n_5 ));
  FDRE \i_count_1_reg_256_reg[0] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\i_count_1_reg_256[0]_i_1_n_5 ),
        .Q(i_count_1_reg_256[0]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[10] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\i_count_1_reg_256[10]_i_1_n_5 ),
        .Q(i_count_1_reg_256[10]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[11] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\i_count_1_reg_256[11]_i_1_n_5 ),
        .Q(i_count_1_reg_256[11]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[12] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\i_count_1_reg_256[12]_i_1_n_5 ),
        .Q(i_count_1_reg_256[12]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[13] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\i_count_1_reg_256[13]_i_1_n_5 ),
        .Q(i_count_1_reg_256[13]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[1] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\i_count_1_reg_256[1]_i_1_n_5 ),
        .Q(i_count_1_reg_256[1]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[2] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\i_count_1_reg_256[2]_i_1_n_5 ),
        .Q(i_count_1_reg_256[2]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[3] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\i_count_1_reg_256[3]_i_1_n_5 ),
        .Q(i_count_1_reg_256[3]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[4] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\i_count_1_reg_256[4]_i_1_n_5 ),
        .Q(i_count_1_reg_256[4]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[5] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\i_count_1_reg_256[5]_i_1_n_5 ),
        .Q(i_count_1_reg_256[5]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[6] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\i_count_1_reg_256[6]_i_1_n_5 ),
        .Q(i_count_1_reg_256[6]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[7] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\i_count_1_reg_256[7]_i_1_n_5 ),
        .Q(i_count_1_reg_256[7]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[8] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\i_count_1_reg_256[8]_i_1_n_5 ),
        .Q(i_count_1_reg_256[8]),
        .R(1'b0));
  FDRE \i_count_1_reg_256_reg[9] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\i_count_1_reg_256[9]_i_1_n_5 ),
        .Q(i_count_1_reg_256[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_289[0]_i_1 
       (.I0(add_ln27_1_reg_848[0]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(i_count_1_reg_256[0]),
        .O(\i_count_2_reg_289[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_289[10]_i_1 
       (.I0(add_ln27_1_reg_848[10]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(i_count_1_reg_256[10]),
        .O(\i_count_2_reg_289[10]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_289[11]_i_1 
       (.I0(add_ln27_1_reg_848[11]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(i_count_1_reg_256[11]),
        .O(\i_count_2_reg_289[11]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_289[12]_i_1 
       (.I0(add_ln27_1_reg_848[12]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(i_count_1_reg_256[12]),
        .O(\i_count_2_reg_289[12]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_289[13]_i_1 
       (.I0(add_ln27_1_reg_848[13]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(i_count_1_reg_256[13]),
        .O(\i_count_2_reg_289[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_289[1]_i_1 
       (.I0(add_ln27_1_reg_848[1]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(i_count_1_reg_256[1]),
        .O(\i_count_2_reg_289[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_289[2]_i_1 
       (.I0(add_ln27_1_reg_848[2]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(i_count_1_reg_256[2]),
        .O(\i_count_2_reg_289[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_289[3]_i_1 
       (.I0(add_ln27_1_reg_848[3]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(i_count_1_reg_256[3]),
        .O(\i_count_2_reg_289[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_289[4]_i_1 
       (.I0(add_ln27_1_reg_848[4]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(i_count_1_reg_256[4]),
        .O(\i_count_2_reg_289[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_289[5]_i_1 
       (.I0(add_ln27_1_reg_848[5]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(i_count_1_reg_256[5]),
        .O(\i_count_2_reg_289[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_289[6]_i_1 
       (.I0(add_ln27_1_reg_848[6]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(i_count_1_reg_256[6]),
        .O(\i_count_2_reg_289[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_289[7]_i_1 
       (.I0(add_ln27_1_reg_848[7]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(i_count_1_reg_256[7]),
        .O(\i_count_2_reg_289[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_289[8]_i_1 
       (.I0(add_ln27_1_reg_848[8]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(i_count_1_reg_256[8]),
        .O(\i_count_2_reg_289[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_count_2_reg_289[9]_i_1 
       (.I0(add_ln27_1_reg_848[9]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(i_count_1_reg_256[9]),
        .O(\i_count_2_reg_289[9]_i_1_n_5 ));
  FDRE \i_count_2_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_289[0]_i_1_n_5 ),
        .Q(input_r_address0[0]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_289[10]_i_1_n_5 ),
        .Q(input_r_address0[10]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_289[11]_i_1_n_5 ),
        .Q(input_r_address0[11]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_289[12]_i_1_n_5 ),
        .Q(grp_padding2d_fix16_fu_431_input_r_address0[12]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_289[13]_i_1_n_5 ),
        .Q(grp_padding2d_fix16_fu_431_input_r_address0[13]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_289[1]_i_1_n_5 ),
        .Q(input_r_address0[1]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_289[2]_i_1_n_5 ),
        .Q(input_r_address0[2]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_289[3]_i_1_n_5 ),
        .Q(input_r_address0[3]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_289[4]_i_1_n_5 ),
        .Q(input_r_address0[4]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_289[5]_i_1_n_5 ),
        .Q(input_r_address0[5]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_289[6]_i_1_n_5 ),
        .Q(input_r_address0[6]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_289[7]_i_1_n_5 ),
        .Q(input_r_address0[7]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_289[8]_i_1_n_5 ),
        .Q(input_r_address0[8]),
        .R(1'b0));
  FDRE \i_count_2_reg_289_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\i_count_2_reg_289[9]_i_1_n_5 ),
        .Q(input_r_address0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_811[11]_i_2 
       (.I0(mul_ln11_reg_728[11]),
        .I1(i_count_0_reg_190[11]),
        .O(\i_count_reg_811[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_811[11]_i_3 
       (.I0(mul_ln11_reg_728[10]),
        .I1(i_count_0_reg_190[10]),
        .O(\i_count_reg_811[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_811[11]_i_4 
       (.I0(mul_ln11_reg_728[9]),
        .I1(i_count_0_reg_190[9]),
        .O(\i_count_reg_811[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_811[11]_i_5 
       (.I0(mul_ln11_reg_728[8]),
        .I1(i_count_0_reg_190[8]),
        .O(\i_count_reg_811[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_811[13]_i_2 
       (.I0(mul_ln11_reg_728[13]),
        .I1(i_count_0_reg_190[13]),
        .O(\i_count_reg_811[13]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_811[13]_i_3 
       (.I0(mul_ln11_reg_728[12]),
        .I1(i_count_0_reg_190[12]),
        .O(\i_count_reg_811[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_811[3]_i_2 
       (.I0(mul_ln11_reg_728[3]),
        .I1(i_count_0_reg_190[3]),
        .O(\i_count_reg_811[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_811[3]_i_3 
       (.I0(mul_ln11_reg_728[2]),
        .I1(i_count_0_reg_190[2]),
        .O(\i_count_reg_811[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_811[3]_i_4 
       (.I0(mul_ln11_reg_728[1]),
        .I1(i_count_0_reg_190[1]),
        .O(\i_count_reg_811[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_811[3]_i_5 
       (.I0(mul_ln11_reg_728[0]),
        .I1(i_count_0_reg_190[0]),
        .O(\i_count_reg_811[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_811[7]_i_2 
       (.I0(mul_ln11_reg_728[7]),
        .I1(i_count_0_reg_190[7]),
        .O(\i_count_reg_811[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_811[7]_i_3 
       (.I0(mul_ln11_reg_728[6]),
        .I1(i_count_0_reg_190[6]),
        .O(\i_count_reg_811[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_811[7]_i_4 
       (.I0(mul_ln11_reg_728[5]),
        .I1(i_count_0_reg_190[5]),
        .O(\i_count_reg_811[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \i_count_reg_811[7]_i_5 
       (.I0(mul_ln11_reg_728[4]),
        .I1(i_count_0_reg_190[4]),
        .O(\i_count_reg_811[7]_i_5_n_5 ));
  FDRE \i_count_reg_811_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_fu_530_p2[0]),
        .Q(i_count_reg_811[0]),
        .R(1'b0));
  FDRE \i_count_reg_811_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_fu_530_p2[10]),
        .Q(i_count_reg_811[10]),
        .R(1'b0));
  FDRE \i_count_reg_811_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_fu_530_p2[11]),
        .Q(i_count_reg_811[11]),
        .R(1'b0));
  CARRY4 \i_count_reg_811_reg[11]_i_1 
       (.CI(\i_count_reg_811_reg[7]_i_1_n_5 ),
        .CO({\i_count_reg_811_reg[11]_i_1_n_5 ,\i_count_reg_811_reg[11]_i_1_n_6 ,\i_count_reg_811_reg[11]_i_1_n_7 ,\i_count_reg_811_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln11_reg_728[11:8]),
        .O(i_count_fu_530_p2[11:8]),
        .S({\i_count_reg_811[11]_i_2_n_5 ,\i_count_reg_811[11]_i_3_n_5 ,\i_count_reg_811[11]_i_4_n_5 ,\i_count_reg_811[11]_i_5_n_5 }));
  FDRE \i_count_reg_811_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_fu_530_p2[12]),
        .Q(i_count_reg_811[12]),
        .R(1'b0));
  FDRE \i_count_reg_811_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_fu_530_p2[13]),
        .Q(i_count_reg_811[13]),
        .R(1'b0));
  CARRY4 \i_count_reg_811_reg[13]_i_1 
       (.CI(\i_count_reg_811_reg[11]_i_1_n_5 ),
        .CO({\NLW_i_count_reg_811_reg[13]_i_1_CO_UNCONNECTED [3:1],\i_count_reg_811_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mul_ln11_reg_728[12]}),
        .O({\NLW_i_count_reg_811_reg[13]_i_1_O_UNCONNECTED [3:2],i_count_fu_530_p2[13:12]}),
        .S({1'b0,1'b0,\i_count_reg_811[13]_i_2_n_5 ,\i_count_reg_811[13]_i_3_n_5 }));
  FDRE \i_count_reg_811_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_fu_530_p2[1]),
        .Q(i_count_reg_811[1]),
        .R(1'b0));
  FDRE \i_count_reg_811_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_fu_530_p2[2]),
        .Q(i_count_reg_811[2]),
        .R(1'b0));
  FDRE \i_count_reg_811_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_fu_530_p2[3]),
        .Q(i_count_reg_811[3]),
        .R(1'b0));
  CARRY4 \i_count_reg_811_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\i_count_reg_811_reg[3]_i_1_n_5 ,\i_count_reg_811_reg[3]_i_1_n_6 ,\i_count_reg_811_reg[3]_i_1_n_7 ,\i_count_reg_811_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln11_reg_728[3:0]),
        .O(i_count_fu_530_p2[3:0]),
        .S({\i_count_reg_811[3]_i_2_n_5 ,\i_count_reg_811[3]_i_3_n_5 ,\i_count_reg_811[3]_i_4_n_5 ,\i_count_reg_811[3]_i_5_n_5 }));
  FDRE \i_count_reg_811_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_fu_530_p2[4]),
        .Q(i_count_reg_811[4]),
        .R(1'b0));
  FDRE \i_count_reg_811_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_fu_530_p2[5]),
        .Q(i_count_reg_811[5]),
        .R(1'b0));
  FDRE \i_count_reg_811_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_fu_530_p2[6]),
        .Q(i_count_reg_811[6]),
        .R(1'b0));
  FDRE \i_count_reg_811_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_fu_530_p2[7]),
        .Q(i_count_reg_811[7]),
        .R(1'b0));
  CARRY4 \i_count_reg_811_reg[7]_i_1 
       (.CI(\i_count_reg_811_reg[3]_i_1_n_5 ),
        .CO({\i_count_reg_811_reg[7]_i_1_n_5 ,\i_count_reg_811_reg[7]_i_1_n_6 ,\i_count_reg_811_reg[7]_i_1_n_7 ,\i_count_reg_811_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(mul_ln11_reg_728[7:4]),
        .O(i_count_fu_530_p2[7:4]),
        .S({\i_count_reg_811[7]_i_2_n_5 ,\i_count_reg_811[7]_i_3_n_5 ,\i_count_reg_811[7]_i_4_n_5 ,\i_count_reg_811[7]_i_5_n_5 }));
  FDRE \i_count_reg_811_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_fu_530_p2[8]),
        .Q(i_count_reg_811[8]),
        .R(1'b0));
  FDRE \i_count_reg_811_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(i_count_fu_530_p2[9]),
        .Q(i_count_reg_811[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \indvars_iv10_reg_168[0]_i_1 
       (.I0(empty_39_reg_711[0]),
        .I1(ap_CS_fsm_state2),
        .I2(add_ln11_6_fu_646_p2[0]),
        .O(\indvars_iv10_reg_168[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_168[11]_i_2 
       (.I0(zext_ln11_6_reg_758[9]),
        .I1(indvars_iv10_reg_168[9]),
        .O(\indvars_iv10_reg_168[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_168[11]_i_3 
       (.I0(zext_ln11_6_reg_758[8]),
        .I1(indvars_iv10_reg_168[8]),
        .O(\indvars_iv10_reg_168[11]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hC3AA)) 
    \indvars_iv10_reg_168[1]_i_1 
       (.I0(add_ln11_6_fu_646_p2[1]),
        .I1(empty_39_reg_711[0]),
        .I2(empty_39_reg_711[1]),
        .I3(ap_CS_fsm_state2),
        .O(\indvars_iv10_reg_168[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \indvars_iv10_reg_168[2]_i_1 
       (.I0(empty_39_reg_711[1]),
        .I1(empty_39_reg_711[0]),
        .I2(ap_CS_fsm_state2),
        .I3(add_ln11_6_fu_646_p2[2]),
        .O(\indvars_iv10_reg_168[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h222EEEE2)) 
    \indvars_iv10_reg_168[3]_i_1 
       (.I0(add_ln11_6_fu_646_p2[3]),
        .I1(ap_CS_fsm_state2),
        .I2(empty_39_reg_711[1]),
        .I3(empty_39_reg_711[0]),
        .I4(empty_39_reg_711[3]),
        .O(\indvars_iv10_reg_168[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h2E2E2EEEE2E2E222)) 
    \indvars_iv10_reg_168[4]_i_1 
       (.I0(add_ln11_6_fu_646_p2[4]),
        .I1(ap_CS_fsm_state2),
        .I2(empty_39_reg_711[3]),
        .I3(empty_39_reg_711[0]),
        .I4(empty_39_reg_711[1]),
        .I5(empty_39_reg_711[4]),
        .O(\indvars_iv10_reg_168[4]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_168[7]_i_10 
       (.I0(zext_ln11_6_reg_758[0]),
        .I1(indvars_iv10_reg_168[0]),
        .O(\indvars_iv10_reg_168[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_168[7]_i_3 
       (.I0(zext_ln11_6_reg_758[7]),
        .I1(indvars_iv10_reg_168[7]),
        .O(\indvars_iv10_reg_168[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_168[7]_i_4 
       (.I0(zext_ln11_6_reg_758[6]),
        .I1(indvars_iv10_reg_168[6]),
        .O(\indvars_iv10_reg_168[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_168[7]_i_5 
       (.I0(zext_ln11_6_reg_758[5]),
        .I1(indvars_iv10_reg_168[5]),
        .O(\indvars_iv10_reg_168[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_168[7]_i_6 
       (.I0(zext_ln11_6_reg_758[4]),
        .I1(indvars_iv10_reg_168[4]),
        .O(\indvars_iv10_reg_168[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_168[7]_i_7 
       (.I0(zext_ln11_6_reg_758[3]),
        .I1(indvars_iv10_reg_168[3]),
        .O(\indvars_iv10_reg_168[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_168[7]_i_8 
       (.I0(zext_ln11_6_reg_758[2]),
        .I1(indvars_iv10_reg_168[2]),
        .O(\indvars_iv10_reg_168[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \indvars_iv10_reg_168[7]_i_9 
       (.I0(zext_ln11_6_reg_758[1]),
        .I1(indvars_iv10_reg_168[1]),
        .O(\indvars_iv10_reg_168[7]_i_9_n_5 ));
  FDRE \indvars_iv10_reg_168_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv10_reg_168[0]_i_1_n_5 ),
        .Q(indvars_iv10_reg_168[0]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_168_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln11_6_fu_646_p2[10]),
        .Q(indvars_iv10_reg_168[10]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv10_reg_168_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln11_6_fu_646_p2[11]),
        .Q(indvars_iv10_reg_168[11]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv10_reg_168_reg[11]_i_1 
       (.CI(\indvars_iv10_reg_168_reg[7]_i_1_n_5 ),
        .CO({\indvars_iv10_reg_168_reg[11]_i_1_n_5 ,\indvars_iv10_reg_168_reg[11]_i_1_n_6 ,\indvars_iv10_reg_168_reg[11]_i_1_n_7 ,\indvars_iv10_reg_168_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln11_6_reg_758[9:8]}),
        .O(add_ln11_6_fu_646_p2[11:8]),
        .S({indvars_iv10_reg_168[11:10],\indvars_iv10_reg_168[11]_i_2_n_5 ,\indvars_iv10_reg_168[11]_i_3_n_5 }));
  FDRE \indvars_iv10_reg_168_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln11_6_fu_646_p2[12]),
        .Q(indvars_iv10_reg_168[12]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv10_reg_168_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln11_6_fu_646_p2[13]),
        .Q(indvars_iv10_reg_168[13]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv10_reg_168_reg[13]_i_1 
       (.CI(\indvars_iv10_reg_168_reg[11]_i_1_n_5 ),
        .CO({\NLW_indvars_iv10_reg_168_reg[13]_i_1_CO_UNCONNECTED [3:1],\indvars_iv10_reg_168_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvars_iv10_reg_168_reg[13]_i_1_O_UNCONNECTED [3:2],add_ln11_6_fu_646_p2[13:12]}),
        .S({1'b0,1'b0,indvars_iv10_reg_168[13:12]}));
  FDRE \indvars_iv10_reg_168_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv10_reg_168[1]_i_1_n_5 ),
        .Q(indvars_iv10_reg_168[1]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_168_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv10_reg_168[2]_i_1_n_5 ),
        .Q(indvars_iv10_reg_168[2]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_168_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv10_reg_168[3]_i_1_n_5 ),
        .Q(indvars_iv10_reg_168[3]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_168_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv10_reg_168[4]_i_1_n_5 ),
        .Q(indvars_iv10_reg_168[4]),
        .R(1'b0));
  FDRE \indvars_iv10_reg_168_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln11_6_fu_646_p2[5]),
        .Q(indvars_iv10_reg_168[5]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv10_reg_168_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln11_6_fu_646_p2[6]),
        .Q(indvars_iv10_reg_168[6]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv10_reg_168_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln11_6_fu_646_p2[7]),
        .Q(indvars_iv10_reg_168[7]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv10_reg_168_reg[7]_i_1 
       (.CI(\indvars_iv10_reg_168_reg[7]_i_2_n_5 ),
        .CO({\indvars_iv10_reg_168_reg[7]_i_1_n_5 ,\indvars_iv10_reg_168_reg[7]_i_1_n_6 ,\indvars_iv10_reg_168_reg[7]_i_1_n_7 ,\indvars_iv10_reg_168_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln11_6_reg_758[7:4]),
        .O(add_ln11_6_fu_646_p2[7:4]),
        .S({\indvars_iv10_reg_168[7]_i_3_n_5 ,\indvars_iv10_reg_168[7]_i_4_n_5 ,\indvars_iv10_reg_168[7]_i_5_n_5 ,\indvars_iv10_reg_168[7]_i_6_n_5 }));
  CARRY4 \indvars_iv10_reg_168_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\indvars_iv10_reg_168_reg[7]_i_2_n_5 ,\indvars_iv10_reg_168_reg[7]_i_2_n_6 ,\indvars_iv10_reg_168_reg[7]_i_2_n_7 ,\indvars_iv10_reg_168_reg[7]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln11_6_reg_758[3:0]),
        .O(add_ln11_6_fu_646_p2[3:0]),
        .S({\indvars_iv10_reg_168[7]_i_7_n_5 ,\indvars_iv10_reg_168[7]_i_8_n_5 ,\indvars_iv10_reg_168[7]_i_9_n_5 ,\indvars_iv10_reg_168[7]_i_10_n_5 }));
  FDRE \indvars_iv10_reg_168_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln11_6_fu_646_p2[8]),
        .Q(indvars_iv10_reg_168[8]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv10_reg_168_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln11_6_fu_646_p2[9]),
        .Q(indvars_iv10_reg_168[9]),
        .R(ap_CS_fsm_state2));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_148[11]_i_2 
       (.I0(zext_ln11_10_reg_790_reg[9]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_148[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_148[11]_i_3 
       (.I0(zext_ln11_10_reg_790_reg[8]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_148[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_148[11]_i_4 
       (.I0(indvars_iv1_reg_148[11]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_148[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_148[11]_i_5 
       (.I0(indvars_iv1_reg_148[10]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_148[11]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv1_reg_148[11]_i_6 
       (.I0(zext_ln11_10_reg_790_reg[9]),
        .I1(ap_CS_fsm_state2),
        .I2(indvars_iv1_reg_148[9]),
        .O(\indvars_iv1_reg_148[11]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv1_reg_148[11]_i_7 
       (.I0(zext_ln11_10_reg_790_reg[8]),
        .I1(ap_CS_fsm_state2),
        .I2(indvars_iv1_reg_148[8]),
        .O(\indvars_iv1_reg_148[11]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_148[13]_i_2 
       (.I0(indvars_iv1_reg_148[13]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_148[13]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_148[13]_i_3 
       (.I0(indvars_iv1_reg_148[12]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_148[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_148[3]_i_2 
       (.I0(zext_ln11_10_reg_790_reg[3]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_148[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_148[3]_i_3 
       (.I0(zext_ln11_10_reg_790_reg[2]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_148[3]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_148[3]_i_4 
       (.I0(zext_ln11_10_reg_790_reg[1]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_148[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_148[3]_i_5 
       (.I0(zext_ln11_10_reg_790_reg[0]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_148[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h06060606060606F6)) 
    \indvars_iv1_reg_148[3]_i_6 
       (.I0(zext_ln11_10_reg_790_reg[3]),
        .I1(indvars_iv1_reg_148[3]),
        .I2(ap_CS_fsm_state2),
        .I3(Q[9]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\indvars_iv1_reg_148[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h06060606060606F6)) 
    \indvars_iv1_reg_148[3]_i_7 
       (.I0(zext_ln11_10_reg_790_reg[2]),
        .I1(indvars_iv1_reg_148[2]),
        .I2(ap_CS_fsm_state2),
        .I3(Q[9]),
        .I4(Q[6]),
        .I5(Q[3]),
        .O(\indvars_iv1_reg_148[3]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv1_reg_148[3]_i_8 
       (.I0(zext_ln11_10_reg_790_reg[1]),
        .I1(indvars_iv1_reg_148[1]),
        .I2(ap_CS_fsm_state2),
        .I3(Q[6]),
        .O(\indvars_iv1_reg_148[3]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hF6)) 
    \indvars_iv1_reg_148[3]_i_9 
       (.I0(zext_ln11_10_reg_790_reg[0]),
        .I1(indvars_iv1_reg_148[0]),
        .I2(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_148[3]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_148[7]_i_2 
       (.I0(zext_ln11_10_reg_790_reg[7]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_148[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_148[7]_i_3 
       (.I0(zext_ln11_10_reg_790_reg[6]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_148[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_148[7]_i_4 
       (.I0(zext_ln11_10_reg_790_reg[5]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_148[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \indvars_iv1_reg_148[7]_i_5 
       (.I0(zext_ln11_10_reg_790_reg[4]),
        .I1(ap_CS_fsm_state2),
        .O(\indvars_iv1_reg_148[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv1_reg_148[7]_i_6 
       (.I0(zext_ln11_10_reg_790_reg[7]),
        .I1(ap_CS_fsm_state2),
        .I2(indvars_iv1_reg_148[7]),
        .O(\indvars_iv1_reg_148[7]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h12)) 
    \indvars_iv1_reg_148[7]_i_7 
       (.I0(zext_ln11_10_reg_790_reg[6]),
        .I1(ap_CS_fsm_state2),
        .I2(indvars_iv1_reg_148[6]),
        .O(\indvars_iv1_reg_148[7]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h06F6)) 
    \indvars_iv1_reg_148[7]_i_8 
       (.I0(zext_ln11_10_reg_790_reg[5]),
        .I1(indvars_iv1_reg_148[5]),
        .I2(ap_CS_fsm_state2),
        .I3(Q[6]),
        .O(\indvars_iv1_reg_148[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hF606F606F606F6F6)) 
    \indvars_iv1_reg_148[7]_i_9 
       (.I0(zext_ln11_10_reg_790_reg[4]),
        .I1(indvars_iv1_reg_148[4]),
        .I2(ap_CS_fsm_state2),
        .I3(Q[6]),
        .I4(Q[9]),
        .I5(Q[3]),
        .O(\indvars_iv1_reg_148[7]_i_9_n_5 ));
  FDRE \indvars_iv1_reg_148_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv1_reg_148_reg[3]_i_1_n_12 ),
        .Q(indvars_iv1_reg_148[0]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_148_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv1_reg_148_reg[11]_i_1_n_10 ),
        .Q(indvars_iv1_reg_148[10]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv1_reg_148_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv1_reg_148_reg[11]_i_1_n_9 ),
        .Q(indvars_iv1_reg_148[11]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv1_reg_148_reg[11]_i_1 
       (.CI(\indvars_iv1_reg_148_reg[7]_i_1_n_5 ),
        .CO({\indvars_iv1_reg_148_reg[11]_i_1_n_5 ,\indvars_iv1_reg_148_reg[11]_i_1_n_6 ,\indvars_iv1_reg_148_reg[11]_i_1_n_7 ,\indvars_iv1_reg_148_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\indvars_iv1_reg_148[11]_i_2_n_5 ,\indvars_iv1_reg_148[11]_i_3_n_5 }),
        .O({\indvars_iv1_reg_148_reg[11]_i_1_n_9 ,\indvars_iv1_reg_148_reg[11]_i_1_n_10 ,\indvars_iv1_reg_148_reg[11]_i_1_n_11 ,\indvars_iv1_reg_148_reg[11]_i_1_n_12 }),
        .S({\indvars_iv1_reg_148[11]_i_4_n_5 ,\indvars_iv1_reg_148[11]_i_5_n_5 ,\indvars_iv1_reg_148[11]_i_6_n_5 ,\indvars_iv1_reg_148[11]_i_7_n_5 }));
  FDRE \indvars_iv1_reg_148_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv1_reg_148_reg[13]_i_1_n_12 ),
        .Q(indvars_iv1_reg_148[12]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv1_reg_148_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv1_reg_148_reg[13]_i_1_n_11 ),
        .Q(indvars_iv1_reg_148[13]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv1_reg_148_reg[13]_i_1 
       (.CI(\indvars_iv1_reg_148_reg[11]_i_1_n_5 ),
        .CO({\NLW_indvars_iv1_reg_148_reg[13]_i_1_CO_UNCONNECTED [3:1],\indvars_iv1_reg_148_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvars_iv1_reg_148_reg[13]_i_1_O_UNCONNECTED [3:2],\indvars_iv1_reg_148_reg[13]_i_1_n_11 ,\indvars_iv1_reg_148_reg[13]_i_1_n_12 }),
        .S({1'b0,1'b0,\indvars_iv1_reg_148[13]_i_2_n_5 ,\indvars_iv1_reg_148[13]_i_3_n_5 }));
  FDRE \indvars_iv1_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv1_reg_148_reg[3]_i_1_n_11 ),
        .Q(indvars_iv1_reg_148[1]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_148_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv1_reg_148_reg[3]_i_1_n_10 ),
        .Q(indvars_iv1_reg_148[2]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_148_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv1_reg_148_reg[3]_i_1_n_9 ),
        .Q(indvars_iv1_reg_148[3]),
        .R(1'b0));
  CARRY4 \indvars_iv1_reg_148_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\indvars_iv1_reg_148_reg[3]_i_1_n_5 ,\indvars_iv1_reg_148_reg[3]_i_1_n_6 ,\indvars_iv1_reg_148_reg[3]_i_1_n_7 ,\indvars_iv1_reg_148_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\indvars_iv1_reg_148[3]_i_2_n_5 ,\indvars_iv1_reg_148[3]_i_3_n_5 ,\indvars_iv1_reg_148[3]_i_4_n_5 ,\indvars_iv1_reg_148[3]_i_5_n_5 }),
        .O({\indvars_iv1_reg_148_reg[3]_i_1_n_9 ,\indvars_iv1_reg_148_reg[3]_i_1_n_10 ,\indvars_iv1_reg_148_reg[3]_i_1_n_11 ,\indvars_iv1_reg_148_reg[3]_i_1_n_12 }),
        .S({\indvars_iv1_reg_148[3]_i_6_n_5 ,\indvars_iv1_reg_148[3]_i_7_n_5 ,\indvars_iv1_reg_148[3]_i_8_n_5 ,\indvars_iv1_reg_148[3]_i_9_n_5 }));
  FDRE \indvars_iv1_reg_148_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv1_reg_148_reg[7]_i_1_n_12 ),
        .Q(indvars_iv1_reg_148[4]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_148_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\indvars_iv1_reg_148_reg[7]_i_1_n_11 ),
        .Q(indvars_iv1_reg_148[5]),
        .R(1'b0));
  FDRE \indvars_iv1_reg_148_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv1_reg_148_reg[7]_i_1_n_10 ),
        .Q(indvars_iv1_reg_148[6]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv1_reg_148_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv1_reg_148_reg[7]_i_1_n_9 ),
        .Q(indvars_iv1_reg_148[7]),
        .R(ap_CS_fsm_state2));
  CARRY4 \indvars_iv1_reg_148_reg[7]_i_1 
       (.CI(\indvars_iv1_reg_148_reg[3]_i_1_n_5 ),
        .CO({\indvars_iv1_reg_148_reg[7]_i_1_n_5 ,\indvars_iv1_reg_148_reg[7]_i_1_n_6 ,\indvars_iv1_reg_148_reg[7]_i_1_n_7 ,\indvars_iv1_reg_148_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\indvars_iv1_reg_148[7]_i_2_n_5 ,\indvars_iv1_reg_148[7]_i_3_n_5 ,\indvars_iv1_reg_148[7]_i_4_n_5 ,\indvars_iv1_reg_148[7]_i_5_n_5 }),
        .O({\indvars_iv1_reg_148_reg[7]_i_1_n_9 ,\indvars_iv1_reg_148_reg[7]_i_1_n_10 ,\indvars_iv1_reg_148_reg[7]_i_1_n_11 ,\indvars_iv1_reg_148_reg[7]_i_1_n_12 }),
        .S({\indvars_iv1_reg_148[7]_i_6_n_5 ,\indvars_iv1_reg_148[7]_i_7_n_5 ,\indvars_iv1_reg_148[7]_i_8_n_5 ,\indvars_iv1_reg_148[7]_i_9_n_5 }));
  FDRE \indvars_iv1_reg_148_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv1_reg_148_reg[11]_i_1_n_12 ),
        .Q(indvars_iv1_reg_148[8]),
        .R(ap_CS_fsm_state2));
  FDRE \indvars_iv1_reg_148_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\indvars_iv1_reg_148_reg[11]_i_1_n_11 ),
        .Q(indvars_iv1_reg_148[9]),
        .R(ap_CS_fsm_state2));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0F66)) 
    \indvars_iv2_reg_128[0]_i_1 
       (.I0(indvars_iv2_reg_128_reg[0]),
        .I1(add_ln11_13_reg_779[0]),
        .I2(empty_39_reg_711[0]),
        .I3(ap_CS_fsm_state2),
        .O(p_0_in__1[0]));
  LUT6 #(
    .INIT(64'h7447474747747474)) 
    \indvars_iv2_reg_128[1]_i_1 
       (.I0(empty_38_fu_401_p2[1]),
        .I1(ap_CS_fsm_state2),
        .I2(add_ln11_13_reg_779[1]),
        .I3(add_ln11_13_reg_779[0]),
        .I4(indvars_iv2_reg_128_reg[0]),
        .I5(indvars_iv2_reg_128_reg[1]),
        .O(p_0_in__1[1]));
  LUT6 #(
    .INIT(64'h1111F00F11110FF0)) 
    \indvars_iv2_reg_128[2]_i_1 
       (.I0(empty_39_reg_711[1]),
        .I1(empty_39_reg_711[0]),
        .I2(indvars_iv2_reg_128_reg[2]),
        .I3(add_ln11_13_reg_779[2]),
        .I4(ap_CS_fsm_state2),
        .I5(\indvars_iv2_reg_128[2]_i_2_n_5 ),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \indvars_iv2_reg_128[2]_i_2 
       (.I0(add_ln11_13_reg_779[1]),
        .I1(indvars_iv2_reg_128_reg[1]),
        .I2(indvars_iv2_reg_128_reg[0]),
        .I3(add_ln11_13_reg_779[0]),
        .O(\indvars_iv2_reg_128[2]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hB88B8BB8)) 
    \indvars_iv2_reg_128[3]_i_1 
       (.I0(\p_cast8_reg_743[3]_i_1_n_5 ),
        .I1(ap_CS_fsm_state2),
        .I2(add_ln11_13_reg_779[3]),
        .I3(indvars_iv2_reg_128_reg[3]),
        .I4(\indvars_iv2_reg_128[3]_i_2_n_5 ),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'hEEE8E888E888E888)) 
    \indvars_iv2_reg_128[3]_i_2 
       (.I0(add_ln11_13_reg_779[2]),
        .I1(indvars_iv2_reg_128_reg[2]),
        .I2(add_ln11_13_reg_779[1]),
        .I3(indvars_iv2_reg_128_reg[1]),
        .I4(indvars_iv2_reg_128_reg[0]),
        .I5(add_ln11_13_reg_779[0]),
        .O(\indvars_iv2_reg_128[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAAC3AA3C)) 
    \indvars_iv2_reg_128[4]_i_1 
       (.I0(\p_cast8_reg_743[4]_i_1_n_5 ),
        .I1(indvars_iv2_reg_128_reg[4]),
        .I2(add_ln11_13_reg_779[4]),
        .I3(ap_CS_fsm_state2),
        .I4(\indvars_iv2_reg_128[4]_i_2_n_5 ),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \indvars_iv2_reg_128[4]_i_2 
       (.I0(add_ln11_13_reg_779[3]),
        .I1(indvars_iv2_reg_128_reg[3]),
        .I2(\indvars_iv2_reg_128[3]_i_2_n_5 ),
        .O(\indvars_iv2_reg_128[4]_i_2_n_5 ));
  FDRE \indvars_iv2_reg_128_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__1[0]),
        .Q(indvars_iv2_reg_128_reg[0]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_128_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__1[1]),
        .Q(indvars_iv2_reg_128_reg[1]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_128_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__1[2]),
        .Q(indvars_iv2_reg_128_reg[2]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_128_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__1[3]),
        .Q(indvars_iv2_reg_128_reg[3]),
        .R(1'b0));
  FDRE \indvars_iv2_reg_128_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__1[4]),
        .Q(indvars_iv2_reg_128_reg[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF606)) 
    \indvars_iv_reg_138[0]_i_1 
       (.I0(indvars_iv_reg_138_reg[0]),
        .I1(add_ln11_13_reg_779[0]),
        .I2(ap_CS_fsm_state2),
        .I3(trunc_ln11_1_reg_706[0]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h66660FF06666F00F)) 
    \indvars_iv_reg_138[1]_i_1 
       (.I0(empty_39_reg_711[0]),
        .I1(trunc_ln11_1_reg_706[1]),
        .I2(indvars_iv_reg_138_reg[1]),
        .I3(add_ln11_13_reg_779[1]),
        .I4(ap_CS_fsm_state2),
        .I5(\indvars_iv_reg_138[1]_i_2_n_5 ),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \indvars_iv_reg_138[1]_i_2 
       (.I0(add_ln11_13_reg_779[0]),
        .I1(indvars_iv_reg_138_reg[0]),
        .O(\indvars_iv_reg_138[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAAC3AA3C)) 
    \indvars_iv_reg_138[2]_i_1 
       (.I0(data[2]),
        .I1(indvars_iv_reg_138_reg[2]),
        .I2(add_ln11_13_reg_779[2]),
        .I3(ap_CS_fsm_state2),
        .I4(\indvars_iv_reg_138[2]_i_2_n_5 ),
        .O(p_0_in__0[2]));
  LUT4 #(
    .INIT(16'hE888)) 
    \indvars_iv_reg_138[2]_i_2 
       (.I0(add_ln11_13_reg_779[1]),
        .I1(indvars_iv_reg_138_reg[1]),
        .I2(indvars_iv_reg_138_reg[0]),
        .I3(add_ln11_13_reg_779[0]),
        .O(\indvars_iv_reg_138[2]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'hAAC3AA3C)) 
    \indvars_iv_reg_138[3]_i_1 
       (.I0(data[3]),
        .I1(indvars_iv_reg_138_reg[3]),
        .I2(add_ln11_13_reg_779[3]),
        .I3(ap_CS_fsm_state2),
        .I4(\indvars_iv_reg_138[3]_i_2_n_5 ),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'hEEE8E888E888E888)) 
    \indvars_iv_reg_138[3]_i_2 
       (.I0(add_ln11_13_reg_779[2]),
        .I1(indvars_iv_reg_138_reg[2]),
        .I2(add_ln11_13_reg_779[1]),
        .I3(indvars_iv_reg_138_reg[1]),
        .I4(indvars_iv_reg_138_reg[0]),
        .I5(add_ln11_13_reg_779[0]),
        .O(\indvars_iv_reg_138[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hAAC3AA3C)) 
    \indvars_iv_reg_138[4]_i_1 
       (.I0(data[4]),
        .I1(indvars_iv_reg_138_reg[4]),
        .I2(add_ln11_13_reg_779[4]),
        .I3(ap_CS_fsm_state2),
        .I4(\indvars_iv_reg_138[4]_i_2_n_5 ),
        .O(p_0_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \indvars_iv_reg_138[4]_i_2 
       (.I0(add_ln11_13_reg_779[3]),
        .I1(indvars_iv_reg_138_reg[3]),
        .I2(\indvars_iv_reg_138[3]_i_2_n_5 ),
        .O(\indvars_iv_reg_138[4]_i_2_n_5 ));
  FDRE \indvars_iv_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__0[0]),
        .Q(indvars_iv_reg_138_reg[0]),
        .R(1'b0));
  FDRE \indvars_iv_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__0[1]),
        .Q(indvars_iv_reg_138_reg[1]),
        .R(1'b0));
  FDRE \indvars_iv_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__0[2]),
        .Q(indvars_iv_reg_138_reg[2]),
        .R(1'b0));
  FDRE \indvars_iv_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__0[3]),
        .Q(indvars_iv_reg_138_reg[3]),
        .R(1'b0));
  FDRE \indvars_iv_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_0_in__0[4]),
        .Q(indvars_iv_reg_138_reg[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \mul_ln11_1_reg_695[11]_i_3 
       (.I0(Q[9]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(\mul_ln11_1_reg_695_reg[11]_i_2_n_8 ),
        .O(\mul_ln11_1_reg_695[11]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \mul_ln11_1_reg_695[11]_i_5 
       (.I0(Q[9]),
        .I1(Q[6]),
        .I2(Q[3]),
        .O(\mul_ln11_1_reg_695[11]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \mul_ln11_1_reg_695[11]_i_6 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[9]),
        .O(\mul_ln11_1_reg_695[11]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \mul_ln11_1_reg_695[11]_i_7 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[9]),
        .O(\mul_ln11_1_reg_695[11]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln11_1_reg_695[5]_i_2 
       (.I0(\mul_ln11_1_reg_695_reg[11]_i_4_n_11 ),
        .O(\mul_ln11_1_reg_695[5]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mul_ln11_1_reg_695[5]_i_3 
       (.I0(\mul_ln11_1_reg_695_reg[11]_i_4_n_12 ),
        .O(\mul_ln11_1_reg_695[5]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln11_1_reg_695[5]_i_4 
       (.I0(\mul_ln11_1_reg_695_reg[11]_i_4_n_11 ),
        .O(\mul_ln11_1_reg_695[5]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln11_1_reg_695[5]_i_5 
       (.I0(\mul_ln11_1_reg_695_reg[11]_i_4_n_12 ),
        .I1(Q[6]),
        .O(\mul_ln11_1_reg_695[5]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln11_1_reg_695[5]_i_6 
       (.I0(\trunc_ln11_1_reg_706_reg[0]_i_1_n_9 ),
        .I1(Q[6]),
        .O(\mul_ln11_1_reg_695[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \mul_ln11_1_reg_695[6]_i_2 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(\mul_ln11_1_reg_695_reg[11]_i_2_n_8 ),
        .O(\mul_ln11_1_reg_695[6]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h5556)) 
    \mul_ln11_1_reg_695[6]_i_3 
       (.I0(\mul_ln11_1_reg_695_reg[11]_i_2_n_8 ),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[3]),
        .O(\mul_ln11_1_reg_695[6]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h00AB)) 
    \mul_ln11_1_reg_695[6]_i_4 
       (.I0(\mul_ln11_1_reg_695_reg[11]_i_4_n_10 ),
        .I1(Q[3]),
        .I2(Q[9]),
        .I3(Q[6]),
        .O(\mul_ln11_1_reg_695[6]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \mul_ln11_1_reg_695[6]_i_5 
       (.I0(\mul_ln11_1_reg_695_reg[11]_i_4_n_11 ),
        .O(\mul_ln11_1_reg_695[6]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h5554)) 
    \mul_ln11_1_reg_695[6]_i_6 
       (.I0(\mul_ln11_1_reg_695_reg[11]_i_2_n_8 ),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[3]),
        .O(\mul_ln11_1_reg_695[6]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h55995595)) 
    \mul_ln11_1_reg_695[6]_i_7 
       (.I0(\mul_ln11_1_reg_695_reg[11]_i_2_n_8 ),
        .I1(\mul_ln11_1_reg_695_reg[11]_i_4_n_9 ),
        .I2(Q[3]),
        .I3(Q[6]),
        .I4(Q[9]),
        .O(\mul_ln11_1_reg_695[6]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hEEEC1113)) 
    \mul_ln11_1_reg_695[6]_i_8 
       (.I0(\mul_ln11_1_reg_695_reg[11]_i_4_n_10 ),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(Q[3]),
        .I4(\mul_ln11_1_reg_695_reg[11]_i_4_n_9 ),
        .O(\mul_ln11_1_reg_695[6]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h6665999A)) 
    \mul_ln11_1_reg_695[6]_i_9 
       (.I0(\mul_ln11_1_reg_695_reg[11]_i_4_n_11 ),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(Q[3]),
        .I4(\mul_ln11_1_reg_695_reg[11]_i_4_n_10 ),
        .O(\mul_ln11_1_reg_695[6]_i_9_n_5 ));
  FDRE \mul_ln11_1_reg_695_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(trunc_ln11_1_fu_350_p1[10]),
        .Q(mul_ln11_1_reg_695[10]),
        .R(1'b0));
  FDRE \mul_ln11_1_reg_695_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(trunc_ln11_1_fu_350_p1[11]),
        .Q(mul_ln11_1_reg_695[11]),
        .R(1'b0));
  CARRY4 \mul_ln11_1_reg_695_reg[11]_i_1 
       (.CI(\mul_ln11_1_reg_695_reg[6]_i_1_n_5 ),
        .CO({\NLW_mul_ln11_1_reg_695_reg[11]_i_1_CO_UNCONNECTED [3:1],\mul_ln11_1_reg_695_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\mul_ln11_1_reg_695_reg[11]_i_2_n_8 }),
        .O({\NLW_mul_ln11_1_reg_695_reg[11]_i_1_O_UNCONNECTED [3:2],trunc_ln11_1_fu_350_p1[11:10]}),
        .S({1'b0,1'b0,1'b1,\mul_ln11_1_reg_695[11]_i_3_n_5 }));
  CARRY4 \mul_ln11_1_reg_695_reg[11]_i_2 
       (.CI(\mul_ln11_1_reg_695_reg[11]_i_4_n_5 ),
        .CO({\NLW_mul_ln11_1_reg_695_reg[11]_i_2_CO_UNCONNECTED [3:1],\mul_ln11_1_reg_695_reg[11]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_mul_ln11_1_reg_695_reg[11]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \mul_ln11_1_reg_695_reg[11]_i_4 
       (.CI(\trunc_ln11_1_reg_706_reg[0]_i_1_n_5 ),
        .CO({\mul_ln11_1_reg_695_reg[11]_i_4_n_5 ,\mul_ln11_1_reg_695_reg[11]_i_4_n_6 ,\mul_ln11_1_reg_695_reg[11]_i_4_n_7 ,\mul_ln11_1_reg_695_reg[11]_i_4_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln11_1_reg_695[11]_i_5_n_5 ,1'b1,1'b0,1'b0}),
        .O({\mul_ln11_1_reg_695_reg[11]_i_4_n_9 ,\mul_ln11_1_reg_695_reg[11]_i_4_n_10 ,\mul_ln11_1_reg_695_reg[11]_i_4_n_11 ,\mul_ln11_1_reg_695_reg[11]_i_4_n_12 }),
        .S({\mul_ln11_1_reg_695[11]_i_6_n_5 ,1'b0,\mul_ln11_1_reg_695[11]_i_7_n_5 ,1'b0}));
  FDRE \mul_ln11_1_reg_695_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(trunc_ln11_1_fu_350_p1[5]),
        .Q(mul_ln11_1_reg_695[5]),
        .R(1'b0));
  CARRY4 \mul_ln11_1_reg_695_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln11_1_reg_695_reg[5]_i_1_n_5 ,\mul_ln11_1_reg_695_reg[5]_i_1_n_6 ,\mul_ln11_1_reg_695_reg[5]_i_1_n_7 ,\mul_ln11_1_reg_695_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln11_1_reg_695[5]_i_2_n_5 ,\mul_ln11_1_reg_695[5]_i_3_n_5 ,\trunc_ln11_1_reg_706_reg[0]_i_1_n_9 ,1'b0}),
        .O(trunc_ln11_1_fu_350_p1[5:2]),
        .S({\mul_ln11_1_reg_695[5]_i_4_n_5 ,\mul_ln11_1_reg_695[5]_i_5_n_5 ,\mul_ln11_1_reg_695[5]_i_6_n_5 ,\trunc_ln11_1_reg_706_reg[0]_i_1_n_10 }));
  FDRE \mul_ln11_1_reg_695_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(trunc_ln11_1_fu_350_p1[6]),
        .Q(mul_ln11_1_reg_695[6]),
        .R(1'b0));
  CARRY4 \mul_ln11_1_reg_695_reg[6]_i_1 
       (.CI(\mul_ln11_1_reg_695_reg[5]_i_1_n_5 ),
        .CO({\mul_ln11_1_reg_695_reg[6]_i_1_n_5 ,\mul_ln11_1_reg_695_reg[6]_i_1_n_6 ,\mul_ln11_1_reg_695_reg[6]_i_1_n_7 ,\mul_ln11_1_reg_695_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln11_1_reg_695[6]_i_2_n_5 ,\mul_ln11_1_reg_695[6]_i_3_n_5 ,\mul_ln11_1_reg_695[6]_i_4_n_5 ,\mul_ln11_1_reg_695[6]_i_5_n_5 }),
        .O(trunc_ln11_1_fu_350_p1[9:6]),
        .S({\mul_ln11_1_reg_695[6]_i_6_n_5 ,\mul_ln11_1_reg_695[6]_i_7_n_5 ,\mul_ln11_1_reg_695[6]_i_8_n_5 ,\mul_ln11_1_reg_695[6]_i_9_n_5 }));
  FDRE \mul_ln11_1_reg_695_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(trunc_ln11_1_fu_350_p1[7]),
        .Q(mul_ln11_1_reg_695[7]),
        .R(1'b0));
  FDRE \mul_ln11_1_reg_695_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(trunc_ln11_1_fu_350_p1[8]),
        .Q(mul_ln11_1_reg_695[8]),
        .R(1'b0));
  FDRE \mul_ln11_1_reg_695_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(trunc_ln11_1_fu_350_p1[9]),
        .Q(mul_ln11_1_reg_695[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    \mul_ln11_reg_728[10]_i_11 
       (.I0(empty_39_reg_711[4]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(Q[9]),
        .O(\mul_ln11_reg_728[10]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mul_ln11_reg_728[10]_i_12 
       (.I0(empty_39_reg_711[3]),
        .I1(empty_39_reg_711[4]),
        .I2(Q[6]),
        .O(\mul_ln11_reg_728[10]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \mul_ln11_reg_728[10]_i_13 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(empty_39_reg_711[3]),
        .I4(empty_39_reg_711[4]),
        .O(\mul_ln11_reg_728[10]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h00054444)) 
    \mul_ln11_reg_728[10]_i_14 
       (.I0(Q[6]),
        .I1(empty_39_reg_711[4]),
        .I2(Q[3]),
        .I3(Q[9]),
        .I4(empty_39_reg_711[3]),
        .O(\mul_ln11_reg_728[10]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln11_reg_728[10]_i_2 
       (.I0(\mul_ln11_reg_728_reg[10]_i_10_n_6 ),
        .I1(\mul_ln11_reg_728_reg[13]_i_2_n_8 ),
        .O(\mul_ln11_reg_728[10]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln11_reg_728[10]_i_3 
       (.I0(\mul_ln11_reg_728_reg[10]_i_10_n_11 ),
        .I1(\mul_ln11_reg_728_reg[13]_i_2_n_8 ),
        .O(\mul_ln11_reg_728[10]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln11_reg_728[10]_i_4 
       (.I0(\mul_ln11_reg_728_reg[10]_i_10_n_12 ),
        .I1(\mul_ln11_reg_728_reg[6]_i_3_n_9 ),
        .O(\mul_ln11_reg_728[10]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln11_reg_728[10]_i_5 
       (.I0(\mul_ln11_reg_728_reg[6]_i_3_n_9 ),
        .I1(\mul_ln11_reg_728_reg[10]_i_10_n_12 ),
        .O(\mul_ln11_reg_728[10]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mul_ln11_reg_728[10]_i_6 
       (.I0(\mul_ln11_reg_728_reg[10]_i_10_n_6 ),
        .I1(\mul_ln11_reg_728_reg[13]_i_2_n_8 ),
        .O(\mul_ln11_reg_728[10]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \mul_ln11_reg_728[10]_i_7 
       (.I0(\mul_ln11_reg_728_reg[10]_i_10_n_11 ),
        .I1(\mul_ln11_reg_728_reg[13]_i_2_n_8 ),
        .I2(\mul_ln11_reg_728_reg[10]_i_10_n_6 ),
        .O(\mul_ln11_reg_728[10]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \mul_ln11_reg_728[10]_i_8 
       (.I0(\mul_ln11_reg_728_reg[6]_i_3_n_9 ),
        .I1(\mul_ln11_reg_728_reg[10]_i_10_n_12 ),
        .I2(\mul_ln11_reg_728_reg[13]_i_2_n_8 ),
        .I3(\mul_ln11_reg_728_reg[10]_i_10_n_11 ),
        .O(\mul_ln11_reg_728[10]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \mul_ln11_reg_728[10]_i_9 
       (.I0(\mul_ln11_reg_728_reg[10]_i_10_n_12 ),
        .I1(\mul_ln11_reg_728_reg[6]_i_3_n_9 ),
        .I2(\mul_ln11_reg_728_reg[6]_i_3_n_10 ),
        .I3(\mul_ln11_reg_728_reg[3]_i_2_n_9 ),
        .O(\mul_ln11_reg_728[10]_i_9_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln11_reg_728[13]_i_3 
       (.I0(\mul_ln11_reg_728_reg[13]_i_2_n_8 ),
        .O(\mul_ln11_reg_728[13]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln11_reg_728[13]_i_4 
       (.I0(\mul_ln11_reg_728_reg[13]_i_2_n_8 ),
        .O(\mul_ln11_reg_728[13]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln11_reg_728[13]_i_5 
       (.I0(\mul_ln11_reg_728_reg[13]_i_2_n_8 ),
        .O(\mul_ln11_reg_728[13]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h0E01F1FE)) 
    \mul_ln11_reg_728[2]_i_2 
       (.I0(Q[3]),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(empty_39_reg_711[0]),
        .I4(empty_39_reg_711[1]),
        .O(\mul_ln11_reg_728[2]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \mul_ln11_reg_728[2]_i_3 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(empty_39_reg_711[0]),
        .O(\mul_ln11_reg_728[2]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFF99FF96)) 
    \mul_ln11_reg_728[2]_i_4 
       (.I0(empty_39_reg_711[0]),
        .I1(empty_39_reg_711[1]),
        .I2(Q[9]),
        .I3(Q[6]),
        .I4(Q[3]),
        .O(\mul_ln11_reg_728[2]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hAB5554AA)) 
    \mul_ln11_reg_728[2]_i_5 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[9]),
        .I3(empty_39_reg_711[1]),
        .I4(empty_39_reg_711[0]),
        .O(\mul_ln11_reg_728[2]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h55AAA8A8)) 
    \mul_ln11_reg_728[2]_i_6 
       (.I0(empty_39_reg_711[0]),
        .I1(Q[9]),
        .I2(Q[3]),
        .I3(empty_39_reg_711[1]),
        .I4(Q[6]),
        .O(\mul_ln11_reg_728[2]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln11_reg_728[2]_i_7 
       (.I0(Q[6]),
        .I1(empty_39_reg_711[0]),
        .O(\mul_ln11_reg_728[2]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln11_reg_728[3]_i_1 
       (.I0(\mul_ln11_reg_728_reg[2]_i_1_n_9 ),
        .I1(\mul_ln11_reg_728_reg[3]_i_2_n_12 ),
        .O(mul_ln11_fu_371_p2[3]));
  LUT3 #(
    .INIT(8'hD2)) 
    \mul_ln11_reg_728[3]_i_3 
       (.I0(empty_39_reg_711[3]),
        .I1(Q[6]),
        .I2(empty_39_reg_711[4]),
        .O(\mul_ln11_reg_728[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFE00)) 
    \mul_ln11_reg_728[3]_i_4 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(empty_39_reg_711[3]),
        .O(\mul_ln11_reg_728[3]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mul_ln11_reg_728[3]_i_5 
       (.I0(empty_39_reg_711[3]),
        .I1(Q[6]),
        .I2(empty_39_reg_711[4]),
        .O(\mul_ln11_reg_728[3]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \mul_ln11_reg_728[3]_i_6 
       (.I0(empty_39_reg_711[4]),
        .I1(Q[9]),
        .I2(Q[6]),
        .I3(Q[3]),
        .I4(empty_39_reg_711[3]),
        .O(\mul_ln11_reg_728[3]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h55AAA8A8)) 
    \mul_ln11_reg_728[3]_i_7 
       (.I0(empty_39_reg_711[3]),
        .I1(Q[9]),
        .I2(Q[3]),
        .I3(empty_39_reg_711[4]),
        .I4(Q[6]),
        .O(\mul_ln11_reg_728[3]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mul_ln11_reg_728[3]_i_8 
       (.I0(Q[6]),
        .I1(empty_39_reg_711[3]),
        .O(\mul_ln11_reg_728[3]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \mul_ln11_reg_728[6]_i_10 
       (.I0(empty_39_reg_711[1]),
        .I1(Q[9]),
        .I2(Q[3]),
        .I3(Q[6]),
        .O(\mul_ln11_reg_728[6]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hFF32FE00)) 
    \mul_ln11_reg_728[6]_i_11 
       (.I0(Q[9]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(empty_39_reg_711[1]),
        .I4(empty_39_reg_711[0]),
        .O(\mul_ln11_reg_728[6]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \mul_ln11_reg_728[6]_i_13 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(empty_39_reg_711[1]),
        .O(\mul_ln11_reg_728[6]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h01013233)) 
    \mul_ln11_reg_728[6]_i_14 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(empty_39_reg_711[0]),
        .I4(empty_39_reg_711[1]),
        .O(\mul_ln11_reg_728[6]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h55BB55B1)) 
    \mul_ln11_reg_728[6]_i_15 
       (.I0(empty_39_reg_711[1]),
        .I1(empty_39_reg_711[0]),
        .I2(Q[9]),
        .I3(Q[6]),
        .I4(Q[3]),
        .O(\mul_ln11_reg_728[6]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln11_reg_728[6]_i_2 
       (.I0(\mul_ln11_reg_728_reg[6]_i_3_n_10 ),
        .I1(\mul_ln11_reg_728_reg[3]_i_2_n_9 ),
        .O(\mul_ln11_reg_728[6]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln11_reg_728[6]_i_4 
       (.I0(\mul_ln11_reg_728_reg[6]_i_3_n_10 ),
        .I1(\mul_ln11_reg_728_reg[3]_i_2_n_9 ),
        .O(\mul_ln11_reg_728[6]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln11_reg_728[6]_i_5 
       (.I0(\mul_ln11_reg_728_reg[6]_i_3_n_11 ),
        .I1(\mul_ln11_reg_728_reg[3]_i_2_n_10 ),
        .O(\mul_ln11_reg_728[6]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln11_reg_728[6]_i_6 
       (.I0(\mul_ln11_reg_728_reg[6]_i_3_n_12 ),
        .I1(\mul_ln11_reg_728_reg[3]_i_2_n_11 ),
        .O(\mul_ln11_reg_728[6]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln11_reg_728[6]_i_7 
       (.I0(\mul_ln11_reg_728_reg[2]_i_1_n_9 ),
        .I1(\mul_ln11_reg_728_reg[3]_i_2_n_12 ),
        .O(\mul_ln11_reg_728[6]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \mul_ln11_reg_728[6]_i_9 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[9]),
        .I3(empty_39_reg_711[1]),
        .O(\mul_ln11_reg_728[6]_i_9_n_5 ));
  FDRE \mul_ln11_reg_728_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_371_p2[0]),
        .Q(mul_ln11_reg_728[0]),
        .R(1'b0));
  FDRE \mul_ln11_reg_728_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_371_p2[10]),
        .Q(mul_ln11_reg_728[10]),
        .R(1'b0));
  CARRY4 \mul_ln11_reg_728_reg[10]_i_1 
       (.CI(\mul_ln11_reg_728_reg[6]_i_1_n_5 ),
        .CO({\mul_ln11_reg_728_reg[10]_i_1_n_5 ,\mul_ln11_reg_728_reg[10]_i_1_n_6 ,\mul_ln11_reg_728_reg[10]_i_1_n_7 ,\mul_ln11_reg_728_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln11_reg_728[10]_i_2_n_5 ,\mul_ln11_reg_728[10]_i_3_n_5 ,\mul_ln11_reg_728[10]_i_4_n_5 ,\mul_ln11_reg_728[10]_i_5_n_5 }),
        .O(mul_ln11_fu_371_p2[10:7]),
        .S({\mul_ln11_reg_728[10]_i_6_n_5 ,\mul_ln11_reg_728[10]_i_7_n_5 ,\mul_ln11_reg_728[10]_i_8_n_5 ,\mul_ln11_reg_728[10]_i_9_n_5 }));
  CARRY4 \mul_ln11_reg_728_reg[10]_i_10 
       (.CI(\mul_ln11_reg_728_reg[3]_i_2_n_5 ),
        .CO({\NLW_mul_ln11_reg_728_reg[10]_i_10_CO_UNCONNECTED [3],\mul_ln11_reg_728_reg[10]_i_10_n_6 ,\NLW_mul_ln11_reg_728_reg[10]_i_10_CO_UNCONNECTED [1],\mul_ln11_reg_728_reg[10]_i_10_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln11_reg_728[10]_i_11_n_5 ,\mul_ln11_reg_728[10]_i_12_n_5 }),
        .O({\NLW_mul_ln11_reg_728_reg[10]_i_10_O_UNCONNECTED [3:2],\mul_ln11_reg_728_reg[10]_i_10_n_11 ,\mul_ln11_reg_728_reg[10]_i_10_n_12 }),
        .S({1'b0,1'b1,\mul_ln11_reg_728[10]_i_13_n_5 ,\mul_ln11_reg_728[10]_i_14_n_5 }));
  FDRE \mul_ln11_reg_728_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_371_p2[11]),
        .Q(mul_ln11_reg_728[11]),
        .R(1'b0));
  FDRE \mul_ln11_reg_728_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_371_p2[12]),
        .Q(mul_ln11_reg_728[12]),
        .R(1'b0));
  FDRE \mul_ln11_reg_728_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_371_p2[13]),
        .Q(mul_ln11_reg_728[13]),
        .R(1'b0));
  CARRY4 \mul_ln11_reg_728_reg[13]_i_1 
       (.CI(\mul_ln11_reg_728_reg[10]_i_1_n_5 ),
        .CO({\NLW_mul_ln11_reg_728_reg[13]_i_1_CO_UNCONNECTED [3:2],\mul_ln11_reg_728_reg[13]_i_1_n_7 ,\mul_ln11_reg_728_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\mul_ln11_reg_728_reg[13]_i_2_n_8 ,\mul_ln11_reg_728[13]_i_3_n_5 }),
        .O({\NLW_mul_ln11_reg_728_reg[13]_i_1_O_UNCONNECTED [3],mul_ln11_fu_371_p2[13:11]}),
        .S({1'b0,1'b1,\mul_ln11_reg_728[13]_i_4_n_5 ,\mul_ln11_reg_728[13]_i_5_n_5 }));
  CARRY4 \mul_ln11_reg_728_reg[13]_i_2 
       (.CI(\mul_ln11_reg_728_reg[6]_i_3_n_5 ),
        .CO({\NLW_mul_ln11_reg_728_reg[13]_i_2_CO_UNCONNECTED [3:1],\mul_ln11_reg_728_reg[13]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_mul_ln11_reg_728_reg[13]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \mul_ln11_reg_728_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_371_p2[1]),
        .Q(mul_ln11_reg_728[1]),
        .R(1'b0));
  FDRE \mul_ln11_reg_728_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_371_p2[2]),
        .Q(mul_ln11_reg_728[2]),
        .R(1'b0));
  CARRY4 \mul_ln11_reg_728_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln11_reg_728_reg[2]_i_1_n_5 ,\mul_ln11_reg_728_reg[2]_i_1_n_6 ,\mul_ln11_reg_728_reg[2]_i_1_n_7 ,\mul_ln11_reg_728_reg[2]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln11_reg_728[2]_i_2_n_5 ,empty_39_reg_711[0],\mul_ln11_reg_728[2]_i_3_n_5 ,1'b0}),
        .O({\mul_ln11_reg_728_reg[2]_i_1_n_9 ,mul_ln11_fu_371_p2[2:0]}),
        .S({\mul_ln11_reg_728[2]_i_4_n_5 ,\mul_ln11_reg_728[2]_i_5_n_5 ,\mul_ln11_reg_728[2]_i_6_n_5 ,\mul_ln11_reg_728[2]_i_7_n_5 }));
  FDRE \mul_ln11_reg_728_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_371_p2[3]),
        .Q(mul_ln11_reg_728[3]),
        .R(1'b0));
  CARRY4 \mul_ln11_reg_728_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\mul_ln11_reg_728_reg[3]_i_2_n_5 ,\mul_ln11_reg_728_reg[3]_i_2_n_6 ,\mul_ln11_reg_728_reg[3]_i_2_n_7 ,\mul_ln11_reg_728_reg[3]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln11_reg_728[3]_i_3_n_5 ,empty_39_reg_711[3],\mul_ln11_reg_728[3]_i_4_n_5 ,1'b0}),
        .O({\mul_ln11_reg_728_reg[3]_i_2_n_9 ,\mul_ln11_reg_728_reg[3]_i_2_n_10 ,\mul_ln11_reg_728_reg[3]_i_2_n_11 ,\mul_ln11_reg_728_reg[3]_i_2_n_12 }),
        .S({\mul_ln11_reg_728[3]_i_5_n_5 ,\mul_ln11_reg_728[3]_i_6_n_5 ,\mul_ln11_reg_728[3]_i_7_n_5 ,\mul_ln11_reg_728[3]_i_8_n_5 }));
  FDRE \mul_ln11_reg_728_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_371_p2[4]),
        .Q(mul_ln11_reg_728[4]),
        .R(1'b0));
  FDRE \mul_ln11_reg_728_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_371_p2[5]),
        .Q(mul_ln11_reg_728[5]),
        .R(1'b0));
  FDRE \mul_ln11_reg_728_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_371_p2[6]),
        .Q(mul_ln11_reg_728[6]),
        .R(1'b0));
  CARRY4 \mul_ln11_reg_728_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln11_reg_728_reg[6]_i_1_n_5 ,\mul_ln11_reg_728_reg[6]_i_1_n_6 ,\mul_ln11_reg_728_reg[6]_i_1_n_7 ,\mul_ln11_reg_728_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\mul_ln11_reg_728[6]_i_2_n_5 ,\mul_ln11_reg_728_reg[6]_i_3_n_11 ,\mul_ln11_reg_728_reg[6]_i_3_n_12 ,\mul_ln11_reg_728_reg[2]_i_1_n_9 }),
        .O({mul_ln11_fu_371_p2[6:4],\NLW_mul_ln11_reg_728_reg[6]_i_1_O_UNCONNECTED [0]}),
        .S({\mul_ln11_reg_728[6]_i_4_n_5 ,\mul_ln11_reg_728[6]_i_5_n_5 ,\mul_ln11_reg_728[6]_i_6_n_5 ,\mul_ln11_reg_728[6]_i_7_n_5 }));
  CARRY4 \mul_ln11_reg_728_reg[6]_i_3 
       (.CI(\mul_ln11_reg_728_reg[2]_i_1_n_5 ),
        .CO({\mul_ln11_reg_728_reg[6]_i_3_n_5 ,\mul_ln11_reg_728_reg[6]_i_3_n_6 ,\mul_ln11_reg_728_reg[6]_i_3_n_7 ,\mul_ln11_reg_728_reg[6]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({DI,\mul_ln11_reg_728[6]_i_9_n_5 ,\mul_ln11_reg_728[6]_i_10_n_5 ,\mul_ln11_reg_728[6]_i_11_n_5 }),
        .O({\mul_ln11_reg_728_reg[6]_i_3_n_9 ,\mul_ln11_reg_728_reg[6]_i_3_n_10 ,\mul_ln11_reg_728_reg[6]_i_3_n_11 ,\mul_ln11_reg_728_reg[6]_i_3_n_12 }),
        .S({S,\mul_ln11_reg_728[6]_i_13_n_5 ,\mul_ln11_reg_728[6]_i_14_n_5 ,\mul_ln11_reg_728[6]_i_15_n_5 }));
  FDRE \mul_ln11_reg_728_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_371_p2[7]),
        .Q(mul_ln11_reg_728[7]),
        .R(1'b0));
  FDRE \mul_ln11_reg_728_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_371_p2[8]),
        .Q(mul_ln11_reg_728[8]),
        .R(1'b0));
  FDRE \mul_ln11_reg_728_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_fu_371_p2[9]),
        .Q(mul_ln11_reg_728[9]),
        .R(1'b0));
  FDRE \o_count_0_reg_178_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln17_2_reg_835[0]),
        .Q(o_count_0_reg_178[0]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_178_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln17_2_reg_835[10]),
        .Q(o_count_0_reg_178[10]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_178_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln17_2_reg_835[11]),
        .Q(o_count_0_reg_178[11]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_178_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln17_2_reg_835[12]),
        .Q(o_count_0_reg_178[12]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_178_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln17_2_reg_835[13]),
        .Q(o_count_0_reg_178[13]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_178_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln17_2_reg_835[1]),
        .Q(o_count_0_reg_178[1]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_178_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln17_2_reg_835[2]),
        .Q(o_count_0_reg_178[2]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_178_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln17_2_reg_835[3]),
        .Q(o_count_0_reg_178[3]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_178_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln17_2_reg_835[4]),
        .Q(o_count_0_reg_178[4]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_178_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln17_2_reg_835[5]),
        .Q(o_count_0_reg_178[5]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_178_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln17_2_reg_835[6]),
        .Q(o_count_0_reg_178[6]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_178_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln17_2_reg_835[7]),
        .Q(o_count_0_reg_178[7]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_178_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln17_2_reg_835[8]),
        .Q(o_count_0_reg_178[8]),
        .R(ap_CS_fsm_state2));
  FDRE \o_count_0_reg_178_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln17_2_reg_835[9]),
        .Q(o_count_0_reg_178[9]),
        .R(ap_CS_fsm_state2));
  LUT2 #(
    .INIT(4'hE)) 
    \o_count_1_reg_213[0]_i_1 
       (.I0(\o_count_1_reg_213[0]_i_3_n_5 ),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .O(\o_count_1_reg_213[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h28AAAA28AAAAAAAA)) 
    \o_count_1_reg_213[0]_i_3 
       (.I0(ap_CS_fsm_state4),
        .I1(o_count_1_reg_213_reg[4]),
        .I2(indvars_iv2_reg_128_reg[4]),
        .I3(o_count_1_reg_213_reg[0]),
        .I4(indvars_iv2_reg_128_reg[0]),
        .I5(\height_0_reg_267[4]_i_3_n_5 ),
        .O(\o_count_1_reg_213[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_213[0]_i_4 
       (.I0(o_count_0_reg_178[0]),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .I2(o_count_1_reg_213_reg[0]),
        .O(\o_count_1_reg_213[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_213[0]_i_5 
       (.I0(o_count_0_reg_178[3]),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .I2(o_count_1_reg_213_reg[3]),
        .O(\o_count_1_reg_213[0]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_213[0]_i_6 
       (.I0(o_count_0_reg_178[2]),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .I2(o_count_1_reg_213_reg[2]),
        .O(\o_count_1_reg_213[0]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_213[0]_i_7 
       (.I0(o_count_0_reg_178[1]),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .I2(o_count_1_reg_213_reg[1]),
        .O(\o_count_1_reg_213[0]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \o_count_1_reg_213[0]_i_8 
       (.I0(o_count_1_reg_213_reg[0]),
        .I1(o_count_0_reg_178[0]),
        .I2(\ap_CS_fsm[3]_i_2_n_5 ),
        .O(\o_count_1_reg_213[0]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_213[12]_i_2 
       (.I0(o_count_0_reg_178[13]),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .I2(o_count_1_reg_213_reg[13]),
        .O(\o_count_1_reg_213[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_213[12]_i_3 
       (.I0(o_count_0_reg_178[12]),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .I2(o_count_1_reg_213_reg[12]),
        .O(\o_count_1_reg_213[12]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_213[4]_i_2 
       (.I0(o_count_0_reg_178[7]),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .I2(o_count_1_reg_213_reg[7]),
        .O(\o_count_1_reg_213[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_213[4]_i_3 
       (.I0(o_count_0_reg_178[6]),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .I2(o_count_1_reg_213_reg[6]),
        .O(\o_count_1_reg_213[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_213[4]_i_4 
       (.I0(o_count_0_reg_178[5]),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .I2(o_count_1_reg_213_reg[5]),
        .O(\o_count_1_reg_213[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_213[4]_i_5 
       (.I0(o_count_0_reg_178[4]),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .I2(o_count_1_reg_213_reg[4]),
        .O(\o_count_1_reg_213[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_213[8]_i_2 
       (.I0(o_count_0_reg_178[11]),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .I2(o_count_1_reg_213_reg[11]),
        .O(\o_count_1_reg_213[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_213[8]_i_3 
       (.I0(o_count_0_reg_178[10]),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .I2(o_count_1_reg_213_reg[10]),
        .O(\o_count_1_reg_213[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_213[8]_i_4 
       (.I0(o_count_0_reg_178[9]),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .I2(o_count_1_reg_213_reg[9]),
        .O(\o_count_1_reg_213[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_1_reg_213[8]_i_5 
       (.I0(o_count_0_reg_178[8]),
        .I1(\ap_CS_fsm[3]_i_2_n_5 ),
        .I2(o_count_1_reg_213_reg[8]),
        .O(\o_count_1_reg_213[8]_i_5_n_5 ));
  FDRE \o_count_1_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_213[0]_i_1_n_5 ),
        .D(\o_count_1_reg_213_reg[0]_i_2_n_12 ),
        .Q(o_count_1_reg_213_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_213_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_count_1_reg_213_reg[0]_i_2_n_5 ,\o_count_1_reg_213_reg[0]_i_2_n_6 ,\o_count_1_reg_213_reg[0]_i_2_n_7 ,\o_count_1_reg_213_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\o_count_1_reg_213[0]_i_4_n_5 }),
        .O({\o_count_1_reg_213_reg[0]_i_2_n_9 ,\o_count_1_reg_213_reg[0]_i_2_n_10 ,\o_count_1_reg_213_reg[0]_i_2_n_11 ,\o_count_1_reg_213_reg[0]_i_2_n_12 }),
        .S({\o_count_1_reg_213[0]_i_5_n_5 ,\o_count_1_reg_213[0]_i_6_n_5 ,\o_count_1_reg_213[0]_i_7_n_5 ,\o_count_1_reg_213[0]_i_8_n_5 }));
  FDRE \o_count_1_reg_213_reg[10] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_213[0]_i_1_n_5 ),
        .D(\o_count_1_reg_213_reg[8]_i_1_n_10 ),
        .Q(o_count_1_reg_213_reg[10]),
        .R(1'b0));
  FDRE \o_count_1_reg_213_reg[11] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_213[0]_i_1_n_5 ),
        .D(\o_count_1_reg_213_reg[8]_i_1_n_9 ),
        .Q(o_count_1_reg_213_reg[11]),
        .R(1'b0));
  FDRE \o_count_1_reg_213_reg[12] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_213[0]_i_1_n_5 ),
        .D(\o_count_1_reg_213_reg[12]_i_1_n_12 ),
        .Q(o_count_1_reg_213_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_213_reg[12]_i_1 
       (.CI(\o_count_1_reg_213_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_1_reg_213_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_1_reg_213_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_1_reg_213_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_1_reg_213_reg[12]_i_1_n_11 ,\o_count_1_reg_213_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_1_reg_213[12]_i_2_n_5 ,\o_count_1_reg_213[12]_i_3_n_5 }));
  FDRE \o_count_1_reg_213_reg[13] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_213[0]_i_1_n_5 ),
        .D(\o_count_1_reg_213_reg[12]_i_1_n_11 ),
        .Q(o_count_1_reg_213_reg[13]),
        .R(1'b0));
  FDRE \o_count_1_reg_213_reg[1] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_213[0]_i_1_n_5 ),
        .D(\o_count_1_reg_213_reg[0]_i_2_n_11 ),
        .Q(o_count_1_reg_213_reg[1]),
        .R(1'b0));
  FDRE \o_count_1_reg_213_reg[2] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_213[0]_i_1_n_5 ),
        .D(\o_count_1_reg_213_reg[0]_i_2_n_10 ),
        .Q(o_count_1_reg_213_reg[2]),
        .R(1'b0));
  FDRE \o_count_1_reg_213_reg[3] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_213[0]_i_1_n_5 ),
        .D(\o_count_1_reg_213_reg[0]_i_2_n_9 ),
        .Q(o_count_1_reg_213_reg[3]),
        .R(1'b0));
  FDRE \o_count_1_reg_213_reg[4] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_213[0]_i_1_n_5 ),
        .D(\o_count_1_reg_213_reg[4]_i_1_n_12 ),
        .Q(o_count_1_reg_213_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_213_reg[4]_i_1 
       (.CI(\o_count_1_reg_213_reg[0]_i_2_n_5 ),
        .CO({\o_count_1_reg_213_reg[4]_i_1_n_5 ,\o_count_1_reg_213_reg[4]_i_1_n_6 ,\o_count_1_reg_213_reg[4]_i_1_n_7 ,\o_count_1_reg_213_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_1_reg_213_reg[4]_i_1_n_9 ,\o_count_1_reg_213_reg[4]_i_1_n_10 ,\o_count_1_reg_213_reg[4]_i_1_n_11 ,\o_count_1_reg_213_reg[4]_i_1_n_12 }),
        .S({\o_count_1_reg_213[4]_i_2_n_5 ,\o_count_1_reg_213[4]_i_3_n_5 ,\o_count_1_reg_213[4]_i_4_n_5 ,\o_count_1_reg_213[4]_i_5_n_5 }));
  FDRE \o_count_1_reg_213_reg[5] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_213[0]_i_1_n_5 ),
        .D(\o_count_1_reg_213_reg[4]_i_1_n_11 ),
        .Q(o_count_1_reg_213_reg[5]),
        .R(1'b0));
  FDRE \o_count_1_reg_213_reg[6] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_213[0]_i_1_n_5 ),
        .D(\o_count_1_reg_213_reg[4]_i_1_n_10 ),
        .Q(o_count_1_reg_213_reg[6]),
        .R(1'b0));
  FDRE \o_count_1_reg_213_reg[7] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_213[0]_i_1_n_5 ),
        .D(\o_count_1_reg_213_reg[4]_i_1_n_9 ),
        .Q(o_count_1_reg_213_reg[7]),
        .R(1'b0));
  FDRE \o_count_1_reg_213_reg[8] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_213[0]_i_1_n_5 ),
        .D(\o_count_1_reg_213_reg[8]_i_1_n_12 ),
        .Q(o_count_1_reg_213_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_1_reg_213_reg[8]_i_1 
       (.CI(\o_count_1_reg_213_reg[4]_i_1_n_5 ),
        .CO({\o_count_1_reg_213_reg[8]_i_1_n_5 ,\o_count_1_reg_213_reg[8]_i_1_n_6 ,\o_count_1_reg_213_reg[8]_i_1_n_7 ,\o_count_1_reg_213_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_1_reg_213_reg[8]_i_1_n_9 ,\o_count_1_reg_213_reg[8]_i_1_n_10 ,\o_count_1_reg_213_reg[8]_i_1_n_11 ,\o_count_1_reg_213_reg[8]_i_1_n_12 }),
        .S({\o_count_1_reg_213[8]_i_2_n_5 ,\o_count_1_reg_213[8]_i_3_n_5 ,\o_count_1_reg_213[8]_i_4_n_5 ,\o_count_1_reg_213[8]_i_5_n_5 }));
  FDRE \o_count_1_reg_213_reg[9] 
       (.C(ap_clk),
        .CE(\o_count_1_reg_213[0]_i_1_n_5 ),
        .D(\o_count_1_reg_213_reg[8]_i_1_n_11 ),
        .Q(o_count_1_reg_213_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_245[0]_i_1 
       (.I0(indvars_iv10_reg_168[0]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln17_3_reg_853[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_245[10]_i_1 
       (.I0(indvars_iv10_reg_168[10]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln17_3_reg_853[10]),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_245[11]_i_1 
       (.I0(indvars_iv10_reg_168[11]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln17_3_reg_853[11]),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_245[12]_i_1 
       (.I0(indvars_iv10_reg_168[12]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln17_3_reg_853[12]),
        .O(p_0_in[12]));
  LUT3 #(
    .INIT(8'hF8)) 
    \o_count_2_reg_245[13]_i_1 
       (.I0(icmp_ln31_fu_598_p2),
        .I1(ap_CS_fsm_state8),
        .I2(ap_NS_fsm13_out),
        .O(phi_ln11_1_reg_223));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_245[13]_i_2 
       (.I0(indvars_iv10_reg_168[13]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln17_3_reg_853[13]),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_245[1]_i_1 
       (.I0(indvars_iv10_reg_168[1]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln17_3_reg_853[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_245[2]_i_1 
       (.I0(indvars_iv10_reg_168[2]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln17_3_reg_853[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_245[3]_i_1 
       (.I0(indvars_iv10_reg_168[3]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln17_3_reg_853[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_245[4]_i_1 
       (.I0(indvars_iv10_reg_168[4]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln17_3_reg_853[4]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_245[5]_i_1 
       (.I0(indvars_iv10_reg_168[5]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln17_3_reg_853[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_245[6]_i_1 
       (.I0(indvars_iv10_reg_168[6]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln17_3_reg_853[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_245[7]_i_1 
       (.I0(indvars_iv10_reg_168[7]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln17_3_reg_853[7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_245[8]_i_1 
       (.I0(indvars_iv10_reg_168[8]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln17_3_reg_853[8]),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_2_reg_245[9]_i_1 
       (.I0(indvars_iv10_reg_168[9]),
        .I1(ap_NS_fsm13_out),
        .I2(add_ln17_3_reg_853[9]),
        .O(p_0_in[9]));
  FDRE \o_count_2_reg_245_reg[0] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(p_0_in[0]),
        .Q(o_count_2_reg_245[0]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[10] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(p_0_in[10]),
        .Q(o_count_2_reg_245[10]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[11] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(p_0_in[11]),
        .Q(o_count_2_reg_245[11]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[12] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(p_0_in[12]),
        .Q(o_count_2_reg_245[12]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[13] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(p_0_in[13]),
        .Q(o_count_2_reg_245[13]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[1] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(p_0_in[1]),
        .Q(o_count_2_reg_245[1]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[2] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(p_0_in[2]),
        .Q(o_count_2_reg_245[2]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[3] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(p_0_in[3]),
        .Q(o_count_2_reg_245[3]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[4] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(p_0_in[4]),
        .Q(o_count_2_reg_245[4]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[5] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(p_0_in[5]),
        .Q(o_count_2_reg_245[5]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[6] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(p_0_in[6]),
        .Q(o_count_2_reg_245[6]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[7] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(p_0_in[7]),
        .Q(o_count_2_reg_245[7]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[8] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(p_0_in[8]),
        .Q(o_count_2_reg_245[8]),
        .R(1'b0));
  FDRE \o_count_2_reg_245_reg[9] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(p_0_in[9]),
        .Q(o_count_2_reg_245[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_278[0]_i_2 
       (.I0(o_count_3_reg_278_reg[3]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(o_count_2_reg_245[3]),
        .O(\o_count_3_reg_278[0]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_278[0]_i_3 
       (.I0(o_count_3_reg_278_reg[2]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(o_count_2_reg_245[2]),
        .O(\o_count_3_reg_278[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_278[0]_i_4 
       (.I0(o_count_3_reg_278_reg[1]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(o_count_2_reg_245[1]),
        .O(\o_count_3_reg_278[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \o_count_3_reg_278[0]_i_5 
       (.I0(o_count_2_reg_245[0]),
        .I1(o_count_3_reg_278_reg[0]),
        .I2(\ap_CS_fsm_reg[6]_0 [1]),
        .O(\o_count_3_reg_278[0]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_278[12]_i_2 
       (.I0(o_count_3_reg_278_reg[13]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(o_count_2_reg_245[13]),
        .O(\o_count_3_reg_278[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_278[12]_i_3 
       (.I0(o_count_3_reg_278_reg[12]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(o_count_2_reg_245[12]),
        .O(\o_count_3_reg_278[12]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_278[4]_i_2 
       (.I0(o_count_3_reg_278_reg[7]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(o_count_2_reg_245[7]),
        .O(\o_count_3_reg_278[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_278[4]_i_3 
       (.I0(o_count_3_reg_278_reg[6]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(o_count_2_reg_245[6]),
        .O(\o_count_3_reg_278[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_278[4]_i_4 
       (.I0(o_count_3_reg_278_reg[5]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(o_count_2_reg_245[5]),
        .O(\o_count_3_reg_278[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_278[4]_i_5 
       (.I0(o_count_3_reg_278_reg[4]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(o_count_2_reg_245[4]),
        .O(\o_count_3_reg_278[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_278[8]_i_2 
       (.I0(o_count_3_reg_278_reg[11]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(o_count_2_reg_245[11]),
        .O(\o_count_3_reg_278[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_278[8]_i_3 
       (.I0(o_count_3_reg_278_reg[10]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(o_count_2_reg_245[10]),
        .O(\o_count_3_reg_278[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_278[8]_i_4 
       (.I0(o_count_3_reg_278_reg[9]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(o_count_2_reg_245[9]),
        .O(\o_count_3_reg_278[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_3_reg_278[8]_i_5 
       (.I0(o_count_3_reg_278_reg[8]),
        .I1(\ap_CS_fsm_reg[6]_0 [1]),
        .I2(o_count_2_reg_245[8]),
        .O(\o_count_3_reg_278[8]_i_5_n_5 ));
  FDRE \o_count_3_reg_278_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_278_reg[0]_i_1_n_12 ),
        .Q(o_count_3_reg_278_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_3_reg_278_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\o_count_3_reg_278_reg[0]_i_1_n_5 ,\o_count_3_reg_278_reg[0]_i_1_n_6 ,\o_count_3_reg_278_reg[0]_i_1_n_7 ,\o_count_3_reg_278_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ap_CS_fsm_reg[6]_0 [1]}),
        .O({\o_count_3_reg_278_reg[0]_i_1_n_9 ,\o_count_3_reg_278_reg[0]_i_1_n_10 ,\o_count_3_reg_278_reg[0]_i_1_n_11 ,\o_count_3_reg_278_reg[0]_i_1_n_12 }),
        .S({\o_count_3_reg_278[0]_i_2_n_5 ,\o_count_3_reg_278[0]_i_3_n_5 ,\o_count_3_reg_278[0]_i_4_n_5 ,\o_count_3_reg_278[0]_i_5_n_5 }));
  FDRE \o_count_3_reg_278_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_278_reg[8]_i_1_n_10 ),
        .Q(o_count_3_reg_278_reg[10]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_278_reg[8]_i_1_n_9 ),
        .Q(o_count_3_reg_278_reg[11]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_278_reg[12]_i_1_n_12 ),
        .Q(o_count_3_reg_278_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_3_reg_278_reg[12]_i_1 
       (.CI(\o_count_3_reg_278_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_3_reg_278_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_3_reg_278_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_3_reg_278_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_3_reg_278_reg[12]_i_1_n_11 ,\o_count_3_reg_278_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_3_reg_278[12]_i_2_n_5 ,\o_count_3_reg_278[12]_i_3_n_5 }));
  FDRE \o_count_3_reg_278_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_278_reg[12]_i_1_n_11 ),
        .Q(o_count_3_reg_278_reg[13]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_278_reg[0]_i_1_n_11 ),
        .Q(o_count_3_reg_278_reg[1]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_278_reg[0]_i_1_n_10 ),
        .Q(o_count_3_reg_278_reg[2]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_278_reg[0]_i_1_n_9 ),
        .Q(o_count_3_reg_278_reg[3]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_278_reg[4]_i_1_n_12 ),
        .Q(o_count_3_reg_278_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_3_reg_278_reg[4]_i_1 
       (.CI(\o_count_3_reg_278_reg[0]_i_1_n_5 ),
        .CO({\o_count_3_reg_278_reg[4]_i_1_n_5 ,\o_count_3_reg_278_reg[4]_i_1_n_6 ,\o_count_3_reg_278_reg[4]_i_1_n_7 ,\o_count_3_reg_278_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_3_reg_278_reg[4]_i_1_n_9 ,\o_count_3_reg_278_reg[4]_i_1_n_10 ,\o_count_3_reg_278_reg[4]_i_1_n_11 ,\o_count_3_reg_278_reg[4]_i_1_n_12 }),
        .S({\o_count_3_reg_278[4]_i_2_n_5 ,\o_count_3_reg_278[4]_i_3_n_5 ,\o_count_3_reg_278[4]_i_4_n_5 ,\o_count_3_reg_278[4]_i_5_n_5 }));
  FDRE \o_count_3_reg_278_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_278_reg[4]_i_1_n_11 ),
        .Q(o_count_3_reg_278_reg[5]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_278_reg[4]_i_1_n_10 ),
        .Q(o_count_3_reg_278_reg[6]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_278_reg[4]_i_1_n_9 ),
        .Q(o_count_3_reg_278_reg[7]),
        .R(1'b0));
  FDRE \o_count_3_reg_278_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_278_reg[8]_i_1_n_12 ),
        .Q(o_count_3_reg_278_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_3_reg_278_reg[8]_i_1 
       (.CI(\o_count_3_reg_278_reg[4]_i_1_n_5 ),
        .CO({\o_count_3_reg_278_reg[8]_i_1_n_5 ,\o_count_3_reg_278_reg[8]_i_1_n_6 ,\o_count_3_reg_278_reg[8]_i_1_n_7 ,\o_count_3_reg_278_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_3_reg_278_reg[8]_i_1_n_9 ,\o_count_3_reg_278_reg[8]_i_1_n_10 ,\o_count_3_reg_278_reg[8]_i_1_n_11 ,\o_count_3_reg_278_reg[8]_i_1_n_12 }),
        .S({\o_count_3_reg_278[8]_i_2_n_5 ,\o_count_3_reg_278[8]_i_3_n_5 ,\o_count_3_reg_278[8]_i_4_n_5 ,\o_count_3_reg_278[8]_i_5_n_5 }));
  FDRE \o_count_3_reg_278_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[5]),
        .D(\o_count_3_reg_278_reg[8]_i_1_n_11 ),
        .Q(o_count_3_reg_278_reg[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8F88)) 
    \o_count_4_reg_299[0]_i_1 
       (.I0(icmp_ln23_fu_565_p2),
        .I1(\ap_CS_fsm_reg[6]_0 [0]),
        .I2(icmp_ln31_fu_598_p2),
        .I3(ap_CS_fsm_state8),
        .O(\o_count_4_reg_299[0]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_4_reg_299[0]_i_3 
       (.I0(ap_CS_fsm_state8),
        .I1(icmp_ln31_fu_598_p2),
        .O(o_count_4_reg_2991));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_299[0]_i_4 
       (.I0(o_count_4_reg_299_reg[3]),
        .I1(ap_CS_fsm_state8),
        .I2(icmp_ln31_fu_598_p2),
        .I3(o_count_reg_234_reg[3]),
        .O(\o_count_4_reg_299[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_299[0]_i_5 
       (.I0(o_count_4_reg_299_reg[2]),
        .I1(ap_CS_fsm_state8),
        .I2(icmp_ln31_fu_598_p2),
        .I3(o_count_reg_234_reg[2]),
        .O(\o_count_4_reg_299[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_299[0]_i_6 
       (.I0(o_count_4_reg_299_reg[1]),
        .I1(ap_CS_fsm_state8),
        .I2(icmp_ln31_fu_598_p2),
        .I3(o_count_reg_234_reg[1]),
        .O(\o_count_4_reg_299[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hA3AA)) 
    \o_count_4_reg_299[0]_i_7 
       (.I0(o_count_reg_234_reg[0]),
        .I1(o_count_4_reg_299_reg[0]),
        .I2(icmp_ln31_fu_598_p2),
        .I3(ap_CS_fsm_state8),
        .O(\o_count_4_reg_299[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_299[12]_i_2 
       (.I0(o_count_4_reg_299_reg[13]),
        .I1(ap_CS_fsm_state8),
        .I2(icmp_ln31_fu_598_p2),
        .I3(o_count_reg_234_reg[13]),
        .O(\o_count_4_reg_299[12]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_299[12]_i_3 
       (.I0(o_count_4_reg_299_reg[12]),
        .I1(ap_CS_fsm_state8),
        .I2(icmp_ln31_fu_598_p2),
        .I3(o_count_reg_234_reg[12]),
        .O(\o_count_4_reg_299[12]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_299[4]_i_2 
       (.I0(o_count_4_reg_299_reg[7]),
        .I1(ap_CS_fsm_state8),
        .I2(icmp_ln31_fu_598_p2),
        .I3(o_count_reg_234_reg[7]),
        .O(\o_count_4_reg_299[4]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_299[4]_i_3 
       (.I0(o_count_4_reg_299_reg[6]),
        .I1(ap_CS_fsm_state8),
        .I2(icmp_ln31_fu_598_p2),
        .I3(o_count_reg_234_reg[6]),
        .O(\o_count_4_reg_299[4]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_299[4]_i_4 
       (.I0(o_count_4_reg_299_reg[5]),
        .I1(ap_CS_fsm_state8),
        .I2(icmp_ln31_fu_598_p2),
        .I3(o_count_reg_234_reg[5]),
        .O(\o_count_4_reg_299[4]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_299[4]_i_5 
       (.I0(o_count_4_reg_299_reg[4]),
        .I1(ap_CS_fsm_state8),
        .I2(icmp_ln31_fu_598_p2),
        .I3(o_count_reg_234_reg[4]),
        .O(\o_count_4_reg_299[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_299[8]_i_2 
       (.I0(o_count_4_reg_299_reg[11]),
        .I1(ap_CS_fsm_state8),
        .I2(icmp_ln31_fu_598_p2),
        .I3(o_count_reg_234_reg[11]),
        .O(\o_count_4_reg_299[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_299[8]_i_3 
       (.I0(o_count_4_reg_299_reg[10]),
        .I1(ap_CS_fsm_state8),
        .I2(icmp_ln31_fu_598_p2),
        .I3(o_count_reg_234_reg[10]),
        .O(\o_count_4_reg_299[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_299[8]_i_4 
       (.I0(o_count_4_reg_299_reg[9]),
        .I1(ap_CS_fsm_state8),
        .I2(icmp_ln31_fu_598_p2),
        .I3(o_count_reg_234_reg[9]),
        .O(\o_count_4_reg_299[8]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \o_count_4_reg_299[8]_i_5 
       (.I0(o_count_4_reg_299_reg[8]),
        .I1(ap_CS_fsm_state8),
        .I2(icmp_ln31_fu_598_p2),
        .I3(o_count_reg_234_reg[8]),
        .O(\o_count_4_reg_299[8]_i_5_n_5 ));
  FDRE \o_count_4_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_299[0]_i_1_n_5 ),
        .D(\o_count_4_reg_299_reg[0]_i_2_n_12 ),
        .Q(o_count_4_reg_299_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_4_reg_299_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\o_count_4_reg_299_reg[0]_i_2_n_5 ,\o_count_4_reg_299_reg[0]_i_2_n_6 ,\o_count_4_reg_299_reg[0]_i_2_n_7 ,\o_count_4_reg_299_reg[0]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,o_count_4_reg_2991}),
        .O({\o_count_4_reg_299_reg[0]_i_2_n_9 ,\o_count_4_reg_299_reg[0]_i_2_n_10 ,\o_count_4_reg_299_reg[0]_i_2_n_11 ,\o_count_4_reg_299_reg[0]_i_2_n_12 }),
        .S({\o_count_4_reg_299[0]_i_4_n_5 ,\o_count_4_reg_299[0]_i_5_n_5 ,\o_count_4_reg_299[0]_i_6_n_5 ,\o_count_4_reg_299[0]_i_7_n_5 }));
  FDRE \o_count_4_reg_299_reg[10] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_299[0]_i_1_n_5 ),
        .D(\o_count_4_reg_299_reg[8]_i_1_n_10 ),
        .Q(o_count_4_reg_299_reg[10]),
        .R(1'b0));
  FDRE \o_count_4_reg_299_reg[11] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_299[0]_i_1_n_5 ),
        .D(\o_count_4_reg_299_reg[8]_i_1_n_9 ),
        .Q(o_count_4_reg_299_reg[11]),
        .R(1'b0));
  FDRE \o_count_4_reg_299_reg[12] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_299[0]_i_1_n_5 ),
        .D(\o_count_4_reg_299_reg[12]_i_1_n_12 ),
        .Q(o_count_4_reg_299_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_4_reg_299_reg[12]_i_1 
       (.CI(\o_count_4_reg_299_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_4_reg_299_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_4_reg_299_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_4_reg_299_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_4_reg_299_reg[12]_i_1_n_11 ,\o_count_4_reg_299_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_4_reg_299[12]_i_2_n_5 ,\o_count_4_reg_299[12]_i_3_n_5 }));
  FDRE \o_count_4_reg_299_reg[13] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_299[0]_i_1_n_5 ),
        .D(\o_count_4_reg_299_reg[12]_i_1_n_11 ),
        .Q(o_count_4_reg_299_reg[13]),
        .R(1'b0));
  FDRE \o_count_4_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_299[0]_i_1_n_5 ),
        .D(\o_count_4_reg_299_reg[0]_i_2_n_11 ),
        .Q(o_count_4_reg_299_reg[1]),
        .R(1'b0));
  FDRE \o_count_4_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_299[0]_i_1_n_5 ),
        .D(\o_count_4_reg_299_reg[0]_i_2_n_10 ),
        .Q(o_count_4_reg_299_reg[2]),
        .R(1'b0));
  FDRE \o_count_4_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_299[0]_i_1_n_5 ),
        .D(\o_count_4_reg_299_reg[0]_i_2_n_9 ),
        .Q(o_count_4_reg_299_reg[3]),
        .R(1'b0));
  FDRE \o_count_4_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_299[0]_i_1_n_5 ),
        .D(\o_count_4_reg_299_reg[4]_i_1_n_12 ),
        .Q(o_count_4_reg_299_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_4_reg_299_reg[4]_i_1 
       (.CI(\o_count_4_reg_299_reg[0]_i_2_n_5 ),
        .CO({\o_count_4_reg_299_reg[4]_i_1_n_5 ,\o_count_4_reg_299_reg[4]_i_1_n_6 ,\o_count_4_reg_299_reg[4]_i_1_n_7 ,\o_count_4_reg_299_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_4_reg_299_reg[4]_i_1_n_9 ,\o_count_4_reg_299_reg[4]_i_1_n_10 ,\o_count_4_reg_299_reg[4]_i_1_n_11 ,\o_count_4_reg_299_reg[4]_i_1_n_12 }),
        .S({\o_count_4_reg_299[4]_i_2_n_5 ,\o_count_4_reg_299[4]_i_3_n_5 ,\o_count_4_reg_299[4]_i_4_n_5 ,\o_count_4_reg_299[4]_i_5_n_5 }));
  FDRE \o_count_4_reg_299_reg[5] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_299[0]_i_1_n_5 ),
        .D(\o_count_4_reg_299_reg[4]_i_1_n_11 ),
        .Q(o_count_4_reg_299_reg[5]),
        .R(1'b0));
  FDRE \o_count_4_reg_299_reg[6] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_299[0]_i_1_n_5 ),
        .D(\o_count_4_reg_299_reg[4]_i_1_n_10 ),
        .Q(o_count_4_reg_299_reg[6]),
        .R(1'b0));
  FDRE \o_count_4_reg_299_reg[7] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_299[0]_i_1_n_5 ),
        .D(\o_count_4_reg_299_reg[4]_i_1_n_9 ),
        .Q(o_count_4_reg_299_reg[7]),
        .R(1'b0));
  FDRE \o_count_4_reg_299_reg[8] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_299[0]_i_1_n_5 ),
        .D(\o_count_4_reg_299_reg[8]_i_1_n_12 ),
        .Q(o_count_4_reg_299_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_4_reg_299_reg[8]_i_1 
       (.CI(\o_count_4_reg_299_reg[4]_i_1_n_5 ),
        .CO({\o_count_4_reg_299_reg[8]_i_1_n_5 ,\o_count_4_reg_299_reg[8]_i_1_n_6 ,\o_count_4_reg_299_reg[8]_i_1_n_7 ,\o_count_4_reg_299_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_4_reg_299_reg[8]_i_1_n_9 ,\o_count_4_reg_299_reg[8]_i_1_n_10 ,\o_count_4_reg_299_reg[8]_i_1_n_11 ,\o_count_4_reg_299_reg[8]_i_1_n_12 }),
        .S({\o_count_4_reg_299[8]_i_2_n_5 ,\o_count_4_reg_299[8]_i_3_n_5 ,\o_count_4_reg_299[8]_i_4_n_5 ,\o_count_4_reg_299[8]_i_5_n_5 }));
  FDRE \o_count_4_reg_299_reg[9] 
       (.C(ap_clk),
        .CE(\o_count_4_reg_299[0]_i_1_n_5 ),
        .D(\o_count_4_reg_299_reg[8]_i_1_n_11 ),
        .Q(o_count_4_reg_299_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_309[0]_i_2 
       (.I0(o_count_5_reg_309_reg[3]),
        .I1(o_count_5_reg_3091),
        .I2(add_ln20_1_reg_816[3]),
        .O(\o_count_5_reg_309[0]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_309[0]_i_3 
       (.I0(o_count_5_reg_309_reg[2]),
        .I1(o_count_5_reg_3091),
        .I2(add_ln20_1_reg_816[2]),
        .O(\o_count_5_reg_309[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_309[0]_i_4 
       (.I0(o_count_5_reg_309_reg[1]),
        .I1(o_count_5_reg_3091),
        .I2(add_ln20_1_reg_816[1]),
        .O(\o_count_5_reg_309[0]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \o_count_5_reg_309[0]_i_5 
       (.I0(add_ln20_1_reg_816[0]),
        .I1(o_count_5_reg_309_reg[0]),
        .I2(o_count_5_reg_3091),
        .O(\o_count_5_reg_309[0]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_309[12]_i_2 
       (.I0(o_count_5_reg_309_reg[13]),
        .I1(o_count_5_reg_3091),
        .I2(add_ln20_1_reg_816[13]),
        .O(\o_count_5_reg_309[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_309[12]_i_3 
       (.I0(o_count_5_reg_309_reg[12]),
        .I1(o_count_5_reg_3091),
        .I2(add_ln20_1_reg_816[12]),
        .O(\o_count_5_reg_309[12]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_309[4]_i_2 
       (.I0(o_count_5_reg_309_reg[7]),
        .I1(o_count_5_reg_3091),
        .I2(add_ln20_1_reg_816[7]),
        .O(\o_count_5_reg_309[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_309[4]_i_3 
       (.I0(o_count_5_reg_309_reg[6]),
        .I1(o_count_5_reg_3091),
        .I2(add_ln20_1_reg_816[6]),
        .O(\o_count_5_reg_309[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_309[4]_i_4 
       (.I0(o_count_5_reg_309_reg[5]),
        .I1(o_count_5_reg_3091),
        .I2(add_ln20_1_reg_816[5]),
        .O(\o_count_5_reg_309[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_309[4]_i_5 
       (.I0(o_count_5_reg_309_reg[4]),
        .I1(o_count_5_reg_3091),
        .I2(add_ln20_1_reg_816[4]),
        .O(\o_count_5_reg_309[4]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_309[8]_i_2 
       (.I0(o_count_5_reg_309_reg[11]),
        .I1(o_count_5_reg_3091),
        .I2(add_ln20_1_reg_816[11]),
        .O(\o_count_5_reg_309[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_309[8]_i_3 
       (.I0(o_count_5_reg_309_reg[10]),
        .I1(o_count_5_reg_3091),
        .I2(add_ln20_1_reg_816[10]),
        .O(\o_count_5_reg_309[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_309[8]_i_4 
       (.I0(o_count_5_reg_309_reg[9]),
        .I1(o_count_5_reg_3091),
        .I2(add_ln20_1_reg_816[9]),
        .O(\o_count_5_reg_309[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_5_reg_309[8]_i_5 
       (.I0(o_count_5_reg_309_reg[8]),
        .I1(o_count_5_reg_3091),
        .I2(add_ln20_1_reg_816[8]),
        .O(\o_count_5_reg_309[8]_i_5_n_5 ));
  FDRE \o_count_5_reg_309_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_309_reg[0]_i_1_n_12 ),
        .Q(o_count_5_reg_309_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_309_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\o_count_5_reg_309_reg[0]_i_1_n_5 ,\o_count_5_reg_309_reg[0]_i_1_n_6 ,\o_count_5_reg_309_reg[0]_i_1_n_7 ,\o_count_5_reg_309_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,o_count_5_reg_3091}),
        .O({\o_count_5_reg_309_reg[0]_i_1_n_9 ,\o_count_5_reg_309_reg[0]_i_1_n_10 ,\o_count_5_reg_309_reg[0]_i_1_n_11 ,\o_count_5_reg_309_reg[0]_i_1_n_12 }),
        .S({\o_count_5_reg_309[0]_i_2_n_5 ,\o_count_5_reg_309[0]_i_3_n_5 ,\o_count_5_reg_309[0]_i_4_n_5 ,\o_count_5_reg_309[0]_i_5_n_5 }));
  FDRE \o_count_5_reg_309_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_309_reg[8]_i_1_n_10 ),
        .Q(o_count_5_reg_309_reg[10]),
        .R(1'b0));
  FDRE \o_count_5_reg_309_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_309_reg[8]_i_1_n_9 ),
        .Q(o_count_5_reg_309_reg[11]),
        .R(1'b0));
  FDRE \o_count_5_reg_309_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_309_reg[12]_i_1_n_12 ),
        .Q(o_count_5_reg_309_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_309_reg[12]_i_1 
       (.CI(\o_count_5_reg_309_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_5_reg_309_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_5_reg_309_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_5_reg_309_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_5_reg_309_reg[12]_i_1_n_11 ,\o_count_5_reg_309_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_5_reg_309[12]_i_2_n_5 ,\o_count_5_reg_309[12]_i_3_n_5 }));
  FDRE \o_count_5_reg_309_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_309_reg[12]_i_1_n_11 ),
        .Q(o_count_5_reg_309_reg[13]),
        .R(1'b0));
  FDRE \o_count_5_reg_309_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_309_reg[0]_i_1_n_11 ),
        .Q(o_count_5_reg_309_reg[1]),
        .R(1'b0));
  FDRE \o_count_5_reg_309_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_309_reg[0]_i_1_n_10 ),
        .Q(o_count_5_reg_309_reg[2]),
        .R(1'b0));
  FDRE \o_count_5_reg_309_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_309_reg[0]_i_1_n_9 ),
        .Q(o_count_5_reg_309_reg[3]),
        .R(1'b0));
  FDRE \o_count_5_reg_309_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_309_reg[4]_i_1_n_12 ),
        .Q(o_count_5_reg_309_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_309_reg[4]_i_1 
       (.CI(\o_count_5_reg_309_reg[0]_i_1_n_5 ),
        .CO({\o_count_5_reg_309_reg[4]_i_1_n_5 ,\o_count_5_reg_309_reg[4]_i_1_n_6 ,\o_count_5_reg_309_reg[4]_i_1_n_7 ,\o_count_5_reg_309_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_5_reg_309_reg[4]_i_1_n_9 ,\o_count_5_reg_309_reg[4]_i_1_n_10 ,\o_count_5_reg_309_reg[4]_i_1_n_11 ,\o_count_5_reg_309_reg[4]_i_1_n_12 }),
        .S({\o_count_5_reg_309[4]_i_2_n_5 ,\o_count_5_reg_309[4]_i_3_n_5 ,\o_count_5_reg_309[4]_i_4_n_5 ,\o_count_5_reg_309[4]_i_5_n_5 }));
  FDRE \o_count_5_reg_309_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_309_reg[4]_i_1_n_11 ),
        .Q(o_count_5_reg_309_reg[5]),
        .R(1'b0));
  FDRE \o_count_5_reg_309_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_309_reg[4]_i_1_n_10 ),
        .Q(o_count_5_reg_309_reg[6]),
        .R(1'b0));
  FDRE \o_count_5_reg_309_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_309_reg[4]_i_1_n_9 ),
        .Q(o_count_5_reg_309_reg[7]),
        .R(1'b0));
  FDRE \o_count_5_reg_309_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_309_reg[8]_i_1_n_12 ),
        .Q(o_count_5_reg_309_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_5_reg_309_reg[8]_i_1 
       (.CI(\o_count_5_reg_309_reg[4]_i_1_n_5 ),
        .CO({\o_count_5_reg_309_reg[8]_i_1_n_5 ,\o_count_5_reg_309_reg[8]_i_1_n_6 ,\o_count_5_reg_309_reg[8]_i_1_n_7 ,\o_count_5_reg_309_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_5_reg_309_reg[8]_i_1_n_9 ,\o_count_5_reg_309_reg[8]_i_1_n_10 ,\o_count_5_reg_309_reg[8]_i_1_n_11 ,\o_count_5_reg_309_reg[8]_i_1_n_12 }),
        .S({\o_count_5_reg_309[8]_i_2_n_5 ,\o_count_5_reg_309[8]_i_3_n_5 ,\o_count_5_reg_309[8]_i_4_n_5 ,\o_count_5_reg_309[8]_i_5_n_5 }));
  FDRE \o_count_5_reg_309_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[8]),
        .D(\o_count_5_reg_309_reg[8]_i_1_n_11 ),
        .Q(o_count_5_reg_309_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_234[0]_i_2 
       (.I0(zext_ln11_reg_716[3]),
        .I1(ap_NS_fsm13_out),
        .O(\o_count_reg_234[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_234[0]_i_3 
       (.I0(zext_ln11_reg_716[2]),
        .I1(ap_NS_fsm13_out),
        .O(\o_count_reg_234[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_234[0]_i_4 
       (.I0(zext_ln11_reg_716[2]),
        .I1(ap_NS_fsm13_out),
        .O(\o_count_reg_234[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_234[0]_i_5 
       (.I0(zext_ln11_reg_716[0]),
        .I1(ap_NS_fsm13_out),
        .O(\o_count_reg_234[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_234[0]_i_6 
       (.I0(zext_ln11_reg_716[3]),
        .I1(o_count_reg_234_reg[3]),
        .I2(ap_NS_fsm13_out),
        .I3(\phi_ln11_reg_158_reg_n_5_[3] ),
        .O(\o_count_reg_234[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_234[0]_i_7 
       (.I0(zext_ln11_reg_716[2]),
        .I1(o_count_reg_234_reg[2]),
        .I2(ap_NS_fsm13_out),
        .I3(\phi_ln11_reg_158_reg_n_5_[2] ),
        .O(\o_count_reg_234[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_234[0]_i_8 
       (.I0(zext_ln11_reg_716[2]),
        .I1(o_count_reg_234_reg[1]),
        .I2(ap_NS_fsm13_out),
        .I3(\phi_ln11_reg_158_reg_n_5_[1] ),
        .O(\o_count_reg_234[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_234[0]_i_9 
       (.I0(zext_ln11_reg_716[0]),
        .I1(o_count_reg_234_reg[0]),
        .I2(ap_NS_fsm13_out),
        .I3(\phi_ln11_reg_158_reg_n_5_[0] ),
        .O(\o_count_reg_234[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_234[12]_i_2 
       (.I0(\phi_ln11_reg_158_reg_n_5_[13] ),
        .I1(ap_NS_fsm13_out),
        .I2(o_count_reg_234_reg[13]),
        .O(\o_count_reg_234[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_234[12]_i_3 
       (.I0(\phi_ln11_reg_158_reg_n_5_[12] ),
        .I1(ap_NS_fsm13_out),
        .I2(o_count_reg_234_reg[12]),
        .O(\o_count_reg_234[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \o_count_reg_234[4]_i_2 
       (.I0(zext_ln11_reg_716[4]),
        .I1(ap_NS_fsm13_out),
        .O(\o_count_reg_234[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_234[4]_i_3 
       (.I0(\phi_ln11_reg_158_reg_n_5_[7] ),
        .I1(ap_NS_fsm13_out),
        .I2(o_count_reg_234_reg[7]),
        .O(\o_count_reg_234[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_234[4]_i_4 
       (.I0(\phi_ln11_reg_158_reg_n_5_[6] ),
        .I1(ap_NS_fsm13_out),
        .I2(o_count_reg_234_reg[6]),
        .O(\o_count_reg_234[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_234[4]_i_5 
       (.I0(\phi_ln11_reg_158_reg_n_5_[5] ),
        .I1(ap_NS_fsm13_out),
        .I2(o_count_reg_234_reg[5]),
        .O(\o_count_reg_234[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \o_count_reg_234[4]_i_6 
       (.I0(zext_ln11_reg_716[4]),
        .I1(o_count_reg_234_reg[4]),
        .I2(ap_NS_fsm13_out),
        .I3(\phi_ln11_reg_158_reg_n_5_[4] ),
        .O(\o_count_reg_234[4]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_234[8]_i_2 
       (.I0(\phi_ln11_reg_158_reg_n_5_[11] ),
        .I1(ap_NS_fsm13_out),
        .I2(o_count_reg_234_reg[11]),
        .O(\o_count_reg_234[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_234[8]_i_3 
       (.I0(\phi_ln11_reg_158_reg_n_5_[10] ),
        .I1(ap_NS_fsm13_out),
        .I2(o_count_reg_234_reg[10]),
        .O(\o_count_reg_234[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_234[8]_i_4 
       (.I0(\phi_ln11_reg_158_reg_n_5_[9] ),
        .I1(ap_NS_fsm13_out),
        .I2(o_count_reg_234_reg[9]),
        .O(\o_count_reg_234[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \o_count_reg_234[8]_i_5 
       (.I0(\phi_ln11_reg_158_reg_n_5_[8] ),
        .I1(ap_NS_fsm13_out),
        .I2(o_count_reg_234_reg[8]),
        .O(\o_count_reg_234[8]_i_5_n_5 ));
  FDRE \o_count_reg_234_reg[0] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\o_count_reg_234_reg[0]_i_1_n_12 ),
        .Q(o_count_reg_234_reg[0]),
        .R(1'b0));
  CARRY4 \o_count_reg_234_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\o_count_reg_234_reg[0]_i_1_n_5 ,\o_count_reg_234_reg[0]_i_1_n_6 ,\o_count_reg_234_reg[0]_i_1_n_7 ,\o_count_reg_234_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\o_count_reg_234[0]_i_2_n_5 ,\o_count_reg_234[0]_i_3_n_5 ,\o_count_reg_234[0]_i_4_n_5 ,\o_count_reg_234[0]_i_5_n_5 }),
        .O({\o_count_reg_234_reg[0]_i_1_n_9 ,\o_count_reg_234_reg[0]_i_1_n_10 ,\o_count_reg_234_reg[0]_i_1_n_11 ,\o_count_reg_234_reg[0]_i_1_n_12 }),
        .S({\o_count_reg_234[0]_i_6_n_5 ,\o_count_reg_234[0]_i_7_n_5 ,\o_count_reg_234[0]_i_8_n_5 ,\o_count_reg_234[0]_i_9_n_5 }));
  FDRE \o_count_reg_234_reg[10] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\o_count_reg_234_reg[8]_i_1_n_10 ),
        .Q(o_count_reg_234_reg[10]),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[11] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\o_count_reg_234_reg[8]_i_1_n_9 ),
        .Q(o_count_reg_234_reg[11]),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[12] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\o_count_reg_234_reg[12]_i_1_n_12 ),
        .Q(o_count_reg_234_reg[12]),
        .R(1'b0));
  CARRY4 \o_count_reg_234_reg[12]_i_1 
       (.CI(\o_count_reg_234_reg[8]_i_1_n_5 ),
        .CO({\NLW_o_count_reg_234_reg[12]_i_1_CO_UNCONNECTED [3:1],\o_count_reg_234_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_o_count_reg_234_reg[12]_i_1_O_UNCONNECTED [3:2],\o_count_reg_234_reg[12]_i_1_n_11 ,\o_count_reg_234_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\o_count_reg_234[12]_i_2_n_5 ,\o_count_reg_234[12]_i_3_n_5 }));
  FDRE \o_count_reg_234_reg[13] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\o_count_reg_234_reg[12]_i_1_n_11 ),
        .Q(o_count_reg_234_reg[13]),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[1] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\o_count_reg_234_reg[0]_i_1_n_11 ),
        .Q(o_count_reg_234_reg[1]),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[2] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\o_count_reg_234_reg[0]_i_1_n_10 ),
        .Q(o_count_reg_234_reg[2]),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[3] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\o_count_reg_234_reg[0]_i_1_n_9 ),
        .Q(o_count_reg_234_reg[3]),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[4] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\o_count_reg_234_reg[4]_i_1_n_12 ),
        .Q(o_count_reg_234_reg[4]),
        .R(1'b0));
  CARRY4 \o_count_reg_234_reg[4]_i_1 
       (.CI(\o_count_reg_234_reg[0]_i_1_n_5 ),
        .CO({\o_count_reg_234_reg[4]_i_1_n_5 ,\o_count_reg_234_reg[4]_i_1_n_6 ,\o_count_reg_234_reg[4]_i_1_n_7 ,\o_count_reg_234_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\o_count_reg_234[4]_i_2_n_5 }),
        .O({\o_count_reg_234_reg[4]_i_1_n_9 ,\o_count_reg_234_reg[4]_i_1_n_10 ,\o_count_reg_234_reg[4]_i_1_n_11 ,\o_count_reg_234_reg[4]_i_1_n_12 }),
        .S({\o_count_reg_234[4]_i_3_n_5 ,\o_count_reg_234[4]_i_4_n_5 ,\o_count_reg_234[4]_i_5_n_5 ,\o_count_reg_234[4]_i_6_n_5 }));
  FDRE \o_count_reg_234_reg[5] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\o_count_reg_234_reg[4]_i_1_n_11 ),
        .Q(o_count_reg_234_reg[5]),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[6] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\o_count_reg_234_reg[4]_i_1_n_10 ),
        .Q(o_count_reg_234_reg[6]),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[7] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\o_count_reg_234_reg[4]_i_1_n_9 ),
        .Q(o_count_reg_234_reg[7]),
        .R(1'b0));
  FDRE \o_count_reg_234_reg[8] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\o_count_reg_234_reg[8]_i_1_n_12 ),
        .Q(o_count_reg_234_reg[8]),
        .R(1'b0));
  CARRY4 \o_count_reg_234_reg[8]_i_1 
       (.CI(\o_count_reg_234_reg[4]_i_1_n_5 ),
        .CO({\o_count_reg_234_reg[8]_i_1_n_5 ,\o_count_reg_234_reg[8]_i_1_n_6 ,\o_count_reg_234_reg[8]_i_1_n_7 ,\o_count_reg_234_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\o_count_reg_234_reg[8]_i_1_n_9 ,\o_count_reg_234_reg[8]_i_1_n_10 ,\o_count_reg_234_reg[8]_i_1_n_11 ,\o_count_reg_234_reg[8]_i_1_n_12 }),
        .S({\o_count_reg_234[8]_i_2_n_5 ,\o_count_reg_234[8]_i_3_n_5 ,\o_count_reg_234[8]_i_4_n_5 ,\o_count_reg_234[8]_i_5_n_5 }));
  FDRE \o_count_reg_234_reg[9] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\o_count_reg_234_reg[8]_i_1_n_11 ),
        .Q(o_count_reg_234_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_cast4_reg_753[1]_i_1 
       (.I0(empty_39_reg_711[0]),
        .I1(empty_39_reg_711[1]),
        .O(empty_38_fu_401_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \p_cast4_reg_753[2]_i_1 
       (.I0(empty_39_reg_711[1]),
        .I1(empty_39_reg_711[0]),
        .O(empty_38_fu_401_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_cast4_reg_753[3]_i_1 
       (.I0(empty_39_reg_711[0]),
        .I1(empty_39_reg_711[1]),
        .I2(empty_39_reg_711[3]),
        .O(empty_38_fu_401_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_cast4_reg_753[4]_i_1 
       (.I0(empty_39_reg_711[3]),
        .I1(empty_39_reg_711[1]),
        .I2(empty_39_reg_711[0]),
        .I3(empty_39_reg_711[4]),
        .O(empty_38_fu_401_p2[4]));
  FDRE \p_cast4_reg_753_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_38_fu_401_p2[1]),
        .Q(p_cast4_reg_753[1]),
        .R(1'b0));
  FDRE \p_cast4_reg_753_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_38_fu_401_p2[2]),
        .Q(p_cast4_reg_753[2]),
        .R(1'b0));
  FDRE \p_cast4_reg_753_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_38_fu_401_p2[3]),
        .Q(p_cast4_reg_753[3]),
        .R(1'b0));
  FDRE \p_cast4_reg_753_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_38_fu_401_p2[4]),
        .Q(p_cast4_reg_753[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_cast8_reg_743[0]_i_1 
       (.I0(empty_39_reg_711[0]),
        .O(\p_cast8_reg_743[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_cast8_reg_743[1]_i_1 
       (.I0(empty_39_reg_711[1]),
        .I1(empty_39_reg_711[0]),
        .O(\p_cast8_reg_743[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \p_cast8_reg_743[2]_i_1 
       (.I0(empty_39_reg_711[1]),
        .I1(empty_39_reg_711[0]),
        .O(\p_cast8_reg_743[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \p_cast8_reg_743[3]_i_1 
       (.I0(empty_39_reg_711[1]),
        .I1(empty_39_reg_711[0]),
        .I2(empty_39_reg_711[3]),
        .O(\p_cast8_reg_743[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h57A8)) 
    \p_cast8_reg_743[4]_i_1 
       (.I0(empty_39_reg_711[3]),
        .I1(empty_39_reg_711[0]),
        .I2(empty_39_reg_711[1]),
        .I3(empty_39_reg_711[4]),
        .O(\p_cast8_reg_743[4]_i_1_n_5 ));
  FDRE \p_cast8_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\p_cast8_reg_743[0]_i_1_n_5 ),
        .Q(\p_cast8_reg_743_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \p_cast8_reg_743_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\p_cast8_reg_743[1]_i_1_n_5 ),
        .Q(\p_cast8_reg_743_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \p_cast8_reg_743_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\p_cast8_reg_743[2]_i_1_n_5 ),
        .Q(\p_cast8_reg_743_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \p_cast8_reg_743_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\p_cast8_reg_743[3]_i_1_n_5 ),
        .Q(\p_cast8_reg_743_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \p_cast8_reg_743_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\p_cast8_reg_743[4]_i_1_n_5 ),
        .Q(\p_cast8_reg_743_reg_n_5_[4] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln11_1_reg_223[0]_i_2 
       (.I0(zext_ln11_reg_716[3]),
        .I1(ap_NS_fsm13_out),
        .O(\phi_ln11_1_reg_223[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln11_1_reg_223[0]_i_3 
       (.I0(zext_ln11_reg_716[2]),
        .I1(ap_NS_fsm13_out),
        .O(\phi_ln11_1_reg_223[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln11_1_reg_223[0]_i_4 
       (.I0(zext_ln11_reg_716[2]),
        .I1(ap_NS_fsm13_out),
        .O(\phi_ln11_1_reg_223[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln11_1_reg_223[0]_i_5 
       (.I0(zext_ln11_reg_716[0]),
        .I1(ap_NS_fsm13_out),
        .O(\phi_ln11_1_reg_223[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln11_1_reg_223[0]_i_6 
       (.I0(zext_ln11_reg_716[3]),
        .I1(phi_ln11_1_reg_223_reg[3]),
        .I2(ap_NS_fsm13_out),
        .I3(indvars_iv1_reg_148[3]),
        .O(\phi_ln11_1_reg_223[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln11_1_reg_223[0]_i_7 
       (.I0(zext_ln11_reg_716[2]),
        .I1(phi_ln11_1_reg_223_reg[2]),
        .I2(ap_NS_fsm13_out),
        .I3(indvars_iv1_reg_148[2]),
        .O(\phi_ln11_1_reg_223[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln11_1_reg_223[0]_i_8 
       (.I0(zext_ln11_reg_716[2]),
        .I1(phi_ln11_1_reg_223_reg[1]),
        .I2(ap_NS_fsm13_out),
        .I3(indvars_iv1_reg_148[1]),
        .O(\phi_ln11_1_reg_223[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln11_1_reg_223[0]_i_9 
       (.I0(zext_ln11_reg_716[0]),
        .I1(phi_ln11_1_reg_223_reg[0]),
        .I2(ap_NS_fsm13_out),
        .I3(indvars_iv1_reg_148[0]),
        .O(\phi_ln11_1_reg_223[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln11_1_reg_223[12]_i_2 
       (.I0(indvars_iv1_reg_148[13]),
        .I1(ap_NS_fsm13_out),
        .I2(phi_ln11_1_reg_223_reg[13]),
        .O(\phi_ln11_1_reg_223[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln11_1_reg_223[12]_i_3 
       (.I0(indvars_iv1_reg_148[12]),
        .I1(ap_NS_fsm13_out),
        .I2(phi_ln11_1_reg_223_reg[12]),
        .O(\phi_ln11_1_reg_223[12]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \phi_ln11_1_reg_223[4]_i_2 
       (.I0(zext_ln11_reg_716[4]),
        .I1(ap_NS_fsm13_out),
        .O(\phi_ln11_1_reg_223[4]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln11_1_reg_223[4]_i_3 
       (.I0(indvars_iv1_reg_148[7]),
        .I1(ap_NS_fsm13_out),
        .I2(phi_ln11_1_reg_223_reg[7]),
        .O(\phi_ln11_1_reg_223[4]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln11_1_reg_223[4]_i_4 
       (.I0(indvars_iv1_reg_148[6]),
        .I1(ap_NS_fsm13_out),
        .I2(phi_ln11_1_reg_223_reg[6]),
        .O(\phi_ln11_1_reg_223[4]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln11_1_reg_223[4]_i_5 
       (.I0(indvars_iv1_reg_148[5]),
        .I1(ap_NS_fsm13_out),
        .I2(phi_ln11_1_reg_223_reg[5]),
        .O(\phi_ln11_1_reg_223[4]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \phi_ln11_1_reg_223[4]_i_6 
       (.I0(zext_ln11_reg_716[4]),
        .I1(phi_ln11_1_reg_223_reg[4]),
        .I2(ap_NS_fsm13_out),
        .I3(indvars_iv1_reg_148[4]),
        .O(\phi_ln11_1_reg_223[4]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln11_1_reg_223[8]_i_2 
       (.I0(indvars_iv1_reg_148[11]),
        .I1(ap_NS_fsm13_out),
        .I2(phi_ln11_1_reg_223_reg[11]),
        .O(\phi_ln11_1_reg_223[8]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln11_1_reg_223[8]_i_3 
       (.I0(indvars_iv1_reg_148[10]),
        .I1(ap_NS_fsm13_out),
        .I2(phi_ln11_1_reg_223_reg[10]),
        .O(\phi_ln11_1_reg_223[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln11_1_reg_223[8]_i_4 
       (.I0(indvars_iv1_reg_148[9]),
        .I1(ap_NS_fsm13_out),
        .I2(phi_ln11_1_reg_223_reg[9]),
        .O(\phi_ln11_1_reg_223[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \phi_ln11_1_reg_223[8]_i_5 
       (.I0(indvars_iv1_reg_148[8]),
        .I1(ap_NS_fsm13_out),
        .I2(phi_ln11_1_reg_223_reg[8]),
        .O(\phi_ln11_1_reg_223[8]_i_5_n_5 ));
  FDRE \phi_ln11_1_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\phi_ln11_1_reg_223_reg[0]_i_1_n_12 ),
        .Q(phi_ln11_1_reg_223_reg[0]),
        .R(1'b0));
  CARRY4 \phi_ln11_1_reg_223_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\phi_ln11_1_reg_223_reg[0]_i_1_n_5 ,\phi_ln11_1_reg_223_reg[0]_i_1_n_6 ,\phi_ln11_1_reg_223_reg[0]_i_1_n_7 ,\phi_ln11_1_reg_223_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\phi_ln11_1_reg_223[0]_i_2_n_5 ,\phi_ln11_1_reg_223[0]_i_3_n_5 ,\phi_ln11_1_reg_223[0]_i_4_n_5 ,\phi_ln11_1_reg_223[0]_i_5_n_5 }),
        .O({\phi_ln11_1_reg_223_reg[0]_i_1_n_9 ,\phi_ln11_1_reg_223_reg[0]_i_1_n_10 ,\phi_ln11_1_reg_223_reg[0]_i_1_n_11 ,\phi_ln11_1_reg_223_reg[0]_i_1_n_12 }),
        .S({\phi_ln11_1_reg_223[0]_i_6_n_5 ,\phi_ln11_1_reg_223[0]_i_7_n_5 ,\phi_ln11_1_reg_223[0]_i_8_n_5 ,\phi_ln11_1_reg_223[0]_i_9_n_5 }));
  FDRE \phi_ln11_1_reg_223_reg[10] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\phi_ln11_1_reg_223_reg[8]_i_1_n_10 ),
        .Q(phi_ln11_1_reg_223_reg[10]),
        .R(1'b0));
  FDRE \phi_ln11_1_reg_223_reg[11] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\phi_ln11_1_reg_223_reg[8]_i_1_n_9 ),
        .Q(phi_ln11_1_reg_223_reg[11]),
        .R(1'b0));
  FDRE \phi_ln11_1_reg_223_reg[12] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\phi_ln11_1_reg_223_reg[12]_i_1_n_12 ),
        .Q(phi_ln11_1_reg_223_reg[12]),
        .R(1'b0));
  CARRY4 \phi_ln11_1_reg_223_reg[12]_i_1 
       (.CI(\phi_ln11_1_reg_223_reg[8]_i_1_n_5 ),
        .CO({\NLW_phi_ln11_1_reg_223_reg[12]_i_1_CO_UNCONNECTED [3:1],\phi_ln11_1_reg_223_reg[12]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_phi_ln11_1_reg_223_reg[12]_i_1_O_UNCONNECTED [3:2],\phi_ln11_1_reg_223_reg[12]_i_1_n_11 ,\phi_ln11_1_reg_223_reg[12]_i_1_n_12 }),
        .S({1'b0,1'b0,\phi_ln11_1_reg_223[12]_i_2_n_5 ,\phi_ln11_1_reg_223[12]_i_3_n_5 }));
  FDRE \phi_ln11_1_reg_223_reg[13] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\phi_ln11_1_reg_223_reg[12]_i_1_n_11 ),
        .Q(phi_ln11_1_reg_223_reg[13]),
        .R(1'b0));
  FDRE \phi_ln11_1_reg_223_reg[1] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\phi_ln11_1_reg_223_reg[0]_i_1_n_11 ),
        .Q(phi_ln11_1_reg_223_reg[1]),
        .R(1'b0));
  FDRE \phi_ln11_1_reg_223_reg[2] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\phi_ln11_1_reg_223_reg[0]_i_1_n_10 ),
        .Q(phi_ln11_1_reg_223_reg[2]),
        .R(1'b0));
  FDRE \phi_ln11_1_reg_223_reg[3] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\phi_ln11_1_reg_223_reg[0]_i_1_n_9 ),
        .Q(phi_ln11_1_reg_223_reg[3]),
        .R(1'b0));
  FDRE \phi_ln11_1_reg_223_reg[4] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\phi_ln11_1_reg_223_reg[4]_i_1_n_12 ),
        .Q(phi_ln11_1_reg_223_reg[4]),
        .R(1'b0));
  CARRY4 \phi_ln11_1_reg_223_reg[4]_i_1 
       (.CI(\phi_ln11_1_reg_223_reg[0]_i_1_n_5 ),
        .CO({\phi_ln11_1_reg_223_reg[4]_i_1_n_5 ,\phi_ln11_1_reg_223_reg[4]_i_1_n_6 ,\phi_ln11_1_reg_223_reg[4]_i_1_n_7 ,\phi_ln11_1_reg_223_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\phi_ln11_1_reg_223[4]_i_2_n_5 }),
        .O({\phi_ln11_1_reg_223_reg[4]_i_1_n_9 ,\phi_ln11_1_reg_223_reg[4]_i_1_n_10 ,\phi_ln11_1_reg_223_reg[4]_i_1_n_11 ,\phi_ln11_1_reg_223_reg[4]_i_1_n_12 }),
        .S({\phi_ln11_1_reg_223[4]_i_3_n_5 ,\phi_ln11_1_reg_223[4]_i_4_n_5 ,\phi_ln11_1_reg_223[4]_i_5_n_5 ,\phi_ln11_1_reg_223[4]_i_6_n_5 }));
  FDRE \phi_ln11_1_reg_223_reg[5] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\phi_ln11_1_reg_223_reg[4]_i_1_n_11 ),
        .Q(phi_ln11_1_reg_223_reg[5]),
        .R(1'b0));
  FDRE \phi_ln11_1_reg_223_reg[6] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\phi_ln11_1_reg_223_reg[4]_i_1_n_10 ),
        .Q(phi_ln11_1_reg_223_reg[6]),
        .R(1'b0));
  FDRE \phi_ln11_1_reg_223_reg[7] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\phi_ln11_1_reg_223_reg[4]_i_1_n_9 ),
        .Q(phi_ln11_1_reg_223_reg[7]),
        .R(1'b0));
  FDRE \phi_ln11_1_reg_223_reg[8] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\phi_ln11_1_reg_223_reg[8]_i_1_n_12 ),
        .Q(phi_ln11_1_reg_223_reg[8]),
        .R(1'b0));
  CARRY4 \phi_ln11_1_reg_223_reg[8]_i_1 
       (.CI(\phi_ln11_1_reg_223_reg[4]_i_1_n_5 ),
        .CO({\phi_ln11_1_reg_223_reg[8]_i_1_n_5 ,\phi_ln11_1_reg_223_reg[8]_i_1_n_6 ,\phi_ln11_1_reg_223_reg[8]_i_1_n_7 ,\phi_ln11_1_reg_223_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\phi_ln11_1_reg_223_reg[8]_i_1_n_9 ,\phi_ln11_1_reg_223_reg[8]_i_1_n_10 ,\phi_ln11_1_reg_223_reg[8]_i_1_n_11 ,\phi_ln11_1_reg_223_reg[8]_i_1_n_12 }),
        .S({\phi_ln11_1_reg_223[8]_i_2_n_5 ,\phi_ln11_1_reg_223[8]_i_3_n_5 ,\phi_ln11_1_reg_223[8]_i_4_n_5 ,\phi_ln11_1_reg_223[8]_i_5_n_5 }));
  FDRE \phi_ln11_1_reg_223_reg[9] 
       (.C(ap_clk),
        .CE(phi_ln11_1_reg_223),
        .D(\phi_ln11_1_reg_223_reg[8]_i_1_n_11 ),
        .Q(phi_ln11_1_reg_223_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hE22E)) 
    \phi_ln11_reg_158[0]_i_1 
       (.I0(add_ln11_7_fu_651_p2[0]),
        .I1(ap_CS_fsm_state2),
        .I2(empty_39_reg_711[0]),
        .I3(Q[6]),
        .O(p_1_in[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_158[11]_i_2 
       (.I0(zext_ln11_6_reg_758[9]),
        .I1(\phi_ln11_reg_158_reg_n_5_[9] ),
        .O(\phi_ln11_reg_158[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_158[11]_i_3 
       (.I0(zext_ln11_6_reg_758[8]),
        .I1(\phi_ln11_reg_158_reg_n_5_[8] ),
        .O(\phi_ln11_reg_158[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8200008200000000)) 
    \phi_ln11_reg_158[13]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(o_count_5_reg_309_reg[4]),
        .I2(indvars_iv_reg_138_reg[4]),
        .I3(o_count_5_reg_309_reg[0]),
        .I4(indvars_iv_reg_138_reg[0]),
        .I5(\phi_ln11_reg_158[13]_i_3_n_5 ),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \phi_ln11_reg_158[13]_i_3 
       (.I0(indvars_iv_reg_138_reg[3]),
        .I1(o_count_5_reg_309_reg[3]),
        .I2(indvars_iv_reg_138_reg[1]),
        .I3(o_count_5_reg_309_reg[1]),
        .I4(o_count_5_reg_309_reg[2]),
        .I5(indvars_iv_reg_138_reg[2]),
        .O(\phi_ln11_reg_158[13]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0F3CF0C3AAAAAAAA)) 
    \phi_ln11_reg_158[1]_i_1 
       (.I0(add_ln11_7_fu_651_p2[1]),
        .I1(Q[6]),
        .I2(grp_padding2d_fix16_fu_431_input_height[1]),
        .I3(empty_39_reg_711[0]),
        .I4(empty_39_reg_711[1]),
        .I5(ap_CS_fsm_state2),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'h33FF3FFCAAAAAAAA)) 
    \phi_ln11_reg_158[2]_i_1 
       (.I0(add_ln11_7_fu_651_p2[2]),
        .I1(grp_padding2d_fix16_fu_431_input_height[1]),
        .I2(Q[6]),
        .I3(empty_39_reg_711[1]),
        .I4(empty_39_reg_711[0]),
        .I5(ap_CS_fsm_state2),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h3CAAC3AA)) 
    \phi_ln11_reg_158[3]_i_1 
       (.I0(add_ln11_7_fu_651_p2[3]),
        .I1(Q[6]),
        .I2(\p_cast8_reg_743[3]_i_1_n_5 ),
        .I3(ap_CS_fsm_state2),
        .I4(\phi_ln11_reg_158[3]_i_2_n_5 ),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFE00CCFF)) 
    \phi_ln11_reg_158[3]_i_2 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(empty_39_reg_711[1]),
        .I4(empty_39_reg_711[0]),
        .O(\phi_ln11_reg_158[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h2EE2E22E)) 
    \phi_ln11_reg_158[4]_i_1 
       (.I0(add_ln11_7_fu_651_p2[4]),
        .I1(ap_CS_fsm_state2),
        .I2(\p_cast8_reg_743[4]_i_1_n_5 ),
        .I3(grp_padding2d_fix16_fu_431_input_height[1]),
        .I4(\phi_ln11_reg_158[5]_i_2_n_5 ),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hCA0AFACA)) 
    \phi_ln11_reg_158[5]_i_1 
       (.I0(add_ln11_7_fu_651_p2[5]),
        .I1(\p_cast8_reg_743[4]_i_1_n_5 ),
        .I2(ap_CS_fsm_state2),
        .I3(\phi_ln11_reg_158[5]_i_2_n_5 ),
        .I4(grp_padding2d_fix16_fu_431_input_height[1]),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'h320000FFFF33FF33)) 
    \phi_ln11_reg_158[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(empty_39_reg_711[1]),
        .I4(empty_39_reg_711[0]),
        .I5(empty_39_reg_711[3]),
        .O(\phi_ln11_reg_158[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_158[7]_i_10 
       (.I0(zext_ln11_6_reg_758[0]),
        .I1(\phi_ln11_reg_158_reg_n_5_[0] ),
        .O(\phi_ln11_reg_158[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_158[7]_i_3 
       (.I0(zext_ln11_6_reg_758[7]),
        .I1(\phi_ln11_reg_158_reg_n_5_[7] ),
        .O(\phi_ln11_reg_158[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_158[7]_i_4 
       (.I0(zext_ln11_6_reg_758[6]),
        .I1(\phi_ln11_reg_158_reg_n_5_[6] ),
        .O(\phi_ln11_reg_158[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_158[7]_i_5 
       (.I0(zext_ln11_6_reg_758[5]),
        .I1(\phi_ln11_reg_158_reg_n_5_[5] ),
        .O(\phi_ln11_reg_158[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_158[7]_i_6 
       (.I0(zext_ln11_6_reg_758[4]),
        .I1(\phi_ln11_reg_158_reg_n_5_[4] ),
        .O(\phi_ln11_reg_158[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_158[7]_i_7 
       (.I0(zext_ln11_6_reg_758[3]),
        .I1(\phi_ln11_reg_158_reg_n_5_[3] ),
        .O(\phi_ln11_reg_158[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_158[7]_i_8 
       (.I0(zext_ln11_6_reg_758[2]),
        .I1(\phi_ln11_reg_158_reg_n_5_[2] ),
        .O(\phi_ln11_reg_158[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \phi_ln11_reg_158[7]_i_9 
       (.I0(zext_ln11_6_reg_758[1]),
        .I1(\phi_ln11_reg_158_reg_n_5_[1] ),
        .O(\phi_ln11_reg_158[7]_i_9_n_5 ));
  FDRE \phi_ln11_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[0]),
        .Q(\phi_ln11_reg_158_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \phi_ln11_reg_158_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln11_7_fu_651_p2[10]),
        .Q(\phi_ln11_reg_158_reg_n_5_[10] ),
        .R(ap_CS_fsm_state2));
  FDRE \phi_ln11_reg_158_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln11_7_fu_651_p2[11]),
        .Q(\phi_ln11_reg_158_reg_n_5_[11] ),
        .R(ap_CS_fsm_state2));
  CARRY4 \phi_ln11_reg_158_reg[11]_i_1 
       (.CI(\phi_ln11_reg_158_reg[7]_i_1_n_5 ),
        .CO({\phi_ln11_reg_158_reg[11]_i_1_n_5 ,\phi_ln11_reg_158_reg[11]_i_1_n_6 ,\phi_ln11_reg_158_reg[11]_i_1_n_7 ,\phi_ln11_reg_158_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,zext_ln11_6_reg_758[9:8]}),
        .O(add_ln11_7_fu_651_p2[11:8]),
        .S({\phi_ln11_reg_158_reg_n_5_[11] ,\phi_ln11_reg_158_reg_n_5_[10] ,\phi_ln11_reg_158[11]_i_2_n_5 ,\phi_ln11_reg_158[11]_i_3_n_5 }));
  FDRE \phi_ln11_reg_158_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln11_7_fu_651_p2[12]),
        .Q(\phi_ln11_reg_158_reg_n_5_[12] ),
        .R(ap_CS_fsm_state2));
  FDRE \phi_ln11_reg_158_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln11_7_fu_651_p2[13]),
        .Q(\phi_ln11_reg_158_reg_n_5_[13] ),
        .R(ap_CS_fsm_state2));
  CARRY4 \phi_ln11_reg_158_reg[13]_i_2 
       (.CI(\phi_ln11_reg_158_reg[11]_i_1_n_5 ),
        .CO({\NLW_phi_ln11_reg_158_reg[13]_i_2_CO_UNCONNECTED [3:1],\phi_ln11_reg_158_reg[13]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_phi_ln11_reg_158_reg[13]_i_2_O_UNCONNECTED [3:2],add_ln11_7_fu_651_p2[13:12]}),
        .S({1'b0,1'b0,\phi_ln11_reg_158_reg_n_5_[13] ,\phi_ln11_reg_158_reg_n_5_[12] }));
  FDRE \phi_ln11_reg_158_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[1]),
        .Q(\phi_ln11_reg_158_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \phi_ln11_reg_158_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[2]),
        .Q(\phi_ln11_reg_158_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \phi_ln11_reg_158_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[3]),
        .Q(\phi_ln11_reg_158_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \phi_ln11_reg_158_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[4]),
        .Q(\phi_ln11_reg_158_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \phi_ln11_reg_158_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(p_1_in[5]),
        .Q(\phi_ln11_reg_158_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \phi_ln11_reg_158_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln11_7_fu_651_p2[6]),
        .Q(\phi_ln11_reg_158_reg_n_5_[6] ),
        .R(ap_CS_fsm_state2));
  FDRE \phi_ln11_reg_158_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln11_7_fu_651_p2[7]),
        .Q(\phi_ln11_reg_158_reg_n_5_[7] ),
        .R(ap_CS_fsm_state2));
  CARRY4 \phi_ln11_reg_158_reg[7]_i_1 
       (.CI(\phi_ln11_reg_158_reg[7]_i_2_n_5 ),
        .CO({\phi_ln11_reg_158_reg[7]_i_1_n_5 ,\phi_ln11_reg_158_reg[7]_i_1_n_6 ,\phi_ln11_reg_158_reg[7]_i_1_n_7 ,\phi_ln11_reg_158_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln11_6_reg_758[7:4]),
        .O(add_ln11_7_fu_651_p2[7:4]),
        .S({\phi_ln11_reg_158[7]_i_3_n_5 ,\phi_ln11_reg_158[7]_i_4_n_5 ,\phi_ln11_reg_158[7]_i_5_n_5 ,\phi_ln11_reg_158[7]_i_6_n_5 }));
  CARRY4 \phi_ln11_reg_158_reg[7]_i_2 
       (.CI(1'b0),
        .CO({\phi_ln11_reg_158_reg[7]_i_2_n_5 ,\phi_ln11_reg_158_reg[7]_i_2_n_6 ,\phi_ln11_reg_158_reg[7]_i_2_n_7 ,\phi_ln11_reg_158_reg[7]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln11_6_reg_758[3:0]),
        .O(add_ln11_7_fu_651_p2[3:0]),
        .S({\phi_ln11_reg_158[7]_i_7_n_5 ,\phi_ln11_reg_158[7]_i_8_n_5 ,\phi_ln11_reg_158[7]_i_9_n_5 ,\phi_ln11_reg_158[7]_i_10_n_5 }));
  FDRE \phi_ln11_reg_158_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln11_7_fu_651_p2[8]),
        .Q(\phi_ln11_reg_158_reg_n_5_[8] ),
        .R(ap_CS_fsm_state2));
  FDRE \phi_ln11_reg_158_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(add_ln11_7_fu_651_p2[9]),
        .Q(\phi_ln11_reg_158_reg_n_5_[9] ),
        .R(ap_CS_fsm_state2));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_108
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_299_reg[0]),
        .I3(o_count_5_reg_309_reg[0]),
        .I4(ram_reg_0_i_169_n_5),
        .O(grp_padding2d_fix16_fu_431_output_r_address0[0]));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    ram_reg_0_i_120
       (.I0(o_count_5_reg_3091),
        .I1(icmp_ln31_fu_598_p2),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 [1]),
        .I4(\o_count_1_reg_213[0]_i_3_n_5 ),
        .O(grp_padding2d_fix16_fu_431_output_r_we0));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    ram_reg_0_i_121__0
       (.I0(ram_reg_0_i_174_n_5),
        .I1(ap_CS_fsm_state4),
        .I2(ram_reg_0_i_62),
        .I3(grp_padding2d_fix16_fu_431_input_height[1]),
        .I4(Q[1]),
        .I5(Q[12]),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_127
       (.I0(o_count_3_reg_278_reg[13]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 [1]),
        .I4(o_count_1_reg_213_reg[13]),
        .O(ram_reg_0_i_127_n_5));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_129
       (.I0(o_count_3_reg_278_reg[12]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 [1]),
        .I4(o_count_1_reg_213_reg[12]),
        .O(ram_reg_0_i_129_n_5));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_130
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_299_reg[11]),
        .I3(o_count_5_reg_309_reg[11]),
        .I4(ram_reg_0_i_188_n_5),
        .O(grp_padding2d_fix16_fu_431_output_r_address0[11]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_131
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_299_reg[10]),
        .I3(o_count_5_reg_309_reg[10]),
        .I4(ram_reg_0_i_189_n_5),
        .O(grp_padding2d_fix16_fu_431_output_r_address0[10]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_133
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_299_reg[9]),
        .I3(o_count_5_reg_309_reg[9]),
        .I4(ram_reg_0_i_190_n_5),
        .O(grp_padding2d_fix16_fu_431_output_r_address0[9]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_134
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_299_reg[8]),
        .I3(o_count_5_reg_309_reg[8]),
        .I4(ram_reg_0_i_191_n_5),
        .O(grp_padding2d_fix16_fu_431_output_r_address0[8]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_139
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_299_reg[7]),
        .I3(o_count_5_reg_309_reg[7]),
        .I4(ram_reg_0_i_203_n_5),
        .O(grp_padding2d_fix16_fu_431_output_r_address0[7]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_142
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_299_reg[6]),
        .I3(o_count_5_reg_309_reg[6]),
        .I4(ram_reg_0_i_209_n_5),
        .O(grp_padding2d_fix16_fu_431_output_r_address0[6]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_143
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_299_reg[5]),
        .I3(o_count_5_reg_309_reg[5]),
        .I4(ram_reg_0_i_210_n_5),
        .O(grp_padding2d_fix16_fu_431_output_r_address0[5]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_144
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_299_reg[4]),
        .I3(o_count_5_reg_309_reg[4]),
        .I4(ram_reg_0_i_211_n_5),
        .O(grp_padding2d_fix16_fu_431_output_r_address0[4]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_146
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_299_reg[3]),
        .I3(o_count_5_reg_309_reg[3]),
        .I4(ram_reg_0_i_216_n_5),
        .O(grp_padding2d_fix16_fu_431_output_r_address0[3]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_147
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_299_reg[2]),
        .I3(o_count_5_reg_309_reg[2]),
        .I4(ram_reg_0_i_217_n_5),
        .O(grp_padding2d_fix16_fu_431_output_r_address0[2]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_148
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_299_reg[1]),
        .I3(o_count_5_reg_309_reg[1]),
        .I4(ram_reg_0_i_218_n_5),
        .O(grp_padding2d_fix16_fu_431_output_r_address0[1]));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_169
       (.I0(o_count_3_reg_278_reg[0]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 [1]),
        .I4(o_count_1_reg_213_reg[0]),
        .O(ram_reg_0_i_169_n_5));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_174
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(\ap_CS_fsm_reg[6]_0 [1]),
        .O(ram_reg_0_i_174_n_5));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_188
       (.I0(o_count_3_reg_278_reg[11]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 [1]),
        .I4(o_count_1_reg_213_reg[11]),
        .O(ram_reg_0_i_188_n_5));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_189
       (.I0(o_count_3_reg_278_reg[10]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 [1]),
        .I4(o_count_1_reg_213_reg[10]),
        .O(ram_reg_0_i_189_n_5));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_190
       (.I0(o_count_3_reg_278_reg[9]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 [1]),
        .I4(o_count_1_reg_213_reg[9]),
        .O(ram_reg_0_i_190_n_5));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_191
       (.I0(o_count_3_reg_278_reg[8]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 [1]),
        .I4(o_count_1_reg_213_reg[8]),
        .O(ram_reg_0_i_191_n_5));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_203
       (.I0(o_count_3_reg_278_reg[7]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 [1]),
        .I4(o_count_1_reg_213_reg[7]),
        .O(ram_reg_0_i_203_n_5));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_209
       (.I0(o_count_3_reg_278_reg[6]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 [1]),
        .I4(o_count_1_reg_213_reg[6]),
        .O(ram_reg_0_i_209_n_5));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_210
       (.I0(o_count_3_reg_278_reg[5]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 [1]),
        .I4(o_count_1_reg_213_reg[5]),
        .O(ram_reg_0_i_210_n_5));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_211
       (.I0(o_count_3_reg_278_reg[4]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 [1]),
        .I4(o_count_1_reg_213_reg[4]),
        .O(ram_reg_0_i_211_n_5));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_216
       (.I0(o_count_3_reg_278_reg[3]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 [1]),
        .I4(o_count_1_reg_213_reg[3]),
        .O(ram_reg_0_i_216_n_5));
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_217
       (.I0(o_count_3_reg_278_reg[2]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 [1]),
        .I4(o_count_1_reg_213_reg[2]),
        .O(ram_reg_0_i_217_n_5));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h02030200)) 
    ram_reg_0_i_218
       (.I0(o_count_3_reg_278_reg[1]),
        .I1(ap_CS_fsm_state9),
        .I2(ap_CS_fsm_state8),
        .I3(\ap_CS_fsm_reg[6]_0 [1]),
        .I4(o_count_1_reg_213_reg[1]),
        .O(ram_reg_0_i_218_n_5));
  LUT6 #(
    .INIT(64'hEEFFEEFFEEFFEFEF)) 
    ram_reg_0_i_25
       (.I0(Q[7]),
        .I1(Q[10]),
        .I2(grp_padding2d_fix16_fu_431_input_r_address0[13]),
        .I3(output_r_address0[1]),
        .I4(Q[4]),
        .I5(Q[13]),
        .O(\ap_CS_fsm_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hEEFFEEFFEEFFEFEF)) 
    ram_reg_0_i_28__0
       (.I0(Q[7]),
        .I1(Q[10]),
        .I2(grp_padding2d_fix16_fu_431_input_r_address0[12]),
        .I3(output_r_address0[0]),
        .I4(Q[4]),
        .I5(Q[13]),
        .O(\ap_CS_fsm_reg[21] ));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_69
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_299_reg[13]),
        .I3(o_count_5_reg_309_reg[13]),
        .I4(ram_reg_0_i_127_n_5),
        .O(grp_padding2d_fix16_fu_431_output_r_address0[13]));
  LUT5 #(
    .INIT(32'hFFFFEA40)) 
    ram_reg_0_i_71
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state8),
        .I2(o_count_4_reg_299_reg[12]),
        .I3(o_count_5_reg_309_reg[12]),
        .I4(ram_reg_0_i_129_n_5),
        .O(grp_padding2d_fix16_fu_431_output_r_address0[12]));
  LUT3 #(
    .INIT(8'h01)) 
    \trunc_ln11_1_reg_706[0]_i_2 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[9]),
        .O(\trunc_ln11_1_reg_706[0]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \trunc_ln11_1_reg_706[0]_i_3 
       (.I0(Q[6]),
        .O(\trunc_ln11_1_reg_706[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h01)) 
    \trunc_ln11_1_reg_706[0]_i_4 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[9]),
        .O(\trunc_ln11_1_reg_706[0]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \trunc_ln11_1_reg_706[0]_i_5 
       (.I0(Q[6]),
        .O(\trunc_ln11_1_reg_706[0]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \trunc_ln11_1_reg_706[0]_i_6 
       (.I0(Q[6]),
        .O(\trunc_ln11_1_reg_706[0]_i_6_n_5 ));
  FDRE \trunc_ln11_1_reg_706_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(trunc_ln11_1_fu_350_p1[0]),
        .Q(trunc_ln11_1_reg_706[0]),
        .R(1'b0));
  CARRY4 \trunc_ln11_1_reg_706_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln11_1_reg_706_reg[0]_i_1_n_5 ,\trunc_ln11_1_reg_706_reg[0]_i_1_n_6 ,\trunc_ln11_1_reg_706_reg[0]_i_1_n_7 ,\trunc_ln11_1_reg_706_reg[0]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln11_1_reg_706[0]_i_2_n_5 ,Q[6],\trunc_ln11_1_reg_706[0]_i_3_n_5 ,1'b0}),
        .O({\trunc_ln11_1_reg_706_reg[0]_i_1_n_9 ,\trunc_ln11_1_reg_706_reg[0]_i_1_n_10 ,trunc_ln11_1_fu_350_p1[1:0]}),
        .S({\trunc_ln11_1_reg_706[0]_i_4_n_5 ,\trunc_ln11_1_reg_706[0]_i_5_n_5 ,\trunc_ln11_1_reg_706[0]_i_6_n_5 ,Q[6]}));
  FDRE \trunc_ln11_1_reg_706_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(trunc_ln11_1_fu_350_p1[1]),
        .Q(trunc_ln11_1_reg_706[1]),
        .R(1'b0));
  FDRE \trunc_ln11_1_reg_706_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(trunc_ln11_1_fu_350_p1[2]),
        .Q(trunc_ln11_1_reg_706[2]),
        .R(1'b0));
  FDRE \trunc_ln11_1_reg_706_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(trunc_ln11_1_fu_350_p1[3]),
        .Q(trunc_ln11_1_reg_706[3]),
        .R(1'b0));
  FDRE \trunc_ln11_1_reg_706_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(trunc_ln11_1_fu_350_p1[4]),
        .Q(trunc_ln11_1_reg_706[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \zext_ln11_10_reg_790[3]_i_2 
       (.I0(Q[9]),
        .I1(Q[6]),
        .I2(Q[3]),
        .O(\zext_ln11_10_reg_790[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \zext_ln11_10_reg_790[3]_i_3 
       (.I0(trunc_ln11_1_reg_706[2]),
        .I1(trunc_ln11_1_reg_706[3]),
        .O(\zext_ln11_10_reg_790[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \zext_ln11_10_reg_790[3]_i_4 
       (.I0(trunc_ln11_1_reg_706[2]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(Q[9]),
        .O(\zext_ln11_10_reg_790[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln11_10_reg_790[3]_i_5 
       (.I0(Q[6]),
        .I1(trunc_ln11_1_reg_706[1]),
        .O(\zext_ln11_10_reg_790[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \zext_ln11_10_reg_790[7]_i_2 
       (.I0(trunc_ln11_1_reg_706[4]),
        .I1(Q[6]),
        .O(\zext_ln11_10_reg_790[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    \zext_ln11_10_reg_790[7]_i_3 
       (.I0(Q[9]),
        .I1(Q[6]),
        .I2(Q[3]),
        .I3(mul_ln11_1_reg_695[5]),
        .I4(mul_ln11_1_reg_695[6]),
        .O(\zext_ln11_10_reg_790[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hCC66CC69)) 
    \zext_ln11_10_reg_790[7]_i_4 
       (.I0(trunc_ln11_1_reg_706[4]),
        .I1(mul_ln11_1_reg_695[5]),
        .I2(Q[9]),
        .I3(Q[6]),
        .I4(Q[3]),
        .O(\zext_ln11_10_reg_790[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \zext_ln11_10_reg_790[7]_i_5 
       (.I0(trunc_ln11_1_reg_706[3]),
        .I1(trunc_ln11_1_reg_706[4]),
        .I2(Q[6]),
        .O(\zext_ln11_10_reg_790[7]_i_5_n_5 ));
  FDRE \zext_ln11_10_reg_790_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_9_fu_488_p2[0]),
        .Q(zext_ln11_10_reg_790_reg[0]),
        .R(1'b0));
  FDRE \zext_ln11_10_reg_790_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_9_fu_488_p2[1]),
        .Q(zext_ln11_10_reg_790_reg[1]),
        .R(1'b0));
  FDRE \zext_ln11_10_reg_790_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_9_fu_488_p2[2]),
        .Q(zext_ln11_10_reg_790_reg[2]),
        .R(1'b0));
  FDRE \zext_ln11_10_reg_790_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_9_fu_488_p2[3]),
        .Q(zext_ln11_10_reg_790_reg[3]),
        .R(1'b0));
  CARRY4 \zext_ln11_10_reg_790_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\zext_ln11_10_reg_790_reg[3]_i_1_n_5 ,\zext_ln11_10_reg_790_reg[3]_i_1_n_6 ,\zext_ln11_10_reg_790_reg[3]_i_1_n_7 ,\zext_ln11_10_reg_790_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({trunc_ln11_1_reg_706[2],\zext_ln11_10_reg_790[3]_i_2_n_5 ,Q[6],1'b0}),
        .O(add_ln11_9_fu_488_p2[3:0]),
        .S({\zext_ln11_10_reg_790[3]_i_3_n_5 ,\zext_ln11_10_reg_790[3]_i_4_n_5 ,\zext_ln11_10_reg_790[3]_i_5_n_5 ,trunc_ln11_1_reg_706[0]}));
  FDRE \zext_ln11_10_reg_790_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_9_fu_488_p2[4]),
        .Q(zext_ln11_10_reg_790_reg[4]),
        .R(1'b0));
  FDRE \zext_ln11_10_reg_790_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_9_fu_488_p2[5]),
        .Q(zext_ln11_10_reg_790_reg[5]),
        .R(1'b0));
  FDRE \zext_ln11_10_reg_790_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_9_fu_488_p2[6]),
        .Q(zext_ln11_10_reg_790_reg[6]),
        .R(1'b0));
  FDRE \zext_ln11_10_reg_790_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_9_fu_488_p2[7]),
        .Q(zext_ln11_10_reg_790_reg[7]),
        .R(1'b0));
  CARRY4 \zext_ln11_10_reg_790_reg[7]_i_1 
       (.CI(\zext_ln11_10_reg_790_reg[3]_i_1_n_5 ),
        .CO({\zext_ln11_10_reg_790_reg[7]_i_1_n_5 ,\zext_ln11_10_reg_790_reg[7]_i_1_n_6 ,\zext_ln11_10_reg_790_reg[7]_i_1_n_7 ,\zext_ln11_10_reg_790_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln11_1_reg_695[6],\zext_ln11_10_reg_790[7]_i_2_n_5 ,trunc_ln11_1_reg_706[3]}),
        .O(add_ln11_9_fu_488_p2[7:4]),
        .S({mul_ln11_1_reg_695[7],\zext_ln11_10_reg_790[7]_i_3_n_5 ,\zext_ln11_10_reg_790[7]_i_4_n_5 ,\zext_ln11_10_reg_790[7]_i_5_n_5 }));
  FDRE \zext_ln11_10_reg_790_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_9_fu_488_p2[8]),
        .Q(zext_ln11_10_reg_790_reg[8]),
        .R(1'b0));
  FDRE \zext_ln11_10_reg_790_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_9_fu_488_p2[9]),
        .Q(zext_ln11_10_reg_790_reg[9]),
        .R(1'b0));
  CARRY4 \zext_ln11_10_reg_790_reg[9]_i_1 
       (.CI(\zext_ln11_10_reg_790_reg[7]_i_1_n_5 ),
        .CO({\NLW_zext_ln11_10_reg_790_reg[9]_i_1_CO_UNCONNECTED [3:1],\zext_ln11_10_reg_790_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_zext_ln11_10_reg_790_reg[9]_i_1_O_UNCONNECTED [3:2],add_ln11_9_fu_488_p2[9:8]}),
        .S({1'b0,1'b0,mul_ln11_1_reg_695[9:8]}));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \zext_ln11_2_reg_723[1]_i_1 
       (.I0(Q[9]),
        .I1(Q[6]),
        .I2(Q[3]),
        .O(grp_padding2d_fix16_fu_431_input_height[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln11_2_reg_723[3]_i_1 
       (.I0(Q[6]),
        .O(grp_padding2d_fix16_fu_431_input_height[3]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \zext_ln11_2_reg_723[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[9]),
        .O(grp_padding2d_fix16_fu_431_input_height[4]));
  FDRE \zext_ln11_2_reg_723_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(Q[6]),
        .Q(zext_ln11_2_reg_723[0]),
        .R(1'b0));
  FDRE \zext_ln11_2_reg_723_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_431_input_height[1]),
        .Q(zext_ln11_2_reg_723[1]),
        .R(1'b0));
  FDRE \zext_ln11_2_reg_723_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_431_input_height[3]),
        .Q(zext_ln11_2_reg_723[3]),
        .R(1'b0));
  FDRE \zext_ln11_2_reg_723_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(grp_padding2d_fix16_fu_431_input_height[4]),
        .Q(zext_ln11_2_reg_723[4]),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_733_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_1_reg_695[10]),
        .Q(\zext_ln11_5_reg_733_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_733_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_1_reg_695[11]),
        .Q(\zext_ln11_5_reg_733_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_733_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln11_1_reg_706[1]),
        .Q(\zext_ln11_5_reg_733_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_733_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln11_1_reg_706[2]),
        .Q(\zext_ln11_5_reg_733_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_733_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln11_1_reg_706[3]),
        .Q(\zext_ln11_5_reg_733_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_733_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln11_1_reg_706[4]),
        .Q(\zext_ln11_5_reg_733_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_733_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_1_reg_695[5]),
        .Q(\zext_ln11_5_reg_733_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_733_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_1_reg_695[6]),
        .Q(\zext_ln11_5_reg_733_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_733_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_1_reg_695[7]),
        .Q(\zext_ln11_5_reg_733_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_733_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_1_reg_695[8]),
        .Q(\zext_ln11_5_reg_733_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \zext_ln11_5_reg_733_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(mul_ln11_1_reg_695[9]),
        .Q(\zext_ln11_5_reg_733_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h71)) 
    \zext_ln11_6_reg_758[3]_i_2 
       (.I0(empty_39_reg_711[1]),
        .I1(empty_39_reg_711[0]),
        .I2(trunc_ln11_1_reg_706[2]),
        .O(\zext_ln11_6_reg_758[3]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln11_6_reg_758[3]_i_3 
       (.I0(empty_39_reg_711[0]),
        .O(\zext_ln11_6_reg_758[3]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hC993)) 
    \zext_ln11_6_reg_758[3]_i_4 
       (.I0(trunc_ln11_1_reg_706[2]),
        .I1(trunc_ln11_1_reg_706[3]),
        .I2(empty_39_reg_711[1]),
        .I3(empty_39_reg_711[0]),
        .O(\zext_ln11_6_reg_758[3]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \zext_ln11_6_reg_758[3]_i_5 
       (.I0(trunc_ln11_1_reg_706[1]),
        .I1(empty_39_reg_711[1]),
        .I2(empty_39_reg_711[0]),
        .I3(trunc_ln11_1_reg_706[2]),
        .O(\zext_ln11_6_reg_758[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zext_ln11_6_reg_758[3]_i_6 
       (.I0(empty_39_reg_711[0]),
        .I1(trunc_ln11_1_reg_706[1]),
        .O(\zext_ln11_6_reg_758[3]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \zext_ln11_6_reg_758[3]_i_7 
       (.I0(trunc_ln11_1_reg_706[0]),
        .O(\zext_ln11_6_reg_758[3]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h7E18)) 
    \zext_ln11_6_reg_758[7]_i_2 
       (.I0(empty_39_reg_711[1]),
        .I1(empty_39_reg_711[0]),
        .I2(empty_39_reg_711[3]),
        .I3(trunc_ln11_1_reg_706[3]),
        .O(\zext_ln11_6_reg_758[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hC55333333AACCCCC)) 
    \zext_ln11_6_reg_758[7]_i_3 
       (.I0(trunc_ln11_1_reg_706[4]),
        .I1(empty_39_reg_711[4]),
        .I2(empty_39_reg_711[1]),
        .I3(empty_39_reg_711[0]),
        .I4(empty_39_reg_711[3]),
        .I5(mul_ln11_1_reg_695[5]),
        .O(\zext_ln11_6_reg_758[7]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hC993366C)) 
    \zext_ln11_6_reg_758[7]_i_4 
       (.I0(trunc_ln11_1_reg_706[3]),
        .I1(trunc_ln11_1_reg_706[4]),
        .I2(empty_39_reg_711[0]),
        .I3(empty_39_reg_711[1]),
        .I4(empty_39_reg_711[3]),
        .O(\zext_ln11_6_reg_758[7]_i_4_n_5 ));
  FDRE \zext_ln11_6_reg_758_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_419_p2[0]),
        .Q(zext_ln11_6_reg_758[0]),
        .R(1'b0));
  FDRE \zext_ln11_6_reg_758_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_419_p2[1]),
        .Q(zext_ln11_6_reg_758[1]),
        .R(1'b0));
  FDRE \zext_ln11_6_reg_758_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_419_p2[2]),
        .Q(zext_ln11_6_reg_758[2]),
        .R(1'b0));
  FDRE \zext_ln11_6_reg_758_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_419_p2[3]),
        .Q(zext_ln11_6_reg_758[3]),
        .R(1'b0));
  CARRY4 \zext_ln11_6_reg_758_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\zext_ln11_6_reg_758_reg[3]_i_1_n_5 ,\zext_ln11_6_reg_758_reg[3]_i_1_n_6 ,\zext_ln11_6_reg_758_reg[3]_i_1_n_7 ,\zext_ln11_6_reg_758_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\zext_ln11_6_reg_758[3]_i_2_n_5 ,trunc_ln11_1_reg_706[1],\zext_ln11_6_reg_758[3]_i_3_n_5 ,1'b0}),
        .O(add_ln11_2_fu_419_p2[3:0]),
        .S({\zext_ln11_6_reg_758[3]_i_4_n_5 ,\zext_ln11_6_reg_758[3]_i_5_n_5 ,\zext_ln11_6_reg_758[3]_i_6_n_5 ,\zext_ln11_6_reg_758[3]_i_7_n_5 }));
  FDRE \zext_ln11_6_reg_758_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_419_p2[4]),
        .Q(zext_ln11_6_reg_758[4]),
        .R(1'b0));
  FDRE \zext_ln11_6_reg_758_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_419_p2[5]),
        .Q(zext_ln11_6_reg_758[5]),
        .R(1'b0));
  FDRE \zext_ln11_6_reg_758_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_419_p2[6]),
        .Q(zext_ln11_6_reg_758[6]),
        .R(1'b0));
  FDRE \zext_ln11_6_reg_758_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_419_p2[7]),
        .Q(zext_ln11_6_reg_758[7]),
        .R(1'b0));
  CARRY4 \zext_ln11_6_reg_758_reg[7]_i_1 
       (.CI(\zext_ln11_6_reg_758_reg[3]_i_1_n_5 ),
        .CO({\zext_ln11_6_reg_758_reg[7]_i_1_n_5 ,\zext_ln11_6_reg_758_reg[7]_i_1_n_6 ,\zext_ln11_6_reg_758_reg[7]_i_1_n_7 ,\zext_ln11_6_reg_758_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mul_ln11_1_reg_695[5],\zext_ln11_6_reg_758[7]_i_2_n_5 }),
        .O(add_ln11_2_fu_419_p2[7:4]),
        .S({mul_ln11_1_reg_695[7:6],\zext_ln11_6_reg_758[7]_i_3_n_5 ,\zext_ln11_6_reg_758[7]_i_4_n_5 }));
  FDRE \zext_ln11_6_reg_758_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_419_p2[8]),
        .Q(zext_ln11_6_reg_758[8]),
        .R(1'b0));
  FDRE \zext_ln11_6_reg_758_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_2_fu_419_p2[9]),
        .Q(zext_ln11_6_reg_758[9]),
        .R(1'b0));
  CARRY4 \zext_ln11_6_reg_758_reg[9]_i_1 
       (.CI(\zext_ln11_6_reg_758_reg[7]_i_1_n_5 ),
        .CO({\NLW_zext_ln11_6_reg_758_reg[9]_i_1_CO_UNCONNECTED [3:1],\zext_ln11_6_reg_758_reg[9]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_zext_ln11_6_reg_758_reg[9]_i_1_O_UNCONNECTED [3:2],add_ln11_2_fu_419_p2[9:8]}),
        .S({1'b0,1'b0,mul_ln11_1_reg_695[9:8]}));
  FDRE \zext_ln11_reg_716_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_39_reg_711[0]),
        .Q(zext_ln11_reg_716[0]),
        .R(1'b0));
  FDRE \zext_ln11_reg_716_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(empty_39_reg_711[4]),
        .Q(zext_ln11_reg_716[2]),
        .R(1'b0));
  FDRE \zext_ln11_reg_716_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_reg_690[3]),
        .Q(zext_ln11_reg_716[3]),
        .R(1'b0));
  FDRE \zext_ln11_reg_716_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln11_reg_690[4]),
        .Q(zext_ln11_reg_716[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix" *) 
module design_1_network_0_0_pointwise_conv2d_fix
   (ADDRARDADDR,
    \ap_CS_fsm_reg[1]_0 ,
    input_r_address0,
    D,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[40] ,
    output_r_ce0,
    \add_ln43_reg_402_reg[13]_0 ,
    \ap_CS_fsm_reg[40]_0 ,
    \ap_CS_fsm_reg[40]_1 ,
    \ap_CS_fsm_reg[40]_2 ,
    \ap_CS_fsm_reg[40]_3 ,
    \ap_CS_fsm_reg[40]_4 ,
    \ap_CS_fsm_reg[40]_5 ,
    \ap_CS_fsm_reg[40]_6 ,
    \ap_CS_fsm_reg[40]_7 ,
    \ap_CS_fsm_reg[40]_8 ,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    \ap_CS_fsm_reg[1]_4 ,
    \ap_CS_fsm_reg[1]_5 ,
    \add_ln43_reg_402_reg[10]_0 ,
    \ap_CS_fsm_reg[6]_0 ,
    trunc_ln42_fu_299_p1,
    CO,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    Q,
    i_0_reg_398_reg,
    output_r_address0,
    ram_reg_0_4,
    grp_pointwise_conv2d_fix_fu_585_ap_start_reg,
    ram_reg_0_5,
    MemBank_A_address01,
    input_data_data_V_0_ack_out,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_0_11,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_0_15,
    ram_reg_0_16,
    ram_reg_0_17,
    ram_reg_0_18,
    \ap_CS_fsm_reg[0]_0 ,
    ap_clk,
    q0);
  output [0:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[1]_0 ;
  output [6:0]input_r_address0;
  output [1:0]D;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[40] ;
  output output_r_ce0;
  output [2:0]\add_ln43_reg_402_reg[13]_0 ;
  output \ap_CS_fsm_reg[40]_0 ;
  output \ap_CS_fsm_reg[40]_1 ;
  output \ap_CS_fsm_reg[40]_2 ;
  output \ap_CS_fsm_reg[40]_3 ;
  output \ap_CS_fsm_reg[40]_4 ;
  output \ap_CS_fsm_reg[40]_5 ;
  output \ap_CS_fsm_reg[40]_6 ;
  output \ap_CS_fsm_reg[40]_7 ;
  output \ap_CS_fsm_reg[40]_8 ;
  output \ap_CS_fsm_reg[1]_1 ;
  output \ap_CS_fsm_reg[1]_2 ;
  output \ap_CS_fsm_reg[1]_3 ;
  output \ap_CS_fsm_reg[1]_4 ;
  output [1:0]\ap_CS_fsm_reg[1]_5 ;
  output \add_ln43_reg_402_reg[10]_0 ;
  output \ap_CS_fsm_reg[6]_0 ;
  output [15:0]trunc_ln42_fu_299_p1;
  output [0:0]CO;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input [5:0]Q;
  input [6:0]i_0_reg_398_reg;
  input [6:0]output_r_address0;
  input ram_reg_0_4;
  input grp_pointwise_conv2d_fix_fu_585_ap_start_reg;
  input [1:0]ram_reg_0_5;
  input MemBank_A_address01;
  input input_data_data_V_0_ack_out;
  input ram_reg_0_6;
  input [9:0]ram_reg_0_7;
  input [9:0]ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_0_15;
  input ram_reg_0_16;
  input ram_reg_0_17;
  input ram_reg_0_18;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input ap_clk;
  input [15:0]q0;

  wire [0:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire MemBank_A_address01;
  wire [5:0]Q;
  wire [13:3]add_ln24_fu_150_p2;
  wire [13:3]add_ln24_reg_343;
  wire \add_ln24_reg_343[10]_i_2_n_5 ;
  wire \add_ln24_reg_343[10]_i_3_n_5 ;
  wire \add_ln24_reg_343[6]_i_2_n_5 ;
  wire \add_ln24_reg_343_reg[10]_i_1_n_5 ;
  wire \add_ln24_reg_343_reg[10]_i_1_n_6 ;
  wire \add_ln24_reg_343_reg[10]_i_1_n_7 ;
  wire \add_ln24_reg_343_reg[10]_i_1_n_8 ;
  wire \add_ln24_reg_343_reg[13]_i_1_n_7 ;
  wire \add_ln24_reg_343_reg[13]_i_1_n_8 ;
  wire \add_ln24_reg_343_reg[6]_i_1_n_5 ;
  wire \add_ln24_reg_343_reg[6]_i_1_n_6 ;
  wire \add_ln24_reg_343_reg[6]_i_1_n_7 ;
  wire \add_ln24_reg_343_reg[6]_i_1_n_8 ;
  wire [13:0]add_ln43_fu_266_p2;
  wire add_ln43_reg_4020;
  wire \add_ln43_reg_402[11]_i_2_n_5 ;
  wire \add_ln43_reg_402[11]_i_4_n_5 ;
  wire \add_ln43_reg_402[11]_i_5_n_5 ;
  wire \add_ln43_reg_402[11]_i_6_n_5 ;
  wire \add_ln43_reg_402[11]_i_7_n_5 ;
  wire \add_ln43_reg_402[13]_i_3_n_5 ;
  wire \add_ln43_reg_402[13]_i_4_n_5 ;
  wire \add_ln43_reg_402[3]_i_2_n_5 ;
  wire \add_ln43_reg_402[3]_i_3_n_5 ;
  wire \add_ln43_reg_402[3]_i_4_n_5 ;
  wire \add_ln43_reg_402[3]_i_5_n_5 ;
  wire \add_ln43_reg_402[7]_i_2_n_5 ;
  wire \add_ln43_reg_402[7]_i_3_n_5 ;
  wire \add_ln43_reg_402[7]_i_4_n_5 ;
  wire \add_ln43_reg_402[7]_i_5_n_5 ;
  wire \add_ln43_reg_402_reg[10]_0 ;
  wire \add_ln43_reg_402_reg[11]_i_1_n_5 ;
  wire \add_ln43_reg_402_reg[11]_i_1_n_6 ;
  wire \add_ln43_reg_402_reg[11]_i_1_n_7 ;
  wire \add_ln43_reg_402_reg[11]_i_1_n_8 ;
  wire \add_ln43_reg_402_reg[11]_i_3_n_6 ;
  wire \add_ln43_reg_402_reg[11]_i_3_n_7 ;
  wire \add_ln43_reg_402_reg[11]_i_3_n_8 ;
  wire [2:0]\add_ln43_reg_402_reg[13]_0 ;
  wire \add_ln43_reg_402_reg[13]_i_2_n_8 ;
  wire \add_ln43_reg_402_reg[3]_i_1_n_5 ;
  wire \add_ln43_reg_402_reg[3]_i_1_n_6 ;
  wire \add_ln43_reg_402_reg[3]_i_1_n_7 ;
  wire \add_ln43_reg_402_reg[3]_i_1_n_8 ;
  wire \add_ln43_reg_402_reg[7]_i_1_n_5 ;
  wire \add_ln43_reg_402_reg[7]_i_1_n_6 ;
  wire \add_ln43_reg_402_reg[7]_i_1_n_7 ;
  wire \add_ln43_reg_402_reg[7]_i_1_n_8 ;
  wire \ap_CS_fsm[2]_i_1__8_n_5 ;
  wire \ap_CS_fsm[5]_i_1__8_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[1]_3 ;
  wire \ap_CS_fsm_reg[1]_4 ;
  wire [1:0]\ap_CS_fsm_reg[1]_5 ;
  wire \ap_CS_fsm_reg[40] ;
  wire \ap_CS_fsm_reg[40]_0 ;
  wire \ap_CS_fsm_reg[40]_1 ;
  wire \ap_CS_fsm_reg[40]_2 ;
  wire \ap_CS_fsm_reg[40]_3 ;
  wire \ap_CS_fsm_reg[40]_4 ;
  wire \ap_CS_fsm_reg[40]_5 ;
  wire \ap_CS_fsm_reg[40]_6 ;
  wire \ap_CS_fsm_reg[40]_7 ;
  wire \ap_CS_fsm_reg[40]_8 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire grp_pointwise_conv2d_fix_fu_585_ap_ready;
  wire grp_pointwise_conv2d_fix_fu_585_ap_start_reg;
  wire [13:0]grp_pointwise_conv2d_fix_fu_585_input_r_address0;
  wire grp_pointwise_conv2d_fix_fu_585_input_r_ce0;
  wire [10:0]grp_pointwise_conv2d_fix_fu_585_output_r_address0;
  wire [6:0]i_0_reg_398_reg;
  wire input_data_data_V_0_ack_out;
  wire [6:0]input_r_address0;
  wire out_d_0_reg_102;
  wire \out_d_0_reg_102_reg_n_5_[0] ;
  wire \out_d_0_reg_102_reg_n_5_[1] ;
  wire \out_d_0_reg_102_reg_n_5_[2] ;
  wire \out_d_0_reg_102_reg_n_5_[3] ;
  wire \out_d_0_reg_102_reg_n_5_[4] ;
  wire [4:0]out_d_fu_162_p2;
  wire [4:0]out_d_reg_351;
  wire \out_d_reg_351[1]_i_1_n_5 ;
  wire out_h_0_reg_124;
  wire [4:2]out_h_fu_196_p2;
  wire [4:0]out_h_reg_379;
  wire \out_h_reg_379[0]_i_1_n_5 ;
  wire \out_h_reg_379[1]_i_1_n_5 ;
  wire [4:2]out_w_0_reg_135;
  wire out_w_0_reg_1350;
  wire [4:0]out_w_fu_238_p2;
  wire [4:0]out_w_reg_392;
  wire [6:0]output_r_address0;
  wire output_r_ce0;
  wire [4:3]p_0_in;
  wire [13:3]phi_mul_reg_113;
  wire [15:0]q0;
  wire [13:0]q0_0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_15;
  wire ram_reg_0_16;
  wire ram_reg_0_17;
  wire ram_reg_0_18;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire [1:0]ram_reg_0_5;
  wire ram_reg_0_6;
  wire [9:0]ram_reg_0_7;
  wire [9:0]ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_131__0_n_5;
  wire ram_reg_0_i_132__0_n_5;
  wire ram_reg_0_i_133__0_n_5;
  wire ram_reg_0_i_21__0_n_5;
  wire ram_reg_0_i_27_n_5;
  wire ram_reg_0_i_49__0_n_5;
  wire ram_reg_0_i_90_n_5;
  wire ram_reg_0_i_90_n_6;
  wire ram_reg_0_i_90_n_7;
  wire ram_reg_0_i_90_n_8;
  wire ram_reg_6_i_8_n_5;
  wire [13:0]sext_ln31_reg_371;
  wire [9:2]sub_ln37_reg_384;
  wire \sub_ln37_reg_384[4]_i_1_n_5 ;
  wire \sub_ln37_reg_384[7]_i_1_n_5 ;
  wire \sub_ln37_reg_384[8]_i_1_n_5 ;
  wire \sub_ln37_reg_384[9]_i_1_n_5 ;
  wire [15:0]trunc_ln42_fu_299_p1;
  wire [13:3]zext_ln24_reg_338_reg;
  wire [9:5]zext_ln37_2_fu_210_p1;
  wire [3:2]\NLW_add_ln24_reg_343_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln24_reg_343_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln43_reg_402_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln43_reg_402_reg[13]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_ram_reg_0_i_90_O_UNCONNECTED;

  design_1_network_0_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s SeparableConv2D_0_b_s_U
       (.Q({\out_d_0_reg_102_reg_n_5_[3] ,\out_d_0_reg_102_reg_n_5_[2] ,\out_d_0_reg_102_reg_n_5_[1] ,\out_d_0_reg_102_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[13] (q0_0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_343[10]_i_2 
       (.I0(phi_mul_reg_113[9]),
        .O(\add_ln24_reg_343[10]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_343[10]_i_3 
       (.I0(phi_mul_reg_113[8]),
        .O(\add_ln24_reg_343[10]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_343[6]_i_2 
       (.I0(phi_mul_reg_113[4]),
        .O(\add_ln24_reg_343[6]_i_2_n_5 ));
  FDRE \add_ln24_reg_343_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_150_p2[10]),
        .Q(add_ln24_reg_343[10]),
        .R(1'b0));
  CARRY4 \add_ln24_reg_343_reg[10]_i_1 
       (.CI(\add_ln24_reg_343_reg[6]_i_1_n_5 ),
        .CO({\add_ln24_reg_343_reg[10]_i_1_n_5 ,\add_ln24_reg_343_reg[10]_i_1_n_6 ,\add_ln24_reg_343_reg[10]_i_1_n_7 ,\add_ln24_reg_343_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_113[9:8],1'b0}),
        .O(add_ln24_fu_150_p2[10:7]),
        .S({phi_mul_reg_113[10],\add_ln24_reg_343[10]_i_2_n_5 ,\add_ln24_reg_343[10]_i_3_n_5 ,phi_mul_reg_113[7]}));
  FDRE \add_ln24_reg_343_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_150_p2[11]),
        .Q(add_ln24_reg_343[11]),
        .R(1'b0));
  FDRE \add_ln24_reg_343_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_150_p2[12]),
        .Q(add_ln24_reg_343[12]),
        .R(1'b0));
  FDRE \add_ln24_reg_343_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_150_p2[13]),
        .Q(add_ln24_reg_343[13]),
        .R(1'b0));
  CARRY4 \add_ln24_reg_343_reg[13]_i_1 
       (.CI(\add_ln24_reg_343_reg[10]_i_1_n_5 ),
        .CO({\NLW_add_ln24_reg_343_reg[13]_i_1_CO_UNCONNECTED [3:2],\add_ln24_reg_343_reg[13]_i_1_n_7 ,\add_ln24_reg_343_reg[13]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln24_reg_343_reg[13]_i_1_O_UNCONNECTED [3],add_ln24_fu_150_p2[13:11]}),
        .S({1'b0,phi_mul_reg_113[13:11]}));
  FDRE \add_ln24_reg_343_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_150_p2[3]),
        .Q(add_ln24_reg_343[3]),
        .R(1'b0));
  FDRE \add_ln24_reg_343_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_150_p2[4]),
        .Q(add_ln24_reg_343[4]),
        .R(1'b0));
  FDRE \add_ln24_reg_343_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_150_p2[5]),
        .Q(add_ln24_reg_343[5]),
        .R(1'b0));
  FDRE \add_ln24_reg_343_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_150_p2[6]),
        .Q(add_ln24_reg_343[6]),
        .R(1'b0));
  CARRY4 \add_ln24_reg_343_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\add_ln24_reg_343_reg[6]_i_1_n_5 ,\add_ln24_reg_343_reg[6]_i_1_n_6 ,\add_ln24_reg_343_reg[6]_i_1_n_7 ,\add_ln24_reg_343_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_113[4],1'b0}),
        .O(add_ln24_fu_150_p2[6:3]),
        .S({phi_mul_reg_113[6:5],\add_ln24_reg_343[6]_i_2_n_5 ,phi_mul_reg_113[3]}));
  FDRE \add_ln24_reg_343_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_150_p2[7]),
        .Q(add_ln24_reg_343[7]),
        .R(1'b0));
  FDRE \add_ln24_reg_343_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_150_p2[8]),
        .Q(add_ln24_reg_343[8]),
        .R(1'b0));
  FDRE \add_ln24_reg_343_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_150_p2[9]),
        .Q(add_ln24_reg_343[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln43_reg_402[11]_i_2 
       (.I0(grp_pointwise_conv2d_fix_fu_585_input_r_address0[13]),
        .O(\add_ln43_reg_402[11]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_402[11]_i_4 
       (.I0(grp_pointwise_conv2d_fix_fu_585_input_r_address0[13]),
        .I1(zext_ln24_reg_338_reg[11]),
        .O(\add_ln43_reg_402[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_402[11]_i_5 
       (.I0(grp_pointwise_conv2d_fix_fu_585_input_r_address0[13]),
        .I1(zext_ln24_reg_338_reg[10]),
        .O(\add_ln43_reg_402[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_402[11]_i_6 
       (.I0(zext_ln24_reg_338_reg[9]),
        .I1(input_r_address0[6]),
        .O(\add_ln43_reg_402[11]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_402[11]_i_7 
       (.I0(zext_ln24_reg_338_reg[8]),
        .I1(input_r_address0[5]),
        .O(\add_ln43_reg_402[11]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA2AAA)) 
    \add_ln43_reg_402[13]_i_1 
       (.I0(grp_pointwise_conv2d_fix_fu_585_input_r_ce0),
        .I1(out_w_0_reg_135[4]),
        .I2(out_w_0_reg_135[2]),
        .I3(out_w_0_reg_135[3]),
        .I4(grp_pointwise_conv2d_fix_fu_585_input_r_address0[0]),
        .I5(grp_pointwise_conv2d_fix_fu_585_input_r_address0[1]),
        .O(add_ln43_reg_4020));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln43_reg_402[13]_i_3 
       (.I0(zext_ln24_reg_338_reg[12]),
        .I1(zext_ln24_reg_338_reg[13]),
        .O(\add_ln43_reg_402[13]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln43_reg_402[13]_i_4 
       (.I0(zext_ln24_reg_338_reg[11]),
        .I1(zext_ln24_reg_338_reg[12]),
        .O(\add_ln43_reg_402[13]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_402[3]_i_2 
       (.I0(zext_ln24_reg_338_reg[3]),
        .I1(input_r_address0[0]),
        .O(\add_ln43_reg_402[3]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_402[3]_i_3 
       (.I0(sub_ln37_reg_384[2]),
        .I1(out_w_0_reg_135[2]),
        .O(\add_ln43_reg_402[3]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln43_reg_402[3]_i_4 
       (.I0(grp_pointwise_conv2d_fix_fu_585_input_r_address0[1]),
        .O(\add_ln43_reg_402[3]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h2)) 
    \add_ln43_reg_402[3]_i_5 
       (.I0(grp_pointwise_conv2d_fix_fu_585_input_r_address0[0]),
        .O(\add_ln43_reg_402[3]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_402[7]_i_2 
       (.I0(zext_ln24_reg_338_reg[7]),
        .I1(input_r_address0[4]),
        .O(\add_ln43_reg_402[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_402[7]_i_3 
       (.I0(zext_ln24_reg_338_reg[6]),
        .I1(input_r_address0[3]),
        .O(\add_ln43_reg_402[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_402[7]_i_4 
       (.I0(zext_ln24_reg_338_reg[5]),
        .I1(input_r_address0[2]),
        .O(\add_ln43_reg_402[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln43_reg_402[7]_i_5 
       (.I0(zext_ln24_reg_338_reg[4]),
        .I1(input_r_address0[1]),
        .O(\add_ln43_reg_402[7]_i_5_n_5 ));
  FDRE \add_ln43_reg_402_reg[0] 
       (.C(ap_clk),
        .CE(add_ln43_reg_4020),
        .D(add_ln43_fu_266_p2[0]),
        .Q(grp_pointwise_conv2d_fix_fu_585_output_r_address0[0]),
        .R(1'b0));
  FDRE \add_ln43_reg_402_reg[10] 
       (.C(ap_clk),
        .CE(add_ln43_reg_4020),
        .D(add_ln43_fu_266_p2[10]),
        .Q(grp_pointwise_conv2d_fix_fu_585_output_r_address0[10]),
        .R(1'b0));
  FDRE \add_ln43_reg_402_reg[11] 
       (.C(ap_clk),
        .CE(add_ln43_reg_4020),
        .D(add_ln43_fu_266_p2[11]),
        .Q(\add_ln43_reg_402_reg[13]_0 [0]),
        .R(1'b0));
  CARRY4 \add_ln43_reg_402_reg[11]_i_1 
       (.CI(\add_ln43_reg_402_reg[7]_i_1_n_5 ),
        .CO({\add_ln43_reg_402_reg[11]_i_1_n_5 ,\add_ln43_reg_402_reg[11]_i_1_n_6 ,\add_ln43_reg_402_reg[11]_i_1_n_7 ,\add_ln43_reg_402_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({\add_ln43_reg_402[11]_i_2_n_5 ,grp_pointwise_conv2d_fix_fu_585_input_r_address0[13],zext_ln24_reg_338_reg[9:8]}),
        .O(add_ln43_fu_266_p2[11:8]),
        .S({\add_ln43_reg_402[11]_i_4_n_5 ,\add_ln43_reg_402[11]_i_5_n_5 ,\add_ln43_reg_402[11]_i_6_n_5 ,\add_ln43_reg_402[11]_i_7_n_5 }));
  CARRY4 \add_ln43_reg_402_reg[11]_i_3 
       (.CI(ram_reg_0_i_90_n_5),
        .CO({grp_pointwise_conv2d_fix_fu_585_input_r_address0[13],\add_ln43_reg_402_reg[11]_i_3_n_6 ,\add_ln43_reg_402_reg[11]_i_3_n_7 ,\add_ln43_reg_402_reg[11]_i_3_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(input_r_address0[6:3]),
        .S(sub_ln37_reg_384[9:6]));
  FDRE \add_ln43_reg_402_reg[12] 
       (.C(ap_clk),
        .CE(add_ln43_reg_4020),
        .D(add_ln43_fu_266_p2[12]),
        .Q(\add_ln43_reg_402_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \add_ln43_reg_402_reg[13] 
       (.C(ap_clk),
        .CE(add_ln43_reg_4020),
        .D(add_ln43_fu_266_p2[13]),
        .Q(\add_ln43_reg_402_reg[13]_0 [2]),
        .R(1'b0));
  CARRY4 \add_ln43_reg_402_reg[13]_i_2 
       (.CI(\add_ln43_reg_402_reg[11]_i_1_n_5 ),
        .CO({\NLW_add_ln43_reg_402_reg[13]_i_2_CO_UNCONNECTED [3:1],\add_ln43_reg_402_reg[13]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln24_reg_338_reg[11]}),
        .O({\NLW_add_ln43_reg_402_reg[13]_i_2_O_UNCONNECTED [3:2],add_ln43_fu_266_p2[13:12]}),
        .S({1'b0,1'b0,\add_ln43_reg_402[13]_i_3_n_5 ,\add_ln43_reg_402[13]_i_4_n_5 }));
  FDRE \add_ln43_reg_402_reg[1] 
       (.C(ap_clk),
        .CE(add_ln43_reg_4020),
        .D(add_ln43_fu_266_p2[1]),
        .Q(grp_pointwise_conv2d_fix_fu_585_output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln43_reg_402_reg[2] 
       (.C(ap_clk),
        .CE(add_ln43_reg_4020),
        .D(add_ln43_fu_266_p2[2]),
        .Q(grp_pointwise_conv2d_fix_fu_585_output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln43_reg_402_reg[3] 
       (.C(ap_clk),
        .CE(add_ln43_reg_4020),
        .D(add_ln43_fu_266_p2[3]),
        .Q(grp_pointwise_conv2d_fix_fu_585_output_r_address0[3]),
        .R(1'b0));
  CARRY4 \add_ln43_reg_402_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln43_reg_402_reg[3]_i_1_n_5 ,\add_ln43_reg_402_reg[3]_i_1_n_6 ,\add_ln43_reg_402_reg[3]_i_1_n_7 ,\add_ln43_reg_402_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({zext_ln24_reg_338_reg[3],1'b0,1'b0,1'b0}),
        .O(add_ln43_fu_266_p2[3:0]),
        .S({\add_ln43_reg_402[3]_i_2_n_5 ,\add_ln43_reg_402[3]_i_3_n_5 ,\add_ln43_reg_402[3]_i_4_n_5 ,\add_ln43_reg_402[3]_i_5_n_5 }));
  FDRE \add_ln43_reg_402_reg[4] 
       (.C(ap_clk),
        .CE(add_ln43_reg_4020),
        .D(add_ln43_fu_266_p2[4]),
        .Q(grp_pointwise_conv2d_fix_fu_585_output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln43_reg_402_reg[5] 
       (.C(ap_clk),
        .CE(add_ln43_reg_4020),
        .D(add_ln43_fu_266_p2[5]),
        .Q(grp_pointwise_conv2d_fix_fu_585_output_r_address0[5]),
        .R(1'b0));
  FDRE \add_ln43_reg_402_reg[6] 
       (.C(ap_clk),
        .CE(add_ln43_reg_4020),
        .D(add_ln43_fu_266_p2[6]),
        .Q(grp_pointwise_conv2d_fix_fu_585_output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln43_reg_402_reg[7] 
       (.C(ap_clk),
        .CE(add_ln43_reg_4020),
        .D(add_ln43_fu_266_p2[7]),
        .Q(grp_pointwise_conv2d_fix_fu_585_output_r_address0[7]),
        .R(1'b0));
  CARRY4 \add_ln43_reg_402_reg[7]_i_1 
       (.CI(\add_ln43_reg_402_reg[3]_i_1_n_5 ),
        .CO({\add_ln43_reg_402_reg[7]_i_1_n_5 ,\add_ln43_reg_402_reg[7]_i_1_n_6 ,\add_ln43_reg_402_reg[7]_i_1_n_7 ,\add_ln43_reg_402_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(zext_ln24_reg_338_reg[7:4]),
        .O(add_ln43_fu_266_p2[7:4]),
        .S({\add_ln43_reg_402[7]_i_2_n_5 ,\add_ln43_reg_402[7]_i_3_n_5 ,\add_ln43_reg_402[7]_i_4_n_5 ,\add_ln43_reg_402[7]_i_5_n_5 }));
  FDRE \add_ln43_reg_402_reg[8] 
       (.C(ap_clk),
        .CE(add_ln43_reg_4020),
        .D(add_ln43_fu_266_p2[8]),
        .Q(grp_pointwise_conv2d_fix_fu_585_output_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln43_reg_402_reg[9] 
       (.C(ap_clk),
        .CE(add_ln43_reg_4020),
        .D(add_ln43_fu_266_p2[9]),
        .Q(grp_pointwise_conv2d_fix_fu_585_output_r_address0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_fu_585_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_fu_585_ap_ready),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \ap_CS_fsm[0]_i_2__5 
       (.I0(\out_d_0_reg_102_reg_n_5_[1] ),
        .I1(\out_d_0_reg_102_reg_n_5_[0] ),
        .I2(\out_d_0_reg_102_reg_n_5_[4] ),
        .I3(\out_d_0_reg_102_reg_n_5_[2] ),
        .I4(\out_d_0_reg_102_reg_n_5_[3] ),
        .I5(ap_CS_fsm_state2),
        .O(grp_pointwise_conv2d_fix_fu_585_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_fu_585_ap_start_reg),
        .I2(ap_NS_fsm10_out),
        .I3(ap_CS_fsm_state4),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \ap_CS_fsm[2]_i_1__8 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_102_reg_n_5_[3] ),
        .I2(\out_d_0_reg_102_reg_n_5_[2] ),
        .I3(\out_d_0_reg_102_reg_n_5_[4] ),
        .I4(\out_d_0_reg_102_reg_n_5_[0] ),
        .I5(\out_d_0_reg_102_reg_n_5_[1] ),
        .O(\ap_CS_fsm[2]_i_1__8_n_5 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[3]_i_1__6 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_NS_fsm1),
        .I2(grp_pointwise_conv2d_fix_fu_585_input_r_ce0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[4]_i_1__7 
       (.I0(ap_NS_fsm10_out),
        .I1(ap_CS_fsm_state4),
        .I2(output_r_ce0),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hEFFFFFFF00000000)) 
    \ap_CS_fsm[5]_i_1__8 
       (.I0(grp_pointwise_conv2d_fix_fu_585_input_r_address0[1]),
        .I1(grp_pointwise_conv2d_fix_fu_585_input_r_address0[0]),
        .I2(out_w_0_reg_135[3]),
        .I3(out_w_0_reg_135[2]),
        .I4(out_w_0_reg_135[4]),
        .I5(grp_pointwise_conv2d_fix_fu_585_input_r_ce0),
        .O(\ap_CS_fsm[5]_i_1__8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[7]_i_1__4 
       (.I0(grp_pointwise_conv2d_fix_fu_585_ap_ready),
        .I1(grp_pointwise_conv2d_fix_fu_585_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[8]_i_1__5 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_fu_585_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_fu_585_ap_ready),
        .I3(Q[2]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__8_n_5 ),
        .Q(ap_CS_fsm_state3),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(grp_pointwise_conv2d_fix_fu_585_input_r_ce0),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[5]_i_1__8_n_5 ),
        .Q(ap_CS_fsm_state6),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(output_r_ce0),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_pointwise_conv2d_fix_fu_585_ap_start_reg_i_1
       (.I0(grp_pointwise_conv2d_fix_fu_585_ap_ready),
        .I1(Q[1]),
        .I2(grp_pointwise_conv2d_fix_fu_585_ap_start_reg),
        .O(\ap_CS_fsm_reg[6]_0 ));
  design_1_network_0_0_network_mul_mul_16s_14s_30_1_1 network_mul_mul_16s_14s_30_1_1_U11
       (.CO(CO),
        .DI(ram_reg_6_i_8_n_5),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state6,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .p({\out_d_0_reg_102_reg_n_5_[3] ,\out_d_0_reg_102_reg_n_5_[2] ,\out_d_0_reg_102_reg_n_5_[1] ,\out_d_0_reg_102_reg_n_5_[0] }),
        .q0(q0),
        .ram_reg_7(sext_ln31_reg_371),
        .trunc_ln42_fu_299_p1(trunc_ln42_fu_299_p1));
  LUT3 #(
    .INIT(8'h08)) 
    \out_d_0_reg_102[4]_i_1 
       (.I0(grp_pointwise_conv2d_fix_fu_585_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(ap_NS_fsm10_out),
        .O(out_d_0_reg_102));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \out_d_0_reg_102[4]_i_2 
       (.I0(zext_ln37_2_fu_210_p1[9]),
        .I1(zext_ln37_2_fu_210_p1[7]),
        .I2(zext_ln37_2_fu_210_p1[8]),
        .I3(zext_ln37_2_fu_210_p1[5]),
        .I4(zext_ln37_2_fu_210_p1[6]),
        .I5(ap_CS_fsm_state4),
        .O(ap_NS_fsm10_out));
  FDRE \out_d_0_reg_102_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_351[0]),
        .Q(\out_d_0_reg_102_reg_n_5_[0] ),
        .R(out_d_0_reg_102));
  FDRE \out_d_0_reg_102_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_351[1]),
        .Q(\out_d_0_reg_102_reg_n_5_[1] ),
        .R(out_d_0_reg_102));
  FDRE \out_d_0_reg_102_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_351[2]),
        .Q(\out_d_0_reg_102_reg_n_5_[2] ),
        .R(out_d_0_reg_102));
  FDRE \out_d_0_reg_102_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_351[3]),
        .Q(\out_d_0_reg_102_reg_n_5_[3] ),
        .R(out_d_0_reg_102));
  FDRE \out_d_0_reg_102_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_351[4]),
        .Q(\out_d_0_reg_102_reg_n_5_[4] ),
        .R(out_d_0_reg_102));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_351[0]_i_1 
       (.I0(\out_d_0_reg_102_reg_n_5_[0] ),
        .O(out_d_fu_162_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_351[1]_i_1 
       (.I0(\out_d_0_reg_102_reg_n_5_[0] ),
        .I1(\out_d_0_reg_102_reg_n_5_[1] ),
        .O(\out_d_reg_351[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_reg_351[2]_i_1 
       (.I0(\out_d_0_reg_102_reg_n_5_[0] ),
        .I1(\out_d_0_reg_102_reg_n_5_[1] ),
        .I2(\out_d_0_reg_102_reg_n_5_[2] ),
        .O(out_d_fu_162_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_reg_351[3]_i_1 
       (.I0(\out_d_0_reg_102_reg_n_5_[1] ),
        .I1(\out_d_0_reg_102_reg_n_5_[0] ),
        .I2(\out_d_0_reg_102_reg_n_5_[2] ),
        .I3(\out_d_0_reg_102_reg_n_5_[3] ),
        .O(out_d_fu_162_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_d_reg_351[4]_i_1 
       (.I0(\out_d_0_reg_102_reg_n_5_[2] ),
        .I1(\out_d_0_reg_102_reg_n_5_[0] ),
        .I2(\out_d_0_reg_102_reg_n_5_[1] ),
        .I3(\out_d_0_reg_102_reg_n_5_[3] ),
        .I4(\out_d_0_reg_102_reg_n_5_[4] ),
        .O(out_d_fu_162_p2[4]));
  FDRE \out_d_reg_351_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_162_p2[0]),
        .Q(out_d_reg_351[0]),
        .R(1'b0));
  FDRE \out_d_reg_351_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_d_reg_351[1]_i_1_n_5 ),
        .Q(out_d_reg_351[1]),
        .R(1'b0));
  FDRE \out_d_reg_351_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_162_p2[2]),
        .Q(out_d_reg_351[2]),
        .R(1'b0));
  FDRE \out_d_reg_351_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_162_p2[3]),
        .Q(out_d_reg_351[3]),
        .R(1'b0));
  FDRE \out_d_reg_351_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_162_p2[4]),
        .Q(out_d_reg_351[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \out_h_0_reg_124[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_NS_fsm1),
        .O(out_h_0_reg_124));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \out_h_0_reg_124[4]_i_2 
       (.I0(grp_pointwise_conv2d_fix_fu_585_input_r_ce0),
        .I1(out_w_0_reg_135[4]),
        .I2(out_w_0_reg_135[2]),
        .I3(out_w_0_reg_135[3]),
        .I4(grp_pointwise_conv2d_fix_fu_585_input_r_address0[0]),
        .I5(grp_pointwise_conv2d_fix_fu_585_input_r_address0[1]),
        .O(ap_NS_fsm1));
  FDRE \out_h_0_reg_124_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_reg_379[0]),
        .Q(zext_ln37_2_fu_210_p1[5]),
        .R(out_h_0_reg_124));
  FDRE \out_h_0_reg_124_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_reg_379[1]),
        .Q(zext_ln37_2_fu_210_p1[6]),
        .R(out_h_0_reg_124));
  FDRE \out_h_0_reg_124_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_reg_379[2]),
        .Q(zext_ln37_2_fu_210_p1[7]),
        .R(out_h_0_reg_124));
  FDRE \out_h_0_reg_124_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_reg_379[3]),
        .Q(zext_ln37_2_fu_210_p1[8]),
        .R(out_h_0_reg_124));
  FDRE \out_h_0_reg_124_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_reg_379[4]),
        .Q(zext_ln37_2_fu_210_p1[9]),
        .R(out_h_0_reg_124));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_379[0]_i_1 
       (.I0(zext_ln37_2_fu_210_p1[5]),
        .O(\out_h_reg_379[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_reg_379[1]_i_1 
       (.I0(zext_ln37_2_fu_210_p1[5]),
        .I1(zext_ln37_2_fu_210_p1[6]),
        .O(\out_h_reg_379[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_reg_379[2]_i_1 
       (.I0(zext_ln37_2_fu_210_p1[5]),
        .I1(zext_ln37_2_fu_210_p1[6]),
        .I2(zext_ln37_2_fu_210_p1[7]),
        .O(out_h_fu_196_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_reg_379[3]_i_1 
       (.I0(zext_ln37_2_fu_210_p1[6]),
        .I1(zext_ln37_2_fu_210_p1[5]),
        .I2(zext_ln37_2_fu_210_p1[7]),
        .I3(zext_ln37_2_fu_210_p1[8]),
        .O(out_h_fu_196_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_h_reg_379[4]_i_1 
       (.I0(zext_ln37_2_fu_210_p1[7]),
        .I1(zext_ln37_2_fu_210_p1[5]),
        .I2(zext_ln37_2_fu_210_p1[6]),
        .I3(zext_ln37_2_fu_210_p1[8]),
        .I4(zext_ln37_2_fu_210_p1[9]),
        .O(out_h_fu_196_p2[4]));
  FDRE \out_h_reg_379_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\out_h_reg_379[0]_i_1_n_5 ),
        .Q(out_h_reg_379[0]),
        .R(1'b0));
  FDRE \out_h_reg_379_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(\out_h_reg_379[1]_i_1_n_5 ),
        .Q(out_h_reg_379[1]),
        .R(1'b0));
  FDRE \out_h_reg_379_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_fu_196_p2[2]),
        .Q(out_h_reg_379[2]),
        .R(1'b0));
  FDRE \out_h_reg_379_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_fu_196_p2[3]),
        .Q(out_h_reg_379[3]),
        .R(1'b0));
  FDRE \out_h_reg_379_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_h_fu_196_p2[4]),
        .Q(out_h_reg_379[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA2AAA)) 
    \out_w_0_reg_135[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(zext_ln37_2_fu_210_p1[9]),
        .I2(zext_ln37_2_fu_210_p1[7]),
        .I3(zext_ln37_2_fu_210_p1[8]),
        .I4(zext_ln37_2_fu_210_p1[5]),
        .I5(zext_ln37_2_fu_210_p1[6]),
        .O(out_w_0_reg_1350));
  FDRE \out_w_0_reg_135_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_reg_392[0]),
        .Q(grp_pointwise_conv2d_fix_fu_585_input_r_address0[0]),
        .R(out_w_0_reg_1350));
  FDRE \out_w_0_reg_135_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_reg_392[1]),
        .Q(grp_pointwise_conv2d_fix_fu_585_input_r_address0[1]),
        .R(out_w_0_reg_1350));
  FDRE \out_w_0_reg_135_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_reg_392[2]),
        .Q(out_w_0_reg_135[2]),
        .R(out_w_0_reg_1350));
  FDRE \out_w_0_reg_135_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_reg_392[3]),
        .Q(out_w_0_reg_135[3]),
        .R(out_w_0_reg_1350));
  FDRE \out_w_0_reg_135_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(out_w_reg_392[4]),
        .Q(out_w_0_reg_135[4]),
        .R(out_w_0_reg_1350));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_392[0]_i_1 
       (.I0(grp_pointwise_conv2d_fix_fu_585_input_r_address0[0]),
        .O(out_w_fu_238_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_392[1]_i_1 
       (.I0(grp_pointwise_conv2d_fix_fu_585_input_r_address0[0]),
        .I1(grp_pointwise_conv2d_fix_fu_585_input_r_address0[1]),
        .O(out_w_fu_238_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_392[2]_i_1 
       (.I0(grp_pointwise_conv2d_fix_fu_585_input_r_address0[0]),
        .I1(grp_pointwise_conv2d_fix_fu_585_input_r_address0[1]),
        .I2(out_w_0_reg_135[2]),
        .O(out_w_fu_238_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_392[3]_i_1 
       (.I0(grp_pointwise_conv2d_fix_fu_585_input_r_address0[1]),
        .I1(grp_pointwise_conv2d_fix_fu_585_input_r_address0[0]),
        .I2(out_w_0_reg_135[2]),
        .I3(out_w_0_reg_135[3]),
        .O(out_w_fu_238_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_w_reg_392[4]_i_1 
       (.I0(out_w_0_reg_135[2]),
        .I1(grp_pointwise_conv2d_fix_fu_585_input_r_address0[0]),
        .I2(grp_pointwise_conv2d_fix_fu_585_input_r_address0[1]),
        .I3(out_w_0_reg_135[3]),
        .I4(out_w_0_reg_135[4]),
        .O(out_w_fu_238_p2[4]));
  FDRE \out_w_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_fu_585_input_r_ce0),
        .D(out_w_fu_238_p2[0]),
        .Q(out_w_reg_392[0]),
        .R(1'b0));
  FDRE \out_w_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_fu_585_input_r_ce0),
        .D(out_w_fu_238_p2[1]),
        .Q(out_w_reg_392[1]),
        .R(1'b0));
  FDRE \out_w_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_fu_585_input_r_ce0),
        .D(out_w_fu_238_p2[2]),
        .Q(out_w_reg_392[2]),
        .R(1'b0));
  FDRE \out_w_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_fu_585_input_r_ce0),
        .D(out_w_fu_238_p2[3]),
        .Q(out_w_reg_392[3]),
        .R(1'b0));
  FDRE \out_w_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_fu_585_input_r_ce0),
        .D(out_w_fu_238_p2[4]),
        .Q(out_w_reg_392[4]),
        .R(1'b0));
  FDRE \phi_mul_reg_113_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_343[10]),
        .Q(phi_mul_reg_113[10]),
        .R(out_d_0_reg_102));
  FDRE \phi_mul_reg_113_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_343[11]),
        .Q(phi_mul_reg_113[11]),
        .R(out_d_0_reg_102));
  FDRE \phi_mul_reg_113_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_343[12]),
        .Q(phi_mul_reg_113[12]),
        .R(out_d_0_reg_102));
  FDRE \phi_mul_reg_113_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_343[13]),
        .Q(phi_mul_reg_113[13]),
        .R(out_d_0_reg_102));
  FDRE \phi_mul_reg_113_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_343[3]),
        .Q(phi_mul_reg_113[3]),
        .R(out_d_0_reg_102));
  FDRE \phi_mul_reg_113_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_343[4]),
        .Q(phi_mul_reg_113[4]),
        .R(out_d_0_reg_102));
  FDRE \phi_mul_reg_113_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_343[5]),
        .Q(phi_mul_reg_113[5]),
        .R(out_d_0_reg_102));
  FDRE \phi_mul_reg_113_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_343[6]),
        .Q(phi_mul_reg_113[6]),
        .R(out_d_0_reg_102));
  FDRE \phi_mul_reg_113_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_343[7]),
        .Q(phi_mul_reg_113[7]),
        .R(out_d_0_reg_102));
  FDRE \phi_mul_reg_113_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_343[8]),
        .Q(phi_mul_reg_113[8]),
        .R(out_d_0_reg_102));
  FDRE \phi_mul_reg_113_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_343[9]),
        .Q(phi_mul_reg_113[9]),
        .R(out_d_0_reg_102));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_100
       (.I0(out_w_0_reg_135[2]),
        .I1(sub_ln37_reg_384[2]),
        .O(grp_pointwise_conv2d_fix_fu_585_input_r_address0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_131__0
       (.I0(out_w_0_reg_135[4]),
        .I1(sub_ln37_reg_384[4]),
        .O(ram_reg_0_i_131__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_132__0
       (.I0(out_w_0_reg_135[3]),
        .I1(sub_ln37_reg_384[3]),
        .O(ram_reg_0_i_132__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_133__0
       (.I0(out_w_0_reg_135[2]),
        .I1(sub_ln37_reg_384[2]),
        .O(ram_reg_0_i_133__0_n_5));
  LUT6 #(
    .INIT(64'h888888888888BB8B)) 
    ram_reg_0_i_15
       (.I0(ram_reg_0_i_49__0_n_5),
        .I1(ram_reg_0),
        .I2(ram_reg_0_0),
        .I3(ram_reg_0_1),
        .I4(ram_reg_0_2),
        .I5(ram_reg_0_3),
        .O(ADDRARDADDR));
  LUT6 #(
    .INIT(64'hFFFFACAFFFFFACA0)) 
    ram_reg_0_i_1__0
       (.I0(grp_pointwise_conv2d_fix_fu_585_input_r_ce0),
        .I1(ram_reg_0_5[1]),
        .I2(Q[2]),
        .I3(MemBank_A_address01),
        .I4(input_data_data_V_0_ack_out),
        .I5(ram_reg_0_6),
        .O(\ap_CS_fsm_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFAFAFAAA)) 
    ram_reg_0_i_21
       (.I0(Q[5]),
        .I1(output_r_ce0),
        .I2(ram_reg_0_5[0]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[40] ));
  LUT6 #(
    .INIT(64'hE4E4E4E4FFA0A0A0)) 
    ram_reg_0_i_21__0
       (.I0(Q[0]),
        .I1(grp_pointwise_conv2d_fix_fu_585_input_r_address0[13]),
        .I2(i_0_reg_398_reg[6]),
        .I3(output_r_address0[6]),
        .I4(ram_reg_0_4),
        .I5(Q[2]),
        .O(ram_reg_0_i_21__0_n_5));
  LUT6 #(
    .INIT(64'hE4E4E4E4FFA0A0A0)) 
    ram_reg_0_i_27
       (.I0(Q[0]),
        .I1(grp_pointwise_conv2d_fix_fu_585_input_r_address0[13]),
        .I2(i_0_reg_398_reg[5]),
        .I3(output_r_address0[5]),
        .I4(ram_reg_0_4),
        .I5(Q[2]),
        .O(ram_reg_0_i_27_n_5));
  LUT6 #(
    .INIT(64'h20202020FF000000)) 
    ram_reg_0_i_29
       (.I0(grp_pointwise_conv2d_fix_fu_585_output_r_address0[10]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(ram_reg_0_17),
        .I4(ram_reg_0_18),
        .I5(ram_reg_0),
        .O(\add_ln43_reg_402_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    ram_reg_0_i_2__0
       (.I0(ram_reg_0_i_21__0_n_5),
        .I1(ram_reg_0_10),
        .I2(ram_reg_0_11),
        .I3(ram_reg_0_12),
        .I4(ram_reg_0_15),
        .I5(ram_reg_0_16),
        .O(\ap_CS_fsm_reg[1]_5 [1]));
  LUT6 #(
    .INIT(64'hE4E4E4E4FFA0A0A0)) 
    ram_reg_0_i_31
       (.I0(Q[0]),
        .I1(grp_pointwise_conv2d_fix_fu_585_input_r_address0[13]),
        .I2(i_0_reg_398_reg[4]),
        .I3(output_r_address0[4]),
        .I4(ram_reg_0_4),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    ram_reg_0_i_32
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(grp_pointwise_conv2d_fix_fu_585_output_r_address0[9]),
        .I3(ram_reg_0_7[9]),
        .I4(ram_reg_0_8[9]),
        .I5(ram_reg_0_9),
        .O(\ap_CS_fsm_reg[40]_8 ));
  LUT6 #(
    .INIT(64'hE4E4E4E4FFA0A0A0)) 
    ram_reg_0_i_33
       (.I0(Q[0]),
        .I1(grp_pointwise_conv2d_fix_fu_585_input_r_address0[13]),
        .I2(i_0_reg_398_reg[3]),
        .I3(output_r_address0[3]),
        .I4(ram_reg_0_4),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    ram_reg_0_i_34
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(grp_pointwise_conv2d_fix_fu_585_output_r_address0[8]),
        .I3(ram_reg_0_7[8]),
        .I4(ram_reg_0_8[8]),
        .I5(ram_reg_0_9),
        .O(\ap_CS_fsm_reg[40]_7 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    ram_reg_0_i_36
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(grp_pointwise_conv2d_fix_fu_585_output_r_address0[7]),
        .I3(ram_reg_0_7[7]),
        .I4(ram_reg_0_8[7]),
        .I5(ram_reg_0_9),
        .O(\ap_CS_fsm_reg[40]_6 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    ram_reg_0_i_38
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(grp_pointwise_conv2d_fix_fu_585_output_r_address0[6]),
        .I3(ram_reg_0_7[6]),
        .I4(ram_reg_0_8[6]),
        .I5(ram_reg_0_9),
        .O(\ap_CS_fsm_reg[40]_5 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    ram_reg_0_i_3__0
       (.I0(ram_reg_0_i_27_n_5),
        .I1(ram_reg_0_10),
        .I2(ram_reg_0_11),
        .I3(ram_reg_0_12),
        .I4(ram_reg_0_13),
        .I5(ram_reg_0_14),
        .O(\ap_CS_fsm_reg[1]_5 [0]));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    ram_reg_0_i_40
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(grp_pointwise_conv2d_fix_fu_585_output_r_address0[5]),
        .I3(ram_reg_0_7[5]),
        .I4(ram_reg_0_8[5]),
        .I5(ram_reg_0_9),
        .O(\ap_CS_fsm_reg[40]_4 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    ram_reg_0_i_42
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(grp_pointwise_conv2d_fix_fu_585_output_r_address0[4]),
        .I3(ram_reg_0_7[4]),
        .I4(ram_reg_0_8[4]),
        .I5(ram_reg_0_9),
        .O(\ap_CS_fsm_reg[40]_3 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    ram_reg_0_i_44
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(grp_pointwise_conv2d_fix_fu_585_output_r_address0[3]),
        .I3(ram_reg_0_7[3]),
        .I4(ram_reg_0_8[3]),
        .I5(ram_reg_0_9),
        .O(\ap_CS_fsm_reg[40]_2 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    ram_reg_0_i_46
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(grp_pointwise_conv2d_fix_fu_585_output_r_address0[2]),
        .I3(ram_reg_0_7[2]),
        .I4(ram_reg_0_8[2]),
        .I5(ram_reg_0_9),
        .O(\ap_CS_fsm_reg[40]_1 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    ram_reg_0_i_48
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(grp_pointwise_conv2d_fix_fu_585_output_r_address0[1]),
        .I3(ram_reg_0_7[1]),
        .I4(ram_reg_0_8[1]),
        .I5(ram_reg_0_9),
        .O(\ap_CS_fsm_reg[40]_0 ));
  LUT6 #(
    .INIT(64'hE4E4E4E4FFA0A0A0)) 
    ram_reg_0_i_49
       (.I0(Q[0]),
        .I1(grp_pointwise_conv2d_fix_fu_585_input_r_address0[2]),
        .I2(i_0_reg_398_reg[2]),
        .I3(output_r_address0[2]),
        .I4(ram_reg_0_4),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEA40EA40EA40)) 
    ram_reg_0_i_49__0
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(grp_pointwise_conv2d_fix_fu_585_output_r_address0[0]),
        .I3(ram_reg_0_7[0]),
        .I4(ram_reg_0_8[0]),
        .I5(ram_reg_0_9),
        .O(ram_reg_0_i_49__0_n_5));
  LUT6 #(
    .INIT(64'hE4E4E4E4FFA0A0A0)) 
    ram_reg_0_i_51
       (.I0(Q[0]),
        .I1(grp_pointwise_conv2d_fix_fu_585_input_r_address0[1]),
        .I2(i_0_reg_398_reg[1]),
        .I3(output_r_address0[1]),
        .I4(ram_reg_0_4),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hE4E4E4E4FFA0A0A0)) 
    ram_reg_0_i_53__0
       (.I0(Q[0]),
        .I1(grp_pointwise_conv2d_fix_fu_585_input_r_address0[0]),
        .I2(i_0_reg_398_reg[0]),
        .I3(output_r_address0[0]),
        .I4(ram_reg_0_4),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[1]_1 ));
  CARRY4 ram_reg_0_i_90
       (.CI(1'b0),
        .CO({ram_reg_0_i_90_n_5,ram_reg_0_i_90_n_6,ram_reg_0_i_90_n_7,ram_reg_0_i_90_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,out_w_0_reg_135}),
        .O({input_r_address0[2:0],NLW_ram_reg_0_i_90_O_UNCONNECTED[0]}),
        .S({sub_ln37_reg_384[5],ram_reg_0_i_131__0_n_5,ram_reg_0_i_132__0_n_5,ram_reg_0_i_133__0_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_6_i_8
       (.I0(sext_ln31_reg_371[13]),
        .O(ram_reg_6_i_8_n_5));
  FDRE \sext_ln31_reg_371_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[0]),
        .Q(sext_ln31_reg_371[0]),
        .R(1'b0));
  FDRE \sext_ln31_reg_371_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[10]),
        .Q(sext_ln31_reg_371[10]),
        .R(1'b0));
  FDRE \sext_ln31_reg_371_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[11]),
        .Q(sext_ln31_reg_371[11]),
        .R(1'b0));
  FDRE \sext_ln31_reg_371_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[12]),
        .Q(sext_ln31_reg_371[12]),
        .R(1'b0));
  FDRE \sext_ln31_reg_371_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[13]),
        .Q(sext_ln31_reg_371[13]),
        .R(1'b0));
  FDRE \sext_ln31_reg_371_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[1]),
        .Q(sext_ln31_reg_371[1]),
        .R(1'b0));
  FDRE \sext_ln31_reg_371_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[2]),
        .Q(sext_ln31_reg_371[2]),
        .R(1'b0));
  FDRE \sext_ln31_reg_371_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[3]),
        .Q(sext_ln31_reg_371[3]),
        .R(1'b0));
  FDRE \sext_ln31_reg_371_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[4]),
        .Q(sext_ln31_reg_371[4]),
        .R(1'b0));
  FDRE \sext_ln31_reg_371_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[5]),
        .Q(sext_ln31_reg_371[5]),
        .R(1'b0));
  FDRE \sext_ln31_reg_371_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[6]),
        .Q(sext_ln31_reg_371[6]),
        .R(1'b0));
  FDRE \sext_ln31_reg_371_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[7]),
        .Q(sext_ln31_reg_371[7]),
        .R(1'b0));
  FDRE \sext_ln31_reg_371_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[8]),
        .Q(sext_ln31_reg_371[8]),
        .R(1'b0));
  FDRE \sext_ln31_reg_371_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[9]),
        .Q(sext_ln31_reg_371[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_ln37_reg_384[4]_i_1 
       (.I0(zext_ln37_2_fu_210_p1[5]),
        .I1(zext_ln37_2_fu_210_p1[6]),
        .I2(zext_ln37_2_fu_210_p1[7]),
        .O(\sub_ln37_reg_384[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hF01E)) 
    \sub_ln37_reg_384[5]_i_1 
       (.I0(zext_ln37_2_fu_210_p1[7]),
        .I1(zext_ln37_2_fu_210_p1[6]),
        .I2(zext_ln37_2_fu_210_p1[8]),
        .I3(zext_ln37_2_fu_210_p1[5]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hF30C0DF2)) 
    \sub_ln37_reg_384[6]_i_1 
       (.I0(zext_ln37_2_fu_210_p1[7]),
        .I1(zext_ln37_2_fu_210_p1[5]),
        .I2(zext_ln37_2_fu_210_p1[8]),
        .I3(zext_ln37_2_fu_210_p1[9]),
        .I4(zext_ln37_2_fu_210_p1[6]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h40F4BF0A)) 
    \sub_ln37_reg_384[7]_i_1 
       (.I0(zext_ln37_2_fu_210_p1[8]),
        .I1(zext_ln37_2_fu_210_p1[5]),
        .I2(zext_ln37_2_fu_210_p1[6]),
        .I3(zext_ln37_2_fu_210_p1[9]),
        .I4(zext_ln37_2_fu_210_p1[7]),
        .O(\sub_ln37_reg_384[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hBABA0444)) 
    \sub_ln37_reg_384[8]_i_1 
       (.I0(zext_ln37_2_fu_210_p1[7]),
        .I1(zext_ln37_2_fu_210_p1[9]),
        .I2(zext_ln37_2_fu_210_p1[6]),
        .I3(zext_ln37_2_fu_210_p1[5]),
        .I4(zext_ln37_2_fu_210_p1[8]),
        .O(\sub_ln37_reg_384[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'hFFEA0000)) 
    \sub_ln37_reg_384[9]_i_1 
       (.I0(zext_ln37_2_fu_210_p1[8]),
        .I1(zext_ln37_2_fu_210_p1[5]),
        .I2(zext_ln37_2_fu_210_p1[6]),
        .I3(zext_ln37_2_fu_210_p1[7]),
        .I4(zext_ln37_2_fu_210_p1[9]),
        .O(\sub_ln37_reg_384[9]_i_1_n_5 ));
  FDRE \sub_ln37_reg_384_reg[2] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1350),
        .D(zext_ln37_2_fu_210_p1[5]),
        .Q(sub_ln37_reg_384[2]),
        .R(1'b0));
  FDRE \sub_ln37_reg_384_reg[3] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1350),
        .D(\out_h_reg_379[1]_i_1_n_5 ),
        .Q(sub_ln37_reg_384[3]),
        .R(1'b0));
  FDRE \sub_ln37_reg_384_reg[4] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1350),
        .D(\sub_ln37_reg_384[4]_i_1_n_5 ),
        .Q(sub_ln37_reg_384[4]),
        .R(1'b0));
  FDRE \sub_ln37_reg_384_reg[5] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1350),
        .D(p_0_in[3]),
        .Q(sub_ln37_reg_384[5]),
        .R(1'b0));
  FDRE \sub_ln37_reg_384_reg[6] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1350),
        .D(p_0_in[4]),
        .Q(sub_ln37_reg_384[6]),
        .R(1'b0));
  FDRE \sub_ln37_reg_384_reg[7] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1350),
        .D(\sub_ln37_reg_384[7]_i_1_n_5 ),
        .Q(sub_ln37_reg_384[7]),
        .R(1'b0));
  FDRE \sub_ln37_reg_384_reg[8] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1350),
        .D(\sub_ln37_reg_384[8]_i_1_n_5 ),
        .Q(sub_ln37_reg_384[8]),
        .R(1'b0));
  FDRE \sub_ln37_reg_384_reg[9] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1350),
        .D(\sub_ln37_reg_384[9]_i_1_n_5 ),
        .Q(sub_ln37_reg_384[9]),
        .R(1'b0));
  FDRE \zext_ln24_reg_338_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_113[10]),
        .Q(zext_ln24_reg_338_reg[10]),
        .R(1'b0));
  FDRE \zext_ln24_reg_338_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_113[11]),
        .Q(zext_ln24_reg_338_reg[11]),
        .R(1'b0));
  FDRE \zext_ln24_reg_338_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_113[12]),
        .Q(zext_ln24_reg_338_reg[12]),
        .R(1'b0));
  FDRE \zext_ln24_reg_338_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_113[13]),
        .Q(zext_ln24_reg_338_reg[13]),
        .R(1'b0));
  FDRE \zext_ln24_reg_338_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_113[3]),
        .Q(zext_ln24_reg_338_reg[3]),
        .R(1'b0));
  FDRE \zext_ln24_reg_338_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_113[4]),
        .Q(zext_ln24_reg_338_reg[4]),
        .R(1'b0));
  FDRE \zext_ln24_reg_338_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_113[5]),
        .Q(zext_ln24_reg_338_reg[5]),
        .R(1'b0));
  FDRE \zext_ln24_reg_338_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_113[6]),
        .Q(zext_ln24_reg_338_reg[6]),
        .R(1'b0));
  FDRE \zext_ln24_reg_338_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_113[7]),
        .Q(zext_ln24_reg_338_reg[7]),
        .R(1'b0));
  FDRE \zext_ln24_reg_338_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_113[8]),
        .Q(zext_ln24_reg_338_reg[8]),
        .R(1'b0));
  FDRE \zext_ln24_reg_338_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul_reg_113[9]),
        .Q(zext_ln24_reg_338_reg[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_1" *) 
module design_1_network_0_0_pointwise_conv2d_fix_1
   (\ap_CS_fsm_reg[31] ,
    \ap_CS_fsm_reg[6]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    \ap_CS_fsm_reg[6]_2 ,
    \ap_CS_fsm_reg[6]_3 ,
    \ap_CS_fsm_reg[6]_4 ,
    \ap_CS_fsm_reg[6]_5 ,
    \ap_CS_fsm_reg[6]_6 ,
    \ap_CS_fsm_reg[6]_7 ,
    \ap_CS_fsm_reg[6]_8 ,
    \ap_CS_fsm_reg[6]_9 ,
    \ap_CS_fsm_reg[6]_10 ,
    \ap_CS_fsm_reg[6]_11 ,
    \ap_CS_fsm_reg[6]_12 ,
    \ap_CS_fsm_reg[6]_13 ,
    \ap_CS_fsm_reg[6]_14 ,
    \ap_CS_fsm_reg[6]_15 ,
    D,
    \ap_CS_fsm_reg[14] ,
    output_r_ce0,
    input_r_address0,
    output_r_address0,
    E,
    MemBank_B_ce01,
    grp_padding2d_fix16_fu_431_output_r_we0,
    Q,
    ram_reg_0_i_59,
    q0,
    grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg,
    SR,
    ap_clk);
  output \ap_CS_fsm_reg[31] ;
  output \ap_CS_fsm_reg[6]_0 ;
  output \ap_CS_fsm_reg[6]_1 ;
  output \ap_CS_fsm_reg[6]_2 ;
  output \ap_CS_fsm_reg[6]_3 ;
  output \ap_CS_fsm_reg[6]_4 ;
  output \ap_CS_fsm_reg[6]_5 ;
  output \ap_CS_fsm_reg[6]_6 ;
  output \ap_CS_fsm_reg[6]_7 ;
  output \ap_CS_fsm_reg[6]_8 ;
  output \ap_CS_fsm_reg[6]_9 ;
  output \ap_CS_fsm_reg[6]_10 ;
  output \ap_CS_fsm_reg[6]_11 ;
  output \ap_CS_fsm_reg[6]_12 ;
  output \ap_CS_fsm_reg[6]_13 ;
  output \ap_CS_fsm_reg[6]_14 ;
  output \ap_CS_fsm_reg[6]_15 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[14] ;
  output output_r_ce0;
  output [12:0]input_r_address0;
  output [11:0]output_r_address0;
  input [0:0]E;
  input MemBank_B_ce01;
  input grp_padding2d_fix16_fu_431_output_r_we0;
  input [2:0]Q;
  input [0:0]ram_reg_0_i_59;
  input [15:0]q0;
  input grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg;
  input [0:0]SR;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]E;
  wire MemBank_B_ce01;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [10:2]add_ln24_fu_235_p2;
  wire [10:2]add_ln24_reg_499;
  wire \add_ln24_reg_499[10]_i_2_n_5 ;
  wire \add_ln24_reg_499[6]_i_1_n_5 ;
  wire \add_ln24_reg_499[7]_i_1_n_5 ;
  wire [11:1]add_ln37_8_fu_387_p2;
  wire [11:1]add_ln37_8_reg_584;
  wire add_ln37_8_reg_5840;
  wire \add_ln37_8_reg_584[4]_i_2_n_5 ;
  wire \add_ln37_8_reg_584[8]_i_2_n_5 ;
  wire \add_ln37_8_reg_584[8]_i_3_n_5 ;
  wire \add_ln37_8_reg_584_reg[11]_i_1_n_7 ;
  wire \add_ln37_8_reg_584_reg[11]_i_1_n_8 ;
  wire \add_ln37_8_reg_584_reg[4]_i_1_n_5 ;
  wire \add_ln37_8_reg_584_reg[4]_i_1_n_6 ;
  wire \add_ln37_8_reg_584_reg[4]_i_1_n_7 ;
  wire \add_ln37_8_reg_584_reg[4]_i_1_n_8 ;
  wire \add_ln37_8_reg_584_reg[8]_i_1_n_5 ;
  wire \add_ln37_8_reg_584_reg[8]_i_1_n_6 ;
  wire \add_ln37_8_reg_584_reg[8]_i_1_n_7 ;
  wire \add_ln37_8_reg_584_reg[8]_i_1_n_8 ;
  wire \add_ln37_reg_566[4]_i_2_n_5 ;
  wire \add_ln37_reg_566[4]_i_3_n_5 ;
  wire \add_ln37_reg_566[4]_i_4_n_5 ;
  wire \add_ln37_reg_566_reg[4]_i_1_n_5 ;
  wire \add_ln37_reg_566_reg[4]_i_1_n_6 ;
  wire \add_ln37_reg_566_reg[4]_i_1_n_7 ;
  wire \add_ln37_reg_566_reg[4]_i_1_n_8 ;
  wire \add_ln37_reg_566_reg[8]_i_1_n_7 ;
  wire \add_ln37_reg_566_reg[8]_i_1_n_8 ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[31] ;
  wire \ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire \ap_CS_fsm_reg[6]_10 ;
  wire \ap_CS_fsm_reg[6]_11 ;
  wire \ap_CS_fsm_reg[6]_12 ;
  wire \ap_CS_fsm_reg[6]_13 ;
  wire \ap_CS_fsm_reg[6]_14 ;
  wire \ap_CS_fsm_reg[6]_15 ;
  wire \ap_CS_fsm_reg[6]_2 ;
  wire \ap_CS_fsm_reg[6]_3 ;
  wire \ap_CS_fsm_reg[6]_4 ;
  wire \ap_CS_fsm_reg[6]_5 ;
  wire \ap_CS_fsm_reg[6]_6 ;
  wire \ap_CS_fsm_reg[6]_7 ;
  wire \ap_CS_fsm_reg[6]_8 ;
  wire \ap_CS_fsm_reg[6]_9 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state9;
  wire [7:1]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire [23:0]buffer_0_reg_198_reg;
  wire \buffer_0_reg_198_reg_n_5_[16] ;
  wire \buffer_0_reg_198_reg_n_5_[17] ;
  wire \buffer_0_reg_198_reg_n_5_[18] ;
  wire \buffer_0_reg_198_reg_n_5_[19] ;
  wire \buffer_0_reg_198_reg_n_5_[20] ;
  wire \buffer_0_reg_198_reg_n_5_[21] ;
  wire \buffer_0_reg_198_reg_n_5_[22] ;
  wire [14:0]d0;
  wire grp_padding2d_fix16_fu_431_output_r_we0;
  wire grp_pointwise_conv2d_fix_1_fu_497_ap_done;
  wire grp_pointwise_conv2d_fix_1_fu_497_ap_ready;
  wire grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg;
  wire grp_pointwise_conv2d_fix_1_fu_497_output_r_we0;
  wire i_0_reg_164;
  wire \i_0_reg_164_reg_n_5_[0] ;
  wire \i_0_reg_164_reg_n_5_[1] ;
  wire \i_0_reg_164_reg_n_5_[2] ;
  wire \i_0_reg_164_reg_n_5_[3] ;
  wire \i_0_reg_164_reg_n_5_[4] ;
  wire [4:0]i_fu_279_p2;
  wire [4:0]i_reg_535;
  wire \in_d_0_reg_208[4]_i_1_n_5 ;
  wire \in_d_0_reg_208_reg_n_5_[0] ;
  wire \in_d_0_reg_208_reg_n_5_[1] ;
  wire \in_d_0_reg_208_reg_n_5_[2] ;
  wire \in_d_0_reg_208_reg_n_5_[3] ;
  wire \in_d_0_reg_208_reg_n_5_[4] ;
  wire [4:0]in_d_fu_381_p2;
  wire [4:0]in_d_reg_579;
  wire [12:0]input_r_address0;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_10;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_11;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_12;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_13;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_14;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_15;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_16;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_17;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_18;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_19;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_20;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_21;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_22;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_23;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_24;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_25;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_26;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_27;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_28;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_5;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_6;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_7;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_8;
  wire network_mul_mul_16s_15s_31_1_1_U35_n_9;
  wire out_d_0_reg_142;
  wire \out_d_0_reg_142_reg_n_5_[0] ;
  wire \out_d_0_reg_142_reg_n_5_[1] ;
  wire \out_d_0_reg_142_reg_n_5_[2] ;
  wire \out_d_0_reg_142_reg_n_5_[3] ;
  wire [3:0]out_d_fu_247_p2;
  wire [3:0]out_d_reg_507;
  wire \out_h_0_reg_176[3]_i_2_n_5 ;
  wire [3:2]out_h_fu_310_p2;
  wire [3:0]out_h_reg_548;
  wire \out_h_reg_548[0]_i_1_n_5 ;
  wire [3:0]out_w_0_reg_187;
  wire out_w_0_reg_1870;
  wire [3:0]out_w_fu_352_p2;
  wire [3:0]out_w_reg_561;
  wire [11:0]output_r_address0;
  wire output_r_ce0;
  wire [6:1]p_0_in;
  wire [10:2]phi_mul1_reg_153;
  wire [11:1]phi_mul_reg_220;
  wire [15:0]q0;
  wire [14:0]q00;
  wire [13:0]q0_0;
  wire ram_reg_0_i_105_n_5;
  wire ram_reg_0_i_105_n_6;
  wire ram_reg_0_i_105_n_7;
  wire ram_reg_0_i_105_n_8;
  wire ram_reg_0_i_119_n_5;
  wire ram_reg_0_i_119_n_6;
  wire ram_reg_0_i_119_n_7;
  wire ram_reg_0_i_119_n_8;
  wire ram_reg_0_i_126_n_6;
  wire ram_reg_0_i_126_n_7;
  wire ram_reg_0_i_126_n_8;
  wire ram_reg_0_i_128_n_5;
  wire ram_reg_0_i_128_n_6;
  wire ram_reg_0_i_128_n_7;
  wire ram_reg_0_i_128_n_8;
  wire ram_reg_0_i_135_n_5;
  wire ram_reg_0_i_135_n_6;
  wire ram_reg_0_i_135_n_7;
  wire ram_reg_0_i_135_n_8;
  wire ram_reg_0_i_137_n_5;
  wire ram_reg_0_i_137_n_6;
  wire ram_reg_0_i_137_n_7;
  wire ram_reg_0_i_137_n_8;
  wire ram_reg_0_i_145_n_5;
  wire ram_reg_0_i_151_n_5;
  wire ram_reg_0_i_152__0_n_5;
  wire ram_reg_0_i_153__0_n_5;
  wire ram_reg_0_i_154__0_n_5;
  wire ram_reg_0_i_154_n_5;
  wire ram_reg_0_i_155__0_n_5;
  wire ram_reg_0_i_155_n_5;
  wire ram_reg_0_i_156_n_5;
  wire ram_reg_0_i_157_n_5;
  wire ram_reg_0_i_164_n_5;
  wire ram_reg_0_i_165__0_n_5;
  wire ram_reg_0_i_166__0_n_5;
  wire ram_reg_0_i_167__0_n_5;
  wire ram_reg_0_i_175_n_5;
  wire ram_reg_0_i_176_n_5;
  wire ram_reg_0_i_177_n_5;
  wire ram_reg_0_i_178_n_5;
  wire ram_reg_0_i_183_n_5;
  wire ram_reg_0_i_184_n_5;
  wire ram_reg_0_i_185__0_n_5;
  wire ram_reg_0_i_186__0_n_5;
  wire ram_reg_0_i_187_n_5;
  wire ram_reg_0_i_196_n_5;
  wire ram_reg_0_i_197_n_5;
  wire ram_reg_0_i_198_n_5;
  wire ram_reg_0_i_199_n_5;
  wire [0:0]ram_reg_0_i_59;
  wire [13:0]sext_ln34_reg_522;
  wire [8:1]sext_ln37_fu_367_p1;
  wire [8:0]sext_ln37_reg_571;
  wire [6:4]shl_ln_reg_527;
  wire \sub_ln37_reg_553[3]_i_1_n_5 ;
  wire [6:0]sub_ln37_reg_553_reg;
  wire [2:0]trunc_ln28_reg_517;
  wire \trunc_ln28_reg_517[0]_i_1_n_5 ;
  wire \trunc_ln28_reg_517[1]_i_1_n_5 ;
  wire \trunc_ln28_reg_517[2]_i_1_n_5 ;
  wire [10:2]zext_ln24_reg_494;
  wire [7:4]zext_ln37_7_fu_324_p1;
  wire [3:2]\NLW_add_ln37_8_reg_584_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln37_8_reg_584_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln37_reg_566_reg[4]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln37_reg_566_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln37_reg_566_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_ram_reg_0_i_115_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_115_O_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_126_CO_UNCONNECTED;

  design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s SeparableConv2D_1_b_s_U
       (.D({q0_0[13:11],q0_0[9:0]}),
        .Q({\out_d_0_reg_142_reg_n_5_[2] ,\out_d_0_reg_142_reg_n_5_[1] ,\out_d_0_reg_142_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[6] (ap_CS_fsm_state2));
  design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s SeparableConv2D_1_w_s_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .d0(d0),
        .q0_reg({\i_0_reg_164_reg_n_5_[4] ,\i_0_reg_164_reg_n_5_[3] ,\i_0_reg_164_reg_n_5_[2] ,\i_0_reg_164_reg_n_5_[1] ,\i_0_reg_164_reg_n_5_[0] }),
        .q0_reg_0(shl_ln_reg_527));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln24_reg_499[10]_i_1 
       (.I0(phi_mul1_reg_153[8]),
        .I1(\add_ln24_reg_499[10]_i_2_n_5 ),
        .I2(phi_mul1_reg_153[9]),
        .I3(phi_mul1_reg_153[10]),
        .O(add_ln24_fu_235_p2[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \add_ln24_reg_499[10]_i_2 
       (.I0(phi_mul1_reg_153[6]),
        .I1(phi_mul1_reg_153[5]),
        .I2(phi_mul1_reg_153[3]),
        .I3(phi_mul1_reg_153[2]),
        .I4(phi_mul1_reg_153[4]),
        .I5(phi_mul1_reg_153[7]),
        .O(\add_ln24_reg_499[10]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_499[2]_i_1 
       (.I0(phi_mul1_reg_153[2]),
        .O(add_ln24_fu_235_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_reg_499[3]_i_1 
       (.I0(phi_mul1_reg_153[2]),
        .I1(phi_mul1_reg_153[3]),
        .O(add_ln24_fu_235_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_reg_499[4]_i_1 
       (.I0(phi_mul1_reg_153[2]),
        .I1(phi_mul1_reg_153[3]),
        .I2(phi_mul1_reg_153[4]),
        .O(add_ln24_fu_235_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln24_reg_499[5]_i_1 
       (.I0(phi_mul1_reg_153[3]),
        .I1(phi_mul1_reg_153[2]),
        .I2(phi_mul1_reg_153[4]),
        .I3(phi_mul1_reg_153[5]),
        .O(add_ln24_fu_235_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    \add_ln24_reg_499[6]_i_1 
       (.I0(phi_mul1_reg_153[4]),
        .I1(phi_mul1_reg_153[2]),
        .I2(phi_mul1_reg_153[3]),
        .I3(phi_mul1_reg_153[5]),
        .I4(phi_mul1_reg_153[6]),
        .O(\add_ln24_reg_499[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA15555555)) 
    \add_ln24_reg_499[7]_i_1 
       (.I0(phi_mul1_reg_153[6]),
        .I1(phi_mul1_reg_153[5]),
        .I2(phi_mul1_reg_153[3]),
        .I3(phi_mul1_reg_153[2]),
        .I4(phi_mul1_reg_153[4]),
        .I5(phi_mul1_reg_153[7]),
        .O(\add_ln24_reg_499[7]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_reg_499[8]_i_1 
       (.I0(\add_ln24_reg_499[10]_i_2_n_5 ),
        .I1(phi_mul1_reg_153[8]),
        .O(add_ln24_fu_235_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_reg_499[9]_i_1 
       (.I0(\add_ln24_reg_499[10]_i_2_n_5 ),
        .I1(phi_mul1_reg_153[8]),
        .I2(phi_mul1_reg_153[9]),
        .O(add_ln24_fu_235_p2[9]));
  FDRE \add_ln24_reg_499_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_235_p2[10]),
        .Q(add_ln24_reg_499[10]),
        .R(1'b0));
  FDRE \add_ln24_reg_499_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_235_p2[2]),
        .Q(add_ln24_reg_499[2]),
        .R(1'b0));
  FDRE \add_ln24_reg_499_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_235_p2[3]),
        .Q(add_ln24_reg_499[3]),
        .R(1'b0));
  FDRE \add_ln24_reg_499_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_235_p2[4]),
        .Q(add_ln24_reg_499[4]),
        .R(1'b0));
  FDRE \add_ln24_reg_499_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_235_p2[5]),
        .Q(add_ln24_reg_499[5]),
        .R(1'b0));
  FDRE \add_ln24_reg_499_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln24_reg_499[6]_i_1_n_5 ),
        .Q(add_ln24_reg_499[6]),
        .R(1'b0));
  FDRE \add_ln24_reg_499_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln24_reg_499[7]_i_1_n_5 ),
        .Q(add_ln24_reg_499[7]),
        .R(1'b0));
  FDRE \add_ln24_reg_499_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_235_p2[8]),
        .Q(add_ln24_reg_499[8]),
        .R(1'b0));
  FDRE \add_ln24_reg_499_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_235_p2[9]),
        .Q(add_ln24_reg_499[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln37_8_reg_584[4]_i_2 
       (.I0(phi_mul_reg_220[2]),
        .O(\add_ln37_8_reg_584[4]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln37_8_reg_584[8]_i_2 
       (.I0(phi_mul_reg_220[7]),
        .O(\add_ln37_8_reg_584[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln37_8_reg_584[8]_i_3 
       (.I0(phi_mul_reg_220[6]),
        .O(\add_ln37_8_reg_584[8]_i_3_n_5 ));
  FDRE \add_ln37_8_reg_584_reg[10] 
       (.C(ap_clk),
        .CE(add_ln37_8_reg_5840),
        .D(add_ln37_8_fu_387_p2[10]),
        .Q(add_ln37_8_reg_584[10]),
        .R(1'b0));
  FDRE \add_ln37_8_reg_584_reg[11] 
       (.C(ap_clk),
        .CE(add_ln37_8_reg_5840),
        .D(add_ln37_8_fu_387_p2[11]),
        .Q(add_ln37_8_reg_584[11]),
        .R(1'b0));
  CARRY4 \add_ln37_8_reg_584_reg[11]_i_1 
       (.CI(\add_ln37_8_reg_584_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln37_8_reg_584_reg[11]_i_1_CO_UNCONNECTED [3:2],\add_ln37_8_reg_584_reg[11]_i_1_n_7 ,\add_ln37_8_reg_584_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln37_8_reg_584_reg[11]_i_1_O_UNCONNECTED [3],add_ln37_8_fu_387_p2[11:9]}),
        .S({1'b0,phi_mul_reg_220[11:9]}));
  FDRE \add_ln37_8_reg_584_reg[1] 
       (.C(ap_clk),
        .CE(add_ln37_8_reg_5840),
        .D(add_ln37_8_fu_387_p2[1]),
        .Q(add_ln37_8_reg_584[1]),
        .R(1'b0));
  FDRE \add_ln37_8_reg_584_reg[2] 
       (.C(ap_clk),
        .CE(add_ln37_8_reg_5840),
        .D(add_ln37_8_fu_387_p2[2]),
        .Q(add_ln37_8_reg_584[2]),
        .R(1'b0));
  FDRE \add_ln37_8_reg_584_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_8_reg_5840),
        .D(add_ln37_8_fu_387_p2[3]),
        .Q(add_ln37_8_reg_584[3]),
        .R(1'b0));
  FDRE \add_ln37_8_reg_584_reg[4] 
       (.C(ap_clk),
        .CE(add_ln37_8_reg_5840),
        .D(add_ln37_8_fu_387_p2[4]),
        .Q(add_ln37_8_reg_584[4]),
        .R(1'b0));
  CARRY4 \add_ln37_8_reg_584_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln37_8_reg_584_reg[4]_i_1_n_5 ,\add_ln37_8_reg_584_reg[4]_i_1_n_6 ,\add_ln37_8_reg_584_reg[4]_i_1_n_7 ,\add_ln37_8_reg_584_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_220[2],1'b0}),
        .O(add_ln37_8_fu_387_p2[4:1]),
        .S({phi_mul_reg_220[4:3],\add_ln37_8_reg_584[4]_i_2_n_5 ,phi_mul_reg_220[1]}));
  FDRE \add_ln37_8_reg_584_reg[5] 
       (.C(ap_clk),
        .CE(add_ln37_8_reg_5840),
        .D(add_ln37_8_fu_387_p2[5]),
        .Q(add_ln37_8_reg_584[5]),
        .R(1'b0));
  FDRE \add_ln37_8_reg_584_reg[6] 
       (.C(ap_clk),
        .CE(add_ln37_8_reg_5840),
        .D(add_ln37_8_fu_387_p2[6]),
        .Q(add_ln37_8_reg_584[6]),
        .R(1'b0));
  FDRE \add_ln37_8_reg_584_reg[7] 
       (.C(ap_clk),
        .CE(add_ln37_8_reg_5840),
        .D(add_ln37_8_fu_387_p2[7]),
        .Q(add_ln37_8_reg_584[7]),
        .R(1'b0));
  FDRE \add_ln37_8_reg_584_reg[8] 
       (.C(ap_clk),
        .CE(add_ln37_8_reg_5840),
        .D(add_ln37_8_fu_387_p2[8]),
        .Q(add_ln37_8_reg_584[8]),
        .R(1'b0));
  CARRY4 \add_ln37_8_reg_584_reg[8]_i_1 
       (.CI(\add_ln37_8_reg_584_reg[4]_i_1_n_5 ),
        .CO({\add_ln37_8_reg_584_reg[8]_i_1_n_5 ,\add_ln37_8_reg_584_reg[8]_i_1_n_6 ,\add_ln37_8_reg_584_reg[8]_i_1_n_7 ,\add_ln37_8_reg_584_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_220[7:6],1'b0}),
        .O(add_ln37_8_fu_387_p2[8:5]),
        .S({phi_mul_reg_220[8],\add_ln37_8_reg_584[8]_i_2_n_5 ,\add_ln37_8_reg_584[8]_i_3_n_5 ,phi_mul_reg_220[5]}));
  FDRE \add_ln37_8_reg_584_reg[9] 
       (.C(ap_clk),
        .CE(add_ln37_8_reg_5840),
        .D(add_ln37_8_fu_387_p2[9]),
        .Q(add_ln37_8_reg_584[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_reg_566[1]_i_1 
       (.I0(sub_ln37_reg_553_reg[0]),
        .I1(out_w_0_reg_187[1]),
        .O(sext_ln37_fu_367_p1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_reg_566[4]_i_2 
       (.I0(sub_ln37_reg_553_reg[2]),
        .I1(out_w_0_reg_187[3]),
        .O(\add_ln37_reg_566[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_reg_566[4]_i_3 
       (.I0(sub_ln37_reg_553_reg[1]),
        .I1(out_w_0_reg_187[2]),
        .O(\add_ln37_reg_566[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_reg_566[4]_i_4 
       (.I0(sub_ln37_reg_553_reg[0]),
        .I1(out_w_0_reg_187[1]),
        .O(\add_ln37_reg_566[4]_i_4_n_5 ));
  FDRE \add_ln37_reg_566_reg[0] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_208[4]_i_1_n_5 ),
        .D(out_w_0_reg_187[0]),
        .Q(sext_ln37_reg_571[0]),
        .R(1'b0));
  FDRE \add_ln37_reg_566_reg[1] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_208[4]_i_1_n_5 ),
        .D(sext_ln37_fu_367_p1[1]),
        .Q(sext_ln37_reg_571[1]),
        .R(1'b0));
  FDRE \add_ln37_reg_566_reg[2] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_208[4]_i_1_n_5 ),
        .D(sext_ln37_fu_367_p1[2]),
        .Q(sext_ln37_reg_571[2]),
        .R(1'b0));
  FDRE \add_ln37_reg_566_reg[3] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_208[4]_i_1_n_5 ),
        .D(sext_ln37_fu_367_p1[3]),
        .Q(sext_ln37_reg_571[3]),
        .R(1'b0));
  FDRE \add_ln37_reg_566_reg[4] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_208[4]_i_1_n_5 ),
        .D(sext_ln37_fu_367_p1[4]),
        .Q(sext_ln37_reg_571[4]),
        .R(1'b0));
  CARRY4 \add_ln37_reg_566_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln37_reg_566_reg[4]_i_1_n_5 ,\add_ln37_reg_566_reg[4]_i_1_n_6 ,\add_ln37_reg_566_reg[4]_i_1_n_7 ,\add_ln37_reg_566_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,sub_ln37_reg_553_reg[2:0]}),
        .O({sext_ln37_fu_367_p1[4:2],\NLW_add_ln37_reg_566_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({sub_ln37_reg_553_reg[3],\add_ln37_reg_566[4]_i_2_n_5 ,\add_ln37_reg_566[4]_i_3_n_5 ,\add_ln37_reg_566[4]_i_4_n_5 }));
  FDRE \add_ln37_reg_566_reg[5] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_208[4]_i_1_n_5 ),
        .D(sext_ln37_fu_367_p1[5]),
        .Q(sext_ln37_reg_571[5]),
        .R(1'b0));
  FDRE \add_ln37_reg_566_reg[6] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_208[4]_i_1_n_5 ),
        .D(sext_ln37_fu_367_p1[6]),
        .Q(sext_ln37_reg_571[6]),
        .R(1'b0));
  FDRE \add_ln37_reg_566_reg[7] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_208[4]_i_1_n_5 ),
        .D(sext_ln37_fu_367_p1[7]),
        .Q(sext_ln37_reg_571[7]),
        .R(1'b0));
  FDRE \add_ln37_reg_566_reg[8] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_208[4]_i_1_n_5 ),
        .D(sext_ln37_fu_367_p1[8]),
        .Q(sext_ln37_reg_571[8]),
        .R(1'b0));
  CARRY4 \add_ln37_reg_566_reg[8]_i_1 
       (.CI(\add_ln37_reg_566_reg[4]_i_1_n_5 ),
        .CO({sext_ln37_fu_367_p1[8],\NLW_add_ln37_reg_566_reg[8]_i_1_CO_UNCONNECTED [2],\add_ln37_reg_566_reg[8]_i_1_n_7 ,\add_ln37_reg_566_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln37_reg_566_reg[8]_i_1_O_UNCONNECTED [3],sext_ln37_fu_367_p1[7:5]}),
        .S({1'b1,sub_ln37_reg_553_reg[6:4]}));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(grp_pointwise_conv2d_fix_1_fu_497_ap_ready),
        .I1(grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_pointwise_conv2d_fix_1_fu_497_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_142_reg_n_5_[3] ),
        .I2(\out_d_0_reg_142_reg_n_5_[1] ),
        .I3(\out_d_0_reg_142_reg_n_5_[0] ),
        .I4(\out_d_0_reg_142_reg_n_5_[2] ),
        .O(grp_pointwise_conv2d_fix_1_fu_497_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[15]_i_1 
       (.I0(grp_pointwise_conv2d_fix_1_fu_497_ap_ready),
        .I1(grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_1_fu_497_ap_ready),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_NS_fsm10_out),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA2)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_142_reg_n_5_[3] ),
        .I2(\out_d_0_reg_142_reg_n_5_[1] ),
        .I3(\out_d_0_reg_142_reg_n_5_[0] ),
        .I4(\out_d_0_reg_142_reg_n_5_[2] ),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFF00FF00FF00EF00)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(\i_0_reg_164_reg_n_5_[3] ),
        .I1(\i_0_reg_164_reg_n_5_[2] ),
        .I2(\i_0_reg_164_reg_n_5_[4] ),
        .I3(ap_CS_fsm_state4),
        .I4(\i_0_reg_164_reg_n_5_[0] ),
        .I5(\i_0_reg_164_reg_n_5_[1] ),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(ap_NS_fsm11_out),
        .I1(ap_CS_fsm_state7),
        .I2(out_w_0_reg_187[0]),
        .I3(out_w_0_reg_187[1]),
        .I4(out_w_0_reg_187[3]),
        .I5(out_w_0_reg_187[2]),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7F0000)) 
    \ap_CS_fsm[6]_i_1__0 
       (.I0(zext_ln37_7_fu_324_p1[6]),
        .I1(zext_ln37_7_fu_324_p1[5]),
        .I2(zext_ln37_7_fu_324_p1[7]),
        .I3(zext_ln37_7_fu_324_p1[4]),
        .I4(ap_CS_fsm_state6),
        .I5(grp_pointwise_conv2d_fix_1_fu_497_output_r_we0),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'hEFFFFFFFAAAAAAAA)) 
    \ap_CS_fsm[7]_i_1__1 
       (.I0(ap_CS_fsm_state11),
        .I1(out_w_0_reg_187[0]),
        .I2(out_w_0_reg_187[1]),
        .I3(out_w_0_reg_187[3]),
        .I4(out_w_0_reg_187[2]),
        .I5(ap_CS_fsm_state7),
        .O(ap_NS_fsm[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA8A)) 
    \ap_CS_fsm[8]_i_1__2 
       (.I0(output_r_ce0),
        .I1(\in_d_0_reg_208_reg_n_5_[3] ),
        .I2(\in_d_0_reg_208_reg_n_5_[4] ),
        .I3(\in_d_0_reg_208_reg_n_5_[2] ),
        .I4(\in_d_0_reg_208_reg_n_5_[0] ),
        .I5(\in_d_0_reg_208_reg_n_5_[1] ),
        .O(add_ln37_8_reg_5840));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_1_fu_497_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(output_r_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln37_8_reg_5840),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  FDRE \buffer_0_reg_198_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_8),
        .Q(buffer_0_reg_198_reg[0]),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_14),
        .Q(buffer_0_reg_198_reg[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_13),
        .Q(buffer_0_reg_198_reg[11]),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_20),
        .Q(buffer_0_reg_198_reg[12]),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_19),
        .Q(buffer_0_reg_198_reg[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_18),
        .Q(buffer_0_reg_198_reg[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_17),
        .Q(buffer_0_reg_198_reg[15]),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_24),
        .Q(\buffer_0_reg_198_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_23),
        .Q(\buffer_0_reg_198_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_22),
        .Q(\buffer_0_reg_198_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_21),
        .Q(\buffer_0_reg_198_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_7),
        .Q(buffer_0_reg_198_reg[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_28),
        .Q(\buffer_0_reg_198_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_27),
        .Q(\buffer_0_reg_198_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_26),
        .Q(\buffer_0_reg_198_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_25),
        .Q(buffer_0_reg_198_reg[23]),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_6),
        .Q(buffer_0_reg_198_reg[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_5),
        .Q(buffer_0_reg_198_reg[3]),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_12),
        .Q(buffer_0_reg_198_reg[4]),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_11),
        .Q(buffer_0_reg_198_reg[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_10),
        .Q(buffer_0_reg_198_reg[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_9),
        .Q(buffer_0_reg_198_reg[7]),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_16),
        .Q(buffer_0_reg_198_reg[8]),
        .R(1'b0));
  FDRE \buffer_0_reg_198_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U35_n_15),
        .Q(buffer_0_reg_198_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg_i_1
       (.I0(grp_pointwise_conv2d_fix_1_fu_497_ap_ready),
        .I1(Q[0]),
        .I2(grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg),
        .O(\ap_CS_fsm_reg[14] ));
  LUT2 #(
    .INIT(4'h2)) 
    \i_0_reg_164[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state5),
        .O(i_0_reg_164));
  FDRE \i_0_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_535[0]),
        .Q(\i_0_reg_164_reg_n_5_[0] ),
        .R(i_0_reg_164));
  FDRE \i_0_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_535[1]),
        .Q(\i_0_reg_164_reg_n_5_[1] ),
        .R(i_0_reg_164));
  FDRE \i_0_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_535[2]),
        .Q(\i_0_reg_164_reg_n_5_[2] ),
        .R(i_0_reg_164));
  FDRE \i_0_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_535[3]),
        .Q(\i_0_reg_164_reg_n_5_[3] ),
        .R(i_0_reg_164));
  FDRE \i_0_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_535[4]),
        .Q(\i_0_reg_164_reg_n_5_[4] ),
        .R(i_0_reg_164));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_535[0]_i_1 
       (.I0(\i_0_reg_164_reg_n_5_[0] ),
        .O(i_fu_279_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_535[1]_i_1 
       (.I0(\i_0_reg_164_reg_n_5_[0] ),
        .I1(\i_0_reg_164_reg_n_5_[1] ),
        .O(i_fu_279_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_535[2]_i_1 
       (.I0(\i_0_reg_164_reg_n_5_[2] ),
        .I1(\i_0_reg_164_reg_n_5_[1] ),
        .I2(\i_0_reg_164_reg_n_5_[0] ),
        .O(i_fu_279_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_535[3]_i_1 
       (.I0(\i_0_reg_164_reg_n_5_[3] ),
        .I1(\i_0_reg_164_reg_n_5_[0] ),
        .I2(\i_0_reg_164_reg_n_5_[1] ),
        .I3(\i_0_reg_164_reg_n_5_[2] ),
        .O(i_fu_279_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_reg_535[4]_i_1 
       (.I0(\i_0_reg_164_reg_n_5_[4] ),
        .I1(\i_0_reg_164_reg_n_5_[2] ),
        .I2(\i_0_reg_164_reg_n_5_[1] ),
        .I3(\i_0_reg_164_reg_n_5_[0] ),
        .I4(\i_0_reg_164_reg_n_5_[3] ),
        .O(i_fu_279_p2[4]));
  FDRE \i_reg_535_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_279_p2[0]),
        .Q(i_reg_535[0]),
        .R(1'b0));
  FDRE \i_reg_535_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_279_p2[1]),
        .Q(i_reg_535[1]),
        .R(1'b0));
  FDRE \i_reg_535_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_279_p2[2]),
        .Q(i_reg_535[2]),
        .R(1'b0));
  FDRE \i_reg_535_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_279_p2[3]),
        .Q(i_reg_535[3]),
        .R(1'b0));
  FDRE \i_reg_535_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_279_p2[4]),
        .Q(i_reg_535[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    \in_d_0_reg_208[4]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(out_w_0_reg_187[2]),
        .I2(out_w_0_reg_187[3]),
        .I3(out_w_0_reg_187[1]),
        .I4(out_w_0_reg_187[0]),
        .O(\in_d_0_reg_208[4]_i_1_n_5 ));
  FDRE \in_d_0_reg_208_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_d_reg_579[0]),
        .Q(\in_d_0_reg_208_reg_n_5_[0] ),
        .R(\in_d_0_reg_208[4]_i_1_n_5 ));
  FDRE \in_d_0_reg_208_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_d_reg_579[1]),
        .Q(\in_d_0_reg_208_reg_n_5_[1] ),
        .R(\in_d_0_reg_208[4]_i_1_n_5 ));
  FDRE \in_d_0_reg_208_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_d_reg_579[2]),
        .Q(\in_d_0_reg_208_reg_n_5_[2] ),
        .R(\in_d_0_reg_208[4]_i_1_n_5 ));
  FDRE \in_d_0_reg_208_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_d_reg_579[3]),
        .Q(\in_d_0_reg_208_reg_n_5_[3] ),
        .R(\in_d_0_reg_208[4]_i_1_n_5 ));
  FDRE \in_d_0_reg_208_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_d_reg_579[4]),
        .Q(\in_d_0_reg_208_reg_n_5_[4] ),
        .R(\in_d_0_reg_208[4]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_reg_579[0]_i_1 
       (.I0(\in_d_0_reg_208_reg_n_5_[0] ),
        .O(in_d_fu_381_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \in_d_reg_579[1]_i_1 
       (.I0(\in_d_0_reg_208_reg_n_5_[0] ),
        .I1(\in_d_0_reg_208_reg_n_5_[1] ),
        .O(in_d_fu_381_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \in_d_reg_579[2]_i_1 
       (.I0(\in_d_0_reg_208_reg_n_5_[2] ),
        .I1(\in_d_0_reg_208_reg_n_5_[1] ),
        .I2(\in_d_0_reg_208_reg_n_5_[0] ),
        .O(in_d_fu_381_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \in_d_reg_579[3]_i_1 
       (.I0(\in_d_0_reg_208_reg_n_5_[3] ),
        .I1(\in_d_0_reg_208_reg_n_5_[0] ),
        .I2(\in_d_0_reg_208_reg_n_5_[1] ),
        .I3(\in_d_0_reg_208_reg_n_5_[2] ),
        .O(in_d_fu_381_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \in_d_reg_579[4]_i_1 
       (.I0(\in_d_0_reg_208_reg_n_5_[4] ),
        .I1(\in_d_0_reg_208_reg_n_5_[2] ),
        .I2(\in_d_0_reg_208_reg_n_5_[1] ),
        .I3(\in_d_0_reg_208_reg_n_5_[0] ),
        .I4(\in_d_0_reg_208_reg_n_5_[3] ),
        .O(in_d_fu_381_p2[4]));
  FDRE \in_d_reg_579_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_fu_381_p2[0]),
        .Q(in_d_reg_579[0]),
        .R(1'b0));
  FDRE \in_d_reg_579_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_fu_381_p2[1]),
        .Q(in_d_reg_579[1]),
        .R(1'b0));
  FDRE \in_d_reg_579_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_fu_381_p2[2]),
        .Q(in_d_reg_579[2]),
        .R(1'b0));
  FDRE \in_d_reg_579_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_fu_381_p2[3]),
        .Q(in_d_reg_579[3]),
        .R(1'b0));
  FDRE \in_d_reg_579_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_fu_381_p2[4]),
        .Q(in_d_reg_579[4]),
        .R(1'b0));
  design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_11 kernel_buffer_1_U
       (.Q({\in_d_0_reg_208_reg_n_5_[3] ,\in_d_0_reg_208_reg_n_5_[2] ,\in_d_0_reg_208_reg_n_5_[1] ,\in_d_0_reg_208_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .d0(d0),
        .p({ap_CS_fsm_state9,ap_CS_fsm_state5}),
        .p_0({\i_0_reg_164_reg_n_5_[3] ,\i_0_reg_164_reg_n_5_[2] ,\i_0_reg_164_reg_n_5_[1] ,\i_0_reg_164_reg_n_5_[0] }),
        .q00(q00));
  design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_12 network_mul_mul_16s_15s_31_1_1_U35
       (.O({network_mul_mul_16s_15s_31_1_1_U35_n_5,network_mul_mul_16s_15s_31_1_1_U35_n_6,network_mul_mul_16s_15s_31_1_1_U35_n_7,network_mul_mul_16s_15s_31_1_1_U35_n_8}),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state7,ap_CS_fsm_state5}),
        .ap_clk(ap_clk),
        .buffer_0_reg_198_reg({buffer_0_reg_198_reg[23],buffer_0_reg_198_reg[15:0]}),
        .\buffer_0_reg_198_reg[19] (\buffer_0_reg_198_reg_n_5_[16] ),
        .\buffer_0_reg_198_reg[19]_0 (\buffer_0_reg_198_reg_n_5_[17] ),
        .\buffer_0_reg_198_reg[19]_1 (\buffer_0_reg_198_reg_n_5_[18] ),
        .\buffer_0_reg_198_reg[19]_2 (\buffer_0_reg_198_reg_n_5_[19] ),
        .\buffer_0_reg_198_reg[23] (out_w_0_reg_187),
        .\buffer_0_reg_198_reg[23]_0 ({sext_ln34_reg_522[13:11],sext_ln34_reg_522[9:0]}),
        .\buffer_0_reg_198_reg[23]_1 (\in_d_0_reg_208[4]_i_1_n_5 ),
        .\buffer_0_reg_198_reg[23]_2 (\buffer_0_reg_198_reg_n_5_[20] ),
        .\buffer_0_reg_198_reg[23]_3 (\buffer_0_reg_198_reg_n_5_[21] ),
        .\buffer_0_reg_198_reg[23]_4 (\buffer_0_reg_198_reg_n_5_[22] ),
        .p({network_mul_mul_16s_15s_31_1_1_U35_n_9,network_mul_mul_16s_15s_31_1_1_U35_n_10,network_mul_mul_16s_15s_31_1_1_U35_n_11,network_mul_mul_16s_15s_31_1_1_U35_n_12}),
        .p_0({network_mul_mul_16s_15s_31_1_1_U35_n_13,network_mul_mul_16s_15s_31_1_1_U35_n_14,network_mul_mul_16s_15s_31_1_1_U35_n_15,network_mul_mul_16s_15s_31_1_1_U35_n_16}),
        .p_1({network_mul_mul_16s_15s_31_1_1_U35_n_17,network_mul_mul_16s_15s_31_1_1_U35_n_18,network_mul_mul_16s_15s_31_1_1_U35_n_19,network_mul_mul_16s_15s_31_1_1_U35_n_20}),
        .p_2({network_mul_mul_16s_15s_31_1_1_U35_n_21,network_mul_mul_16s_15s_31_1_1_U35_n_22,network_mul_mul_16s_15s_31_1_1_U35_n_23,network_mul_mul_16s_15s_31_1_1_U35_n_24}),
        .p_3({network_mul_mul_16s_15s_31_1_1_U35_n_25,network_mul_mul_16s_15s_31_1_1_U35_n_26,network_mul_mul_16s_15s_31_1_1_U35_n_27,network_mul_mul_16s_15s_31_1_1_U35_n_28}),
        .q0(q0),
        .q00(q00));
  LUT3 #(
    .INIT(8'h08)) 
    \out_d_0_reg_142[3]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_1_fu_497_ap_start_reg),
        .I2(ap_NS_fsm10_out),
        .O(out_d_0_reg_142));
  LUT5 #(
    .INIT(32'h20000000)) 
    \out_d_0_reg_142[3]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(zext_ln37_7_fu_324_p1[4]),
        .I2(zext_ln37_7_fu_324_p1[7]),
        .I3(zext_ln37_7_fu_324_p1[5]),
        .I4(zext_ln37_7_fu_324_p1[6]),
        .O(ap_NS_fsm10_out));
  FDRE \out_d_0_reg_142_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_507[0]),
        .Q(\out_d_0_reg_142_reg_n_5_[0] ),
        .R(out_d_0_reg_142));
  FDRE \out_d_0_reg_142_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_507[1]),
        .Q(\out_d_0_reg_142_reg_n_5_[1] ),
        .R(out_d_0_reg_142));
  FDRE \out_d_0_reg_142_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_507[2]),
        .Q(\out_d_0_reg_142_reg_n_5_[2] ),
        .R(out_d_0_reg_142));
  FDRE \out_d_0_reg_142_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_507[3]),
        .Q(\out_d_0_reg_142_reg_n_5_[3] ),
        .R(out_d_0_reg_142));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_507[0]_i_1 
       (.I0(\out_d_0_reg_142_reg_n_5_[0] ),
        .O(out_d_fu_247_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_507[1]_i_1 
       (.I0(\out_d_0_reg_142_reg_n_5_[1] ),
        .I1(\out_d_0_reg_142_reg_n_5_[0] ),
        .O(out_d_fu_247_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_d_reg_507[2]_i_1 
       (.I0(\out_d_0_reg_142_reg_n_5_[2] ),
        .I1(\out_d_0_reg_142_reg_n_5_[0] ),
        .I2(\out_d_0_reg_142_reg_n_5_[1] ),
        .O(out_d_fu_247_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_d_reg_507[3]_i_1 
       (.I0(\out_d_0_reg_142_reg_n_5_[3] ),
        .I1(\out_d_0_reg_142_reg_n_5_[1] ),
        .I2(\out_d_0_reg_142_reg_n_5_[0] ),
        .I3(\out_d_0_reg_142_reg_n_5_[2] ),
        .O(out_d_fu_247_p2[3]));
  FDRE \out_d_reg_507_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_247_p2[0]),
        .Q(out_d_reg_507[0]),
        .R(1'b0));
  FDRE \out_d_reg_507_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_247_p2[1]),
        .Q(out_d_reg_507[1]),
        .R(1'b0));
  FDRE \out_d_reg_507_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_247_p2[2]),
        .Q(out_d_reg_507[2]),
        .R(1'b0));
  FDRE \out_d_reg_507_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_247_p2[3]),
        .Q(out_d_reg_507[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \out_h_0_reg_176[3]_i_1 
       (.I0(\i_0_reg_164_reg_n_5_[1] ),
        .I1(\i_0_reg_164_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state4),
        .I3(\i_0_reg_164_reg_n_5_[4] ),
        .I4(\i_0_reg_164_reg_n_5_[2] ),
        .I5(\i_0_reg_164_reg_n_5_[3] ),
        .O(ap_NS_fsm11_out));
  LUT5 #(
    .INIT(32'h00800000)) 
    \out_h_0_reg_176[3]_i_2 
       (.I0(out_w_0_reg_187[2]),
        .I1(out_w_0_reg_187[3]),
        .I2(out_w_0_reg_187[1]),
        .I3(out_w_0_reg_187[0]),
        .I4(ap_CS_fsm_state7),
        .O(\out_h_0_reg_176[3]_i_2_n_5 ));
  FDRE \out_h_0_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_176[3]_i_2_n_5 ),
        .D(out_h_reg_548[0]),
        .Q(zext_ln37_7_fu_324_p1[4]),
        .R(ap_NS_fsm11_out));
  FDRE \out_h_0_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_176[3]_i_2_n_5 ),
        .D(out_h_reg_548[1]),
        .Q(zext_ln37_7_fu_324_p1[5]),
        .R(ap_NS_fsm11_out));
  FDRE \out_h_0_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_176[3]_i_2_n_5 ),
        .D(out_h_reg_548[2]),
        .Q(zext_ln37_7_fu_324_p1[6]),
        .R(ap_NS_fsm11_out));
  FDRE \out_h_0_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_176[3]_i_2_n_5 ),
        .D(out_h_reg_548[3]),
        .Q(zext_ln37_7_fu_324_p1[7]),
        .R(ap_NS_fsm11_out));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_548[0]_i_1 
       (.I0(zext_ln37_7_fu_324_p1[4]),
        .O(\out_h_reg_548[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_reg_548[1]_i_1 
       (.I0(zext_ln37_7_fu_324_p1[5]),
        .I1(zext_ln37_7_fu_324_p1[4]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_h_reg_548[2]_i_1 
       (.I0(zext_ln37_7_fu_324_p1[6]),
        .I1(zext_ln37_7_fu_324_p1[4]),
        .I2(zext_ln37_7_fu_324_p1[5]),
        .O(out_h_fu_310_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_h_reg_548[3]_i_1 
       (.I0(zext_ln37_7_fu_324_p1[7]),
        .I1(zext_ln37_7_fu_324_p1[6]),
        .I2(zext_ln37_7_fu_324_p1[5]),
        .I3(zext_ln37_7_fu_324_p1[4]),
        .O(out_h_fu_310_p2[3]));
  FDRE \out_h_reg_548_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\out_h_reg_548[0]_i_1_n_5 ),
        .Q(out_h_reg_548[0]),
        .R(1'b0));
  FDRE \out_h_reg_548_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(p_0_in[1]),
        .Q(out_h_reg_548[1]),
        .R(1'b0));
  FDRE \out_h_reg_548_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_h_fu_310_p2[2]),
        .Q(out_h_reg_548[2]),
        .R(1'b0));
  FDRE \out_h_reg_548_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_h_fu_310_p2[3]),
        .Q(out_h_reg_548[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \out_w_0_reg_187[3]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(zext_ln37_7_fu_324_p1[4]),
        .I2(zext_ln37_7_fu_324_p1[7]),
        .I3(zext_ln37_7_fu_324_p1[5]),
        .I4(zext_ln37_7_fu_324_p1[6]),
        .O(out_w_0_reg_1870));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \out_w_0_reg_187[3]_i_2 
       (.I0(output_r_ce0),
        .I1(\in_d_0_reg_208_reg_n_5_[3] ),
        .I2(\in_d_0_reg_208_reg_n_5_[4] ),
        .I3(\in_d_0_reg_208_reg_n_5_[2] ),
        .I4(\in_d_0_reg_208_reg_n_5_[0] ),
        .I5(\in_d_0_reg_208_reg_n_5_[1] ),
        .O(grp_pointwise_conv2d_fix_1_fu_497_output_r_we0));
  FDRE \out_w_0_reg_187_reg[0] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_1_fu_497_output_r_we0),
        .D(out_w_reg_561[0]),
        .Q(out_w_0_reg_187[0]),
        .R(out_w_0_reg_1870));
  FDRE \out_w_0_reg_187_reg[1] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_1_fu_497_output_r_we0),
        .D(out_w_reg_561[1]),
        .Q(out_w_0_reg_187[1]),
        .R(out_w_0_reg_1870));
  FDRE \out_w_0_reg_187_reg[2] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_1_fu_497_output_r_we0),
        .D(out_w_reg_561[2]),
        .Q(out_w_0_reg_187[2]),
        .R(out_w_0_reg_1870));
  FDRE \out_w_0_reg_187_reg[3] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_1_fu_497_output_r_we0),
        .D(out_w_reg_561[3]),
        .Q(out_w_0_reg_187[3]),
        .R(out_w_0_reg_1870));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_561[0]_i_1 
       (.I0(out_w_0_reg_187[0]),
        .O(out_w_fu_352_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_561[1]_i_1 
       (.I0(out_w_0_reg_187[0]),
        .I1(out_w_0_reg_187[1]),
        .O(out_w_fu_352_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_w_reg_561[2]_i_1 
       (.I0(out_w_0_reg_187[2]),
        .I1(out_w_0_reg_187[1]),
        .I2(out_w_0_reg_187[0]),
        .O(out_w_fu_352_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_w_reg_561[3]_i_1 
       (.I0(out_w_0_reg_187[3]),
        .I1(out_w_0_reg_187[0]),
        .I2(out_w_0_reg_187[1]),
        .I3(out_w_0_reg_187[2]),
        .O(out_w_fu_352_p2[3]));
  FDRE \out_w_reg_561_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(out_w_fu_352_p2[0]),
        .Q(out_w_reg_561[0]),
        .R(1'b0));
  FDRE \out_w_reg_561_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(out_w_fu_352_p2[1]),
        .Q(out_w_reg_561[1]),
        .R(1'b0));
  FDRE \out_w_reg_561_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(out_w_fu_352_p2[2]),
        .Q(out_w_reg_561[2]),
        .R(1'b0));
  FDRE \out_w_reg_561_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(out_w_fu_352_p2[3]),
        .Q(out_w_reg_561[3]),
        .R(1'b0));
  FDRE \phi_mul1_reg_153_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_499[10]),
        .Q(phi_mul1_reg_153[10]),
        .R(out_d_0_reg_142));
  FDRE \phi_mul1_reg_153_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_499[2]),
        .Q(phi_mul1_reg_153[2]),
        .R(out_d_0_reg_142));
  FDRE \phi_mul1_reg_153_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_499[3]),
        .Q(phi_mul1_reg_153[3]),
        .R(out_d_0_reg_142));
  FDRE \phi_mul1_reg_153_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_499[4]),
        .Q(phi_mul1_reg_153[4]),
        .R(out_d_0_reg_142));
  FDRE \phi_mul1_reg_153_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_499[5]),
        .Q(phi_mul1_reg_153[5]),
        .R(out_d_0_reg_142));
  FDRE \phi_mul1_reg_153_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_499[6]),
        .Q(phi_mul1_reg_153[6]),
        .R(out_d_0_reg_142));
  FDRE \phi_mul1_reg_153_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_499[7]),
        .Q(phi_mul1_reg_153[7]),
        .R(out_d_0_reg_142));
  FDRE \phi_mul1_reg_153_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_499[8]),
        .Q(phi_mul1_reg_153[8]),
        .R(out_d_0_reg_142));
  FDRE \phi_mul1_reg_153_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_499[9]),
        .Q(phi_mul1_reg_153[9]),
        .R(out_d_0_reg_142));
  FDRE \phi_mul_reg_220_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_8_reg_584[10]),
        .Q(phi_mul_reg_220[10]),
        .R(\in_d_0_reg_208[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_220_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_8_reg_584[11]),
        .Q(phi_mul_reg_220[11]),
        .R(\in_d_0_reg_208[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_220_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_8_reg_584[1]),
        .Q(phi_mul_reg_220[1]),
        .R(\in_d_0_reg_208[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_220_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_8_reg_584[2]),
        .Q(phi_mul_reg_220[2]),
        .R(\in_d_0_reg_208[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_220_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_8_reg_584[3]),
        .Q(phi_mul_reg_220[3]),
        .R(\in_d_0_reg_208[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_220_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_8_reg_584[4]),
        .Q(phi_mul_reg_220[4]),
        .R(\in_d_0_reg_208[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_220_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_8_reg_584[5]),
        .Q(phi_mul_reg_220[5]),
        .R(\in_d_0_reg_208[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_220_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_8_reg_584[6]),
        .Q(phi_mul_reg_220[6]),
        .R(\in_d_0_reg_208[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_220_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_8_reg_584[7]),
        .Q(phi_mul_reg_220[7]),
        .R(\in_d_0_reg_208[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_220_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_8_reg_584[8]),
        .Q(phi_mul_reg_220[8]),
        .R(\in_d_0_reg_208[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_220_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_8_reg_584[9]),
        .Q(phi_mul_reg_220[9]),
        .R(\in_d_0_reg_208[4]_i_1_n_5 ));
  CARRY4 ram_reg_0_i_105
       (.CI(1'b0),
        .CO({ram_reg_0_i_105_n_5,ram_reg_0_i_105_n_6,ram_reg_0_i_105_n_7,ram_reg_0_i_105_n_8}),
        .CYINIT(1'b0),
        .DI({zext_ln24_reg_494[3:2],1'b0,1'b0}),
        .O(output_r_address0[3:0]),
        .S({ram_reg_0_i_154_n_5,ram_reg_0_i_155__0_n_5,ram_reg_0_i_156_n_5,ram_reg_0_i_157_n_5}));
  CARRY4 ram_reg_0_i_115
       (.CI(ram_reg_0_i_119_n_5),
        .CO(NLW_ram_reg_0_i_115_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_115_O_UNCONNECTED[3:1],input_r_address0[12]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_i_145_n_5}));
  LUT6 #(
    .INIT(64'h00000000FF0F7777)) 
    ram_reg_0_i_117
       (.I0(ram_reg_0_i_59),
        .I1(q0[1]),
        .I2(buffer_0_reg_198_reg[1]),
        .I3(buffer_0_reg_198_reg[23]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[6]_14 ));
  LUT6 #(
    .INIT(64'h00000000FF0F7777)) 
    ram_reg_0_i_118
       (.I0(ram_reg_0_i_59),
        .I1(q0[0]),
        .I2(buffer_0_reg_198_reg[0]),
        .I3(buffer_0_reg_198_reg[23]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[6]_15 ));
  CARRY4 ram_reg_0_i_119
       (.CI(ram_reg_0_i_128_n_5),
        .CO({ram_reg_0_i_119_n_5,ram_reg_0_i_119_n_6,ram_reg_0_i_119_n_7,ram_reg_0_i_119_n_8}),
        .CYINIT(1'b0),
        .DI({phi_mul_reg_220[10:9],ram_reg_0_i_151_n_5,sext_ln37_reg_571[8]}),
        .O(input_r_address0[11:8]),
        .S({ram_reg_0_i_152__0_n_5,ram_reg_0_i_153__0_n_5,ram_reg_0_i_154__0_n_5,ram_reg_0_i_155_n_5}));
  CARRY4 ram_reg_0_i_126
       (.CI(ram_reg_0_i_137_n_5),
        .CO({NLW_ram_reg_0_i_126_CO_UNCONNECTED[3],ram_reg_0_i_126_n_6,ram_reg_0_i_126_n_7,ram_reg_0_i_126_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,zext_ln24_reg_494[9],ram_reg_0_i_183_n_5,sext_ln37_reg_571[8]}),
        .O(output_r_address0[11:8]),
        .S({ram_reg_0_i_184_n_5,ram_reg_0_i_185__0_n_5,ram_reg_0_i_186__0_n_5,ram_reg_0_i_187_n_5}));
  CARRY4 ram_reg_0_i_128
       (.CI(ram_reg_0_i_135_n_5),
        .CO({ram_reg_0_i_128_n_5,ram_reg_0_i_128_n_6,ram_reg_0_i_128_n_7,ram_reg_0_i_128_n_8}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_220[7:4]),
        .O(input_r_address0[7:4]),
        .S({ram_reg_0_i_164_n_5,ram_reg_0_i_165__0_n_5,ram_reg_0_i_166__0_n_5,ram_reg_0_i_167__0_n_5}));
  CARRY4 ram_reg_0_i_135
       (.CI(1'b0),
        .CO({ram_reg_0_i_135_n_5,ram_reg_0_i_135_n_6,ram_reg_0_i_135_n_7,ram_reg_0_i_135_n_8}),
        .CYINIT(1'b0),
        .DI({phi_mul_reg_220[3:1],1'b0}),
        .O(input_r_address0[3:0]),
        .S({ram_reg_0_i_175_n_5,ram_reg_0_i_176_n_5,ram_reg_0_i_177_n_5,ram_reg_0_i_178_n_5}));
  CARRY4 ram_reg_0_i_137
       (.CI(ram_reg_0_i_105_n_5),
        .CO({ram_reg_0_i_137_n_5,ram_reg_0_i_137_n_6,ram_reg_0_i_137_n_7,ram_reg_0_i_137_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln24_reg_494[7:4]),
        .O(output_r_address0[7:4]),
        .S({ram_reg_0_i_196_n_5,ram_reg_0_i_197_n_5,ram_reg_0_i_198_n_5,ram_reg_0_i_199_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_145
       (.I0(phi_mul_reg_220[11]),
        .O(ram_reg_0_i_145_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_151
       (.I0(sext_ln37_reg_571[8]),
        .O(ram_reg_0_i_151_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_152__0
       (.I0(phi_mul_reg_220[10]),
        .I1(phi_mul_reg_220[11]),
        .O(ram_reg_0_i_152__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_153__0
       (.I0(phi_mul_reg_220[9]),
        .I1(phi_mul_reg_220[10]),
        .O(ram_reg_0_i_153__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_154
       (.I0(zext_ln24_reg_494[3]),
        .I1(sext_ln37_reg_571[3]),
        .O(ram_reg_0_i_154_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_154__0
       (.I0(sext_ln37_reg_571[8]),
        .I1(phi_mul_reg_220[9]),
        .O(ram_reg_0_i_154__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_155
       (.I0(sext_ln37_reg_571[8]),
        .I1(phi_mul_reg_220[8]),
        .O(ram_reg_0_i_155_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_155__0
       (.I0(zext_ln24_reg_494[2]),
        .I1(sext_ln37_reg_571[2]),
        .O(ram_reg_0_i_155__0_n_5));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_156
       (.I0(sext_ln37_reg_571[1]),
        .O(ram_reg_0_i_156_n_5));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_157
       (.I0(sext_ln37_reg_571[0]),
        .O(ram_reg_0_i_157_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_164
       (.I0(phi_mul_reg_220[7]),
        .I1(sext_ln37_reg_571[7]),
        .O(ram_reg_0_i_164_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_165__0
       (.I0(phi_mul_reg_220[6]),
        .I1(sext_ln37_reg_571[6]),
        .O(ram_reg_0_i_165__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_166__0
       (.I0(phi_mul_reg_220[5]),
        .I1(sext_ln37_reg_571[5]),
        .O(ram_reg_0_i_166__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_167__0
       (.I0(phi_mul_reg_220[4]),
        .I1(sext_ln37_reg_571[4]),
        .O(ram_reg_0_i_167__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_175
       (.I0(phi_mul_reg_220[3]),
        .I1(sext_ln37_reg_571[3]),
        .O(ram_reg_0_i_175_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_176
       (.I0(phi_mul_reg_220[2]),
        .I1(sext_ln37_reg_571[2]),
        .O(ram_reg_0_i_176_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_177
       (.I0(phi_mul_reg_220[1]),
        .I1(sext_ln37_reg_571[1]),
        .O(ram_reg_0_i_177_n_5));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_178
       (.I0(sext_ln37_reg_571[0]),
        .O(ram_reg_0_i_178_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_183
       (.I0(sext_ln37_reg_571[8]),
        .O(ram_reg_0_i_183_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_184
       (.I0(zext_ln24_reg_494[10]),
        .O(ram_reg_0_i_184_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_185__0
       (.I0(zext_ln24_reg_494[9]),
        .I1(zext_ln24_reg_494[10]),
        .O(ram_reg_0_i_185__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_186__0
       (.I0(sext_ln37_reg_571[8]),
        .I1(zext_ln24_reg_494[9]),
        .O(ram_reg_0_i_186__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_187
       (.I0(sext_ln37_reg_571[8]),
        .I1(zext_ln24_reg_494[8]),
        .O(ram_reg_0_i_187_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_196
       (.I0(zext_ln24_reg_494[7]),
        .I1(sext_ln37_reg_571[7]),
        .O(ram_reg_0_i_196_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_197
       (.I0(zext_ln24_reg_494[6]),
        .I1(sext_ln37_reg_571[6]),
        .O(ram_reg_0_i_197_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_198
       (.I0(zext_ln24_reg_494[5]),
        .I1(sext_ln37_reg_571[5]),
        .O(ram_reg_0_i_198_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_199
       (.I0(zext_ln24_reg_494[4]),
        .I1(sext_ln37_reg_571[4]),
        .O(ram_reg_0_i_199_n_5));
  LUT6 #(
    .INIT(64'hCCCCAAAACCCCF000)) 
    ram_reg_0_i_61
       (.I0(grp_pointwise_conv2d_fix_1_fu_497_output_r_we0),
        .I1(E),
        .I2(MemBank_B_ce01),
        .I3(grp_padding2d_fix16_fu_431_output_r_we0),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[31] ));
  LUT6 #(
    .INIT(64'h00000000FF0F7777)) 
    ram_reg_1_i_7
       (.I0(ram_reg_0_i_59),
        .I1(q0[3]),
        .I2(buffer_0_reg_198_reg[3]),
        .I3(buffer_0_reg_198_reg[23]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[6]_12 ));
  LUT6 #(
    .INIT(64'h00000000FF0F7777)) 
    ram_reg_1_i_8
       (.I0(ram_reg_0_i_59),
        .I1(q0[2]),
        .I2(buffer_0_reg_198_reg[2]),
        .I3(buffer_0_reg_198_reg[23]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[6]_13 ));
  LUT6 #(
    .INIT(64'h00000000FF0F7777)) 
    ram_reg_2_i_13
       (.I0(ram_reg_0_i_59),
        .I1(q0[5]),
        .I2(buffer_0_reg_198_reg[5]),
        .I3(buffer_0_reg_198_reg[23]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[6]_10 ));
  LUT6 #(
    .INIT(64'h00000000FF0F7777)) 
    ram_reg_2_i_14
       (.I0(ram_reg_0_i_59),
        .I1(q0[4]),
        .I2(buffer_0_reg_198_reg[4]),
        .I3(buffer_0_reg_198_reg[23]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[6]_11 ));
  LUT6 #(
    .INIT(64'h00000000FF0F7777)) 
    ram_reg_3_i_7
       (.I0(ram_reg_0_i_59),
        .I1(q0[7]),
        .I2(buffer_0_reg_198_reg[7]),
        .I3(buffer_0_reg_198_reg[23]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[6]_8 ));
  LUT6 #(
    .INIT(64'h00000000FF0F7777)) 
    ram_reg_3_i_8
       (.I0(ram_reg_0_i_59),
        .I1(q0[6]),
        .I2(buffer_0_reg_198_reg[6]),
        .I3(buffer_0_reg_198_reg[23]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[6]_9 ));
  LUT6 #(
    .INIT(64'h00000000FF0F7777)) 
    ram_reg_4_i_12
       (.I0(ram_reg_0_i_59),
        .I1(q0[9]),
        .I2(buffer_0_reg_198_reg[9]),
        .I3(buffer_0_reg_198_reg[23]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[6]_6 ));
  LUT6 #(
    .INIT(64'h00000000FF0F7777)) 
    ram_reg_4_i_13
       (.I0(ram_reg_0_i_59),
        .I1(q0[8]),
        .I2(buffer_0_reg_198_reg[8]),
        .I3(buffer_0_reg_198_reg[23]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[6]_7 ));
  LUT6 #(
    .INIT(64'h00000000FF0F7777)) 
    ram_reg_5_i_8
       (.I0(ram_reg_0_i_59),
        .I1(q0[11]),
        .I2(buffer_0_reg_198_reg[11]),
        .I3(buffer_0_reg_198_reg[23]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[6]_4 ));
  LUT6 #(
    .INIT(64'h00000000FF0F7777)) 
    ram_reg_5_i_9
       (.I0(ram_reg_0_i_59),
        .I1(q0[10]),
        .I2(buffer_0_reg_198_reg[10]),
        .I3(buffer_0_reg_198_reg[23]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[6]_5 ));
  LUT6 #(
    .INIT(64'h00000000FF0F7777)) 
    ram_reg_6_i_13
       (.I0(ram_reg_0_i_59),
        .I1(q0[13]),
        .I2(buffer_0_reg_198_reg[13]),
        .I3(buffer_0_reg_198_reg[23]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[6]_2 ));
  LUT6 #(
    .INIT(64'h00000000FF0F7777)) 
    ram_reg_6_i_14
       (.I0(ram_reg_0_i_59),
        .I1(q0[12]),
        .I2(buffer_0_reg_198_reg[12]),
        .I3(buffer_0_reg_198_reg[23]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[6]_3 ));
  LUT6 #(
    .INIT(64'h00000000FF0F7777)) 
    ram_reg_7_i_8
       (.I0(ram_reg_0_i_59),
        .I1(q0[15]),
        .I2(buffer_0_reg_198_reg[15]),
        .I3(buffer_0_reg_198_reg[23]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00000000FF0F7777)) 
    ram_reg_7_i_9
       (.I0(ram_reg_0_i_59),
        .I1(q0[14]),
        .I2(buffer_0_reg_198_reg[14]),
        .I3(buffer_0_reg_198_reg[23]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[6]_1 ));
  FDRE \sext_ln34_reg_522_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[0]),
        .Q(sext_ln34_reg_522[0]),
        .R(1'b0));
  FDRE \sext_ln34_reg_522_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[11]),
        .Q(sext_ln34_reg_522[11]),
        .R(1'b0));
  FDRE \sext_ln34_reg_522_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[12]),
        .Q(sext_ln34_reg_522[12]),
        .R(1'b0));
  FDRE \sext_ln34_reg_522_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[13]),
        .Q(sext_ln34_reg_522[13]),
        .R(1'b0));
  FDRE \sext_ln34_reg_522_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[1]),
        .Q(sext_ln34_reg_522[1]),
        .R(1'b0));
  FDRE \sext_ln34_reg_522_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[2]),
        .Q(sext_ln34_reg_522[2]),
        .R(1'b0));
  FDRE \sext_ln34_reg_522_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[3]),
        .Q(sext_ln34_reg_522[3]),
        .R(1'b0));
  FDRE \sext_ln34_reg_522_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[4]),
        .Q(sext_ln34_reg_522[4]),
        .R(1'b0));
  FDRE \sext_ln34_reg_522_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[5]),
        .Q(sext_ln34_reg_522[5]),
        .R(1'b0));
  FDRE \sext_ln34_reg_522_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[6]),
        .Q(sext_ln34_reg_522[6]),
        .R(1'b0));
  FDRE \sext_ln34_reg_522_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[7]),
        .Q(sext_ln34_reg_522[7]),
        .R(1'b0));
  FDRE \sext_ln34_reg_522_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[8]),
        .Q(sext_ln34_reg_522[8]),
        .R(1'b0));
  FDRE \sext_ln34_reg_522_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[9]),
        .Q(sext_ln34_reg_522[9]),
        .R(1'b0));
  FDRE \shl_ln_reg_527_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln28_reg_517[0]),
        .Q(shl_ln_reg_527[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_527_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln28_reg_517[1]),
        .Q(shl_ln_reg_527[5]),
        .R(1'b0));
  FDRE \shl_ln_reg_527_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln28_reg_517[2]),
        .Q(shl_ln_reg_527[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln37_reg_553[3]_i_1 
       (.I0(zext_ln37_7_fu_324_p1[6]),
        .I1(zext_ln37_7_fu_324_p1[4]),
        .I2(zext_ln37_7_fu_324_p1[5]),
        .O(\sub_ln37_reg_553[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hAA56)) 
    \sub_ln37_reg_553[4]_i_1 
       (.I0(zext_ln37_7_fu_324_p1[7]),
        .I1(zext_ln37_7_fu_324_p1[5]),
        .I2(zext_ln37_7_fu_324_p1[6]),
        .I3(zext_ln37_7_fu_324_p1[4]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h0FA4)) 
    \sub_ln37_reg_553[5]_i_1 
       (.I0(zext_ln37_7_fu_324_p1[4]),
        .I1(zext_ln37_7_fu_324_p1[6]),
        .I2(zext_ln37_7_fu_324_p1[5]),
        .I3(zext_ln37_7_fu_324_p1[7]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hB4A4)) 
    \sub_ln37_reg_553[6]_i_1 
       (.I0(zext_ln37_7_fu_324_p1[5]),
        .I1(zext_ln37_7_fu_324_p1[7]),
        .I2(zext_ln37_7_fu_324_p1[6]),
        .I3(zext_ln37_7_fu_324_p1[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \sub_ln37_reg_553[7]_i_1 
       (.I0(zext_ln37_7_fu_324_p1[7]),
        .I1(zext_ln37_7_fu_324_p1[6]),
        .I2(zext_ln37_7_fu_324_p1[5]),
        .O(p_0_in[6]));
  FDRE \sub_ln37_reg_553_reg[1] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1870),
        .D(zext_ln37_7_fu_324_p1[4]),
        .Q(sub_ln37_reg_553_reg[0]),
        .R(1'b0));
  FDRE \sub_ln37_reg_553_reg[2] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1870),
        .D(p_0_in[1]),
        .Q(sub_ln37_reg_553_reg[1]),
        .R(1'b0));
  FDRE \sub_ln37_reg_553_reg[3] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1870),
        .D(\sub_ln37_reg_553[3]_i_1_n_5 ),
        .Q(sub_ln37_reg_553_reg[2]),
        .R(1'b0));
  FDRE \sub_ln37_reg_553_reg[4] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1870),
        .D(p_0_in[3]),
        .Q(sub_ln37_reg_553_reg[3]),
        .R(1'b0));
  FDRE \sub_ln37_reg_553_reg[5] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1870),
        .D(p_0_in[4]),
        .Q(sub_ln37_reg_553_reg[4]),
        .R(1'b0));
  FDRE \sub_ln37_reg_553_reg[6] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1870),
        .D(p_0_in[5]),
        .Q(sub_ln37_reg_553_reg[5]),
        .R(1'b0));
  FDRE \sub_ln37_reg_553_reg[7] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1870),
        .D(p_0_in[6]),
        .Q(sub_ln37_reg_553_reg[6]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF55FF5DAA00AA00)) 
    \trunc_ln28_reg_517[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_142_reg_n_5_[3] ),
        .I2(\out_d_0_reg_142_reg_n_5_[1] ),
        .I3(\out_d_0_reg_142_reg_n_5_[0] ),
        .I4(\out_d_0_reg_142_reg_n_5_[2] ),
        .I5(trunc_ln28_reg_517[0]),
        .O(\trunc_ln28_reg_517[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF5F5F5FDA0A0A0A0)) 
    \trunc_ln28_reg_517[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_142_reg_n_5_[3] ),
        .I2(\out_d_0_reg_142_reg_n_5_[1] ),
        .I3(\out_d_0_reg_142_reg_n_5_[0] ),
        .I4(\out_d_0_reg_142_reg_n_5_[2] ),
        .I5(trunc_ln28_reg_517[1]),
        .O(\trunc_ln28_reg_517[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF555DAAAA0000)) 
    \trunc_ln28_reg_517[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_142_reg_n_5_[3] ),
        .I2(\out_d_0_reg_142_reg_n_5_[1] ),
        .I3(\out_d_0_reg_142_reg_n_5_[0] ),
        .I4(\out_d_0_reg_142_reg_n_5_[2] ),
        .I5(trunc_ln28_reg_517[2]),
        .O(\trunc_ln28_reg_517[2]_i_1_n_5 ));
  FDRE \trunc_ln28_reg_517_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln28_reg_517[0]_i_1_n_5 ),
        .Q(trunc_ln28_reg_517[0]),
        .R(1'b0));
  FDRE \trunc_ln28_reg_517_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln28_reg_517[1]_i_1_n_5 ),
        .Q(trunc_ln28_reg_517[1]),
        .R(1'b0));
  FDRE \trunc_ln28_reg_517_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln28_reg_517[2]_i_1_n_5 ),
        .Q(trunc_ln28_reg_517[2]),
        .R(1'b0));
  FDRE \zext_ln24_reg_494_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_153[10]),
        .Q(zext_ln24_reg_494[10]),
        .R(1'b0));
  FDRE \zext_ln24_reg_494_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_153[2]),
        .Q(zext_ln24_reg_494[2]),
        .R(1'b0));
  FDRE \zext_ln24_reg_494_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_153[3]),
        .Q(zext_ln24_reg_494[3]),
        .R(1'b0));
  FDRE \zext_ln24_reg_494_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_153[4]),
        .Q(zext_ln24_reg_494[4]),
        .R(1'b0));
  FDRE \zext_ln24_reg_494_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_153[5]),
        .Q(zext_ln24_reg_494[5]),
        .R(1'b0));
  FDRE \zext_ln24_reg_494_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_153[6]),
        .Q(zext_ln24_reg_494[6]),
        .R(1'b0));
  FDRE \zext_ln24_reg_494_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_153[7]),
        .Q(zext_ln24_reg_494[7]),
        .R(1'b0));
  FDRE \zext_ln24_reg_494_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_153[8]),
        .Q(zext_ln24_reg_494[8]),
        .R(1'b0));
  FDRE \zext_ln24_reg_494_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_153[9]),
        .Q(zext_ln24_reg_494[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_1_SeparableConv2D_1_b_s" *) 
module design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s
   (D,
    Q,
    \q0_reg[6] ,
    ap_clk);
  output [12:0]D;
  input [2:0]Q;
  input [0:0]\q0_reg[6] ;
  input ap_clk;

  wire [12:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[6] ;

  design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[6]_0 (\q0_reg[6] ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom" *) 
module design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_b_s_rom
   (D,
    Q,
    \q0_reg[6]_0 ,
    ap_clk);
  output [12:0]D;
  input [2:0]Q;
  input [0:0]\q0_reg[6]_0 ;
  input ap_clk;

  wire [12:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire [8:0]p_0_out;
  wire \q0[11]_i_1__2_n_5 ;
  wire \q0[12]_i_1__2_n_5 ;
  wire \q0[13]_i_1_n_5 ;
  wire \q0[1]_i_1__1_n_5 ;
  wire \q0[6]_i_1__2_n_5 ;
  wire \q0[9]_i_1__2_n_5 ;
  wire [0:0]\q0_reg[6]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \q0[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hE7)) 
    \q0[11]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q0[11]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h7E)) 
    \q0[12]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q0[12]_i_1__2_n_5 ));
  LUT3 #(
    .INIT(8'h60)) 
    \q0[13]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\q0_reg[6]_0 ),
        .O(\q0[13]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \q0[1]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\q0[1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \q0[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \q0[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(p_0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hD1)) 
    \q0[4]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(p_0_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \q0[5]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(p_0_out[5]));
  LUT3 #(
    .INIT(8'h6F)) 
    \q0[6]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q0[6]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h35)) 
    \q0[7]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h6B)) 
    \q0[8]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \q0[9]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\q0[9]_i_1__2_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[6]_0 ),
        .D(p_0_out[0]),
        .Q(D[0]),
        .R(1'b0));
  FDSE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[6]_0 ),
        .D(\q0[11]_i_1__2_n_5 ),
        .Q(D[10]),
        .S(1'b0));
  FDSE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[6]_0 ),
        .D(\q0[12]_i_1__2_n_5 ),
        .Q(D[11]),
        .S(1'b0));
  FDSE \q0_reg[13] 
       (.C(ap_clk),
        .CE(\q0_reg[6]_0 ),
        .D(Q[2]),
        .Q(D[12]),
        .S(\q0[13]_i_1_n_5 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[6]_0 ),
        .D(\q0[1]_i_1__1_n_5 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[6]_0 ),
        .D(p_0_out[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[6]_0 ),
        .D(p_0_out[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[6]_0 ),
        .D(p_0_out[4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[6]_0 ),
        .D(p_0_out[5]),
        .Q(D[5]),
        .R(1'b0));
  FDSE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[6]_0 ),
        .D(\q0[6]_i_1__2_n_5 ),
        .Q(D[6]),
        .S(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[6]_0 ),
        .D(p_0_out[7]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[6]_0 ),
        .D(p_0_out[8]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[6]_0 ),
        .D(\q0[9]_i_1__2_n_5 ),
        .Q(D[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_1_SeparableConv2D_1_w_s" *) 
module design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s
   (d0,
    ap_clk,
    Q,
    q0_reg,
    q0_reg_0);
  output [14:0]d0;
  input ap_clk;
  input [0:0]Q;
  input [4:0]q0_reg;
  input [2:0]q0_reg_0;

  wire [0:0]Q;
  wire ap_clk;
  wire [14:0]d0;
  wire [4:0]q0_reg;
  wire [2:0]q0_reg_0;

  design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .d0(d0),
        .q0_reg_0(q0_reg),
        .q0_reg_1(q0_reg_0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom" *) 
module design_1_network_0_0_pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom
   (d0,
    ap_clk,
    Q,
    q0_reg_0,
    q0_reg_1);
  output [14:0]d0;
  input ap_clk;
  input [0:0]Q;
  input [4:0]q0_reg_0;
  input [2:0]q0_reg_1;

  wire [0:0]Q;
  wire ap_clk;
  wire [14:0]d0;
  wire [4:0]q0_reg_0;
  wire [2:0]q0_reg_1;
  wire q0_reg_i_1_n_7;
  wire q0_reg_i_1_n_8;
  wire q0_reg_i_3__1_n_5;
  wire [6:4]sel;
  wire [15:15]NLW_q0_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;
  wire [3:2]NLW_q0_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_q0_reg_i_1_O_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d15" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1920" *) 
  (* RTL_RAM_NAME = "SeparableConv2D_1_w_s_U/pointwise_conv2d_fix_1_SeparableConv2D_1_w_s_rom_U/q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "14" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "14" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h7FEB743B7D7C7CBD768D73A455F77D8475BA234F032172E214AC023B06D71EE6),
    .INIT_01(256'h0E32762D7DAC692F7C210E2B743B70EB0A7077FF00447A7415CE6BE205667AF6),
    .INIT_02(256'h04BB00B1092F7DDD7EC36DCB7B6E75F20931198A79940BB2164D05E102A95E9A),
    .INIT_03(256'h0B91786771047DC50A026A707A647770739A7C7B09FA5FCA06727C4305E57BF3),
    .INIT_04(256'h74ED091206C87BEE0EC46FBA7CDE733F0A7367F37D85090A01D57D5D065F75E2),
    .INIT_05(256'h79320F267A9457427F767F647D35714D0727028218D9029471C9061E08677F9F),
    .INIT_06(256'h7212753F0F7C096A02B7122F116107730B4E0FEB7DB27B7675DA02F1090F7F28),
    .INIT_07(256'h7E395C130CEE05A60FAB71C106CF679E00BF08B77E4A03EA23FF1A370E0B7DFE),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,sel,q0_reg_0[3:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_q0_reg_DOADO_UNCONNECTED[15],d0}),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  CARRY4 q0_reg_i_1
       (.CI(1'b0),
        .CO({NLW_q0_reg_i_1_CO_UNCONNECTED[3:2],q0_reg_i_1_n_7,q0_reg_i_1_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,q0_reg_0[4]}),
        .O({NLW_q0_reg_i_1_O_UNCONNECTED[3],sel[6:5],NLW_q0_reg_i_1_O_UNCONNECTED[0]}),
        .S({1'b0,q0_reg_1[2:1],q0_reg_i_3__1_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_2__1
       (.I0(q0_reg_0[4]),
        .I1(q0_reg_1[0]),
        .O(sel[4]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_3__1
       (.I0(q0_reg_0[4]),
        .I1(q0_reg_1[0]),
        .O(q0_reg_i_3__1_n_5));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_1_kernel_buffer_1" *) 
module design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1
   (q00,
    Q,
    p,
    p_0,
    ap_clk,
    q0);
  output [14:0]q00;
  input [3:0]Q;
  input [1:0]p;
  input [3:0]p_0;
  input ap_clk;
  input [14:0]q0;

  wire [3:0]Q;
  wire ap_clk;
  wire [1:0]p;
  wire [3:0]p_0;
  wire [14:0]q0;
  wire [14:0]q00;

  design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_ram pointwise_conv2d_fix_1_kernel_buffer_1_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .p(p),
        .p_0(p_0),
        .q0(q0),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_1_kernel_buffer_1" *) 
module design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_11
   (q00,
    Q,
    p,
    p_0,
    ap_clk,
    d0);
  output [14:0]q00;
  input [3:0]Q;
  input [1:0]p;
  input [3:0]p_0;
  input ap_clk;
  input [14:0]d0;

  wire [3:0]Q;
  wire ap_clk;
  wire [14:0]d0;
  wire [1:0]p;
  wire [3:0]p_0;
  wire [14:0]q00;

  design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_ram_14 pointwise_conv2d_fix_1_kernel_buffer_1_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .d0(d0),
        .p(p),
        .p_0(p_0),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_1_kernel_buffer_1_ram" *) 
module design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_ram
   (q00,
    Q,
    p,
    p_0,
    ap_clk,
    q0);
  output [14:0]q00;
  input [3:0]Q;
  input [1:0]p;
  input [3:0]p_0;
  input ap_clk;
  input [14:0]q0;

  wire [3:0]Q;
  wire [3:0]addr0;
  wire ap_clk;
  wire [1:0]p;
  wire [3:0]p_0;
  wire [14:0]q0;
  wire [14:0]q00;

  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_1__1
       (.I0(Q[0]),
        .I1(p[1]),
        .I2(p_0[0]),
        .O(addr0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_2__3
       (.I0(Q[1]),
        .I1(p[1]),
        .I2(p_0[1]),
        .O(addr0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_3__3
       (.I0(Q[2]),
        .I1(p[1]),
        .I2(p_0[2]),
        .O(addr0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_4__3
       (.I0(Q[3]),
        .I1(p[1]),
        .I2(p_0[3]),
        .O(addr0[3]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p[0]));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_1_kernel_buffer_1_ram" *) 
module design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1_ram_14
   (q00,
    Q,
    p,
    p_0,
    ap_clk,
    d0);
  output [14:0]q00;
  input [3:0]Q;
  input [1:0]p;
  input [3:0]p_0;
  input ap_clk;
  input [14:0]d0;

  wire [3:0]Q;
  wire [3:0]addr0;
  wire ap_clk;
  wire [14:0]d0;
  wire [1:0]p;
  wire [3:0]p_0;
  wire [14:0]q00;

  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_1
       (.I0(Q[0]),
        .I1(p[1]),
        .I2(p_0[0]),
        .O(addr0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_2__1
       (.I0(Q[1]),
        .I1(p[1]),
        .I2(p_0[1]),
        .O(addr0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_3__1
       (.I0(Q[2]),
        .I1(p[1]),
        .I2(p_0[2]),
        .O(addr0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_4__1
       (.I0(Q[3]),
        .I1(p[1]),
        .I2(p_0[3]),
        .O(addr0[3]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p[0]));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_2" *) 
module design_1_network_0_0_pointwise_conv2d_fix_2
   (D,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[22] ,
    grp_pointwise_conv2d_fix_2_fu_538_output_r_we0,
    buffer_0_reg_184_reg,
    input_r_address0,
    output_r_address0,
    grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg,
    Q,
    ram_reg_0_i_20__0,
    input_r_ce0,
    output_r_ce0,
    SR,
    ap_clk,
    q0);
  output [1:0]D;
  output \ap_CS_fsm_reg[7]_0 ;
  output \ap_CS_fsm_reg[7]_1 ;
  output \ap_CS_fsm_reg[22] ;
  output grp_pointwise_conv2d_fix_2_fu_538_output_r_we0;
  output [16:0]buffer_0_reg_184_reg;
  output [9:0]input_r_address0;
  output [9:0]output_r_address0;
  input grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg;
  input [3:0]Q;
  input [0:0]ram_reg_0_i_20__0;
  input input_r_ce0;
  input output_r_ce0;
  input [0:0]SR;
  input ap_clk;
  input [15:0]q0;

  wire [13:0]C;
  wire [1:0]D;
  wire [3:0]Q;
  wire [0:0]SR;
  wire SeparableConv2D_2_w_s_U_n_10;
  wire SeparableConv2D_2_w_s_U_n_11;
  wire SeparableConv2D_2_w_s_U_n_12;
  wire SeparableConv2D_2_w_s_U_n_13;
  wire SeparableConv2D_2_w_s_U_n_14;
  wire SeparableConv2D_2_w_s_U_n_15;
  wire SeparableConv2D_2_w_s_U_n_16;
  wire SeparableConv2D_2_w_s_U_n_17;
  wire SeparableConv2D_2_w_s_U_n_18;
  wire SeparableConv2D_2_w_s_U_n_19;
  wire SeparableConv2D_2_w_s_U_n_5;
  wire SeparableConv2D_2_w_s_U_n_6;
  wire SeparableConv2D_2_w_s_U_n_7;
  wire SeparableConv2D_2_w_s_U_n_8;
  wire SeparableConv2D_2_w_s_U_n_9;
  wire [8:0]add_ln24_fu_221_p2;
  wire [8:0]add_ln24_reg_473;
  wire \add_ln24_reg_473[4]_i_1_n_5 ;
  wire \add_ln24_reg_473[5]_i_1_n_5 ;
  wire \add_ln24_reg_473[8]_i_2_n_5 ;
  wire [8:0]add_ln37_6_fu_365_p2;
  wire [8:0]add_ln37_6_reg_554;
  wire add_ln37_6_reg_5540;
  wire \add_ln37_6_reg_554[4]_i_1_n_5 ;
  wire \add_ln37_6_reg_554[5]_i_1_n_5 ;
  wire \add_ln37_6_reg_554[8]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state9;
  wire [7:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire [16:0]buffer_0_reg_184_reg;
  wire \buffer_0_reg_184_reg_n_5_[16] ;
  wire \buffer_0_reg_184_reg_n_5_[17] ;
  wire \buffer_0_reg_184_reg_n_5_[18] ;
  wire \buffer_0_reg_184_reg_n_5_[19] ;
  wire \buffer_0_reg_184_reg_n_5_[20] ;
  wire \buffer_0_reg_184_reg_n_5_[21] ;
  wire grp_pointwise_conv2d_fix_2_fu_538_ap_done;
  wire grp_pointwise_conv2d_fix_2_fu_538_ap_ready;
  wire grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg;
  wire grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0;
  wire grp_pointwise_conv2d_fix_2_fu_538_output_r_we0;
  wire i_0_reg_150;
  wire \i_0_reg_150_reg_n_5_[0] ;
  wire \i_0_reg_150_reg_n_5_[1] ;
  wire \i_0_reg_150_reg_n_5_[2] ;
  wire \i_0_reg_150_reg_n_5_[3] ;
  wire [3:0]i_fu_265_p2;
  wire [3:0]i_reg_509;
  wire [3:0]in_d_0_reg_194;
  wire \in_d_0_reg_194[3]_i_1_n_5 ;
  wire [3:0]in_d_fu_359_p2;
  wire [3:0]in_d_reg_549;
  wire [9:0]input_r_address0;
  wire input_r_ce0;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_10;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_11;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_12;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_13;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_14;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_15;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_16;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_17;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_18;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_19;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_20;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_21;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_22;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_23;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_24;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_25;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_26;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_27;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_5;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_6;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_7;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_8;
  wire network_mul_mul_16s_15s_31_1_1_U51_n_9;
  wire out_d_0_reg_128;
  wire \out_d_0_reg_128_reg_n_5_[0] ;
  wire \out_d_0_reg_128_reg_n_5_[1] ;
  wire \out_d_0_reg_128_reg_n_5_[2] ;
  wire \out_d_0_reg_128_reg_n_5_[3] ;
  wire [3:0]out_d_fu_233_p2;
  wire [3:0]out_d_reg_481;
  wire \out_h_0_reg_162[0]_i_1_n_5 ;
  wire \out_h_0_reg_162[1]_i_1_n_5 ;
  wire \out_h_0_reg_162[2]_i_1_n_5 ;
  wire [2:0]out_h_reg_522;
  wire \out_h_reg_522[0]_i_1_n_5 ;
  wire \out_h_reg_522[1]_i_1_n_5 ;
  wire \out_h_reg_522[2]_i_1_n_5 ;
  wire [2:0]out_w_0_reg_173;
  wire out_w_0_reg_1730;
  wire \out_w_0_reg_173[0]_i_1_n_5 ;
  wire \out_w_0_reg_173[1]_i_1_n_5 ;
  wire \out_w_0_reg_173[2]_i_1_n_5 ;
  wire [2:0]out_w_reg_535;
  wire \out_w_reg_535[0]_i_1_n_5 ;
  wire \out_w_reg_535[1]_i_1_n_5 ;
  wire \out_w_reg_535[2]_i_1_n_5 ;
  wire [9:0]output_r_address0;
  wire output_r_ce0;
  wire [8:0]phi_mul1_reg_139;
  wire [8:0]phi_mul_reg_206;
  wire [15:0]q0;
  wire [14:0]q00;
  wire [13:0]q0_0;
  wire ram_reg_0_i_110_n_5;
  wire ram_reg_0_i_110_n_6;
  wire ram_reg_0_i_110_n_7;
  wire ram_reg_0_i_110_n_8;
  wire ram_reg_0_i_111_n_5;
  wire ram_reg_0_i_111_n_6;
  wire ram_reg_0_i_111_n_7;
  wire ram_reg_0_i_111_n_8;
  wire ram_reg_0_i_112_n_5;
  wire ram_reg_0_i_113__0_n_5;
  wire ram_reg_0_i_123_n_8;
  wire ram_reg_0_i_137__0_n_5;
  wire ram_reg_0_i_137__0_n_6;
  wire ram_reg_0_i_137__0_n_7;
  wire ram_reg_0_i_137__0_n_8;
  wire ram_reg_0_i_140__0_n_5;
  wire ram_reg_0_i_141__0_n_5;
  wire ram_reg_0_i_141_n_5;
  wire ram_reg_0_i_141_n_6;
  wire ram_reg_0_i_141_n_7;
  wire ram_reg_0_i_141_n_8;
  wire ram_reg_0_i_142__0_n_5;
  wire ram_reg_0_i_143__0_n_5;
  wire ram_reg_0_i_144__0_n_5;
  wire ram_reg_0_i_170_n_5;
  wire ram_reg_0_i_171__0_n_5;
  wire ram_reg_0_i_172__0_n_5;
  wire ram_reg_0_i_173__0_n_5;
  wire ram_reg_0_i_176__0_n_5;
  wire ram_reg_0_i_177__0_n_5;
  wire ram_reg_0_i_183__0_n_5;
  wire ram_reg_0_i_184__0_n_5;
  wire ram_reg_0_i_185_n_5;
  wire ram_reg_0_i_186_n_5;
  wire ram_reg_0_i_204_n_5;
  wire ram_reg_0_i_205_n_5;
  wire ram_reg_0_i_206_n_5;
  wire ram_reg_0_i_207_n_5;
  wire ram_reg_0_i_208_n_5;
  wire [0:0]ram_reg_0_i_20__0;
  wire ram_reg_0_i_65_n_8;
  wire [6:0]sext_ln37_fu_345_p1;
  wire [6:0]sext_ln37_reg_540;
  wire \sext_ln37_reg_540[6]_i_2_n_5 ;
  wire [5:3]shl_ln_reg_501;
  wire [5:1]sub_ln37_fu_318_p2;
  wire [5:0]sub_ln37_reg_527;
  wire \sub_ln37_reg_527[2]_i_1_n_5 ;
  wire \sub_ln37_reg_527[3]_i_1_n_5 ;
  wire [2:0]trunc_ln28_reg_491;
  wire \trunc_ln28_reg_491[0]_i_1_n_5 ;
  wire \trunc_ln28_reg_491[1]_i_1_n_5 ;
  wire \trunc_ln28_reg_491[2]_i_1_n_5 ;
  wire [8:0]zext_ln24_reg_468;
  wire [5:3]zext_ln37_8_fu_314_p1;
  wire [3:1]NLW_ram_reg_0_i_123_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_123_O_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_65_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_65_O_UNCONNECTED;

  design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s SeparableConv2D_2_b_s_U
       (.Q({\out_d_0_reg_128_reg_n_5_[2] ,\out_d_0_reg_128_reg_n_5_[1] ,\out_d_0_reg_128_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[13] (q0_0));
  design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_w_s SeparableConv2D_2_w_s_U
       (.Q(shl_ln_reg_501),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state4),
        .\q0_reg[14] ({SeparableConv2D_2_w_s_U_n_5,SeparableConv2D_2_w_s_U_n_6,SeparableConv2D_2_w_s_U_n_7,SeparableConv2D_2_w_s_U_n_8,SeparableConv2D_2_w_s_U_n_9,SeparableConv2D_2_w_s_U_n_10,SeparableConv2D_2_w_s_U_n_11,SeparableConv2D_2_w_s_U_n_12,SeparableConv2D_2_w_s_U_n_13,SeparableConv2D_2_w_s_U_n_14,SeparableConv2D_2_w_s_U_n_15,SeparableConv2D_2_w_s_U_n_16,SeparableConv2D_2_w_s_U_n_17,SeparableConv2D_2_w_s_U_n_18,SeparableConv2D_2_w_s_U_n_19}),
        .\q0_reg[14]_0 ({\i_0_reg_150_reg_n_5_[3] ,\i_0_reg_150_reg_n_5_[2] ,\i_0_reg_150_reg_n_5_[1] ,\i_0_reg_150_reg_n_5_[0] }));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_473[0]_i_1 
       (.I0(phi_mul1_reg_139[0]),
        .O(add_ln24_fu_221_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_reg_473[1]_i_1 
       (.I0(phi_mul1_reg_139[0]),
        .I1(phi_mul1_reg_139[1]),
        .O(add_ln24_fu_221_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_reg_473[2]_i_1 
       (.I0(phi_mul1_reg_139[0]),
        .I1(phi_mul1_reg_139[1]),
        .I2(phi_mul1_reg_139[2]),
        .O(add_ln24_fu_221_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln24_reg_473[3]_i_1 
       (.I0(phi_mul1_reg_139[1]),
        .I1(phi_mul1_reg_139[0]),
        .I2(phi_mul1_reg_139[2]),
        .I3(phi_mul1_reg_139[3]),
        .O(add_ln24_fu_221_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    \add_ln24_reg_473[4]_i_1 
       (.I0(phi_mul1_reg_139[2]),
        .I1(phi_mul1_reg_139[0]),
        .I2(phi_mul1_reg_139[1]),
        .I3(phi_mul1_reg_139[3]),
        .I4(phi_mul1_reg_139[4]),
        .O(\add_ln24_reg_473[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA15555555)) 
    \add_ln24_reg_473[5]_i_1 
       (.I0(phi_mul1_reg_139[4]),
        .I1(phi_mul1_reg_139[3]),
        .I2(phi_mul1_reg_139[1]),
        .I3(phi_mul1_reg_139[0]),
        .I4(phi_mul1_reg_139[2]),
        .I5(phi_mul1_reg_139[5]),
        .O(\add_ln24_reg_473[5]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln24_reg_473[6]_i_1 
       (.I0(\add_ln24_reg_473[8]_i_2_n_5 ),
        .I1(phi_mul1_reg_139[6]),
        .O(add_ln24_fu_221_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln24_reg_473[7]_i_1 
       (.I0(\add_ln24_reg_473[8]_i_2_n_5 ),
        .I1(phi_mul1_reg_139[6]),
        .I2(phi_mul1_reg_139[7]),
        .O(add_ln24_fu_221_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln24_reg_473[8]_i_1 
       (.I0(phi_mul1_reg_139[6]),
        .I1(\add_ln24_reg_473[8]_i_2_n_5 ),
        .I2(phi_mul1_reg_139[7]),
        .I3(phi_mul1_reg_139[8]),
        .O(add_ln24_fu_221_p2[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \add_ln24_reg_473[8]_i_2 
       (.I0(phi_mul1_reg_139[4]),
        .I1(phi_mul1_reg_139[3]),
        .I2(phi_mul1_reg_139[1]),
        .I3(phi_mul1_reg_139[0]),
        .I4(phi_mul1_reg_139[2]),
        .I5(phi_mul1_reg_139[5]),
        .O(\add_ln24_reg_473[8]_i_2_n_5 ));
  FDRE \add_ln24_reg_473_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_221_p2[0]),
        .Q(add_ln24_reg_473[0]),
        .R(1'b0));
  FDRE \add_ln24_reg_473_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_221_p2[1]),
        .Q(add_ln24_reg_473[1]),
        .R(1'b0));
  FDRE \add_ln24_reg_473_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_221_p2[2]),
        .Q(add_ln24_reg_473[2]),
        .R(1'b0));
  FDRE \add_ln24_reg_473_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_221_p2[3]),
        .Q(add_ln24_reg_473[3]),
        .R(1'b0));
  FDRE \add_ln24_reg_473_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln24_reg_473[4]_i_1_n_5 ),
        .Q(add_ln24_reg_473[4]),
        .R(1'b0));
  FDRE \add_ln24_reg_473_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\add_ln24_reg_473[5]_i_1_n_5 ),
        .Q(add_ln24_reg_473[5]),
        .R(1'b0));
  FDRE \add_ln24_reg_473_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_221_p2[6]),
        .Q(add_ln24_reg_473[6]),
        .R(1'b0));
  FDRE \add_ln24_reg_473_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_221_p2[7]),
        .Q(add_ln24_reg_473[7]),
        .R(1'b0));
  FDRE \add_ln24_reg_473_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_221_p2[8]),
        .Q(add_ln24_reg_473[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln37_6_reg_554[0]_i_1 
       (.I0(phi_mul_reg_206[0]),
        .O(add_ln37_6_fu_365_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_6_reg_554[1]_i_1 
       (.I0(phi_mul_reg_206[0]),
        .I1(phi_mul_reg_206[1]),
        .O(add_ln37_6_fu_365_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln37_6_reg_554[2]_i_1 
       (.I0(phi_mul_reg_206[0]),
        .I1(phi_mul_reg_206[1]),
        .I2(phi_mul_reg_206[2]),
        .O(add_ln37_6_fu_365_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln37_6_reg_554[3]_i_1 
       (.I0(phi_mul_reg_206[1]),
        .I1(phi_mul_reg_206[0]),
        .I2(phi_mul_reg_206[2]),
        .I3(phi_mul_reg_206[3]),
        .O(add_ln37_6_fu_365_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    \add_ln37_6_reg_554[4]_i_1 
       (.I0(phi_mul_reg_206[2]),
        .I1(phi_mul_reg_206[0]),
        .I2(phi_mul_reg_206[1]),
        .I3(phi_mul_reg_206[3]),
        .I4(phi_mul_reg_206[4]),
        .O(\add_ln37_6_reg_554[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA15555555)) 
    \add_ln37_6_reg_554[5]_i_1 
       (.I0(phi_mul_reg_206[4]),
        .I1(phi_mul_reg_206[3]),
        .I2(phi_mul_reg_206[1]),
        .I3(phi_mul_reg_206[0]),
        .I4(phi_mul_reg_206[2]),
        .I5(phi_mul_reg_206[5]),
        .O(\add_ln37_6_reg_554[5]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_6_reg_554[6]_i_1 
       (.I0(\add_ln37_6_reg_554[8]_i_2_n_5 ),
        .I1(phi_mul_reg_206[6]),
        .O(add_ln37_6_fu_365_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln37_6_reg_554[7]_i_1 
       (.I0(\add_ln37_6_reg_554[8]_i_2_n_5 ),
        .I1(phi_mul_reg_206[6]),
        .I2(phi_mul_reg_206[7]),
        .O(add_ln37_6_fu_365_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln37_6_reg_554[8]_i_1 
       (.I0(phi_mul_reg_206[6]),
        .I1(\add_ln37_6_reg_554[8]_i_2_n_5 ),
        .I2(phi_mul_reg_206[7]),
        .I3(phi_mul_reg_206[8]),
        .O(add_ln37_6_fu_365_p2[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \add_ln37_6_reg_554[8]_i_2 
       (.I0(phi_mul_reg_206[4]),
        .I1(phi_mul_reg_206[3]),
        .I2(phi_mul_reg_206[1]),
        .I3(phi_mul_reg_206[0]),
        .I4(phi_mul_reg_206[2]),
        .I5(phi_mul_reg_206[5]),
        .O(\add_ln37_6_reg_554[8]_i_2_n_5 ));
  FDRE \add_ln37_6_reg_554_reg[0] 
       (.C(ap_clk),
        .CE(add_ln37_6_reg_5540),
        .D(add_ln37_6_fu_365_p2[0]),
        .Q(add_ln37_6_reg_554[0]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_554_reg[1] 
       (.C(ap_clk),
        .CE(add_ln37_6_reg_5540),
        .D(add_ln37_6_fu_365_p2[1]),
        .Q(add_ln37_6_reg_554[1]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_554_reg[2] 
       (.C(ap_clk),
        .CE(add_ln37_6_reg_5540),
        .D(add_ln37_6_fu_365_p2[2]),
        .Q(add_ln37_6_reg_554[2]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_554_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_6_reg_5540),
        .D(add_ln37_6_fu_365_p2[3]),
        .Q(add_ln37_6_reg_554[3]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_554_reg[4] 
       (.C(ap_clk),
        .CE(add_ln37_6_reg_5540),
        .D(\add_ln37_6_reg_554[4]_i_1_n_5 ),
        .Q(add_ln37_6_reg_554[4]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_554_reg[5] 
       (.C(ap_clk),
        .CE(add_ln37_6_reg_5540),
        .D(\add_ln37_6_reg_554[5]_i_1_n_5 ),
        .Q(add_ln37_6_reg_554[5]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_554_reg[6] 
       (.C(ap_clk),
        .CE(add_ln37_6_reg_5540),
        .D(add_ln37_6_fu_365_p2[6]),
        .Q(add_ln37_6_reg_554[6]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_554_reg[7] 
       (.C(ap_clk),
        .CE(add_ln37_6_reg_5540),
        .D(add_ln37_6_fu_365_p2[7]),
        .Q(add_ln37_6_reg_554[7]),
        .R(1'b0));
  FDRE \add_ln37_6_reg_554_reg[8] 
       (.C(ap_clk),
        .CE(add_ln37_6_reg_5540),
        .D(add_ln37_6_fu_365_p2[8]),
        .Q(add_ln37_6_reg_554[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(grp_pointwise_conv2d_fix_2_fu_538_ap_ready),
        .I1(grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_pointwise_conv2d_fix_2_fu_538_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \ap_CS_fsm[0]_i_2__3 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_128_reg_n_5_[1] ),
        .I2(\out_d_0_reg_128_reg_n_5_[2] ),
        .I3(\out_d_0_reg_128_reg_n_5_[3] ),
        .I4(\out_d_0_reg_128_reg_n_5_[0] ),
        .O(grp_pointwise_conv2d_fix_2_fu_538_ap_ready));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(zext_ln37_8_fu_314_p1[3]),
        .I1(zext_ln37_8_fu_314_p1[4]),
        .I2(zext_ln37_8_fu_314_p1[5]),
        .I3(ap_CS_fsm_state6),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .I5(grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(grp_pointwise_conv2d_fix_2_fu_538_ap_ready),
        .I1(grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_2_fu_538_ap_ready),
        .I3(Q[2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_128_reg_n_5_[1] ),
        .I2(\out_d_0_reg_128_reg_n_5_[2] ),
        .I3(\out_d_0_reg_128_reg_n_5_[3] ),
        .I4(\out_d_0_reg_128_reg_n_5_[0] ),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \ap_CS_fsm[4]_i_1__4 
       (.I0(ap_CS_fsm_state4),
        .I1(\i_0_reg_150_reg_n_5_[2] ),
        .I2(\i_0_reg_150_reg_n_5_[3] ),
        .I3(\i_0_reg_150_reg_n_5_[0] ),
        .I4(\i_0_reg_150_reg_n_5_[1] ),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \ap_CS_fsm[5]_i_1__4 
       (.I0(ap_NS_fsm11_out),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(ap_CS_fsm_state7),
        .O(ap_NS_fsm[5]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(ap_CS_fsm_state4),
        .I1(\i_0_reg_150_reg_n_5_[2] ),
        .I2(\i_0_reg_150_reg_n_5_[3] ),
        .I3(\i_0_reg_150_reg_n_5_[0] ),
        .I4(\i_0_reg_150_reg_n_5_[1] ),
        .O(ap_NS_fsm11_out));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \ap_CS_fsm[6]_i_1__2 
       (.I0(out_w_0_reg_1730),
        .I1(in_d_0_reg_194[1]),
        .I2(in_d_0_reg_194[0]),
        .I3(in_d_0_reg_194[3]),
        .I4(in_d_0_reg_194[2]),
        .I5(grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0),
        .O(ap_NS_fsm[6]));
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    \ap_CS_fsm[7]_i_1__3 
       (.I0(ap_CS_fsm_state11),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[2]),
        .I4(ap_CS_fsm_state7),
        .O(ap_NS_fsm[7]));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \ap_CS_fsm[8]_i_1__4 
       (.I0(grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0),
        .I1(in_d_0_reg_194[2]),
        .I2(in_d_0_reg_194[3]),
        .I3(in_d_0_reg_194[0]),
        .I4(in_d_0_reg_194[1]),
        .O(add_ln37_6_reg_5540));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_2_fu_538_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln37_6_reg_5540),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  FDRE \buffer_0_reg_184_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_8),
        .Q(buffer_0_reg_184_reg[0]),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_14),
        .Q(buffer_0_reg_184_reg[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_13),
        .Q(buffer_0_reg_184_reg[11]),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_20),
        .Q(buffer_0_reg_184_reg[12]),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_19),
        .Q(buffer_0_reg_184_reg[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_18),
        .Q(buffer_0_reg_184_reg[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_17),
        .Q(buffer_0_reg_184_reg[15]),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_24),
        .Q(\buffer_0_reg_184_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_23),
        .Q(\buffer_0_reg_184_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_22),
        .Q(\buffer_0_reg_184_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_21),
        .Q(\buffer_0_reg_184_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_7),
        .Q(buffer_0_reg_184_reg[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_27),
        .Q(\buffer_0_reg_184_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_26),
        .Q(\buffer_0_reg_184_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_25),
        .Q(buffer_0_reg_184_reg[16]),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_6),
        .Q(buffer_0_reg_184_reg[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_5),
        .Q(buffer_0_reg_184_reg[3]),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_12),
        .Q(buffer_0_reg_184_reg[4]),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_11),
        .Q(buffer_0_reg_184_reg[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_10),
        .Q(buffer_0_reg_184_reg[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_9),
        .Q(buffer_0_reg_184_reg[7]),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_16),
        .Q(buffer_0_reg_184_reg[8]),
        .R(1'b0));
  FDRE \buffer_0_reg_184_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_15s_31_1_1_U51_n_15),
        .Q(buffer_0_reg_184_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg_i_1
       (.I0(grp_pointwise_conv2d_fix_2_fu_538_ap_ready),
        .I1(Q[1]),
        .I2(grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg),
        .O(\ap_CS_fsm_reg[22] ));
  LUT2 #(
    .INIT(4'h2)) 
    \i_0_reg_150[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state5),
        .O(i_0_reg_150));
  FDRE \i_0_reg_150_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_509[0]),
        .Q(\i_0_reg_150_reg_n_5_[0] ),
        .R(i_0_reg_150));
  FDRE \i_0_reg_150_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_509[1]),
        .Q(\i_0_reg_150_reg_n_5_[1] ),
        .R(i_0_reg_150));
  FDRE \i_0_reg_150_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_509[2]),
        .Q(\i_0_reg_150_reg_n_5_[2] ),
        .R(i_0_reg_150));
  FDRE \i_0_reg_150_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_509[3]),
        .Q(\i_0_reg_150_reg_n_5_[3] ),
        .R(i_0_reg_150));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_509[0]_i_1 
       (.I0(\i_0_reg_150_reg_n_5_[0] ),
        .O(i_fu_265_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_509[1]_i_1 
       (.I0(\i_0_reg_150_reg_n_5_[0] ),
        .I1(\i_0_reg_150_reg_n_5_[1] ),
        .O(i_fu_265_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_509[2]_i_1 
       (.I0(\i_0_reg_150_reg_n_5_[2] ),
        .I1(\i_0_reg_150_reg_n_5_[1] ),
        .I2(\i_0_reg_150_reg_n_5_[0] ),
        .O(i_fu_265_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_509[3]_i_1 
       (.I0(\i_0_reg_150_reg_n_5_[3] ),
        .I1(\i_0_reg_150_reg_n_5_[0] ),
        .I2(\i_0_reg_150_reg_n_5_[1] ),
        .I3(\i_0_reg_150_reg_n_5_[2] ),
        .O(i_fu_265_p2[3]));
  FDRE \i_reg_509_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_265_p2[0]),
        .Q(i_reg_509[0]),
        .R(1'b0));
  FDRE \i_reg_509_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_265_p2[1]),
        .Q(i_reg_509[1]),
        .R(1'b0));
  FDRE \i_reg_509_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_265_p2[2]),
        .Q(i_reg_509[2]),
        .R(1'b0));
  FDRE \i_reg_509_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_265_p2[3]),
        .Q(i_reg_509[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \in_d_0_reg_194[3]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(out_w_0_reg_173[2]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[1]),
        .O(\in_d_0_reg_194[3]_i_1_n_5 ));
  FDRE \in_d_0_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_d_reg_549[0]),
        .Q(in_d_0_reg_194[0]),
        .R(\in_d_0_reg_194[3]_i_1_n_5 ));
  FDRE \in_d_0_reg_194_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_d_reg_549[1]),
        .Q(in_d_0_reg_194[1]),
        .R(\in_d_0_reg_194[3]_i_1_n_5 ));
  FDRE \in_d_0_reg_194_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_d_reg_549[2]),
        .Q(in_d_0_reg_194[2]),
        .R(\in_d_0_reg_194[3]_i_1_n_5 ));
  FDRE \in_d_0_reg_194_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_d_reg_549[3]),
        .Q(in_d_0_reg_194[3]),
        .R(\in_d_0_reg_194[3]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_reg_549[0]_i_1 
       (.I0(in_d_0_reg_194[0]),
        .O(in_d_fu_359_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \in_d_reg_549[1]_i_1 
       (.I0(in_d_0_reg_194[0]),
        .I1(in_d_0_reg_194[1]),
        .O(in_d_fu_359_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \in_d_reg_549[2]_i_1 
       (.I0(in_d_0_reg_194[2]),
        .I1(in_d_0_reg_194[1]),
        .I2(in_d_0_reg_194[0]),
        .O(in_d_fu_359_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \in_d_reg_549[3]_i_1 
       (.I0(in_d_0_reg_194[3]),
        .I1(in_d_0_reg_194[0]),
        .I2(in_d_0_reg_194[1]),
        .I3(in_d_0_reg_194[2]),
        .O(in_d_fu_359_p2[3]));
  FDRE \in_d_reg_549_reg[0] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0),
        .D(in_d_fu_359_p2[0]),
        .Q(in_d_reg_549[0]),
        .R(1'b0));
  FDRE \in_d_reg_549_reg[1] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0),
        .D(in_d_fu_359_p2[1]),
        .Q(in_d_reg_549[1]),
        .R(1'b0));
  FDRE \in_d_reg_549_reg[2] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0),
        .D(in_d_fu_359_p2[2]),
        .Q(in_d_reg_549[2]),
        .R(1'b0));
  FDRE \in_d_reg_549_reg[3] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0),
        .D(in_d_fu_359_p2[3]),
        .Q(in_d_reg_549[3]),
        .R(1'b0));
  design_1_network_0_0_pointwise_conv2d_fix_1_kernel_buffer_1 kernel_buffer_1_U
       (.Q(in_d_0_reg_194),
        .ap_clk(ap_clk),
        .p({ap_CS_fsm_state9,ap_CS_fsm_state5}),
        .p_0({\i_0_reg_150_reg_n_5_[3] ,\i_0_reg_150_reg_n_5_[2] ,\i_0_reg_150_reg_n_5_[1] ,\i_0_reg_150_reg_n_5_[0] }),
        .q0({SeparableConv2D_2_w_s_U_n_5,SeparableConv2D_2_w_s_U_n_6,SeparableConv2D_2_w_s_U_n_7,SeparableConv2D_2_w_s_U_n_8,SeparableConv2D_2_w_s_U_n_9,SeparableConv2D_2_w_s_U_n_10,SeparableConv2D_2_w_s_U_n_11,SeparableConv2D_2_w_s_U_n_12,SeparableConv2D_2_w_s_U_n_13,SeparableConv2D_2_w_s_U_n_14,SeparableConv2D_2_w_s_U_n_15,SeparableConv2D_2_w_s_U_n_16,SeparableConv2D_2_w_s_U_n_17,SeparableConv2D_2_w_s_U_n_18,SeparableConv2D_2_w_s_U_n_19}),
        .q00(q00));
  design_1_network_0_0_network_mul_mul_16s_15s_31_1_1_9 network_mul_mul_16s_15s_31_1_1_U51
       (.O({network_mul_mul_16s_15s_31_1_1_U51_n_5,network_mul_mul_16s_15s_31_1_1_U51_n_6,network_mul_mul_16s_15s_31_1_1_U51_n_7,network_mul_mul_16s_15s_31_1_1_U51_n_8}),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state7,ap_CS_fsm_state5}),
        .ap_clk(ap_clk),
        .buffer_0_reg_184_reg(buffer_0_reg_184_reg),
        .\buffer_0_reg_184_reg[15]_0 (C),
        .\buffer_0_reg_184_reg[19] (\buffer_0_reg_184_reg_n_5_[16] ),
        .\buffer_0_reg_184_reg[19]_0 (\buffer_0_reg_184_reg_n_5_[17] ),
        .\buffer_0_reg_184_reg[19]_1 (\buffer_0_reg_184_reg_n_5_[18] ),
        .\buffer_0_reg_184_reg[19]_2 (\buffer_0_reg_184_reg_n_5_[19] ),
        .\buffer_0_reg_184_reg[22] (\buffer_0_reg_184_reg_n_5_[20] ),
        .\buffer_0_reg_184_reg[22]_0 (\buffer_0_reg_184_reg_n_5_[21] ),
        .buffer_0_reg_184_reg_15_sp_1(\in_d_0_reg_194[3]_i_1_n_5 ),
        .out_w_0_reg_173(out_w_0_reg_173),
        .p({network_mul_mul_16s_15s_31_1_1_U51_n_9,network_mul_mul_16s_15s_31_1_1_U51_n_10,network_mul_mul_16s_15s_31_1_1_U51_n_11,network_mul_mul_16s_15s_31_1_1_U51_n_12}),
        .p_0({network_mul_mul_16s_15s_31_1_1_U51_n_13,network_mul_mul_16s_15s_31_1_1_U51_n_14,network_mul_mul_16s_15s_31_1_1_U51_n_15,network_mul_mul_16s_15s_31_1_1_U51_n_16}),
        .p_1({network_mul_mul_16s_15s_31_1_1_U51_n_17,network_mul_mul_16s_15s_31_1_1_U51_n_18,network_mul_mul_16s_15s_31_1_1_U51_n_19,network_mul_mul_16s_15s_31_1_1_U51_n_20}),
        .p_2({network_mul_mul_16s_15s_31_1_1_U51_n_21,network_mul_mul_16s_15s_31_1_1_U51_n_22,network_mul_mul_16s_15s_31_1_1_U51_n_23,network_mul_mul_16s_15s_31_1_1_U51_n_24}),
        .p_3({network_mul_mul_16s_15s_31_1_1_U51_n_25,network_mul_mul_16s_15s_31_1_1_U51_n_26,network_mul_mul_16s_15s_31_1_1_U51_n_27}),
        .q0(q0),
        .q00(q00));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    \out_d_0_reg_128[3]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_2_fu_538_ap_start_reg),
        .I2(zext_ln37_8_fu_314_p1[3]),
        .I3(zext_ln37_8_fu_314_p1[4]),
        .I4(zext_ln37_8_fu_314_p1[5]),
        .I5(ap_CS_fsm_state6),
        .O(out_d_0_reg_128));
  LUT4 #(
    .INIT(16'h8000)) 
    \out_d_0_reg_128[3]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(zext_ln37_8_fu_314_p1[5]),
        .I2(zext_ln37_8_fu_314_p1[4]),
        .I3(zext_ln37_8_fu_314_p1[3]),
        .O(ap_NS_fsm10_out));
  FDRE \out_d_0_reg_128_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_481[0]),
        .Q(\out_d_0_reg_128_reg_n_5_[0] ),
        .R(out_d_0_reg_128));
  FDRE \out_d_0_reg_128_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_481[1]),
        .Q(\out_d_0_reg_128_reg_n_5_[1] ),
        .R(out_d_0_reg_128));
  FDRE \out_d_0_reg_128_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_481[2]),
        .Q(\out_d_0_reg_128_reg_n_5_[2] ),
        .R(out_d_0_reg_128));
  FDRE \out_d_0_reg_128_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_481[3]),
        .Q(\out_d_0_reg_128_reg_n_5_[3] ),
        .R(out_d_0_reg_128));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_481[0]_i_1 
       (.I0(\out_d_0_reg_128_reg_n_5_[0] ),
        .O(out_d_fu_233_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_481[1]_i_1 
       (.I0(\out_d_0_reg_128_reg_n_5_[1] ),
        .I1(\out_d_0_reg_128_reg_n_5_[0] ),
        .O(out_d_fu_233_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_d_reg_481[2]_i_1 
       (.I0(\out_d_0_reg_128_reg_n_5_[2] ),
        .I1(\out_d_0_reg_128_reg_n_5_[0] ),
        .I2(\out_d_0_reg_128_reg_n_5_[1] ),
        .O(out_d_fu_233_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_d_reg_481[3]_i_1 
       (.I0(\out_d_0_reg_128_reg_n_5_[3] ),
        .I1(\out_d_0_reg_128_reg_n_5_[2] ),
        .I2(\out_d_0_reg_128_reg_n_5_[1] ),
        .I3(\out_d_0_reg_128_reg_n_5_[0] ),
        .O(out_d_fu_233_p2[3]));
  FDRE \out_d_reg_481_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_233_p2[0]),
        .Q(out_d_reg_481[0]),
        .R(1'b0));
  FDRE \out_d_reg_481_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_233_p2[1]),
        .Q(out_d_reg_481[1]),
        .R(1'b0));
  FDRE \out_d_reg_481_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_233_p2[2]),
        .Q(out_d_reg_481[2]),
        .R(1'b0));
  FDRE \out_d_reg_481_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_233_p2[3]),
        .Q(out_d_reg_481[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \out_h_0_reg_162[0]_i_1 
       (.I0(zext_ln37_8_fu_314_p1[3]),
        .I1(ap_NS_fsm1),
        .I2(out_h_reg_522[0]),
        .I3(ap_NS_fsm11_out),
        .O(\out_h_0_reg_162[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \out_h_0_reg_162[1]_i_1 
       (.I0(zext_ln37_8_fu_314_p1[4]),
        .I1(ap_NS_fsm1),
        .I2(out_h_reg_522[1]),
        .I3(ap_NS_fsm11_out),
        .O(\out_h_0_reg_162[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \out_h_0_reg_162[2]_i_1 
       (.I0(zext_ln37_8_fu_314_p1[5]),
        .I1(ap_NS_fsm1),
        .I2(out_h_reg_522[2]),
        .I3(ap_NS_fsm11_out),
        .O(\out_h_0_reg_162[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \out_h_0_reg_162[2]_i_2 
       (.I0(ap_CS_fsm_state7),
        .I1(out_w_0_reg_173[2]),
        .I2(out_w_0_reg_173[0]),
        .I3(out_w_0_reg_173[1]),
        .O(ap_NS_fsm1));
  FDRE \out_h_0_reg_162_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_0_reg_162[0]_i_1_n_5 ),
        .Q(zext_ln37_8_fu_314_p1[3]),
        .R(1'b0));
  FDRE \out_h_0_reg_162_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_0_reg_162[1]_i_1_n_5 ),
        .Q(zext_ln37_8_fu_314_p1[4]),
        .R(1'b0));
  FDRE \out_h_0_reg_162_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_0_reg_162[2]_i_1_n_5 ),
        .Q(zext_ln37_8_fu_314_p1[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \out_h_reg_522[0]_i_1 
       (.I0(zext_ln37_8_fu_314_p1[3]),
        .I1(ap_CS_fsm_state6),
        .I2(out_h_reg_522[0]),
        .O(\out_h_reg_522[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \out_h_reg_522[1]_i_1 
       (.I0(zext_ln37_8_fu_314_p1[4]),
        .I1(zext_ln37_8_fu_314_p1[3]),
        .I2(ap_CS_fsm_state6),
        .I3(out_h_reg_522[1]),
        .O(\out_h_reg_522[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \out_h_reg_522[2]_i_1 
       (.I0(zext_ln37_8_fu_314_p1[5]),
        .I1(zext_ln37_8_fu_314_p1[3]),
        .I2(zext_ln37_8_fu_314_p1[4]),
        .I3(ap_CS_fsm_state6),
        .I4(out_h_reg_522[2]),
        .O(\out_h_reg_522[2]_i_1_n_5 ));
  FDRE \out_h_reg_522_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_reg_522[0]_i_1_n_5 ),
        .Q(out_h_reg_522[0]),
        .R(1'b0));
  FDRE \out_h_reg_522_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_reg_522[1]_i_1_n_5 ),
        .Q(out_h_reg_522[1]),
        .R(1'b0));
  FDRE \out_h_reg_522_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_h_reg_522[2]_i_1_n_5 ),
        .Q(out_h_reg_522[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \out_w_0_reg_173[0]_i_1 
       (.I0(out_w_0_reg_173[0]),
        .I1(grp_pointwise_conv2d_fix_2_fu_538_output_r_we0),
        .I2(out_w_reg_535[0]),
        .I3(out_w_0_reg_1730),
        .O(\out_w_0_reg_173[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \out_w_0_reg_173[1]_i_1 
       (.I0(out_w_0_reg_173[1]),
        .I1(grp_pointwise_conv2d_fix_2_fu_538_output_r_we0),
        .I2(out_w_reg_535[1]),
        .I3(out_w_0_reg_1730),
        .O(\out_w_0_reg_173[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \out_w_0_reg_173[2]_i_1 
       (.I0(out_w_0_reg_173[2]),
        .I1(grp_pointwise_conv2d_fix_2_fu_538_output_r_we0),
        .I2(out_w_reg_535[2]),
        .I3(out_w_0_reg_1730),
        .O(\out_w_0_reg_173[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \out_w_0_reg_173[2]_i_2 
       (.I0(grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0),
        .I1(in_d_0_reg_194[2]),
        .I2(in_d_0_reg_194[3]),
        .I3(in_d_0_reg_194[0]),
        .I4(in_d_0_reg_194[1]),
        .O(grp_pointwise_conv2d_fix_2_fu_538_output_r_we0));
  FDRE \out_w_0_reg_173_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_w_0_reg_173[0]_i_1_n_5 ),
        .Q(out_w_0_reg_173[0]),
        .R(1'b0));
  FDRE \out_w_0_reg_173_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_w_0_reg_173[1]_i_1_n_5 ),
        .Q(out_w_0_reg_173[1]),
        .R(1'b0));
  FDRE \out_w_0_reg_173_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_w_0_reg_173[2]_i_1_n_5 ),
        .Q(out_w_0_reg_173[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \out_w_reg_535[0]_i_1 
       (.I0(out_w_0_reg_173[0]),
        .I1(ap_CS_fsm_state7),
        .I2(out_w_reg_535[0]),
        .O(\out_w_reg_535[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \out_w_reg_535[1]_i_1 
       (.I0(out_w_0_reg_173[0]),
        .I1(out_w_0_reg_173[1]),
        .I2(ap_CS_fsm_state7),
        .I3(out_w_reg_535[1]),
        .O(\out_w_reg_535[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \out_w_reg_535[2]_i_1 
       (.I0(out_w_0_reg_173[2]),
        .I1(out_w_0_reg_173[1]),
        .I2(out_w_0_reg_173[0]),
        .I3(ap_CS_fsm_state7),
        .I4(out_w_reg_535[2]),
        .O(\out_w_reg_535[2]_i_1_n_5 ));
  FDRE \out_w_reg_535_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_w_reg_535[0]_i_1_n_5 ),
        .Q(out_w_reg_535[0]),
        .R(1'b0));
  FDRE \out_w_reg_535_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_w_reg_535[1]_i_1_n_5 ),
        .Q(out_w_reg_535[1]),
        .R(1'b0));
  FDRE \out_w_reg_535_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\out_w_reg_535[2]_i_1_n_5 ),
        .Q(out_w_reg_535[2]),
        .R(1'b0));
  FDRE \phi_mul1_reg_139_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_473[0]),
        .Q(phi_mul1_reg_139[0]),
        .R(out_d_0_reg_128));
  FDRE \phi_mul1_reg_139_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_473[1]),
        .Q(phi_mul1_reg_139[1]),
        .R(out_d_0_reg_128));
  FDRE \phi_mul1_reg_139_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_473[2]),
        .Q(phi_mul1_reg_139[2]),
        .R(out_d_0_reg_128));
  FDRE \phi_mul1_reg_139_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_473[3]),
        .Q(phi_mul1_reg_139[3]),
        .R(out_d_0_reg_128));
  FDRE \phi_mul1_reg_139_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_473[4]),
        .Q(phi_mul1_reg_139[4]),
        .R(out_d_0_reg_128));
  FDRE \phi_mul1_reg_139_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_473[5]),
        .Q(phi_mul1_reg_139[5]),
        .R(out_d_0_reg_128));
  FDRE \phi_mul1_reg_139_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_473[6]),
        .Q(phi_mul1_reg_139[6]),
        .R(out_d_0_reg_128));
  FDRE \phi_mul1_reg_139_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_473[7]),
        .Q(phi_mul1_reg_139[7]),
        .R(out_d_0_reg_128));
  FDRE \phi_mul1_reg_139_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_473[8]),
        .Q(phi_mul1_reg_139[8]),
        .R(out_d_0_reg_128));
  FDRE \phi_mul_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_6_reg_554[0]),
        .Q(phi_mul_reg_206[0]),
        .R(\in_d_0_reg_194[3]_i_1_n_5 ));
  FDRE \phi_mul_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_6_reg_554[1]),
        .Q(phi_mul_reg_206[1]),
        .R(\in_d_0_reg_194[3]_i_1_n_5 ));
  FDRE \phi_mul_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_6_reg_554[2]),
        .Q(phi_mul_reg_206[2]),
        .R(\in_d_0_reg_194[3]_i_1_n_5 ));
  FDRE \phi_mul_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_6_reg_554[3]),
        .Q(phi_mul_reg_206[3]),
        .R(\in_d_0_reg_194[3]_i_1_n_5 ));
  FDRE \phi_mul_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_6_reg_554[4]),
        .Q(phi_mul_reg_206[4]),
        .R(\in_d_0_reg_194[3]_i_1_n_5 ));
  FDRE \phi_mul_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_6_reg_554[5]),
        .Q(phi_mul_reg_206[5]),
        .R(\in_d_0_reg_194[3]_i_1_n_5 ));
  FDRE \phi_mul_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_6_reg_554[6]),
        .Q(phi_mul_reg_206[6]),
        .R(\in_d_0_reg_194[3]_i_1_n_5 ));
  FDRE \phi_mul_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_6_reg_554[7]),
        .Q(phi_mul_reg_206[7]),
        .R(\in_d_0_reg_194[3]_i_1_n_5 ));
  FDRE \phi_mul_reg_206_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_6_reg_554[8]),
        .Q(phi_mul_reg_206[8]),
        .R(\in_d_0_reg_194[3]_i_1_n_5 ));
  CARRY4 ram_reg_0_i_110
       (.CI(1'b0),
        .CO({ram_reg_0_i_110_n_5,ram_reg_0_i_110_n_6,ram_reg_0_i_110_n_7,ram_reg_0_i_110_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln24_reg_468[3:0]),
        .O(output_r_address0[3:0]),
        .S({ram_reg_0_i_170_n_5,ram_reg_0_i_171__0_n_5,ram_reg_0_i_172__0_n_5,ram_reg_0_i_173__0_n_5}));
  CARRY4 ram_reg_0_i_111
       (.CI(ram_reg_0_i_137__0_n_5),
        .CO({ram_reg_0_i_111_n_5,ram_reg_0_i_111_n_6,ram_reg_0_i_111_n_7,ram_reg_0_i_111_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_140__0_n_5,sext_ln37_reg_540[6],phi_mul_reg_206[5:4]}),
        .O(input_r_address0[7:4]),
        .S({ram_reg_0_i_141__0_n_5,ram_reg_0_i_142__0_n_5,ram_reg_0_i_143__0_n_5,ram_reg_0_i_144__0_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_112
       (.I0(phi_mul_reg_206[8]),
        .O(ram_reg_0_i_112_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_113__0
       (.I0(phi_mul_reg_206[7]),
        .I1(phi_mul_reg_206[8]),
        .O(ram_reg_0_i_113__0_n_5));
  CARRY4 ram_reg_0_i_123
       (.CI(ram_reg_0_i_141_n_5),
        .CO({NLW_ram_reg_0_i_123_CO_UNCONNECTED[3:1],ram_reg_0_i_123_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,zext_ln24_reg_468[7]}),
        .O({NLW_ram_reg_0_i_123_O_UNCONNECTED[3:2],output_r_address0[9:8]}),
        .S({1'b0,1'b0,ram_reg_0_i_176__0_n_5,ram_reg_0_i_177__0_n_5}));
  CARRY4 ram_reg_0_i_137__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_137__0_n_5,ram_reg_0_i_137__0_n_6,ram_reg_0_i_137__0_n_7,ram_reg_0_i_137__0_n_8}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_206[3:0]),
        .O(input_r_address0[3:0]),
        .S({ram_reg_0_i_183__0_n_5,ram_reg_0_i_184__0_n_5,ram_reg_0_i_185_n_5,ram_reg_0_i_186_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_140__0
       (.I0(sext_ln37_reg_540[6]),
        .O(ram_reg_0_i_140__0_n_5));
  CARRY4 ram_reg_0_i_141
       (.CI(ram_reg_0_i_110_n_5),
        .CO({ram_reg_0_i_141_n_5,ram_reg_0_i_141_n_6,ram_reg_0_i_141_n_7,ram_reg_0_i_141_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_204_n_5,sext_ln37_reg_540[6],zext_ln24_reg_468[5:4]}),
        .O(output_r_address0[7:4]),
        .S({ram_reg_0_i_205_n_5,ram_reg_0_i_206_n_5,ram_reg_0_i_207_n_5,ram_reg_0_i_208_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_141__0
       (.I0(sext_ln37_reg_540[6]),
        .I1(phi_mul_reg_206[7]),
        .O(ram_reg_0_i_141__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_142__0
       (.I0(sext_ln37_reg_540[6]),
        .I1(phi_mul_reg_206[6]),
        .O(ram_reg_0_i_142__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_143__0
       (.I0(phi_mul_reg_206[5]),
        .I1(sext_ln37_reg_540[5]),
        .O(ram_reg_0_i_143__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_144__0
       (.I0(phi_mul_reg_206[4]),
        .I1(sext_ln37_reg_540[4]),
        .O(ram_reg_0_i_144__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_170
       (.I0(zext_ln24_reg_468[3]),
        .I1(sext_ln37_reg_540[3]),
        .O(ram_reg_0_i_170_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_171__0
       (.I0(zext_ln24_reg_468[2]),
        .I1(sext_ln37_reg_540[2]),
        .O(ram_reg_0_i_171__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_172__0
       (.I0(zext_ln24_reg_468[1]),
        .I1(sext_ln37_reg_540[1]),
        .O(ram_reg_0_i_172__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_173__0
       (.I0(zext_ln24_reg_468[0]),
        .I1(sext_ln37_reg_540[0]),
        .O(ram_reg_0_i_173__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_176__0
       (.I0(zext_ln24_reg_468[8]),
        .O(ram_reg_0_i_176__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_177__0
       (.I0(zext_ln24_reg_468[7]),
        .I1(zext_ln24_reg_468[8]),
        .O(ram_reg_0_i_177__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_183__0
       (.I0(phi_mul_reg_206[3]),
        .I1(sext_ln37_reg_540[3]),
        .O(ram_reg_0_i_183__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_184__0
       (.I0(phi_mul_reg_206[2]),
        .I1(sext_ln37_reg_540[2]),
        .O(ram_reg_0_i_184__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_185
       (.I0(phi_mul_reg_206[1]),
        .I1(sext_ln37_reg_540[1]),
        .O(ram_reg_0_i_185_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_186
       (.I0(phi_mul_reg_206[0]),
        .I1(sext_ln37_reg_540[0]),
        .O(ram_reg_0_i_186_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_204
       (.I0(sext_ln37_reg_540[6]),
        .O(ram_reg_0_i_204_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_205
       (.I0(sext_ln37_reg_540[6]),
        .I1(zext_ln24_reg_468[7]),
        .O(ram_reg_0_i_205_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_206
       (.I0(sext_ln37_reg_540[6]),
        .I1(zext_ln24_reg_468[6]),
        .O(ram_reg_0_i_206_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_207
       (.I0(zext_ln24_reg_468[5]),
        .I1(sext_ln37_reg_540[5]),
        .O(ram_reg_0_i_207_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_208
       (.I0(zext_ln24_reg_468[4]),
        .I1(sext_ln37_reg_540[4]),
        .O(ram_reg_0_i_208_n_5));
  LUT6 #(
    .INIT(64'h0004FF0400F4FFF4)) 
    ram_reg_0_i_62__0
       (.I0(grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(ram_reg_0_i_20__0),
        .I5(output_r_ce0),
        .O(\ap_CS_fsm_reg[7]_1 ));
  LUT6 #(
    .INIT(64'h0004FF0400F4FFF4)) 
    ram_reg_0_i_63
       (.I0(grp_pointwise_conv2d_fix_2_fu_538_output_r_ce0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(ram_reg_0_i_20__0),
        .I5(input_r_ce0),
        .O(\ap_CS_fsm_reg[7]_0 ));
  CARRY4 ram_reg_0_i_65
       (.CI(ram_reg_0_i_111_n_5),
        .CO({NLW_ram_reg_0_i_65_CO_UNCONNECTED[3:1],ram_reg_0_i_65_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul_reg_206[7]}),
        .O({NLW_ram_reg_0_i_65_O_UNCONNECTED[3:2],input_r_address0[9:8]}),
        .S({1'b0,1'b0,ram_reg_0_i_112_n_5,ram_reg_0_i_113__0_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln37_reg_540[0]_i_1 
       (.I0(out_w_0_reg_173[0]),
        .I1(sub_ln37_reg_527[0]),
        .O(sext_ln37_fu_345_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \sext_ln37_reg_540[1]_i_1 
       (.I0(sub_ln37_reg_527[0]),
        .I1(out_w_0_reg_173[0]),
        .I2(sub_ln37_reg_527[1]),
        .I3(out_w_0_reg_173[1]),
        .O(sext_ln37_fu_345_p1[1]));
  LUT6 #(
    .INIT(64'hE88817771777E888)) 
    \sext_ln37_reg_540[2]_i_1 
       (.I0(out_w_0_reg_173[1]),
        .I1(sub_ln37_reg_527[1]),
        .I2(sub_ln37_reg_527[0]),
        .I3(out_w_0_reg_173[0]),
        .I4(sub_ln37_reg_527[2]),
        .I5(out_w_0_reg_173[2]),
        .O(sext_ln37_fu_345_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h65A6)) 
    \sext_ln37_reg_540[3]_i_1 
       (.I0(sub_ln37_reg_527[3]),
        .I1(out_w_0_reg_173[2]),
        .I2(\sext_ln37_reg_540[6]_i_2_n_5 ),
        .I3(sub_ln37_reg_527[2]),
        .O(sext_ln37_fu_345_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h65A6AAAA)) 
    \sext_ln37_reg_540[4]_i_1 
       (.I0(sub_ln37_reg_527[4]),
        .I1(sub_ln37_reg_527[2]),
        .I2(\sext_ln37_reg_540[6]_i_2_n_5 ),
        .I3(out_w_0_reg_173[2]),
        .I4(sub_ln37_reg_527[3]),
        .O(sext_ln37_fu_345_p1[4]));
  LUT6 #(
    .INIT(64'h6A66AA6AAAAAAAAA)) 
    \sext_ln37_reg_540[5]_i_1 
       (.I0(sub_ln37_reg_527[5]),
        .I1(sub_ln37_reg_527[3]),
        .I2(out_w_0_reg_173[2]),
        .I3(\sext_ln37_reg_540[6]_i_2_n_5 ),
        .I4(sub_ln37_reg_527[2]),
        .I5(sub_ln37_reg_527[4]),
        .O(sext_ln37_fu_345_p1[5]));
  LUT6 #(
    .INIT(64'h8088008000000000)) 
    \sext_ln37_reg_540[6]_i_1 
       (.I0(sub_ln37_reg_527[5]),
        .I1(sub_ln37_reg_527[3]),
        .I2(out_w_0_reg_173[2]),
        .I3(\sext_ln37_reg_540[6]_i_2_n_5 ),
        .I4(sub_ln37_reg_527[2]),
        .I5(sub_ln37_reg_527[4]),
        .O(sext_ln37_fu_345_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h077F)) 
    \sext_ln37_reg_540[6]_i_2 
       (.I0(out_w_0_reg_173[0]),
        .I1(sub_ln37_reg_527[0]),
        .I2(sub_ln37_reg_527[1]),
        .I3(out_w_0_reg_173[1]),
        .O(\sext_ln37_reg_540[6]_i_2_n_5 ));
  FDRE \sext_ln37_reg_540_reg[0] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_194[3]_i_1_n_5 ),
        .D(sext_ln37_fu_345_p1[0]),
        .Q(sext_ln37_reg_540[0]),
        .R(1'b0));
  FDRE \sext_ln37_reg_540_reg[1] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_194[3]_i_1_n_5 ),
        .D(sext_ln37_fu_345_p1[1]),
        .Q(sext_ln37_reg_540[1]),
        .R(1'b0));
  FDRE \sext_ln37_reg_540_reg[2] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_194[3]_i_1_n_5 ),
        .D(sext_ln37_fu_345_p1[2]),
        .Q(sext_ln37_reg_540[2]),
        .R(1'b0));
  FDRE \sext_ln37_reg_540_reg[3] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_194[3]_i_1_n_5 ),
        .D(sext_ln37_fu_345_p1[3]),
        .Q(sext_ln37_reg_540[3]),
        .R(1'b0));
  FDRE \sext_ln37_reg_540_reg[4] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_194[3]_i_1_n_5 ),
        .D(sext_ln37_fu_345_p1[4]),
        .Q(sext_ln37_reg_540[4]),
        .R(1'b0));
  FDRE \sext_ln37_reg_540_reg[5] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_194[3]_i_1_n_5 ),
        .D(sext_ln37_fu_345_p1[5]),
        .Q(sext_ln37_reg_540[5]),
        .R(1'b0));
  FDRE \sext_ln37_reg_540_reg[6] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_194[3]_i_1_n_5 ),
        .D(sext_ln37_fu_345_p1[6]),
        .Q(sext_ln37_reg_540[6]),
        .R(1'b0));
  FDRE \shl_ln_reg_501_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln28_reg_491[0]),
        .Q(shl_ln_reg_501[3]),
        .R(1'b0));
  FDRE \shl_ln_reg_501_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln28_reg_491[1]),
        .Q(shl_ln_reg_501[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_501_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln28_reg_491[2]),
        .Q(shl_ln_reg_501[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln37_reg_527[1]_i_1 
       (.I0(zext_ln37_8_fu_314_p1[4]),
        .I1(zext_ln37_8_fu_314_p1[3]),
        .O(sub_ln37_fu_318_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln37_reg_527[2]_i_1 
       (.I0(zext_ln37_8_fu_314_p1[5]),
        .I1(zext_ln37_8_fu_314_p1[3]),
        .I2(zext_ln37_8_fu_314_p1[4]),
        .O(\sub_ln37_reg_527[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \sub_ln37_reg_527[3]_i_1 
       (.I0(zext_ln37_8_fu_314_p1[3]),
        .I1(zext_ln37_8_fu_314_p1[5]),
        .I2(zext_ln37_8_fu_314_p1[4]),
        .O(\sub_ln37_reg_527[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hC2)) 
    \sub_ln37_reg_527[4]_i_1 
       (.I0(zext_ln37_8_fu_314_p1[5]),
        .I1(zext_ln37_8_fu_314_p1[3]),
        .I2(zext_ln37_8_fu_314_p1[4]),
        .O(sub_ln37_fu_318_p2[4]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \sub_ln37_reg_527[5]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(zext_ln37_8_fu_314_p1[5]),
        .I2(zext_ln37_8_fu_314_p1[4]),
        .I3(zext_ln37_8_fu_314_p1[3]),
        .O(out_w_0_reg_1730));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \sub_ln37_reg_527[5]_i_2 
       (.I0(zext_ln37_8_fu_314_p1[5]),
        .I1(zext_ln37_8_fu_314_p1[3]),
        .I2(zext_ln37_8_fu_314_p1[4]),
        .O(sub_ln37_fu_318_p2[5]));
  FDRE \sub_ln37_reg_527_reg[0] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1730),
        .D(zext_ln37_8_fu_314_p1[3]),
        .Q(sub_ln37_reg_527[0]),
        .R(1'b0));
  FDRE \sub_ln37_reg_527_reg[1] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1730),
        .D(sub_ln37_fu_318_p2[1]),
        .Q(sub_ln37_reg_527[1]),
        .R(1'b0));
  FDRE \sub_ln37_reg_527_reg[2] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1730),
        .D(\sub_ln37_reg_527[2]_i_1_n_5 ),
        .Q(sub_ln37_reg_527[2]),
        .R(1'b0));
  FDRE \sub_ln37_reg_527_reg[3] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1730),
        .D(\sub_ln37_reg_527[3]_i_1_n_5 ),
        .Q(sub_ln37_reg_527[3]),
        .R(1'b0));
  FDRE \sub_ln37_reg_527_reg[4] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1730),
        .D(sub_ln37_fu_318_p2[4]),
        .Q(sub_ln37_reg_527[4]),
        .R(1'b0));
  FDRE \sub_ln37_reg_527_reg[5] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1730),
        .D(sub_ln37_fu_318_p2[5]),
        .Q(sub_ln37_reg_527[5]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF5755AAAA0000)) 
    \trunc_ln28_reg_491[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_128_reg_n_5_[1] ),
        .I2(\out_d_0_reg_128_reg_n_5_[2] ),
        .I3(\out_d_0_reg_128_reg_n_5_[3] ),
        .I4(\out_d_0_reg_128_reg_n_5_[0] ),
        .I5(trunc_ln28_reg_491[0]),
        .O(\trunc_ln28_reg_491[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hDDDDDFDD88888888)) 
    \trunc_ln28_reg_491[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_128_reg_n_5_[1] ),
        .I2(\out_d_0_reg_128_reg_n_5_[2] ),
        .I3(\out_d_0_reg_128_reg_n_5_[3] ),
        .I4(\out_d_0_reg_128_reg_n_5_[0] ),
        .I5(trunc_ln28_reg_491[1]),
        .O(\trunc_ln28_reg_491[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hF5F5F7F5A0A0A0A0)) 
    \trunc_ln28_reg_491[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_128_reg_n_5_[1] ),
        .I2(\out_d_0_reg_128_reg_n_5_[2] ),
        .I3(\out_d_0_reg_128_reg_n_5_[3] ),
        .I4(\out_d_0_reg_128_reg_n_5_[0] ),
        .I5(trunc_ln28_reg_491[2]),
        .O(\trunc_ln28_reg_491[2]_i_1_n_5 ));
  FDRE \trunc_ln28_reg_491_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln28_reg_491[0]_i_1_n_5 ),
        .Q(trunc_ln28_reg_491[0]),
        .R(1'b0));
  FDRE \trunc_ln28_reg_491_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln28_reg_491[1]_i_1_n_5 ),
        .Q(trunc_ln28_reg_491[1]),
        .R(1'b0));
  FDRE \trunc_ln28_reg_491_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\trunc_ln28_reg_491[2]_i_1_n_5 ),
        .Q(trunc_ln28_reg_491[2]),
        .R(1'b0));
  FDRE \zext_ln24_reg_468_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_139[0]),
        .Q(zext_ln24_reg_468[0]),
        .R(1'b0));
  FDRE \zext_ln24_reg_468_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_139[1]),
        .Q(zext_ln24_reg_468[1]),
        .R(1'b0));
  FDRE \zext_ln24_reg_468_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_139[2]),
        .Q(zext_ln24_reg_468[2]),
        .R(1'b0));
  FDRE \zext_ln24_reg_468_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_139[3]),
        .Q(zext_ln24_reg_468[3]),
        .R(1'b0));
  FDRE \zext_ln24_reg_468_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_139[4]),
        .Q(zext_ln24_reg_468[4]),
        .R(1'b0));
  FDRE \zext_ln24_reg_468_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_139[5]),
        .Q(zext_ln24_reg_468[5]),
        .R(1'b0));
  FDRE \zext_ln24_reg_468_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_139[6]),
        .Q(zext_ln24_reg_468[6]),
        .R(1'b0));
  FDRE \zext_ln24_reg_468_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_139[7]),
        .Q(zext_ln24_reg_468[7]),
        .R(1'b0));
  FDRE \zext_ln24_reg_468_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_139[8]),
        .Q(zext_ln24_reg_468[8]),
        .R(1'b0));
  FDRE \zext_ln34_reg_496_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[0]),
        .Q(C[0]),
        .R(1'b0));
  FDRE \zext_ln34_reg_496_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[10]),
        .Q(C[10]),
        .R(1'b0));
  FDRE \zext_ln34_reg_496_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[11]),
        .Q(C[11]),
        .R(1'b0));
  FDRE \zext_ln34_reg_496_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[12]),
        .Q(C[12]),
        .R(1'b0));
  FDRE \zext_ln34_reg_496_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[13]),
        .Q(C[13]),
        .R(1'b0));
  FDRE \zext_ln34_reg_496_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[1]),
        .Q(C[1]),
        .R(1'b0));
  FDRE \zext_ln34_reg_496_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[2]),
        .Q(C[2]),
        .R(1'b0));
  FDRE \zext_ln34_reg_496_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[3]),
        .Q(C[3]),
        .R(1'b0));
  FDRE \zext_ln34_reg_496_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[4]),
        .Q(C[4]),
        .R(1'b0));
  FDRE \zext_ln34_reg_496_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[5]),
        .Q(C[5]),
        .R(1'b0));
  FDRE \zext_ln34_reg_496_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[6]),
        .Q(C[6]),
        .R(1'b0));
  FDRE \zext_ln34_reg_496_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[7]),
        .Q(C[7]),
        .R(1'b0));
  FDRE \zext_ln34_reg_496_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[8]),
        .Q(C[8]),
        .R(1'b0));
  FDRE \zext_ln34_reg_496_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[9]),
        .Q(C[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_2_SeparableConv2D_2_b_s" *) 
module design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s
   (\q0_reg[13] ,
    Q,
    \q0_reg[0] ,
    ap_clk);
  output [13:0]\q0_reg[13] ;
  input [2:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;
  wire [13:0]\q0_reg[13] ;

  design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[13]_0 (\q0_reg[13] ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom" *) 
module design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_b_s_rom
   (\q0_reg[13]_0 ,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output [13:0]\q0_reg[13]_0 ;
  input [2:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire \q0[0]_i_1__6_n_5 ;
  wire \q0[10]_i_1__1_n_5 ;
  wire \q0[11]_i_1__0_n_5 ;
  wire \q0[12]_i_1__0_n_5 ;
  wire \q0[13]_i_1__1_n_5 ;
  wire \q0[2]_i_1__1_n_5 ;
  wire \q0[3]_i_1__1_n_5 ;
  wire \q0[4]_i_1__2_n_5 ;
  wire \q0[5]_i_1__1_n_5 ;
  wire \q0[6]_i_1__0_n_5 ;
  wire \q0[7]_i_1__1_n_5 ;
  wire \q0[8]_i_1__1_n_5 ;
  wire \q0[9]_i_1__0_n_5 ;
  wire [0:0]\q0_reg[0]_0 ;
  wire [13:0]\q0_reg[13]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[0]_i_1__6 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\q0[0]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \q0[10]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\q0[10]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[11]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\q0[11]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \q0[12]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0[12]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \q0[13]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0[13]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \q0[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\q0[2]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \q0[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\q0[3]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \q0[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\q0[4]_i_1__2_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \q0[5]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\q0[5]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE9)) 
    \q0[6]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q0[6]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hE3)) 
    \q0[7]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0[7]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h49)) 
    \q0[8]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\q0[8]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \q0[9]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\q0[9]_i_1__0_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[0]_i_1__6_n_5 ),
        .Q(\q0_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[10]_i_1__1_n_5 ),
        .Q(\q0_reg[13]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[11]_i_1__0_n_5 ),
        .Q(\q0_reg[13]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[12]_i_1__0_n_5 ),
        .Q(\q0_reg[13]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[13]_i_1__1_n_5 ),
        .Q(\q0_reg[13]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(Q[0]),
        .Q(\q0_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[2]_i_1__1_n_5 ),
        .Q(\q0_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[3]_i_1__1_n_5 ),
        .Q(\q0_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[4]_i_1__2_n_5 ),
        .Q(\q0_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[5]_i_1__1_n_5 ),
        .Q(\q0_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[6]_i_1__0_n_5 ),
        .Q(\q0_reg[13]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[7]_i_1__1_n_5 ),
        .Q(\q0_reg[13]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[8]_i_1__1_n_5 ),
        .Q(\q0_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(\q0[9]_i_1__0_n_5 ),
        .Q(\q0_reg[13]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_2_SeparableConv2D_2_w_s" *) 
module design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_w_s
   (\q0_reg[14] ,
    Q,
    \q0_reg[14]_0 ,
    \q0_reg[0] ,
    ap_clk);
  output [14:0]\q0_reg[14] ;
  input [2:0]Q;
  input [3:0]\q0_reg[14]_0 ;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;
  wire [14:0]\q0_reg[14] ;
  wire [3:0]\q0_reg[14]_0 ;

  design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[14]_0 (\q0_reg[14] ),
        .\q0_reg[14]_1 (\q0_reg[14]_0 ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom" *) 
module design_1_network_0_0_pointwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom
   (\q0_reg[14]_0 ,
    Q,
    \q0_reg[14]_1 ,
    \q0_reg[0]_0 ,
    ap_clk);
  output [14:0]\q0_reg[14]_0 ;
  input [2:0]Q;
  input [3:0]\q0_reg[14]_1 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [14:0]p_0_out;
  wire [0:0]\q0_reg[0]_0 ;
  wire [14:0]\q0_reg[14]_0 ;
  wire [3:0]\q0_reg[14]_1 ;
  wire [5:3]sel;

  LUT6 #(
    .INIT(64'hBCEFDEF8783AE983)) 
    g0_b0
       (.I0(\q0_reg[14]_1 [0]),
        .I1(\q0_reg[14]_1 [1]),
        .I2(\q0_reg[14]_1 [2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[0]));
  LUT2 #(
    .INIT(4'h6)) 
    g0_b0_i_1
       (.I0(\q0_reg[14]_1 [3]),
        .I1(Q[0]),
        .O(sel[3]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    g0_b0_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\q0_reg[14]_1 [3]),
        .O(sel[4]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    g0_b0_i_3
       (.I0(Q[2]),
        .I1(\q0_reg[14]_1 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(sel[5]));
  LUT6 #(
    .INIT(64'h92F878AA23CE66FE)) 
    g0_b1
       (.I0(\q0_reg[14]_1 [0]),
        .I1(\q0_reg[14]_1 [1]),
        .I2(\q0_reg[14]_1 [2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'h376B0AEBECCD1E3C)) 
    g0_b10
       (.I0(\q0_reg[14]_1 [0]),
        .I1(\q0_reg[14]_1 [1]),
        .I2(\q0_reg[14]_1 [2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[10]));
  LUT6 #(
    .INIT(64'h24FB0B98FCADBC3C)) 
    g0_b11
       (.I0(\q0_reg[14]_1 [0]),
        .I1(\q0_reg[14]_1 [1]),
        .I2(\q0_reg[14]_1 [2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[11]));
  LUT6 #(
    .INIT(64'h253A0B2DFEACBA3C)) 
    g0_b12
       (.I0(\q0_reg[14]_1 [0]),
        .I1(\q0_reg[14]_1 [1]),
        .I2(\q0_reg[14]_1 [2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[12]));
  LUT6 #(
    .INIT(64'hA52B2B7CFEADBA34)) 
    g0_b13
       (.I0(\q0_reg[14]_1 [0]),
        .I1(\q0_reg[14]_1 [1]),
        .I2(\q0_reg[14]_1 [2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[13]));
  LUT6 #(
    .INIT(64'h257A2B7CFC8DBA34)) 
    g0_b14
       (.I0(\q0_reg[14]_1 [0]),
        .I1(\q0_reg[14]_1 [1]),
        .I2(\q0_reg[14]_1 [2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[14]));
  LUT6 #(
    .INIT(64'hF62671C4CE49EB97)) 
    g0_b2
       (.I0(\q0_reg[14]_1 [0]),
        .I1(\q0_reg[14]_1 [1]),
        .I2(\q0_reg[14]_1 [2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[2]));
  LUT6 #(
    .INIT(64'hBD215EC461B3BC7A)) 
    g0_b3
       (.I0(\q0_reg[14]_1 [0]),
        .I1(\q0_reg[14]_1 [1]),
        .I2(\q0_reg[14]_1 [2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[3]));
  LUT6 #(
    .INIT(64'h4ED54B77A4A27C64)) 
    g0_b4
       (.I0(\q0_reg[14]_1 [0]),
        .I1(\q0_reg[14]_1 [1]),
        .I2(\q0_reg[14]_1 [2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[4]));
  LUT6 #(
    .INIT(64'h8F7084CB60AB7C1A)) 
    g0_b5
       (.I0(\q0_reg[14]_1 [0]),
        .I1(\q0_reg[14]_1 [1]),
        .I2(\q0_reg[14]_1 [2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[5]));
  LUT6 #(
    .INIT(64'hDC22589A4AE21700)) 
    g0_b6
       (.I0(\q0_reg[14]_1 [0]),
        .I1(\q0_reg[14]_1 [1]),
        .I2(\q0_reg[14]_1 [2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[6]));
  LUT6 #(
    .INIT(64'hACBD95AF42D5A981)) 
    g0_b7
       (.I0(\q0_reg[14]_1 [0]),
        .I1(\q0_reg[14]_1 [1]),
        .I2(\q0_reg[14]_1 [2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[7]));
  LUT6 #(
    .INIT(64'hF13E1ECB2D2044B4)) 
    g0_b8
       (.I0(\q0_reg[14]_1 [0]),
        .I1(\q0_reg[14]_1 [1]),
        .I2(\q0_reg[14]_1 [2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[8]));
  LUT6 #(
    .INIT(64'h497C0B79FF5A9034)) 
    g0_b9
       (.I0(\q0_reg[14]_1 [0]),
        .I1(\q0_reg[14]_1 [1]),
        .I2(\q0_reg[14]_1 [2]),
        .I3(sel[3]),
        .I4(sel[4]),
        .I5(sel[5]),
        .O(p_0_out[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[0]),
        .Q(\q0_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[10]),
        .Q(\q0_reg[14]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[11]),
        .Q(\q0_reg[14]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[12]),
        .Q(\q0_reg[14]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[13]),
        .Q(\q0_reg[14]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[14] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[14]),
        .Q(\q0_reg[14]_0 [14]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(\q0_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(\q0_reg[14]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[3]),
        .Q(\q0_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[4]),
        .Q(\q0_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[5]),
        .Q(\q0_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[6]),
        .Q(\q0_reg[14]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[7]),
        .Q(\q0_reg[14]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[8]),
        .Q(\q0_reg[14]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[9]),
        .Q(\q0_reg[14]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_3" *) 
module design_1_network_0_0_pointwise_conv2d_fix_3
   (\ap_CS_fsm_reg[31] ,
    \ap_CS_fsm_reg[31]_0 ,
    \ap_CS_fsm_reg[31]_1 ,
    \ap_CS_fsm_reg[31]_2 ,
    \ap_CS_fsm_reg[31]_3 ,
    \ap_CS_fsm_reg[31]_4 ,
    \ap_CS_fsm_reg[31]_5 ,
    \ap_CS_fsm_reg[31]_6 ,
    \ap_CS_fsm_reg[31]_7 ,
    \ap_CS_fsm_reg[31]_8 ,
    \ap_CS_fsm_reg[31]_9 ,
    \ap_CS_fsm_reg[31]_10 ,
    \ap_CS_fsm_reg[31]_11 ,
    \ap_CS_fsm_reg[31]_12 ,
    \ap_CS_fsm_reg[31]_13 ,
    \ap_CS_fsm_reg[31]_14 ,
    D,
    \ap_CS_fsm_reg[31]_15 ,
    \ap_CS_fsm_reg[30] ,
    E,
    input_r_address0,
    output_r_address0,
    Q,
    ram_reg_7,
    ram_reg_7_0,
    ram_reg_6,
    ram_reg_6_0,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0,
    ram_reg_0_0,
    grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg,
    ram_reg_0_i_20__0,
    MemBank_B_address011_out,
    output_r_ce0,
    SR,
    ap_clk,
    q0);
  output \ap_CS_fsm_reg[31] ;
  output \ap_CS_fsm_reg[31]_0 ;
  output \ap_CS_fsm_reg[31]_1 ;
  output \ap_CS_fsm_reg[31]_2 ;
  output \ap_CS_fsm_reg[31]_3 ;
  output \ap_CS_fsm_reg[31]_4 ;
  output \ap_CS_fsm_reg[31]_5 ;
  output \ap_CS_fsm_reg[31]_6 ;
  output \ap_CS_fsm_reg[31]_7 ;
  output \ap_CS_fsm_reg[31]_8 ;
  output \ap_CS_fsm_reg[31]_9 ;
  output \ap_CS_fsm_reg[31]_10 ;
  output \ap_CS_fsm_reg[31]_11 ;
  output \ap_CS_fsm_reg[31]_12 ;
  output \ap_CS_fsm_reg[31]_13 ;
  output \ap_CS_fsm_reg[31]_14 ;
  output [1:0]D;
  output \ap_CS_fsm_reg[31]_15 ;
  output \ap_CS_fsm_reg[30] ;
  output [0:0]E;
  output [11:0]input_r_address0;
  output [12:0]output_r_address0;
  input [4:0]Q;
  input ram_reg_7;
  input ram_reg_7_0;
  input ram_reg_6;
  input ram_reg_6_0;
  input ram_reg_5;
  input ram_reg_5_0;
  input ram_reg_4;
  input ram_reg_4_0;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_0;
  input ram_reg_0_0;
  input grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg;
  input ram_reg_0_i_20__0;
  input MemBank_B_address011_out;
  input output_r_ce0;
  input [0:0]SR;
  input ap_clk;
  input [15:0]q0;

  wire [1:0]D;
  wire [0:0]E;
  wire MemBank_B_address011_out;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [11:1]add_ln24_fu_237_p2;
  wire [11:1]add_ln24_reg_501;
  wire \add_ln24_reg_501[4]_i_2_n_5 ;
  wire \add_ln24_reg_501[8]_i_2_n_5 ;
  wire \add_ln24_reg_501[8]_i_3_n_5 ;
  wire \add_ln24_reg_501_reg[11]_i_1_n_7 ;
  wire \add_ln24_reg_501_reg[11]_i_1_n_8 ;
  wire \add_ln24_reg_501_reg[4]_i_1_n_5 ;
  wire \add_ln24_reg_501_reg[4]_i_1_n_6 ;
  wire \add_ln24_reg_501_reg[4]_i_1_n_7 ;
  wire \add_ln24_reg_501_reg[4]_i_1_n_8 ;
  wire \add_ln24_reg_501_reg[8]_i_1_n_5 ;
  wire \add_ln24_reg_501_reg[8]_i_1_n_6 ;
  wire \add_ln24_reg_501_reg[8]_i_1_n_7 ;
  wire \add_ln24_reg_501_reg[8]_i_1_n_8 ;
  wire [10:2]add_ln37_4_fu_389_p2;
  wire [10:2]add_ln37_4_reg_586;
  wire add_ln37_4_reg_5860;
  wire \add_ln37_4_reg_586[10]_i_2_n_5 ;
  wire \add_ln37_4_reg_586[6]_i_1_n_5 ;
  wire \add_ln37_4_reg_586[7]_i_1_n_5 ;
  wire \add_ln37_reg_568[4]_i_2_n_5 ;
  wire \add_ln37_reg_568[4]_i_3_n_5 ;
  wire \add_ln37_reg_568[4]_i_4_n_5 ;
  wire \add_ln37_reg_568_reg[4]_i_1_n_5 ;
  wire \add_ln37_reg_568_reg[4]_i_1_n_6 ;
  wire \add_ln37_reg_568_reg[4]_i_1_n_7 ;
  wire \add_ln37_reg_568_reg[4]_i_1_n_8 ;
  wire \add_ln37_reg_568_reg[8]_i_1_n_7 ;
  wire \add_ln37_reg_568_reg[8]_i_1_n_8 ;
  wire \ap_CS_fsm_reg[30] ;
  wire \ap_CS_fsm_reg[31] ;
  wire \ap_CS_fsm_reg[31]_0 ;
  wire \ap_CS_fsm_reg[31]_1 ;
  wire \ap_CS_fsm_reg[31]_10 ;
  wire \ap_CS_fsm_reg[31]_11 ;
  wire \ap_CS_fsm_reg[31]_12 ;
  wire \ap_CS_fsm_reg[31]_13 ;
  wire \ap_CS_fsm_reg[31]_14 ;
  wire \ap_CS_fsm_reg[31]_15 ;
  wire \ap_CS_fsm_reg[31]_2 ;
  wire \ap_CS_fsm_reg[31]_3 ;
  wire \ap_CS_fsm_reg[31]_4 ;
  wire \ap_CS_fsm_reg[31]_5 ;
  wire \ap_CS_fsm_reg[31]_6 ;
  wire \ap_CS_fsm_reg[31]_7 ;
  wire \ap_CS_fsm_reg[31]_8 ;
  wire \ap_CS_fsm_reg[31]_9 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state9;
  wire [7:1]ap_NS_fsm;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire [22:0]buffer_0_reg_200_reg;
  wire \buffer_0_reg_200_reg_n_5_[16] ;
  wire \buffer_0_reg_200_reg_n_5_[17] ;
  wire \buffer_0_reg_200_reg_n_5_[18] ;
  wire \buffer_0_reg_200_reg_n_5_[19] ;
  wire \buffer_0_reg_200_reg_n_5_[20] ;
  wire \buffer_0_reg_200_reg_n_5_[21] ;
  wire [15:0]d0;
  wire grp_pointwise_conv2d_fix_3_fu_507_ap_done;
  wire grp_pointwise_conv2d_fix_3_fu_507_ap_ready;
  wire grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg;
  wire grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0;
  wire i_0_reg_166;
  wire \i_0_reg_166_reg_n_5_[0] ;
  wire \i_0_reg_166_reg_n_5_[1] ;
  wire \i_0_reg_166_reg_n_5_[2] ;
  wire \i_0_reg_166_reg_n_5_[3] ;
  wire [3:0]i_fu_281_p2;
  wire [3:0]i_reg_537;
  wire [3:0]in_d_0_reg_210;
  wire \in_d_0_reg_210[3]_i_1_n_5 ;
  wire [3:0]in_d_fu_383_p2;
  wire [3:0]in_d_reg_581;
  wire [11:0]input_r_address0;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_10;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_11;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_12;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_13;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_14;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_15;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_16;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_17;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_18;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_19;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_20;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_21;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_22;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_23;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_24;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_25;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_26;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_27;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_5;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_6;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_7;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_8;
  wire network_mul_mul_16s_16s_32_1_1_U63_n_9;
  wire out_d_0_reg_144;
  wire \out_d_0_reg_144_reg_n_5_[0] ;
  wire \out_d_0_reg_144_reg_n_5_[1] ;
  wire \out_d_0_reg_144_reg_n_5_[2] ;
  wire \out_d_0_reg_144_reg_n_5_[3] ;
  wire \out_d_0_reg_144_reg_n_5_[4] ;
  wire [4:0]out_d_fu_249_p2;
  wire [4:0]out_d_reg_509;
  wire \out_d_reg_509[2]_i_1_n_5 ;
  wire \out_h_0_reg_178[3]_i_2_n_5 ;
  wire [3:2]out_h_fu_312_p2;
  wire [3:0]out_h_reg_550;
  wire \out_h_reg_550[0]_i_1_n_5 ;
  wire [3:0]out_w_0_reg_189;
  wire out_w_0_reg_1890;
  wire [3:0]out_w_fu_354_p2;
  wire [3:0]out_w_reg_563;
  wire [12:0]output_r_address0;
  wire output_r_ce0;
  wire [6:1]p_0_in;
  wire [11:1]phi_mul1_reg_155;
  wire [10:2]phi_mul_reg_222;
  wire [15:0]q0;
  wire [15:0]q00;
  wire [13:0]q0_0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_i_104_n_5;
  wire ram_reg_0_i_104_n_6;
  wire ram_reg_0_i_104_n_7;
  wire ram_reg_0_i_104_n_8;
  wire ram_reg_0_i_116_n_6;
  wire ram_reg_0_i_116_n_7;
  wire ram_reg_0_i_116_n_8;
  wire ram_reg_0_i_124_n_5;
  wire ram_reg_0_i_124_n_6;
  wire ram_reg_0_i_124_n_7;
  wire ram_reg_0_i_124_n_8;
  wire ram_reg_0_i_125_n_5;
  wire ram_reg_0_i_127__0_n_5;
  wire ram_reg_0_i_127__0_n_6;
  wire ram_reg_0_i_127__0_n_7;
  wire ram_reg_0_i_127__0_n_8;
  wire ram_reg_0_i_134__0_n_5;
  wire ram_reg_0_i_134__0_n_6;
  wire ram_reg_0_i_134__0_n_7;
  wire ram_reg_0_i_134__0_n_8;
  wire ram_reg_0_i_136_n_5;
  wire ram_reg_0_i_136_n_6;
  wire ram_reg_0_i_136_n_7;
  wire ram_reg_0_i_136_n_8;
  wire ram_reg_0_i_146__0_n_5;
  wire ram_reg_0_i_147__0_n_5;
  wire ram_reg_0_i_148__0_n_5;
  wire ram_reg_0_i_149__0_n_5;
  wire ram_reg_0_i_150__0_n_5;
  wire ram_reg_0_i_150_n_5;
  wire ram_reg_0_i_151__0_n_5;
  wire ram_reg_0_i_152_n_5;
  wire ram_reg_0_i_153_n_5;
  wire ram_reg_0_i_160_n_5;
  wire ram_reg_0_i_161_n_5;
  wire ram_reg_0_i_162_n_5;
  wire ram_reg_0_i_163_n_5;
  wire ram_reg_0_i_171_n_5;
  wire ram_reg_0_i_172_n_5;
  wire ram_reg_0_i_173_n_5;
  wire ram_reg_0_i_174__0_n_5;
  wire ram_reg_0_i_178__0_n_5;
  wire ram_reg_0_i_179_n_5;
  wire ram_reg_0_i_180_n_5;
  wire ram_reg_0_i_181_n_5;
  wire ram_reg_0_i_182_n_5;
  wire ram_reg_0_i_192_n_5;
  wire ram_reg_0_i_193_n_5;
  wire ram_reg_0_i_194_n_5;
  wire ram_reg_0_i_195_n_5;
  wire ram_reg_0_i_20__0;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire ram_reg_6;
  wire ram_reg_6_0;
  wire ram_reg_7;
  wire ram_reg_7_0;
  wire [13:0]sext_ln34_reg_524;
  wire [8:1]sext_ln37_fu_369_p1;
  wire [8:0]sext_ln37_reg_573;
  wire [6:3]shl_ln_reg_529;
  wire \sub_ln37_reg_555[3]_i_1_n_5 ;
  wire [6:0]sub_ln37_reg_555_reg;
  wire [3:0]trunc_ln28_reg_519;
  wire [11:1]zext_ln24_reg_496;
  wire [7:4]zext_ln37_4_fu_326_p1;
  wire [3:2]\NLW_add_ln24_reg_501_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln24_reg_501_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln37_reg_568_reg[4]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_add_ln37_reg_568_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln37_reg_568_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:3]NLW_ram_reg_0_i_116_CO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_i_66_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_66_O_UNCONNECTED;

  design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s SeparableConv2D_3_b_s_U
       (.Q({\out_d_0_reg_144_reg_n_5_[3] ,\out_d_0_reg_144_reg_n_5_[2] ,\out_d_0_reg_144_reg_n_5_[1] ,\out_d_0_reg_144_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .\q0_reg[0] (ap_CS_fsm_state2),
        .\q0_reg[13] (q0_0));
  design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s SeparableConv2D_3_w_s_U
       (.Q(ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .d0(d0),
        .q0_reg({\i_0_reg_166_reg_n_5_[3] ,\i_0_reg_166_reg_n_5_[2] ,\i_0_reg_166_reg_n_5_[1] ,\i_0_reg_166_reg_n_5_[0] }),
        .q0_reg_0(shl_ln_reg_529));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_501[4]_i_2 
       (.I0(phi_mul1_reg_155[2]),
        .O(\add_ln24_reg_501[4]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_501[8]_i_2 
       (.I0(phi_mul1_reg_155[7]),
        .O(\add_ln24_reg_501[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln24_reg_501[8]_i_3 
       (.I0(phi_mul1_reg_155[6]),
        .O(\add_ln24_reg_501[8]_i_3_n_5 ));
  FDRE \add_ln24_reg_501_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_237_p2[10]),
        .Q(add_ln24_reg_501[10]),
        .R(1'b0));
  FDRE \add_ln24_reg_501_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_237_p2[11]),
        .Q(add_ln24_reg_501[11]),
        .R(1'b0));
  CARRY4 \add_ln24_reg_501_reg[11]_i_1 
       (.CI(\add_ln24_reg_501_reg[8]_i_1_n_5 ),
        .CO({\NLW_add_ln24_reg_501_reg[11]_i_1_CO_UNCONNECTED [3:2],\add_ln24_reg_501_reg[11]_i_1_n_7 ,\add_ln24_reg_501_reg[11]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln24_reg_501_reg[11]_i_1_O_UNCONNECTED [3],add_ln24_fu_237_p2[11:9]}),
        .S({1'b0,phi_mul1_reg_155[11:9]}));
  FDRE \add_ln24_reg_501_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_237_p2[1]),
        .Q(add_ln24_reg_501[1]),
        .R(1'b0));
  FDRE \add_ln24_reg_501_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_237_p2[2]),
        .Q(add_ln24_reg_501[2]),
        .R(1'b0));
  FDRE \add_ln24_reg_501_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_237_p2[3]),
        .Q(add_ln24_reg_501[3]),
        .R(1'b0));
  FDRE \add_ln24_reg_501_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_237_p2[4]),
        .Q(add_ln24_reg_501[4]),
        .R(1'b0));
  CARRY4 \add_ln24_reg_501_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln24_reg_501_reg[4]_i_1_n_5 ,\add_ln24_reg_501_reg[4]_i_1_n_6 ,\add_ln24_reg_501_reg[4]_i_1_n_7 ,\add_ln24_reg_501_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul1_reg_155[2],1'b0}),
        .O(add_ln24_fu_237_p2[4:1]),
        .S({phi_mul1_reg_155[4:3],\add_ln24_reg_501[4]_i_2_n_5 ,phi_mul1_reg_155[1]}));
  FDRE \add_ln24_reg_501_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_237_p2[5]),
        .Q(add_ln24_reg_501[5]),
        .R(1'b0));
  FDRE \add_ln24_reg_501_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_237_p2[6]),
        .Q(add_ln24_reg_501[6]),
        .R(1'b0));
  FDRE \add_ln24_reg_501_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_237_p2[7]),
        .Q(add_ln24_reg_501[7]),
        .R(1'b0));
  FDRE \add_ln24_reg_501_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_237_p2[8]),
        .Q(add_ln24_reg_501[8]),
        .R(1'b0));
  CARRY4 \add_ln24_reg_501_reg[8]_i_1 
       (.CI(\add_ln24_reg_501_reg[4]_i_1_n_5 ),
        .CO({\add_ln24_reg_501_reg[8]_i_1_n_5 ,\add_ln24_reg_501_reg[8]_i_1_n_6 ,\add_ln24_reg_501_reg[8]_i_1_n_7 ,\add_ln24_reg_501_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul1_reg_155[7:6],1'b0}),
        .O(add_ln24_fu_237_p2[8:5]),
        .S({phi_mul1_reg_155[8],\add_ln24_reg_501[8]_i_2_n_5 ,\add_ln24_reg_501[8]_i_3_n_5 ,phi_mul1_reg_155[5]}));
  FDRE \add_ln24_reg_501_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(add_ln24_fu_237_p2[9]),
        .Q(add_ln24_reg_501[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln37_4_reg_586[10]_i_1 
       (.I0(phi_mul_reg_222[8]),
        .I1(\add_ln37_4_reg_586[10]_i_2_n_5 ),
        .I2(phi_mul_reg_222[9]),
        .I3(phi_mul_reg_222[10]),
        .O(add_ln37_4_fu_389_p2[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \add_ln37_4_reg_586[10]_i_2 
       (.I0(phi_mul_reg_222[6]),
        .I1(phi_mul_reg_222[5]),
        .I2(phi_mul_reg_222[3]),
        .I3(phi_mul_reg_222[2]),
        .I4(phi_mul_reg_222[4]),
        .I5(phi_mul_reg_222[7]),
        .O(\add_ln37_4_reg_586[10]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln37_4_reg_586[2]_i_1 
       (.I0(phi_mul_reg_222[2]),
        .O(add_ln37_4_fu_389_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_586[3]_i_1 
       (.I0(phi_mul_reg_222[2]),
        .I1(phi_mul_reg_222[3]),
        .O(add_ln37_4_fu_389_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln37_4_reg_586[4]_i_1 
       (.I0(phi_mul_reg_222[2]),
        .I1(phi_mul_reg_222[3]),
        .I2(phi_mul_reg_222[4]),
        .O(add_ln37_4_fu_389_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln37_4_reg_586[5]_i_1 
       (.I0(phi_mul_reg_222[3]),
        .I1(phi_mul_reg_222[2]),
        .I2(phi_mul_reg_222[4]),
        .I3(phi_mul_reg_222[5]),
        .O(add_ln37_4_fu_389_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h80007FFF)) 
    \add_ln37_4_reg_586[6]_i_1 
       (.I0(phi_mul_reg_222[4]),
        .I1(phi_mul_reg_222[2]),
        .I2(phi_mul_reg_222[3]),
        .I3(phi_mul_reg_222[5]),
        .I4(phi_mul_reg_222[6]),
        .O(\add_ln37_4_reg_586[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA15555555)) 
    \add_ln37_4_reg_586[7]_i_1 
       (.I0(phi_mul_reg_222[6]),
        .I1(phi_mul_reg_222[5]),
        .I2(phi_mul_reg_222[3]),
        .I3(phi_mul_reg_222[2]),
        .I4(phi_mul_reg_222[4]),
        .I5(phi_mul_reg_222[7]),
        .O(\add_ln37_4_reg_586[7]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_4_reg_586[8]_i_1 
       (.I0(\add_ln37_4_reg_586[10]_i_2_n_5 ),
        .I1(phi_mul_reg_222[8]),
        .O(add_ln37_4_fu_389_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln37_4_reg_586[9]_i_1 
       (.I0(\add_ln37_4_reg_586[10]_i_2_n_5 ),
        .I1(phi_mul_reg_222[8]),
        .I2(phi_mul_reg_222[9]),
        .O(add_ln37_4_fu_389_p2[9]));
  FDRE \add_ln37_4_reg_586_reg[10] 
       (.C(ap_clk),
        .CE(add_ln37_4_reg_5860),
        .D(add_ln37_4_fu_389_p2[10]),
        .Q(add_ln37_4_reg_586[10]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_586_reg[2] 
       (.C(ap_clk),
        .CE(add_ln37_4_reg_5860),
        .D(add_ln37_4_fu_389_p2[2]),
        .Q(add_ln37_4_reg_586[2]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_586_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_4_reg_5860),
        .D(add_ln37_4_fu_389_p2[3]),
        .Q(add_ln37_4_reg_586[3]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_586_reg[4] 
       (.C(ap_clk),
        .CE(add_ln37_4_reg_5860),
        .D(add_ln37_4_fu_389_p2[4]),
        .Q(add_ln37_4_reg_586[4]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_586_reg[5] 
       (.C(ap_clk),
        .CE(add_ln37_4_reg_5860),
        .D(add_ln37_4_fu_389_p2[5]),
        .Q(add_ln37_4_reg_586[5]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_586_reg[6] 
       (.C(ap_clk),
        .CE(add_ln37_4_reg_5860),
        .D(\add_ln37_4_reg_586[6]_i_1_n_5 ),
        .Q(add_ln37_4_reg_586[6]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_586_reg[7] 
       (.C(ap_clk),
        .CE(add_ln37_4_reg_5860),
        .D(\add_ln37_4_reg_586[7]_i_1_n_5 ),
        .Q(add_ln37_4_reg_586[7]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_586_reg[8] 
       (.C(ap_clk),
        .CE(add_ln37_4_reg_5860),
        .D(add_ln37_4_fu_389_p2[8]),
        .Q(add_ln37_4_reg_586[8]),
        .R(1'b0));
  FDRE \add_ln37_4_reg_586_reg[9] 
       (.C(ap_clk),
        .CE(add_ln37_4_reg_5860),
        .D(add_ln37_4_fu_389_p2[9]),
        .Q(add_ln37_4_reg_586[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_reg_568[1]_i_1 
       (.I0(sub_ln37_reg_555_reg[0]),
        .I1(out_w_0_reg_189[1]),
        .O(sext_ln37_fu_369_p1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_reg_568[4]_i_2 
       (.I0(sub_ln37_reg_555_reg[2]),
        .I1(out_w_0_reg_189[3]),
        .O(\add_ln37_reg_568[4]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_reg_568[4]_i_3 
       (.I0(sub_ln37_reg_555_reg[1]),
        .I1(out_w_0_reg_189[2]),
        .O(\add_ln37_reg_568[4]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_reg_568[4]_i_4 
       (.I0(sub_ln37_reg_555_reg[0]),
        .I1(out_w_0_reg_189[1]),
        .O(\add_ln37_reg_568[4]_i_4_n_5 ));
  FDRE \add_ln37_reg_568_reg[0] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_210[3]_i_1_n_5 ),
        .D(out_w_0_reg_189[0]),
        .Q(sext_ln37_reg_573[0]),
        .R(1'b0));
  FDRE \add_ln37_reg_568_reg[1] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_210[3]_i_1_n_5 ),
        .D(sext_ln37_fu_369_p1[1]),
        .Q(sext_ln37_reg_573[1]),
        .R(1'b0));
  FDRE \add_ln37_reg_568_reg[2] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_210[3]_i_1_n_5 ),
        .D(sext_ln37_fu_369_p1[2]),
        .Q(sext_ln37_reg_573[2]),
        .R(1'b0));
  FDRE \add_ln37_reg_568_reg[3] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_210[3]_i_1_n_5 ),
        .D(sext_ln37_fu_369_p1[3]),
        .Q(sext_ln37_reg_573[3]),
        .R(1'b0));
  FDRE \add_ln37_reg_568_reg[4] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_210[3]_i_1_n_5 ),
        .D(sext_ln37_fu_369_p1[4]),
        .Q(sext_ln37_reg_573[4]),
        .R(1'b0));
  CARRY4 \add_ln37_reg_568_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln37_reg_568_reg[4]_i_1_n_5 ,\add_ln37_reg_568_reg[4]_i_1_n_6 ,\add_ln37_reg_568_reg[4]_i_1_n_7 ,\add_ln37_reg_568_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,sub_ln37_reg_555_reg[2:0]}),
        .O({sext_ln37_fu_369_p1[4:2],\NLW_add_ln37_reg_568_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({sub_ln37_reg_555_reg[3],\add_ln37_reg_568[4]_i_2_n_5 ,\add_ln37_reg_568[4]_i_3_n_5 ,\add_ln37_reg_568[4]_i_4_n_5 }));
  FDRE \add_ln37_reg_568_reg[5] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_210[3]_i_1_n_5 ),
        .D(sext_ln37_fu_369_p1[5]),
        .Q(sext_ln37_reg_573[5]),
        .R(1'b0));
  FDRE \add_ln37_reg_568_reg[6] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_210[3]_i_1_n_5 ),
        .D(sext_ln37_fu_369_p1[6]),
        .Q(sext_ln37_reg_573[6]),
        .R(1'b0));
  FDRE \add_ln37_reg_568_reg[7] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_210[3]_i_1_n_5 ),
        .D(sext_ln37_fu_369_p1[7]),
        .Q(sext_ln37_reg_573[7]),
        .R(1'b0));
  FDRE \add_ln37_reg_568_reg[8] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_210[3]_i_1_n_5 ),
        .D(sext_ln37_fu_369_p1[8]),
        .Q(sext_ln37_reg_573[8]),
        .R(1'b0));
  CARRY4 \add_ln37_reg_568_reg[8]_i_1 
       (.CI(\add_ln37_reg_568_reg[4]_i_1_n_5 ),
        .CO({sext_ln37_fu_369_p1[8],\NLW_add_ln37_reg_568_reg[8]_i_1_CO_UNCONNECTED [2],\add_ln37_reg_568_reg[8]_i_1_n_7 ,\add_ln37_reg_568_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln37_reg_568_reg[8]_i_1_O_UNCONNECTED [3],sext_ln37_fu_369_p1[7:5]}),
        .S({1'b1,sub_ln37_reg_555_reg[6:4]}));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(grp_pointwise_conv2d_fix_3_fu_507_ap_ready),
        .I1(grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(grp_pointwise_conv2d_fix_3_fu_507_ap_done));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \ap_CS_fsm[0]_i_2__2 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_144_reg_n_5_[3] ),
        .I2(\out_d_0_reg_144_reg_n_5_[4] ),
        .I3(\out_d_0_reg_144_reg_n_5_[0] ),
        .I4(\out_d_0_reg_144_reg_n_5_[2] ),
        .I5(\out_d_0_reg_144_reg_n_5_[1] ),
        .O(grp_pointwise_conv2d_fix_3_fu_507_ap_ready));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_NS_fsm10_out),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA8A)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_d_0_reg_144_reg_n_5_[3] ),
        .I2(\out_d_0_reg_144_reg_n_5_[4] ),
        .I3(\out_d_0_reg_144_reg_n_5_[0] ),
        .I4(\out_d_0_reg_144_reg_n_5_[2] ),
        .I5(\out_d_0_reg_144_reg_n_5_[1] ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(grp_pointwise_conv2d_fix_3_fu_507_ap_ready),
        .I1(grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_3_fu_507_ap_ready),
        .I3(Q[3]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \ap_CS_fsm[4]_i_1__3 
       (.I0(ap_CS_fsm_state4),
        .I1(\i_0_reg_166_reg_n_5_[2] ),
        .I2(\i_0_reg_166_reg_n_5_[3] ),
        .I3(\i_0_reg_166_reg_n_5_[0] ),
        .I4(\i_0_reg_166_reg_n_5_[1] ),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \ap_CS_fsm[5]_i_1__2 
       (.I0(\i_0_reg_166_reg_n_5_[1] ),
        .I1(\i_0_reg_166_reg_n_5_[0] ),
        .I2(\i_0_reg_166_reg_n_5_[3] ),
        .I3(\i_0_reg_166_reg_n_5_[2] ),
        .I4(ap_CS_fsm_state4),
        .I5(\out_h_0_reg_178[3]_i_2_n_5 ),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \ap_CS_fsm[6]_i_1__1 
       (.I0(out_w_0_reg_1890),
        .I1(in_d_0_reg_210[1]),
        .I2(in_d_0_reg_210[0]),
        .I3(in_d_0_reg_210[3]),
        .I4(in_d_0_reg_210[2]),
        .I5(grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'hEFFFFFFFAAAAAAAA)) 
    \ap_CS_fsm[7]_i_1__2 
       (.I0(ap_CS_fsm_state11),
        .I1(out_w_0_reg_189[0]),
        .I2(out_w_0_reg_189[1]),
        .I3(out_w_0_reg_189[3]),
        .I4(out_w_0_reg_189[2]),
        .I5(ap_CS_fsm_state7),
        .O(ap_NS_fsm[7]));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \ap_CS_fsm[8]_i_1__3 
       (.I0(grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0),
        .I1(in_d_0_reg_210[2]),
        .I2(in_d_0_reg_210[3]),
        .I3(in_d_0_reg_210[0]),
        .I4(in_d_0_reg_210[1]),
        .O(add_ln37_4_reg_5860));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pointwise_conv2d_fix_3_fu_507_ap_done),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln37_4_reg_5860),
        .Q(ap_CS_fsm_state9),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(SR));
  FDRE \buffer_0_reg_200_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_8),
        .Q(buffer_0_reg_200_reg[0]),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_14),
        .Q(buffer_0_reg_200_reg[10]),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_13),
        .Q(buffer_0_reg_200_reg[11]),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_20),
        .Q(buffer_0_reg_200_reg[12]),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_19),
        .Q(buffer_0_reg_200_reg[13]),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_18),
        .Q(buffer_0_reg_200_reg[14]),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_17),
        .Q(buffer_0_reg_200_reg[15]),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_24),
        .Q(\buffer_0_reg_200_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_23),
        .Q(\buffer_0_reg_200_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_22),
        .Q(\buffer_0_reg_200_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_21),
        .Q(\buffer_0_reg_200_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_7),
        .Q(buffer_0_reg_200_reg[1]),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_27),
        .Q(\buffer_0_reg_200_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_26),
        .Q(\buffer_0_reg_200_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_25),
        .Q(buffer_0_reg_200_reg[22]),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_6),
        .Q(buffer_0_reg_200_reg[2]),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_5),
        .Q(buffer_0_reg_200_reg[3]),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_12),
        .Q(buffer_0_reg_200_reg[4]),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_11),
        .Q(buffer_0_reg_200_reg[5]),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_10),
        .Q(buffer_0_reg_200_reg[6]),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_9),
        .Q(buffer_0_reg_200_reg[7]),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_16),
        .Q(buffer_0_reg_200_reg[8]),
        .R(1'b0));
  FDRE \buffer_0_reg_200_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[7]),
        .D(network_mul_mul_16s_16s_32_1_1_U63_n_15),
        .Q(buffer_0_reg_200_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg_i_1
       (.I0(grp_pointwise_conv2d_fix_3_fu_507_ap_ready),
        .I1(Q[2]),
        .I2(grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg),
        .O(\ap_CS_fsm_reg[30] ));
  LUT2 #(
    .INIT(4'h2)) 
    \i_0_reg_166[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state5),
        .O(i_0_reg_166));
  FDRE \i_0_reg_166_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_537[0]),
        .Q(\i_0_reg_166_reg_n_5_[0] ),
        .R(i_0_reg_166));
  FDRE \i_0_reg_166_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_537[1]),
        .Q(\i_0_reg_166_reg_n_5_[1] ),
        .R(i_0_reg_166));
  FDRE \i_0_reg_166_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_537[2]),
        .Q(\i_0_reg_166_reg_n_5_[2] ),
        .R(i_0_reg_166));
  FDRE \i_0_reg_166_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_537[3]),
        .Q(\i_0_reg_166_reg_n_5_[3] ),
        .R(i_0_reg_166));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_537[0]_i_1 
       (.I0(\i_0_reg_166_reg_n_5_[0] ),
        .O(i_fu_281_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_537[1]_i_1 
       (.I0(\i_0_reg_166_reg_n_5_[0] ),
        .I1(\i_0_reg_166_reg_n_5_[1] ),
        .O(i_fu_281_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_reg_537[2]_i_1 
       (.I0(\i_0_reg_166_reg_n_5_[2] ),
        .I1(\i_0_reg_166_reg_n_5_[1] ),
        .I2(\i_0_reg_166_reg_n_5_[0] ),
        .O(i_fu_281_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_reg_537[3]_i_1 
       (.I0(\i_0_reg_166_reg_n_5_[3] ),
        .I1(\i_0_reg_166_reg_n_5_[0] ),
        .I2(\i_0_reg_166_reg_n_5_[1] ),
        .I3(\i_0_reg_166_reg_n_5_[2] ),
        .O(i_fu_281_p2[3]));
  FDRE \i_reg_537_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_281_p2[0]),
        .Q(i_reg_537[0]),
        .R(1'b0));
  FDRE \i_reg_537_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_281_p2[1]),
        .Q(i_reg_537[1]),
        .R(1'b0));
  FDRE \i_reg_537_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_281_p2[2]),
        .Q(i_reg_537[2]),
        .R(1'b0));
  FDRE \i_reg_537_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_fu_281_p2[3]),
        .Q(i_reg_537[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    \in_d_0_reg_210[3]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(out_w_0_reg_189[2]),
        .I2(out_w_0_reg_189[3]),
        .I3(out_w_0_reg_189[1]),
        .I4(out_w_0_reg_189[0]),
        .O(\in_d_0_reg_210[3]_i_1_n_5 ));
  FDRE \in_d_0_reg_210_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_d_reg_581[0]),
        .Q(in_d_0_reg_210[0]),
        .R(\in_d_0_reg_210[3]_i_1_n_5 ));
  FDRE \in_d_0_reg_210_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_d_reg_581[1]),
        .Q(in_d_0_reg_210[1]),
        .R(\in_d_0_reg_210[3]_i_1_n_5 ));
  FDRE \in_d_0_reg_210_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_d_reg_581[2]),
        .Q(in_d_0_reg_210[2]),
        .R(\in_d_0_reg_210[3]_i_1_n_5 ));
  FDRE \in_d_0_reg_210_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(in_d_reg_581[3]),
        .Q(in_d_0_reg_210[3]),
        .R(\in_d_0_reg_210[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_reg_581[0]_i_1 
       (.I0(in_d_0_reg_210[0]),
        .O(in_d_fu_383_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \in_d_reg_581[1]_i_1 
       (.I0(in_d_0_reg_210[0]),
        .I1(in_d_0_reg_210[1]),
        .O(in_d_fu_383_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \in_d_reg_581[2]_i_1 
       (.I0(in_d_0_reg_210[2]),
        .I1(in_d_0_reg_210[1]),
        .I2(in_d_0_reg_210[0]),
        .O(in_d_fu_383_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \in_d_reg_581[3]_i_1 
       (.I0(in_d_0_reg_210[3]),
        .I1(in_d_0_reg_210[0]),
        .I2(in_d_0_reg_210[1]),
        .I3(in_d_0_reg_210[2]),
        .O(in_d_fu_383_p2[3]));
  FDRE \in_d_reg_581_reg[0] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0),
        .D(in_d_fu_383_p2[0]),
        .Q(in_d_reg_581[0]),
        .R(1'b0));
  FDRE \in_d_reg_581_reg[1] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0),
        .D(in_d_fu_383_p2[1]),
        .Q(in_d_reg_581[1]),
        .R(1'b0));
  FDRE \in_d_reg_581_reg[2] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0),
        .D(in_d_fu_383_p2[2]),
        .Q(in_d_reg_581[2]),
        .R(1'b0));
  FDRE \in_d_reg_581_reg[3] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0),
        .D(in_d_fu_383_p2[3]),
        .Q(in_d_reg_581[3]),
        .R(1'b0));
  design_1_network_0_0_pointwise_conv2d_fix_3_kernel_buffer_1 kernel_buffer_1_U
       (.Q(in_d_0_reg_210),
        .ap_clk(ap_clk),
        .d0(d0),
        .p({ap_CS_fsm_state9,ap_CS_fsm_state5}),
        .p_0({\i_0_reg_166_reg_n_5_[3] ,\i_0_reg_166_reg_n_5_[2] ,\i_0_reg_166_reg_n_5_[1] ,\i_0_reg_166_reg_n_5_[0] }),
        .q00(q00));
  design_1_network_0_0_network_mul_mul_16s_16s_32_1_1 network_mul_mul_16s_16s_32_1_1_U63
       (.O({network_mul_mul_16s_16s_32_1_1_U63_n_5,network_mul_mul_16s_16s_32_1_1_U63_n_6,network_mul_mul_16s_16s_32_1_1_U63_n_7,network_mul_mul_16s_16s_32_1_1_U63_n_8}),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state7,ap_CS_fsm_state5}),
        .ap_clk(ap_clk),
        .buffer_0_reg_200_reg({buffer_0_reg_200_reg[22],buffer_0_reg_200_reg[15:0]}),
        .\buffer_0_reg_200_reg[19] (\buffer_0_reg_200_reg_n_5_[16] ),
        .\buffer_0_reg_200_reg[19]_0 (\buffer_0_reg_200_reg_n_5_[17] ),
        .\buffer_0_reg_200_reg[19]_1 (\buffer_0_reg_200_reg_n_5_[18] ),
        .\buffer_0_reg_200_reg[19]_2 (\buffer_0_reg_200_reg_n_5_[19] ),
        .\buffer_0_reg_200_reg[22] (out_w_0_reg_189),
        .\buffer_0_reg_200_reg[22]_0 (sext_ln34_reg_524),
        .\buffer_0_reg_200_reg[22]_1 (\in_d_0_reg_210[3]_i_1_n_5 ),
        .\buffer_0_reg_200_reg[22]_2 (\buffer_0_reg_200_reg_n_5_[20] ),
        .\buffer_0_reg_200_reg[22]_3 (\buffer_0_reg_200_reg_n_5_[21] ),
        .p({network_mul_mul_16s_16s_32_1_1_U63_n_9,network_mul_mul_16s_16s_32_1_1_U63_n_10,network_mul_mul_16s_16s_32_1_1_U63_n_11,network_mul_mul_16s_16s_32_1_1_U63_n_12}),
        .p_0({network_mul_mul_16s_16s_32_1_1_U63_n_13,network_mul_mul_16s_16s_32_1_1_U63_n_14,network_mul_mul_16s_16s_32_1_1_U63_n_15,network_mul_mul_16s_16s_32_1_1_U63_n_16}),
        .p_1({network_mul_mul_16s_16s_32_1_1_U63_n_17,network_mul_mul_16s_16s_32_1_1_U63_n_18,network_mul_mul_16s_16s_32_1_1_U63_n_19,network_mul_mul_16s_16s_32_1_1_U63_n_20}),
        .p_2({network_mul_mul_16s_16s_32_1_1_U63_n_21,network_mul_mul_16s_16s_32_1_1_U63_n_22,network_mul_mul_16s_16s_32_1_1_U63_n_23,network_mul_mul_16s_16s_32_1_1_U63_n_24}),
        .p_3({network_mul_mul_16s_16s_32_1_1_U63_n_25,network_mul_mul_16s_16s_32_1_1_U63_n_26,network_mul_mul_16s_16s_32_1_1_U63_n_27}),
        .q0(q0),
        .q00(q00));
  LUT3 #(
    .INIT(8'h08)) 
    \out_d_0_reg_144[4]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_3_fu_507_ap_start_reg),
        .I2(ap_NS_fsm10_out),
        .O(out_d_0_reg_144));
  LUT5 #(
    .INIT(32'h20000000)) 
    \out_d_0_reg_144[4]_i_2 
       (.I0(ap_CS_fsm_state6),
        .I1(zext_ln37_4_fu_326_p1[4]),
        .I2(zext_ln37_4_fu_326_p1[7]),
        .I3(zext_ln37_4_fu_326_p1[5]),
        .I4(zext_ln37_4_fu_326_p1[6]),
        .O(ap_NS_fsm10_out));
  FDRE \out_d_0_reg_144_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_509[0]),
        .Q(\out_d_0_reg_144_reg_n_5_[0] ),
        .R(out_d_0_reg_144));
  FDRE \out_d_0_reg_144_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_509[1]),
        .Q(\out_d_0_reg_144_reg_n_5_[1] ),
        .R(out_d_0_reg_144));
  FDRE \out_d_0_reg_144_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_509[2]),
        .Q(\out_d_0_reg_144_reg_n_5_[2] ),
        .R(out_d_0_reg_144));
  FDRE \out_d_0_reg_144_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_509[3]),
        .Q(\out_d_0_reg_144_reg_n_5_[3] ),
        .R(out_d_0_reg_144));
  FDRE \out_d_0_reg_144_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_509[4]),
        .Q(\out_d_0_reg_144_reg_n_5_[4] ),
        .R(out_d_0_reg_144));
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_509[0]_i_1 
       (.I0(\out_d_0_reg_144_reg_n_5_[0] ),
        .O(out_d_fu_249_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_509[1]_i_1 
       (.I0(\out_d_0_reg_144_reg_n_5_[0] ),
        .I1(\out_d_0_reg_144_reg_n_5_[1] ),
        .O(out_d_fu_249_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_d_reg_509[2]_i_1 
       (.I0(\out_d_0_reg_144_reg_n_5_[2] ),
        .I1(\out_d_0_reg_144_reg_n_5_[1] ),
        .I2(\out_d_0_reg_144_reg_n_5_[0] ),
        .O(\out_d_reg_509[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_d_reg_509[3]_i_1 
       (.I0(\out_d_0_reg_144_reg_n_5_[3] ),
        .I1(\out_d_0_reg_144_reg_n_5_[0] ),
        .I2(\out_d_0_reg_144_reg_n_5_[1] ),
        .I3(\out_d_0_reg_144_reg_n_5_[2] ),
        .O(out_d_fu_249_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \out_d_reg_509[4]_i_1 
       (.I0(\out_d_0_reg_144_reg_n_5_[4] ),
        .I1(\out_d_0_reg_144_reg_n_5_[3] ),
        .I2(\out_d_0_reg_144_reg_n_5_[2] ),
        .I3(\out_d_0_reg_144_reg_n_5_[1] ),
        .I4(\out_d_0_reg_144_reg_n_5_[0] ),
        .O(out_d_fu_249_p2[4]));
  FDRE \out_d_reg_509_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_249_p2[0]),
        .Q(out_d_reg_509[0]),
        .R(1'b0));
  FDRE \out_d_reg_509_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_249_p2[1]),
        .Q(out_d_reg_509[1]),
        .R(1'b0));
  FDRE \out_d_reg_509_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\out_d_reg_509[2]_i_1_n_5 ),
        .Q(out_d_reg_509[2]),
        .R(1'b0));
  FDRE \out_d_reg_509_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_249_p2[3]),
        .Q(out_d_reg_509[3]),
        .R(1'b0));
  FDRE \out_d_reg_509_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_249_p2[4]),
        .Q(out_d_reg_509[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000020)) 
    \out_h_0_reg_178[3]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\i_0_reg_166_reg_n_5_[2] ),
        .I2(\i_0_reg_166_reg_n_5_[3] ),
        .I3(\i_0_reg_166_reg_n_5_[0] ),
        .I4(\i_0_reg_166_reg_n_5_[1] ),
        .O(ap_NS_fsm11_out));
  LUT5 #(
    .INIT(32'h00800000)) 
    \out_h_0_reg_178[3]_i_2 
       (.I0(out_w_0_reg_189[2]),
        .I1(out_w_0_reg_189[3]),
        .I2(out_w_0_reg_189[1]),
        .I3(out_w_0_reg_189[0]),
        .I4(ap_CS_fsm_state7),
        .O(\out_h_0_reg_178[3]_i_2_n_5 ));
  FDRE \out_h_0_reg_178_reg[0] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_178[3]_i_2_n_5 ),
        .D(out_h_reg_550[0]),
        .Q(zext_ln37_4_fu_326_p1[4]),
        .R(ap_NS_fsm11_out));
  FDRE \out_h_0_reg_178_reg[1] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_178[3]_i_2_n_5 ),
        .D(out_h_reg_550[1]),
        .Q(zext_ln37_4_fu_326_p1[5]),
        .R(ap_NS_fsm11_out));
  FDRE \out_h_0_reg_178_reg[2] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_178[3]_i_2_n_5 ),
        .D(out_h_reg_550[2]),
        .Q(zext_ln37_4_fu_326_p1[6]),
        .R(ap_NS_fsm11_out));
  FDRE \out_h_0_reg_178_reg[3] 
       (.C(ap_clk),
        .CE(\out_h_0_reg_178[3]_i_2_n_5 ),
        .D(out_h_reg_550[3]),
        .Q(zext_ln37_4_fu_326_p1[7]),
        .R(ap_NS_fsm11_out));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_550[0]_i_1 
       (.I0(zext_ln37_4_fu_326_p1[4]),
        .O(\out_h_reg_550[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_reg_550[1]_i_1 
       (.I0(zext_ln37_4_fu_326_p1[5]),
        .I1(zext_ln37_4_fu_326_p1[4]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_h_reg_550[2]_i_1 
       (.I0(zext_ln37_4_fu_326_p1[6]),
        .I1(zext_ln37_4_fu_326_p1[4]),
        .I2(zext_ln37_4_fu_326_p1[5]),
        .O(out_h_fu_312_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_h_reg_550[3]_i_1 
       (.I0(zext_ln37_4_fu_326_p1[7]),
        .I1(zext_ln37_4_fu_326_p1[6]),
        .I2(zext_ln37_4_fu_326_p1[5]),
        .I3(zext_ln37_4_fu_326_p1[4]),
        .O(out_h_fu_312_p2[3]));
  FDRE \out_h_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(\out_h_reg_550[0]_i_1_n_5 ),
        .Q(out_h_reg_550[0]),
        .R(1'b0));
  FDRE \out_h_reg_550_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(p_0_in[1]),
        .Q(out_h_reg_550[1]),
        .R(1'b0));
  FDRE \out_h_reg_550_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_h_fu_312_p2[2]),
        .Q(out_h_reg_550[2]),
        .R(1'b0));
  FDRE \out_h_reg_550_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(out_h_fu_312_p2[3]),
        .Q(out_h_reg_550[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    \out_w_0_reg_189[3]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(zext_ln37_4_fu_326_p1[4]),
        .I2(zext_ln37_4_fu_326_p1[7]),
        .I3(zext_ln37_4_fu_326_p1[5]),
        .I4(zext_ln37_4_fu_326_p1[6]),
        .O(out_w_0_reg_1890));
  LUT5 #(
    .INIT(32'h00000020)) 
    \out_w_0_reg_189[3]_i_2 
       (.I0(grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0),
        .I1(in_d_0_reg_210[2]),
        .I2(in_d_0_reg_210[3]),
        .I3(in_d_0_reg_210[0]),
        .I4(in_d_0_reg_210[1]),
        .O(E));
  FDRE \out_w_0_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_reg_563[0]),
        .Q(out_w_0_reg_189[0]),
        .R(out_w_0_reg_1890));
  FDRE \out_w_0_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_reg_563[1]),
        .Q(out_w_0_reg_189[1]),
        .R(out_w_0_reg_1890));
  FDRE \out_w_0_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_reg_563[2]),
        .Q(out_w_0_reg_189[2]),
        .R(out_w_0_reg_1890));
  FDRE \out_w_0_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out_w_reg_563[3]),
        .Q(out_w_0_reg_189[3]),
        .R(out_w_0_reg_1890));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_563[0]_i_1 
       (.I0(out_w_0_reg_189[0]),
        .O(out_w_fu_354_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_563[1]_i_1 
       (.I0(out_w_0_reg_189[0]),
        .I1(out_w_0_reg_189[1]),
        .O(out_w_fu_354_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \out_w_reg_563[2]_i_1 
       (.I0(out_w_0_reg_189[2]),
        .I1(out_w_0_reg_189[1]),
        .I2(out_w_0_reg_189[0]),
        .O(out_w_fu_354_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \out_w_reg_563[3]_i_1 
       (.I0(out_w_0_reg_189[3]),
        .I1(out_w_0_reg_189[0]),
        .I2(out_w_0_reg_189[1]),
        .I3(out_w_0_reg_189[2]),
        .O(out_w_fu_354_p2[3]));
  FDRE \out_w_reg_563_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(out_w_fu_354_p2[0]),
        .Q(out_w_reg_563[0]),
        .R(1'b0));
  FDRE \out_w_reg_563_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(out_w_fu_354_p2[1]),
        .Q(out_w_reg_563[1]),
        .R(1'b0));
  FDRE \out_w_reg_563_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(out_w_fu_354_p2[2]),
        .Q(out_w_reg_563[2]),
        .R(1'b0));
  FDRE \out_w_reg_563_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(out_w_fu_354_p2[3]),
        .Q(out_w_reg_563[3]),
        .R(1'b0));
  FDRE \phi_mul1_reg_155_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_501[10]),
        .Q(phi_mul1_reg_155[10]),
        .R(out_d_0_reg_144));
  FDRE \phi_mul1_reg_155_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_501[11]),
        .Q(phi_mul1_reg_155[11]),
        .R(out_d_0_reg_144));
  FDRE \phi_mul1_reg_155_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_501[1]),
        .Q(phi_mul1_reg_155[1]),
        .R(out_d_0_reg_144));
  FDRE \phi_mul1_reg_155_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_501[2]),
        .Q(phi_mul1_reg_155[2]),
        .R(out_d_0_reg_144));
  FDRE \phi_mul1_reg_155_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_501[3]),
        .Q(phi_mul1_reg_155[3]),
        .R(out_d_0_reg_144));
  FDRE \phi_mul1_reg_155_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_501[4]),
        .Q(phi_mul1_reg_155[4]),
        .R(out_d_0_reg_144));
  FDRE \phi_mul1_reg_155_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_501[5]),
        .Q(phi_mul1_reg_155[5]),
        .R(out_d_0_reg_144));
  FDRE \phi_mul1_reg_155_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_501[6]),
        .Q(phi_mul1_reg_155[6]),
        .R(out_d_0_reg_144));
  FDRE \phi_mul1_reg_155_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_501[7]),
        .Q(phi_mul1_reg_155[7]),
        .R(out_d_0_reg_144));
  FDRE \phi_mul1_reg_155_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_501[8]),
        .Q(phi_mul1_reg_155[8]),
        .R(out_d_0_reg_144));
  FDRE \phi_mul1_reg_155_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(add_ln24_reg_501[9]),
        .Q(phi_mul1_reg_155[9]),
        .R(out_d_0_reg_144));
  FDRE \phi_mul_reg_222_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_4_reg_586[10]),
        .Q(phi_mul_reg_222[10]),
        .R(\in_d_0_reg_210[3]_i_1_n_5 ));
  FDRE \phi_mul_reg_222_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_4_reg_586[2]),
        .Q(phi_mul_reg_222[2]),
        .R(\in_d_0_reg_210[3]_i_1_n_5 ));
  FDRE \phi_mul_reg_222_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_4_reg_586[3]),
        .Q(phi_mul_reg_222[3]),
        .R(\in_d_0_reg_210[3]_i_1_n_5 ));
  FDRE \phi_mul_reg_222_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_4_reg_586[4]),
        .Q(phi_mul_reg_222[4]),
        .R(\in_d_0_reg_210[3]_i_1_n_5 ));
  FDRE \phi_mul_reg_222_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_4_reg_586[5]),
        .Q(phi_mul_reg_222[5]),
        .R(\in_d_0_reg_210[3]_i_1_n_5 ));
  FDRE \phi_mul_reg_222_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_4_reg_586[6]),
        .Q(phi_mul_reg_222[6]),
        .R(\in_d_0_reg_210[3]_i_1_n_5 ));
  FDRE \phi_mul_reg_222_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_4_reg_586[7]),
        .Q(phi_mul_reg_222[7]),
        .R(\in_d_0_reg_210[3]_i_1_n_5 ));
  FDRE \phi_mul_reg_222_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_4_reg_586[8]),
        .Q(phi_mul_reg_222[8]),
        .R(\in_d_0_reg_210[3]_i_1_n_5 ));
  FDRE \phi_mul_reg_222_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(add_ln37_4_reg_586[9]),
        .Q(phi_mul_reg_222[9]),
        .R(\in_d_0_reg_210[3]_i_1_n_5 ));
  CARRY4 ram_reg_0_i_104
       (.CI(1'b0),
        .CO({ram_reg_0_i_104_n_5,ram_reg_0_i_104_n_6,ram_reg_0_i_104_n_7,ram_reg_0_i_104_n_8}),
        .CYINIT(1'b0),
        .DI({zext_ln24_reg_496[3:1],1'b0}),
        .O(output_r_address0[3:0]),
        .S({ram_reg_0_i_150_n_5,ram_reg_0_i_151__0_n_5,ram_reg_0_i_152_n_5,ram_reg_0_i_153_n_5}));
  CARRY4 ram_reg_0_i_116
       (.CI(ram_reg_0_i_127__0_n_5),
        .CO({NLW_ram_reg_0_i_116_CO_UNCONNECTED[3],ram_reg_0_i_116_n_6,ram_reg_0_i_116_n_7,ram_reg_0_i_116_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_222[9:8],ram_reg_0_i_146__0_n_5}),
        .O(input_r_address0[11:8]),
        .S({ram_reg_0_i_147__0_n_5,ram_reg_0_i_148__0_n_5,ram_reg_0_i_149__0_n_5,ram_reg_0_i_150__0_n_5}));
  CARRY4 ram_reg_0_i_124
       (.CI(ram_reg_0_i_136_n_5),
        .CO({ram_reg_0_i_124_n_5,ram_reg_0_i_124_n_6,ram_reg_0_i_124_n_7,ram_reg_0_i_124_n_8}),
        .CYINIT(1'b0),
        .DI({zext_ln24_reg_496[10:9],ram_reg_0_i_178__0_n_5,sext_ln37_reg_573[8]}),
        .O(output_r_address0[11:8]),
        .S({ram_reg_0_i_179_n_5,ram_reg_0_i_180_n_5,ram_reg_0_i_181_n_5,ram_reg_0_i_182_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_125
       (.I0(zext_ln24_reg_496[11]),
        .O(ram_reg_0_i_125_n_5));
  CARRY4 ram_reg_0_i_127__0
       (.CI(ram_reg_0_i_134__0_n_5),
        .CO({ram_reg_0_i_127__0_n_5,ram_reg_0_i_127__0_n_6,ram_reg_0_i_127__0_n_7,ram_reg_0_i_127__0_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln37_reg_573[7:4]),
        .O(input_r_address0[7:4]),
        .S({ram_reg_0_i_160_n_5,ram_reg_0_i_161_n_5,ram_reg_0_i_162_n_5,ram_reg_0_i_163_n_5}));
  CARRY4 ram_reg_0_i_134__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_134__0_n_5,ram_reg_0_i_134__0_n_6,ram_reg_0_i_134__0_n_7,ram_reg_0_i_134__0_n_8}),
        .CYINIT(1'b0),
        .DI(sext_ln37_reg_573[3:0]),
        .O(input_r_address0[3:0]),
        .S({ram_reg_0_i_171_n_5,ram_reg_0_i_172_n_5,ram_reg_0_i_173_n_5,ram_reg_0_i_174__0_n_5}));
  CARRY4 ram_reg_0_i_136
       (.CI(ram_reg_0_i_104_n_5),
        .CO({ram_reg_0_i_136_n_5,ram_reg_0_i_136_n_6,ram_reg_0_i_136_n_7,ram_reg_0_i_136_n_8}),
        .CYINIT(1'b0),
        .DI(zext_ln24_reg_496[7:4]),
        .O(output_r_address0[7:4]),
        .S({ram_reg_0_i_192_n_5,ram_reg_0_i_193_n_5,ram_reg_0_i_194_n_5,ram_reg_0_i_195_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_146__0
       (.I0(phi_mul_reg_222[8]),
        .O(ram_reg_0_i_146__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_147__0
       (.I0(phi_mul_reg_222[10]),
        .O(ram_reg_0_i_147__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_148__0
       (.I0(phi_mul_reg_222[9]),
        .I1(phi_mul_reg_222[10]),
        .O(ram_reg_0_i_148__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_149__0
       (.I0(phi_mul_reg_222[8]),
        .I1(phi_mul_reg_222[9]),
        .O(ram_reg_0_i_149__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_150
       (.I0(zext_ln24_reg_496[3]),
        .I1(sext_ln37_reg_573[3]),
        .O(ram_reg_0_i_150_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_150__0
       (.I0(phi_mul_reg_222[8]),
        .I1(sext_ln37_reg_573[8]),
        .O(ram_reg_0_i_150__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_151__0
       (.I0(zext_ln24_reg_496[2]),
        .I1(sext_ln37_reg_573[2]),
        .O(ram_reg_0_i_151__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_152
       (.I0(zext_ln24_reg_496[1]),
        .I1(sext_ln37_reg_573[1]),
        .O(ram_reg_0_i_152_n_5));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_153
       (.I0(sext_ln37_reg_573[0]),
        .O(ram_reg_0_i_153_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_160
       (.I0(sext_ln37_reg_573[7]),
        .I1(phi_mul_reg_222[7]),
        .O(ram_reg_0_i_160_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_161
       (.I0(sext_ln37_reg_573[6]),
        .I1(phi_mul_reg_222[6]),
        .O(ram_reg_0_i_161_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_162
       (.I0(sext_ln37_reg_573[5]),
        .I1(phi_mul_reg_222[5]),
        .O(ram_reg_0_i_162_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_163
       (.I0(sext_ln37_reg_573[4]),
        .I1(phi_mul_reg_222[4]),
        .O(ram_reg_0_i_163_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_171
       (.I0(sext_ln37_reg_573[3]),
        .I1(phi_mul_reg_222[3]),
        .O(ram_reg_0_i_171_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_172
       (.I0(sext_ln37_reg_573[2]),
        .I1(phi_mul_reg_222[2]),
        .O(ram_reg_0_i_172_n_5));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_173
       (.I0(sext_ln37_reg_573[1]),
        .O(ram_reg_0_i_173_n_5));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_174__0
       (.I0(sext_ln37_reg_573[0]),
        .O(ram_reg_0_i_174__0_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_178__0
       (.I0(sext_ln37_reg_573[8]),
        .O(ram_reg_0_i_178__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_179
       (.I0(zext_ln24_reg_496[10]),
        .I1(zext_ln24_reg_496[11]),
        .O(ram_reg_0_i_179_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_180
       (.I0(zext_ln24_reg_496[9]),
        .I1(zext_ln24_reg_496[10]),
        .O(ram_reg_0_i_180_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_181
       (.I0(sext_ln37_reg_573[8]),
        .I1(zext_ln24_reg_496[9]),
        .O(ram_reg_0_i_181_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_182
       (.I0(sext_ln37_reg_573[8]),
        .I1(zext_ln24_reg_496[8]),
        .O(ram_reg_0_i_182_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_192
       (.I0(zext_ln24_reg_496[7]),
        .I1(sext_ln37_reg_573[7]),
        .O(ram_reg_0_i_192_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_193
       (.I0(zext_ln24_reg_496[6]),
        .I1(sext_ln37_reg_573[6]),
        .O(ram_reg_0_i_193_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_194
       (.I0(zext_ln24_reg_496[5]),
        .I1(sext_ln37_reg_573[5]),
        .O(ram_reg_0_i_194_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_195
       (.I0(zext_ln24_reg_496[4]),
        .I1(sext_ln37_reg_573[4]),
        .O(ram_reg_0_i_195_n_5));
  LUT6 #(
    .INIT(64'h0000000000000075)) 
    ram_reg_0_i_57
       (.I0(Q[3]),
        .I1(buffer_0_reg_200_reg[22]),
        .I2(buffer_0_reg_200_reg[1]),
        .I3(ram_reg_0),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[31]_13 ));
  LUT6 #(
    .INIT(64'h0000000000000075)) 
    ram_reg_0_i_59
       (.I0(Q[3]),
        .I1(buffer_0_reg_200_reg[22]),
        .I2(buffer_0_reg_200_reg[0]),
        .I3(ram_reg_0_0),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[31]_14 ));
  LUT6 #(
    .INIT(64'h4454445445554454)) 
    ram_reg_0_i_63__0
       (.I0(ram_reg_0_i_20__0),
        .I1(MemBank_B_address011_out),
        .I2(Q[3]),
        .I3(grp_pointwise_conv2d_fix_3_fu_507_output_r_ce0),
        .I4(Q[0]),
        .I5(output_r_ce0),
        .O(\ap_CS_fsm_reg[31]_15 ));
  CARRY4 ram_reg_0_i_66
       (.CI(ram_reg_0_i_124_n_5),
        .CO(NLW_ram_reg_0_i_66_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_66_O_UNCONNECTED[3:1],output_r_address0[12]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_i_125_n_5}));
  LUT6 #(
    .INIT(64'h0000000000000075)) 
    ram_reg_1_i_4
       (.I0(Q[3]),
        .I1(buffer_0_reg_200_reg[22]),
        .I2(buffer_0_reg_200_reg[3]),
        .I3(ram_reg_1),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[31]_11 ));
  LUT6 #(
    .INIT(64'h0000000000000075)) 
    ram_reg_1_i_6
       (.I0(Q[3]),
        .I1(buffer_0_reg_200_reg[22]),
        .I2(buffer_0_reg_200_reg[2]),
        .I3(ram_reg_1_0),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[31]_12 ));
  LUT6 #(
    .INIT(64'h0000000000000075)) 
    ram_reg_2_i_6
       (.I0(Q[3]),
        .I1(buffer_0_reg_200_reg[22]),
        .I2(buffer_0_reg_200_reg[5]),
        .I3(ram_reg_2),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[31]_9 ));
  LUT6 #(
    .INIT(64'h0000000000000075)) 
    ram_reg_2_i_8
       (.I0(Q[3]),
        .I1(buffer_0_reg_200_reg[22]),
        .I2(buffer_0_reg_200_reg[4]),
        .I3(ram_reg_2_0),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[31]_10 ));
  LUT6 #(
    .INIT(64'h0000000000000075)) 
    ram_reg_3_i_4
       (.I0(Q[3]),
        .I1(buffer_0_reg_200_reg[22]),
        .I2(buffer_0_reg_200_reg[7]),
        .I3(ram_reg_3),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[31]_7 ));
  LUT6 #(
    .INIT(64'h0000000000000075)) 
    ram_reg_3_i_6
       (.I0(Q[3]),
        .I1(buffer_0_reg_200_reg[22]),
        .I2(buffer_0_reg_200_reg[6]),
        .I3(ram_reg_3_0),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[31]_8 ));
  LUT6 #(
    .INIT(64'h0000000000000075)) 
    ram_reg_4_i_5
       (.I0(Q[3]),
        .I1(buffer_0_reg_200_reg[22]),
        .I2(buffer_0_reg_200_reg[9]),
        .I3(ram_reg_4),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[31]_5 ));
  LUT6 #(
    .INIT(64'h0000000000000075)) 
    ram_reg_4_i_7
       (.I0(Q[3]),
        .I1(buffer_0_reg_200_reg[22]),
        .I2(buffer_0_reg_200_reg[8]),
        .I3(ram_reg_4_0),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[31]_6 ));
  LUT6 #(
    .INIT(64'h0000000000000075)) 
    ram_reg_5_i_5
       (.I0(Q[3]),
        .I1(buffer_0_reg_200_reg[22]),
        .I2(buffer_0_reg_200_reg[11]),
        .I3(ram_reg_5),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[31]_3 ));
  LUT6 #(
    .INIT(64'h0000000000000075)) 
    ram_reg_5_i_7
       (.I0(Q[3]),
        .I1(buffer_0_reg_200_reg[22]),
        .I2(buffer_0_reg_200_reg[10]),
        .I3(ram_reg_5_0),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[31]_4 ));
  LUT6 #(
    .INIT(64'h0000000000000075)) 
    ram_reg_6_i_5
       (.I0(Q[3]),
        .I1(buffer_0_reg_200_reg[22]),
        .I2(buffer_0_reg_200_reg[13]),
        .I3(ram_reg_6),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[31]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000075)) 
    ram_reg_6_i_7
       (.I0(Q[3]),
        .I1(buffer_0_reg_200_reg[22]),
        .I2(buffer_0_reg_200_reg[12]),
        .I3(ram_reg_6_0),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[31]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000075)) 
    ram_reg_7_i_5
       (.I0(Q[3]),
        .I1(buffer_0_reg_200_reg[22]),
        .I2(buffer_0_reg_200_reg[15]),
        .I3(ram_reg_7),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[31] ));
  LUT6 #(
    .INIT(64'h0000000000000075)) 
    ram_reg_7_i_7
       (.I0(Q[3]),
        .I1(buffer_0_reg_200_reg[22]),
        .I2(buffer_0_reg_200_reg[14]),
        .I3(ram_reg_7_0),
        .I4(Q[4]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[31]_0 ));
  FDRE \sext_ln34_reg_524_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[0]),
        .Q(sext_ln34_reg_524[0]),
        .R(1'b0));
  FDRE \sext_ln34_reg_524_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[10]),
        .Q(sext_ln34_reg_524[10]),
        .R(1'b0));
  FDRE \sext_ln34_reg_524_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[11]),
        .Q(sext_ln34_reg_524[11]),
        .R(1'b0));
  FDRE \sext_ln34_reg_524_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[12]),
        .Q(sext_ln34_reg_524[12]),
        .R(1'b0));
  FDRE \sext_ln34_reg_524_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[13]),
        .Q(sext_ln34_reg_524[13]),
        .R(1'b0));
  FDRE \sext_ln34_reg_524_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[1]),
        .Q(sext_ln34_reg_524[1]),
        .R(1'b0));
  FDRE \sext_ln34_reg_524_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[2]),
        .Q(sext_ln34_reg_524[2]),
        .R(1'b0));
  FDRE \sext_ln34_reg_524_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[3]),
        .Q(sext_ln34_reg_524[3]),
        .R(1'b0));
  FDRE \sext_ln34_reg_524_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[4]),
        .Q(sext_ln34_reg_524[4]),
        .R(1'b0));
  FDRE \sext_ln34_reg_524_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[5]),
        .Q(sext_ln34_reg_524[5]),
        .R(1'b0));
  FDRE \sext_ln34_reg_524_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[6]),
        .Q(sext_ln34_reg_524[6]),
        .R(1'b0));
  FDRE \sext_ln34_reg_524_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[7]),
        .Q(sext_ln34_reg_524[7]),
        .R(1'b0));
  FDRE \sext_ln34_reg_524_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[8]),
        .Q(sext_ln34_reg_524[8]),
        .R(1'b0));
  FDRE \sext_ln34_reg_524_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(q0_0[9]),
        .Q(sext_ln34_reg_524[9]),
        .R(1'b0));
  FDRE \shl_ln_reg_529_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln28_reg_519[0]),
        .Q(shl_ln_reg_529[3]),
        .R(1'b0));
  FDRE \shl_ln_reg_529_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln28_reg_519[1]),
        .Q(shl_ln_reg_529[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_529_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln28_reg_519[2]),
        .Q(shl_ln_reg_529[5]),
        .R(1'b0));
  FDRE \shl_ln_reg_529_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln28_reg_519[3]),
        .Q(shl_ln_reg_529[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sub_ln37_reg_555[3]_i_1 
       (.I0(zext_ln37_4_fu_326_p1[6]),
        .I1(zext_ln37_4_fu_326_p1[4]),
        .I2(zext_ln37_4_fu_326_p1[5]),
        .O(\sub_ln37_reg_555[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hAA56)) 
    \sub_ln37_reg_555[4]_i_1 
       (.I0(zext_ln37_4_fu_326_p1[7]),
        .I1(zext_ln37_4_fu_326_p1[5]),
        .I2(zext_ln37_4_fu_326_p1[6]),
        .I3(zext_ln37_4_fu_326_p1[4]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0FA4)) 
    \sub_ln37_reg_555[5]_i_1 
       (.I0(zext_ln37_4_fu_326_p1[4]),
        .I1(zext_ln37_4_fu_326_p1[6]),
        .I2(zext_ln37_4_fu_326_p1[5]),
        .I3(zext_ln37_4_fu_326_p1[7]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hB4A4)) 
    \sub_ln37_reg_555[6]_i_1 
       (.I0(zext_ln37_4_fu_326_p1[5]),
        .I1(zext_ln37_4_fu_326_p1[7]),
        .I2(zext_ln37_4_fu_326_p1[6]),
        .I3(zext_ln37_4_fu_326_p1[4]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \sub_ln37_reg_555[7]_i_1 
       (.I0(zext_ln37_4_fu_326_p1[7]),
        .I1(zext_ln37_4_fu_326_p1[6]),
        .I2(zext_ln37_4_fu_326_p1[5]),
        .O(p_0_in[6]));
  FDRE \sub_ln37_reg_555_reg[1] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1890),
        .D(zext_ln37_4_fu_326_p1[4]),
        .Q(sub_ln37_reg_555_reg[0]),
        .R(1'b0));
  FDRE \sub_ln37_reg_555_reg[2] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1890),
        .D(p_0_in[1]),
        .Q(sub_ln37_reg_555_reg[1]),
        .R(1'b0));
  FDRE \sub_ln37_reg_555_reg[3] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1890),
        .D(\sub_ln37_reg_555[3]_i_1_n_5 ),
        .Q(sub_ln37_reg_555_reg[2]),
        .R(1'b0));
  FDRE \sub_ln37_reg_555_reg[4] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1890),
        .D(p_0_in[3]),
        .Q(sub_ln37_reg_555_reg[3]),
        .R(1'b0));
  FDRE \sub_ln37_reg_555_reg[5] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1890),
        .D(p_0_in[4]),
        .Q(sub_ln37_reg_555_reg[4]),
        .R(1'b0));
  FDRE \sub_ln37_reg_555_reg[6] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1890),
        .D(p_0_in[5]),
        .Q(sub_ln37_reg_555_reg[5]),
        .R(1'b0));
  FDRE \sub_ln37_reg_555_reg[7] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1890),
        .D(p_0_in[6]),
        .Q(sub_ln37_reg_555_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln28_reg_519_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\out_d_0_reg_144_reg_n_5_[0] ),
        .Q(trunc_ln28_reg_519[0]),
        .R(1'b0));
  FDRE \trunc_ln28_reg_519_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\out_d_0_reg_144_reg_n_5_[1] ),
        .Q(trunc_ln28_reg_519[1]),
        .R(1'b0));
  FDRE \trunc_ln28_reg_519_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\out_d_0_reg_144_reg_n_5_[2] ),
        .Q(trunc_ln28_reg_519[2]),
        .R(1'b0));
  FDRE \trunc_ln28_reg_519_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\out_d_0_reg_144_reg_n_5_[3] ),
        .Q(trunc_ln28_reg_519[3]),
        .R(1'b0));
  FDRE \zext_ln24_reg_496_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_155[10]),
        .Q(zext_ln24_reg_496[10]),
        .R(1'b0));
  FDRE \zext_ln24_reg_496_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_155[11]),
        .Q(zext_ln24_reg_496[11]),
        .R(1'b0));
  FDRE \zext_ln24_reg_496_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_155[1]),
        .Q(zext_ln24_reg_496[1]),
        .R(1'b0));
  FDRE \zext_ln24_reg_496_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_155[2]),
        .Q(zext_ln24_reg_496[2]),
        .R(1'b0));
  FDRE \zext_ln24_reg_496_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_155[3]),
        .Q(zext_ln24_reg_496[3]),
        .R(1'b0));
  FDRE \zext_ln24_reg_496_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_155[4]),
        .Q(zext_ln24_reg_496[4]),
        .R(1'b0));
  FDRE \zext_ln24_reg_496_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_155[5]),
        .Q(zext_ln24_reg_496[5]),
        .R(1'b0));
  FDRE \zext_ln24_reg_496_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_155[6]),
        .Q(zext_ln24_reg_496[6]),
        .R(1'b0));
  FDRE \zext_ln24_reg_496_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_155[7]),
        .Q(zext_ln24_reg_496[7]),
        .R(1'b0));
  FDRE \zext_ln24_reg_496_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_155[8]),
        .Q(zext_ln24_reg_496[8]),
        .R(1'b0));
  FDRE \zext_ln24_reg_496_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(phi_mul1_reg_155[9]),
        .Q(zext_ln24_reg_496[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_3_SeparableConv2D_3_b_s" *) 
module design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s
   (\q0_reg[13] ,
    Q,
    \q0_reg[0] ,
    ap_clk);
  output [13:0]\q0_reg[13] ;
  input [3:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;
  wire [13:0]\q0_reg[13] ;

  design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[13]_0 (\q0_reg[13] ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom" *) 
module design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_b_s_rom
   (\q0_reg[13]_0 ,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output [13:0]\q0_reg[13]_0 ;
  input [3:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [13:0]p_0_out;
  wire [0:0]\q0_reg[0]_0 ;
  wire [13:0]\q0_reg[13]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hDB35)) 
    \q0[0]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h6C84)) 
    \q0[10]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h86F8)) 
    \q0[11]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h6E7B)) 
    \q0[12]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(p_0_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h3FC8)) 
    \q0[13]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h04B9)) 
    \q0[1]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h1663)) 
    \q0[2]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h37D3)) 
    \q0[3]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h4D1D)) 
    \q0[4]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hC16C)) 
    \q0[5]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hC397)) 
    \q0[6]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hFE34)) 
    \q0[7]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h4E60)) 
    \q0[8]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(p_0_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h3CC6)) 
    \q0[9]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_out[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[0]),
        .Q(\q0_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[10]),
        .Q(\q0_reg[13]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[11]),
        .Q(\q0_reg[13]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[12]),
        .Q(\q0_reg[13]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[13]),
        .Q(\q0_reg[13]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(\q0_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(\q0_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[3]),
        .Q(\q0_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[4]),
        .Q(\q0_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[5]),
        .Q(\q0_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[6]),
        .Q(\q0_reg[13]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[7]),
        .Q(\q0_reg[13]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[8]),
        .Q(\q0_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[9]),
        .Q(\q0_reg[13]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_3_SeparableConv2D_3_w_s" *) 
module design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s
   (d0,
    ap_clk,
    Q,
    q0_reg,
    q0_reg_0);
  output [15:0]d0;
  input ap_clk;
  input [0:0]Q;
  input [3:0]q0_reg;
  input [3:0]q0_reg_0;

  wire [0:0]Q;
  wire ap_clk;
  wire [15:0]d0;
  wire [3:0]q0_reg;
  wire [3:0]q0_reg_0;

  design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .d0(d0),
        .q0_reg_0(q0_reg),
        .q0_reg_1(q0_reg_0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom" *) 
module design_1_network_0_0_pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom
   (d0,
    ap_clk,
    Q,
    q0_reg_0,
    q0_reg_1);
  output [15:0]d0;
  input ap_clk;
  input [0:0]Q;
  input [3:0]q0_reg_0;
  input [3:0]q0_reg_1;

  wire [0:0]Q;
  wire ap_clk;
  wire [15:0]d0;
  wire [3:0]q0_reg_0;
  wire [3:0]q0_reg_1;
  wire [6:3]sel;
  wire [15:0]NLW_q0_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h207D0D9AD5E1DD4E063F024C45F8F6DAEABFE9C3138CD76AF12908D90C722194),
    .INIT_01(256'h0B2DD1520B4FEB56F73A36A5E89D0BCBE7C807E6F9A7FB55EB7A09DB0161139B),
    .INIT_02(256'hFEF80D73EC2C195608B1063EE76A0026F676FDB3E153FE8920D602660888F6FC),
    .INIT_03(256'h0023EA490CE7E383F9B8F58A0D42197E23F61FCEF5F61500FD5415F2040EF531),
    .INIT_04(256'h1B6AF55FDBC6E934F97A0B6E0582FDE104030742045F0205F03FEA3702A0F9A2),
    .INIT_05(256'h104711F1F3DE0A6A03E8EE65088E13A8FE2BE5C02037EC89EF5D108EF90CF83C),
    .INIT_06(256'hD681E0572D02CC08E71822E8000B1238F3D1F0322254DD80E41B05E3001D0E16),
    .INIT_07(256'hD114038B053BF1CDFC0B1DFCF933104910611223F77D0CBA0658F2220726CC61),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({1'b0,1'b0,1'b0,sel,q0_reg_0[2:0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(d0),
        .DOBDO(NLW_q0_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_q0_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_q0_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(Q),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    q0_reg_i_1__0
       (.I0(q0_reg_1[3]),
        .I1(q0_reg_1[1]),
        .I2(q0_reg_1[0]),
        .I3(q0_reg_0[3]),
        .I4(q0_reg_1[2]),
        .O(sel[6]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    q0_reg_i_2__2
       (.I0(q0_reg_1[2]),
        .I1(q0_reg_0[3]),
        .I2(q0_reg_1[0]),
        .I3(q0_reg_1[1]),
        .O(sel[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    q0_reg_i_3__2
       (.I0(q0_reg_1[1]),
        .I1(q0_reg_1[0]),
        .I2(q0_reg_0[3]),
        .O(sel[4]));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_4__1
       (.I0(q0_reg_0[3]),
        .I1(q0_reg_1[0]),
        .O(sel[3]));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_3_kernel_buffer_1" *) 
module design_1_network_0_0_pointwise_conv2d_fix_3_kernel_buffer_1
   (q00,
    Q,
    p,
    p_0,
    ap_clk,
    d0);
  output [15:0]q00;
  input [3:0]Q;
  input [1:0]p;
  input [3:0]p_0;
  input ap_clk;
  input [15:0]d0;

  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]d0;
  wire [1:0]p;
  wire [3:0]p_0;
  wire [15:0]q00;

  design_1_network_0_0_pointwise_conv2d_fix_3_kernel_buffer_1_ram pointwise_conv2d_fix_3_kernel_buffer_1_ram_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .d0(d0),
        .p(p),
        .p_0(p_0),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_3_kernel_buffer_1_ram" *) 
module design_1_network_0_0_pointwise_conv2d_fix_3_kernel_buffer_1_ram
   (q00,
    Q,
    p,
    p_0,
    ap_clk,
    d0);
  output [15:0]q00;
  input [3:0]Q;
  input [1:0]p;
  input [3:0]p_0;
  input ap_clk;
  input [15:0]d0;

  wire [3:0]Q;
  wire [3:0]addr0;
  wire ap_clk;
  wire [15:0]d0;
  wire [1:0]p;
  wire [3:0]p_0;
  wire [15:0]q00;

  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_1__0
       (.I0(Q[0]),
        .I1(p[1]),
        .I2(p_0[0]),
        .O(addr0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_2__2
       (.I0(Q[1]),
        .I1(p[1]),
        .I2(p_0[1]),
        .O(addr0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_3__2
       (.I0(Q[2]),
        .I1(p[1]),
        .I2(p_0[2]),
        .O(addr0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_15_0_0_i_4__2
       (.I0(Q[3]),
        .I1(p[1]),
        .I2(p_0[3]),
        .O(addr0[3]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_10_10
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_11_11
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_12_12
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_13_13
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_14_14
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_15_15
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_1_1
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_2_2
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_3_3
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_4_4
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_5_5
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_6_6
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_7_7
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_8_8
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p[0]));
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_9_9
       (.A0(addr0[0]),
        .A1(addr0[1]),
        .A2(addr0[2]),
        .A3(addr0[3]),
        .A4(1'b0),
        .D(d0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p[0]));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_4" *) 
module design_1_network_0_0_pointwise_conv2d_fix_4
   (ADDRARDADDR,
    \add_ln37_reg_381_reg[10]_0 ,
    d0,
    \ap_CS_fsm_reg[5]_0 ,
    \phi_mul_reg_149_reg[11]_0 ,
    \ap_CS_fsm_reg[5]_1 ,
    \add_ln37_reg_381_reg[0]_0 ,
    D,
    SR,
    \ap_CS_fsm_reg[5]_2 ,
    \ap_CS_fsm_reg[5]_3 ,
    \ap_CS_fsm_reg[5]_4 ,
    \ap_CS_fsm_reg[5]_5 ,
    \ap_CS_fsm_reg[5]_6 ,
    \ap_CS_fsm_reg[5]_7 ,
    \ap_CS_fsm_reg[5]_8 ,
    \ap_CS_fsm_reg[5]_9 ,
    WEA,
    \ap_CS_fsm_reg[39] ,
    output_r_ce0,
    \ap_CS_fsm_reg[38] ,
    Q,
    MemBank_A_address01,
    ram_reg_0,
    input_r_address0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    trunc_ln42_fu_299_p1,
    CO,
    ram_reg_7,
    ram_reg_7_0,
    ram_reg_6,
    ram_reg_6_0,
    ram_reg_5,
    ram_reg_5_0,
    ram_reg_4,
    ram_reg_4_0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_0_10,
    ram_reg_0_11,
    grp_pointwise_conv2d_fix_2_fu_538_output_r_we0,
    ram_reg_7_1,
    buffer_0_reg_184_reg,
    ram_reg_0_i_48__0,
    ram_reg_0_i_48__0_0,
    output_r_address0,
    grp_depthwise_conv2d_fix_fu_548_input_r_address0,
    grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg,
    ram_reg_0_12,
    ram_reg_0_13,
    ram_reg_0_14,
    ram_reg_2_1,
    \ap_CS_fsm_reg[0]_0 ,
    ap_clk,
    q0);
  output [2:0]ADDRARDADDR;
  output \add_ln37_reg_381_reg[10]_0 ;
  output [15:0]d0;
  output \ap_CS_fsm_reg[5]_0 ;
  output [12:0]\phi_mul_reg_149_reg[11]_0 ;
  output \ap_CS_fsm_reg[5]_1 ;
  output [0:0]\add_ln37_reg_381_reg[0]_0 ;
  output [1:0]D;
  output [0:0]SR;
  output \ap_CS_fsm_reg[5]_2 ;
  output \ap_CS_fsm_reg[5]_3 ;
  output \ap_CS_fsm_reg[5]_4 ;
  output \ap_CS_fsm_reg[5]_5 ;
  output \ap_CS_fsm_reg[5]_6 ;
  output \ap_CS_fsm_reg[5]_7 ;
  output \ap_CS_fsm_reg[5]_8 ;
  output \ap_CS_fsm_reg[5]_9 ;
  output [1:0]WEA;
  output [1:0]\ap_CS_fsm_reg[39] ;
  output output_r_ce0;
  output \ap_CS_fsm_reg[38] ;
  input [6:0]Q;
  input MemBank_A_address01;
  input [2:0]ram_reg_0;
  input [0:0]input_r_address0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input [15:0]trunc_ln42_fu_299_p1;
  input [0:0]CO;
  input ram_reg_7;
  input ram_reg_7_0;
  input ram_reg_6;
  input ram_reg_6_0;
  input ram_reg_5;
  input ram_reg_5_0;
  input ram_reg_4;
  input ram_reg_4_0;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_0_10;
  input ram_reg_0_11;
  input grp_pointwise_conv2d_fix_2_fu_538_output_r_we0;
  input [0:0]ram_reg_7_1;
  input [16:0]buffer_0_reg_184_reg;
  input [0:0]ram_reg_0_i_48__0;
  input [0:0]ram_reg_0_i_48__0_0;
  input [8:0]output_r_address0;
  input [9:0]grp_depthwise_conv2d_fix_fu_548_input_r_address0;
  input grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg;
  input [0:0]ram_reg_0_12;
  input ram_reg_0_13;
  input ram_reg_0_14;
  input ram_reg_2_1;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input ap_clk;
  input [15:0]q0;

  wire [2:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [1:0]D;
  wire MemBank_A_address01;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [1:0]WEA;
  wire [13:3]add_ln37_2_fu_255_p2;
  wire [13:3]add_ln37_2_reg_399;
  wire add_ln37_2_reg_3990;
  wire \add_ln37_2_reg_399[10]_i_2_n_5 ;
  wire \add_ln37_2_reg_399[10]_i_3_n_5 ;
  wire \add_ln37_2_reg_399[6]_i_2_n_5 ;
  wire \add_ln37_2_reg_399_reg[10]_i_1_n_5 ;
  wire \add_ln37_2_reg_399_reg[10]_i_1_n_6 ;
  wire \add_ln37_2_reg_399_reg[10]_i_1_n_7 ;
  wire \add_ln37_2_reg_399_reg[10]_i_1_n_8 ;
  wire \add_ln37_2_reg_399_reg[13]_i_2_n_7 ;
  wire \add_ln37_2_reg_399_reg[13]_i_2_n_8 ;
  wire \add_ln37_2_reg_399_reg[6]_i_1_n_5 ;
  wire \add_ln37_2_reg_399_reg[6]_i_1_n_6 ;
  wire \add_ln37_2_reg_399_reg[6]_i_1_n_7 ;
  wire \add_ln37_2_reg_399_reg[6]_i_1_n_8 ;
  wire \add_ln37_reg_381[5]_i_2_n_5 ;
  wire \add_ln37_reg_381[5]_i_3_n_5 ;
  wire \add_ln37_reg_381[5]_i_4_n_5 ;
  wire [0:0]\add_ln37_reg_381_reg[0]_0 ;
  wire \add_ln37_reg_381_reg[10]_0 ;
  wire \add_ln37_reg_381_reg[10]_i_1_n_6 ;
  wire \add_ln37_reg_381_reg[10]_i_1_n_7 ;
  wire \add_ln37_reg_381_reg[10]_i_1_n_8 ;
  wire \add_ln37_reg_381_reg[5]_i_1_n_5 ;
  wire \add_ln37_reg_381_reg[5]_i_1_n_6 ;
  wire \add_ln37_reg_381_reg[5]_i_1_n_7 ;
  wire \add_ln37_reg_381_reg[5]_i_1_n_8 ;
  wire \ap_CS_fsm[5]_i_1__7_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[38] ;
  wire [1:0]\ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[5]_4 ;
  wire \ap_CS_fsm_reg[5]_5 ;
  wire \ap_CS_fsm_reg[5]_6 ;
  wire \ap_CS_fsm_reg[5]_7 ;
  wire \ap_CS_fsm_reg[5]_8 ;
  wire \ap_CS_fsm_reg[5]_9 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_clk;
  wire [23:0]buffer_0_reg_126_reg;
  wire \buffer_0_reg_126_reg_n_5_[16] ;
  wire \buffer_0_reg_126_reg_n_5_[17] ;
  wire \buffer_0_reg_126_reg_n_5_[18] ;
  wire \buffer_0_reg_126_reg_n_5_[19] ;
  wire \buffer_0_reg_126_reg_n_5_[20] ;
  wire \buffer_0_reg_126_reg_n_5_[21] ;
  wire \buffer_0_reg_126_reg_n_5_[22] ;
  wire [16:0]buffer_0_reg_184_reg;
  wire [15:0]d0;
  wire [9:0]grp_depthwise_conv2d_fix_fu_548_input_r_address0;
  wire grp_pointwise_conv2d_fix_2_fu_538_output_r_we0;
  wire grp_pointwise_conv2d_fix_4_fu_556_ap_ready;
  wire grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg;
  wire [2:2]grp_pointwise_conv2d_fix_4_fu_556_input_r_address0;
  wire [13:1]grp_pointwise_conv2d_fix_4_fu_556_output_r_address0;
  wire grp_pointwise_conv2d_fix_4_fu_556_output_r_we0;
  wire i_0_reg_93;
  wire i_0_reg_930;
  wire [4:0]i_0_reg_93_reg;
  wire [4:0]i_fu_166_p2;
  wire [4:0]in_d_0_reg_138;
  wire \in_d_0_reg_138[4]_i_1_n_5 ;
  wire [4:0]in_d_fu_249_p2;
  wire [4:0]in_d_reg_394;
  wire [0:0]input_r_address0;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_10;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_11;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_12;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_13;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_14;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_15;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_16;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_17;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_18;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_19;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_20;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_21;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_22;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_23;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_24;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_25;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_26;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_27;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_28;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_5;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_6;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_7;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_8;
  wire network_mul_mul_16s_15s_31_1_1_U69_n_9;
  wire [4:1]out_h_fu_178_p2;
  wire [4:0]out_h_reg_363;
  wire \out_h_reg_363[0]_i_1_n_5 ;
  wire [4:0]out_w_0_reg_115;
  wire out_w_0_reg_1150;
  wire [4:0]out_w_fu_220_p2;
  wire [4:0]out_w_reg_376;
  wire [8:0]output_r_address0;
  wire output_r_ce0;
  wire [4:3]p_0_in;
  wire [13:3]phi_mul_reg_149;
  wire [12:0]\phi_mul_reg_149_reg[11]_0 ;
  wire [15:0]q0;
  wire [2:0]ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_11;
  wire [0:0]ram_reg_0_12;
  wire ram_reg_0_13;
  wire ram_reg_0_14;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_117__0_n_5;
  wire ram_reg_0_i_118__0_n_5;
  wire ram_reg_0_i_120__0_n_5;
  wire ram_reg_0_i_120__0_n_6;
  wire ram_reg_0_i_120__0_n_7;
  wire ram_reg_0_i_120__0_n_8;
  wire ram_reg_0_i_121_n_5;
  wire ram_reg_0_i_122__0_n_5;
  wire ram_reg_0_i_123__0_n_5;
  wire ram_reg_0_i_124__0_n_5;
  wire ram_reg_0_i_125__0_n_5;
  wire ram_reg_0_i_138__0_n_5;
  wire ram_reg_0_i_138__0_n_6;
  wire ram_reg_0_i_138__0_n_7;
  wire ram_reg_0_i_138__0_n_8;
  wire ram_reg_0_i_156__0_n_5;
  wire ram_reg_0_i_157__0_n_5;
  wire ram_reg_0_i_158__0_n_5;
  wire ram_reg_0_i_159__0_n_5;
  wire ram_reg_0_i_187__0_n_5;
  wire ram_reg_0_i_188__0_n_5;
  wire ram_reg_0_i_189__0_n_5;
  wire ram_reg_0_i_190__0_n_5;
  wire ram_reg_0_i_22__0_n_5;
  wire ram_reg_0_i_28_n_5;
  wire [0:0]ram_reg_0_i_48__0;
  wire [0:0]ram_reg_0_i_48__0_0;
  wire ram_reg_0_i_56_n_5;
  wire ram_reg_0_i_58_n_5;
  wire ram_reg_0_i_60_n_5;
  wire ram_reg_0_i_68_n_8;
  wire ram_reg_0_i_72_n_5;
  wire ram_reg_0_i_72_n_6;
  wire ram_reg_0_i_72_n_7;
  wire ram_reg_0_i_72_n_8;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_i_3_n_5;
  wire ram_reg_1_i_5_n_5;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_2_i_5_n_5;
  wire ram_reg_2_i_7_n_5;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_i_3_n_5;
  wire ram_reg_3_i_5_n_5;
  wire ram_reg_4;
  wire ram_reg_4_0;
  wire ram_reg_4_i_4_n_5;
  wire ram_reg_4_i_6_n_5;
  wire ram_reg_5;
  wire ram_reg_5_0;
  wire ram_reg_5_i_4_n_5;
  wire ram_reg_5_i_6_n_5;
  wire ram_reg_6;
  wire ram_reg_6_0;
  wire ram_reg_6_i_4_n_5;
  wire ram_reg_6_i_6_n_5;
  wire ram_reg_7;
  wire ram_reg_7_0;
  wire [0:0]ram_reg_7_1;
  wire ram_reg_7_i_4_n_5;
  wire ram_reg_7_i_6_n_5;
  wire sel;
  wire [10:2]sext_ln37_fu_235_p1;
  wire [9:2]sub_ln37_reg_368;
  wire \sub_ln37_reg_368[4]_i_1_n_5 ;
  wire \sub_ln37_reg_368[7]_i_1_n_5 ;
  wire \sub_ln37_reg_368[8]_i_1_n_5 ;
  wire \sub_ln37_reg_368[9]_i_1_n_5 ;
  wire [15:0]trunc_ln42_fu_299_p1;
  wire xlnx_opt_;
  wire [9:5]zext_ln37_1_fu_192_p1;
  wire [3:1]NLW_CARRY4_CO_UNCONNECTED;
  wire [3:1]NLW_CARRY4_DI_UNCONNECTED;
  wire [3:0]NLW_CARRY4_O_UNCONNECTED;
  wire [3:1]NLW_CARRY4_S_UNCONNECTED;
  wire [3:2]\NLW_add_ln37_2_reg_399_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln37_2_reg_399_reg[13]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln37_reg_381_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_ram_reg_0_i_68_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_68_O_UNCONNECTED;

  (* OPT_MODIFIED = "MLO" *) 
  CARRY4 CARRY4
       (.CI(xlnx_opt_),
        .CO({NLW_CARRY4_CO_UNCONNECTED[3:1],sext_ln37_fu_235_p1[10]}),
        .CYINIT(1'b0),
        .DI({NLW_CARRY4_DI_UNCONNECTED[3:1],1'b0}),
        .O(NLW_CARRY4_O_UNCONNECTED[3:0]),
        .S({NLW_CARRY4_S_UNCONNECTED[3:1],1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln37_2_reg_399[10]_i_2 
       (.I0(phi_mul_reg_149[9]),
        .O(\add_ln37_2_reg_399[10]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln37_2_reg_399[10]_i_3 
       (.I0(phi_mul_reg_149[8]),
        .O(\add_ln37_2_reg_399[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \add_ln37_2_reg_399[13]_i_1 
       (.I0(output_r_ce0),
        .I1(in_d_0_reg_138[1]),
        .I2(in_d_0_reg_138[0]),
        .I3(in_d_0_reg_138[4]),
        .I4(in_d_0_reg_138[2]),
        .I5(in_d_0_reg_138[3]),
        .O(add_ln37_2_reg_3990));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln37_2_reg_399[6]_i_2 
       (.I0(phi_mul_reg_149[4]),
        .O(\add_ln37_2_reg_399[6]_i_2_n_5 ));
  FDRE \add_ln37_2_reg_399_reg[10] 
       (.C(ap_clk),
        .CE(add_ln37_2_reg_3990),
        .D(add_ln37_2_fu_255_p2[10]),
        .Q(add_ln37_2_reg_399[10]),
        .R(1'b0));
  CARRY4 \add_ln37_2_reg_399_reg[10]_i_1 
       (.CI(\add_ln37_2_reg_399_reg[6]_i_1_n_5 ),
        .CO({\add_ln37_2_reg_399_reg[10]_i_1_n_5 ,\add_ln37_2_reg_399_reg[10]_i_1_n_6 ,\add_ln37_2_reg_399_reg[10]_i_1_n_7 ,\add_ln37_2_reg_399_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_149[9:8],1'b0}),
        .O(add_ln37_2_fu_255_p2[10:7]),
        .S({phi_mul_reg_149[10],\add_ln37_2_reg_399[10]_i_2_n_5 ,\add_ln37_2_reg_399[10]_i_3_n_5 ,phi_mul_reg_149[7]}));
  FDRE \add_ln37_2_reg_399_reg[11] 
       (.C(ap_clk),
        .CE(add_ln37_2_reg_3990),
        .D(add_ln37_2_fu_255_p2[11]),
        .Q(add_ln37_2_reg_399[11]),
        .R(1'b0));
  FDRE \add_ln37_2_reg_399_reg[12] 
       (.C(ap_clk),
        .CE(add_ln37_2_reg_3990),
        .D(add_ln37_2_fu_255_p2[12]),
        .Q(add_ln37_2_reg_399[12]),
        .R(1'b0));
  FDRE \add_ln37_2_reg_399_reg[13] 
       (.C(ap_clk),
        .CE(add_ln37_2_reg_3990),
        .D(add_ln37_2_fu_255_p2[13]),
        .Q(add_ln37_2_reg_399[13]),
        .R(1'b0));
  CARRY4 \add_ln37_2_reg_399_reg[13]_i_2 
       (.CI(\add_ln37_2_reg_399_reg[10]_i_1_n_5 ),
        .CO({\NLW_add_ln37_2_reg_399_reg[13]_i_2_CO_UNCONNECTED [3:2],\add_ln37_2_reg_399_reg[13]_i_2_n_7 ,\add_ln37_2_reg_399_reg[13]_i_2_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln37_2_reg_399_reg[13]_i_2_O_UNCONNECTED [3],add_ln37_2_fu_255_p2[13:11]}),
        .S({1'b0,phi_mul_reg_149[13:11]}));
  FDRE \add_ln37_2_reg_399_reg[3] 
       (.C(ap_clk),
        .CE(add_ln37_2_reg_3990),
        .D(add_ln37_2_fu_255_p2[3]),
        .Q(add_ln37_2_reg_399[3]),
        .R(1'b0));
  FDRE \add_ln37_2_reg_399_reg[4] 
       (.C(ap_clk),
        .CE(add_ln37_2_reg_3990),
        .D(add_ln37_2_fu_255_p2[4]),
        .Q(add_ln37_2_reg_399[4]),
        .R(1'b0));
  FDRE \add_ln37_2_reg_399_reg[5] 
       (.C(ap_clk),
        .CE(add_ln37_2_reg_3990),
        .D(add_ln37_2_fu_255_p2[5]),
        .Q(add_ln37_2_reg_399[5]),
        .R(1'b0));
  FDRE \add_ln37_2_reg_399_reg[6] 
       (.C(ap_clk),
        .CE(add_ln37_2_reg_3990),
        .D(add_ln37_2_fu_255_p2[6]),
        .Q(add_ln37_2_reg_399[6]),
        .R(1'b0));
  CARRY4 \add_ln37_2_reg_399_reg[6]_i_1 
       (.CI(1'b0),
        .CO({\add_ln37_2_reg_399_reg[6]_i_1_n_5 ,\add_ln37_2_reg_399_reg[6]_i_1_n_6 ,\add_ln37_2_reg_399_reg[6]_i_1_n_7 ,\add_ln37_2_reg_399_reg[6]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_reg_149[4],1'b0}),
        .O(add_ln37_2_fu_255_p2[6:3]),
        .S({phi_mul_reg_149[6:5],\add_ln37_2_reg_399[6]_i_2_n_5 ,phi_mul_reg_149[3]}));
  FDRE \add_ln37_2_reg_399_reg[7] 
       (.C(ap_clk),
        .CE(add_ln37_2_reg_3990),
        .D(add_ln37_2_fu_255_p2[7]),
        .Q(add_ln37_2_reg_399[7]),
        .R(1'b0));
  FDRE \add_ln37_2_reg_399_reg[8] 
       (.C(ap_clk),
        .CE(add_ln37_2_reg_3990),
        .D(add_ln37_2_fu_255_p2[8]),
        .Q(add_ln37_2_reg_399[8]),
        .R(1'b0));
  FDRE \add_ln37_2_reg_399_reg[9] 
       (.C(ap_clk),
        .CE(add_ln37_2_reg_3990),
        .D(add_ln37_2_fu_255_p2[9]),
        .Q(add_ln37_2_reg_399[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_reg_381[2]_i_1 
       (.I0(sub_ln37_reg_368[2]),
        .I1(out_w_0_reg_115[2]),
        .O(sext_ln37_fu_235_p1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_reg_381[5]_i_2 
       (.I0(sub_ln37_reg_368[4]),
        .I1(out_w_0_reg_115[4]),
        .O(\add_ln37_reg_381[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_reg_381[5]_i_3 
       (.I0(sub_ln37_reg_368[3]),
        .I1(out_w_0_reg_115[3]),
        .O(\add_ln37_reg_381[5]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln37_reg_381[5]_i_4 
       (.I0(sub_ln37_reg_368[2]),
        .I1(out_w_0_reg_115[2]),
        .O(\add_ln37_reg_381[5]_i_4_n_5 ));
  FDRE \add_ln37_reg_381_reg[0] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_138[4]_i_1_n_5 ),
        .D(out_w_0_reg_115[0]),
        .Q(\add_ln37_reg_381_reg[0]_0 ),
        .R(1'b0));
  FDRE \add_ln37_reg_381_reg[10] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_138[4]_i_1_n_5 ),
        .D(sext_ln37_fu_235_p1[10]),
        .Q(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[13]),
        .R(1'b0));
  (* OPT_MODIFIED = "MLO" *) 
  CARRY4 \add_ln37_reg_381_reg[10]_i_1 
       (.CI(\add_ln37_reg_381_reg[5]_i_1_n_5 ),
        .CO({xlnx_opt_,\add_ln37_reg_381_reg[10]_i_1_n_6 ,\add_ln37_reg_381_reg[10]_i_1_n_7 ,\add_ln37_reg_381_reg[10]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sext_ln37_fu_235_p1[9:6]),
        .S(sub_ln37_reg_368[9:6]));
  FDRE \add_ln37_reg_381_reg[1] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_138[4]_i_1_n_5 ),
        .D(out_w_0_reg_115[1]),
        .Q(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[1]),
        .R(1'b0));
  FDRE \add_ln37_reg_381_reg[2] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_138[4]_i_1_n_5 ),
        .D(sext_ln37_fu_235_p1[2]),
        .Q(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[2]),
        .R(1'b0));
  FDRE \add_ln37_reg_381_reg[3] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_138[4]_i_1_n_5 ),
        .D(sext_ln37_fu_235_p1[3]),
        .Q(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[3]),
        .R(1'b0));
  FDRE \add_ln37_reg_381_reg[4] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_138[4]_i_1_n_5 ),
        .D(sext_ln37_fu_235_p1[4]),
        .Q(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[4]),
        .R(1'b0));
  FDRE \add_ln37_reg_381_reg[5] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_138[4]_i_1_n_5 ),
        .D(sext_ln37_fu_235_p1[5]),
        .Q(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[5]),
        .R(1'b0));
  CARRY4 \add_ln37_reg_381_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln37_reg_381_reg[5]_i_1_n_5 ,\add_ln37_reg_381_reg[5]_i_1_n_6 ,\add_ln37_reg_381_reg[5]_i_1_n_7 ,\add_ln37_reg_381_reg[5]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,sub_ln37_reg_368[4:2]}),
        .O({sext_ln37_fu_235_p1[5:3],\NLW_add_ln37_reg_381_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({sub_ln37_reg_368[5],\add_ln37_reg_381[5]_i_2_n_5 ,\add_ln37_reg_381[5]_i_3_n_5 ,\add_ln37_reg_381[5]_i_4_n_5 }));
  FDRE \add_ln37_reg_381_reg[6] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_138[4]_i_1_n_5 ),
        .D(sext_ln37_fu_235_p1[6]),
        .Q(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[6]),
        .R(1'b0));
  FDRE \add_ln37_reg_381_reg[7] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_138[4]_i_1_n_5 ),
        .D(sext_ln37_fu_235_p1[7]),
        .Q(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[7]),
        .R(1'b0));
  FDRE \add_ln37_reg_381_reg[8] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_138[4]_i_1_n_5 ),
        .D(sext_ln37_fu_235_p1[8]),
        .Q(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[8]),
        .R(1'b0));
  FDRE \add_ln37_reg_381_reg[9] 
       (.C(ap_clk),
        .CE(\in_d_0_reg_138[4]_i_1_n_5 ),
        .D(sext_ln37_fu_235_p1[9]),
        .Q(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_4_fu_556_ap_ready),
        .I3(ap_CS_fsm_state3),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg),
        .I2(ap_NS_fsm10_out),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(ap_NS_fsm10_out),
        .I1(ap_CS_fsm_state2),
        .I2(ap_NS_fsm1),
        .I3(ap_CS_fsm_state4),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hFFFF0D00)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_4_fu_556_ap_ready),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(grp_pointwise_conv2d_fix_4_fu_556_ap_ready),
        .I1(ap_CS_fsm_state3),
        .I2(grp_pointwise_conv2d_fix_4_fu_556_output_r_we0),
        .I3(output_r_ce0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(zext_ln37_1_fu_192_p1[9]),
        .I1(zext_ln37_1_fu_192_p1[7]),
        .I2(zext_ln37_1_fu_192_p1[8]),
        .I3(zext_ln37_1_fu_192_p1[5]),
        .I4(zext_ln37_1_fu_192_p1[6]),
        .I5(ap_CS_fsm_state3),
        .O(grp_pointwise_conv2d_fix_4_fu_556_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg),
        .I2(grp_pointwise_conv2d_fix_4_fu_556_ap_ready),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[4]_i_1__6 
       (.I0(ap_NS_fsm1),
        .I1(ap_CS_fsm_state4),
        .I2(sel),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \ap_CS_fsm[5]_i_1__7 
       (.I0(output_r_ce0),
        .I1(in_d_0_reg_138[3]),
        .I2(in_d_0_reg_138[2]),
        .I3(in_d_0_reg_138[4]),
        .I4(in_d_0_reg_138[0]),
        .I5(in_d_0_reg_138[1]),
        .O(\ap_CS_fsm[5]_i_1__7_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(output_r_ce0),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[5]_i_1__7_n_5 ),
        .Q(ap_CS_fsm_state6),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(sel),
        .R(\ap_CS_fsm_reg[0]_0 ));
  FDRE \buffer_0_reg_126_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_8),
        .Q(buffer_0_reg_126_reg[0]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDSE \buffer_0_reg_126_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_14),
        .Q(buffer_0_reg_126_reg[10]),
        .S(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \buffer_0_reg_126_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_13),
        .Q(buffer_0_reg_126_reg[11]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \buffer_0_reg_126_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_20),
        .Q(buffer_0_reg_126_reg[12]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDSE \buffer_0_reg_126_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_19),
        .Q(buffer_0_reg_126_reg[13]),
        .S(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDSE \buffer_0_reg_126_reg[14] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_18),
        .Q(buffer_0_reg_126_reg[14]),
        .S(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDSE \buffer_0_reg_126_reg[15] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_17),
        .Q(buffer_0_reg_126_reg[15]),
        .S(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDSE \buffer_0_reg_126_reg[16] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_24),
        .Q(\buffer_0_reg_126_reg_n_5_[16] ),
        .S(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDSE \buffer_0_reg_126_reg[17] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_23),
        .Q(\buffer_0_reg_126_reg_n_5_[17] ),
        .S(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDSE \buffer_0_reg_126_reg[18] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_22),
        .Q(\buffer_0_reg_126_reg_n_5_[18] ),
        .S(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDSE \buffer_0_reg_126_reg[19] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_21),
        .Q(\buffer_0_reg_126_reg_n_5_[19] ),
        .S(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDSE \buffer_0_reg_126_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_7),
        .Q(buffer_0_reg_126_reg[1]),
        .S(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDSE \buffer_0_reg_126_reg[20] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_28),
        .Q(\buffer_0_reg_126_reg_n_5_[20] ),
        .S(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDSE \buffer_0_reg_126_reg[21] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_27),
        .Q(\buffer_0_reg_126_reg_n_5_[21] ),
        .S(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDSE \buffer_0_reg_126_reg[22] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_26),
        .Q(\buffer_0_reg_126_reg_n_5_[22] ),
        .S(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDSE \buffer_0_reg_126_reg[23] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_25),
        .Q(buffer_0_reg_126_reg[23]),
        .S(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \buffer_0_reg_126_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_6),
        .Q(buffer_0_reg_126_reg[2]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDSE \buffer_0_reg_126_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_5),
        .Q(buffer_0_reg_126_reg[3]),
        .S(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDSE \buffer_0_reg_126_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_12),
        .Q(buffer_0_reg_126_reg[4]),
        .S(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDSE \buffer_0_reg_126_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_11),
        .Q(buffer_0_reg_126_reg[5]),
        .S(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \buffer_0_reg_126_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_10),
        .Q(buffer_0_reg_126_reg[6]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDSE \buffer_0_reg_126_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_9),
        .Q(buffer_0_reg_126_reg[7]),
        .S(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \buffer_0_reg_126_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_16),
        .Q(buffer_0_reg_126_reg[8]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDSE \buffer_0_reg_126_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(network_mul_mul_16s_15s_31_1_1_U69_n_15),
        .Q(buffer_0_reg_126_reg[9]),
        .S(\in_d_0_reg_138[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hDC)) 
    grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg_i_1
       (.I0(grp_pointwise_conv2d_fix_4_fu_556_ap_ready),
        .I1(Q[3]),
        .I2(grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg),
        .O(\ap_CS_fsm_reg[38] ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_0_reg_93[0]_i_1__0 
       (.I0(i_0_reg_93_reg[0]),
        .O(i_fu_166_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_0_reg_93[1]_i_1__0 
       (.I0(i_0_reg_93_reg[0]),
        .I1(i_0_reg_93_reg[1]),
        .O(i_fu_166_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_0_reg_93[2]_i_1__0 
       (.I0(i_0_reg_93_reg[0]),
        .I1(i_0_reg_93_reg[1]),
        .I2(i_0_reg_93_reg[2]),
        .O(i_fu_166_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_0_reg_93[3]_i_1__0 
       (.I0(i_0_reg_93_reg[1]),
        .I1(i_0_reg_93_reg[0]),
        .I2(i_0_reg_93_reg[2]),
        .I3(i_0_reg_93_reg[3]),
        .O(i_fu_166_p2[3]));
  LUT3 #(
    .INIT(8'h08)) 
    \i_0_reg_93[4]_i_1 
       (.I0(grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(i_0_reg_930),
        .O(i_0_reg_93));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \i_0_reg_93[4]_i_2 
       (.I0(ap_CS_fsm_state2),
        .I1(i_0_reg_93_reg[0]),
        .I2(i_0_reg_93_reg[3]),
        .I3(i_0_reg_93_reg[1]),
        .I4(i_0_reg_93_reg[2]),
        .I5(i_0_reg_93_reg[4]),
        .O(i_0_reg_930));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_0_reg_93[4]_i_3 
       (.I0(i_0_reg_93_reg[2]),
        .I1(i_0_reg_93_reg[0]),
        .I2(i_0_reg_93_reg[1]),
        .I3(i_0_reg_93_reg[3]),
        .I4(i_0_reg_93_reg[4]),
        .O(i_fu_166_p2[4]));
  FDRE \i_0_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(i_0_reg_930),
        .D(i_fu_166_p2[0]),
        .Q(i_0_reg_93_reg[0]),
        .R(i_0_reg_93));
  FDRE \i_0_reg_93_reg[1] 
       (.C(ap_clk),
        .CE(i_0_reg_930),
        .D(i_fu_166_p2[1]),
        .Q(i_0_reg_93_reg[1]),
        .R(i_0_reg_93));
  FDRE \i_0_reg_93_reg[2] 
       (.C(ap_clk),
        .CE(i_0_reg_930),
        .D(i_fu_166_p2[2]),
        .Q(i_0_reg_93_reg[2]),
        .R(i_0_reg_93));
  FDRE \i_0_reg_93_reg[3] 
       (.C(ap_clk),
        .CE(i_0_reg_930),
        .D(i_fu_166_p2[3]),
        .Q(i_0_reg_93_reg[3]),
        .R(i_0_reg_93));
  FDRE \i_0_reg_93_reg[4] 
       (.C(ap_clk),
        .CE(i_0_reg_930),
        .D(i_fu_166_p2[4]),
        .Q(i_0_reg_93_reg[4]),
        .R(i_0_reg_93));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h00008A88)) 
    \i_1_reg_409[9]_i_1 
       (.I0(Q[4]),
        .I1(grp_pointwise_conv2d_fix_4_fu_556_ap_ready),
        .I2(grp_pointwise_conv2d_fix_4_fu_556_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(Q[6]),
        .O(SR));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA2AAA)) 
    \in_d_0_reg_138[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(out_w_0_reg_115[4]),
        .I2(out_w_0_reg_115[2]),
        .I3(out_w_0_reg_115[3]),
        .I4(out_w_0_reg_115[0]),
        .I5(out_w_0_reg_115[1]),
        .O(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \in_d_0_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(in_d_reg_394[0]),
        .Q(in_d_0_reg_138[0]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \in_d_0_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(in_d_reg_394[1]),
        .Q(in_d_0_reg_138[1]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \in_d_0_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(in_d_reg_394[2]),
        .Q(in_d_0_reg_138[2]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \in_d_0_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(in_d_reg_394[3]),
        .Q(in_d_0_reg_138[3]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \in_d_0_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(in_d_reg_394[4]),
        .Q(in_d_0_reg_138[4]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \in_d_reg_394[0]_i_1 
       (.I0(in_d_0_reg_138[0]),
        .O(in_d_fu_249_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \in_d_reg_394[1]_i_1 
       (.I0(in_d_0_reg_138[0]),
        .I1(in_d_0_reg_138[1]),
        .O(in_d_fu_249_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \in_d_reg_394[2]_i_1 
       (.I0(in_d_0_reg_138[0]),
        .I1(in_d_0_reg_138[1]),
        .I2(in_d_0_reg_138[2]),
        .O(in_d_fu_249_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \in_d_reg_394[3]_i_1 
       (.I0(in_d_0_reg_138[1]),
        .I1(in_d_0_reg_138[0]),
        .I2(in_d_0_reg_138[2]),
        .I3(in_d_0_reg_138[3]),
        .O(in_d_fu_249_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \in_d_reg_394[4]_i_1 
       (.I0(in_d_0_reg_138[2]),
        .I1(in_d_0_reg_138[0]),
        .I2(in_d_0_reg_138[1]),
        .I3(in_d_0_reg_138[3]),
        .I4(in_d_0_reg_138[4]),
        .O(in_d_fu_249_p2[4]));
  FDRE \in_d_reg_394_reg[0] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_fu_249_p2[0]),
        .Q(in_d_reg_394[0]),
        .R(1'b0));
  FDRE \in_d_reg_394_reg[1] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_fu_249_p2[1]),
        .Q(in_d_reg_394[1]),
        .R(1'b0));
  FDRE \in_d_reg_394_reg[2] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_fu_249_p2[2]),
        .Q(in_d_reg_394[2]),
        .R(1'b0));
  FDRE \in_d_reg_394_reg[3] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_fu_249_p2[3]),
        .Q(in_d_reg_394[3]),
        .R(1'b0));
  FDRE \in_d_reg_394_reg[4] 
       (.C(ap_clk),
        .CE(output_r_ce0),
        .D(in_d_fu_249_p2[4]),
        .Q(in_d_reg_394[4]),
        .R(1'b0));
  design_1_network_0_0_network_mul_mul_16s_15s_31_1_1 network_mul_mul_16s_15s_31_1_1_U69
       (.O({network_mul_mul_16s_15s_31_1_1_U69_n_5,network_mul_mul_16s_15s_31_1_1_U69_n_6,network_mul_mul_16s_15s_31_1_1_U69_n_7,network_mul_mul_16s_15s_31_1_1_U69_n_8}),
        .Q({ap_CS_fsm_state7,ap_CS_fsm_state6,output_r_ce0}),
        .ap_clk(ap_clk),
        .buffer_0_reg_126_reg({buffer_0_reg_126_reg[23],buffer_0_reg_126_reg[15:0]}),
        .\buffer_0_reg_126_reg[19] (\buffer_0_reg_126_reg_n_5_[16] ),
        .\buffer_0_reg_126_reg[19]_0 (\buffer_0_reg_126_reg_n_5_[17] ),
        .\buffer_0_reg_126_reg[19]_1 (\buffer_0_reg_126_reg_n_5_[18] ),
        .\buffer_0_reg_126_reg[19]_2 (\buffer_0_reg_126_reg_n_5_[19] ),
        .\buffer_0_reg_126_reg[23] (\buffer_0_reg_126_reg_n_5_[20] ),
        .\buffer_0_reg_126_reg[23]_0 (\buffer_0_reg_126_reg_n_5_[21] ),
        .\buffer_0_reg_126_reg[23]_1 (\buffer_0_reg_126_reg_n_5_[22] ),
        .p({network_mul_mul_16s_15s_31_1_1_U69_n_9,network_mul_mul_16s_15s_31_1_1_U69_n_10,network_mul_mul_16s_15s_31_1_1_U69_n_11,network_mul_mul_16s_15s_31_1_1_U69_n_12}),
        .p_0({network_mul_mul_16s_15s_31_1_1_U69_n_13,network_mul_mul_16s_15s_31_1_1_U69_n_14,network_mul_mul_16s_15s_31_1_1_U69_n_15,network_mul_mul_16s_15s_31_1_1_U69_n_16}),
        .p_1({network_mul_mul_16s_15s_31_1_1_U69_n_17,network_mul_mul_16s_15s_31_1_1_U69_n_18,network_mul_mul_16s_15s_31_1_1_U69_n_19,network_mul_mul_16s_15s_31_1_1_U69_n_20}),
        .p_2({network_mul_mul_16s_15s_31_1_1_U69_n_21,network_mul_mul_16s_15s_31_1_1_U69_n_22,network_mul_mul_16s_15s_31_1_1_U69_n_23,network_mul_mul_16s_15s_31_1_1_U69_n_24}),
        .p_3({network_mul_mul_16s_15s_31_1_1_U69_n_25,network_mul_mul_16s_15s_31_1_1_U69_n_26,network_mul_mul_16s_15s_31_1_1_U69_n_27,network_mul_mul_16s_15s_31_1_1_U69_n_28}),
        .p_4(in_d_0_reg_138[3:0]),
        .q0(q0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \out_h_0_reg_104[4]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(i_0_reg_93_reg[0]),
        .I2(i_0_reg_93_reg[3]),
        .I3(i_0_reg_93_reg[1]),
        .I4(i_0_reg_93_reg[2]),
        .I5(i_0_reg_93_reg[4]),
        .O(ap_NS_fsm10_out));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \out_h_0_reg_104[4]_i_2__0 
       (.I0(out_w_0_reg_115[4]),
        .I1(out_w_0_reg_115[2]),
        .I2(out_w_0_reg_115[3]),
        .I3(out_w_0_reg_115[0]),
        .I4(out_w_0_reg_115[1]),
        .I5(ap_CS_fsm_state4),
        .O(ap_NS_fsm1));
  FDRE \out_h_0_reg_104_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_reg_363[0]),
        .Q(zext_ln37_1_fu_192_p1[5]),
        .R(ap_NS_fsm10_out));
  FDRE \out_h_0_reg_104_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_reg_363[1]),
        .Q(zext_ln37_1_fu_192_p1[6]),
        .R(ap_NS_fsm10_out));
  FDRE \out_h_0_reg_104_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_reg_363[2]),
        .Q(zext_ln37_1_fu_192_p1[7]),
        .R(ap_NS_fsm10_out));
  FDRE \out_h_0_reg_104_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_reg_363[3]),
        .Q(zext_ln37_1_fu_192_p1[8]),
        .R(ap_NS_fsm10_out));
  FDRE \out_h_0_reg_104_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_reg_363[4]),
        .Q(zext_ln37_1_fu_192_p1[9]),
        .R(ap_NS_fsm10_out));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_363[0]_i_1 
       (.I0(zext_ln37_1_fu_192_p1[5]),
        .O(\out_h_reg_363[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_reg_363[1]_i_1 
       (.I0(zext_ln37_1_fu_192_p1[5]),
        .I1(zext_ln37_1_fu_192_p1[6]),
        .O(out_h_fu_178_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_reg_363[2]_i_1 
       (.I0(zext_ln37_1_fu_192_p1[5]),
        .I1(zext_ln37_1_fu_192_p1[6]),
        .I2(zext_ln37_1_fu_192_p1[7]),
        .O(out_h_fu_178_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_reg_363[3]_i_1 
       (.I0(zext_ln37_1_fu_192_p1[6]),
        .I1(zext_ln37_1_fu_192_p1[5]),
        .I2(zext_ln37_1_fu_192_p1[7]),
        .I3(zext_ln37_1_fu_192_p1[8]),
        .O(out_h_fu_178_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_h_reg_363[4]_i_1 
       (.I0(zext_ln37_1_fu_192_p1[7]),
        .I1(zext_ln37_1_fu_192_p1[5]),
        .I2(zext_ln37_1_fu_192_p1[6]),
        .I3(zext_ln37_1_fu_192_p1[8]),
        .I4(zext_ln37_1_fu_192_p1[9]),
        .O(out_h_fu_178_p2[4]));
  FDRE \out_h_reg_363_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\out_h_reg_363[0]_i_1_n_5 ),
        .Q(out_h_reg_363[0]),
        .R(1'b0));
  FDRE \out_h_reg_363_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_fu_178_p2[1]),
        .Q(out_h_reg_363[1]),
        .R(1'b0));
  FDRE \out_h_reg_363_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_fu_178_p2[2]),
        .Q(out_h_reg_363[2]),
        .R(1'b0));
  FDRE \out_h_reg_363_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_fu_178_p2[3]),
        .Q(out_h_reg_363[3]),
        .R(1'b0));
  FDRE \out_h_reg_363_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_fu_178_p2[4]),
        .Q(out_h_reg_363[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA2AAA)) 
    \out_w_0_reg_115[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(zext_ln37_1_fu_192_p1[9]),
        .I2(zext_ln37_1_fu_192_p1[7]),
        .I3(zext_ln37_1_fu_192_p1[8]),
        .I4(zext_ln37_1_fu_192_p1[5]),
        .I5(zext_ln37_1_fu_192_p1[6]),
        .O(out_w_0_reg_1150));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \out_w_0_reg_115[4]_i_2 
       (.I0(in_d_0_reg_138[1]),
        .I1(in_d_0_reg_138[0]),
        .I2(in_d_0_reg_138[4]),
        .I3(in_d_0_reg_138[2]),
        .I4(in_d_0_reg_138[3]),
        .I5(output_r_ce0),
        .O(grp_pointwise_conv2d_fix_4_fu_556_output_r_we0));
  FDRE \out_w_0_reg_115_reg[0] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_4_fu_556_output_r_we0),
        .D(out_w_reg_376[0]),
        .Q(out_w_0_reg_115[0]),
        .R(out_w_0_reg_1150));
  FDRE \out_w_0_reg_115_reg[1] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_4_fu_556_output_r_we0),
        .D(out_w_reg_376[1]),
        .Q(out_w_0_reg_115[1]),
        .R(out_w_0_reg_1150));
  FDRE \out_w_0_reg_115_reg[2] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_4_fu_556_output_r_we0),
        .D(out_w_reg_376[2]),
        .Q(out_w_0_reg_115[2]),
        .R(out_w_0_reg_1150));
  FDRE \out_w_0_reg_115_reg[3] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_4_fu_556_output_r_we0),
        .D(out_w_reg_376[3]),
        .Q(out_w_0_reg_115[3]),
        .R(out_w_0_reg_1150));
  FDRE \out_w_0_reg_115_reg[4] 
       (.C(ap_clk),
        .CE(grp_pointwise_conv2d_fix_4_fu_556_output_r_we0),
        .D(out_w_reg_376[4]),
        .Q(out_w_0_reg_115[4]),
        .R(out_w_0_reg_1150));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_376[0]_i_1 
       (.I0(out_w_0_reg_115[0]),
        .O(out_w_fu_220_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_376[1]_i_1 
       (.I0(out_w_0_reg_115[0]),
        .I1(out_w_0_reg_115[1]),
        .O(out_w_fu_220_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_376[2]_i_1 
       (.I0(out_w_0_reg_115[0]),
        .I1(out_w_0_reg_115[1]),
        .I2(out_w_0_reg_115[2]),
        .O(out_w_fu_220_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_376[3]_i_1 
       (.I0(out_w_0_reg_115[1]),
        .I1(out_w_0_reg_115[0]),
        .I2(out_w_0_reg_115[2]),
        .I3(out_w_0_reg_115[3]),
        .O(out_w_fu_220_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_w_reg_376[4]_i_1 
       (.I0(out_w_0_reg_115[2]),
        .I1(out_w_0_reg_115[0]),
        .I2(out_w_0_reg_115[1]),
        .I3(out_w_0_reg_115[3]),
        .I4(out_w_0_reg_115[4]),
        .O(out_w_fu_220_p2[4]));
  FDRE \out_w_reg_376_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_w_fu_220_p2[0]),
        .Q(out_w_reg_376[0]),
        .R(1'b0));
  FDRE \out_w_reg_376_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_w_fu_220_p2[1]),
        .Q(out_w_reg_376[1]),
        .R(1'b0));
  FDRE \out_w_reg_376_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_w_fu_220_p2[2]),
        .Q(out_w_reg_376[2]),
        .R(1'b0));
  FDRE \out_w_reg_376_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_w_fu_220_p2[3]),
        .Q(out_w_reg_376[3]),
        .R(1'b0));
  FDRE \out_w_reg_376_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(out_w_fu_220_p2[4]),
        .Q(out_w_reg_376[4]),
        .R(1'b0));
  FDRE \phi_mul_reg_149_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln37_2_reg_399[10]),
        .Q(phi_mul_reg_149[10]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_149_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln37_2_reg_399[11]),
        .Q(phi_mul_reg_149[11]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_149_reg[12] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln37_2_reg_399[12]),
        .Q(phi_mul_reg_149[12]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_149_reg[13] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln37_2_reg_399[13]),
        .Q(phi_mul_reg_149[13]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln37_2_reg_399[3]),
        .Q(phi_mul_reg_149[3]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln37_2_reg_399[4]),
        .Q(phi_mul_reg_149[4]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_149_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln37_2_reg_399[5]),
        .Q(phi_mul_reg_149[5]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_149_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln37_2_reg_399[6]),
        .Q(phi_mul_reg_149[6]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_149_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln37_2_reg_399[7]),
        .Q(phi_mul_reg_149[7]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_149_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln37_2_reg_399[8]),
        .Q(phi_mul_reg_149[8]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  FDRE \phi_mul_reg_149_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(add_ln37_2_reg_399[9]),
        .Q(phi_mul_reg_149[9]),
        .R(\in_d_0_reg_138[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_100__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(output_r_address0[1]),
        .I4(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[2]),
        .I5(grp_depthwise_conv2d_fix_fu_548_input_r_address0[1]),
        .O(\ap_CS_fsm_reg[5]_2 ));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_103
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(output_r_address0[0]),
        .I4(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[1]),
        .I5(grp_depthwise_conv2d_fix_fu_548_input_r_address0[0]),
        .O(\ap_CS_fsm_reg[5]_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_117__0
       (.I0(phi_mul_reg_149[12]),
        .I1(phi_mul_reg_149[13]),
        .O(ram_reg_0_i_117__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    ram_reg_0_i_118__0
       (.I0(phi_mul_reg_149[11]),
        .I1(phi_mul_reg_149[12]),
        .O(ram_reg_0_i_118__0_n_5));
  CARRY4 ram_reg_0_i_120__0
       (.CI(ram_reg_0_i_138__0_n_5),
        .CO({ram_reg_0_i_120__0_n_5,ram_reg_0_i_120__0_n_6,ram_reg_0_i_120__0_n_7,ram_reg_0_i_120__0_n_8}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_149[7:4]),
        .O(\phi_mul_reg_149_reg[11]_0 [6:3]),
        .S({ram_reg_0_i_156__0_n_5,ram_reg_0_i_157__0_n_5,ram_reg_0_i_158__0_n_5,ram_reg_0_i_159__0_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_121
       (.I0(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[13]),
        .O(ram_reg_0_i_121_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_122__0
       (.I0(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[13]),
        .I1(phi_mul_reg_149[11]),
        .O(ram_reg_0_i_122__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_123__0
       (.I0(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[13]),
        .I1(phi_mul_reg_149[10]),
        .O(ram_reg_0_i_123__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_124__0
       (.I0(phi_mul_reg_149[9]),
        .I1(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[9]),
        .O(ram_reg_0_i_124__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_125__0
       (.I0(phi_mul_reg_149[8]),
        .I1(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[8]),
        .O(ram_reg_0_i_125__0_n_5));
  CARRY4 ram_reg_0_i_138__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_138__0_n_5,ram_reg_0_i_138__0_n_6,ram_reg_0_i_138__0_n_7,ram_reg_0_i_138__0_n_8}),
        .CYINIT(1'b0),
        .DI({phi_mul_reg_149[3],1'b0,1'b0,1'b0}),
        .O({\phi_mul_reg_149_reg[11]_0 [2],grp_pointwise_conv2d_fix_4_fu_556_input_r_address0,\phi_mul_reg_149_reg[11]_0 [1:0]}),
        .S({ram_reg_0_i_187__0_n_5,ram_reg_0_i_188__0_n_5,ram_reg_0_i_189__0_n_5,ram_reg_0_i_190__0_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_156__0
       (.I0(phi_mul_reg_149[7]),
        .I1(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[7]),
        .O(ram_reg_0_i_156__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_157__0
       (.I0(phi_mul_reg_149[6]),
        .I1(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[6]),
        .O(ram_reg_0_i_157__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_158__0
       (.I0(phi_mul_reg_149[5]),
        .I1(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[5]),
        .O(ram_reg_0_i_158__0_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_159__0
       (.I0(phi_mul_reg_149[4]),
        .I1(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[4]),
        .O(ram_reg_0_i_159__0_n_5));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    ram_reg_0_i_16
       (.I0(trunc_ln42_fu_299_p1[1]),
        .I1(CO),
        .I2(Q[1]),
        .I3(ram_reg_0_i_56_n_5),
        .I4(ram_reg_0_10),
        .O(d0[1]));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    ram_reg_0_i_17
       (.I0(trunc_ln42_fu_299_p1[0]),
        .I1(CO),
        .I2(Q[1]),
        .I3(ram_reg_0_i_58_n_5),
        .I4(ram_reg_0_11),
        .O(d0[0]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    ram_reg_0_i_18
       (.I0(ram_reg_0_i_60_n_5),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ram_reg_2_1),
        .O(WEA[0]));
  LUT2 #(
    .INIT(4'h6)) 
    ram_reg_0_i_187__0
       (.I0(phi_mul_reg_149[3]),
        .I1(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[3]),
        .O(ram_reg_0_i_187__0_n_5));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_188__0
       (.I0(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[2]),
        .O(ram_reg_0_i_188__0_n_5));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_189__0
       (.I0(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[1]),
        .O(ram_reg_0_i_189__0_n_5));
  LUT1 #(
    .INIT(2'h2)) 
    ram_reg_0_i_190__0
       (.I0(\add_ln37_reg_381_reg[0]_0 ),
        .O(ram_reg_0_i_190__0_n_5));
  LUT6 #(
    .INIT(64'hFF000000FEFEFEFE)) 
    ram_reg_0_i_2
       (.I0(ram_reg_0_i_22__0_n_5),
        .I1(ram_reg_0_8),
        .I2(ram_reg_0_9),
        .I3(ram_reg_0[2]),
        .I4(ram_reg_0_7),
        .I5(ram_reg_0_4),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFFFF8888F8888888)) 
    ram_reg_0_i_22__0
       (.I0(\add_ln37_reg_381_reg[10]_0 ),
        .I1(ram_reg_0_0),
        .I2(ram_reg_0_12),
        .I3(ram_reg_0_13),
        .I4(ram_reg_0_3),
        .I5(ram_reg_0_14),
        .O(ram_reg_0_i_22__0_n_5));
  LUT6 #(
    .INIT(64'hF0F0F0F0FFF8F8F8)) 
    ram_reg_0_i_28
       (.I0(ram_reg_0_0),
        .I1(\add_ln37_reg_381_reg[10]_0 ),
        .I2(ram_reg_0_1),
        .I3(ram_reg_0_2),
        .I4(ram_reg_0_3),
        .I5(ram_reg_0_4),
        .O(ram_reg_0_i_28_n_5));
  LUT6 #(
    .INIT(64'hFF000000FEFEFEFE)) 
    ram_reg_0_i_3
       (.I0(ram_reg_0_i_22__0_n_5),
        .I1(ram_reg_0_5),
        .I2(ram_reg_0_6),
        .I3(ram_reg_0[1]),
        .I4(ram_reg_0_7),
        .I5(ram_reg_0_4),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hAAFEAABAAAEEAAAA)) 
    ram_reg_0_i_4
       (.I0(ram_reg_0_i_28_n_5),
        .I1(Q[1]),
        .I2(MemBank_A_address01),
        .I3(Q[5]),
        .I4(ram_reg_0[0]),
        .I5(input_r_address0),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h222200F022220000)) 
    ram_reg_0_i_56
       (.I0(buffer_0_reg_126_reg[1]),
        .I1(buffer_0_reg_126_reg[23]),
        .I2(buffer_0_reg_184_reg[1]),
        .I3(buffer_0_reg_184_reg[16]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(ram_reg_0_i_56_n_5));
  LUT6 #(
    .INIT(64'h222200F022220000)) 
    ram_reg_0_i_58
       (.I0(buffer_0_reg_126_reg[0]),
        .I1(buffer_0_reg_126_reg[23]),
        .I2(buffer_0_reg_184_reg[0]),
        .I3(buffer_0_reg_184_reg[16]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(ram_reg_0_i_58_n_5));
  LUT6 #(
    .INIT(64'hFFFFD8880000D888)) 
    ram_reg_0_i_60
       (.I0(Q[4]),
        .I1(grp_pointwise_conv2d_fix_4_fu_556_output_r_we0),
        .I2(grp_pointwise_conv2d_fix_2_fu_538_output_r_we0),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(ram_reg_7_1),
        .O(ram_reg_0_i_60_n_5));
  LUT6 #(
    .INIT(64'hCCAACCAACCF0CC00)) 
    ram_reg_0_i_64__0
       (.I0(grp_depthwise_conv2d_fix_fu_548_input_r_address0[9]),
        .I1(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[13]),
        .I2(output_r_address0[8]),
        .I3(Q[4]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\add_ln37_reg_381_reg[10]_0 ));
  CARRY4 ram_reg_0_i_68
       (.CI(ram_reg_0_i_72_n_5),
        .CO({NLW_ram_reg_0_i_68_CO_UNCONNECTED[3:1],ram_reg_0_i_68_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul_reg_149[11]}),
        .O({NLW_ram_reg_0_i_68_O_UNCONNECTED[3:2],\phi_mul_reg_149_reg[11]_0 [12:11]}),
        .S({1'b0,1'b0,ram_reg_0_i_117__0_n_5,ram_reg_0_i_118__0_n_5}));
  CARRY4 ram_reg_0_i_72
       (.CI(ram_reg_0_i_120__0_n_5),
        .CO({ram_reg_0_i_72_n_5,ram_reg_0_i_72_n_6,ram_reg_0_i_72_n_7,ram_reg_0_i_72_n_8}),
        .CYINIT(1'b0),
        .DI({ram_reg_0_i_121_n_5,grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[13],phi_mul_reg_149[9:8]}),
        .O(\phi_mul_reg_149_reg[11]_0 [10:7]),
        .S({ram_reg_0_i_122__0_n_5,ram_reg_0_i_123__0_n_5,ram_reg_0_i_124__0_n_5,ram_reg_0_i_125__0_n_5}));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_78
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(output_r_address0[8]),
        .I4(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[9]),
        .I5(grp_depthwise_conv2d_fix_fu_548_input_r_address0[8]),
        .O(\ap_CS_fsm_reg[5]_9 ));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_82
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(output_r_address0[7]),
        .I4(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[8]),
        .I5(grp_depthwise_conv2d_fix_fu_548_input_r_address0[7]),
        .O(\ap_CS_fsm_reg[5]_8 ));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_85
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(output_r_address0[6]),
        .I4(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[7]),
        .I5(grp_depthwise_conv2d_fix_fu_548_input_r_address0[6]),
        .O(\ap_CS_fsm_reg[5]_7 ));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_88
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(output_r_address0[5]),
        .I4(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[6]),
        .I5(grp_depthwise_conv2d_fix_fu_548_input_r_address0[5]),
        .O(\ap_CS_fsm_reg[5]_6 ));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_91
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(output_r_address0[4]),
        .I4(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[5]),
        .I5(grp_depthwise_conv2d_fix_fu_548_input_r_address0[4]),
        .O(\ap_CS_fsm_reg[5]_5 ));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_94
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(output_r_address0[3]),
        .I4(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[4]),
        .I5(grp_depthwise_conv2d_fix_fu_548_input_r_address0[3]),
        .O(\ap_CS_fsm_reg[5]_4 ));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_97
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(output_r_address0[2]),
        .I4(grp_pointwise_conv2d_fix_4_fu_556_output_r_address0[3]),
        .I5(grp_depthwise_conv2d_fix_fu_548_input_r_address0[2]),
        .O(\ap_CS_fsm_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h0004F0F40A0EFAFE)) 
    ram_reg_0_i_99__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(ram_reg_0_i_48__0),
        .I4(grp_pointwise_conv2d_fix_4_fu_556_input_r_address0),
        .I5(ram_reg_0_i_48__0_0),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    ram_reg_1_i_1
       (.I0(trunc_ln42_fu_299_p1[3]),
        .I1(CO),
        .I2(Q[1]),
        .I3(ram_reg_1_i_3_n_5),
        .I4(ram_reg_1),
        .O(d0[3]));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    ram_reg_1_i_2
       (.I0(trunc_ln42_fu_299_p1[2]),
        .I1(CO),
        .I2(Q[1]),
        .I3(ram_reg_1_i_5_n_5),
        .I4(ram_reg_1_0),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'h222200F022220000)) 
    ram_reg_1_i_3
       (.I0(buffer_0_reg_126_reg[3]),
        .I1(buffer_0_reg_126_reg[23]),
        .I2(buffer_0_reg_184_reg[3]),
        .I3(buffer_0_reg_184_reg[16]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(ram_reg_1_i_3_n_5));
  LUT6 #(
    .INIT(64'h222200F022220000)) 
    ram_reg_1_i_5
       (.I0(buffer_0_reg_126_reg[2]),
        .I1(buffer_0_reg_126_reg[23]),
        .I2(buffer_0_reg_184_reg[2]),
        .I3(buffer_0_reg_184_reg[16]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(ram_reg_1_i_5_n_5));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    ram_reg_2_i_1
       (.I0(trunc_ln42_fu_299_p1[5]),
        .I1(CO),
        .I2(Q[1]),
        .I3(ram_reg_2_i_5_n_5),
        .I4(ram_reg_2),
        .O(d0[5]));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    ram_reg_2_i_2
       (.I0(trunc_ln42_fu_299_p1[4]),
        .I1(CO),
        .I2(Q[1]),
        .I3(ram_reg_2_i_7_n_5),
        .I4(ram_reg_2_0),
        .O(d0[4]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    ram_reg_2_i_3
       (.I0(ram_reg_0_i_60_n_5),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ram_reg_2_1),
        .O(WEA[1]));
  LUT6 #(
    .INIT(64'h222200F022220000)) 
    ram_reg_2_i_5
       (.I0(buffer_0_reg_126_reg[5]),
        .I1(buffer_0_reg_126_reg[23]),
        .I2(buffer_0_reg_184_reg[5]),
        .I3(buffer_0_reg_184_reg[16]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(ram_reg_2_i_5_n_5));
  LUT6 #(
    .INIT(64'h222200F022220000)) 
    ram_reg_2_i_7
       (.I0(buffer_0_reg_126_reg[4]),
        .I1(buffer_0_reg_126_reg[23]),
        .I2(buffer_0_reg_184_reg[4]),
        .I3(buffer_0_reg_184_reg[16]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(ram_reg_2_i_7_n_5));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    ram_reg_3_i_1
       (.I0(trunc_ln42_fu_299_p1[7]),
        .I1(CO),
        .I2(Q[1]),
        .I3(ram_reg_3_i_3_n_5),
        .I4(ram_reg_3),
        .O(d0[7]));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    ram_reg_3_i_2
       (.I0(trunc_ln42_fu_299_p1[6]),
        .I1(CO),
        .I2(Q[1]),
        .I3(ram_reg_3_i_5_n_5),
        .I4(ram_reg_3_0),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'h222200F022220000)) 
    ram_reg_3_i_3
       (.I0(buffer_0_reg_126_reg[7]),
        .I1(buffer_0_reg_126_reg[23]),
        .I2(buffer_0_reg_184_reg[7]),
        .I3(buffer_0_reg_184_reg[16]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(ram_reg_3_i_3_n_5));
  LUT6 #(
    .INIT(64'h222200F022220000)) 
    ram_reg_3_i_5
       (.I0(buffer_0_reg_126_reg[6]),
        .I1(buffer_0_reg_126_reg[23]),
        .I2(buffer_0_reg_184_reg[6]),
        .I3(buffer_0_reg_184_reg[16]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(ram_reg_3_i_5_n_5));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    ram_reg_4_i_1
       (.I0(trunc_ln42_fu_299_p1[9]),
        .I1(CO),
        .I2(Q[1]),
        .I3(ram_reg_4_i_4_n_5),
        .I4(ram_reg_4),
        .O(d0[9]));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    ram_reg_4_i_2
       (.I0(trunc_ln42_fu_299_p1[8]),
        .I1(CO),
        .I2(Q[1]),
        .I3(ram_reg_4_i_6_n_5),
        .I4(ram_reg_4_0),
        .O(d0[8]));
  LUT6 #(
    .INIT(64'h222200F022220000)) 
    ram_reg_4_i_4
       (.I0(buffer_0_reg_126_reg[9]),
        .I1(buffer_0_reg_126_reg[23]),
        .I2(buffer_0_reg_184_reg[9]),
        .I3(buffer_0_reg_184_reg[16]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(ram_reg_4_i_4_n_5));
  LUT6 #(
    .INIT(64'h222200F022220000)) 
    ram_reg_4_i_6
       (.I0(buffer_0_reg_126_reg[8]),
        .I1(buffer_0_reg_126_reg[23]),
        .I2(buffer_0_reg_184_reg[8]),
        .I3(buffer_0_reg_184_reg[16]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(ram_reg_4_i_6_n_5));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    ram_reg_5_i_1
       (.I0(trunc_ln42_fu_299_p1[11]),
        .I1(CO),
        .I2(Q[1]),
        .I3(ram_reg_5_i_4_n_5),
        .I4(ram_reg_5),
        .O(d0[11]));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    ram_reg_5_i_2
       (.I0(trunc_ln42_fu_299_p1[10]),
        .I1(CO),
        .I2(Q[1]),
        .I3(ram_reg_5_i_6_n_5),
        .I4(ram_reg_5_0),
        .O(d0[10]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    ram_reg_5_i_3
       (.I0(ram_reg_0_i_60_n_5),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ram_reg_2_1),
        .O(\ap_CS_fsm_reg[39] [0]));
  LUT6 #(
    .INIT(64'h222200F022220000)) 
    ram_reg_5_i_4
       (.I0(buffer_0_reg_126_reg[11]),
        .I1(buffer_0_reg_126_reg[23]),
        .I2(buffer_0_reg_184_reg[11]),
        .I3(buffer_0_reg_184_reg[16]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(ram_reg_5_i_4_n_5));
  LUT6 #(
    .INIT(64'h222200F022220000)) 
    ram_reg_5_i_6
       (.I0(buffer_0_reg_126_reg[10]),
        .I1(buffer_0_reg_126_reg[23]),
        .I2(buffer_0_reg_184_reg[10]),
        .I3(buffer_0_reg_184_reg[16]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(ram_reg_5_i_6_n_5));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    ram_reg_6_i_1
       (.I0(trunc_ln42_fu_299_p1[13]),
        .I1(CO),
        .I2(Q[1]),
        .I3(ram_reg_6_i_4_n_5),
        .I4(ram_reg_6),
        .O(d0[13]));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    ram_reg_6_i_2
       (.I0(trunc_ln42_fu_299_p1[12]),
        .I1(CO),
        .I2(Q[1]),
        .I3(ram_reg_6_i_6_n_5),
        .I4(ram_reg_6_0),
        .O(d0[12]));
  LUT6 #(
    .INIT(64'h222200F022220000)) 
    ram_reg_6_i_4
       (.I0(buffer_0_reg_126_reg[13]),
        .I1(buffer_0_reg_126_reg[23]),
        .I2(buffer_0_reg_184_reg[13]),
        .I3(buffer_0_reg_184_reg[16]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(ram_reg_6_i_4_n_5));
  LUT6 #(
    .INIT(64'h222200F022220000)) 
    ram_reg_6_i_6
       (.I0(buffer_0_reg_126_reg[12]),
        .I1(buffer_0_reg_126_reg[23]),
        .I2(buffer_0_reg_184_reg[12]),
        .I3(buffer_0_reg_184_reg[16]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(ram_reg_6_i_6_n_5));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    ram_reg_7_i_1
       (.I0(trunc_ln42_fu_299_p1[15]),
        .I1(CO),
        .I2(Q[1]),
        .I3(ram_reg_7_i_4_n_5),
        .I4(ram_reg_7),
        .O(d0[15]));
  LUT5 #(
    .INIT(32'h8F8F8F80)) 
    ram_reg_7_i_2
       (.I0(trunc_ln42_fu_299_p1[14]),
        .I1(CO),
        .I2(Q[1]),
        .I3(ram_reg_7_i_6_n_5),
        .I4(ram_reg_7_0),
        .O(d0[14]));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    ram_reg_7_i_3
       (.I0(ram_reg_0_i_60_n_5),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ram_reg_2_1),
        .O(\ap_CS_fsm_reg[39] [1]));
  LUT6 #(
    .INIT(64'h222200F022220000)) 
    ram_reg_7_i_4
       (.I0(buffer_0_reg_126_reg[15]),
        .I1(buffer_0_reg_126_reg[23]),
        .I2(buffer_0_reg_184_reg[15]),
        .I3(buffer_0_reg_184_reg[16]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(ram_reg_7_i_4_n_5));
  LUT6 #(
    .INIT(64'h222200F022220000)) 
    ram_reg_7_i_6
       (.I0(buffer_0_reg_126_reg[14]),
        .I1(buffer_0_reg_126_reg[23]),
        .I2(buffer_0_reg_184_reg[14]),
        .I3(buffer_0_reg_184_reg[16]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(ram_reg_7_i_6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sub_ln37_reg_368[4]_i_1 
       (.I0(zext_ln37_1_fu_192_p1[5]),
        .I1(zext_ln37_1_fu_192_p1[6]),
        .I2(zext_ln37_1_fu_192_p1[7]),
        .O(\sub_ln37_reg_368[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'hF01E)) 
    \sub_ln37_reg_368[5]_i_1 
       (.I0(zext_ln37_1_fu_192_p1[7]),
        .I1(zext_ln37_1_fu_192_p1[6]),
        .I2(zext_ln37_1_fu_192_p1[8]),
        .I3(zext_ln37_1_fu_192_p1[5]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hF30C0DF2)) 
    \sub_ln37_reg_368[6]_i_1 
       (.I0(zext_ln37_1_fu_192_p1[7]),
        .I1(zext_ln37_1_fu_192_p1[5]),
        .I2(zext_ln37_1_fu_192_p1[8]),
        .I3(zext_ln37_1_fu_192_p1[9]),
        .I4(zext_ln37_1_fu_192_p1[6]),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h40F4BF0A)) 
    \sub_ln37_reg_368[7]_i_1 
       (.I0(zext_ln37_1_fu_192_p1[8]),
        .I1(zext_ln37_1_fu_192_p1[5]),
        .I2(zext_ln37_1_fu_192_p1[6]),
        .I3(zext_ln37_1_fu_192_p1[9]),
        .I4(zext_ln37_1_fu_192_p1[7]),
        .O(\sub_ln37_reg_368[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hBABA0444)) 
    \sub_ln37_reg_368[8]_i_1 
       (.I0(zext_ln37_1_fu_192_p1[7]),
        .I1(zext_ln37_1_fu_192_p1[9]),
        .I2(zext_ln37_1_fu_192_p1[6]),
        .I3(zext_ln37_1_fu_192_p1[5]),
        .I4(zext_ln37_1_fu_192_p1[8]),
        .O(\sub_ln37_reg_368[8]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hFFEA0000)) 
    \sub_ln37_reg_368[9]_i_1 
       (.I0(zext_ln37_1_fu_192_p1[8]),
        .I1(zext_ln37_1_fu_192_p1[5]),
        .I2(zext_ln37_1_fu_192_p1[6]),
        .I3(zext_ln37_1_fu_192_p1[7]),
        .I4(zext_ln37_1_fu_192_p1[9]),
        .O(\sub_ln37_reg_368[9]_i_1_n_5 ));
  FDRE \sub_ln37_reg_368_reg[2] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1150),
        .D(zext_ln37_1_fu_192_p1[5]),
        .Q(sub_ln37_reg_368[2]),
        .R(1'b0));
  FDRE \sub_ln37_reg_368_reg[3] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1150),
        .D(out_h_fu_178_p2[1]),
        .Q(sub_ln37_reg_368[3]),
        .R(1'b0));
  FDRE \sub_ln37_reg_368_reg[4] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1150),
        .D(\sub_ln37_reg_368[4]_i_1_n_5 ),
        .Q(sub_ln37_reg_368[4]),
        .R(1'b0));
  FDRE \sub_ln37_reg_368_reg[5] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1150),
        .D(p_0_in[3]),
        .Q(sub_ln37_reg_368[5]),
        .R(1'b0));
  FDRE \sub_ln37_reg_368_reg[6] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1150),
        .D(p_0_in[4]),
        .Q(sub_ln37_reg_368[6]),
        .R(1'b0));
  FDRE \sub_ln37_reg_368_reg[7] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1150),
        .D(\sub_ln37_reg_368[7]_i_1_n_5 ),
        .Q(sub_ln37_reg_368[7]),
        .R(1'b0));
  FDRE \sub_ln37_reg_368_reg[8] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1150),
        .D(\sub_ln37_reg_368[8]_i_1_n_5 ),
        .Q(sub_ln37_reg_368[8]),
        .R(1'b0));
  FDRE \sub_ln37_reg_368_reg[9] 
       (.C(ap_clk),
        .CE(out_w_0_reg_1150),
        .D(\sub_ln37_reg_368[9]_i_1_n_5 ),
        .Q(sub_ln37_reg_368[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_SeparableConv2D_0_b_s" *) 
module design_1_network_0_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s
   (\q0_reg[13] ,
    Q,
    \q0_reg[0] ,
    ap_clk);
  output [13:0]\q0_reg[13] ;
  input [3:0]Q;
  input [0:0]\q0_reg[0] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [0:0]\q0_reg[0] ;
  wire [13:0]\q0_reg[13] ;

  design_1_network_0_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[13]_0 (\q0_reg[13] ));
endmodule

(* ORIG_REF_NAME = "pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom" *) 
module design_1_network_0_0_pointwise_conv2d_fix_SeparableConv2D_0_b_s_rom
   (\q0_reg[13]_0 ,
    Q,
    \q0_reg[0]_0 ,
    ap_clk);
  output [13:0]\q0_reg[13]_0 ;
  input [3:0]Q;
  input [0:0]\q0_reg[0]_0 ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [13:0]p_0_out;
  wire [0:0]\q0_reg[0]_0 ;
  wire [13:0]\q0_reg[13]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h84B6)) 
    \q0[0]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hE8DC)) 
    \q0[10]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hFD9C)) 
    \q0[11]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h6096)) 
    \q0[12]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h6094)) 
    \q0[13]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hABD7)) 
    \q0[1]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h4056)) 
    \q0[2]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h482D)) 
    \q0[3]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(p_0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hCD20)) 
    \q0[4]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(p_0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h78C7)) 
    \q0[5]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h9084)) 
    \q0[6]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h75BE)) 
    \q0[7]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'hB396)) 
    \q0[8]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'hE3D6)) 
    \q0[9]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_out[9]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[0]),
        .Q(\q0_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[10] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[10]),
        .Q(\q0_reg[13]_0 [10]),
        .R(1'b0));
  FDRE \q0_reg[11] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[11]),
        .Q(\q0_reg[13]_0 [11]),
        .R(1'b0));
  FDRE \q0_reg[12] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[12]),
        .Q(\q0_reg[13]_0 [12]),
        .R(1'b0));
  FDRE \q0_reg[13] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[13]),
        .Q(\q0_reg[13]_0 [13]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[1]),
        .Q(\q0_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[2]),
        .Q(\q0_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[3]),
        .Q(\q0_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[4]),
        .Q(\q0_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[5]),
        .Q(\q0_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[6]),
        .Q(\q0_reg[13]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[7]),
        .Q(\q0_reg[13]_0 [7]),
        .R(1'b0));
  FDRE \q0_reg[8] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[8]),
        .Q(\q0_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \q0_reg[9] 
       (.C(ap_clk),
        .CE(\q0_reg[0]_0 ),
        .D(p_0_out[9]),
        .Q(\q0_reg[13]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "up_sampling2d_fix16" *) 
module design_1_network_0_0_up_sampling2d_fix16
   (ADDRARDADDR,
    input_r_address0,
    \ap_CS_fsm_reg[1]_0 ,
    output_r_address0,
    \ap_CS_fsm_reg[1]_1 ,
    \ap_CS_fsm_reg[1]_2 ,
    \ap_CS_fsm_reg[1]_3 ,
    \ap_CS_fsm_reg[1]_4 ,
    \ap_CS_fsm_reg[1]_5 ,
    \ap_CS_fsm_reg[1]_6 ,
    \ap_CS_fsm_reg[32] ,
    \ap_CS_fsm_reg[4]_0 ,
    D,
    Q,
    MemBank_A_address01,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    i_0_reg_398_reg,
    ram_reg_0_2,
    grp_up_sampling2d_fix16_fu_564_ap_start_reg,
    \ap_CS_fsm_reg[0]_0 ,
    ap_clk);
  output [0:0]ADDRARDADDR;
  output [10:0]input_r_address0;
  output \ap_CS_fsm_reg[1]_0 ;
  output [6:0]output_r_address0;
  output \ap_CS_fsm_reg[1]_1 ;
  output \ap_CS_fsm_reg[1]_2 ;
  output \ap_CS_fsm_reg[1]_3 ;
  output \ap_CS_fsm_reg[1]_4 ;
  output \ap_CS_fsm_reg[1]_5 ;
  output \ap_CS_fsm_reg[1]_6 ;
  output \ap_CS_fsm_reg[32] ;
  output [1:0]\ap_CS_fsm_reg[4]_0 ;
  output [3:0]D;
  input [6:0]Q;
  input MemBank_A_address01;
  input ram_reg_0;
  input ram_reg_0_0;
  input [6:0]ram_reg_0_1;
  input [6:0]i_0_reg_398_reg;
  input ram_reg_0_2;
  input grp_up_sampling2d_fix16_fu_564_ap_start_reg;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input ap_clk;

  wire [7:0]A;
  wire [0:0]ADDRARDADDR;
  wire [3:0]C;
  wire [3:0]D;
  wire MemBank_A_address01;
  wire [6:0]Q;
  wire add_ln17_1_reg_3980;
  wire add_ln17_1_reg_398_reg_i_2_n_12;
  wire add_ln17_1_reg_398_reg_i_3_n_10;
  wire add_ln17_1_reg_398_reg_i_3_n_11;
  wire add_ln17_1_reg_398_reg_i_3_n_12;
  wire add_ln17_1_reg_398_reg_i_3_n_5;
  wire add_ln17_1_reg_398_reg_i_3_n_6;
  wire add_ln17_1_reg_398_reg_i_3_n_7;
  wire add_ln17_1_reg_398_reg_i_3_n_8;
  wire add_ln17_1_reg_398_reg_i_3_n_9;
  wire add_ln17_1_reg_398_reg_i_4_n_10;
  wire add_ln17_1_reg_398_reg_i_4_n_11;
  wire add_ln17_1_reg_398_reg_i_4_n_12;
  wire add_ln17_1_reg_398_reg_i_4_n_5;
  wire add_ln17_1_reg_398_reg_i_4_n_6;
  wire add_ln17_1_reg_398_reg_i_4_n_7;
  wire add_ln17_1_reg_398_reg_i_4_n_8;
  wire add_ln17_1_reg_398_reg_i_4_n_9;
  wire add_ln17_1_reg_398_reg_i_5_n_5;
  wire add_ln17_1_reg_398_reg_i_6_n_5;
  wire add_ln17_1_reg_398_reg_i_7_n_5;
  wire add_ln17_1_reg_398_reg_i_8_n_5;
  wire add_ln17_1_reg_398_reg_i_9_n_5;
  wire add_ln17_fu_291_p2_i_3_n_6;
  wire add_ln17_fu_291_p2_i_3_n_7;
  wire add_ln17_fu_291_p2_i_3_n_8;
  wire add_ln17_fu_291_p2_i_4_n_5;
  wire add_ln17_fu_291_p2_i_4_n_6;
  wire add_ln17_fu_291_p2_i_4_n_7;
  wire add_ln17_fu_291_p2_i_4_n_8;
  wire add_ln17_fu_291_p2_i_5_n_5;
  wire add_ln17_fu_291_p2_i_6_n_5;
  wire add_ln17_fu_291_p2_i_7_n_5;
  wire add_ln17_fu_291_p2_i_8_n_5;
  wire \ap_CS_fsm[3]_i_2__1_n_5 ;
  wire \ap_CS_fsm[4]_i_1__10_n_5 ;
  wire \ap_CS_fsm[4]_i_2__0_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[1]_2 ;
  wire \ap_CS_fsm_reg[1]_3 ;
  wire \ap_CS_fsm_reg[1]_4 ;
  wire \ap_CS_fsm_reg[1]_5 ;
  wire \ap_CS_fsm_reg[1]_6 ;
  wire \ap_CS_fsm_reg[32] ;
  wire [1:0]\ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_NS_fsm10_out;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire [4:3]empty_12_reg_339;
  wire \empty_12_reg_339[3]_i_1_n_5 ;
  wire \empty_12_reg_339[4]_i_1_n_5 ;
  wire grp_up_sampling2d_fix16_fu_564_ap_ready;
  wire grp_up_sampling2d_fix16_fu_564_ap_start_reg;
  wire [0:0]grp_up_sampling2d_fix16_fu_564_input_height;
  wire [10:10]grp_up_sampling2d_fix16_fu_564_input_r_address0;
  wire [9:3]grp_up_sampling2d_fix16_fu_564_output_r_address0;
  wire [6:0]i_0_reg_398_reg;
  wire [10:0]input_r_address0;
  wire [8:1]next_mul5_fu_186_p2;
  wire [8:1]next_mul5_reg_349;
  wire \next_mul5_reg_349[4]_i_2_n_5 ;
  wire \next_mul5_reg_349[4]_i_3_n_5 ;
  wire \next_mul5_reg_349[4]_i_4_n_5 ;
  wire \next_mul5_reg_349[4]_i_5_n_5 ;
  wire \next_mul5_reg_349_reg[4]_i_1_n_5 ;
  wire \next_mul5_reg_349_reg[4]_i_1_n_6 ;
  wire \next_mul5_reg_349_reg[4]_i_1_n_7 ;
  wire \next_mul5_reg_349_reg[4]_i_1_n_8 ;
  wire \next_mul5_reg_349_reg[8]_i_1_n_6 ;
  wire \next_mul5_reg_349_reg[8]_i_1_n_7 ;
  wire \next_mul5_reg_349_reg[8]_i_1_n_8 ;
  wire [7:0]next_mul_fu_191_p2;
  wire [7:0]next_mul_reg_354;
  wire \next_mul_reg_354[3]_i_2_n_5 ;
  wire \next_mul_reg_354[3]_i_3_n_5 ;
  wire \next_mul_reg_354[3]_i_4_n_5 ;
  wire \next_mul_reg_354[3]_i_5_n_5 ;
  wire \next_mul_reg_354_reg[3]_i_1_n_5 ;
  wire \next_mul_reg_354_reg[3]_i_1_n_6 ;
  wire \next_mul_reg_354_reg[3]_i_1_n_7 ;
  wire \next_mul_reg_354_reg[3]_i_1_n_8 ;
  wire \next_mul_reg_354_reg[7]_i_1_n_6 ;
  wire \next_mul_reg_354_reg[7]_i_1_n_7 ;
  wire \next_mul_reg_354_reg[7]_i_1_n_8 ;
  wire out_d_0_reg_101;
  wire \out_d_0_reg_101_reg_n_5_[0] ;
  wire \out_d_0_reg_101_reg_n_5_[1] ;
  wire \out_d_0_reg_101_reg_n_5_[2] ;
  wire \out_d_0_reg_101_reg_n_5_[3] ;
  wire \out_d_0_reg_101_reg_n_5_[4] ;
  wire [4:0]out_d_fu_201_p2;
  wire [4:0]out_d_reg_362;
  wire out_h_0_reg_1360;
  wire \out_h_0_reg_136[4]_i_3_n_5 ;
  wire \out_h_0_reg_136_reg_n_5_[0] ;
  wire [4:0]out_h_fu_212_p2;
  wire [4:0]out_h_reg_370;
  wire [4:0]out_w_0_reg_147;
  wire out_w_0_reg_1470;
  wire [4:0]out_w_fu_271_p2;
  wire \out_w_reg_388_reg_n_5_[0] ;
  wire [6:0]output_r_address0;
  wire [8:1]phi_mul4_reg_124;
  wire [7:0]phi_mul_reg_112;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire [6:0]ram_reg_0_1;
  wire ram_reg_0_2;
  wire [3:0]zext_ln17_2_fu_228_p1;
  wire NLW_add_ln17_1_reg_398_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln17_1_reg_398_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln17_1_reg_398_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln17_1_reg_398_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln17_1_reg_398_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln17_1_reg_398_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln17_1_reg_398_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln17_1_reg_398_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln17_1_reg_398_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln17_1_reg_398_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln17_1_reg_398_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln17_1_reg_398_reg_i_2_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln17_1_reg_398_reg_i_2_O_UNCONNECTED;
  wire NLW_add_ln17_fu_291_p2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln17_fu_291_p2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln17_fu_291_p2_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln17_fu_291_p2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln17_fu_291_p2_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln17_fu_291_p2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln17_fu_291_p2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln17_fu_291_p2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln17_fu_291_p2_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_add_ln17_fu_291_p2_P_UNCONNECTED;
  wire [47:0]NLW_add_ln17_fu_291_p2_PCOUT_UNCONNECTED;
  wire [3:3]NLW_add_ln17_fu_291_p2_i_3_CO_UNCONNECTED;
  wire [0:0]\NLW_next_mul5_reg_349_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_next_mul5_reg_349_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_next_mul_reg_354_reg[7]_i_1_CO_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln17_1_reg_398_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln17_1_reg_398_reg_i_2_n_12,add_ln17_1_reg_398_reg_i_3_n_9,add_ln17_1_reg_398_reg_i_3_n_10,add_ln17_1_reg_398_reg_i_3_n_11,add_ln17_1_reg_398_reg_i_3_n_12,add_ln17_1_reg_398_reg_i_4_n_9,add_ln17_1_reg_398_reg_i_4_n_10,add_ln17_1_reg_398_reg_i_4_n_11,add_ln17_1_reg_398_reg_i_4_n_12}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln17_1_reg_398_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[5],1'b1,1'b1,grp_up_sampling2d_fix16_fu_564_input_height,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln17_1_reg_398_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C,\out_w_reg_388_reg_n_5_[0] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln17_1_reg_398_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln17_1_reg_398_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm11_out),
        .CEC(\ap_CS_fsm_reg[4]_0 [1]),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(out_w_0_reg_1470),
        .CEP(add_ln17_1_reg_3980),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln17_1_reg_398_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln17_1_reg_398_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln17_1_reg_398_reg_P_UNCONNECTED[47:14],output_r_address0[6:3],grp_up_sampling2d_fix16_fu_564_output_r_address0,output_r_address0[2:0]}),
        .PATTERNBDETECT(NLW_add_ln17_1_reg_398_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln17_1_reg_398_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln17_1_reg_398_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(out_w_0_reg_1470),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln17_1_reg_398_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h2A)) 
    add_ln17_1_reg_398_reg_i_1
       (.I0(\ap_CS_fsm_reg[4]_0 [0]),
        .I1(\ap_CS_fsm[4]_i_2__0_n_5 ),
        .I2(out_w_0_reg_147[3]),
        .O(add_ln17_1_reg_3980));
  CARRY4 add_ln17_1_reg_398_reg_i_2
       (.CI(add_ln17_1_reg_398_reg_i_3_n_5),
        .CO(NLW_add_ln17_1_reg_398_reg_i_2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln17_1_reg_398_reg_i_2_O_UNCONNECTED[3:1],add_ln17_1_reg_398_reg_i_2_n_12}),
        .S({1'b0,1'b0,1'b0,phi_mul4_reg_124[8]}));
  CARRY4 add_ln17_1_reg_398_reg_i_3
       (.CI(add_ln17_1_reg_398_reg_i_4_n_5),
        .CO({add_ln17_1_reg_398_reg_i_3_n_5,add_ln17_1_reg_398_reg_i_3_n_6,add_ln17_1_reg_398_reg_i_3_n_7,add_ln17_1_reg_398_reg_i_3_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,phi_mul4_reg_124[4]}),
        .O({add_ln17_1_reg_398_reg_i_3_n_9,add_ln17_1_reg_398_reg_i_3_n_10,add_ln17_1_reg_398_reg_i_3_n_11,add_ln17_1_reg_398_reg_i_3_n_12}),
        .S({phi_mul4_reg_124[7:5],add_ln17_1_reg_398_reg_i_5_n_5}));
  CARRY4 add_ln17_1_reg_398_reg_i_4
       (.CI(1'b0),
        .CO({add_ln17_1_reg_398_reg_i_4_n_5,add_ln17_1_reg_398_reg_i_4_n_6,add_ln17_1_reg_398_reg_i_4_n_7,add_ln17_1_reg_398_reg_i_4_n_8}),
        .CYINIT(1'b0),
        .DI({phi_mul4_reg_124[3:1],1'b0}),
        .O({add_ln17_1_reg_398_reg_i_4_n_9,add_ln17_1_reg_398_reg_i_4_n_10,add_ln17_1_reg_398_reg_i_4_n_11,add_ln17_1_reg_398_reg_i_4_n_12}),
        .S({add_ln17_1_reg_398_reg_i_6_n_5,add_ln17_1_reg_398_reg_i_7_n_5,add_ln17_1_reg_398_reg_i_8_n_5,add_ln17_1_reg_398_reg_i_9_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln17_1_reg_398_reg_i_5
       (.I0(phi_mul4_reg_124[4]),
        .I1(zext_ln17_2_fu_228_p1[3]),
        .O(add_ln17_1_reg_398_reg_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln17_1_reg_398_reg_i_6
       (.I0(phi_mul4_reg_124[3]),
        .I1(zext_ln17_2_fu_228_p1[2]),
        .O(add_ln17_1_reg_398_reg_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln17_1_reg_398_reg_i_7
       (.I0(phi_mul4_reg_124[2]),
        .I1(zext_ln17_2_fu_228_p1[1]),
        .O(add_ln17_1_reg_398_reg_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln17_1_reg_398_reg_i_8
       (.I0(phi_mul4_reg_124[1]),
        .I1(zext_ln17_2_fu_228_p1[0]),
        .O(add_ln17_1_reg_398_reg_i_8_n_5));
  LUT1 #(
    .INIT(2'h2)) 
    add_ln17_1_reg_398_reg_i_9
       (.I0(\out_h_0_reg_136_reg_n_5_[0] ),
        .O(add_ln17_1_reg_398_reg_i_9_n_5));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln17_fu_291_p2
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln17_fu_291_p2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[5],1'b1,1'b1,grp_up_sampling2d_fix16_fu_564_input_height}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln17_fu_291_p2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln17_fu_291_p2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln17_fu_291_p2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm11_out),
        .CEC(\ap_CS_fsm_reg[4]_0 [1]),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(out_w_0_reg_1470),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln17_fu_291_p2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln17_fu_291_p2_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln17_fu_291_p2_P_UNCONNECTED[47:12],input_r_address0[10],grp_up_sampling2d_fix16_fu_564_input_r_address0,input_r_address0[9:0]}),
        .PATTERNBDETECT(NLW_add_ln17_fu_291_p2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln17_fu_291_p2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln17_fu_291_p2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(out_w_0_reg_1470),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln17_fu_291_p2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln17_fu_291_p2_i_1
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_up_sampling2d_fix16_fu_564_ap_start_reg),
        .O(ap_NS_fsm11_out));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln17_fu_291_p2_i_2
       (.I0(Q[5]),
        .O(grp_up_sampling2d_fix16_fu_564_input_height));
  CARRY4 add_ln17_fu_291_p2_i_3
       (.CI(add_ln17_fu_291_p2_i_4_n_5),
        .CO({NLW_add_ln17_fu_291_p2_i_3_CO_UNCONNECTED[3],add_ln17_fu_291_p2_i_3_n_6,add_ln17_fu_291_p2_i_3_n_7,add_ln17_fu_291_p2_i_3_n_8}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(A[7:4]),
        .S(phi_mul_reg_112[7:4]));
  CARRY4 add_ln17_fu_291_p2_i_4
       (.CI(1'b0),
        .CO({add_ln17_fu_291_p2_i_4_n_5,add_ln17_fu_291_p2_i_4_n_6,add_ln17_fu_291_p2_i_4_n_7,add_ln17_fu_291_p2_i_4_n_8}),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_112[3:0]),
        .O(A[3:0]),
        .S({add_ln17_fu_291_p2_i_5_n_5,add_ln17_fu_291_p2_i_6_n_5,add_ln17_fu_291_p2_i_7_n_5,add_ln17_fu_291_p2_i_8_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln17_fu_291_p2_i_5
       (.I0(phi_mul_reg_112[3]),
        .I1(zext_ln17_2_fu_228_p1[3]),
        .O(add_ln17_fu_291_p2_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln17_fu_291_p2_i_6
       (.I0(phi_mul_reg_112[2]),
        .I1(zext_ln17_2_fu_228_p1[2]),
        .O(add_ln17_fu_291_p2_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln17_fu_291_p2_i_7
       (.I0(phi_mul_reg_112[1]),
        .I1(zext_ln17_2_fu_228_p1[1]),
        .O(add_ln17_fu_291_p2_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln17_fu_291_p2_i_8
       (.I0(phi_mul_reg_112[0]),
        .I1(zext_ln17_2_fu_228_p1[0]),
        .O(add_ln17_fu_291_p2_i_8_n_5));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(grp_up_sampling2d_fix16_fu_564_ap_start_reg),
        .I2(grp_up_sampling2d_fix16_fu_564_ap_ready),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_5 ),
        .I1(zext_ln17_2_fu_228_p1[2]),
        .I2(ap_CS_fsm_state3),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(grp_up_sampling2d_fix16_fu_564_ap_start_reg),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(grp_up_sampling2d_fix16_fu_564_ap_ready),
        .I1(grp_up_sampling2d_fix16_fu_564_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(grp_up_sampling2d_fix16_fu_564_ap_ready),
        .I1(grp_up_sampling2d_fix16_fu_564_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \ap_CS_fsm[2]_i_1__10 
       (.I0(\ap_CS_fsm[4]_i_2__0_n_5 ),
        .I1(out_w_0_reg_147[3]),
        .I2(\ap_CS_fsm_reg[4]_0 [0]),
        .I3(grp_up_sampling2d_fix16_fu_564_ap_ready),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_h_0_reg_136[4]_i_3_n_5 ),
        .I2(empty_12_reg_339[3]),
        .I3(\out_d_0_reg_101_reg_n_5_[3] ),
        .O(grp_up_sampling2d_fix16_fu_564_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hFFFF4500)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(grp_up_sampling2d_fix16_fu_564_ap_ready),
        .I1(grp_up_sampling2d_fix16_fu_564_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(grp_up_sampling2d_fix16_fu_564_ap_ready),
        .I1(grp_up_sampling2d_fix16_fu_564_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .I3(Q[5]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFF70)) 
    \ap_CS_fsm[3]_i_1__10 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_5 ),
        .I1(zext_ln17_2_fu_228_p1[2]),
        .I2(ap_CS_fsm_state3),
        .I3(\ap_CS_fsm_reg[4]_0 [1]),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0900000900000000)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(zext_ln17_2_fu_228_p1[3]),
        .I1(empty_12_reg_339[4]),
        .I2(\out_h_0_reg_136_reg_n_5_[0] ),
        .I3(zext_ln17_2_fu_228_p1[0]),
        .I4(empty_12_reg_339[3]),
        .I5(zext_ln17_2_fu_228_p1[1]),
        .O(\ap_CS_fsm[3]_i_2__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[4]_i_1__10 
       (.I0(\ap_CS_fsm[4]_i_2__0_n_5 ),
        .I1(out_w_0_reg_147[3]),
        .I2(\ap_CS_fsm_reg[4]_0 [0]),
        .O(\ap_CS_fsm[4]_i_1__10_n_5 ));
  LUT6 #(
    .INIT(64'h0900000900000000)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(out_w_0_reg_147[4]),
        .I1(empty_12_reg_339[4]),
        .I2(out_w_0_reg_147[0]),
        .I3(out_w_0_reg_147[1]),
        .I4(empty_12_reg_339[3]),
        .I5(out_w_0_reg_147[2]),
        .O(\ap_CS_fsm[4]_i_2__0_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg[4]_0 [0]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[4]_i_1__10_n_5 ),
        .Q(\ap_CS_fsm_reg[4]_0 [1]),
        .R(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \empty_12_reg_339[3]_i_1 
       (.I0(Q[5]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_up_sampling2d_fix16_fu_564_ap_start_reg),
        .I3(empty_12_reg_339[3]),
        .O(\empty_12_reg_339[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_12_reg_339[4]_i_1 
       (.I0(Q[5]),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_up_sampling2d_fix16_fu_564_ap_start_reg),
        .I3(empty_12_reg_339[4]),
        .O(\empty_12_reg_339[4]_i_1_n_5 ));
  FDRE \empty_12_reg_339_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_12_reg_339[3]_i_1_n_5 ),
        .Q(empty_12_reg_339[3]),
        .R(1'b0));
  FDRE \empty_12_reg_339_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_12_reg_339[4]_i_1_n_5 ),
        .Q(empty_12_reg_339[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEFEE)) 
    grp_up_sampling2d_fix16_fu_564_ap_start_reg_i_1
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(grp_up_sampling2d_fix16_fu_564_ap_ready),
        .I3(grp_up_sampling2d_fix16_fu_564_ap_start_reg),
        .O(\ap_CS_fsm_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul5_reg_349[1]_i_1 
       (.I0(phi_mul4_reg_124[1]),
        .I1(empty_12_reg_339[3]),
        .O(next_mul5_fu_186_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul5_reg_349[4]_i_2 
       (.I0(phi_mul4_reg_124[4]),
        .I1(empty_12_reg_339[4]),
        .O(\next_mul5_reg_349[4]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul5_reg_349[4]_i_3 
       (.I0(phi_mul4_reg_124[3]),
        .O(\next_mul5_reg_349[4]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul5_reg_349[4]_i_4 
       (.I0(phi_mul4_reg_124[2]),
        .O(\next_mul5_reg_349[4]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul5_reg_349[4]_i_5 
       (.I0(phi_mul4_reg_124[1]),
        .I1(empty_12_reg_339[3]),
        .O(\next_mul5_reg_349[4]_i_5_n_5 ));
  FDRE \next_mul5_reg_349_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_186_p2[1]),
        .Q(next_mul5_reg_349[1]),
        .R(1'b0));
  FDRE \next_mul5_reg_349_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_186_p2[2]),
        .Q(next_mul5_reg_349[2]),
        .R(1'b0));
  FDRE \next_mul5_reg_349_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_186_p2[3]),
        .Q(next_mul5_reg_349[3]),
        .R(1'b0));
  FDRE \next_mul5_reg_349_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_186_p2[4]),
        .Q(next_mul5_reg_349[4]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_349_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\next_mul5_reg_349_reg[4]_i_1_n_5 ,\next_mul5_reg_349_reg[4]_i_1_n_6 ,\next_mul5_reg_349_reg[4]_i_1_n_7 ,\next_mul5_reg_349_reg[4]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(phi_mul4_reg_124[4:1]),
        .O({next_mul5_fu_186_p2[4:2],\NLW_next_mul5_reg_349_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\next_mul5_reg_349[4]_i_2_n_5 ,\next_mul5_reg_349[4]_i_3_n_5 ,\next_mul5_reg_349[4]_i_4_n_5 ,\next_mul5_reg_349[4]_i_5_n_5 }));
  FDRE \next_mul5_reg_349_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_186_p2[5]),
        .Q(next_mul5_reg_349[5]),
        .R(1'b0));
  FDRE \next_mul5_reg_349_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_186_p2[6]),
        .Q(next_mul5_reg_349[6]),
        .R(1'b0));
  FDRE \next_mul5_reg_349_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_186_p2[7]),
        .Q(next_mul5_reg_349[7]),
        .R(1'b0));
  FDRE \next_mul5_reg_349_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul5_fu_186_p2[8]),
        .Q(next_mul5_reg_349[8]),
        .R(1'b0));
  CARRY4 \next_mul5_reg_349_reg[8]_i_1 
       (.CI(\next_mul5_reg_349_reg[4]_i_1_n_5 ),
        .CO({\NLW_next_mul5_reg_349_reg[8]_i_1_CO_UNCONNECTED [3],\next_mul5_reg_349_reg[8]_i_1_n_6 ,\next_mul5_reg_349_reg[8]_i_1_n_7 ,\next_mul5_reg_349_reg[8]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul4_reg_124[7:5]}),
        .O(next_mul5_fu_186_p2[8:5]),
        .S(phi_mul4_reg_124[8:5]));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_354[3]_i_2 
       (.I0(phi_mul_reg_112[3]),
        .I1(empty_12_reg_339[4]),
        .O(\next_mul_reg_354[3]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_354[3]_i_3 
       (.I0(phi_mul_reg_112[2]),
        .O(\next_mul_reg_354[3]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \next_mul_reg_354[3]_i_4 
       (.I0(phi_mul_reg_112[1]),
        .O(\next_mul_reg_354[3]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \next_mul_reg_354[3]_i_5 
       (.I0(phi_mul_reg_112[0]),
        .I1(empty_12_reg_339[3]),
        .O(\next_mul_reg_354[3]_i_5_n_5 ));
  FDRE \next_mul_reg_354_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_191_p2[0]),
        .Q(next_mul_reg_354[0]),
        .R(1'b0));
  FDRE \next_mul_reg_354_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_191_p2[1]),
        .Q(next_mul_reg_354[1]),
        .R(1'b0));
  FDRE \next_mul_reg_354_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_191_p2[2]),
        .Q(next_mul_reg_354[2]),
        .R(1'b0));
  FDRE \next_mul_reg_354_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_191_p2[3]),
        .Q(next_mul_reg_354[3]),
        .R(1'b0));
  CARRY4 \next_mul_reg_354_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\next_mul_reg_354_reg[3]_i_1_n_5 ,\next_mul_reg_354_reg[3]_i_1_n_6 ,\next_mul_reg_354_reg[3]_i_1_n_7 ,\next_mul_reg_354_reg[3]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI(phi_mul_reg_112[3:0]),
        .O(next_mul_fu_191_p2[3:0]),
        .S({\next_mul_reg_354[3]_i_2_n_5 ,\next_mul_reg_354[3]_i_3_n_5 ,\next_mul_reg_354[3]_i_4_n_5 ,\next_mul_reg_354[3]_i_5_n_5 }));
  FDRE \next_mul_reg_354_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_191_p2[4]),
        .Q(next_mul_reg_354[4]),
        .R(1'b0));
  FDRE \next_mul_reg_354_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_191_p2[5]),
        .Q(next_mul_reg_354[5]),
        .R(1'b0));
  FDRE \next_mul_reg_354_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_191_p2[6]),
        .Q(next_mul_reg_354[6]),
        .R(1'b0));
  FDRE \next_mul_reg_354_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(next_mul_fu_191_p2[7]),
        .Q(next_mul_reg_354[7]),
        .R(1'b0));
  CARRY4 \next_mul_reg_354_reg[7]_i_1 
       (.CI(\next_mul_reg_354_reg[3]_i_1_n_5 ),
        .CO({\NLW_next_mul_reg_354_reg[7]_i_1_CO_UNCONNECTED [3],\next_mul_reg_354_reg[7]_i_1_n_6 ,\next_mul_reg_354_reg[7]_i_1_n_7 ,\next_mul_reg_354_reg[7]_i_1_n_8 }),
        .CYINIT(1'b0),
        .DI({1'b0,phi_mul_reg_112[6:4]}),
        .O(next_mul_fu_191_p2[7:4]),
        .S(phi_mul_reg_112[7:4]));
  LUT5 #(
    .INIT(32'h7F000000)) 
    \out_d_0_reg_101[4]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_5 ),
        .I1(zext_ln17_2_fu_228_p1[2]),
        .I2(ap_CS_fsm_state3),
        .I3(grp_up_sampling2d_fix16_fu_564_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .O(out_d_0_reg_101));
  LUT3 #(
    .INIT(8'h80)) 
    \out_d_0_reg_101[4]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_5 ),
        .I1(zext_ln17_2_fu_228_p1[2]),
        .I2(ap_CS_fsm_state3),
        .O(ap_NS_fsm10_out));
  FDRE \out_d_0_reg_101_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_362[0]),
        .Q(\out_d_0_reg_101_reg_n_5_[0] ),
        .R(out_d_0_reg_101));
  FDRE \out_d_0_reg_101_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_362[1]),
        .Q(\out_d_0_reg_101_reg_n_5_[1] ),
        .R(out_d_0_reg_101));
  FDRE \out_d_0_reg_101_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_362[2]),
        .Q(\out_d_0_reg_101_reg_n_5_[2] ),
        .R(out_d_0_reg_101));
  FDRE \out_d_0_reg_101_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_362[3]),
        .Q(\out_d_0_reg_101_reg_n_5_[3] ),
        .R(out_d_0_reg_101));
  FDRE \out_d_0_reg_101_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(out_d_reg_362[4]),
        .Q(\out_d_0_reg_101_reg_n_5_[4] ),
        .R(out_d_0_reg_101));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \out_d_reg_362[0]_i_1 
       (.I0(\out_d_0_reg_101_reg_n_5_[0] ),
        .O(out_d_fu_201_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_d_reg_362[1]_i_1 
       (.I0(\out_d_0_reg_101_reg_n_5_[0] ),
        .I1(\out_d_0_reg_101_reg_n_5_[1] ),
        .O(out_d_fu_201_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_d_reg_362[2]_i_1 
       (.I0(\out_d_0_reg_101_reg_n_5_[0] ),
        .I1(\out_d_0_reg_101_reg_n_5_[1] ),
        .I2(\out_d_0_reg_101_reg_n_5_[2] ),
        .O(out_d_fu_201_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_d_reg_362[3]_i_1 
       (.I0(\out_d_0_reg_101_reg_n_5_[1] ),
        .I1(\out_d_0_reg_101_reg_n_5_[0] ),
        .I2(\out_d_0_reg_101_reg_n_5_[2] ),
        .I3(\out_d_0_reg_101_reg_n_5_[3] ),
        .O(out_d_fu_201_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_d_reg_362[4]_i_1 
       (.I0(\out_d_0_reg_101_reg_n_5_[2] ),
        .I1(\out_d_0_reg_101_reg_n_5_[0] ),
        .I2(\out_d_0_reg_101_reg_n_5_[1] ),
        .I3(\out_d_0_reg_101_reg_n_5_[3] ),
        .I4(\out_d_0_reg_101_reg_n_5_[4] ),
        .O(out_d_fu_201_p2[4]));
  FDRE \out_d_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_201_p2[0]),
        .Q(out_d_reg_362[0]),
        .R(1'b0));
  FDRE \out_d_reg_362_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_201_p2[1]),
        .Q(out_d_reg_362[1]),
        .R(1'b0));
  FDRE \out_d_reg_362_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_201_p2[2]),
        .Q(out_d_reg_362[2]),
        .R(1'b0));
  FDRE \out_d_reg_362_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_201_p2[3]),
        .Q(out_d_reg_362[3]),
        .R(1'b0));
  FDRE \out_d_reg_362_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(out_d_fu_201_p2[4]),
        .Q(out_d_reg_362[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2AA2)) 
    \out_h_0_reg_136[4]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\out_h_0_reg_136[4]_i_3_n_5 ),
        .I2(empty_12_reg_339[3]),
        .I3(\out_d_0_reg_101_reg_n_5_[3] ),
        .O(out_h_0_reg_1360));
  LUT3 #(
    .INIT(8'h80)) 
    \out_h_0_reg_136[4]_i_2 
       (.I0(\ap_CS_fsm[4]_i_2__0_n_5 ),
        .I1(out_w_0_reg_147[3]),
        .I2(\ap_CS_fsm_reg[4]_0 [0]),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h00000009)) 
    \out_h_0_reg_136[4]_i_3 
       (.I0(\out_d_0_reg_101_reg_n_5_[4] ),
        .I1(empty_12_reg_339[4]),
        .I2(\out_d_0_reg_101_reg_n_5_[0] ),
        .I3(\out_d_0_reg_101_reg_n_5_[1] ),
        .I4(\out_d_0_reg_101_reg_n_5_[2] ),
        .O(\out_h_0_reg_136[4]_i_3_n_5 ));
  FDRE \out_h_0_reg_136_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_reg_370[0]),
        .Q(\out_h_0_reg_136_reg_n_5_[0] ),
        .R(out_h_0_reg_1360));
  FDRE \out_h_0_reg_136_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_reg_370[1]),
        .Q(zext_ln17_2_fu_228_p1[0]),
        .R(out_h_0_reg_1360));
  FDRE \out_h_0_reg_136_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_reg_370[2]),
        .Q(zext_ln17_2_fu_228_p1[1]),
        .R(out_h_0_reg_1360));
  FDRE \out_h_0_reg_136_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_reg_370[3]),
        .Q(zext_ln17_2_fu_228_p1[2]),
        .R(out_h_0_reg_1360));
  FDRE \out_h_0_reg_136_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(out_h_reg_370[4]),
        .Q(zext_ln17_2_fu_228_p1[3]),
        .R(out_h_0_reg_1360));
  LUT1 #(
    .INIT(2'h1)) 
    \out_h_reg_370[0]_i_1 
       (.I0(\out_h_0_reg_136_reg_n_5_[0] ),
        .O(out_h_fu_212_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_h_reg_370[1]_i_1 
       (.I0(\out_h_0_reg_136_reg_n_5_[0] ),
        .I1(zext_ln17_2_fu_228_p1[0]),
        .O(out_h_fu_212_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_h_reg_370[2]_i_1 
       (.I0(\out_h_0_reg_136_reg_n_5_[0] ),
        .I1(zext_ln17_2_fu_228_p1[0]),
        .I2(zext_ln17_2_fu_228_p1[1]),
        .O(out_h_fu_212_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_h_reg_370[3]_i_1 
       (.I0(zext_ln17_2_fu_228_p1[0]),
        .I1(\out_h_0_reg_136_reg_n_5_[0] ),
        .I2(zext_ln17_2_fu_228_p1[1]),
        .I3(zext_ln17_2_fu_228_p1[2]),
        .O(out_h_fu_212_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_h_reg_370[4]_i_1 
       (.I0(zext_ln17_2_fu_228_p1[1]),
        .I1(\out_h_0_reg_136_reg_n_5_[0] ),
        .I2(zext_ln17_2_fu_228_p1[0]),
        .I3(zext_ln17_2_fu_228_p1[2]),
        .I4(zext_ln17_2_fu_228_p1[3]),
        .O(out_h_fu_212_p2[4]));
  FDRE \out_h_reg_370_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_fu_212_p2[0]),
        .Q(out_h_reg_370[0]),
        .R(1'b0));
  FDRE \out_h_reg_370_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_fu_212_p2[1]),
        .Q(out_h_reg_370[1]),
        .R(1'b0));
  FDRE \out_h_reg_370_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_fu_212_p2[2]),
        .Q(out_h_reg_370[2]),
        .R(1'b0));
  FDRE \out_h_reg_370_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_fu_212_p2[3]),
        .Q(out_h_reg_370[3]),
        .R(1'b0));
  FDRE \out_h_reg_370_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_h_fu_212_p2[4]),
        .Q(out_h_reg_370[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h2A)) 
    \out_w_0_reg_147[4]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__1_n_5 ),
        .I2(zext_ln17_2_fu_228_p1[2]),
        .O(out_w_0_reg_1470));
  FDRE \out_w_0_reg_147_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [1]),
        .D(\out_w_reg_388_reg_n_5_[0] ),
        .Q(out_w_0_reg_147[0]),
        .R(out_w_0_reg_1470));
  FDRE \out_w_0_reg_147_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [1]),
        .D(C[0]),
        .Q(out_w_0_reg_147[1]),
        .R(out_w_0_reg_1470));
  FDRE \out_w_0_reg_147_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [1]),
        .D(C[1]),
        .Q(out_w_0_reg_147[2]),
        .R(out_w_0_reg_1470));
  FDRE \out_w_0_reg_147_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [1]),
        .D(C[2]),
        .Q(out_w_0_reg_147[3]),
        .R(out_w_0_reg_1470));
  FDRE \out_w_0_reg_147_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [1]),
        .D(C[3]),
        .Q(out_w_0_reg_147[4]),
        .R(out_w_0_reg_1470));
  LUT1 #(
    .INIT(2'h1)) 
    \out_w_reg_388[0]_i_1 
       (.I0(out_w_0_reg_147[0]),
        .O(out_w_fu_271_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \out_w_reg_388[1]_i_1 
       (.I0(out_w_0_reg_147[0]),
        .I1(out_w_0_reg_147[1]),
        .O(out_w_fu_271_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \out_w_reg_388[2]_i_1 
       (.I0(out_w_0_reg_147[0]),
        .I1(out_w_0_reg_147[1]),
        .I2(out_w_0_reg_147[2]),
        .O(out_w_fu_271_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \out_w_reg_388[3]_i_1 
       (.I0(out_w_0_reg_147[1]),
        .I1(out_w_0_reg_147[0]),
        .I2(out_w_0_reg_147[2]),
        .I3(out_w_0_reg_147[3]),
        .O(out_w_fu_271_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \out_w_reg_388[4]_i_1 
       (.I0(out_w_0_reg_147[2]),
        .I1(out_w_0_reg_147[0]),
        .I2(out_w_0_reg_147[1]),
        .I3(out_w_0_reg_147[3]),
        .I4(out_w_0_reg_147[4]),
        .O(out_w_fu_271_p2[4]));
  FDRE \out_w_reg_388_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [0]),
        .D(out_w_fu_271_p2[0]),
        .Q(\out_w_reg_388_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \out_w_reg_388_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [0]),
        .D(out_w_fu_271_p2[1]),
        .Q(C[0]),
        .R(1'b0));
  FDRE \out_w_reg_388_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [0]),
        .D(out_w_fu_271_p2[2]),
        .Q(C[1]),
        .R(1'b0));
  FDRE \out_w_reg_388_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [0]),
        .D(out_w_fu_271_p2[3]),
        .Q(C[2]),
        .R(1'b0));
  FDRE \out_w_reg_388_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[4]_0 [0]),
        .D(out_w_fu_271_p2[4]),
        .Q(C[3]),
        .R(1'b0));
  FDRE \phi_mul4_reg_124_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul5_reg_349[1]),
        .Q(phi_mul4_reg_124[1]),
        .R(out_d_0_reg_101));
  FDRE \phi_mul4_reg_124_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul5_reg_349[2]),
        .Q(phi_mul4_reg_124[2]),
        .R(out_d_0_reg_101));
  FDRE \phi_mul4_reg_124_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul5_reg_349[3]),
        .Q(phi_mul4_reg_124[3]),
        .R(out_d_0_reg_101));
  FDRE \phi_mul4_reg_124_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul5_reg_349[4]),
        .Q(phi_mul4_reg_124[4]),
        .R(out_d_0_reg_101));
  FDRE \phi_mul4_reg_124_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul5_reg_349[5]),
        .Q(phi_mul4_reg_124[5]),
        .R(out_d_0_reg_101));
  FDRE \phi_mul4_reg_124_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul5_reg_349[6]),
        .Q(phi_mul4_reg_124[6]),
        .R(out_d_0_reg_101));
  FDRE \phi_mul4_reg_124_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul5_reg_349[7]),
        .Q(phi_mul4_reg_124[7]),
        .R(out_d_0_reg_101));
  FDRE \phi_mul4_reg_124_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul5_reg_349[8]),
        .Q(phi_mul4_reg_124[8]),
        .R(out_d_0_reg_101));
  FDRE \phi_mul_reg_112_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_354[0]),
        .Q(phi_mul_reg_112[0]),
        .R(out_d_0_reg_101));
  FDRE \phi_mul_reg_112_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_354[1]),
        .Q(phi_mul_reg_112[1]),
        .R(out_d_0_reg_101));
  FDRE \phi_mul_reg_112_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_354[2]),
        .Q(phi_mul_reg_112[2]),
        .R(out_d_0_reg_101));
  FDRE \phi_mul_reg_112_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_354[3]),
        .Q(phi_mul_reg_112[3]),
        .R(out_d_0_reg_101));
  FDRE \phi_mul_reg_112_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_354[4]),
        .Q(phi_mul_reg_112[4]),
        .R(out_d_0_reg_101));
  FDRE \phi_mul_reg_112_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_354[5]),
        .Q(phi_mul_reg_112[5]),
        .R(out_d_0_reg_101));
  FDRE \phi_mul_reg_112_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_354[6]),
        .Q(phi_mul_reg_112[6]),
        .R(out_d_0_reg_101));
  FDRE \phi_mul_reg_112_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm10_out),
        .D(next_mul_reg_354[7]),
        .Q(phi_mul_reg_112[7]),
        .R(out_d_0_reg_101));
  LUT6 #(
    .INIT(64'hE4E4E4E4FFA0A0A0)) 
    ram_reg_0_i_35
       (.I0(Q[0]),
        .I1(ram_reg_0_1[6]),
        .I2(i_0_reg_398_reg[6]),
        .I3(grp_up_sampling2d_fix16_fu_564_output_r_address0[9]),
        .I4(ram_reg_0_2),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[1]_6 ));
  LUT6 #(
    .INIT(64'hE4E4E4E4FFA0A0A0)) 
    ram_reg_0_i_37
       (.I0(Q[0]),
        .I1(ram_reg_0_1[5]),
        .I2(i_0_reg_398_reg[5]),
        .I3(grp_up_sampling2d_fix16_fu_564_output_r_address0[8]),
        .I4(ram_reg_0_2),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[1]_5 ));
  LUT6 #(
    .INIT(64'hE4E4E4E4FFA0A0A0)) 
    ram_reg_0_i_39
       (.I0(Q[0]),
        .I1(ram_reg_0_1[4]),
        .I2(i_0_reg_398_reg[4]),
        .I3(grp_up_sampling2d_fix16_fu_564_output_r_address0[7]),
        .I4(ram_reg_0_2),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[1]_4 ));
  LUT6 #(
    .INIT(64'hE4E4E4E4FFA0A0A0)) 
    ram_reg_0_i_41
       (.I0(Q[0]),
        .I1(ram_reg_0_1[3]),
        .I2(i_0_reg_398_reg[3]),
        .I3(grp_up_sampling2d_fix16_fu_564_output_r_address0[6]),
        .I4(ram_reg_0_2),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hE4E4E4E4FFA0A0A0)) 
    ram_reg_0_i_43
       (.I0(Q[0]),
        .I1(ram_reg_0_1[2]),
        .I2(i_0_reg_398_reg[2]),
        .I3(grp_up_sampling2d_fix16_fu_564_output_r_address0[5]),
        .I4(ram_reg_0_2),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[1]_2 ));
  LUT6 #(
    .INIT(64'hE4E4E4E4FFA0A0A0)) 
    ram_reg_0_i_45
       (.I0(Q[0]),
        .I1(ram_reg_0_1[1]),
        .I2(i_0_reg_398_reg[1]),
        .I3(grp_up_sampling2d_fix16_fu_564_output_r_address0[4]),
        .I4(ram_reg_0_2),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hE4E4E4E4FFA0A0A0)) 
    ram_reg_0_i_47
       (.I0(Q[0]),
        .I1(ram_reg_0_1[0]),
        .I2(i_0_reg_398_reg[0]),
        .I3(grp_up_sampling2d_fix16_fu_564_output_r_address0[3]),
        .I4(ram_reg_0_2),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0020)) 
    ram_reg_0_i_5
       (.I0(grp_up_sampling2d_fix16_fu_564_input_r_address0),
        .I1(Q[6]),
        .I2(MemBank_A_address01),
        .I3(Q[1]),
        .I4(ram_reg_0),
        .I5(ram_reg_0_0),
        .O(ADDRARDADDR));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
