<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p212" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_212{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t2_212{left:133px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_212{left:116px;bottom:999px;letter-spacing:-0.17px;}
#t4_212{left:203px;bottom:999px;letter-spacing:-0.1px;}
#t5_212{left:259px;bottom:999px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t6_212{left:259px;bottom:982px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t7_212{left:259px;bottom:965px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t8_212{left:259px;bottom:949px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t9_212{left:310px;bottom:949px;letter-spacing:-0.13px;}
#ta_212{left:357px;bottom:946px;letter-spacing:0.11px;}
#tb_212{left:388px;bottom:949px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tc_212{left:259px;bottom:929px;letter-spacing:-0.1px;word-spacing:0.01px;}
#td_212{left:259px;bottom:912px;letter-spacing:-0.1px;word-spacing:0.01px;}
#te_212{left:259px;bottom:895px;letter-spacing:-0.1px;}
#tf_212{left:466px;bottom:895px;letter-spacing:-0.13px;}
#tg_212{left:513px;bottom:892px;letter-spacing:0.11px;}
#th_212{left:544px;bottom:895px;letter-spacing:-0.12px;word-spacing:0.08px;}
#ti_212{left:259px;bottom:875px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tj_212{left:259px;bottom:858px;letter-spacing:-0.1px;}
#tk_212{left:614px;bottom:999px;}
#tl_212{left:665px;bottom:999px;letter-spacing:-0.12px;}
#tm_212{left:741px;bottom:999px;letter-spacing:-0.1px;word-spacing:-1.23px;}
#tn_212{left:746px;bottom:982px;letter-spacing:-0.13px;word-spacing:0.13px;}
#to_212{left:746px;bottom:965px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tp_212{left:108px;bottom:834px;letter-spacing:-0.12px;}
#tq_212{left:203px;bottom:834px;letter-spacing:-0.11px;}
#tr_212{left:259px;bottom:834px;letter-spacing:-0.1px;}
#ts_212{left:259px;bottom:726px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tt_212{left:259px;bottom:709px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#tu_212{left:259px;bottom:692px;letter-spacing:-0.1px;word-spacing:-0.14px;}
#tv_212{left:259px;bottom:676px;letter-spacing:-0.1px;}
#tw_212{left:606px;bottom:834px;letter-spacing:-0.19px;}
#tx_212{left:665px;bottom:834px;letter-spacing:-0.12px;}
#ty_212{left:766px;bottom:834px;letter-spacing:-0.13px;}
#tz_212{left:105px;bottom:651px;letter-spacing:-0.13px;}
#t10_212{left:203px;bottom:651px;letter-spacing:-0.1px;}
#t11_212{left:259px;bottom:651px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t12_212{left:376px;bottom:651px;letter-spacing:-0.11px;}
#t13_212{left:614px;bottom:651px;}
#t14_212{left:665px;bottom:651px;letter-spacing:-0.12px;}
#t15_212{left:766px;bottom:651px;letter-spacing:-0.13px;}
#t16_212{left:127px;bottom:627px;}
#t17_212{left:191px;bottom:627px;letter-spacing:-0.09px;word-spacing:0.06px;}
#t18_212{left:203px;bottom:610px;letter-spacing:-0.1px;}
#t19_212{left:259px;bottom:627px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1a_212{left:615px;bottom:627px;}
#t1b_212{left:691px;bottom:627px;}
#t1c_212{left:765px;bottom:627px;letter-spacing:-0.13px;}
#t1d_212{left:314px;bottom:538px;letter-spacing:0.1px;}
#t1e_212{left:148px;bottom:509px;letter-spacing:-0.18px;word-spacing:0.09px;}
#t1f_212{left:351px;bottom:482px;letter-spacing:-0.17px;}
#t1g_212{left:595px;bottom:482px;letter-spacing:-0.13px;}
#t1h_212{left:139px;bottom:482px;letter-spacing:-0.17px;}
#t1i_212{left:233px;bottom:482px;letter-spacing:-0.15px;}
#t1j_212{left:162px;bottom:454px;}
#t1k_212{left:261px;bottom:454px;letter-spacing:-0.13px;}
#t1l_212{left:377px;bottom:454px;letter-spacing:-0.14px;}
#t1m_212{left:445px;bottom:454px;letter-spacing:-0.11px;}
#t1n_212{left:162px;bottom:430px;}
#t1o_212{left:261px;bottom:430px;letter-spacing:-0.13px;}
#t1p_212{left:372px;bottom:430px;letter-spacing:-0.16px;}
#t1q_212{left:445px;bottom:430px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1r_212{left:161px;bottom:405px;}
#t1s_212{left:261px;bottom:405px;letter-spacing:-0.13px;}
#t1t_212{left:368px;bottom:405px;letter-spacing:-0.16px;}
#t1u_212{left:445px;bottom:405px;letter-spacing:-0.11px;}
#t1v_212{left:161px;bottom:381px;}
#t1w_212{left:261px;bottom:381px;letter-spacing:-0.13px;}
#t1x_212{left:368px;bottom:381px;letter-spacing:-0.16px;}
#t1y_212{left:445px;bottom:381px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1z_212{left:161px;bottom:356px;}
#t20_212{left:261px;bottom:356px;letter-spacing:-0.13px;}
#t21_212{left:368px;bottom:356px;letter-spacing:-0.16px;}
#t22_212{left:445px;bottom:356px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t23_212{left:161px;bottom:332px;}
#t24_212{left:261px;bottom:332px;letter-spacing:-0.13px;}
#t25_212{left:369px;bottom:332px;letter-spacing:-0.15px;}
#t26_212{left:445px;bottom:332px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t27_212{left:161px;bottom:307px;}
#t28_212{left:261px;bottom:307px;letter-spacing:-0.13px;}
#t29_212{left:374px;bottom:307px;letter-spacing:-0.14px;}
#t2a_212{left:445px;bottom:307px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t2b_212{left:161px;bottom:283px;}
#t2c_212{left:261px;bottom:283px;letter-spacing:-0.13px;}
#t2d_212{left:371px;bottom:283px;letter-spacing:-0.17px;}
#t2e_212{left:445px;bottom:283px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t2f_212{left:161px;bottom:259px;}
#t2g_212{left:261px;bottom:259px;letter-spacing:-0.12px;}
#t2h_212{left:375px;bottom:259px;letter-spacing:-0.12px;}
#t2i_212{left:445px;bottom:259px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2j_212{left:161px;bottom:234px;}
#t2k_212{left:261px;bottom:234px;letter-spacing:-0.13px;}
#t2l_212{left:377px;bottom:234px;letter-spacing:-0.24px;}
#t2m_212{left:445px;bottom:234px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t2n_212{left:445px;bottom:217px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2o_212{left:445px;bottom:200px;letter-spacing:-0.11px;}
#t2p_212{left:706px;bottom:198px;letter-spacing:-0.01px;}
#t2q_212{left:757px;bottom:200px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#t2r_212{left:445px;bottom:181px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2s_212{left:158px;bottom:157px;letter-spacing:-0.13px;}
#t2t_212{left:262px;bottom:157px;letter-spacing:-0.12px;}
#t2u_212{left:378px;bottom:157px;letter-spacing:-0.12px;}
#t2v_212{left:445px;bottom:157px;letter-spacing:-0.11px;}
#t2w_212{left:158px;bottom:132px;letter-spacing:-0.67px;}
#t2x_212{left:261px;bottom:132px;letter-spacing:-0.13px;}
#t2y_212{left:372px;bottom:132px;letter-spacing:-0.16px;}
#t2z_212{left:445px;bottom:132px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t30_212{left:258px;bottom:1083px;letter-spacing:0.1px;word-spacing:0.05px;}
#t31_212{left:591px;bottom:1083px;letter-spacing:0.14px;}
#t32_212{left:152px;bottom:1054px;letter-spacing:-0.12px;}
#t33_212{left:382px;bottom:1027px;letter-spacing:-0.14px;}
#t34_212{left:598px;bottom:1043px;letter-spacing:-0.1px;word-spacing:-0.06px;}
#t35_212{left:602px;bottom:1027px;letter-spacing:-0.18px;}
#t36_212{left:676px;bottom:1043px;letter-spacing:-0.12px;}
#t37_212{left:678px;bottom:1027px;letter-spacing:-0.27px;}
#t38_212{left:752px;bottom:1027px;letter-spacing:-0.16px;}
#t39_212{left:112px;bottom:1027px;letter-spacing:-0.21px;}
#t3a_212{left:200px;bottom:1027px;letter-spacing:-0.24px;}
#t3b_212{left:293px;bottom:809px;letter-spacing:-0.13px;}
#t3c_212{left:352px;bottom:809px;letter-spacing:-0.2px;}
#t3d_212{left:460px;bottom:809px;letter-spacing:-0.15px;}
#t3e_212{left:299px;bottom:784px;}
#t3f_212{left:362px;bottom:784px;letter-spacing:-0.11px;}
#t3g_212{left:409px;bottom:784px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t3h_212{left:299px;bottom:763px;}
#t3i_212{left:362px;bottom:763px;letter-spacing:-0.11px;}
#t3j_212{left:409px;bottom:763px;letter-spacing:-0.11px;word-spacing:-0.01px;}

.s1_212{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s2_212{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s3_212{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s4_212{font-size:12px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#030;}
.s5_212{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
.s6_212{font-size:15px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s7_212{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s8_212{font-size:11px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts212" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg212Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg212" style="-webkit-user-select: none;"><object width="935" height="1210" data="212/212.svg" type="image/svg+xml" id="pdf212" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_212" class="t s1_212">212 </span><span id="t2_212" class="t s1_212">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span>
<span id="t3_212" class="t s2_212">RIPL </span><span id="t4_212" class="t s2_212">..10 </span><span id="t5_212" class="t s2_212">Requested Interrupt Priority Level. </span>
<span id="t6_212" class="t s2_212">In implementations of Release 2 of the Architecture (and </span>
<span id="t7_212" class="t s2_212">subsequent releases) in which EIC interrupt mode is </span>
<span id="t8_212" class="t s2_212">enabled (</span><span id="t9_212" class="t s3_212">Config3 </span>
<span id="ta_212" class="t s4_212">VEIC </span>
<span id="tb_212" class="t s2_212">= 1), this field is the encoded </span>
<span id="tc_212" class="t s2_212">(0..63) value of the requested interrupt. A value of zero </span>
<span id="td_212" class="t s2_212">indicates that no interrupt is requested. </span>
<span id="te_212" class="t s2_212">If EIC interrupt mode is not enabled (</span><span id="tf_212" class="t s3_212">Config3 </span>
<span id="tg_212" class="t s4_212">VEIC </span>
<span id="th_212" class="t s2_212">= 0), </span>
<span id="ti_212" class="t s2_212">these bits take on a different meaning and are interpreted </span>
<span id="tj_212" class="t s2_212">as the IP..IP2 bits, described above. </span>
<span id="tk_212" class="t s2_212">R </span><span id="tl_212" class="t s2_212">Undefined </span><span id="tm_212" class="t s2_212">Optional (Release </span>
<span id="tn_212" class="t s2_212">2 and EIC inter- </span>
<span id="to_212" class="t s2_212">rupt mode only) </span>
<span id="tp_212" class="t s2_212">IP1..IP0 </span><span id="tq_212" class="t s2_212">9..8 </span><span id="tr_212" class="t s2_212">Controls the request for software interrupts: </span>
<span id="ts_212" class="t s2_212">An implementation of Release 2 of the Architecture (and </span>
<span id="tt_212" class="t s2_212">subsequent releases) which also implements EIC interrupt </span>
<span id="tu_212" class="t s2_212">mode exports these bits to the external interrupt controller </span>
<span id="tv_212" class="t s2_212">for prioritization with other interrupt sources. </span>
<span id="tw_212" class="t s2_212">R/W </span><span id="tx_212" class="t s2_212">Undefined </span><span id="ty_212" class="t s2_212">Required </span>
<span id="tz_212" class="t s2_212">ExcCode </span><span id="t10_212" class="t s2_212">6..2 </span><span id="t11_212" class="t s2_212">Exception code - see </span><span id="t12_212" class="t s5_212">Table 9.53 </span><span id="t13_212" class="t s2_212">R </span><span id="t14_212" class="t s2_212">Undefined </span><span id="t15_212" class="t s2_212">Required </span>
<span id="t16_212" class="t s2_212">0 </span><span id="t17_212" class="t s2_212">20..16, 7, </span>
<span id="t18_212" class="t s2_212">1..0 </span>
<span id="t19_212" class="t s2_212">Must be written as zero; returns zero on read. </span><span id="t1a_212" class="t s2_212">0 </span><span id="t1b_212" class="t s2_212">0 </span><span id="t1c_212" class="t s2_212">Reserved </span>
<span id="t1d_212" class="t s6_212">Table 9.53 Cause Register ExcCode Field </span>
<span id="t1e_212" class="t s7_212">Exception Code Value </span>
<span id="t1f_212" class="t s7_212">Mnemonic </span><span id="t1g_212" class="t s7_212">Description </span><span id="t1h_212" class="t s7_212">Decimal </span><span id="t1i_212" class="t s7_212">Hexadecimal </span>
<span id="t1j_212" class="t s2_212">0 </span><span id="t1k_212" class="t s2_212">0x00 </span><span id="t1l_212" class="t s2_212">Int </span><span id="t1m_212" class="t s2_212">Interrupt </span>
<span id="t1n_212" class="t s2_212">1 </span><span id="t1o_212" class="t s2_212">0x01 </span><span id="t1p_212" class="t s2_212">Mod </span><span id="t1q_212" class="t s2_212">TLB modification exception </span>
<span id="t1r_212" class="t s2_212">2 </span><span id="t1s_212" class="t s2_212">0x02 </span><span id="t1t_212" class="t s2_212">TLBL </span><span id="t1u_212" class="t s2_212">TLB exception (load or instruction fetch) </span>
<span id="t1v_212" class="t s2_212">3 </span><span id="t1w_212" class="t s2_212">0x03 </span><span id="t1x_212" class="t s2_212">TLBS </span><span id="t1y_212" class="t s2_212">TLB exception (store) </span>
<span id="t1z_212" class="t s2_212">4 </span><span id="t20_212" class="t s2_212">0x04 </span><span id="t21_212" class="t s2_212">AdEL </span><span id="t22_212" class="t s2_212">Address error exception (load or instruction fetch) </span>
<span id="t23_212" class="t s2_212">5 </span><span id="t24_212" class="t s2_212">0x05 </span><span id="t25_212" class="t s2_212">AdES </span><span id="t26_212" class="t s2_212">Address error exception (store) </span>
<span id="t27_212" class="t s2_212">6 </span><span id="t28_212" class="t s2_212">0x06 </span><span id="t29_212" class="t s2_212">IBE </span><span id="t2a_212" class="t s2_212">Bus error exception (instruction fetch) </span>
<span id="t2b_212" class="t s2_212">7 </span><span id="t2c_212" class="t s2_212">0x07 </span><span id="t2d_212" class="t s2_212">DBE </span><span id="t2e_212" class="t s2_212">Bus error exception (data reference: load or store) </span>
<span id="t2f_212" class="t s2_212">8 </span><span id="t2g_212" class="t s2_212">0x08 </span><span id="t2h_212" class="t s2_212">Sys </span><span id="t2i_212" class="t s2_212">Syscall exception </span>
<span id="t2j_212" class="t s2_212">9 </span><span id="t2k_212" class="t s2_212">0x09 </span><span id="t2l_212" class="t s2_212">Bp </span><span id="t2m_212" class="t s2_212">Breakpoint exception. If EJTAG is implemented and an SDBBP </span>
<span id="t2n_212" class="t s2_212">instruction is executed while the processor is running in EJTAG </span>
<span id="t2o_212" class="t s2_212">Debug Mode, this value is written to the Debug </span>
<span id="t2p_212" class="t s8_212">DExcCode </span>
<span id="t2q_212" class="t s2_212">field to </span>
<span id="t2r_212" class="t s2_212">denote an SDBBP in Debug Mode. </span>
<span id="t2s_212" class="t s2_212">10 </span><span id="t2t_212" class="t s2_212">0x0a </span><span id="t2u_212" class="t s2_212">RI </span><span id="t2v_212" class="t s2_212">Reserved instruction exception </span>
<span id="t2w_212" class="t s2_212">11 </span><span id="t2x_212" class="t s2_212">0x0b </span><span id="t2y_212" class="t s2_212">CpU </span><span id="t2z_212" class="t s2_212">Coprocessor Unusable exception </span>
<span id="t30_212" class="t s6_212">Table 9.52 Cause Register Field Descriptions </span><span id="t31_212" class="t s6_212">(Continued) </span>
<span id="t32_212" class="t s7_212">Fields </span>
<span id="t33_212" class="t s7_212">Description </span>
<span id="t34_212" class="t s7_212">Read / </span>
<span id="t35_212" class="t s7_212">Write </span>
<span id="t36_212" class="t s7_212">Reset </span>
<span id="t37_212" class="t s7_212">State </span><span id="t38_212" class="t s7_212">Compliance </span><span id="t39_212" class="t s7_212">Name </span><span id="t3a_212" class="t s7_212">Bits </span>
<span id="t3b_212" class="t s7_212">Bit </span><span id="t3c_212" class="t s7_212">Name </span><span id="t3d_212" class="t s7_212">Meaning </span>
<span id="t3e_212" class="t s2_212">9 </span><span id="t3f_212" class="t s2_212">IP1 </span><span id="t3g_212" class="t s2_212">Request software interrupt 1 </span>
<span id="t3h_212" class="t s2_212">8 </span><span id="t3i_212" class="t s2_212">IP0 </span><span id="t3j_212" class="t s2_212">Request software interrupt 0 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
