// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "12/04/2023 14:40:06"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab7bonus_top (
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	clk);
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	clk;

// Design Ports Information
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \KEY[1]~input_o ;
wire \write~combout ;
wire \CPU|controller|Equal11~0_combout ;
wire \CPU|controller|Equal1~0_combout ;
wire \CPU|controller|WideOr5~0_combout ;
wire \CPU|controller|WideNor1~combout ;
wire \CPU|controller|WideOr5~1_combout ;
wire \CPU|controller|Equal7~0_combout ;
wire \CPU|controller|Equal19~0_combout ;
wire \CPU|controller|Equal10~0_combout ;
wire \CPU|controller|Equal21~0_combout ;
wire \CPU|controller|state~3_combout ;
wire \CPU|controller|state~11_combout ;
wire \CPU|controller|Equal14~0_combout ;
wire \CPU|decode|WideOr0~0_combout ;
wire \CPU|PC_reg|Add0~17_sumout ;
wire \CPU|DP|alu|Equal0~0_combout ;
wire \CPU|PC_reg|Add0~18 ;
wire \CPU|PC_reg|Add0~21_sumout ;
wire \CPU|controller|asel~0_combout ;
wire \CPU|controller|vsel[1]~0_combout ;
wire \CPU|PC_reg|Add0~2 ;
wire \CPU|PC_reg|Add0~29_sumout ;
wire \CPU|PC_reg|Add0~30 ;
wire \CPU|PC_reg|Add0~33_sumout ;
wire \CPU|decode|shift[1]~0_combout ;
wire \CPU|controller|bsel~0_combout ;
wire \CPU|DP|Bin[6]~2_combout ;
wire \CPU|PC_reg|Add0~34 ;
wire \CPU|PC_reg|Add0~5_sumout ;
wire \CPU|controller|readB[2]~2_combout ;
wire \CPU|DP|Mux1~0_combout ;
wire \CPU|DP|Mux8~0_combout ;
wire \CPU|controller|write~0_combout ;
wire \CPU|controller|writenum[2]~0_combout ;
wire \CPU|DP|Mux1~1_combout ;
wire \CPU|controller|load_ir~0_combout ;
wire \CPU|DP|REGFILE|R2[15]~feeder_combout ;
wire \CPU|DP|REGFILE|Decoder0~4_combout ;
wire \CPU|controller|readB[0]~0_combout ;
wire \CPU|DP|REGFILE|Decoder0~5_combout ;
wire \CPU|DP|REGFILE|Decoder0~6_combout ;
wire \CPU|DP|REGFILE|Decoder0~7_combout ;
wire \CPU|controller|readB[1]~1_combout ;
wire \CPU|DP|REGFILE|Mux16~1_combout ;
wire \CPU|DP|REGFILE|R4[15]~feeder_combout ;
wire \CPU|DP|REGFILE|Decoder0~0_combout ;
wire \CPU|DP|REGFILE|R6[15]~feeder_combout ;
wire \CPU|DP|REGFILE|Decoder0~3_combout ;
wire \CPU|DP|REGFILE|Mux16~0_combout ;
wire \CPU|DP|REGFILE|Mux16~2_combout ;
wire \CPU|DP|Bin[14]~16_combout ;
wire \CPU|controller|asel~1_combout ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CPU|DP|Mux6~0_combout ;
wire \CPU|controller|Equal23~0_combout ;
wire \CPU|PC_reg|PC_DFF|out[8]~0_combout ;
wire \CPU|PC_reg|PC_DFF|out[8]~1_combout ;
wire \CPU|DP|Mux7~0_combout ;
wire \CPU|DP|Mux10~0_combout ;
wire \CPU|DP|Mux12~0_combout ;
wire \CPU|DP|Mux13~0_combout ;
wire \CPU|DP|Mux14~0_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1 ;
wire \CPU|DP|Ain[14]~14_combout ;
wire \CPU|DP|Ain[13]~13_combout ;
wire \CPU|DP|Bin[13]~15_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3 ;
wire \CPU|DP|Ain[12]~12_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a4 ;
wire \CPU|DP|Ain[11]~15_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a5 ;
wire \CPU|DP|Ain[10]~10_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a6 ;
wire \CPU|DP|Ain[9]~11_combout ;
wire \CPU|DP|REGFILE|R7[8]~feeder_combout ;
wire \CPU|DP|REGFILE|R6[8]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux23~0_combout ;
wire \CPU|DP|REGFILE|R3[8]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux23~1_combout ;
wire \CPU|DP|REGFILE|Mux23~2_combout ;
wire \CPU|DP|REGFILE|R2[9]~feeder_combout ;
wire \CPU|DP|REGFILE|R3[9]~feeder_combout ;
wire \CPU|DP|REGFILE|R1[9]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux22~1_combout ;
wire \CPU|DP|REGFILE|R6[9]~feeder_combout ;
wire \CPU|DP|REGFILE|R7[9]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux22~0_combout ;
wire \CPU|DP|REGFILE|Mux22~2_combout ;
wire \CPU|DP|Bin[8]~10_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a7 ;
wire \CPU|DP|Ain[8]~9_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a8 ;
wire \CPU|DP|Ain[7]~7_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a9 ;
wire \CPU|DP|Ain[6]~6_combout ;
wire \CPU|DP|REGFILE|R7[5]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux26~0_combout ;
wire \CPU|DP|REGFILE|Mux26~1_combout ;
wire \CPU|DP|REGFILE|Mux26~2_combout ;
wire \CPU|DP|REGFILE|R7[6]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux25~0_combout ;
wire \CPU|DP|REGFILE|Mux25~1_combout ;
wire \CPU|DP|REGFILE|Mux25~2_combout ;
wire \CPU|DP|Bin[6]~8_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a10 ;
wire \CPU|DP|Ain[5]~5_combout ;
wire \CPU|DP|REGFILE|R6[3]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux28~0_combout ;
wire \CPU|DP|REGFILE|Mux28~1_combout ;
wire \CPU|DP|REGFILE|Mux28~2_combout ;
wire \CPU|DP|Bin[4]~6_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a11 ;
wire \CPU|DP|Ain[4]~4_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a12 ;
wire \CPU|DP|Ain[3]~3_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13 ;
wire \CPU|DP|Ain[2]~2_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a14 ;
wire \CPU|DP|Ain[1]~1_combout ;
wire \CPU|DP|REGFILE|Mux0~0_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a15 ;
wire \CPU|DP|Ain[0]~0_combout ;
wire \CPU|decode|shift[0]~1_combout ;
wire \CPU|DP|REGFILE|Mux30~0_combout ;
wire \CPU|DP|REGFILE|R2[1]~feeder_combout ;
wire \CPU|DP|REGFILE|R1[1]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux30~1_combout ;
wire \CPU|DP|REGFILE|Mux30~2_combout ;
wire \CPU|DP|SHIFTER|Mux15~0_combout ;
wire \CPU|DP|alu|Add3~34_cout ;
wire \CPU|DP|alu|Add3~2 ;
wire \CPU|DP|alu|Add3~6 ;
wire \CPU|DP|alu|Add3~10 ;
wire \CPU|DP|alu|Add3~14 ;
wire \CPU|DP|alu|Add3~18 ;
wire \CPU|DP|alu|Add3~22 ;
wire \CPU|DP|alu|Add3~26 ;
wire \CPU|DP|alu|Add3~30 ;
wire \CPU|DP|alu|Add3~38 ;
wire \CPU|DP|alu|Add3~46 ;
wire \CPU|DP|alu|Add3~42 ;
wire \CPU|DP|alu|Add3~66 ;
wire \CPU|DP|alu|Add3~50 ;
wire \CPU|DP|alu|Add3~58 ;
wire \CPU|DP|alu|Add3~61_sumout ;
wire \CPU|DP|alu|out~28_combout ;
wire \CPU|DP|alu|Add0~2 ;
wire \CPU|DP|alu|Add0~6 ;
wire \CPU|DP|alu|Add0~10 ;
wire \CPU|DP|alu|Add0~14 ;
wire \CPU|DP|alu|Add0~18 ;
wire \CPU|DP|alu|Add0~22 ;
wire \CPU|DP|alu|Add0~26 ;
wire \CPU|DP|alu|Add0~30 ;
wire \CPU|DP|alu|Add0~34 ;
wire \CPU|DP|alu|Add0~42 ;
wire \CPU|DP|alu|Add0~38 ;
wire \CPU|DP|alu|Add0~62 ;
wire \CPU|DP|alu|Add0~46 ;
wire \CPU|DP|alu|Add0~54 ;
wire \CPU|DP|alu|Add0~57_sumout ;
wire \CPU|DP|alu|out[14]~29_combout ;
wire \CPU|DP|Mux1~2_combout ;
wire \CPU|DP|REGFILE|R1[14]~feeder_combout ;
wire \CPU|DP|REGFILE|R3[14]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux17~1_combout ;
wire \CPU|DP|REGFILE|Mux17~0_combout ;
wire \CPU|DP|REGFILE|Mux17~2_combout ;
wire \CPU|controller|bsel~1_combout ;
wire \CPU|decode|shift[0]~2_combout ;
wire \CPU|DP|Bin[15]~14_combout ;
wire \CPU|DP|alu|Add3~62 ;
wire \CPU|DP|alu|Add3~53_sumout ;
wire \CPU|DP|alu|Add0~58 ;
wire \CPU|DP|alu|Add0~49_sumout ;
wire \CPU|DP|alu|out[15]~25_combout ;
wire \CPU|DP|Mux0~0_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a2 ;
wire \CPU|DP|alu|out~26_combout ;
wire \CPU|DP|alu|Add0~53_sumout ;
wire \CPU|DP|alu|Add3~57_sumout ;
wire \CPU|DP|alu|out[13]~27_combout ;
wire \CPU|DP|Mux2~0_combout ;
wire \CPU|DP|REGFILE|R3[13]~feeder_combout ;
wire \CPU|DP|REGFILE|R1[13]~feeder_combout ;
wire \CPU|DP|REGFILE|R2[13]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux18~1_combout ;
wire \CPU|DP|REGFILE|R5[13]~feeder_combout ;
wire \CPU|DP|REGFILE|R7[13]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux18~0_combout ;
wire \CPU|DP|REGFILE|Mux18~2_combout ;
wire \CPU|DP|Bin[12]~13_combout ;
wire \CPU|DP|alu|out~23_combout ;
wire \CPU|DP|alu|Add0~45_sumout ;
wire \CPU|DP|alu|Add3~49_sumout ;
wire \CPU|DP|alu|out[12]~24_combout ;
wire \CPU|DP|Mux3~0_combout ;
wire \CPU|DP|REGFILE|R1[12]~feeder_combout ;
wire \CPU|DP|REGFILE|R3[12]~feeder_combout ;
wire \CPU|DP|REGFILE|R2[12]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux19~1_combout ;
wire \CPU|DP|REGFILE|Mux19~0_combout ;
wire \CPU|DP|REGFILE|Mux19~2_combout ;
wire \CPU|DP|Bin[11]~17_combout ;
wire \CPU|DP|alu|out~30_combout ;
wire \CPU|DP|alu|Add0~61_sumout ;
wire \CPU|DP|alu|Add3~65_sumout ;
wire \CPU|DP|alu|out[11]~31_combout ;
wire \CPU|DP|Mux4~0_combout ;
wire \CPU|DP|REGFILE|R1[11]~feeder_combout ;
wire \CPU|DP|REGFILE|R3[11]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux20~1_combout ;
wire \CPU|DP|REGFILE|Mux20~0_combout ;
wire \CPU|DP|REGFILE|Mux20~2_combout ;
wire \CPU|DP|Bin[10]~11_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0_bypass[12]~DUPLICATE_q ;
wire \CPU|DP|alu|out~19_combout ;
wire \CPU|DP|alu|Add0~37_sumout ;
wire \CPU|DP|alu|Add3~41_sumout ;
wire \CPU|DP|alu|out[10]~20_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \read_data[10]~0_combout ;
wire \CPU|DP|Mux5~0_combout ;
wire \CPU|DP|REGFILE|R1[10]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux21~1_combout ;
wire \CPU|DP|REGFILE|Mux21~0_combout ;
wire \CPU|DP|REGFILE|Mux21~2_combout ;
wire \CPU|DP|Bin[9]~12_combout ;
wire \CPU|DP|alu|out~21_combout ;
wire \CPU|DP|alu|Add0~41_sumout ;
wire \CPU|DP|alu|Add3~45_sumout ;
wire \CPU|DP|alu|out[9]~22_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \read_data[9]~3_combout ;
wire \CPU|controller|writenum[1]~3_combout ;
wire \CPU|DP|REGFILE|Decoder0~1_combout ;
wire \CPU|DP|REGFILE|R7[7]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux24~0_combout ;
wire \CPU|DP|REGFILE|R2[7]~feeder_combout ;
wire \CPU|DP|REGFILE|R1[7]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux24~1_combout ;
wire \CPU|DP|REGFILE|Mux24~2_combout ;
wire \CPU|DP|Bin[7]~9_combout ;
wire \CPU|DP|alu|out~15_combout ;
wire \CPU|DP|alu|Add0~29_sumout ;
wire \CPU|DP|alu|Add3~29_sumout ;
wire \CPU|DP|alu|out[7]~16_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \read_data[8]~2_combout ;
wire \CPU|controller|writenum[0]~2_combout ;
wire \CPU|DP|REGFILE|Decoder0~2_combout ;
wire \CPU|DP|REGFILE|R4[4]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux27~0_combout ;
wire \CPU|DP|REGFILE|Mux27~1_combout ;
wire \CPU|DP|REGFILE|Mux27~2_combout ;
wire \CPU|DP|REGFILE|Mux29~0_combout ;
wire \CPU|DP|REGFILE|R2[2]~feeder_combout ;
wire \CPU|DP|REGFILE|R3[2]~feeder_combout ;
wire \CPU|DP|REGFILE|Mux29~1_combout ;
wire \CPU|DP|REGFILE|Mux29~2_combout ;
wire \CPU|DP|Bin[3]~5_combout ;
wire \CPU|DP|alu|out~7_combout ;
wire \CPU|DP|alu|Add0~13_sumout ;
wire \CPU|DP|alu|Add3~13_sumout ;
wire \CPU|DP|alu|out[3]~8_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \SW[5]~input_o ;
wire \read_data[5]~11_combout ;
wire \CPU|PC_reg|Add1~18 ;
wire \CPU|PC_reg|Add1~22 ;
wire \CPU|PC_reg|Add1~26 ;
wire \CPU|PC_reg|Add1~2 ;
wire \CPU|PC_reg|Add1~30 ;
wire \CPU|PC_reg|Add1~34 ;
wire \CPU|PC_reg|Add1~5_sumout ;
wire \CPU|PC_reg|next_pc[6]~28_combout ;
wire \CPU|PC_reg|Add0~6 ;
wire \CPU|PC_reg|Add0~9_sumout ;
wire \CPU|PC_reg|Add1~6 ;
wire \CPU|PC_reg|Add1~9_sumout ;
wire \CPU|PC_reg|next_pc[7]~24_combout ;
wire \CPU|mem_addr[7]~2_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \SW[6]~input_o ;
wire \read_data[6]~13_combout ;
wire \CPU|DP|Mux9~0_combout ;
wire \CPU|DP|alu|out~13_combout ;
wire \CPU|DP|alu|Add0~25_sumout ;
wire \CPU|DP|alu|Add3~25_sumout ;
wire \CPU|DP|alu|out[6]~14_combout ;
wire \CPU|mem_addr[6]~1_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \SW[3]~input_o ;
wire \read_data[3]~10_combout ;
wire \CPU|DP|Bin[6]~1_combout ;
wire \CPU|DP|Bin[5]~7_combout ;
wire \CPU|DP|alu|out~11_combout ;
wire \CPU|DP|alu|Add0~21_sumout ;
wire \CPU|DP|alu|Add3~21_sumout ;
wire \CPU|DP|alu|out[5]~12_combout ;
wire \CPU|PC_reg|Add1~33_sumout ;
wire \CPU|PC_reg|next_pc[5]~0_combout ;
wire \CPU|PC_reg|PC_DFF|out[5]~DUPLICATE_q ;
wire \CPU|mem_addr[5]~7_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \SW[4]~input_o ;
wire \read_data[4]~9_combout ;
wire \CPU|PC_reg|Add1~29_sumout ;
wire \CPU|PC_reg|next_pc[4]~4_combout ;
wire \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q ;
wire \CPU|DP|Mux11~0_combout ;
wire \CPU|DP|alu|out~9_combout ;
wire \CPU|DP|alu|Add3~17_sumout ;
wire \CPU|DP|alu|Add0~17_sumout ;
wire \CPU|DP|alu|out[4]~10_combout ;
wire \CPU|mem_addr[4]~6_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \SW[1]~input_o ;
wire \read_data[1]~12_combout ;
wire \CPU|PC_reg|Add1~21_sumout ;
wire \CPU|PC_reg|next_pc[1]~12_combout ;
wire \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ;
wire \CPU|PC_reg|Add0~22 ;
wire \CPU|PC_reg|Add0~25_sumout ;
wire \CPU|PC_reg|Add1~25_sumout ;
wire \CPU|PC_reg|next_pc[2]~8_combout ;
wire \CPU|PC_reg|Add0~26 ;
wire \CPU|PC_reg|Add0~1_sumout ;
wire \CPU|PC_reg|Add1~1_sumout ;
wire \CPU|PC_reg|next_pc[3]~32_combout ;
wire \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ;
wire \CPU|mem_addr[3]~0_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \SW[2]~input_o ;
wire \read_data[2]~14_combout ;
wire \CPU|DP|Bin[2]~4_combout ;
wire \CPU|DP|alu|out~5_combout ;
wire \CPU|DP|alu|Add0~9_sumout ;
wire \CPU|DP|alu|Add3~9_sumout ;
wire \CPU|DP|alu|out[2]~6_combout ;
wire \CPU|mem_addr[2]~5_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \SW[0]~input_o ;
wire \read_data[0]~1_combout ;
wire \CPU|DP|Mux15~0_combout ;
wire \CPU|DP|REGFILE|Mux31~0_combout ;
wire \CPU|DP|REGFILE|Mux31~1_combout ;
wire \CPU|DP|REGFILE|Mux31~2_combout ;
wire \CPU|DP|Bin[1]~3_combout ;
wire \CPU|DP|alu|out~3_combout ;
wire \CPU|DP|alu|Add0~5_sumout ;
wire \CPU|DP|alu|Add3~5_sumout ;
wire \CPU|DP|alu|out[1]~4_combout ;
wire \CPU|mem_addr[1]~4_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \SW[7]~input_o ;
wire \read_data[7]~15_combout ;
wire \CPU|controller|writenum[2]~1_combout ;
wire \CPU|DP|REGFILE|Mux0~1_combout ;
wire \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \CPU|DP|Ain[15]~8_combout ;
wire \CPU|DP|alu|Z[2]~0_combout ;
wire \CPU|controller|Equal29~0_combout ;
wire \CPU|DP|alu|Equal3~0_combout ;
wire \CPU|DP|alu|Equal3~2_combout ;
wire \CPU|DP|alu|Equal3~3_combout ;
wire \CPU|DP|alu|Equal3~1_combout ;
wire \CPU|decode|Selector0~0_combout ;
wire \CPU|decode|Selector0~1_combout ;
wire \CPU|PC_reg|Add1~17_sumout ;
wire \CPU|PC_reg|next_pc[0]~16_combout ;
wire \CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q ;
wire \CPU|mem_addr[0]~3_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \read_data[11]~8_combout ;
wire \CPU|controller|Equal3~0_combout ;
wire \CPU|controller|Equal8~0_combout ;
wire \CPU|controller|state~4_combout ;
wire \CPU|controller|state~1_combout ;
wire \CPU|controller|state~0_combout ;
wire \CPU|controller|state~2_combout ;
wire \CPU|controller|state~7_combout ;
wire \CPU|controller|allow_branch~0_combout ;
wire \CPU|controller|allow_branch~1_combout ;
wire \CPU|PC_reg|Add0~10 ;
wire \CPU|PC_reg|Add0~13_sumout ;
wire \CPU|PC_reg|Add1~10 ;
wire \CPU|PC_reg|Add1~13_sumout ;
wire \CPU|PC_reg|next_pc[8]~20_combout ;
wire \CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \read_data[15]~5_combout ;
wire \CPU|controller|state~5_combout ;
wire \CPU|controller|Equal3~1_combout ;
wire \CPU|controller|Equal3~2_combout ;
wire \CPU|controller|state~6_combout ;
wire \led_con|enable~0_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \read_data[12]~4_combout ;
wire \CPU|DP|alu|out[11]~0_combout ;
wire \CPU|DP|alu|out~17_combout ;
wire \CPU|DP|alu|Add0~33_sumout ;
wire \CPU|DP|alu|Add3~37_sumout ;
wire \CPU|DP|alu|out[8]~18_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \read_data[13]~6_combout ;
wire \CPU|controller|Equal1~1_combout ;
wire \CPU|controller|Equal1~2_combout ;
wire \CPU|controller|Equal0~0_combout ;
wire \CPU|controller|state~8_combout ;
wire \CPU|controller|state~9_combout ;
wire \CPU|controller|state~10_combout ;
wire \CPU|controller|WideNor2~combout ;
wire \CPU|controller|state~12_combout ;
wire \CPU|controller|state~13_combout ;
wire \CPU|controller|addr_sel~0_combout ;
wire \MEM|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \read_data[14]~7_combout ;
wire \CPU|DP|alu|out[11]~1_combout ;
wire \CPU|DP|Bin[0]~0_combout ;
wire \CPU|DP|alu|Add0~1_sumout ;
wire \CPU|DP|alu|Add3~1_sumout ;
wire \CPU|DP|alu|out[0]~2_combout ;
wire \led_con|enable~2_combout ;
wire \led_con|enable~3_combout ;
wire \led_con|enable~1_combout ;
wire \led_con|enable~4_combout ;
wire \led_con|LEDR_reg|out[6]~feeder_combout ;
wire [2:0] \CPU|DP|statusDFF|out ;
wire [15:0] \CPU|DP|REGFILE|R0 ;
wire [8:0] \CPU|data_addr_reg|data_addr_DFF|out ;
wire [15:0] \CPU|DP|REGFILE|R1 ;
wire [15:0] \CPU|DP|REGFILE|R3 ;
wire [0:22] \CPU|DP|REGFILE|R0_rtl_0_bypass ;
wire [15:0] \CPU|DP|REGFILE|R2 ;
wire [15:0] \CPU|instruction_reg|instr_reg|out ;
wire [7:0] \led_con|LEDR_reg|out ;
wire [8:0] \CPU|PC_reg|PC_DFF|out ;
wire [15:0] \CPU|DP|REGFILE|R5 ;
wire [15:0] \CPU|DP|REGFILE|R4 ;
wire [15:0] \CPU|DP|REGFILE|R6 ;
wire [4:0] \CPU|controller|state ;
wire [15:0] \CPU|DP|REGFILE|R7 ;

wire [39:0] \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a1  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a2  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a3  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a4  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a5  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a6  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a7  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a8  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a9  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a10  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a11  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a12  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a13  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a14  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM|mem_rtl_0|auto_generated|ram_block1a15  = \MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0~portbdataout  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a2  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a4  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a5  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a6  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a7  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a8  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a9  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a10  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a11  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a12  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a14  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a15  = \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\led_con|LEDR_reg|out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\led_con|LEDR_reg|out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\led_con|LEDR_reg|out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\led_con|LEDR_reg|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\led_con|LEDR_reg|out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\led_con|LEDR_reg|out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\led_con|LEDR_reg|out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\led_con|LEDR_reg|out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\CPU|controller|Equal0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N54
cyclonev_lcell_comb write(
// Equation(s):
// \write~combout  = ( \led_con|enable~0_combout  & ( (!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) # (\CPU|controller|addr_sel~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [8])) ) )

	.dataa(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datab(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datac(!\CPU|controller|addr_sel~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\led_con|enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam write.extended_lut = "off";
defparam write.lut_mask = 64'h00000000CACACACA;
defparam write.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N51
cyclonev_lcell_comb \CPU|controller|Equal11~0 (
// Equation(s):
// \CPU|controller|Equal11~0_combout  = ( !\CPU|instruction_reg|instr_reg|out [15] & ( (\CPU|instruction_reg|instr_reg|out [14] & (!\CPU|instruction_reg|instr_reg|out [13] & (\CPU|instruction_reg|instr_reg|out [12] & \CPU|instruction_reg|instr_reg|out 
// [11]))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [14]),
	.datab(!\CPU|instruction_reg|instr_reg|out [13]),
	.datac(!\CPU|instruction_reg|instr_reg|out [12]),
	.datad(!\CPU|instruction_reg|instr_reg|out [11]),
	.datae(!\CPU|instruction_reg|instr_reg|out [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal11~0 .extended_lut = "off";
defparam \CPU|controller|Equal11~0 .lut_mask = 64'h0004000000040000;
defparam \CPU|controller|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N36
cyclonev_lcell_comb \CPU|controller|Equal1~0 (
// Equation(s):
// \CPU|controller|Equal1~0_combout  = ( \CPU|controller|state [0] & ( (!\CPU|controller|state [3] & (!\CPU|controller|state [2] & (!\CPU|controller|state [4] & !\CPU|controller|state [1]))) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [1]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal1~0 .extended_lut = "off";
defparam \CPU|controller|Equal1~0 .lut_mask = 64'h0000000080008000;
defparam \CPU|controller|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N54
cyclonev_lcell_comb \CPU|controller|WideOr5~0 (
// Equation(s):
// \CPU|controller|WideOr5~0_combout  = ( \CPU|controller|Equal1~0_combout  & ( ((!\CPU|instruction_reg|instr_reg|out [15] & (\CPU|controller|Equal1~1_combout  & \CPU|instruction_reg|instr_reg|out [12]))) # (\CPU|controller|Equal11~0_combout ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [15]),
	.datab(!\CPU|controller|Equal1~1_combout ),
	.datac(!\CPU|controller|Equal11~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [12]),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr5~0 .extended_lut = "off";
defparam \CPU|controller|WideOr5~0 .lut_mask = 64'h000000000F2F0F2F;
defparam \CPU|controller|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N6
cyclonev_lcell_comb \CPU|controller|WideNor1 (
// Equation(s):
// \CPU|controller|WideNor1~combout  = ( \CPU|controller|state [1] & ( \CPU|controller|state [0] & ( (\CPU|controller|state [3] & (!\CPU|controller|state [2] & !\CPU|controller|state [4])) ) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [4]),
	.datad(gnd),
	.datae(!\CPU|controller|state [1]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideNor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideNor1 .extended_lut = "off";
defparam \CPU|controller|WideNor1 .lut_mask = 64'h0000000000004040;
defparam \CPU|controller|WideNor1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N42
cyclonev_lcell_comb \CPU|controller|WideOr5~1 (
// Equation(s):
// \CPU|controller|WideOr5~1_combout  = ( !\CPU|controller|WideNor1~combout  & ( (!\CPU|controller|WideOr5~0_combout  & ((!\CPU|controller|Equal1~2_combout ) # ((!\CPU|instruction_reg|instr_reg|out [15]) # (\CPU|instruction_reg|instr_reg|out [12])))) ) )

	.dataa(!\CPU|controller|Equal1~2_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [15]),
	.datac(!\CPU|controller|WideOr5~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [12]),
	.datae(gnd),
	.dataf(!\CPU|controller|WideNor1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideOr5~1 .extended_lut = "off";
defparam \CPU|controller|WideOr5~1 .lut_mask = 64'hE0F0E0F000000000;
defparam \CPU|controller|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N36
cyclonev_lcell_comb \CPU|controller|Equal7~0 (
// Equation(s):
// \CPU|controller|Equal7~0_combout  = ( !\CPU|instruction_reg|instr_reg|out [15] & ( \CPU|controller|Equal3~0_combout  & ( (\CPU|instruction_reg|instr_reg|out [13] & \CPU|instruction_reg|instr_reg|out [14]) ) ) )

	.dataa(gnd),
	.datab(!\CPU|instruction_reg|instr_reg|out [13]),
	.datac(!\CPU|instruction_reg|instr_reg|out [14]),
	.datad(gnd),
	.datae(!\CPU|instruction_reg|instr_reg|out [15]),
	.dataf(!\CPU|controller|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal7~0 .extended_lut = "off";
defparam \CPU|controller|Equal7~0 .lut_mask = 64'h0000000003030000;
defparam \CPU|controller|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N18
cyclonev_lcell_comb \CPU|controller|Equal19~0 (
// Equation(s):
// \CPU|controller|Equal19~0_combout  = ( !\CPU|controller|state [2] & ( \CPU|controller|Equal7~0_combout  & ( (!\CPU|controller|state [3] & (!\CPU|controller|state [1] & (\CPU|controller|state [0] & \CPU|controller|state [4]))) ) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [1]),
	.datac(!\CPU|controller|state [0]),
	.datad(!\CPU|controller|state [4]),
	.datae(!\CPU|controller|state [2]),
	.dataf(!\CPU|controller|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal19~0 .extended_lut = "off";
defparam \CPU|controller|Equal19~0 .lut_mask = 64'h0000000000080000;
defparam \CPU|controller|Equal19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N21
cyclonev_lcell_comb \CPU|controller|Equal10~0 (
// Equation(s):
// \CPU|controller|Equal10~0_combout  = ( !\CPU|instruction_reg|instr_reg|out [14] & ( \CPU|controller|Equal3~0_combout  & ( (!\CPU|instruction_reg|instr_reg|out [15] & \CPU|instruction_reg|instr_reg|out [13]) ) ) )

	.dataa(gnd),
	.datab(!\CPU|instruction_reg|instr_reg|out [15]),
	.datac(!\CPU|instruction_reg|instr_reg|out [13]),
	.datad(gnd),
	.datae(!\CPU|instruction_reg|instr_reg|out [14]),
	.dataf(!\CPU|controller|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal10~0 .extended_lut = "off";
defparam \CPU|controller|Equal10~0 .lut_mask = 64'h000000000C0C0000;
defparam \CPU|controller|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N39
cyclonev_lcell_comb \CPU|controller|Equal21~0 (
// Equation(s):
// \CPU|controller|Equal21~0_combout  = ( \CPU|controller|state [0] & ( (!\CPU|controller|state [3] & (\CPU|controller|state [2] & (!\CPU|controller|state [1] & \CPU|controller|state [4]))) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal21~0 .extended_lut = "off";
defparam \CPU|controller|Equal21~0 .lut_mask = 64'h0000000000200020;
defparam \CPU|controller|Equal21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N36
cyclonev_lcell_comb \CPU|controller|state~3 (
// Equation(s):
// \CPU|controller|state~3_combout  = ( \CPU|controller|Equal11~0_combout  & ( ((\CPU|controller|Equal1~0_combout  & \CPU|controller|Equal10~0_combout )) # (\CPU|controller|Equal21~0_combout ) ) ) # ( !\CPU|controller|Equal11~0_combout  & ( 
// (\CPU|controller|Equal1~0_combout  & \CPU|controller|Equal10~0_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|Equal1~0_combout ),
	.datac(!\CPU|controller|Equal10~0_combout ),
	.datad(!\CPU|controller|Equal21~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~3 .extended_lut = "off";
defparam \CPU|controller|state~3 .lut_mask = 64'h0303030303FF03FF;
defparam \CPU|controller|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N48
cyclonev_lcell_comb \CPU|controller|state~11 (
// Equation(s):
// \CPU|controller|state~11_combout  = ( \CPU|controller|state~9_combout  & ( (\KEY[1]~input_o  & ((!\CPU|controller|WideOr5~1_combout ) # ((\CPU|controller|state~3_combout ) # (\CPU|controller|Equal19~0_combout )))) ) ) # ( !\CPU|controller|state~9_combout  
// & ( \KEY[1]~input_o  ) )

	.dataa(!\CPU|controller|WideOr5~1_combout ),
	.datab(!\CPU|controller|Equal19~0_combout ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\CPU|controller|state~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|state~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~11 .extended_lut = "off";
defparam \CPU|controller|state~11 .lut_mask = 64'h0F0F0F0F0B0F0B0F;
defparam \CPU|controller|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N56
dffeas \CPU|controller|state[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|controller|state~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[2] .is_wysiwyg = "true";
defparam \CPU|controller|state[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N0
cyclonev_lcell_comb \CPU|controller|Equal14~0 (
// Equation(s):
// \CPU|controller|Equal14~0_combout  = ( \CPU|controller|state [4] & ( !\CPU|controller|state [2] & ( (!\CPU|controller|state [3] & (!\CPU|controller|state [1] & !\CPU|controller|state [0])) ) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(gnd),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [0]),
	.datae(!\CPU|controller|state [4]),
	.dataf(!\CPU|controller|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal14~0 .extended_lut = "off";
defparam \CPU|controller|Equal14~0 .lut_mask = 64'h0000A00000000000;
defparam \CPU|controller|Equal14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N26
dffeas \CPU|data_addr_reg|data_addr_DFF|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[0] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N12
cyclonev_lcell_comb \CPU|decode|WideOr0~0 (
// Equation(s):
// \CPU|decode|WideOr0~0_combout  = ( !\CPU|instruction_reg|instr_reg|out [15] & ( \CPU|controller|Equal1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|Equal1~1_combout ),
	.datad(gnd),
	.datae(!\CPU|instruction_reg|instr_reg|out [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|WideOr0~0 .extended_lut = "off";
defparam \CPU|decode|WideOr0~0 .lut_mask = 64'h0F0F00000F0F0000;
defparam \CPU|decode|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N30
cyclonev_lcell_comb \CPU|PC_reg|Add0~17 (
// Equation(s):
// \CPU|PC_reg|Add0~17_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \CPU|PC_reg|Add0~18  = CARRY(( \CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~17_sumout ),
	.cout(\CPU|PC_reg|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~17 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \CPU|PC_reg|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N36
cyclonev_lcell_comb \CPU|DP|alu|Equal0~0 (
// Equation(s):
// \CPU|DP|alu|Equal0~0_combout  = ( !\CPU|controller|Equal3~0_combout  & ( (!\CPU|instruction_reg|instr_reg|out [14] & (\CPU|instruction_reg|instr_reg|out [13] & \CPU|instruction_reg|instr_reg|out [15])) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [14]),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [13]),
	.datad(!\CPU|instruction_reg|instr_reg|out [15]),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Equal0~0 .extended_lut = "off";
defparam \CPU|DP|alu|Equal0~0 .lut_mask = 64'h000A000A00000000;
defparam \CPU|DP|alu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N33
cyclonev_lcell_comb \CPU|PC_reg|Add0~21 (
// Equation(s):
// \CPU|PC_reg|Add0~21_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q  ) + ( GND ) + ( \CPU|PC_reg|Add0~18  ))
// \CPU|PC_reg|Add0~22  = CARRY(( \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q  ) + ( GND ) + ( \CPU|PC_reg|Add0~18  ))

	.dataa(!\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~21_sumout ),
	.cout(\CPU|PC_reg|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~21 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \CPU|PC_reg|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N0
cyclonev_lcell_comb \CPU|controller|asel~0 (
// Equation(s):
// \CPU|controller|asel~0_combout  = ( !\CPU|controller|state [4] & ( \CPU|controller|state [0] & ( (\CPU|controller|state [3] & (!\CPU|controller|state [2] & !\CPU|controller|state [1])) ) ) ) # ( \CPU|controller|state [4] & ( !\CPU|controller|state [0] & ( 
// (!\CPU|controller|state [3] & (!\CPU|controller|state [2] & !\CPU|controller|state [1])) ) ) ) # ( !\CPU|controller|state [4] & ( !\CPU|controller|state [0] & ( (!\CPU|controller|state [3] & (\CPU|controller|state [2] & !\CPU|controller|state [1])) # 
// (\CPU|controller|state [3] & (!\CPU|controller|state [2])) ) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(gnd),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [1]),
	.datae(!\CPU|controller|state [4]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|asel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|asel~0 .extended_lut = "off";
defparam \CPU|controller|asel~0 .lut_mask = 64'h5A50A00050000000;
defparam \CPU|controller|asel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N33
cyclonev_lcell_comb \CPU|controller|vsel[1]~0 (
// Equation(s):
// \CPU|controller|vsel[1]~0_combout  = ( \CPU|controller|state [2] & ( (\CPU|controller|state [1] & (!\CPU|controller|state [3] & !\CPU|controller|state [0])) ) ) # ( !\CPU|controller|state [2] & ( (!\CPU|controller|state [1] & (!\CPU|controller|state [3] & 
// (\CPU|controller|state [0] & \CPU|controller|state [4]))) ) )

	.dataa(!\CPU|controller|state [1]),
	.datab(!\CPU|controller|state [3]),
	.datac(!\CPU|controller|state [0]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|vsel[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|vsel[1]~0 .extended_lut = "off";
defparam \CPU|controller|vsel[1]~0 .lut_mask = 64'h0008000840404040;
defparam \CPU|controller|vsel[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N39
cyclonev_lcell_comb \CPU|PC_reg|Add0~1 (
// Equation(s):
// \CPU|PC_reg|Add0~1_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q  ) + ( GND ) + ( \CPU|PC_reg|Add0~26  ))
// \CPU|PC_reg|Add0~2  = CARRY(( \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q  ) + ( GND ) + ( \CPU|PC_reg|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~1_sumout ),
	.cout(\CPU|PC_reg|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~1 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|PC_reg|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N42
cyclonev_lcell_comb \CPU|PC_reg|Add0~29 (
// Equation(s):
// \CPU|PC_reg|Add0~29_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q  ) + ( GND ) + ( \CPU|PC_reg|Add0~2  ))
// \CPU|PC_reg|Add0~30  = CARRY(( \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q  ) + ( GND ) + ( \CPU|PC_reg|Add0~2  ))

	.dataa(gnd),
	.datab(!\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~29_sumout ),
	.cout(\CPU|PC_reg|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~29 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU|PC_reg|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N45
cyclonev_lcell_comb \CPU|PC_reg|Add0~33 (
// Equation(s):
// \CPU|PC_reg|Add0~33_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out[5]~DUPLICATE_q  ) + ( GND ) + ( \CPU|PC_reg|Add0~30  ))
// \CPU|PC_reg|Add0~34  = CARRY(( \CPU|PC_reg|PC_DFF|out[5]~DUPLICATE_q  ) + ( GND ) + ( \CPU|PC_reg|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~33_sumout ),
	.cout(\CPU|PC_reg|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~33 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|PC_reg|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N42
cyclonev_lcell_comb \CPU|decode|shift[1]~0 (
// Equation(s):
// \CPU|decode|shift[1]~0_combout  = ( \CPU|instruction_reg|instr_reg|out [15] & ( (\CPU|instruction_reg|instr_reg|out [4] & (!\CPU|instruction_reg|instr_reg|out [14] $ (!\CPU|instruction_reg|instr_reg|out [13]))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [14]),
	.datab(!\CPU|instruction_reg|instr_reg|out [13]),
	.datac(gnd),
	.datad(!\CPU|instruction_reg|instr_reg|out [4]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|shift[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|shift[1]~0 .extended_lut = "off";
defparam \CPU|decode|shift[1]~0 .lut_mask = 64'h0000000000660066;
defparam \CPU|decode|shift[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N51
cyclonev_lcell_comb \CPU|controller|bsel~0 (
// Equation(s):
// \CPU|controller|bsel~0_combout  = ( \CPU|controller|state [3] & ( (!\CPU|controller|state [2] & (!\CPU|controller|state [4] & ((!\CPU|controller|state [1]) # (!\CPU|controller|state [0])))) ) ) # ( !\CPU|controller|state [3] & ( (\CPU|controller|state [2] 
// & (!\CPU|controller|state [4] & (!\CPU|controller|state [1] $ (\CPU|controller|state [0])))) ) )

	.dataa(!\CPU|controller|state [2]),
	.datab(!\CPU|controller|state [4]),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [0]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|bsel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|bsel~0 .extended_lut = "off";
defparam \CPU|controller|bsel~0 .lut_mask = 64'h4004400488808880;
defparam \CPU|controller|bsel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N57
cyclonev_lcell_comb \CPU|DP|Bin[6]~2 (
// Equation(s):
// \CPU|DP|Bin[6]~2_combout  = ( \CPU|controller|bsel~0_combout  & ( !\CPU|decode|shift[1]~0_combout  ) ) # ( !\CPU|controller|bsel~0_combout  & ( (!\CPU|decode|shift[1]~0_combout  & !\CPU|controller|Equal14~0_combout ) ) )

	.dataa(!\CPU|decode|shift[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|controller|Equal14~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|bsel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[6]~2 .extended_lut = "off";
defparam \CPU|DP|Bin[6]~2 .lut_mask = 64'hAA00AA00AAAAAAAA;
defparam \CPU|DP|Bin[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N48
cyclonev_lcell_comb \CPU|PC_reg|Add0~5 (
// Equation(s):
// \CPU|PC_reg|Add0~5_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [6] ) + ( GND ) + ( \CPU|PC_reg|Add0~34  ))
// \CPU|PC_reg|Add0~6  = CARRY(( \CPU|PC_reg|PC_DFF|out [6] ) + ( GND ) + ( \CPU|PC_reg|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~5_sumout ),
	.cout(\CPU|PC_reg|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~5 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|PC_reg|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N27
cyclonev_lcell_comb \CPU|controller|readB[2]~2 (
// Equation(s):
// \CPU|controller|readB[2]~2_combout  = ( \CPU|controller|bsel~0_combout  & ( \CPU|instruction_reg|instr_reg|out [2] ) ) # ( !\CPU|controller|bsel~0_combout  & ( \CPU|instruction_reg|instr_reg|out [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [2]),
	.datad(!\CPU|instruction_reg|instr_reg|out [7]),
	.datae(gnd),
	.dataf(!\CPU|controller|bsel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|readB[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|readB[2]~2 .extended_lut = "off";
defparam \CPU|controller|readB[2]~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|controller|readB[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N57
cyclonev_lcell_comb \CPU|DP|Mux1~0 (
// Equation(s):
// \CPU|DP|Mux1~0_combout  = ( \CPU|controller|state [0] & ( (!\CPU|controller|state [4] & ((!\CPU|controller|state [2] & (\CPU|controller|state [3] & !\CPU|controller|state [1])) # (\CPU|controller|state [2] & (!\CPU|controller|state [3] & 
// \CPU|controller|state [1])))) ) ) # ( !\CPU|controller|state [0] & ( (!\CPU|controller|state [4] & (!\CPU|controller|state [2] $ (!\CPU|controller|state [3]))) ) )

	.dataa(!\CPU|controller|state [4]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [3]),
	.datad(!\CPU|controller|state [1]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux1~0 .extended_lut = "off";
defparam \CPU|DP|Mux1~0 .lut_mask = 64'h2828282808200820;
defparam \CPU|DP|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N45
cyclonev_lcell_comb \CPU|DP|Mux8~0 (
// Equation(s):
// \CPU|DP|Mux8~0_combout  = ( \CPU|PC_reg|PC_DFF|out [7] & ( \CPU|DP|alu|out[7]~16_combout  & ( (!\CPU|controller|vsel[1]~0_combout ) # ((!\CPU|DP|Mux1~0_combout  & ((\read_data[7]~15_combout ))) # (\CPU|DP|Mux1~0_combout  & 
// (\CPU|instruction_reg|instr_reg|out [7]))) ) ) ) # ( !\CPU|PC_reg|PC_DFF|out [7] & ( \CPU|DP|alu|out[7]~16_combout  & ( (!\CPU|DP|Mux1~0_combout  & (((\CPU|controller|vsel[1]~0_combout  & \read_data[7]~15_combout )))) # (\CPU|DP|Mux1~0_combout  & 
// (((!\CPU|controller|vsel[1]~0_combout )) # (\CPU|instruction_reg|instr_reg|out [7]))) ) ) ) # ( \CPU|PC_reg|PC_DFF|out [7] & ( !\CPU|DP|alu|out[7]~16_combout  & ( (!\CPU|DP|Mux1~0_combout  & (((!\CPU|controller|vsel[1]~0_combout ) # 
// (\read_data[7]~15_combout )))) # (\CPU|DP|Mux1~0_combout  & (\CPU|instruction_reg|instr_reg|out [7] & (\CPU|controller|vsel[1]~0_combout ))) ) ) ) # ( !\CPU|PC_reg|PC_DFF|out [7] & ( !\CPU|DP|alu|out[7]~16_combout  & ( (\CPU|controller|vsel[1]~0_combout  
// & ((!\CPU|DP|Mux1~0_combout  & ((\read_data[7]~15_combout ))) # (\CPU|DP|Mux1~0_combout  & (\CPU|instruction_reg|instr_reg|out [7])))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [7]),
	.datab(!\CPU|DP|Mux1~0_combout ),
	.datac(!\CPU|controller|vsel[1]~0_combout ),
	.datad(!\read_data[7]~15_combout ),
	.datae(!\CPU|PC_reg|PC_DFF|out [7]),
	.dataf(!\CPU|DP|alu|out[7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux8~0 .extended_lut = "off";
defparam \CPU|DP|Mux8~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \CPU|DP|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y2_N4
dffeas \CPU|DP|REGFILE|R6[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N27
cyclonev_lcell_comb \CPU|controller|write~0 (
// Equation(s):
// \CPU|controller|write~0_combout  = ( \CPU|controller|state [0] & ( \CPU|controller|state [2] & ( (!\CPU|controller|state [3] & (!\CPU|controller|state [4] $ (!\CPU|controller|state [1]))) ) ) ) # ( !\CPU|controller|state [0] & ( \CPU|controller|state [2] 
// & ( (!\CPU|controller|state [3] & ((!\CPU|controller|state [4]) # (\CPU|controller|state [1]))) ) ) ) # ( \CPU|controller|state [0] & ( !\CPU|controller|state [2] & ( (!\CPU|controller|state [1] & (!\CPU|controller|state [4] $ (!\CPU|controller|state 
// [3]))) ) ) ) # ( !\CPU|controller|state [0] & ( !\CPU|controller|state [2] & ( (!\CPU|controller|state [4] & (\CPU|controller|state [3] & \CPU|controller|state [1])) ) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|state [4]),
	.datac(!\CPU|controller|state [3]),
	.datad(!\CPU|controller|state [1]),
	.datae(!\CPU|controller|state [0]),
	.dataf(!\CPU|controller|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|write~0 .extended_lut = "off";
defparam \CPU|controller|write~0 .lut_mask = 64'h000C3C00C0F030C0;
defparam \CPU|controller|write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N30
cyclonev_lcell_comb \CPU|controller|writenum[2]~0 (
// Equation(s):
// \CPU|controller|writenum[2]~0_combout  = ( \CPU|controller|state [1] & ( (!\CPU|controller|state [2] & (!\CPU|controller|state [0] & (\CPU|controller|state [3] & !\CPU|controller|state [4]))) # (\CPU|controller|state [2] & (!\CPU|controller|state [3] & 
// (!\CPU|controller|state [0] $ (!\CPU|controller|state [4])))) ) ) # ( !\CPU|controller|state [1] & ( (!\CPU|controller|state [0] & (\CPU|controller|state [2] & (!\CPU|controller|state [3] & !\CPU|controller|state [4]))) # (\CPU|controller|state [0] & 
// (!\CPU|controller|state [2] & (!\CPU|controller|state [3] $ (!\CPU|controller|state [4])))) ) )

	.dataa(!\CPU|controller|state [0]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [3]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|writenum[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|writenum[2]~0 .extended_lut = "off";
defparam \CPU|controller|writenum[2]~0 .lut_mask = 64'h2440244018201820;
defparam \CPU|controller|writenum[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N54
cyclonev_lcell_comb \CPU|DP|Mux1~1 (
// Equation(s):
// \CPU|DP|Mux1~1_combout  = ( \CPU|controller|state [0] & ( (!\CPU|controller|state [2] & (!\CPU|controller|state [1] & (!\CPU|controller|state [4] $ (!\CPU|controller|state [3])))) # (\CPU|controller|state [2] & (!\CPU|controller|state [4] & 
// (!\CPU|controller|state [3] & \CPU|controller|state [1]))) ) ) # ( !\CPU|controller|state [0] & ( (!\CPU|controller|state [2] & (!\CPU|controller|state [4] & (\CPU|controller|state [3]))) # (\CPU|controller|state [2] & (!\CPU|controller|state [3] & 
// (!\CPU|controller|state [4] $ (\CPU|controller|state [1])))) ) )

	.dataa(!\CPU|controller|state [4]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [3]),
	.datad(!\CPU|controller|state [1]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux1~1 .extended_lut = "off";
defparam \CPU|DP|Mux1~1 .lut_mask = 64'h2818281848204820;
defparam \CPU|DP|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N4
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N50
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N12
cyclonev_lcell_comb \CPU|controller|load_ir~0 (
// Equation(s):
// \CPU|controller|load_ir~0_combout  = ( !\CPU|controller|state [4] & ( (\CPU|controller|state [3] & (\CPU|controller|state [0] & (!\CPU|controller|state [1] $ (!\CPU|controller|state [2])))) ) )

	.dataa(!\CPU|controller|state [1]),
	.datab(!\CPU|controller|state [3]),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [0]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|load_ir~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|load_ir~0 .extended_lut = "off";
defparam \CPU|controller|load_ir~0 .lut_mask = 64'h0012001200000000;
defparam \CPU|controller|load_ir~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N0
cyclonev_lcell_comb \CPU|DP|REGFILE|R2[15]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R2[15]~feeder_combout  = ( \CPU|DP|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[15]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R2[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|Decoder0~4 (
// Equation(s):
// \CPU|DP|REGFILE|Decoder0~4_combout  = ( \CPU|controller|writenum[1]~3_combout  & ( !\CPU|controller|writenum[0]~2_combout  & ( (\CPU|controller|write~0_combout  & !\CPU|controller|writenum[2]~1_combout ) ) ) )

	.dataa(!\CPU|controller|write~0_combout ),
	.datab(gnd),
	.datac(!\CPU|controller|writenum[2]~1_combout ),
	.datad(gnd),
	.datae(!\CPU|controller|writenum[1]~3_combout ),
	.dataf(!\CPU|controller|writenum[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Decoder0~4 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Decoder0~4 .lut_mask = 64'h0000505000000000;
defparam \CPU|DP|REGFILE|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y2_N1
dffeas \CPU|DP|REGFILE|R2[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N18
cyclonev_lcell_comb \CPU|controller|readB[0]~0 (
// Equation(s):
// \CPU|controller|readB[0]~0_combout  = ( \CPU|controller|bsel~0_combout  & ( \CPU|instruction_reg|instr_reg|out [0] ) ) # ( !\CPU|controller|bsel~0_combout  & ( \CPU|instruction_reg|instr_reg|out [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [0]),
	.datad(!\CPU|instruction_reg|instr_reg|out [5]),
	.datae(gnd),
	.dataf(!\CPU|controller|bsel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|readB[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|readB[0]~0 .extended_lut = "off";
defparam \CPU|controller|readB[0]~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|controller|readB[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|Decoder0~5 (
// Equation(s):
// \CPU|DP|REGFILE|Decoder0~5_combout  = ( !\CPU|controller|writenum[2]~1_combout  & ( (\CPU|controller|writenum[0]~2_combout  & (\CPU|controller|writenum[1]~3_combout  & \CPU|controller|write~0_combout )) ) )

	.dataa(!\CPU|controller|writenum[0]~2_combout ),
	.datab(gnd),
	.datac(!\CPU|controller|writenum[1]~3_combout ),
	.datad(!\CPU|controller|write~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|writenum[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Decoder0~5 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Decoder0~5 .lut_mask = 64'h0005000500000000;
defparam \CPU|DP|REGFILE|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N31
dffeas \CPU|DP|REGFILE|R3[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|Decoder0~6 (
// Equation(s):
// \CPU|DP|REGFILE|Decoder0~6_combout  = ( !\CPU|controller|writenum[1]~3_combout  & ( \CPU|controller|writenum[0]~2_combout  & ( (!\CPU|controller|writenum[2]~1_combout  & \CPU|controller|write~0_combout ) ) ) )

	.dataa(!\CPU|controller|writenum[2]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|controller|write~0_combout ),
	.datae(!\CPU|controller|writenum[1]~3_combout ),
	.dataf(!\CPU|controller|writenum[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Decoder0~6 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Decoder0~6 .lut_mask = 64'h0000000000AA0000;
defparam \CPU|DP|REGFILE|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N7
dffeas \CPU|DP|REGFILE|R1[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|Decoder0~7 (
// Equation(s):
// \CPU|DP|REGFILE|Decoder0~7_combout  = ( !\CPU|controller|writenum[1]~3_combout  & ( (\CPU|controller|write~0_combout  & (!\CPU|controller|writenum[2]~1_combout  & !\CPU|controller|writenum[0]~2_combout )) ) )

	.dataa(!\CPU|controller|write~0_combout ),
	.datab(!\CPU|controller|writenum[2]~1_combout ),
	.datac(!\CPU|controller|writenum[0]~2_combout ),
	.datad(gnd),
	.datae(!\CPU|controller|writenum[1]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Decoder0~7 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Decoder0~7 .lut_mask = 64'h4040000040400000;
defparam \CPU|DP|REGFILE|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y3_N38
dffeas \CPU|DP|REGFILE|R0[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N48
cyclonev_lcell_comb \CPU|controller|readB[1]~1 (
// Equation(s):
// \CPU|controller|readB[1]~1_combout  = ( \CPU|controller|bsel~0_combout  & ( \CPU|instruction_reg|instr_reg|out [1] ) ) # ( !\CPU|controller|bsel~0_combout  & ( \CPU|instruction_reg|instr_reg|out [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [1]),
	.datad(!\CPU|instruction_reg|instr_reg|out [6]),
	.datae(gnd),
	.dataf(!\CPU|controller|bsel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|readB[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|readB[1]~1 .extended_lut = "off";
defparam \CPU|controller|readB[1]~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|controller|readB[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux16~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux16~1_combout  = ( \CPU|DP|REGFILE|R0 [15] & ( \CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout  & (\CPU|DP|REGFILE|R2 [15])) # (\CPU|controller|readB[0]~0_combout  & ((\CPU|DP|REGFILE|R3 [15]))) ) ) ) # ( 
// !\CPU|DP|REGFILE|R0 [15] & ( \CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout  & (\CPU|DP|REGFILE|R2 [15])) # (\CPU|controller|readB[0]~0_combout  & ((\CPU|DP|REGFILE|R3 [15]))) ) ) ) # ( \CPU|DP|REGFILE|R0 [15] & ( 
// !\CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout ) # (\CPU|DP|REGFILE|R1 [15]) ) ) ) # ( !\CPU|DP|REGFILE|R0 [15] & ( !\CPU|controller|readB[1]~1_combout  & ( (\CPU|controller|readB[0]~0_combout  & \CPU|DP|REGFILE|R1 [15]) ) ) 
// )

	.dataa(!\CPU|DP|REGFILE|R2 [15]),
	.datab(!\CPU|controller|readB[0]~0_combout ),
	.datac(!\CPU|DP|REGFILE|R3 [15]),
	.datad(!\CPU|DP|REGFILE|R1 [15]),
	.datae(!\CPU|DP|REGFILE|R0 [15]),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux16~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux16~1 .lut_mask = 64'h0033CCFF47474747;
defparam \CPU|DP|REGFILE|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|R4[15]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R4[15]~feeder_combout  = ( \CPU|DP|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R4[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[15]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R4[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R4[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|Decoder0~0 (
// Equation(s):
// \CPU|DP|REGFILE|Decoder0~0_combout  = ( !\CPU|controller|writenum[1]~3_combout  & ( !\CPU|controller|writenum[0]~2_combout  & ( (\CPU|controller|write~0_combout  & \CPU|controller|writenum[2]~1_combout ) ) ) )

	.dataa(!\CPU|controller|write~0_combout ),
	.datab(gnd),
	.datac(!\CPU|controller|writenum[2]~1_combout ),
	.datad(gnd),
	.datae(!\CPU|controller|writenum[1]~3_combout ),
	.dataf(!\CPU|controller|writenum[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Decoder0~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Decoder0~0 .lut_mask = 64'h0505000000000000;
defparam \CPU|DP|REGFILE|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y2_N7
dffeas \CPU|DP|REGFILE|R4[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R4[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|R6[15]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R6[15]~feeder_combout  = ( \CPU|DP|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R6[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[15]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R6[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R6[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y3_N44
dffeas \CPU|DP|REGFILE|R6[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R6[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N9
cyclonev_lcell_comb \CPU|DP|REGFILE|Decoder0~3 (
// Equation(s):
// \CPU|DP|REGFILE|Decoder0~3_combout  = ( \CPU|controller|writenum[1]~3_combout  & ( (\CPU|controller|write~0_combout  & (\CPU|controller|writenum[2]~1_combout  & \CPU|controller|writenum[0]~2_combout )) ) )

	.dataa(!\CPU|controller|write~0_combout ),
	.datab(!\CPU|controller|writenum[2]~1_combout ),
	.datac(!\CPU|controller|writenum[0]~2_combout ),
	.datad(gnd),
	.datae(!\CPU|controller|writenum[1]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Decoder0~3 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Decoder0~3 .lut_mask = 64'h0000010100000101;
defparam \CPU|DP|REGFILE|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N50
dffeas \CPU|DP|REGFILE|R7[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y3_N53
dffeas \CPU|DP|REGFILE|R5[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux16~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux16~0_combout  = ( \CPU|DP|REGFILE|R5 [15] & ( \CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout  & (\CPU|DP|REGFILE|R6 [15])) # (\CPU|controller|readB[0]~0_combout  & ((\CPU|DP|REGFILE|R7 [15]))) ) ) ) # ( 
// !\CPU|DP|REGFILE|R5 [15] & ( \CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout  & (\CPU|DP|REGFILE|R6 [15])) # (\CPU|controller|readB[0]~0_combout  & ((\CPU|DP|REGFILE|R7 [15]))) ) ) ) # ( \CPU|DP|REGFILE|R5 [15] & ( 
// !\CPU|controller|readB[1]~1_combout  & ( (\CPU|controller|readB[0]~0_combout ) # (\CPU|DP|REGFILE|R4 [15]) ) ) ) # ( !\CPU|DP|REGFILE|R5 [15] & ( !\CPU|controller|readB[1]~1_combout  & ( (\CPU|DP|REGFILE|R4 [15] & !\CPU|controller|readB[0]~0_combout ) ) ) 
// )

	.dataa(!\CPU|DP|REGFILE|R4 [15]),
	.datab(!\CPU|controller|readB[0]~0_combout ),
	.datac(!\CPU|DP|REGFILE|R6 [15]),
	.datad(!\CPU|DP|REGFILE|R7 [15]),
	.datae(!\CPU|DP|REGFILE|R5 [15]),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux16~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux16~0 .lut_mask = 64'h444477770C3F0C3F;
defparam \CPU|DP|REGFILE|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N39
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux16~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux16~2_combout  = ( \CPU|DP|REGFILE|Mux16~0_combout  & ( (\CPU|DP|REGFILE|Mux16~1_combout ) # (\CPU|controller|readB[2]~2_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux16~0_combout  & ( (!\CPU|controller|readB[2]~2_combout  & 
// \CPU|DP|REGFILE|Mux16~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|readB[2]~2_combout ),
	.datad(!\CPU|DP|REGFILE|Mux16~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux16~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux16~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|REGFILE|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N54
cyclonev_lcell_comb \CPU|DP|Bin[14]~16 (
// Equation(s):
// \CPU|DP|Bin[14]~16_combout  = ( \CPU|DP|REGFILE|Mux17~2_combout  & ( \CPU|DP|REGFILE|Mux18~2_combout  & ( ((!\CPU|DP|Bin[6]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[6]~1_combout  & ((\CPU|DP|REGFILE|Mux16~2_combout )))) # 
// (\CPU|DP|Bin[6]~2_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux17~2_combout  & ( \CPU|DP|REGFILE|Mux18~2_combout  & ( (!\CPU|DP|Bin[6]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4] & ((!\CPU|DP|Bin[6]~2_combout )))) # (\CPU|DP|Bin[6]~1_combout  & 
// (((\CPU|DP|Bin[6]~2_combout ) # (\CPU|DP|REGFILE|Mux16~2_combout )))) ) ) ) # ( \CPU|DP|REGFILE|Mux17~2_combout  & ( !\CPU|DP|REGFILE|Mux18~2_combout  & ( (!\CPU|DP|Bin[6]~1_combout  & (((\CPU|DP|Bin[6]~2_combout )) # (\CPU|instruction_reg|instr_reg|out 
// [4]))) # (\CPU|DP|Bin[6]~1_combout  & (((\CPU|DP|REGFILE|Mux16~2_combout  & !\CPU|DP|Bin[6]~2_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux17~2_combout  & ( !\CPU|DP|REGFILE|Mux18~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & ((!\CPU|DP|Bin[6]~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[6]~1_combout  & ((\CPU|DP|REGFILE|Mux16~2_combout ))))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|REGFILE|Mux16~2_combout ),
	.datac(!\CPU|DP|Bin[6]~1_combout ),
	.datad(!\CPU|DP|Bin[6]~2_combout ),
	.datae(!\CPU|DP|REGFILE|Mux17~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[14]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[14]~16 .extended_lut = "off";
defparam \CPU|DP|Bin[14]~16 .lut_mask = 64'h530053F0530F53FF;
defparam \CPU|DP|Bin[14]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N24
cyclonev_lcell_comb \CPU|controller|asel~1 (
// Equation(s):
// \CPU|controller|asel~1_combout  = ( !\CPU|controller|state [4] & ( \CPU|controller|state [0] & ( (\CPU|controller|state [3] & (!\CPU|controller|state [1] & !\CPU|controller|state [2])) ) ) ) # ( !\CPU|controller|state [4] & ( !\CPU|controller|state [0] & 
// ( (!\CPU|controller|state [3] & (!\CPU|controller|state [1] & \CPU|controller|state [2])) # (\CPU|controller|state [3] & ((!\CPU|controller|state [2]))) ) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [1]),
	.datac(!\CPU|controller|state [2]),
	.datad(gnd),
	.datae(!\CPU|controller|state [4]),
	.dataf(!\CPU|controller|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|asel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|asel~1 .extended_lut = "off";
defparam \CPU|controller|asel~1 .lut_mask = 64'h5858000040400000;
defparam \CPU|controller|asel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N47
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N18
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N33
cyclonev_lcell_comb \CPU|DP|Mux6~0 (
// Equation(s):
// \CPU|DP|Mux6~0_combout  = ( \read_data[9]~3_combout  & ( \CPU|DP|alu|out[9]~22_combout  & ( ((\CPU|DP|Mux1~0_combout  & \CPU|instruction_reg|instr_reg|out [7])) # (\CPU|DP|Mux1~1_combout ) ) ) ) # ( !\read_data[9]~3_combout  & ( 
// \CPU|DP|alu|out[9]~22_combout  & ( (\CPU|DP|Mux1~0_combout  & ((\CPU|DP|Mux1~1_combout ) # (\CPU|instruction_reg|instr_reg|out [7]))) ) ) ) # ( \read_data[9]~3_combout  & ( !\CPU|DP|alu|out[9]~22_combout  & ( (!\CPU|DP|Mux1~0_combout  & 
// ((\CPU|DP|Mux1~1_combout ))) # (\CPU|DP|Mux1~0_combout  & (\CPU|instruction_reg|instr_reg|out [7] & !\CPU|DP|Mux1~1_combout )) ) ) ) # ( !\read_data[9]~3_combout  & ( !\CPU|DP|alu|out[9]~22_combout  & ( (\CPU|DP|Mux1~0_combout  & 
// (\CPU|instruction_reg|instr_reg|out [7] & !\CPU|DP|Mux1~1_combout )) ) ) )

	.dataa(!\CPU|DP|Mux1~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [7]),
	.datac(gnd),
	.datad(!\CPU|DP|Mux1~1_combout ),
	.datae(!\read_data[9]~3_combout ),
	.dataf(!\CPU|DP|alu|out[9]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux6~0 .extended_lut = "off";
defparam \CPU|DP|Mux6~0 .lut_mask = 64'h110011AA115511FF;
defparam \CPU|DP|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N15
cyclonev_lcell_comb \CPU|controller|Equal23~0 (
// Equation(s):
// \CPU|controller|Equal23~0_combout  = ( !\CPU|controller|state [2] & ( (!\CPU|controller|state [1] & (!\CPU|controller|state [3] & (!\CPU|controller|state [0] & !\CPU|controller|state [4]))) ) )

	.dataa(!\CPU|controller|state [1]),
	.datab(!\CPU|controller|state [3]),
	.datac(!\CPU|controller|state [0]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal23~0 .extended_lut = "off";
defparam \CPU|controller|Equal23~0 .lut_mask = 64'h8000800000000000;
defparam \CPU|controller|Equal23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N27
cyclonev_lcell_comb \CPU|PC_reg|PC_DFF|out[8]~0 (
// Equation(s):
// \CPU|PC_reg|PC_DFF|out[8]~0_combout  = ( \CPU|controller|state [1] & ( \CPU|controller|state [3] & ( (!\CPU|controller|state [4] & ((!\CPU|controller|state [2]) # (!\CPU|controller|state [0]))) ) ) ) # ( !\CPU|controller|state [1] & ( 
// \CPU|controller|state [3] & ( (!\CPU|controller|state [4] & !\CPU|controller|state [2]) ) ) ) # ( \CPU|controller|state [1] & ( !\CPU|controller|state [3] & ( !\CPU|controller|state [2] $ (((!\CPU|controller|state [4]) # (!\CPU|controller|state [0]))) ) ) 
// ) # ( !\CPU|controller|state [1] & ( !\CPU|controller|state [3] & ( (!\CPU|controller|state [4] & (!\CPU|controller|state [2] $ (!\CPU|controller|state [0]))) # (\CPU|controller|state [4] & ((!\CPU|controller|state [2]) # (\CPU|controller|state [0]))) ) ) 
// )

	.dataa(!\CPU|controller|state [4]),
	.datab(gnd),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [0]),
	.datae(!\CPU|controller|state [1]),
	.dataf(!\CPU|controller|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|PC_DFF|out[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[8]~0 .extended_lut = "off";
defparam \CPU|PC_reg|PC_DFF|out[8]~0 .lut_mask = 64'h5AF50F5AA0A0AAA0;
defparam \CPU|PC_reg|PC_DFF|out[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N45
cyclonev_lcell_comb \CPU|PC_reg|PC_DFF|out[8]~1 (
// Equation(s):
// \CPU|PC_reg|PC_DFF|out[8]~1_combout  = ( \CPU|PC_reg|PC_DFF|out[8]~0_combout  & ( \CPU|controller|Equal23~0_combout  ) ) # ( !\CPU|PC_reg|PC_DFF|out[8]~0_combout  & ( (((!\CPU|decode|Selector0~1_combout ) # (\CPU|controller|allow_branch~0_combout )) # 
// (\CPU|decode|WideOr0~0_combout )) # (\CPU|controller|Equal23~0_combout ) ) )

	.dataa(!\CPU|controller|Equal23~0_combout ),
	.datab(!\CPU|decode|WideOr0~0_combout ),
	.datac(!\CPU|controller|allow_branch~0_combout ),
	.datad(!\CPU|decode|Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[8]~1 .extended_lut = "off";
defparam \CPU|PC_reg|PC_DFF|out[8]~1 .lut_mask = 64'hFF7FFF7F55555555;
defparam \CPU|PC_reg|PC_DFF|out[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N38
dffeas \CPU|PC_reg|PC_DFF|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[8]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal23~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[8] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N9
cyclonev_lcell_comb \CPU|DP|Mux7~0 (
// Equation(s):
// \CPU|DP|Mux7~0_combout  = ( \CPU|controller|vsel[1]~0_combout  & ( \CPU|DP|alu|out[8]~18_combout  & ( (!\CPU|DP|Mux1~0_combout  & ((\read_data[8]~2_combout ))) # (\CPU|DP|Mux1~0_combout  & (\CPU|instruction_reg|instr_reg|out [7])) ) ) ) # ( 
// !\CPU|controller|vsel[1]~0_combout  & ( \CPU|DP|alu|out[8]~18_combout  & ( (\CPU|PC_reg|PC_DFF|out [8]) # (\CPU|DP|Mux1~0_combout ) ) ) ) # ( \CPU|controller|vsel[1]~0_combout  & ( !\CPU|DP|alu|out[8]~18_combout  & ( (!\CPU|DP|Mux1~0_combout  & 
// ((\read_data[8]~2_combout ))) # (\CPU|DP|Mux1~0_combout  & (\CPU|instruction_reg|instr_reg|out [7])) ) ) ) # ( !\CPU|controller|vsel[1]~0_combout  & ( !\CPU|DP|alu|out[8]~18_combout  & ( (!\CPU|DP|Mux1~0_combout  & \CPU|PC_reg|PC_DFF|out [8]) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [7]),
	.datab(!\read_data[8]~2_combout ),
	.datac(!\CPU|DP|Mux1~0_combout ),
	.datad(!\CPU|PC_reg|PC_DFF|out [8]),
	.datae(!\CPU|controller|vsel[1]~0_combout ),
	.dataf(!\CPU|DP|alu|out[8]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux7~0 .extended_lut = "off";
defparam \CPU|DP|Mux7~0 .lut_mask = 64'h00F035350FFF3535;
defparam \CPU|DP|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N32
dffeas \CPU|PC_reg|PC_DFF|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal23~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[5] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N9
cyclonev_lcell_comb \CPU|DP|Mux10~0 (
// Equation(s):
// \CPU|DP|Mux10~0_combout  = ( \read_data[5]~11_combout  & ( \CPU|DP|alu|out[5]~12_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((\CPU|DP|Mux1~0_combout ) # (\CPU|PC_reg|PC_DFF|out [5])))) # (\CPU|controller|vsel[1]~0_combout  & 
// (((!\CPU|DP|Mux1~0_combout )) # (\CPU|instruction_reg|instr_reg|out [5]))) ) ) ) # ( !\read_data[5]~11_combout  & ( \CPU|DP|alu|out[5]~12_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((\CPU|DP|Mux1~0_combout ) # (\CPU|PC_reg|PC_DFF|out [5])))) # 
// (\CPU|controller|vsel[1]~0_combout  & (\CPU|instruction_reg|instr_reg|out [5] & ((\CPU|DP|Mux1~0_combout )))) ) ) ) # ( \read_data[5]~11_combout  & ( !\CPU|DP|alu|out[5]~12_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((\CPU|PC_reg|PC_DFF|out [5] 
// & !\CPU|DP|Mux1~0_combout )))) # (\CPU|controller|vsel[1]~0_combout  & (((!\CPU|DP|Mux1~0_combout )) # (\CPU|instruction_reg|instr_reg|out [5]))) ) ) ) # ( !\read_data[5]~11_combout  & ( !\CPU|DP|alu|out[5]~12_combout  & ( 
// (!\CPU|controller|vsel[1]~0_combout  & (((\CPU|PC_reg|PC_DFF|out [5] & !\CPU|DP|Mux1~0_combout )))) # (\CPU|controller|vsel[1]~0_combout  & (\CPU|instruction_reg|instr_reg|out [5] & ((\CPU|DP|Mux1~0_combout )))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [5]),
	.datab(!\CPU|controller|vsel[1]~0_combout ),
	.datac(!\CPU|PC_reg|PC_DFF|out [5]),
	.datad(!\CPU|DP|Mux1~0_combout ),
	.datae(!\read_data[5]~11_combout ),
	.dataf(!\CPU|DP|alu|out[5]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux10~0 .extended_lut = "off";
defparam \CPU|DP|Mux10~0 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \CPU|DP|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N44
dffeas \CPU|PC_reg|PC_DFF|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[3]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal23~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[3] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N27
cyclonev_lcell_comb \CPU|DP|Mux12~0 (
// Equation(s):
// \CPU|DP|Mux12~0_combout  = ( \CPU|PC_reg|PC_DFF|out [3] & ( \CPU|DP|Mux1~0_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & ((\CPU|DP|alu|out[3]~8_combout ))) # (\CPU|controller|vsel[1]~0_combout  & (\CPU|instruction_reg|instr_reg|out [3])) ) ) ) # ( 
// !\CPU|PC_reg|PC_DFF|out [3] & ( \CPU|DP|Mux1~0_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & ((\CPU|DP|alu|out[3]~8_combout ))) # (\CPU|controller|vsel[1]~0_combout  & (\CPU|instruction_reg|instr_reg|out [3])) ) ) ) # ( \CPU|PC_reg|PC_DFF|out [3] & 
// ( !\CPU|DP|Mux1~0_combout  & ( (!\CPU|controller|vsel[1]~0_combout ) # (\read_data[3]~10_combout ) ) ) ) # ( !\CPU|PC_reg|PC_DFF|out [3] & ( !\CPU|DP|Mux1~0_combout  & ( (\CPU|controller|vsel[1]~0_combout  & \read_data[3]~10_combout ) ) ) )

	.dataa(!\CPU|controller|vsel[1]~0_combout ),
	.datab(!\read_data[3]~10_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [3]),
	.datad(!\CPU|DP|alu|out[3]~8_combout ),
	.datae(!\CPU|PC_reg|PC_DFF|out [3]),
	.dataf(!\CPU|DP|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux12~0 .extended_lut = "off";
defparam \CPU|DP|Mux12~0 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \CPU|DP|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N39
cyclonev_lcell_comb \CPU|DP|Mux13~0 (
// Equation(s):
// \CPU|DP|Mux13~0_combout  = ( \CPU|instruction_reg|instr_reg|out [2] & ( \CPU|DP|alu|out[2]~6_combout  & ( ((!\CPU|controller|vsel[1]~0_combout  & (\CPU|PC_reg|PC_DFF|out [2])) # (\CPU|controller|vsel[1]~0_combout  & ((\read_data[2]~14_combout )))) # 
// (\CPU|DP|Mux1~0_combout ) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [2] & ( \CPU|DP|alu|out[2]~6_combout  & ( (!\CPU|DP|Mux1~0_combout  & ((!\CPU|controller|vsel[1]~0_combout  & (\CPU|PC_reg|PC_DFF|out [2])) # (\CPU|controller|vsel[1]~0_combout  & 
// ((\read_data[2]~14_combout ))))) # (\CPU|DP|Mux1~0_combout  & (((!\CPU|controller|vsel[1]~0_combout )))) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [2] & ( !\CPU|DP|alu|out[2]~6_combout  & ( (!\CPU|DP|Mux1~0_combout  & 
// ((!\CPU|controller|vsel[1]~0_combout  & (\CPU|PC_reg|PC_DFF|out [2])) # (\CPU|controller|vsel[1]~0_combout  & ((\read_data[2]~14_combout ))))) # (\CPU|DP|Mux1~0_combout  & (((\CPU|controller|vsel[1]~0_combout )))) ) ) ) # ( 
// !\CPU|instruction_reg|instr_reg|out [2] & ( !\CPU|DP|alu|out[2]~6_combout  & ( (!\CPU|DP|Mux1~0_combout  & ((!\CPU|controller|vsel[1]~0_combout  & (\CPU|PC_reg|PC_DFF|out [2])) # (\CPU|controller|vsel[1]~0_combout  & ((\read_data[2]~14_combout ))))) ) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out [2]),
	.datab(!\CPU|DP|Mux1~0_combout ),
	.datac(!\CPU|controller|vsel[1]~0_combout ),
	.datad(!\read_data[2]~14_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [2]),
	.dataf(!\CPU|DP|alu|out[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux13~0 .extended_lut = "off";
defparam \CPU|DP|Mux13~0 .lut_mask = 64'h404C434F707C737F;
defparam \CPU|DP|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N36
cyclonev_lcell_comb \CPU|DP|Mux14~0 (
// Equation(s):
// \CPU|DP|Mux14~0_combout  = ( \read_data[1]~12_combout  & ( \CPU|DP|alu|out[1]~4_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ) # (\CPU|DP|Mux1~0_combout )))) # (\CPU|controller|vsel[1]~0_combout  & 
// (((!\CPU|DP|Mux1~0_combout )) # (\CPU|instruction_reg|instr_reg|out [1]))) ) ) ) # ( !\read_data[1]~12_combout  & ( \CPU|DP|alu|out[1]~4_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ) # 
// (\CPU|DP|Mux1~0_combout )))) # (\CPU|controller|vsel[1]~0_combout  & (\CPU|instruction_reg|instr_reg|out [1] & (\CPU|DP|Mux1~0_combout ))) ) ) ) # ( \read_data[1]~12_combout  & ( !\CPU|DP|alu|out[1]~4_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & 
// (((!\CPU|DP|Mux1~0_combout  & \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q )))) # (\CPU|controller|vsel[1]~0_combout  & (((!\CPU|DP|Mux1~0_combout )) # (\CPU|instruction_reg|instr_reg|out [1]))) ) ) ) # ( !\read_data[1]~12_combout  & ( 
// !\CPU|DP|alu|out[1]~4_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((!\CPU|DP|Mux1~0_combout  & \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q )))) # (\CPU|controller|vsel[1]~0_combout  & (\CPU|instruction_reg|instr_reg|out [1] & (\CPU|DP|Mux1~0_combout 
// ))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [1]),
	.datab(!\CPU|controller|vsel[1]~0_combout ),
	.datac(!\CPU|DP|Mux1~0_combout ),
	.datad(!\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ),
	.datae(!\read_data[1]~12_combout ),
	.dataf(!\CPU|DP|alu|out[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux14~0 .extended_lut = "off";
defparam \CPU|DP|Mux14~0 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \CPU|DP|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\CPU|controller|write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\CPU|controller|load_ir~0_combout ),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\CPU|DP|Mux15~0_combout ,\CPU|DP|Mux14~0_combout ,\CPU|DP|Mux13~0_combout ,\CPU|DP|Mux12~0_combout ,\CPU|DP|Mux11~0_combout ,\CPU|DP|Mux10~0_combout ,\CPU|DP|Mux9~0_combout ,
\CPU|DP|Mux8~0_combout ,\CPU|DP|Mux7~0_combout ,\CPU|DP|Mux6~0_combout ,\CPU|DP|Mux5~0_combout ,\CPU|DP|Mux4~0_combout ,\CPU|DP|Mux3~0_combout ,\CPU|DP|Mux2~0_combout ,\CPU|DP|Mux1~2_combout ,\CPU|DP|Mux0~0_combout }),
	.portaaddr({\CPU|controller|writenum[2]~1_combout ,\CPU|controller|writenum[1]~3_combout ,\CPU|controller|writenum[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\read_data[10]~0_combout ,\read_data[9]~3_combout ,\read_data[8]~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu:CPU|datapath:DP|regfile:REGFILE|altsyncram:R0_rtl_0|altsyncram_bfo1:auto_generated|ALTSYNCRAM";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 7;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N48
cyclonev_lcell_comb \CPU|DP|Ain[14]~14 (
// Equation(s):
// \CPU|DP|Ain[14]~14_combout  = ( \CPU|DP|REGFILE|R0_rtl_0_bypass [8] & ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1  ) ) # ( !\CPU|DP|REGFILE|R0_rtl_0_bypass [8] & ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1  & ( 
// !\CPU|DP|REGFILE|Mux0~1_combout  ) ) ) # ( \CPU|DP|REGFILE|R0_rtl_0_bypass [8] & ( !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1  & ( \CPU|DP|REGFILE|Mux0~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|R0_rtl_0_bypass [8]),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[14]~14 .extended_lut = "off";
defparam \CPU|DP|Ain[14]~14 .lut_mask = 64'h00003333CCCCFFFF;
defparam \CPU|DP|Ain[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N9
cyclonev_lcell_comb \CPU|DP|Ain[13]~13 (
// Equation(s):
// \CPU|DP|Ain[13]~13_combout  = ( \CPU|DP|REGFILE|Mux0~1_combout  & ( \CPU|DP|REGFILE|R0_rtl_0_bypass [9] ) ) # ( !\CPU|DP|REGFILE|Mux0~1_combout  & ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a2  ) )

	.dataa(!\CPU|DP|REGFILE|R0_rtl_0_bypass [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[13]~13 .extended_lut = "off";
defparam \CPU|DP|Ain[13]~13 .lut_mask = 64'h00FF00FF55555555;
defparam \CPU|DP|Ain[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N12
cyclonev_lcell_comb \CPU|DP|Bin[13]~15 (
// Equation(s):
// \CPU|DP|Bin[13]~15_combout  = ( \CPU|DP|Bin[6]~2_combout  & ( \CPU|DP|REGFILE|Mux18~2_combout  & ( (!\CPU|DP|Bin[6]~1_combout ) # (\CPU|DP|REGFILE|Mux19~2_combout ) ) ) ) # ( !\CPU|DP|Bin[6]~2_combout  & ( \CPU|DP|REGFILE|Mux18~2_combout  & ( 
// (!\CPU|DP|Bin[6]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[6]~1_combout  & ((\CPU|DP|REGFILE|Mux17~2_combout ))) ) ) ) # ( \CPU|DP|Bin[6]~2_combout  & ( !\CPU|DP|REGFILE|Mux18~2_combout  & ( (\CPU|DP|REGFILE|Mux19~2_combout  & 
// \CPU|DP|Bin[6]~1_combout ) ) ) ) # ( !\CPU|DP|Bin[6]~2_combout  & ( !\CPU|DP|REGFILE|Mux18~2_combout  & ( (!\CPU|DP|Bin[6]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[6]~1_combout  & ((\CPU|DP|REGFILE|Mux17~2_combout ))) ) ) )

	.dataa(!\CPU|DP|REGFILE|Mux19~2_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [4]),
	.datac(!\CPU|DP|Bin[6]~1_combout ),
	.datad(!\CPU|DP|REGFILE|Mux17~2_combout ),
	.datae(!\CPU|DP|Bin[6]~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[13]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[13]~15 .extended_lut = "off";
defparam \CPU|DP|Bin[13]~15 .lut_mask = 64'h303F0505303FF5F5;
defparam \CPU|DP|Bin[13]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N2
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N57
cyclonev_lcell_comb \CPU|DP|Ain[12]~12 (
// Equation(s):
// \CPU|DP|Ain[12]~12_combout  = ( \CPU|DP|REGFILE|R0_rtl_0_bypass [10] & ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3  ) ) # ( !\CPU|DP|REGFILE|R0_rtl_0_bypass [10] & ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3  & ( 
// !\CPU|DP|REGFILE|Mux0~1_combout  ) ) ) # ( \CPU|DP|REGFILE|R0_rtl_0_bypass [10] & ( !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3  & ( \CPU|DP|REGFILE|Mux0~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|R0_rtl_0_bypass [10]),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[12]~12 .extended_lut = "off";
defparam \CPU|DP|Ain[12]~12 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \CPU|DP|Ain[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N54
cyclonev_lcell_comb \CPU|DP|Ain[11]~15 (
// Equation(s):
// \CPU|DP|Ain[11]~15_combout  = ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a4  & ( (!\CPU|DP|REGFILE|Mux0~1_combout ) # (\CPU|DP|REGFILE|R0_rtl_0_bypass [11]) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a4  & ( 
// (\CPU|DP|REGFILE|Mux0~1_combout  & \CPU|DP|REGFILE|R0_rtl_0_bypass [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0_bypass [11]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[11]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[11]~15 .extended_lut = "off";
defparam \CPU|DP|Ain[11]~15 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|DP|Ain[11]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N52
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N3
cyclonev_lcell_comb \CPU|DP|Ain[10]~10 (
// Equation(s):
// \CPU|DP|Ain[10]~10_combout  = ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a5  & ( (!\CPU|DP|REGFILE|Mux0~1_combout ) # (\CPU|DP|REGFILE|R0_rtl_0_bypass [12]) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a5  & ( 
// (\CPU|DP|REGFILE|Mux0~1_combout  & \CPU|DP|REGFILE|R0_rtl_0_bypass [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0_bypass [12]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[10]~10 .extended_lut = "off";
defparam \CPU|DP|Ain[10]~10 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|DP|Ain[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N8
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N48
cyclonev_lcell_comb \CPU|DP|Ain[9]~11 (
// Equation(s):
// \CPU|DP|Ain[9]~11_combout  = ( \CPU|DP|REGFILE|Mux0~1_combout  & ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a6  & ( \CPU|DP|REGFILE|R0_rtl_0_bypass [13] ) ) ) # ( !\CPU|DP|REGFILE|Mux0~1_combout  & ( 
// \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a6  ) ) # ( \CPU|DP|REGFILE|Mux0~1_combout  & ( !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a6  & ( \CPU|DP|REGFILE|R0_rtl_0_bypass [13] ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REGFILE|R0_rtl_0_bypass [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[9]~11 .extended_lut = "off";
defparam \CPU|DP|Ain[9]~11 .lut_mask = 64'h00003333FFFF3333;
defparam \CPU|DP|Ain[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N26
dffeas \CPU|DP|REGFILE|R5[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|R7[8]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R7[8]~feeder_combout  = ( \CPU|DP|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R7[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[8]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R7[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R7[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N7
dffeas \CPU|DP|REGFILE|R7[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R7[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N55
dffeas \CPU|DP|REGFILE|R4[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N39
cyclonev_lcell_comb \CPU|DP|REGFILE|R6[8]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R6[8]~feeder_combout  = ( \CPU|DP|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R6[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[8]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R6[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R6[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N40
dffeas \CPU|DP|REGFILE|R6[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R6[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N27
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux23~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux23~0_combout  = ( \CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R7 [8] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R6 [8] ) 
// ) ) # ( \CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R5 [8] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R4 [8] ) ) )

	.dataa(!\CPU|DP|REGFILE|R5 [8]),
	.datab(!\CPU|DP|REGFILE|R7 [8]),
	.datac(!\CPU|DP|REGFILE|R4 [8]),
	.datad(!\CPU|DP|REGFILE|R6 [8]),
	.datae(!\CPU|controller|readB[0]~0_combout ),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux23~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux23~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \CPU|DP|REGFILE|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N30
cyclonev_lcell_comb \CPU|DP|REGFILE|R3[8]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R3[8]~feeder_combout  = ( \CPU|DP|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R3[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[8]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R3[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R3[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N31
dffeas \CPU|DP|REGFILE|R3[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N14
dffeas \CPU|DP|REGFILE|R0[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N35
dffeas \CPU|DP|REGFILE|R2[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y5_N25
dffeas \CPU|DP|REGFILE|R1[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[8] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux23~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux23~1_combout  = ( \CPU|controller|readB[1]~1_combout  & ( \CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R3 [8] ) ) ) # ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R1 [8] ) 
// ) ) # ( \CPU|controller|readB[1]~1_combout  & ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R2 [8] ) ) ) # ( !\CPU|controller|readB[1]~1_combout  & ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R0 [8] ) ) )

	.dataa(!\CPU|DP|REGFILE|R3 [8]),
	.datab(!\CPU|DP|REGFILE|R0 [8]),
	.datac(!\CPU|DP|REGFILE|R2 [8]),
	.datad(!\CPU|DP|REGFILE|R1 [8]),
	.datae(!\CPU|controller|readB[1]~1_combout ),
	.dataf(!\CPU|controller|readB[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux23~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux23~1 .lut_mask = 64'h33330F0F00FF5555;
defparam \CPU|DP|REGFILE|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N21
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux23~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux23~2_combout  = ( \CPU|controller|readB[2]~2_combout  & ( \CPU|DP|REGFILE|Mux23~1_combout  & ( \CPU|DP|REGFILE|Mux23~0_combout  ) ) ) # ( !\CPU|controller|readB[2]~2_combout  & ( \CPU|DP|REGFILE|Mux23~1_combout  ) ) # ( 
// \CPU|controller|readB[2]~2_combout  & ( !\CPU|DP|REGFILE|Mux23~1_combout  & ( \CPU|DP|REGFILE|Mux23~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DP|REGFILE|Mux23~0_combout ),
	.datae(!\CPU|controller|readB[2]~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux23~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux23~2 .lut_mask = 64'h000000FFFFFF00FF;
defparam \CPU|DP|REGFILE|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|R2[9]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R2[9]~feeder_combout  = ( \CPU|DP|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[9]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R2[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N19
dffeas \CPU|DP|REGFILE|R2[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|R3[9]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R3[9]~feeder_combout  = ( \CPU|DP|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R3[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[9]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R3[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R3[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N34
dffeas \CPU|DP|REGFILE|R3[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N19
dffeas \CPU|DP|REGFILE|R0[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N54
cyclonev_lcell_comb \CPU|DP|REGFILE|R1[9]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R1[9]~feeder_combout  = ( \CPU|DP|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R1[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[9]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R1[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R1[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N55
dffeas \CPU|DP|REGFILE|R1[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N21
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux22~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux22~1_combout  = ( \CPU|controller|readB[1]~1_combout  & ( \CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R3 [9] ) ) ) # ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R1 [9] ) 
// ) ) # ( \CPU|controller|readB[1]~1_combout  & ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R2 [9] ) ) ) # ( !\CPU|controller|readB[1]~1_combout  & ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R0 [9] ) ) )

	.dataa(!\CPU|DP|REGFILE|R2 [9]),
	.datab(!\CPU|DP|REGFILE|R3 [9]),
	.datac(!\CPU|DP|REGFILE|R0 [9]),
	.datad(!\CPU|DP|REGFILE|R1 [9]),
	.datae(!\CPU|controller|readB[1]~1_combout ),
	.dataf(!\CPU|controller|readB[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux22~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux22~1 .lut_mask = 64'h0F0F555500FF3333;
defparam \CPU|DP|REGFILE|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|R6[9]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R6[9]~feeder_combout  = ( \CPU|DP|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R6[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[9]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R6[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R6[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N17
dffeas \CPU|DP|REGFILE|R6[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R6[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|R7[9]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R7[9]~feeder_combout  = ( \CPU|DP|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R7[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[9]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R7[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R7[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N4
dffeas \CPU|DP|REGFILE|R7[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R7[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y3_N10
dffeas \CPU|DP|REGFILE|R4[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N38
dffeas \CPU|DP|REGFILE|R5[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[9] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N39
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux22~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux22~0_combout  = ( \CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R7 [9] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R6 [9] ) 
// ) ) # ( \CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R5 [9] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R4 [9] ) ) )

	.dataa(!\CPU|DP|REGFILE|R6 [9]),
	.datab(!\CPU|DP|REGFILE|R7 [9]),
	.datac(!\CPU|DP|REGFILE|R4 [9]),
	.datad(!\CPU|DP|REGFILE|R5 [9]),
	.datae(!\CPU|controller|readB[0]~0_combout ),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux22~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux22~0 .lut_mask = 64'h0F0F00FF55553333;
defparam \CPU|DP|REGFILE|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N9
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux22~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux22~2_combout  = ( \CPU|DP|REGFILE|Mux22~1_combout  & ( \CPU|DP|REGFILE|Mux22~0_combout  ) ) # ( !\CPU|DP|REGFILE|Mux22~1_combout  & ( \CPU|DP|REGFILE|Mux22~0_combout  & ( \CPU|controller|readB[2]~2_combout  ) ) ) # ( 
// \CPU|DP|REGFILE|Mux22~1_combout  & ( !\CPU|DP|REGFILE|Mux22~0_combout  & ( !\CPU|controller|readB[2]~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|controller|readB[2]~2_combout ),
	.datae(!\CPU|DP|REGFILE|Mux22~1_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux22~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux22~2 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \CPU|DP|REGFILE|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N42
cyclonev_lcell_comb \CPU|DP|Bin[8]~10 (
// Equation(s):
// \CPU|DP|Bin[8]~10_combout  = ( \CPU|DP|REGFILE|Mux23~2_combout  & ( \CPU|DP|REGFILE|Mux22~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & (((\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[6]~1_combout ))) # (\CPU|DP|Bin[6]~2_combout  & 
// ((!\CPU|DP|Bin[6]~1_combout ) # ((\CPU|DP|REGFILE|Mux24~2_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux23~2_combout  & ( \CPU|DP|REGFILE|Mux22~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & (((\CPU|instruction_reg|instr_reg|out [4])) # 
// (\CPU|DP|Bin[6]~1_combout ))) # (\CPU|DP|Bin[6]~2_combout  & (\CPU|DP|Bin[6]~1_combout  & (\CPU|DP|REGFILE|Mux24~2_combout ))) ) ) ) # ( \CPU|DP|REGFILE|Mux23~2_combout  & ( !\CPU|DP|REGFILE|Mux22~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & 
// (!\CPU|DP|Bin[6]~1_combout  & ((\CPU|instruction_reg|instr_reg|out [4])))) # (\CPU|DP|Bin[6]~2_combout  & ((!\CPU|DP|Bin[6]~1_combout ) # ((\CPU|DP|REGFILE|Mux24~2_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux23~2_combout  & ( 
// !\CPU|DP|REGFILE|Mux22~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & (!\CPU|DP|Bin[6]~1_combout  & ((\CPU|instruction_reg|instr_reg|out [4])))) # (\CPU|DP|Bin[6]~2_combout  & (\CPU|DP|Bin[6]~1_combout  & (\CPU|DP|REGFILE|Mux24~2_combout ))) ) ) )

	.dataa(!\CPU|DP|Bin[6]~2_combout ),
	.datab(!\CPU|DP|Bin[6]~1_combout ),
	.datac(!\CPU|DP|REGFILE|Mux24~2_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [4]),
	.datae(!\CPU|DP|REGFILE|Mux23~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[8]~10 .extended_lut = "off";
defparam \CPU|DP|Bin[8]~10 .lut_mask = 64'h018945CD23AB67EF;
defparam \CPU|DP|Bin[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N8
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N51
cyclonev_lcell_comb \CPU|DP|Ain[8]~9 (
// Equation(s):
// \CPU|DP|Ain[8]~9_combout  = ( \CPU|DP|REGFILE|R0_rtl_0_bypass [14] & ( (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a7 ) # (\CPU|DP|REGFILE|Mux0~1_combout ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_0_bypass [14] & ( (!\CPU|DP|REGFILE|Mux0~1_combout  & 
// \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a7 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a7 ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0_bypass [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[8]~9 .extended_lut = "off";
defparam \CPU|DP|Ain[8]~9 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|Ain[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N44
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N24
cyclonev_lcell_comb \CPU|DP|Ain[7]~7 (
// Equation(s):
// \CPU|DP|Ain[7]~7_combout  = ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a8  & ( (!\CPU|DP|REGFILE|Mux0~1_combout ) # (\CPU|DP|REGFILE|R0_rtl_0_bypass [15]) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a8  & ( 
// (\CPU|DP|REGFILE|Mux0~1_combout  & \CPU|DP|REGFILE|R0_rtl_0_bypass [15]) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0_bypass [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[7]~7 .extended_lut = "off";
defparam \CPU|DP|Ain[7]~7 .lut_mask = 64'h03030303CFCFCFCF;
defparam \CPU|DP|Ain[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N18
cyclonev_lcell_comb \CPU|DP|Ain[6]~6 (
// Equation(s):
// \CPU|DP|Ain[6]~6_combout  = ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a9  & ( (!\CPU|DP|REGFILE|Mux0~1_combout ) # (\CPU|DP|REGFILE|R0_rtl_0_bypass [16]) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a9  & ( 
// (\CPU|DP|REGFILE|Mux0~1_combout  & \CPU|DP|REGFILE|R0_rtl_0_bypass [16]) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datac(gnd),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0_bypass [16]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[6]~6 .extended_lut = "off";
defparam \CPU|DP|Ain[6]~6 .lut_mask = 64'h00330033CCFFCCFF;
defparam \CPU|DP|Ain[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N56
dffeas \CPU|DP|REGFILE|R5[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N17
dffeas \CPU|DP|REGFILE|R6[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|R7[5]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R7[5]~feeder_combout  = ( \CPU|DP|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R7[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[5]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R7[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R7[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N34
dffeas \CPU|DP|REGFILE|R7[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R7[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N50
dffeas \CPU|DP|REGFILE|R4[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux26~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux26~0_combout  = ( \CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R7 [5] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R6 [5] ) 
// ) ) # ( \CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R5 [5] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R4 [5] ) ) )

	.dataa(!\CPU|DP|REGFILE|R5 [5]),
	.datab(!\CPU|DP|REGFILE|R6 [5]),
	.datac(!\CPU|DP|REGFILE|R7 [5]),
	.datad(!\CPU|DP|REGFILE|R4 [5]),
	.datae(!\CPU|controller|readB[0]~0_combout ),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux26~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux26~0 .lut_mask = 64'h00FF555533330F0F;
defparam \CPU|DP|REGFILE|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N56
dffeas \CPU|DP|REGFILE|R1[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N8
dffeas \CPU|DP|REGFILE|R2[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y5_N31
dffeas \CPU|DP|REGFILE|R3[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N26
dffeas \CPU|DP|REGFILE|R0[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N27
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux26~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux26~1_combout  = ( \CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R3 [5] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R2 [5] ) 
// ) ) # ( \CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R1 [5] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R0 [5] ) ) )

	.dataa(!\CPU|DP|REGFILE|R1 [5]),
	.datab(!\CPU|DP|REGFILE|R2 [5]),
	.datac(!\CPU|DP|REGFILE|R3 [5]),
	.datad(!\CPU|DP|REGFILE|R0 [5]),
	.datae(!\CPU|controller|readB[0]~0_combout ),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux26~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux26~1 .lut_mask = 64'h00FF555533330F0F;
defparam \CPU|DP|REGFILE|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux26~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux26~2_combout  = ( \CPU|DP|REGFILE|Mux26~1_combout  & ( (!\CPU|controller|readB[2]~2_combout ) # (\CPU|DP|REGFILE|Mux26~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux26~1_combout  & ( (\CPU|controller|readB[2]~2_combout  & 
// \CPU|DP|REGFILE|Mux26~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|readB[2]~2_combout ),
	.datad(!\CPU|DP|REGFILE|Mux26~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux26~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux26~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|DP|REGFILE|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N2
dffeas \CPU|DP|REGFILE|R5[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|R7[6]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R7[6]~feeder_combout  = ( \CPU|DP|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R7[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[6]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R7[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R7[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N53
dffeas \CPU|DP|REGFILE|R7[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R7[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N8
dffeas \CPU|DP|REGFILE|R4[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N29
dffeas \CPU|DP|REGFILE|R6[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux25~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux25~0_combout  = ( \CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R7 [6] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R6 [6] ) 
// ) ) # ( \CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R5 [6] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R4 [6] ) ) )

	.dataa(!\CPU|DP|REGFILE|R5 [6]),
	.datab(!\CPU|DP|REGFILE|R7 [6]),
	.datac(!\CPU|DP|REGFILE|R4 [6]),
	.datad(!\CPU|DP|REGFILE|R6 [6]),
	.datae(!\CPU|controller|readB[0]~0_combout ),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux25~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux25~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \CPU|DP|REGFILE|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N22
dffeas \CPU|DP|REGFILE|R3[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N11
dffeas \CPU|DP|REGFILE|R2[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N47
dffeas \CPU|DP|REGFILE|R1[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N2
dffeas \CPU|DP|REGFILE|R0[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux25~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux25~1_combout  = ( \CPU|controller|readB[1]~1_combout  & ( \CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R3 [6] ) ) ) # ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R1 [6] ) 
// ) ) # ( \CPU|controller|readB[1]~1_combout  & ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R2 [6] ) ) ) # ( !\CPU|controller|readB[1]~1_combout  & ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R0 [6] ) ) )

	.dataa(!\CPU|DP|REGFILE|R3 [6]),
	.datab(!\CPU|DP|REGFILE|R2 [6]),
	.datac(!\CPU|DP|REGFILE|R1 [6]),
	.datad(!\CPU|DP|REGFILE|R0 [6]),
	.datae(!\CPU|controller|readB[1]~1_combout ),
	.dataf(!\CPU|controller|readB[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux25~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux25~1 .lut_mask = 64'h00FF33330F0F5555;
defparam \CPU|DP|REGFILE|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N9
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux25~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux25~2_combout  = ( \CPU|DP|REGFILE|Mux25~0_combout  & ( \CPU|DP|REGFILE|Mux25~1_combout  ) ) # ( !\CPU|DP|REGFILE|Mux25~0_combout  & ( \CPU|DP|REGFILE|Mux25~1_combout  & ( !\CPU|controller|readB[2]~2_combout  ) ) ) # ( 
// \CPU|DP|REGFILE|Mux25~0_combout  & ( !\CPU|DP|REGFILE|Mux25~1_combout  & ( \CPU|controller|readB[2]~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|controller|readB[2]~2_combout ),
	.datae(!\CPU|DP|REGFILE|Mux25~0_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux25~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux25~2 .lut_mask = 64'h000000FFFF00FFFF;
defparam \CPU|DP|REGFILE|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N51
cyclonev_lcell_comb \CPU|DP|Bin[6]~8 (
// Equation(s):
// \CPU|DP|Bin[6]~8_combout  = ( \CPU|DP|REGFILE|Mux26~2_combout  & ( \CPU|DP|REGFILE|Mux25~2_combout  & ( ((!\CPU|DP|Bin[6]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[6]~1_combout  & ((\CPU|DP|REGFILE|Mux24~2_combout )))) # 
// (\CPU|DP|Bin[6]~2_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux26~2_combout  & ( \CPU|DP|REGFILE|Mux25~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & ((!\CPU|DP|Bin[6]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[6]~1_combout  & 
// ((\CPU|DP|REGFILE|Mux24~2_combout ))))) # (\CPU|DP|Bin[6]~2_combout  & (!\CPU|DP|Bin[6]~1_combout )) ) ) ) # ( \CPU|DP|REGFILE|Mux26~2_combout  & ( !\CPU|DP|REGFILE|Mux25~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & ((!\CPU|DP|Bin[6]~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[6]~1_combout  & ((\CPU|DP|REGFILE|Mux24~2_combout ))))) # (\CPU|DP|Bin[6]~2_combout  & (\CPU|DP|Bin[6]~1_combout )) ) ) ) # ( !\CPU|DP|REGFILE|Mux26~2_combout  & ( !\CPU|DP|REGFILE|Mux25~2_combout  
// & ( (!\CPU|DP|Bin[6]~2_combout  & ((!\CPU|DP|Bin[6]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[6]~1_combout  & ((\CPU|DP|REGFILE|Mux24~2_combout ))))) ) ) )

	.dataa(!\CPU|DP|Bin[6]~2_combout ),
	.datab(!\CPU|DP|Bin[6]~1_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [4]),
	.datad(!\CPU|DP|REGFILE|Mux24~2_combout ),
	.datae(!\CPU|DP|REGFILE|Mux26~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[6]~8 .extended_lut = "off";
defparam \CPU|DP|Bin[6]~8 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \CPU|DP|Bin[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N8
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N36
cyclonev_lcell_comb \CPU|DP|Ain[5]~5 (
// Equation(s):
// \CPU|DP|Ain[5]~5_combout  = ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a10  & ( (!\CPU|DP|REGFILE|Mux0~1_combout ) # (\CPU|DP|REGFILE|R0_rtl_0_bypass [17]) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a10  & ( 
// (\CPU|DP|REGFILE|R0_rtl_0_bypass [17] & \CPU|DP|REGFILE|Mux0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0_bypass [17]),
	.datad(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[5]~5 .extended_lut = "off";
defparam \CPU|DP|Ain[5]~5 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|DP|Ain[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N56
dffeas \CPU|DP|REGFILE|R5[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y5_N10
dffeas \CPU|DP|REGFILE|R7[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N0
cyclonev_lcell_comb \CPU|DP|REGFILE|R6[3]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R6[3]~feeder_combout  = ( \CPU|DP|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R6[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[3]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R6[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R6[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N1
dffeas \CPU|DP|REGFILE|R6[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R6[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y3_N13
dffeas \CPU|DP|REGFILE|R4[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux28~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux28~0_combout  = ( \CPU|controller|readB[1]~1_combout  & ( \CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R7 [3] ) ) ) # ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R5 [3] ) 
// ) ) # ( \CPU|controller|readB[1]~1_combout  & ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R6 [3] ) ) ) # ( !\CPU|controller|readB[1]~1_combout  & ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R4 [3] ) ) )

	.dataa(!\CPU|DP|REGFILE|R5 [3]),
	.datab(!\CPU|DP|REGFILE|R7 [3]),
	.datac(!\CPU|DP|REGFILE|R6 [3]),
	.datad(!\CPU|DP|REGFILE|R4 [3]),
	.datae(!\CPU|controller|readB[1]~1_combout ),
	.dataf(!\CPU|controller|readB[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux28~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux28~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \CPU|DP|REGFILE|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N41
dffeas \CPU|DP|REGFILE|R3[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N49
dffeas \CPU|DP|REGFILE|R0[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N13
dffeas \CPU|DP|REGFILE|R2[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N44
dffeas \CPU|DP|REGFILE|R1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux28~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux28~1_combout  = ( \CPU|controller|readB[1]~1_combout  & ( \CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R3 [3] ) ) ) # ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R1 [3] ) 
// ) ) # ( \CPU|controller|readB[1]~1_combout  & ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R2 [3] ) ) ) # ( !\CPU|controller|readB[1]~1_combout  & ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R0 [3] ) ) )

	.dataa(!\CPU|DP|REGFILE|R3 [3]),
	.datab(!\CPU|DP|REGFILE|R0 [3]),
	.datac(!\CPU|DP|REGFILE|R2 [3]),
	.datad(!\CPU|DP|REGFILE|R1 [3]),
	.datae(!\CPU|controller|readB[1]~1_combout ),
	.dataf(!\CPU|controller|readB[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux28~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux28~1 .lut_mask = 64'h33330F0F00FF5555;
defparam \CPU|DP|REGFILE|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N27
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux28~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux28~2_combout  = ( \CPU|DP|REGFILE|Mux28~1_combout  & ( (!\CPU|controller|readB[2]~2_combout ) # (\CPU|DP|REGFILE|Mux28~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux28~1_combout  & ( (\CPU|controller|readB[2]~2_combout  & 
// \CPU|DP|REGFILE|Mux28~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|readB[2]~2_combout ),
	.datad(!\CPU|DP|REGFILE|Mux28~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux28~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux28~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux28~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|DP|REGFILE|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N3
cyclonev_lcell_comb \CPU|DP|Bin[4]~6 (
// Equation(s):
// \CPU|DP|Bin[4]~6_combout  = ( \CPU|DP|Bin[6]~2_combout  & ( \CPU|DP|REGFILE|Mux26~2_combout  & ( (!\CPU|DP|Bin[6]~1_combout  & (\CPU|DP|REGFILE|Mux27~2_combout )) # (\CPU|DP|Bin[6]~1_combout  & ((\CPU|DP|REGFILE|Mux28~2_combout ))) ) ) ) # ( 
// !\CPU|DP|Bin[6]~2_combout  & ( \CPU|DP|REGFILE|Mux26~2_combout  & ( (\CPU|DP|Bin[6]~1_combout ) # (\CPU|instruction_reg|instr_reg|out [4]) ) ) ) # ( \CPU|DP|Bin[6]~2_combout  & ( !\CPU|DP|REGFILE|Mux26~2_combout  & ( (!\CPU|DP|Bin[6]~1_combout  & 
// (\CPU|DP|REGFILE|Mux27~2_combout )) # (\CPU|DP|Bin[6]~1_combout  & ((\CPU|DP|REGFILE|Mux28~2_combout ))) ) ) ) # ( !\CPU|DP|Bin[6]~2_combout  & ( !\CPU|DP|REGFILE|Mux26~2_combout  & ( (\CPU|instruction_reg|instr_reg|out [4] & !\CPU|DP|Bin[6]~1_combout ) ) 
// ) )

	.dataa(!\CPU|DP|REGFILE|Mux27~2_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [4]),
	.datac(!\CPU|DP|Bin[6]~1_combout ),
	.datad(!\CPU|DP|REGFILE|Mux28~2_combout ),
	.datae(!\CPU|DP|Bin[6]~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[4]~6 .extended_lut = "off";
defparam \CPU|DP|Bin[4]~6 .lut_mask = 64'h3030505F3F3F505F;
defparam \CPU|DP|Bin[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N12
cyclonev_lcell_comb \CPU|DP|Ain[4]~4 (
// Equation(s):
// \CPU|DP|Ain[4]~4_combout  = ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a11  & ( (!\CPU|DP|REGFILE|Mux0~1_combout ) # (\CPU|DP|REGFILE|R0_rtl_0_bypass [18]) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a11  & ( 
// (\CPU|DP|REGFILE|Mux0~1_combout  & \CPU|DP|REGFILE|R0_rtl_0_bypass [18]) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datac(gnd),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0_bypass [18]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[4]~4 .extended_lut = "off";
defparam \CPU|DP|Ain[4]~4 .lut_mask = 64'h00330033CCFFCCFF;
defparam \CPU|DP|Ain[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N26
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N33
cyclonev_lcell_comb \CPU|DP|Ain[3]~3 (
// Equation(s):
// \CPU|DP|Ain[3]~3_combout  = ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a12  & ( \CPU|DP|REGFILE|R0_rtl_0_bypass [19] ) ) # ( !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a12  & ( \CPU|DP|REGFILE|R0_rtl_0_bypass [19] & ( 
// \CPU|DP|REGFILE|Mux0~1_combout  ) ) ) # ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a12  & ( !\CPU|DP|REGFILE|R0_rtl_0_bypass [19] & ( !\CPU|DP|REGFILE|Mux0~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a12 ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0_bypass [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[3]~3 .extended_lut = "off";
defparam \CPU|DP|Ain[3]~3 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \CPU|DP|Ain[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N38
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N54
cyclonev_lcell_comb \CPU|DP|Ain[2]~2 (
// Equation(s):
// \CPU|DP|Ain[2]~2_combout  = ( \CPU|DP|REGFILE|R0_rtl_0_bypass [20] & ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13  ) ) # ( !\CPU|DP|REGFILE|R0_rtl_0_bypass [20] & ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13  & ( 
// !\CPU|DP|REGFILE|Mux0~1_combout  ) ) ) # ( \CPU|DP|REGFILE|R0_rtl_0_bypass [20] & ( !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13  & ( \CPU|DP|REGFILE|Mux0~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datae(!\CPU|DP|REGFILE|R0_rtl_0_bypass [20]),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[2]~2 .extended_lut = "off";
defparam \CPU|DP|Ain[2]~2 .lut_mask = 64'h000000FFFF00FFFF;
defparam \CPU|DP|Ain[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N35
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N30
cyclonev_lcell_comb \CPU|DP|Ain[1]~1 (
// Equation(s):
// \CPU|DP|Ain[1]~1_combout  = ( \CPU|DP|REGFILE|Mux0~1_combout  & ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a14  & ( \CPU|DP|REGFILE|R0_rtl_0_bypass [21] ) ) ) # ( !\CPU|DP|REGFILE|Mux0~1_combout  & ( 
// \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a14  ) ) # ( \CPU|DP|REGFILE|Mux0~1_combout  & ( !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a14  & ( \CPU|DP|REGFILE|R0_rtl_0_bypass [21] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0_bypass [21]),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[1]~1 .extended_lut = "off";
defparam \CPU|DP|Ain[1]~1 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \CPU|DP|Ain[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N53
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N23
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[9]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N32
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[8]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N29
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|controller|writenum[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N10
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|controller|write~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N14
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|controller|writenum[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux0~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux0~0_combout  = ( \CPU|DP|REGFILE|R0_rtl_0_bypass [1] & ( (\CPU|DP|REGFILE|R0_rtl_0_bypass [2] & (\CPU|DP|REGFILE|R0_rtl_0_bypass [0] & (!\CPU|DP|REGFILE|R0_rtl_0_bypass [4] $ (\CPU|DP|REGFILE|R0_rtl_0_bypass [3])))) ) ) # ( 
// !\CPU|DP|REGFILE|R0_rtl_0_bypass [1] & ( (!\CPU|DP|REGFILE|R0_rtl_0_bypass [2] & (\CPU|DP|REGFILE|R0_rtl_0_bypass [0] & (!\CPU|DP|REGFILE|R0_rtl_0_bypass [4] $ (\CPU|DP|REGFILE|R0_rtl_0_bypass [3])))) ) )

	.dataa(!\CPU|DP|REGFILE|R0_rtl_0_bypass [4]),
	.datab(!\CPU|DP|REGFILE|R0_rtl_0_bypass [2]),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0_bypass [3]),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0_bypass [0]),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0_bypass [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux0~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux0~0 .lut_mask = 64'h0084008400210021;
defparam \CPU|DP|REGFILE|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N2
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[10]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N48
cyclonev_lcell_comb \CPU|DP|Ain[0]~0 (
// Equation(s):
// \CPU|DP|Ain[0]~0_combout  = ( \CPU|DP|REGFILE|R0_rtl_0_bypass [6] & ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a15  & ( (\CPU|controller|asel~0_combout  & (((!\CPU|DP|REGFILE|Mux0~0_combout ) # (!\CPU|DP|REGFILE|R0_rtl_0_bypass [5])) # 
// (\CPU|DP|REGFILE|R0_rtl_0_bypass [22]))) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_0_bypass [6] & ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a15  & ( (\CPU|controller|asel~0_combout  & (((!\CPU|DP|REGFILE|Mux0~0_combout ) # 
// (\CPU|DP|REGFILE|R0_rtl_0_bypass [5])) # (\CPU|DP|REGFILE|R0_rtl_0_bypass [22]))) ) ) ) # ( \CPU|DP|REGFILE|R0_rtl_0_bypass [6] & ( !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a15  & ( (\CPU|DP|REGFILE|R0_rtl_0_bypass [22] & 
// (\CPU|controller|asel~0_combout  & (\CPU|DP|REGFILE|Mux0~0_combout  & \CPU|DP|REGFILE|R0_rtl_0_bypass [5]))) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_0_bypass [6] & ( !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a15  & ( (\CPU|DP|REGFILE|R0_rtl_0_bypass 
// [22] & (\CPU|controller|asel~0_combout  & (\CPU|DP|REGFILE|Mux0~0_combout  & !\CPU|DP|REGFILE|R0_rtl_0_bypass [5]))) ) ) )

	.dataa(!\CPU|DP|REGFILE|R0_rtl_0_bypass [22]),
	.datab(!\CPU|controller|asel~0_combout ),
	.datac(!\CPU|DP|REGFILE|Mux0~0_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0_bypass [5]),
	.datae(!\CPU|DP|REGFILE|R0_rtl_0_bypass [6]),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[0]~0 .extended_lut = "off";
defparam \CPU|DP|Ain[0]~0 .lut_mask = 64'h0100000131333331;
defparam \CPU|DP|Ain[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N33
cyclonev_lcell_comb \CPU|decode|shift[0]~1 (
// Equation(s):
// \CPU|decode|shift[0]~1_combout  = ( \CPU|instruction_reg|instr_reg|out [15] & ( (\CPU|instruction_reg|instr_reg|out [3] & (!\CPU|instruction_reg|instr_reg|out [14] $ (!\CPU|instruction_reg|instr_reg|out [13]))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [14]),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [13]),
	.datad(!\CPU|instruction_reg|instr_reg|out [3]),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|shift[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|shift[0]~1 .extended_lut = "off";
defparam \CPU|decode|shift[0]~1 .lut_mask = 64'h00000000005A005A;
defparam \CPU|decode|shift[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N25
dffeas \CPU|DP|REGFILE|R5[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y5_N8
dffeas \CPU|DP|REGFILE|R7[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y5_N41
dffeas \CPU|DP|REGFILE|R6[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y5_N16
dffeas \CPU|DP|REGFILE|R4[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N9
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux30~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux30~0_combout  = ( \CPU|DP|REGFILE|R4 [1] & ( \CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout  & ((\CPU|DP|REGFILE|R6 [1]))) # (\CPU|controller|readB[0]~0_combout  & (\CPU|DP|REGFILE|R7 [1])) ) ) ) # ( 
// !\CPU|DP|REGFILE|R4 [1] & ( \CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout  & ((\CPU|DP|REGFILE|R6 [1]))) # (\CPU|controller|readB[0]~0_combout  & (\CPU|DP|REGFILE|R7 [1])) ) ) ) # ( \CPU|DP|REGFILE|R4 [1] & ( 
// !\CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout ) # (\CPU|DP|REGFILE|R5 [1]) ) ) ) # ( !\CPU|DP|REGFILE|R4 [1] & ( !\CPU|controller|readB[1]~1_combout  & ( (\CPU|DP|REGFILE|R5 [1] & \CPU|controller|readB[0]~0_combout ) ) ) )

	.dataa(!\CPU|DP|REGFILE|R5 [1]),
	.datab(!\CPU|DP|REGFILE|R7 [1]),
	.datac(!\CPU|DP|REGFILE|R6 [1]),
	.datad(!\CPU|controller|readB[0]~0_combout ),
	.datae(!\CPU|DP|REGFILE|R4 [1]),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux30~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux30~0 .lut_mask = 64'h0055FF550F330F33;
defparam \CPU|DP|REGFILE|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N26
dffeas \CPU|DP|REGFILE|R3[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y5_N58
dffeas \CPU|DP|REGFILE|R0[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N39
cyclonev_lcell_comb \CPU|DP|REGFILE|R2[1]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R2[1]~feeder_combout  = ( \CPU|DP|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R2[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[1]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R2[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R2[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N40
dffeas \CPU|DP|REGFILE|R2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|R1[1]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R1[1]~feeder_combout  = ( \CPU|DP|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[1]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R1[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N43
dffeas \CPU|DP|REGFILE|R1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[1] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N27
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux30~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux30~1_combout  = ( \CPU|DP|REGFILE|R1 [1] & ( \CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout  & ((\CPU|DP|REGFILE|R2 [1]))) # (\CPU|controller|readB[0]~0_combout  & (\CPU|DP|REGFILE|R3 [1])) ) ) ) # ( 
// !\CPU|DP|REGFILE|R1 [1] & ( \CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout  & ((\CPU|DP|REGFILE|R2 [1]))) # (\CPU|controller|readB[0]~0_combout  & (\CPU|DP|REGFILE|R3 [1])) ) ) ) # ( \CPU|DP|REGFILE|R1 [1] & ( 
// !\CPU|controller|readB[1]~1_combout  & ( (\CPU|controller|readB[0]~0_combout ) # (\CPU|DP|REGFILE|R0 [1]) ) ) ) # ( !\CPU|DP|REGFILE|R1 [1] & ( !\CPU|controller|readB[1]~1_combout  & ( (\CPU|DP|REGFILE|R0 [1] & !\CPU|controller|readB[0]~0_combout ) ) ) )

	.dataa(!\CPU|DP|REGFILE|R3 [1]),
	.datab(!\CPU|DP|REGFILE|R0 [1]),
	.datac(!\CPU|DP|REGFILE|R2 [1]),
	.datad(!\CPU|controller|readB[0]~0_combout ),
	.datae(!\CPU|DP|REGFILE|R1 [1]),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux30~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux30~1 .lut_mask = 64'h330033FF0F550F55;
defparam \CPU|DP|REGFILE|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux30~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux30~2_combout  = ( \CPU|controller|readB[2]~2_combout  & ( \CPU|DP|REGFILE|Mux30~0_combout  ) ) # ( !\CPU|controller|readB[2]~2_combout  & ( \CPU|DP|REGFILE|Mux30~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux30~0_combout ),
	.datad(!\CPU|DP|REGFILE|Mux30~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|readB[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux30~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux30~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \CPU|DP|REGFILE|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N54
cyclonev_lcell_comb \CPU|DP|SHIFTER|Mux15~0 (
// Equation(s):
// \CPU|DP|SHIFTER|Mux15~0_combout  = ( \CPU|DP|REGFILE|Mux31~2_combout  & ( (!\CPU|decode|shift[1]~0_combout  & (!\CPU|decode|shift[0]~1_combout )) # (\CPU|decode|shift[1]~0_combout  & ((\CPU|DP|REGFILE|Mux30~2_combout ))) ) ) # ( 
// !\CPU|DP|REGFILE|Mux31~2_combout  & ( (\CPU|decode|shift[1]~0_combout  & \CPU|DP|REGFILE|Mux30~2_combout ) ) )

	.dataa(!\CPU|decode|shift[1]~0_combout ),
	.datab(gnd),
	.datac(!\CPU|decode|shift[0]~1_combout ),
	.datad(!\CPU|DP|REGFILE|Mux30~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|SHIFTER|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|SHIFTER|Mux15~0 .extended_lut = "off";
defparam \CPU|DP|SHIFTER|Mux15~0 .lut_mask = 64'h00550055A0F5A0F5;
defparam \CPU|DP|SHIFTER|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N0
cyclonev_lcell_comb \CPU|DP|alu|Add3~34 (
// Equation(s):
// \CPU|DP|alu|Add3~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU|DP|alu|Add3~34_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~34 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~34 .lut_mask = 64'h000000000000FFFF;
defparam \CPU|DP|alu|Add3~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N3
cyclonev_lcell_comb \CPU|DP|alu|Add3~1 (
// Equation(s):
// \CPU|DP|alu|Add3~1_sumout  = SUM(( \CPU|DP|Ain[0]~0_combout  ) + ( (!\CPU|controller|bsel~0_combout  & ((!\CPU|controller|Equal14~0_combout  & ((!\CPU|DP|SHIFTER|Mux15~0_combout ))) # (\CPU|controller|Equal14~0_combout  & 
// (!\CPU|instruction_reg|instr_reg|out [0])))) # (\CPU|controller|bsel~0_combout  & (((!\CPU|DP|SHIFTER|Mux15~0_combout )))) ) + ( \CPU|DP|alu|Add3~34_cout  ))
// \CPU|DP|alu|Add3~2  = CARRY(( \CPU|DP|Ain[0]~0_combout  ) + ( (!\CPU|controller|bsel~0_combout  & ((!\CPU|controller|Equal14~0_combout  & ((!\CPU|DP|SHIFTER|Mux15~0_combout ))) # (\CPU|controller|Equal14~0_combout  & (!\CPU|instruction_reg|instr_reg|out 
// [0])))) # (\CPU|controller|bsel~0_combout  & (((!\CPU|DP|SHIFTER|Mux15~0_combout )))) ) + ( \CPU|DP|alu|Add3~34_cout  ))

	.dataa(!\CPU|controller|bsel~0_combout ),
	.datab(!\CPU|controller|Equal14~0_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [0]),
	.datad(!\CPU|DP|Ain[0]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|SHIFTER|Mux15~0_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~1_sumout ),
	.cout(\CPU|DP|alu|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~1 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~1 .lut_mask = 64'h000002DF000000FF;
defparam \CPU|DP|alu|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N6
cyclonev_lcell_comb \CPU|DP|alu|Add3~5 (
// Equation(s):
// \CPU|DP|alu|Add3~5_sumout  = SUM(( (\CPU|DP|Ain[1]~1_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( !\CPU|DP|Bin[1]~3_combout  ) + ( 
// \CPU|DP|alu|Add3~2  ))
// \CPU|DP|alu|Add3~6  = CARRY(( (\CPU|DP|Ain[1]~1_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( !\CPU|DP|Bin[1]~3_combout  ) + ( 
// \CPU|DP|alu|Add3~2  ))

	.dataa(!\CPU|controller|bsel~0_combout ),
	.datab(!\CPU|controller|asel~1_combout ),
	.datac(!\CPU|controller|Equal14~0_combout ),
	.datad(!\CPU|DP|Ain[1]~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[1]~3_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~5_sumout ),
	.cout(\CPU|DP|alu|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~5 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~5 .lut_mask = 64'h000000FF0000001B;
defparam \CPU|DP|alu|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N9
cyclonev_lcell_comb \CPU|DP|alu|Add3~9 (
// Equation(s):
// \CPU|DP|alu|Add3~9_sumout  = SUM(( (\CPU|DP|Ain[2]~2_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( !\CPU|DP|Bin[2]~4_combout  ) + ( 
// \CPU|DP|alu|Add3~6  ))
// \CPU|DP|alu|Add3~10  = CARRY(( (\CPU|DP|Ain[2]~2_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( !\CPU|DP|Bin[2]~4_combout  ) + ( 
// \CPU|DP|alu|Add3~6  ))

	.dataa(!\CPU|controller|bsel~0_combout ),
	.datab(!\CPU|controller|asel~1_combout ),
	.datac(!\CPU|controller|Equal14~0_combout ),
	.datad(!\CPU|DP|Ain[2]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[2]~4_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~9_sumout ),
	.cout(\CPU|DP|alu|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~9 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~9 .lut_mask = 64'h000000FF0000001B;
defparam \CPU|DP|alu|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N12
cyclonev_lcell_comb \CPU|DP|alu|Add3~13 (
// Equation(s):
// \CPU|DP|alu|Add3~13_sumout  = SUM(( !\CPU|DP|Bin[3]~5_combout  ) + ( (\CPU|DP|Ain[3]~3_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( 
// \CPU|DP|alu|Add3~10  ))
// \CPU|DP|alu|Add3~14  = CARRY(( !\CPU|DP|Bin[3]~5_combout  ) + ( (\CPU|DP|Ain[3]~3_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( 
// \CPU|DP|alu|Add3~10  ))

	.dataa(!\CPU|controller|bsel~0_combout ),
	.datab(!\CPU|controller|asel~1_combout ),
	.datac(!\CPU|controller|Equal14~0_combout ),
	.datad(!\CPU|DP|Bin[3]~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[3]~3_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~13_sumout ),
	.cout(\CPU|DP|alu|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~13 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~13 .lut_mask = 64'h0000FFE40000FF00;
defparam \CPU|DP|alu|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N15
cyclonev_lcell_comb \CPU|DP|alu|Add3~17 (
// Equation(s):
// \CPU|DP|alu|Add3~17_sumout  = SUM(( !\CPU|DP|Bin[4]~6_combout  ) + ( (\CPU|DP|Ain[4]~4_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( 
// \CPU|DP|alu|Add3~14  ))
// \CPU|DP|alu|Add3~18  = CARRY(( !\CPU|DP|Bin[4]~6_combout  ) + ( (\CPU|DP|Ain[4]~4_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( 
// \CPU|DP|alu|Add3~14  ))

	.dataa(!\CPU|controller|bsel~0_combout ),
	.datab(!\CPU|controller|asel~1_combout ),
	.datac(!\CPU|controller|Equal14~0_combout ),
	.datad(!\CPU|DP|Bin[4]~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[4]~4_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~17_sumout ),
	.cout(\CPU|DP|alu|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~17 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~17 .lut_mask = 64'h0000FFE40000FF00;
defparam \CPU|DP|alu|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N18
cyclonev_lcell_comb \CPU|DP|alu|Add3~21 (
// Equation(s):
// \CPU|DP|alu|Add3~21_sumout  = SUM(( (\CPU|DP|Ain[5]~5_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( !\CPU|DP|Bin[5]~7_combout  ) + ( 
// \CPU|DP|alu|Add3~18  ))
// \CPU|DP|alu|Add3~22  = CARRY(( (\CPU|DP|Ain[5]~5_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( !\CPU|DP|Bin[5]~7_combout  ) + ( 
// \CPU|DP|alu|Add3~18  ))

	.dataa(!\CPU|controller|bsel~0_combout ),
	.datab(!\CPU|controller|asel~1_combout ),
	.datac(!\CPU|controller|Equal14~0_combout ),
	.datad(!\CPU|DP|Ain[5]~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[5]~7_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~21_sumout ),
	.cout(\CPU|DP|alu|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~21 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~21 .lut_mask = 64'h000000FF0000001B;
defparam \CPU|DP|alu|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N21
cyclonev_lcell_comb \CPU|DP|alu|Add3~25 (
// Equation(s):
// \CPU|DP|alu|Add3~25_sumout  = SUM(( (\CPU|DP|Ain[6]~6_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( !\CPU|DP|Bin[6]~8_combout  ) + ( 
// \CPU|DP|alu|Add3~22  ))
// \CPU|DP|alu|Add3~26  = CARRY(( (\CPU|DP|Ain[6]~6_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( !\CPU|DP|Bin[6]~8_combout  ) + ( 
// \CPU|DP|alu|Add3~22  ))

	.dataa(!\CPU|controller|bsel~0_combout ),
	.datab(!\CPU|controller|asel~1_combout ),
	.datac(!\CPU|controller|Equal14~0_combout ),
	.datad(!\CPU|DP|Ain[6]~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[6]~8_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~25_sumout ),
	.cout(\CPU|DP|alu|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~25 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~25 .lut_mask = 64'h000000FF0000001B;
defparam \CPU|DP|alu|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N24
cyclonev_lcell_comb \CPU|DP|alu|Add3~29 (
// Equation(s):
// \CPU|DP|alu|Add3~29_sumout  = SUM(( !\CPU|DP|Bin[7]~9_combout  ) + ( (\CPU|DP|Ain[7]~7_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add3~26  ))
// \CPU|DP|alu|Add3~30  = CARRY(( !\CPU|DP|Bin[7]~9_combout  ) + ( (\CPU|DP|Ain[7]~7_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add3~26  ))

	.dataa(!\CPU|controller|bsel~0_combout ),
	.datab(!\CPU|controller|Equal14~0_combout ),
	.datac(!\CPU|controller|asel~1_combout ),
	.datad(!\CPU|DP|Bin[7]~9_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[7]~7_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~29_sumout ),
	.cout(\CPU|DP|alu|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~29 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~29 .lut_mask = 64'h0000FFD80000FF00;
defparam \CPU|DP|alu|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N27
cyclonev_lcell_comb \CPU|DP|alu|Add3~37 (
// Equation(s):
// \CPU|DP|alu|Add3~37_sumout  = SUM(( !\CPU|DP|Bin[8]~10_combout  ) + ( (\CPU|DP|Ain[8]~9_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add3~30  ))
// \CPU|DP|alu|Add3~38  = CARRY(( !\CPU|DP|Bin[8]~10_combout  ) + ( (\CPU|DP|Ain[8]~9_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add3~30  ))

	.dataa(!\CPU|controller|bsel~0_combout ),
	.datab(!\CPU|controller|Equal14~0_combout ),
	.datac(!\CPU|controller|asel~1_combout ),
	.datad(!\CPU|DP|Bin[8]~10_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[8]~9_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~37_sumout ),
	.cout(\CPU|DP|alu|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~37 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~37 .lut_mask = 64'h0000FFD80000FF00;
defparam \CPU|DP|alu|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N30
cyclonev_lcell_comb \CPU|DP|alu|Add3~45 (
// Equation(s):
// \CPU|DP|alu|Add3~45_sumout  = SUM(( !\CPU|DP|Bin[9]~12_combout  ) + ( (\CPU|DP|Ain[9]~11_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + 
// ( \CPU|DP|alu|Add3~38  ))
// \CPU|DP|alu|Add3~46  = CARRY(( !\CPU|DP|Bin[9]~12_combout  ) + ( (\CPU|DP|Ain[9]~11_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( 
// \CPU|DP|alu|Add3~38  ))

	.dataa(!\CPU|controller|bsel~0_combout ),
	.datab(!\CPU|controller|asel~1_combout ),
	.datac(!\CPU|controller|Equal14~0_combout ),
	.datad(!\CPU|DP|Bin[9]~12_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[9]~11_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~45_sumout ),
	.cout(\CPU|DP|alu|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~45 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~45 .lut_mask = 64'h0000FFE40000FF00;
defparam \CPU|DP|alu|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N33
cyclonev_lcell_comb \CPU|DP|alu|Add3~41 (
// Equation(s):
// \CPU|DP|alu|Add3~41_sumout  = SUM(( (\CPU|DP|Ain[10]~10_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( !\CPU|DP|Bin[10]~11_combout  ) 
// + ( \CPU|DP|alu|Add3~46  ))
// \CPU|DP|alu|Add3~42  = CARRY(( (\CPU|DP|Ain[10]~10_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( !\CPU|DP|Bin[10]~11_combout  ) + ( 
// \CPU|DP|alu|Add3~46  ))

	.dataa(!\CPU|controller|bsel~0_combout ),
	.datab(!\CPU|controller|asel~1_combout ),
	.datac(!\CPU|controller|Equal14~0_combout ),
	.datad(!\CPU|DP|Ain[10]~10_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[10]~11_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~41_sumout ),
	.cout(\CPU|DP|alu|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~41 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~41 .lut_mask = 64'h000000FF0000001B;
defparam \CPU|DP|alu|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N36
cyclonev_lcell_comb \CPU|DP|alu|Add3~65 (
// Equation(s):
// \CPU|DP|alu|Add3~65_sumout  = SUM(( !\CPU|DP|Bin[11]~17_combout  ) + ( (\CPU|DP|Ain[11]~15_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) 
// + ( \CPU|DP|alu|Add3~42  ))
// \CPU|DP|alu|Add3~66  = CARRY(( !\CPU|DP|Bin[11]~17_combout  ) + ( (\CPU|DP|Ain[11]~15_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( 
// \CPU|DP|alu|Add3~42  ))

	.dataa(!\CPU|controller|bsel~0_combout ),
	.datab(!\CPU|controller|asel~1_combout ),
	.datac(!\CPU|controller|Equal14~0_combout ),
	.datad(!\CPU|DP|Bin[11]~17_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[11]~15_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~65_sumout ),
	.cout(\CPU|DP|alu|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~65 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~65 .lut_mask = 64'h0000FFE40000FF00;
defparam \CPU|DP|alu|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N39
cyclonev_lcell_comb \CPU|DP|alu|Add3~49 (
// Equation(s):
// \CPU|DP|alu|Add3~49_sumout  = SUM(( (\CPU|DP|Ain[12]~12_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( !\CPU|DP|Bin[12]~13_combout  ) 
// + ( \CPU|DP|alu|Add3~66  ))
// \CPU|DP|alu|Add3~50  = CARRY(( (\CPU|DP|Ain[12]~12_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( !\CPU|DP|Bin[12]~13_combout  ) + ( 
// \CPU|DP|alu|Add3~66  ))

	.dataa(!\CPU|controller|bsel~0_combout ),
	.datab(!\CPU|controller|asel~1_combout ),
	.datac(!\CPU|controller|Equal14~0_combout ),
	.datad(!\CPU|DP|Ain[12]~12_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[12]~13_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~49_sumout ),
	.cout(\CPU|DP|alu|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~49 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~49 .lut_mask = 64'h000000FF0000001B;
defparam \CPU|DP|alu|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N42
cyclonev_lcell_comb \CPU|DP|alu|Add3~57 (
// Equation(s):
// \CPU|DP|alu|Add3~57_sumout  = SUM(( (\CPU|DP|Ain[13]~13_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( !\CPU|DP|Bin[13]~15_combout  ) 
// + ( \CPU|DP|alu|Add3~50  ))
// \CPU|DP|alu|Add3~58  = CARRY(( (\CPU|DP|Ain[13]~13_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( !\CPU|DP|Bin[13]~15_combout  ) + ( 
// \CPU|DP|alu|Add3~50  ))

	.dataa(!\CPU|controller|bsel~0_combout ),
	.datab(!\CPU|controller|asel~1_combout ),
	.datac(!\CPU|controller|Equal14~0_combout ),
	.datad(!\CPU|DP|Ain[13]~13_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[13]~15_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~57_sumout ),
	.cout(\CPU|DP|alu|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~57 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~57 .lut_mask = 64'h000000FF0000001B;
defparam \CPU|DP|alu|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N45
cyclonev_lcell_comb \CPU|DP|alu|Add3~61 (
// Equation(s):
// \CPU|DP|alu|Add3~61_sumout  = SUM(( (\CPU|DP|Ain[14]~14_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( !\CPU|DP|Bin[14]~16_combout  ) 
// + ( \CPU|DP|alu|Add3~58  ))
// \CPU|DP|alu|Add3~62  = CARRY(( (\CPU|DP|Ain[14]~14_combout  & ((!\CPU|controller|bsel~0_combout  & ((\CPU|controller|Equal14~0_combout ))) # (\CPU|controller|bsel~0_combout  & (\CPU|controller|asel~1_combout )))) ) + ( !\CPU|DP|Bin[14]~16_combout  ) + ( 
// \CPU|DP|alu|Add3~58  ))

	.dataa(!\CPU|controller|bsel~0_combout ),
	.datab(!\CPU|controller|asel~1_combout ),
	.datac(!\CPU|controller|Equal14~0_combout ),
	.datad(!\CPU|DP|Ain[14]~14_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[14]~16_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~61_sumout ),
	.cout(\CPU|DP|alu|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~61 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~61 .lut_mask = 64'h000000FF0000001B;
defparam \CPU|DP|alu|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N0
cyclonev_lcell_comb \CPU|DP|alu|out~28 (
// Equation(s):
// \CPU|DP|alu|out~28_combout  = ( \CPU|DP|REGFILE|R0_rtl_0_bypass [8] & ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1  & ( (\CPU|controller|asel~0_combout  & \CPU|DP|Bin[14]~16_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_0_bypass [8] & ( 
// \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1  & ( (\CPU|controller|asel~0_combout  & (\CPU|DP|Bin[14]~16_combout  & !\CPU|DP|REGFILE|Mux0~1_combout )) ) ) ) # ( \CPU|DP|REGFILE|R0_rtl_0_bypass [8] & ( 
// !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1  & ( (\CPU|controller|asel~0_combout  & (\CPU|DP|Bin[14]~16_combout  & \CPU|DP|REGFILE|Mux0~1_combout )) ) ) )

	.dataa(!\CPU|controller|asel~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Bin[14]~16_combout ),
	.datad(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datae(!\CPU|DP|REGFILE|R0_rtl_0_bypass [8]),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out~28 .extended_lut = "off";
defparam \CPU|DP|alu|out~28 .lut_mask = 64'h0000000505000505;
defparam \CPU|DP|alu|out~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N0
cyclonev_lcell_comb \CPU|DP|alu|Add0~1 (
// Equation(s):
// \CPU|DP|alu|Add0~1_sumout  = SUM(( \CPU|DP|Ain[0]~0_combout  ) + ( (!\CPU|controller|Equal14~0_combout  & (((\CPU|DP|SHIFTER|Mux15~0_combout )))) # (\CPU|controller|Equal14~0_combout  & ((!\CPU|controller|bsel~0_combout  & 
// (\CPU|instruction_reg|instr_reg|out [0])) # (\CPU|controller|bsel~0_combout  & ((\CPU|DP|SHIFTER|Mux15~0_combout ))))) ) + ( !VCC ))
// \CPU|DP|alu|Add0~2  = CARRY(( \CPU|DP|Ain[0]~0_combout  ) + ( (!\CPU|controller|Equal14~0_combout  & (((\CPU|DP|SHIFTER|Mux15~0_combout )))) # (\CPU|controller|Equal14~0_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|instruction_reg|instr_reg|out 
// [0])) # (\CPU|controller|bsel~0_combout  & ((\CPU|DP|SHIFTER|Mux15~0_combout ))))) ) + ( !VCC ))

	.dataa(!\CPU|controller|Equal14~0_combout ),
	.datab(!\CPU|controller|bsel~0_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [0]),
	.datad(!\CPU|DP|Ain[0]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|SHIFTER|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~1_sumout ),
	.cout(\CPU|DP|alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~1 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~1 .lut_mask = 64'h0000FB40000000FF;
defparam \CPU|DP|alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N3
cyclonev_lcell_comb \CPU|DP|alu|Add0~5 (
// Equation(s):
// \CPU|DP|alu|Add0~5_sumout  = SUM(( \CPU|DP|Bin[1]~3_combout  ) + ( (\CPU|DP|Ain[1]~1_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add0~2  ))
// \CPU|DP|alu|Add0~6  = CARRY(( \CPU|DP|Bin[1]~3_combout  ) + ( (\CPU|DP|Ain[1]~1_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add0~2  ))

	.dataa(!\CPU|controller|Equal14~0_combout ),
	.datab(!\CPU|controller|bsel~0_combout ),
	.datac(!\CPU|DP|Ain[1]~1_combout ),
	.datad(!\CPU|DP|Bin[1]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|asel~1_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~5_sumout ),
	.cout(\CPU|DP|alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~5 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~5 .lut_mask = 64'h0000FBF8000000FF;
defparam \CPU|DP|alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N6
cyclonev_lcell_comb \CPU|DP|alu|Add0~9 (
// Equation(s):
// \CPU|DP|alu|Add0~9_sumout  = SUM(( \CPU|DP|Bin[2]~4_combout  ) + ( (\CPU|DP|Ain[2]~2_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add0~6  ))
// \CPU|DP|alu|Add0~10  = CARRY(( \CPU|DP|Bin[2]~4_combout  ) + ( (\CPU|DP|Ain[2]~2_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add0~6  ))

	.dataa(!\CPU|controller|Equal14~0_combout ),
	.datab(!\CPU|controller|bsel~0_combout ),
	.datac(!\CPU|controller|asel~1_combout ),
	.datad(!\CPU|DP|Bin[2]~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[2]~2_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~9_sumout ),
	.cout(\CPU|DP|alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~9 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~9 .lut_mask = 64'h0000FFB8000000FF;
defparam \CPU|DP|alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N9
cyclonev_lcell_comb \CPU|DP|alu|Add0~13 (
// Equation(s):
// \CPU|DP|alu|Add0~13_sumout  = SUM(( \CPU|DP|Bin[3]~5_combout  ) + ( (\CPU|DP|Ain[3]~3_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add0~10  ))
// \CPU|DP|alu|Add0~14  = CARRY(( \CPU|DP|Bin[3]~5_combout  ) + ( (\CPU|DP|Ain[3]~3_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add0~10  ))

	.dataa(!\CPU|controller|Equal14~0_combout ),
	.datab(!\CPU|controller|bsel~0_combout ),
	.datac(!\CPU|controller|asel~1_combout ),
	.datad(!\CPU|DP|Bin[3]~5_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[3]~3_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~13_sumout ),
	.cout(\CPU|DP|alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~13 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~13 .lut_mask = 64'h0000FFB8000000FF;
defparam \CPU|DP|alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N12
cyclonev_lcell_comb \CPU|DP|alu|Add0~17 (
// Equation(s):
// \CPU|DP|alu|Add0~17_sumout  = SUM(( \CPU|DP|Bin[4]~6_combout  ) + ( (\CPU|DP|Ain[4]~4_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add0~14  ))
// \CPU|DP|alu|Add0~18  = CARRY(( \CPU|DP|Bin[4]~6_combout  ) + ( (\CPU|DP|Ain[4]~4_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add0~14  ))

	.dataa(!\CPU|controller|Equal14~0_combout ),
	.datab(!\CPU|controller|bsel~0_combout ),
	.datac(!\CPU|controller|asel~1_combout ),
	.datad(!\CPU|DP|Bin[4]~6_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[4]~4_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~17_sumout ),
	.cout(\CPU|DP|alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~17 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~17 .lut_mask = 64'h0000FFB8000000FF;
defparam \CPU|DP|alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N15
cyclonev_lcell_comb \CPU|DP|alu|Add0~21 (
// Equation(s):
// \CPU|DP|alu|Add0~21_sumout  = SUM(( \CPU|DP|Bin[5]~7_combout  ) + ( (\CPU|DP|Ain[5]~5_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add0~18  ))
// \CPU|DP|alu|Add0~22  = CARRY(( \CPU|DP|Bin[5]~7_combout  ) + ( (\CPU|DP|Ain[5]~5_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add0~18  ))

	.dataa(!\CPU|controller|Equal14~0_combout ),
	.datab(!\CPU|controller|bsel~0_combout ),
	.datac(!\CPU|controller|asel~1_combout ),
	.datad(!\CPU|DP|Bin[5]~7_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[5]~5_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~21_sumout ),
	.cout(\CPU|DP|alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~21 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~21 .lut_mask = 64'h0000FFB8000000FF;
defparam \CPU|DP|alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N18
cyclonev_lcell_comb \CPU|DP|alu|Add0~25 (
// Equation(s):
// \CPU|DP|alu|Add0~25_sumout  = SUM(( \CPU|DP|Bin[6]~8_combout  ) + ( (\CPU|DP|Ain[6]~6_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add0~22  ))
// \CPU|DP|alu|Add0~26  = CARRY(( \CPU|DP|Bin[6]~8_combout  ) + ( (\CPU|DP|Ain[6]~6_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add0~22  ))

	.dataa(!\CPU|controller|Equal14~0_combout ),
	.datab(!\CPU|controller|asel~1_combout ),
	.datac(!\CPU|controller|bsel~0_combout ),
	.datad(!\CPU|DP|Bin[6]~8_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[6]~6_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~25_sumout ),
	.cout(\CPU|DP|alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~25 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~25 .lut_mask = 64'h0000FFAC000000FF;
defparam \CPU|DP|alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N21
cyclonev_lcell_comb \CPU|DP|alu|Add0~29 (
// Equation(s):
// \CPU|DP|alu|Add0~29_sumout  = SUM(( \CPU|DP|Bin[7]~9_combout  ) + ( (\CPU|DP|Ain[7]~7_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add0~26  ))
// \CPU|DP|alu|Add0~30  = CARRY(( \CPU|DP|Bin[7]~9_combout  ) + ( (\CPU|DP|Ain[7]~7_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add0~26  ))

	.dataa(!\CPU|controller|Equal14~0_combout ),
	.datab(!\CPU|controller|asel~1_combout ),
	.datac(!\CPU|controller|bsel~0_combout ),
	.datad(!\CPU|DP|Bin[7]~9_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[7]~7_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~29_sumout ),
	.cout(\CPU|DP|alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~29 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~29 .lut_mask = 64'h0000FFAC000000FF;
defparam \CPU|DP|alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N24
cyclonev_lcell_comb \CPU|DP|alu|Add0~33 (
// Equation(s):
// \CPU|DP|alu|Add0~33_sumout  = SUM(( \CPU|DP|Bin[8]~10_combout  ) + ( (\CPU|DP|Ain[8]~9_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add0~30  ))
// \CPU|DP|alu|Add0~34  = CARRY(( \CPU|DP|Bin[8]~10_combout  ) + ( (\CPU|DP|Ain[8]~9_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add0~30  ))

	.dataa(!\CPU|controller|Equal14~0_combout ),
	.datab(!\CPU|controller|asel~1_combout ),
	.datac(!\CPU|controller|bsel~0_combout ),
	.datad(!\CPU|DP|Bin[8]~10_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[8]~9_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~33_sumout ),
	.cout(\CPU|DP|alu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~33 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~33 .lut_mask = 64'h0000FFAC000000FF;
defparam \CPU|DP|alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N27
cyclonev_lcell_comb \CPU|DP|alu|Add0~41 (
// Equation(s):
// \CPU|DP|alu|Add0~41_sumout  = SUM(( (\CPU|DP|Ain[9]~11_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( \CPU|DP|Bin[9]~12_combout  ) + ( 
// \CPU|DP|alu|Add0~34  ))
// \CPU|DP|alu|Add0~42  = CARRY(( (\CPU|DP|Ain[9]~11_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( \CPU|DP|Bin[9]~12_combout  ) + ( 
// \CPU|DP|alu|Add0~34  ))

	.dataa(!\CPU|controller|Equal14~0_combout ),
	.datab(!\CPU|controller|asel~1_combout ),
	.datac(!\CPU|controller|bsel~0_combout ),
	.datad(!\CPU|DP|Ain[9]~11_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[9]~12_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~41_sumout ),
	.cout(\CPU|DP|alu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~41 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~41 .lut_mask = 64'h0000FF0000000053;
defparam \CPU|DP|alu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N30
cyclonev_lcell_comb \CPU|DP|alu|Add0~37 (
// Equation(s):
// \CPU|DP|alu|Add0~37_sumout  = SUM(( \CPU|DP|Bin[10]~11_combout  ) + ( (\CPU|DP|Ain[10]~10_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + 
// ( \CPU|DP|alu|Add0~42  ))
// \CPU|DP|alu|Add0~38  = CARRY(( \CPU|DP|Bin[10]~11_combout  ) + ( (\CPU|DP|Ain[10]~10_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add0~42  ))

	.dataa(!\CPU|controller|Equal14~0_combout ),
	.datab(!\CPU|controller|bsel~0_combout ),
	.datac(!\CPU|controller|asel~1_combout ),
	.datad(!\CPU|DP|Bin[10]~11_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[10]~10_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~37_sumout ),
	.cout(\CPU|DP|alu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~37 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~37 .lut_mask = 64'h0000FFB8000000FF;
defparam \CPU|DP|alu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N33
cyclonev_lcell_comb \CPU|DP|alu|Add0~61 (
// Equation(s):
// \CPU|DP|alu|Add0~61_sumout  = SUM(( \CPU|DP|Bin[11]~17_combout  ) + ( (\CPU|DP|Ain[11]~15_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + 
// ( \CPU|DP|alu|Add0~38  ))
// \CPU|DP|alu|Add0~62  = CARRY(( \CPU|DP|Bin[11]~17_combout  ) + ( (\CPU|DP|Ain[11]~15_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( 
// \CPU|DP|alu|Add0~38  ))

	.dataa(!\CPU|controller|Equal14~0_combout ),
	.datab(!\CPU|controller|bsel~0_combout ),
	.datac(!\CPU|controller|asel~1_combout ),
	.datad(!\CPU|DP|Bin[11]~17_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Ain[11]~15_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~61_sumout ),
	.cout(\CPU|DP|alu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~61 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~61 .lut_mask = 64'h0000FFB8000000FF;
defparam \CPU|DP|alu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N36
cyclonev_lcell_comb \CPU|DP|alu|Add0~45 (
// Equation(s):
// \CPU|DP|alu|Add0~45_sumout  = SUM(( (\CPU|DP|Ain[12]~12_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( \CPU|DP|Bin[12]~13_combout  ) + 
// ( \CPU|DP|alu|Add0~62  ))
// \CPU|DP|alu|Add0~46  = CARRY(( (\CPU|DP|Ain[12]~12_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( \CPU|DP|Bin[12]~13_combout  ) + ( 
// \CPU|DP|alu|Add0~62  ))

	.dataa(!\CPU|controller|Equal14~0_combout ),
	.datab(!\CPU|controller|bsel~0_combout ),
	.datac(!\CPU|controller|asel~1_combout ),
	.datad(!\CPU|DP|Ain[12]~12_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[12]~13_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~45_sumout ),
	.cout(\CPU|DP|alu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~45 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~45 .lut_mask = 64'h0000FF0000000047;
defparam \CPU|DP|alu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N39
cyclonev_lcell_comb \CPU|DP|alu|Add0~53 (
// Equation(s):
// \CPU|DP|alu|Add0~53_sumout  = SUM(( (\CPU|DP|Ain[13]~13_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( \CPU|DP|Bin[13]~15_combout  ) + 
// ( \CPU|DP|alu|Add0~46  ))
// \CPU|DP|alu|Add0~54  = CARRY(( (\CPU|DP|Ain[13]~13_combout  & ((!\CPU|controller|bsel~0_combout  & (\CPU|controller|Equal14~0_combout )) # (\CPU|controller|bsel~0_combout  & ((\CPU|controller|asel~1_combout ))))) ) + ( \CPU|DP|Bin[13]~15_combout  ) + ( 
// \CPU|DP|alu|Add0~46  ))

	.dataa(!\CPU|controller|Equal14~0_combout ),
	.datab(!\CPU|controller|bsel~0_combout ),
	.datac(!\CPU|controller|asel~1_combout ),
	.datad(!\CPU|DP|Ain[13]~13_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[13]~15_combout ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~53_sumout ),
	.cout(\CPU|DP|alu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~53 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~53 .lut_mask = 64'h0000FF0000000047;
defparam \CPU|DP|alu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N42
cyclonev_lcell_comb \CPU|DP|alu|Add0~57 (
// Equation(s):
// \CPU|DP|alu|Add0~57_sumout  = SUM(( \CPU|DP|Bin[14]~16_combout  ) + ( (\CPU|controller|asel~0_combout  & ((!\CPU|DP|REGFILE|Mux0~1_combout  & ((\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1 ))) # (\CPU|DP|REGFILE|Mux0~1_combout  & 
// (\CPU|DP|REGFILE|R0_rtl_0_bypass [8])))) ) + ( \CPU|DP|alu|Add0~54  ))
// \CPU|DP|alu|Add0~58  = CARRY(( \CPU|DP|Bin[14]~16_combout  ) + ( (\CPU|controller|asel~0_combout  & ((!\CPU|DP|REGFILE|Mux0~1_combout  & ((\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1 ))) # (\CPU|DP|REGFILE|Mux0~1_combout  & 
// (\CPU|DP|REGFILE|R0_rtl_0_bypass [8])))) ) + ( \CPU|DP|alu|Add0~54  ))

	.dataa(!\CPU|DP|REGFILE|R0_rtl_0_bypass [8]),
	.datab(!\CPU|controller|asel~0_combout ),
	.datac(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datad(!\CPU|DP|Bin[14]~16_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~57_sumout ),
	.cout(\CPU|DP|alu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~57 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~57 .lut_mask = 64'h0000FECE000000FF;
defparam \CPU|DP|alu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N12
cyclonev_lcell_comb \CPU|DP|alu|out[14]~29 (
// Equation(s):
// \CPU|DP|alu|out[14]~29_combout  = ( \CPU|DP|alu|out~28_combout  & ( \CPU|DP|alu|Add0~57_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & (((!\CPU|DP|alu|out[11]~1_combout ) # (\CPU|DP|alu|Add3~61_sumout )))) # (\CPU|DP|alu|out[11]~0_combout  & 
// ((!\CPU|DP|Bin[14]~16_combout ) # ((\CPU|DP|alu|out[11]~1_combout )))) ) ) ) # ( !\CPU|DP|alu|out~28_combout  & ( \CPU|DP|alu|Add0~57_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & (((!\CPU|DP|alu|out[11]~1_combout ) # (\CPU|DP|alu|Add3~61_sumout )))) # 
// (\CPU|DP|alu|out[11]~0_combout  & (!\CPU|DP|Bin[14]~16_combout  & ((!\CPU|DP|alu|out[11]~1_combout )))) ) ) ) # ( \CPU|DP|alu|out~28_combout  & ( !\CPU|DP|alu|Add0~57_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & (((\CPU|DP|alu|Add3~61_sumout  & 
// \CPU|DP|alu|out[11]~1_combout )))) # (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|Bin[14]~16_combout ) # ((\CPU|DP|alu|out[11]~1_combout )))) ) ) ) # ( !\CPU|DP|alu|out~28_combout  & ( !\CPU|DP|alu|Add0~57_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & 
// (((\CPU|DP|alu|Add3~61_sumout  & \CPU|DP|alu|out[11]~1_combout )))) # (\CPU|DP|alu|out[11]~0_combout  & (!\CPU|DP|Bin[14]~16_combout  & ((!\CPU|DP|alu|out[11]~1_combout )))) ) ) )

	.dataa(!\CPU|DP|Bin[14]~16_combout ),
	.datab(!\CPU|DP|alu|out[11]~0_combout ),
	.datac(!\CPU|DP|alu|Add3~61_sumout ),
	.datad(!\CPU|DP|alu|out[11]~1_combout ),
	.datae(!\CPU|DP|alu|out~28_combout ),
	.dataf(!\CPU|DP|alu|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[14]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[14]~29 .extended_lut = "off";
defparam \CPU|DP|alu|out[14]~29 .lut_mask = 64'h220C223FEE0CEE3F;
defparam \CPU|DP|alu|out[14]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N45
cyclonev_lcell_comb \CPU|DP|Mux1~2 (
// Equation(s):
// \CPU|DP|Mux1~2_combout  = ( \CPU|DP|alu|out[14]~29_combout  & ( (!\CPU|DP|Mux1~0_combout  & (((\read_data[14]~7_combout  & \CPU|DP|Mux1~1_combout )))) # (\CPU|DP|Mux1~0_combout  & (((\CPU|DP|Mux1~1_combout )) # (\CPU|instruction_reg|instr_reg|out [7]))) ) 
// ) # ( !\CPU|DP|alu|out[14]~29_combout  & ( (!\CPU|DP|Mux1~0_combout  & (((\read_data[14]~7_combout  & \CPU|DP|Mux1~1_combout )))) # (\CPU|DP|Mux1~0_combout  & (\CPU|instruction_reg|instr_reg|out [7] & ((!\CPU|DP|Mux1~1_combout )))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [7]),
	.datab(!\CPU|DP|Mux1~0_combout ),
	.datac(!\read_data[14]~7_combout ),
	.datad(!\CPU|DP|Mux1~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|out[14]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux1~2 .extended_lut = "off";
defparam \CPU|DP|Mux1~2 .lut_mask = 64'h110C110C113F113F;
defparam \CPU|DP|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|R1[14]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R1[14]~feeder_combout  = ( \CPU|DP|Mux1~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R1[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[14]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R1[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R1[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N26
dffeas \CPU|DP|REGFILE|R1[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|R3[14]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R3[14]~feeder_combout  = ( \CPU|DP|Mux1~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R3[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[14]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R3[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R3[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N49
dffeas \CPU|DP|REGFILE|R3[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N10
dffeas \CPU|DP|REGFILE|R2[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y5_N44
dffeas \CPU|DP|REGFILE|R0[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux17~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux17~1_combout  = ( \CPU|DP|REGFILE|R2 [14] & ( \CPU|DP|REGFILE|R0 [14] & ( (!\CPU|controller|readB[0]~0_combout ) # ((!\CPU|controller|readB[1]~1_combout  & (\CPU|DP|REGFILE|R1 [14])) # (\CPU|controller|readB[1]~1_combout  & 
// ((\CPU|DP|REGFILE|R3 [14])))) ) ) ) # ( !\CPU|DP|REGFILE|R2 [14] & ( \CPU|DP|REGFILE|R0 [14] & ( (!\CPU|controller|readB[0]~0_combout  & (((!\CPU|controller|readB[1]~1_combout )))) # (\CPU|controller|readB[0]~0_combout  & 
// ((!\CPU|controller|readB[1]~1_combout  & (\CPU|DP|REGFILE|R1 [14])) # (\CPU|controller|readB[1]~1_combout  & ((\CPU|DP|REGFILE|R3 [14]))))) ) ) ) # ( \CPU|DP|REGFILE|R2 [14] & ( !\CPU|DP|REGFILE|R0 [14] & ( (!\CPU|controller|readB[0]~0_combout  & 
// (((\CPU|controller|readB[1]~1_combout )))) # (\CPU|controller|readB[0]~0_combout  & ((!\CPU|controller|readB[1]~1_combout  & (\CPU|DP|REGFILE|R1 [14])) # (\CPU|controller|readB[1]~1_combout  & ((\CPU|DP|REGFILE|R3 [14]))))) ) ) ) # ( !\CPU|DP|REGFILE|R2 
// [14] & ( !\CPU|DP|REGFILE|R0 [14] & ( (\CPU|controller|readB[0]~0_combout  & ((!\CPU|controller|readB[1]~1_combout  & (\CPU|DP|REGFILE|R1 [14])) # (\CPU|controller|readB[1]~1_combout  & ((\CPU|DP|REGFILE|R3 [14]))))) ) ) )

	.dataa(!\CPU|DP|REGFILE|R1 [14]),
	.datab(!\CPU|controller|readB[0]~0_combout ),
	.datac(!\CPU|DP|REGFILE|R3 [14]),
	.datad(!\CPU|controller|readB[1]~1_combout ),
	.datae(!\CPU|DP|REGFILE|R2 [14]),
	.dataf(!\CPU|DP|REGFILE|R0 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux17~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux17~1 .lut_mask = 64'h110311CFDD03DDCF;
defparam \CPU|DP|REGFILE|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N20
dffeas \CPU|DP|REGFILE|R7[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y6_N16
dffeas \CPU|DP|REGFILE|R6[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y6_N19
dffeas \CPU|DP|REGFILE|R4[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N44
dffeas \CPU|DP|REGFILE|R5[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[14] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux17~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux17~0_combout  = ( \CPU|DP|REGFILE|R5 [14] & ( \CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout  & ((\CPU|DP|REGFILE|R6 [14]))) # (\CPU|controller|readB[0]~0_combout  & (\CPU|DP|REGFILE|R7 [14])) ) ) ) # ( 
// !\CPU|DP|REGFILE|R5 [14] & ( \CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout  & ((\CPU|DP|REGFILE|R6 [14]))) # (\CPU|controller|readB[0]~0_combout  & (\CPU|DP|REGFILE|R7 [14])) ) ) ) # ( \CPU|DP|REGFILE|R5 [14] & ( 
// !\CPU|controller|readB[1]~1_combout  & ( (\CPU|DP|REGFILE|R4 [14]) # (\CPU|controller|readB[0]~0_combout ) ) ) ) # ( !\CPU|DP|REGFILE|R5 [14] & ( !\CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout  & \CPU|DP|REGFILE|R4 [14]) ) ) 
// )

	.dataa(!\CPU|DP|REGFILE|R7 [14]),
	.datab(!\CPU|DP|REGFILE|R6 [14]),
	.datac(!\CPU|controller|readB[0]~0_combout ),
	.datad(!\CPU|DP|REGFILE|R4 [14]),
	.datae(!\CPU|DP|REGFILE|R5 [14]),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux17~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux17~0 .lut_mask = 64'h00F00FFF35353535;
defparam \CPU|DP|REGFILE|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N42
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux17~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux17~2_combout  = ( \CPU|DP|REGFILE|Mux17~0_combout  & ( (\CPU|controller|readB[2]~2_combout ) # (\CPU|DP|REGFILE|Mux17~1_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux17~0_combout  & ( (\CPU|DP|REGFILE|Mux17~1_combout  & 
// !\CPU|controller|readB[2]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux17~1_combout ),
	.datad(!\CPU|controller|readB[2]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux17~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux17~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \CPU|DP|REGFILE|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N9
cyclonev_lcell_comb \CPU|controller|bsel~1 (
// Equation(s):
// \CPU|controller|bsel~1_combout  = ( !\CPU|controller|bsel~0_combout  & ( \CPU|controller|Equal14~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|controller|Equal14~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|bsel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|bsel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|bsel~1 .extended_lut = "off";
defparam \CPU|controller|bsel~1 .lut_mask = 64'h00FF00FF00000000;
defparam \CPU|controller|bsel~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N42
cyclonev_lcell_comb \CPU|decode|shift[0]~2 (
// Equation(s):
// \CPU|decode|shift[0]~2_combout  = ( \CPU|instruction_reg|instr_reg|out [15] & ( \CPU|instruction_reg|instr_reg|out [13] & ( !\CPU|instruction_reg|instr_reg|out [14] ) ) ) # ( \CPU|instruction_reg|instr_reg|out [15] & ( !\CPU|instruction_reg|instr_reg|out 
// [13] & ( \CPU|instruction_reg|instr_reg|out [14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [14]),
	.datad(gnd),
	.datae(!\CPU|instruction_reg|instr_reg|out [15]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|shift[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|shift[0]~2 .extended_lut = "off";
defparam \CPU|decode|shift[0]~2 .lut_mask = 64'h00000F0F0000F0F0;
defparam \CPU|decode|shift[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N9
cyclonev_lcell_comb \CPU|DP|Bin[15]~14 (
// Equation(s):
// \CPU|DP|Bin[15]~14_combout  = ( \CPU|decode|shift[0]~2_combout  & ( \CPU|instruction_reg|instr_reg|out [3] & ( (!\CPU|instruction_reg|instr_reg|out [4] & (((\CPU|DP|REGFILE|Mux17~2_combout  & !\CPU|controller|bsel~1_combout )))) # 
// (\CPU|instruction_reg|instr_reg|out [4] & (((\CPU|controller|bsel~1_combout )) # (\CPU|DP|REGFILE|Mux16~2_combout ))) ) ) ) # ( !\CPU|decode|shift[0]~2_combout  & ( \CPU|instruction_reg|instr_reg|out [3] & ( (!\CPU|controller|bsel~1_combout  & 
// ((\CPU|DP|REGFILE|Mux16~2_combout ))) # (\CPU|controller|bsel~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) ) ) ) # ( \CPU|decode|shift[0]~2_combout  & ( !\CPU|instruction_reg|instr_reg|out [3] & ( (!\CPU|instruction_reg|instr_reg|out [4] & 
// (\CPU|DP|REGFILE|Mux16~2_combout  & !\CPU|controller|bsel~1_combout )) # (\CPU|instruction_reg|instr_reg|out [4] & ((\CPU|controller|bsel~1_combout ))) ) ) ) # ( !\CPU|decode|shift[0]~2_combout  & ( !\CPU|instruction_reg|instr_reg|out [3] & ( 
// (!\CPU|controller|bsel~1_combout  & ((\CPU|DP|REGFILE|Mux16~2_combout ))) # (\CPU|controller|bsel~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|REGFILE|Mux16~2_combout ),
	.datac(!\CPU|DP|REGFILE|Mux17~2_combout ),
	.datad(!\CPU|controller|bsel~1_combout ),
	.datae(!\CPU|decode|shift[0]~2_combout ),
	.dataf(!\CPU|instruction_reg|instr_reg|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[15]~14 .extended_lut = "off";
defparam \CPU|DP|Bin[15]~14 .lut_mask = 64'h3355225533551B55;
defparam \CPU|DP|Bin[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N48
cyclonev_lcell_comb \CPU|DP|alu|Add3~53 (
// Equation(s):
// \CPU|DP|alu|Add3~53_sumout  = SUM(( GND ) + ( GND ) + ( \CPU|DP|alu|Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add3~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add3~53 .extended_lut = "off";
defparam \CPU|DP|alu|Add3~53 .lut_mask = 64'h0000FFFF00000000;
defparam \CPU|DP|alu|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N45
cyclonev_lcell_comb \CPU|DP|alu|Add0~49 (
// Equation(s):
// \CPU|DP|alu|Add0~49_sumout  = SUM(( GND ) + ( GND ) + ( \CPU|DP|alu|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|DP|alu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|DP|alu|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Add0~49 .extended_lut = "off";
defparam \CPU|DP|alu|Add0~49 .lut_mask = 64'h0000FFFF00000000;
defparam \CPU|DP|alu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N18
cyclonev_lcell_comb \CPU|DP|alu|out[15]~25 (
// Equation(s):
// \CPU|DP|alu|out[15]~25_combout  = ( \CPU|DP|alu|Add3~53_sumout  & ( \CPU|DP|alu|Add0~49_sumout  & ( (!\CPU|DP|Ain[15]~8_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & ((!\CPU|DP|Bin[15]~14_combout ))) # (\CPU|DP|alu|out[11]~1_combout  & 
// (!\CPU|DP|alu|out[11]~0_combout  & \CPU|DP|Bin[15]~14_combout )))) # (\CPU|DP|Ain[15]~8_combout  & (!\CPU|DP|alu|out[11]~0_combout  $ (!\CPU|DP|alu|out[11]~1_combout  $ (\CPU|DP|Bin[15]~14_combout )))) ) ) ) # ( !\CPU|DP|alu|Add3~53_sumout  & ( 
// \CPU|DP|alu|Add0~49_sumout  & ( (!\CPU|DP|Ain[15]~8_combout  & (!\CPU|DP|Bin[15]~14_combout  & ((!\CPU|DP|alu|out[11]~0_combout ) # (!\CPU|DP|alu|out[11]~1_combout )))) # (\CPU|DP|Ain[15]~8_combout  & (!\CPU|DP|Bin[15]~14_combout  $ 
// (((!\CPU|DP|alu|out[11]~0_combout ) # (\CPU|DP|alu|out[11]~1_combout ))))) ) ) ) # ( \CPU|DP|alu|Add3~53_sumout  & ( !\CPU|DP|alu|Add0~49_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & (!\CPU|DP|Ain[15]~8_combout  $ (((!\CPU|DP|Bin[15]~14_combout ))))) # 
// (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & ((!\CPU|DP|Bin[15]~14_combout ))) # (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|Ain[15]~8_combout  & \CPU|DP|Bin[15]~14_combout )))) ) ) ) # ( !\CPU|DP|alu|Add3~53_sumout  & ( 
// !\CPU|DP|alu|Add0~49_sumout  & ( (!\CPU|DP|Ain[15]~8_combout  & ((!\CPU|DP|alu|out[11]~0_combout  & (!\CPU|DP|alu|out[11]~1_combout  $ (!\CPU|DP|Bin[15]~14_combout ))) # (\CPU|DP|alu|out[11]~0_combout  & (!\CPU|DP|alu|out[11]~1_combout  & 
// !\CPU|DP|Bin[15]~14_combout )))) # (\CPU|DP|Ain[15]~8_combout  & ((!\CPU|DP|alu|out[11]~1_combout  $ (\CPU|DP|Bin[15]~14_combout )))) ) ) )

	.dataa(!\CPU|DP|Ain[15]~8_combout ),
	.datab(!\CPU|DP|alu|out[11]~0_combout ),
	.datac(!\CPU|DP|alu|out[11]~1_combout ),
	.datad(!\CPU|DP|Bin[15]~14_combout ),
	.datae(!\CPU|DP|alu|Add3~53_sumout ),
	.dataf(!\CPU|DP|alu|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[15]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[15]~25 .extended_lut = "off";
defparam \CPU|DP|alu|out[15]~25 .lut_mask = 64'h78857489B845B449;
defparam \CPU|DP|alu|out[15]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N30
cyclonev_lcell_comb \CPU|DP|Mux0~0 (
// Equation(s):
// \CPU|DP|Mux0~0_combout  = ( \read_data[15]~5_combout  & ( \CPU|DP|alu|out[15]~25_combout  & ( ((\CPU|instruction_reg|instr_reg|out [7] & \CPU|DP|Mux1~0_combout )) # (\CPU|DP|Mux1~1_combout ) ) ) ) # ( !\read_data[15]~5_combout  & ( 
// \CPU|DP|alu|out[15]~25_combout  & ( (\CPU|DP|Mux1~0_combout  & ((\CPU|DP|Mux1~1_combout ) # (\CPU|instruction_reg|instr_reg|out [7]))) ) ) ) # ( \read_data[15]~5_combout  & ( !\CPU|DP|alu|out[15]~25_combout  & ( (!\CPU|DP|Mux1~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [7] & \CPU|DP|Mux1~0_combout )) # (\CPU|DP|Mux1~1_combout  & ((!\CPU|DP|Mux1~0_combout ))) ) ) ) # ( !\read_data[15]~5_combout  & ( !\CPU|DP|alu|out[15]~25_combout  & ( (\CPU|instruction_reg|instr_reg|out [7] & 
// (!\CPU|DP|Mux1~1_combout  & \CPU|DP|Mux1~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\CPU|instruction_reg|instr_reg|out [7]),
	.datac(!\CPU|DP|Mux1~1_combout ),
	.datad(!\CPU|DP|Mux1~0_combout ),
	.datae(!\read_data[15]~5_combout ),
	.dataf(!\CPU|DP|alu|out[15]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux0~0 .extended_lut = "off";
defparam \CPU|DP|Mux0~0 .lut_mask = 64'h00300F30003F0F3F;
defparam \CPU|DP|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N39
cyclonev_lcell_comb \CPU|DP|alu|out~26 (
// Equation(s):
// \CPU|DP|alu|out~26_combout  = ( \CPU|DP|Bin[13]~15_combout  & ( (\CPU|controller|asel~0_combout  & ((!\CPU|DP|REGFILE|Mux0~1_combout  & ((\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a2 ))) # (\CPU|DP|REGFILE|Mux0~1_combout  & 
// (\CPU|DP|REGFILE|R0_rtl_0_bypass [9])))) ) )

	.dataa(!\CPU|DP|REGFILE|R0_rtl_0_bypass [9]),
	.datab(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\CPU|controller|asel~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[13]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out~26 .extended_lut = "off";
defparam \CPU|DP|alu|out~26 .lut_mask = 64'h00000000001D001D;
defparam \CPU|DP|alu|out~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N24
cyclonev_lcell_comb \CPU|DP|alu|out[13]~27 (
// Equation(s):
// \CPU|DP|alu|out[13]~27_combout  = ( \CPU|DP|Bin[13]~15_combout  & ( \CPU|DP|alu|Add3~57_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & (((\CPU|DP|alu|Add0~53_sumout  & !\CPU|DP|alu|out[11]~0_combout )))) # (\CPU|DP|alu|out[11]~1_combout  & 
// (((!\CPU|DP|alu|out[11]~0_combout )) # (\CPU|DP|alu|out~26_combout ))) ) ) ) # ( !\CPU|DP|Bin[13]~15_combout  & ( \CPU|DP|alu|Add3~57_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & (((\CPU|DP|alu|out[11]~0_combout ) # (\CPU|DP|alu|Add0~53_sumout )))) # 
// (\CPU|DP|alu|out[11]~1_combout  & (((!\CPU|DP|alu|out[11]~0_combout )) # (\CPU|DP|alu|out~26_combout ))) ) ) ) # ( \CPU|DP|Bin[13]~15_combout  & ( !\CPU|DP|alu|Add3~57_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & (((\CPU|DP|alu|Add0~53_sumout  & 
// !\CPU|DP|alu|out[11]~0_combout )))) # (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out~26_combout  & ((\CPU|DP|alu|out[11]~0_combout )))) ) ) ) # ( !\CPU|DP|Bin[13]~15_combout  & ( !\CPU|DP|alu|Add3~57_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & 
// (((\CPU|DP|alu|out[11]~0_combout ) # (\CPU|DP|alu|Add0~53_sumout )))) # (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out~26_combout  & ((\CPU|DP|alu|out[11]~0_combout )))) ) ) )

	.dataa(!\CPU|DP|alu|out[11]~1_combout ),
	.datab(!\CPU|DP|alu|out~26_combout ),
	.datac(!\CPU|DP|alu|Add0~53_sumout ),
	.datad(!\CPU|DP|alu|out[11]~0_combout ),
	.datae(!\CPU|DP|Bin[13]~15_combout ),
	.dataf(!\CPU|DP|alu|Add3~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[13]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[13]~27 .extended_lut = "off";
defparam \CPU|DP|alu|out[13]~27 .lut_mask = 64'h0ABB0A115FBB5F11;
defparam \CPU|DP|alu|out[13]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N51
cyclonev_lcell_comb \CPU|DP|Mux2~0 (
// Equation(s):
// \CPU|DP|Mux2~0_combout  = ( \read_data[13]~6_combout  & ( \CPU|DP|alu|out[13]~27_combout  & ( ((\CPU|DP|Mux1~0_combout  & \CPU|instruction_reg|instr_reg|out [7])) # (\CPU|DP|Mux1~1_combout ) ) ) ) # ( !\read_data[13]~6_combout  & ( 
// \CPU|DP|alu|out[13]~27_combout  & ( (\CPU|DP|Mux1~0_combout  & ((\CPU|instruction_reg|instr_reg|out [7]) # (\CPU|DP|Mux1~1_combout ))) ) ) ) # ( \read_data[13]~6_combout  & ( !\CPU|DP|alu|out[13]~27_combout  & ( (!\CPU|DP|Mux1~0_combout  & 
// (\CPU|DP|Mux1~1_combout )) # (\CPU|DP|Mux1~0_combout  & (!\CPU|DP|Mux1~1_combout  & \CPU|instruction_reg|instr_reg|out [7])) ) ) ) # ( !\read_data[13]~6_combout  & ( !\CPU|DP|alu|out[13]~27_combout  & ( (\CPU|DP|Mux1~0_combout  & (!\CPU|DP|Mux1~1_combout  
// & \CPU|instruction_reg|instr_reg|out [7])) ) ) )

	.dataa(!\CPU|DP|Mux1~0_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|Mux1~1_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [7]),
	.datae(!\read_data[13]~6_combout ),
	.dataf(!\CPU|DP|alu|out[13]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux2~0 .extended_lut = "off";
defparam \CPU|DP|Mux2~0 .lut_mask = 64'h00500A5A05550F5F;
defparam \CPU|DP|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N18
cyclonev_lcell_comb \CPU|DP|REGFILE|R3[13]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R3[13]~feeder_combout  = ( \CPU|DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R3[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[13]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R3[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R3[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N20
dffeas \CPU|DP|REGFILE|R3[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y5_N37
dffeas \CPU|DP|REGFILE|R0[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|R1[13]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R1[13]~feeder_combout  = ( \CPU|DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R1[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[13]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R1[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R1[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N46
dffeas \CPU|DP|REGFILE|R1[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N9
cyclonev_lcell_comb \CPU|DP|REGFILE|R2[13]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R2[13]~feeder_combout  = ( \CPU|DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R2[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[13]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R2[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R2[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N10
dffeas \CPU|DP|REGFILE|R2[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N39
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux18~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux18~1_combout  = ( \CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R3 [13] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R2 [13] 
// ) ) ) # ( \CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R1 [13] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R0 [13] ) ) )

	.dataa(!\CPU|DP|REGFILE|R3 [13]),
	.datab(!\CPU|DP|REGFILE|R0 [13]),
	.datac(!\CPU|DP|REGFILE|R1 [13]),
	.datad(!\CPU|DP|REGFILE|R2 [13]),
	.datae(!\CPU|controller|readB[0]~0_combout ),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux18~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux18~1 .lut_mask = 64'h33330F0F00FF5555;
defparam \CPU|DP|REGFILE|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|R5[13]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R5[13]~feeder_combout  = ( \CPU|DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R5[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[13]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R5[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R5[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N26
dffeas \CPU|DP|REGFILE|R5[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R5[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|R7[13]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R7[13]~feeder_combout  = ( \CPU|DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R7[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[13]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R7[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R7[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N59
dffeas \CPU|DP|REGFILE|R7[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R7[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y3_N31
dffeas \CPU|DP|REGFILE|R4[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N55
dffeas \CPU|DP|REGFILE|R6[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[13] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N21
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux18~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux18~0_combout  = ( \CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R7 [13] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R6 [13] 
// ) ) ) # ( \CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R5 [13] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R4 [13] ) ) )

	.dataa(!\CPU|DP|REGFILE|R5 [13]),
	.datab(!\CPU|DP|REGFILE|R7 [13]),
	.datac(!\CPU|DP|REGFILE|R4 [13]),
	.datad(!\CPU|DP|REGFILE|R6 [13]),
	.datae(!\CPU|controller|readB[0]~0_combout ),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux18~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux18~0 .lut_mask = 64'h0F0F555500FF3333;
defparam \CPU|DP|REGFILE|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux18~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux18~2_combout  = ( \CPU|DP|REGFILE|Mux18~0_combout  & ( (\CPU|DP|REGFILE|Mux18~1_combout ) # (\CPU|controller|readB[2]~2_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux18~0_combout  & ( (!\CPU|controller|readB[2]~2_combout  & 
// \CPU|DP|REGFILE|Mux18~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|readB[2]~2_combout ),
	.datad(!\CPU|DP|REGFILE|Mux18~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux18~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux18~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|REGFILE|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N0
cyclonev_lcell_comb \CPU|DP|Bin[12]~13 (
// Equation(s):
// \CPU|DP|Bin[12]~13_combout  = ( \CPU|DP|REGFILE|Mux20~2_combout  & ( \CPU|DP|REGFILE|Mux19~2_combout  & ( ((!\CPU|DP|Bin[6]~1_combout  & ((\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[6]~1_combout  & (\CPU|DP|REGFILE|Mux18~2_combout ))) # 
// (\CPU|DP|Bin[6]~2_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux20~2_combout  & ( \CPU|DP|REGFILE|Mux19~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & ((!\CPU|DP|Bin[6]~1_combout  & ((\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[6]~1_combout  & 
// (\CPU|DP|REGFILE|Mux18~2_combout )))) # (\CPU|DP|Bin[6]~2_combout  & (((!\CPU|DP|Bin[6]~1_combout )))) ) ) ) # ( \CPU|DP|REGFILE|Mux20~2_combout  & ( !\CPU|DP|REGFILE|Mux19~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & ((!\CPU|DP|Bin[6]~1_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[6]~1_combout  & (\CPU|DP|REGFILE|Mux18~2_combout )))) # (\CPU|DP|Bin[6]~2_combout  & (((\CPU|DP|Bin[6]~1_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux20~2_combout  & ( 
// !\CPU|DP|REGFILE|Mux19~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & ((!\CPU|DP|Bin[6]~1_combout  & ((\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[6]~1_combout  & (\CPU|DP|REGFILE|Mux18~2_combout )))) ) ) )

	.dataa(!\CPU|DP|Bin[6]~2_combout ),
	.datab(!\CPU|DP|REGFILE|Mux18~2_combout ),
	.datac(!\CPU|DP|Bin[6]~1_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [4]),
	.datae(!\CPU|DP|REGFILE|Mux20~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[12]~13 .extended_lut = "off";
defparam \CPU|DP|Bin[12]~13 .lut_mask = 64'h02A207A752F257F7;
defparam \CPU|DP|Bin[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N45
cyclonev_lcell_comb \CPU|DP|alu|out~23 (
// Equation(s):
// \CPU|DP|alu|out~23_combout  = ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3  & ( (\CPU|controller|asel~0_combout  & (\CPU|DP|Bin[12]~13_combout  & ((!\CPU|DP|REGFILE|Mux0~1_combout ) # (\CPU|DP|REGFILE|R0_rtl_0_bypass [10])))) ) ) # ( 
// !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3  & ( (\CPU|DP|REGFILE|R0_rtl_0_bypass [10] & (\CPU|DP|REGFILE|Mux0~1_combout  & (\CPU|controller|asel~0_combout  & \CPU|DP|Bin[12]~13_combout ))) ) )

	.dataa(!\CPU|DP|REGFILE|R0_rtl_0_bypass [10]),
	.datab(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datac(!\CPU|controller|asel~0_combout ),
	.datad(!\CPU|DP|Bin[12]~13_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out~23 .extended_lut = "off";
defparam \CPU|DP|alu|out~23 .lut_mask = 64'h00010001000D000D;
defparam \CPU|DP|alu|out~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N36
cyclonev_lcell_comb \CPU|DP|alu|out[12]~24 (
// Equation(s):
// \CPU|DP|alu|out[12]~24_combout  = ( \CPU|DP|alu|Add0~45_sumout  & ( \CPU|DP|alu|Add3~49_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout ) # ((!\CPU|DP|alu|out[11]~1_combout  & (!\CPU|DP|Bin[12]~13_combout )) # (\CPU|DP|alu|out[11]~1_combout  & 
// ((\CPU|DP|alu|out~23_combout )))) ) ) ) # ( !\CPU|DP|alu|Add0~45_sumout  & ( \CPU|DP|alu|Add3~49_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out[11]~0_combout  & (!\CPU|DP|Bin[12]~13_combout ))) # (\CPU|DP|alu|out[11]~1_combout  & 
// ((!\CPU|DP|alu|out[11]~0_combout ) # ((\CPU|DP|alu|out~23_combout )))) ) ) ) # ( \CPU|DP|alu|Add0~45_sumout  & ( !\CPU|DP|alu|Add3~49_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & ((!\CPU|DP|alu|out[11]~0_combout ) # ((!\CPU|DP|Bin[12]~13_combout )))) # 
// (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out[11]~0_combout  & ((\CPU|DP|alu|out~23_combout )))) ) ) ) # ( !\CPU|DP|alu|Add0~45_sumout  & ( !\CPU|DP|alu|Add3~49_sumout  & ( (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & 
// (!\CPU|DP|Bin[12]~13_combout )) # (\CPU|DP|alu|out[11]~1_combout  & ((\CPU|DP|alu|out~23_combout ))))) ) ) )

	.dataa(!\CPU|DP|alu|out[11]~1_combout ),
	.datab(!\CPU|DP|alu|out[11]~0_combout ),
	.datac(!\CPU|DP|Bin[12]~13_combout ),
	.datad(!\CPU|DP|alu|out~23_combout ),
	.datae(!\CPU|DP|alu|Add0~45_sumout ),
	.dataf(!\CPU|DP|alu|Add3~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[12]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[12]~24 .extended_lut = "off";
defparam \CPU|DP|alu|out[12]~24 .lut_mask = 64'h2031A8B96475ECFD;
defparam \CPU|DP|alu|out[12]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N12
cyclonev_lcell_comb \CPU|DP|Mux3~0 (
// Equation(s):
// \CPU|DP|Mux3~0_combout  = ( \CPU|DP|alu|out[12]~24_combout  & ( (!\CPU|DP|Mux1~1_combout  & (\CPU|DP|Mux1~0_combout  & (\CPU|instruction_reg|instr_reg|out [7]))) # (\CPU|DP|Mux1~1_combout  & (((\read_data[12]~4_combout )) # (\CPU|DP|Mux1~0_combout ))) ) ) 
// # ( !\CPU|DP|alu|out[12]~24_combout  & ( (!\CPU|DP|Mux1~1_combout  & (\CPU|DP|Mux1~0_combout  & (\CPU|instruction_reg|instr_reg|out [7]))) # (\CPU|DP|Mux1~1_combout  & (!\CPU|DP|Mux1~0_combout  & ((\read_data[12]~4_combout )))) ) )

	.dataa(!\CPU|DP|Mux1~1_combout ),
	.datab(!\CPU|DP|Mux1~0_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [7]),
	.datad(!\read_data[12]~4_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|out[12]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux3~0 .extended_lut = "off";
defparam \CPU|DP|Mux3~0 .lut_mask = 64'h0246024613571357;
defparam \CPU|DP|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N27
cyclonev_lcell_comb \CPU|DP|REGFILE|R1[12]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R1[12]~feeder_combout  = ( \CPU|DP|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R1[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[12]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R1[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R1[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N29
dffeas \CPU|DP|REGFILE|R1[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y5_N14
dffeas \CPU|DP|REGFILE|R0[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N21
cyclonev_lcell_comb \CPU|DP|REGFILE|R3[12]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R3[12]~feeder_combout  = ( \CPU|DP|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R3[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[12]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R3[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R3[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N22
dffeas \CPU|DP|REGFILE|R3[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|R2[12]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R2[12]~feeder_combout  = ( \CPU|DP|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[12]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R2[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N34
dffeas \CPU|DP|REGFILE|R2[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux19~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux19~1_combout  = ( \CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R3 [12] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R2 [12] 
// ) ) ) # ( \CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R1 [12] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R0 [12] ) ) )

	.dataa(!\CPU|DP|REGFILE|R1 [12]),
	.datab(!\CPU|DP|REGFILE|R0 [12]),
	.datac(!\CPU|DP|REGFILE|R3 [12]),
	.datad(!\CPU|DP|REGFILE|R2 [12]),
	.datae(!\CPU|controller|readB[0]~0_combout ),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux19~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux19~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \CPU|DP|REGFILE|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y6_N35
dffeas \CPU|DP|REGFILE|R7[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N14
dffeas \CPU|DP|REGFILE|R5[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y6_N7
dffeas \CPU|DP|REGFILE|R4[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y6_N49
dffeas \CPU|DP|REGFILE|R6[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[12] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N48
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux19~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux19~0_combout  = ( \CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R7 [12] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R6 [12] 
// ) ) ) # ( \CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R5 [12] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R4 [12] ) ) )

	.dataa(!\CPU|DP|REGFILE|R7 [12]),
	.datab(!\CPU|DP|REGFILE|R5 [12]),
	.datac(!\CPU|DP|REGFILE|R4 [12]),
	.datad(!\CPU|DP|REGFILE|R6 [12]),
	.datae(!\CPU|controller|readB[0]~0_combout ),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux19~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux19~0 .lut_mask = 64'h0F0F333300FF5555;
defparam \CPU|DP|REGFILE|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux19~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux19~2_combout  = ( \CPU|DP|REGFILE|Mux19~1_combout  & ( \CPU|DP|REGFILE|Mux19~0_combout  ) ) # ( !\CPU|DP|REGFILE|Mux19~1_combout  & ( \CPU|DP|REGFILE|Mux19~0_combout  & ( \CPU|controller|readB[2]~2_combout  ) ) ) # ( 
// \CPU|DP|REGFILE|Mux19~1_combout  & ( !\CPU|DP|REGFILE|Mux19~0_combout  & ( !\CPU|controller|readB[2]~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|controller|readB[2]~2_combout ),
	.datae(!\CPU|DP|REGFILE|Mux19~1_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux19~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux19~2 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \CPU|DP|REGFILE|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N6
cyclonev_lcell_comb \CPU|DP|Bin[11]~17 (
// Equation(s):
// \CPU|DP|Bin[11]~17_combout  = ( \CPU|DP|REGFILE|Mux21~2_combout  & ( \CPU|DP|Bin[6]~1_combout  & ( (\CPU|DP|REGFILE|Mux19~2_combout ) # (\CPU|DP|Bin[6]~2_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux21~2_combout  & ( \CPU|DP|Bin[6]~1_combout  & ( 
// (!\CPU|DP|Bin[6]~2_combout  & \CPU|DP|REGFILE|Mux19~2_combout ) ) ) ) # ( \CPU|DP|REGFILE|Mux21~2_combout  & ( !\CPU|DP|Bin[6]~1_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[6]~2_combout  & 
// ((\CPU|DP|REGFILE|Mux20~2_combout ))) ) ) ) # ( !\CPU|DP|REGFILE|Mux21~2_combout  & ( !\CPU|DP|Bin[6]~1_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[6]~2_combout  & ((\CPU|DP|REGFILE|Mux20~2_combout 
// ))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|Bin[6]~2_combout ),
	.datac(!\CPU|DP|REGFILE|Mux19~2_combout ),
	.datad(!\CPU|DP|REGFILE|Mux20~2_combout ),
	.datae(!\CPU|DP|REGFILE|Mux21~2_combout ),
	.dataf(!\CPU|DP|Bin[6]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[11]~17 .extended_lut = "off";
defparam \CPU|DP|Bin[11]~17 .lut_mask = 64'h447744770C0C3F3F;
defparam \CPU|DP|Bin[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N30
cyclonev_lcell_comb \CPU|DP|alu|out~30 (
// Equation(s):
// \CPU|DP|alu|out~30_combout  = ( \CPU|DP|REGFILE|Mux0~1_combout  & ( (\CPU|controller|asel~0_combout  & (\CPU|DP|REGFILE|R0_rtl_0_bypass [11] & \CPU|DP|Bin[11]~17_combout )) ) ) # ( !\CPU|DP|REGFILE|Mux0~1_combout  & ( (\CPU|controller|asel~0_combout  & 
// (\CPU|DP|Bin[11]~17_combout  & \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a4 )) ) )

	.dataa(!\CPU|controller|asel~0_combout ),
	.datab(!\CPU|DP|REGFILE|R0_rtl_0_bypass [11]),
	.datac(!\CPU|DP|Bin[11]~17_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out~30 .extended_lut = "off";
defparam \CPU|DP|alu|out~30 .lut_mask = 64'h0005010100050101;
defparam \CPU|DP|alu|out~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N21
cyclonev_lcell_comb \CPU|DP|alu|out[11]~31 (
// Equation(s):
// \CPU|DP|alu|out[11]~31_combout  = ( \CPU|DP|alu|Add0~61_sumout  & ( \CPU|DP|alu|Add3~65_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout ) # ((!\CPU|DP|alu|out[11]~1_combout  & ((!\CPU|DP|Bin[11]~17_combout ))) # (\CPU|DP|alu|out[11]~1_combout  & 
// (\CPU|DP|alu|out~30_combout ))) ) ) ) # ( !\CPU|DP|alu|Add0~61_sumout  & ( \CPU|DP|alu|Add3~65_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|Bin[11]~17_combout )))) # (\CPU|DP|alu|out[11]~1_combout  & 
// ((!\CPU|DP|alu|out[11]~0_combout ) # ((\CPU|DP|alu|out~30_combout )))) ) ) ) # ( \CPU|DP|alu|Add0~61_sumout  & ( !\CPU|DP|alu|Add3~65_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & ((!\CPU|DP|alu|out[11]~0_combout ) # ((!\CPU|DP|Bin[11]~17_combout )))) # 
// (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out[11]~0_combout  & (\CPU|DP|alu|out~30_combout ))) ) ) ) # ( !\CPU|DP|alu|Add0~61_sumout  & ( !\CPU|DP|alu|Add3~65_sumout  & ( (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & 
// ((!\CPU|DP|Bin[11]~17_combout ))) # (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out~30_combout )))) ) ) )

	.dataa(!\CPU|DP|alu|out[11]~1_combout ),
	.datab(!\CPU|DP|alu|out[11]~0_combout ),
	.datac(!\CPU|DP|alu|out~30_combout ),
	.datad(!\CPU|DP|Bin[11]~17_combout ),
	.datae(!\CPU|DP|alu|Add0~61_sumout ),
	.dataf(!\CPU|DP|alu|Add3~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[11]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[11]~31 .extended_lut = "off";
defparam \CPU|DP|alu|out[11]~31 .lut_mask = 64'h2301AB896745EFCD;
defparam \CPU|DP|alu|out[11]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N42
cyclonev_lcell_comb \CPU|DP|Mux4~0 (
// Equation(s):
// \CPU|DP|Mux4~0_combout  = ( \CPU|DP|alu|out[11]~31_combout  & ( (!\CPU|DP|Mux1~0_combout  & (((\CPU|DP|Mux1~1_combout  & \read_data[11]~8_combout )))) # (\CPU|DP|Mux1~0_combout  & (((\CPU|DP|Mux1~1_combout )) # (\CPU|instruction_reg|instr_reg|out [7]))) ) 
// ) # ( !\CPU|DP|alu|out[11]~31_combout  & ( (!\CPU|DP|Mux1~0_combout  & (((\CPU|DP|Mux1~1_combout  & \read_data[11]~8_combout )))) # (\CPU|DP|Mux1~0_combout  & (\CPU|instruction_reg|instr_reg|out [7] & (!\CPU|DP|Mux1~1_combout ))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [7]),
	.datab(!\CPU|DP|Mux1~0_combout ),
	.datac(!\CPU|DP|Mux1~1_combout ),
	.datad(!\read_data[11]~8_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|out[11]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux4~0 .extended_lut = "off";
defparam \CPU|DP|Mux4~0 .lut_mask = 64'h101C101C131F131F;
defparam \CPU|DP|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N50
dffeas \CPU|DP|REGFILE|R0[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N8
dffeas \CPU|DP|REGFILE|R2[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|R1[11]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R1[11]~feeder_combout  = ( \CPU|DP|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R1[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[11]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R1[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R1[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N34
dffeas \CPU|DP|REGFILE|R1[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N0
cyclonev_lcell_comb \CPU|DP|REGFILE|R3[11]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R3[11]~feeder_combout  = ( \CPU|DP|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R3[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[11]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R3[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R3[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N1
dffeas \CPU|DP|REGFILE|R3[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux20~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux20~1_combout  = ( \CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R3 [11] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R2 [11] 
// ) ) ) # ( \CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R1 [11] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R0 [11] ) ) )

	.dataa(!\CPU|DP|REGFILE|R0 [11]),
	.datab(!\CPU|DP|REGFILE|R2 [11]),
	.datac(!\CPU|DP|REGFILE|R1 [11]),
	.datad(!\CPU|DP|REGFILE|R3 [11]),
	.datae(!\CPU|controller|readB[0]~0_combout ),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux20~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux20~1 .lut_mask = 64'h55550F0F333300FF;
defparam \CPU|DP|REGFILE|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N34
dffeas \CPU|DP|REGFILE|R6[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y6_N55
dffeas \CPU|DP|REGFILE|R7[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y6_N23
dffeas \CPU|DP|REGFILE|R4[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N56
dffeas \CPU|DP|REGFILE|R5[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[11] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N54
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux20~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux20~0_combout  = ( \CPU|DP|REGFILE|R5 [11] & ( \CPU|controller|readB[0]~0_combout  & ( (!\CPU|controller|readB[1]~1_combout ) # (\CPU|DP|REGFILE|R7 [11]) ) ) ) # ( !\CPU|DP|REGFILE|R5 [11] & ( \CPU|controller|readB[0]~0_combout  & ( 
// (\CPU|DP|REGFILE|R7 [11] & \CPU|controller|readB[1]~1_combout ) ) ) ) # ( \CPU|DP|REGFILE|R5 [11] & ( !\CPU|controller|readB[0]~0_combout  & ( (!\CPU|controller|readB[1]~1_combout  & ((\CPU|DP|REGFILE|R4 [11]))) # (\CPU|controller|readB[1]~1_combout  & 
// (\CPU|DP|REGFILE|R6 [11])) ) ) ) # ( !\CPU|DP|REGFILE|R5 [11] & ( !\CPU|controller|readB[0]~0_combout  & ( (!\CPU|controller|readB[1]~1_combout  & ((\CPU|DP|REGFILE|R4 [11]))) # (\CPU|controller|readB[1]~1_combout  & (\CPU|DP|REGFILE|R6 [11])) ) ) )

	.dataa(!\CPU|DP|REGFILE|R6 [11]),
	.datab(!\CPU|DP|REGFILE|R7 [11]),
	.datac(!\CPU|controller|readB[1]~1_combout ),
	.datad(!\CPU|DP|REGFILE|R4 [11]),
	.datae(!\CPU|DP|REGFILE|R5 [11]),
	.dataf(!\CPU|controller|readB[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux20~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux20~0 .lut_mask = 64'h05F505F50303F3F3;
defparam \CPU|DP|REGFILE|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N6
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux20~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux20~2_combout  = ( \CPU|DP|REGFILE|Mux20~0_combout  & ( \CPU|controller|readB[2]~2_combout  ) ) # ( \CPU|DP|REGFILE|Mux20~0_combout  & ( !\CPU|controller|readB[2]~2_combout  & ( \CPU|DP|REGFILE|Mux20~1_combout  ) ) ) # ( 
// !\CPU|DP|REGFILE|Mux20~0_combout  & ( !\CPU|controller|readB[2]~2_combout  & ( \CPU|DP|REGFILE|Mux20~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux20~1_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|Mux20~0_combout ),
	.dataf(!\CPU|controller|readB[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux20~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux20~2 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \CPU|DP|REGFILE|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N18
cyclonev_lcell_comb \CPU|DP|Bin[10]~11 (
// Equation(s):
// \CPU|DP|Bin[10]~11_combout  = ( \CPU|DP|REGFILE|Mux20~2_combout  & ( \CPU|DP|REGFILE|Mux22~2_combout  & ( ((!\CPU|DP|Bin[6]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[6]~2_combout  & ((\CPU|DP|REGFILE|Mux21~2_combout )))) # 
// (\CPU|DP|Bin[6]~1_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux20~2_combout  & ( \CPU|DP|REGFILE|Mux22~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & (\CPU|instruction_reg|instr_reg|out [4] & (!\CPU|DP|Bin[6]~1_combout ))) # (\CPU|DP|Bin[6]~2_combout  & 
// (((\CPU|DP|REGFILE|Mux21~2_combout ) # (\CPU|DP|Bin[6]~1_combout )))) ) ) ) # ( \CPU|DP|REGFILE|Mux20~2_combout  & ( !\CPU|DP|REGFILE|Mux22~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & (((\CPU|DP|Bin[6]~1_combout )) # (\CPU|instruction_reg|instr_reg|out 
// [4]))) # (\CPU|DP|Bin[6]~2_combout  & (((!\CPU|DP|Bin[6]~1_combout  & \CPU|DP|REGFILE|Mux21~2_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux20~2_combout  & ( !\CPU|DP|REGFILE|Mux22~2_combout  & ( (!\CPU|DP|Bin[6]~1_combout  & ((!\CPU|DP|Bin[6]~2_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[6]~2_combout  & ((\CPU|DP|REGFILE|Mux21~2_combout ))))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|Bin[6]~2_combout ),
	.datac(!\CPU|DP|Bin[6]~1_combout ),
	.datad(!\CPU|DP|REGFILE|Mux21~2_combout ),
	.datae(!\CPU|DP|REGFILE|Mux20~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[10]~11 .extended_lut = "off";
defparam \CPU|DP|Bin[10]~11 .lut_mask = 64'h40704C7C43734F7F;
defparam \CPU|DP|Bin[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N53
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[12]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N42
cyclonev_lcell_comb \CPU|DP|alu|out~19 (
// Equation(s):
// \CPU|DP|alu|out~19_combout  = ( \CPU|DP|REGFILE|R0_rtl_0_bypass[12]~DUPLICATE_q  & ( (\CPU|DP|Bin[10]~11_combout  & (\CPU|controller|asel~0_combout  & ((\CPU|DP|REGFILE|Mux0~1_combout ) # (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a5 )))) ) ) # ( 
// !\CPU|DP|REGFILE|R0_rtl_0_bypass[12]~DUPLICATE_q  & ( (\CPU|DP|Bin[10]~11_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a5  & (!\CPU|DP|REGFILE|Mux0~1_combout  & \CPU|controller|asel~0_combout ))) ) )

	.dataa(!\CPU|DP|Bin[10]~11_combout ),
	.datab(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datad(!\CPU|controller|asel~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0_bypass[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out~19 .extended_lut = "off";
defparam \CPU|DP|alu|out~19 .lut_mask = 64'h0010001000150015;
defparam \CPU|DP|alu|out~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N15
cyclonev_lcell_comb \CPU|DP|alu|out[10]~20 (
// Equation(s):
// \CPU|DP|alu|out[10]~20_combout  = ( \CPU|DP|alu|Add0~37_sumout  & ( \CPU|DP|alu|Add3~41_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout ) # ((!\CPU|DP|alu|out[11]~1_combout  & ((!\CPU|DP|Bin[10]~11_combout ))) # (\CPU|DP|alu|out[11]~1_combout  & 
// (\CPU|DP|alu|out~19_combout ))) ) ) ) # ( !\CPU|DP|alu|Add0~37_sumout  & ( \CPU|DP|alu|Add3~41_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & (\CPU|DP|alu|out[11]~1_combout )) # (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & 
// ((!\CPU|DP|Bin[10]~11_combout ))) # (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out~19_combout )))) ) ) ) # ( \CPU|DP|alu|Add0~37_sumout  & ( !\CPU|DP|alu|Add3~41_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & (!\CPU|DP|alu|out[11]~1_combout )) # 
// (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & ((!\CPU|DP|Bin[10]~11_combout ))) # (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out~19_combout )))) ) ) ) # ( !\CPU|DP|alu|Add0~37_sumout  & ( !\CPU|DP|alu|Add3~41_sumout  & ( 
// (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & ((!\CPU|DP|Bin[10]~11_combout ))) # (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out~19_combout )))) ) ) )

	.dataa(!\CPU|DP|alu|out[11]~0_combout ),
	.datab(!\CPU|DP|alu|out[11]~1_combout ),
	.datac(!\CPU|DP|alu|out~19_combout ),
	.datad(!\CPU|DP|Bin[10]~11_combout ),
	.datae(!\CPU|DP|alu|Add0~37_sumout ),
	.dataf(!\CPU|DP|alu|Add3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[10]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[10]~20 .extended_lut = "off";
defparam \CPU|DP|alu|out[10]~20 .lut_mask = 64'h4501CD896723EFAB;
defparam \CPU|DP|alu|out[10]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \MEM|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\write~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\CPU|DP|alu|out[15]~25_combout ,\CPU|DP|alu|out[14]~29_combout ,\CPU|DP|alu|out[13]~27_combout ,\CPU|DP|alu|out[12]~24_combout ,\CPU|DP|alu|out[11]~31_combout ,
\CPU|DP|alu|out[10]~20_combout ,\CPU|DP|alu|out[9]~22_combout ,\CPU|DP|alu|out[8]~18_combout ,\CPU|DP|alu|out[7]~16_combout ,\CPU|DP|alu|out[6]~14_combout ,\CPU|DP|alu|out[5]~12_combout ,\CPU|DP|alu|out[4]~10_combout ,\CPU|DP|alu|out[3]~8_combout ,
\CPU|DP|alu|out[2]~6_combout ,\CPU|DP|alu|out[1]~4_combout ,\CPU|DP|alu|out[0]~2_combout }),
	.portaaddr({\CPU|mem_addr[7]~2_combout ,\CPU|mem_addr[6]~1_combout ,\CPU|mem_addr[5]~7_combout ,\CPU|mem_addr[4]~6_combout ,\CPU|mem_addr[3]~0_combout ,\CPU|mem_addr[2]~5_combout ,\CPU|mem_addr[1]~4_combout ,\CPU|mem_addr[0]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\CPU|mem_addr[7]~2_combout ,\CPU|mem_addr[6]~1_combout ,\CPU|mem_addr[5]~7_combout ,\CPU|mem_addr[4]~6_combout ,\CPU|mem_addr[3]~0_combout ,\CPU|mem_addr[2]~5_combout ,\CPU|mem_addr[1]~4_combout ,\CPU|mem_addr[0]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/lab7bonus_top.ram0_RAM_435e26e7.hdl.mif";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RAM:MEM|altsyncram:mem_rtl_0|altsyncram_hur1:auto_generated|ALTSYNCRAM";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000140000000E00000000081600000006120000000D109000000C06A00000060400000006000000000D008";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N39
cyclonev_lcell_comb \read_data[10]~0 (
// Equation(s):
// \read_data[10]~0_combout  = ( \CPU|data_addr_reg|data_addr_DFF|out [8] & ( !\led_con|enable~0_combout  & ( (!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q  & (\MEM|mem_rtl_0|auto_generated|ram_block1a10  & !\CPU|controller|addr_sel~0_combout )) ) ) ) # ( 
// !\CPU|data_addr_reg|data_addr_DFF|out [8] & ( !\led_con|enable~0_combout  & ( (\MEM|mem_rtl_0|auto_generated|ram_block1a10  & ((!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ) # (\CPU|controller|addr_sel~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datac(!\MEM|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datad(!\CPU|controller|addr_sel~0_combout ),
	.datae(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.dataf(!\led_con|enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[10]~0 .extended_lut = "off";
defparam \read_data[10]~0 .lut_mask = 64'h0C0F0C0000000000;
defparam \read_data[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N39
cyclonev_lcell_comb \CPU|DP|Mux5~0 (
// Equation(s):
// \CPU|DP|Mux5~0_combout  = ( \CPU|DP|alu|out[10]~20_combout  & ( (!\CPU|DP|Mux1~0_combout  & (((\CPU|DP|Mux1~1_combout  & \read_data[10]~0_combout )))) # (\CPU|DP|Mux1~0_combout  & (((\CPU|DP|Mux1~1_combout )) # (\CPU|instruction_reg|instr_reg|out [7]))) ) 
// ) # ( !\CPU|DP|alu|out[10]~20_combout  & ( (!\CPU|DP|Mux1~0_combout  & (((\CPU|DP|Mux1~1_combout  & \read_data[10]~0_combout )))) # (\CPU|DP|Mux1~0_combout  & (\CPU|instruction_reg|instr_reg|out [7] & (!\CPU|DP|Mux1~1_combout ))) ) )

	.dataa(!\CPU|DP|Mux1~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [7]),
	.datac(!\CPU|DP|Mux1~1_combout ),
	.datad(!\read_data[10]~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|out[10]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux5~0 .extended_lut = "off";
defparam \CPU|DP|Mux5~0 .lut_mask = 64'h101A101A151F151F;
defparam \CPU|DP|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N5
dffeas \CPU|DP|REGFILE|R3[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N57
cyclonev_lcell_comb \CPU|DP|REGFILE|R1[10]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R1[10]~feeder_combout  = ( \CPU|DP|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R1[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[10]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R1[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R1[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N59
dffeas \CPU|DP|REGFILE|R1[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y3_N25
dffeas \CPU|DP|REGFILE|R2[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y5_N7
dffeas \CPU|DP|REGFILE|R0[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N9
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux21~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux21~1_combout  = ( \CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R3 [10] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R2 [10] 
// ) ) ) # ( \CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R1 [10] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R0 [10] ) ) )

	.dataa(!\CPU|DP|REGFILE|R3 [10]),
	.datab(!\CPU|DP|REGFILE|R1 [10]),
	.datac(!\CPU|DP|REGFILE|R2 [10]),
	.datad(!\CPU|DP|REGFILE|R0 [10]),
	.datae(!\CPU|controller|readB[0]~0_combout ),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux21~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux21~1 .lut_mask = 64'h00FF33330F0F5555;
defparam \CPU|DP|REGFILE|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N19
dffeas \CPU|DP|REGFILE|R5[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y3_N23
dffeas \CPU|DP|REGFILE|R4[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y5_N23
dffeas \CPU|DP|REGFILE|R7[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y3_N41
dffeas \CPU|DP|REGFILE|R6[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[10] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux21~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux21~0_combout  = ( \CPU|DP|REGFILE|R6 [10] & ( \CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout ) # (\CPU|DP|REGFILE|R7 [10]) ) ) ) # ( !\CPU|DP|REGFILE|R6 [10] & ( \CPU|controller|readB[1]~1_combout  & ( 
// (\CPU|controller|readB[0]~0_combout  & \CPU|DP|REGFILE|R7 [10]) ) ) ) # ( \CPU|DP|REGFILE|R6 [10] & ( !\CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout  & ((\CPU|DP|REGFILE|R4 [10]))) # (\CPU|controller|readB[0]~0_combout  & 
// (\CPU|DP|REGFILE|R5 [10])) ) ) ) # ( !\CPU|DP|REGFILE|R6 [10] & ( !\CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout  & ((\CPU|DP|REGFILE|R4 [10]))) # (\CPU|controller|readB[0]~0_combout  & (\CPU|DP|REGFILE|R5 [10])) ) ) )

	.dataa(!\CPU|DP|REGFILE|R5 [10]),
	.datab(!\CPU|DP|REGFILE|R4 [10]),
	.datac(!\CPU|controller|readB[0]~0_combout ),
	.datad(!\CPU|DP|REGFILE|R7 [10]),
	.datae(!\CPU|DP|REGFILE|R6 [10]),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux21~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux21~0 .lut_mask = 64'h35353535000FF0FF;
defparam \CPU|DP|REGFILE|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N45
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux21~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux21~2_combout  = ( \CPU|DP|REGFILE|Mux21~0_combout  & ( (\CPU|DP|REGFILE|Mux21~1_combout ) # (\CPU|controller|readB[2]~2_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux21~0_combout  & ( (!\CPU|controller|readB[2]~2_combout  & 
// \CPU|DP|REGFILE|Mux21~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|readB[2]~2_combout ),
	.datad(!\CPU|DP|REGFILE|Mux21~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux21~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux21~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU|DP|REGFILE|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N48
cyclonev_lcell_comb \CPU|DP|Bin[9]~12 (
// Equation(s):
// \CPU|DP|Bin[9]~12_combout  = ( \CPU|DP|REGFILE|Mux23~2_combout  & ( \CPU|DP|REGFILE|Mux22~2_combout  & ( ((!\CPU|DP|Bin[6]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[6]~1_combout  & ((\CPU|DP|REGFILE|Mux21~2_combout )))) # 
// (\CPU|DP|Bin[6]~2_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux23~2_combout  & ( \CPU|DP|REGFILE|Mux22~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & ((!\CPU|DP|Bin[6]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[6]~1_combout  & 
// ((\CPU|DP|REGFILE|Mux21~2_combout ))))) # (\CPU|DP|Bin[6]~2_combout  & (((!\CPU|DP|Bin[6]~1_combout )))) ) ) ) # ( \CPU|DP|REGFILE|Mux23~2_combout  & ( !\CPU|DP|REGFILE|Mux22~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & ((!\CPU|DP|Bin[6]~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[6]~1_combout  & ((\CPU|DP|REGFILE|Mux21~2_combout ))))) # (\CPU|DP|Bin[6]~2_combout  & (((\CPU|DP|Bin[6]~1_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux23~2_combout  & ( 
// !\CPU|DP|REGFILE|Mux22~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & ((!\CPU|DP|Bin[6]~1_combout  & (\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[6]~1_combout  & ((\CPU|DP|REGFILE|Mux21~2_combout ))))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|Bin[6]~2_combout ),
	.datac(!\CPU|DP|Bin[6]~1_combout ),
	.datad(!\CPU|DP|REGFILE|Mux21~2_combout ),
	.datae(!\CPU|DP|REGFILE|Mux23~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[9]~12 .extended_lut = "off";
defparam \CPU|DP|Bin[9]~12 .lut_mask = 64'h404C434F707C737F;
defparam \CPU|DP|Bin[9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N24
cyclonev_lcell_comb \CPU|DP|alu|out~21 (
// Equation(s):
// \CPU|DP|alu|out~21_combout  = ( \CPU|DP|Bin[9]~12_combout  & ( (\CPU|controller|asel~0_combout  & ((!\CPU|DP|REGFILE|Mux0~1_combout  & ((\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a6 ))) # (\CPU|DP|REGFILE|Mux0~1_combout  & 
// (\CPU|DP|REGFILE|R0_rtl_0_bypass [13])))) ) )

	.dataa(!\CPU|controller|asel~0_combout ),
	.datab(!\CPU|DP|REGFILE|R0_rtl_0_bypass [13]),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[9]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out~21 .extended_lut = "off";
defparam \CPU|DP|alu|out~21 .lut_mask = 64'h0000000005110511;
defparam \CPU|DP|alu|out~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N42
cyclonev_lcell_comb \CPU|DP|alu|out[9]~22 (
// Equation(s):
// \CPU|DP|alu|out[9]~22_combout  = ( \CPU|DP|alu|Add0~41_sumout  & ( \CPU|DP|alu|Add3~45_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout ) # ((!\CPU|DP|alu|out[11]~1_combout  & (!\CPU|DP|Bin[9]~12_combout )) # (\CPU|DP|alu|out[11]~1_combout  & 
// ((\CPU|DP|alu|out~21_combout )))) ) ) ) # ( !\CPU|DP|alu|Add0~41_sumout  & ( \CPU|DP|alu|Add3~45_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & (!\CPU|DP|Bin[9]~12_combout  & ((\CPU|DP|alu|out[11]~0_combout )))) # (\CPU|DP|alu|out[11]~1_combout  & 
// (((!\CPU|DP|alu|out[11]~0_combout ) # (\CPU|DP|alu|out~21_combout )))) ) ) ) # ( \CPU|DP|alu|Add0~41_sumout  & ( !\CPU|DP|alu|Add3~45_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & ((!\CPU|DP|Bin[9]~12_combout ) # ((!\CPU|DP|alu|out[11]~0_combout )))) # 
// (\CPU|DP|alu|out[11]~1_combout  & (((\CPU|DP|alu|out~21_combout  & \CPU|DP|alu|out[11]~0_combout )))) ) ) ) # ( !\CPU|DP|alu|Add0~41_sumout  & ( !\CPU|DP|alu|Add3~45_sumout  & ( (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & 
// (!\CPU|DP|Bin[9]~12_combout )) # (\CPU|DP|alu|out[11]~1_combout  & ((\CPU|DP|alu|out~21_combout ))))) ) ) )

	.dataa(!\CPU|DP|alu|out[11]~1_combout ),
	.datab(!\CPU|DP|Bin[9]~12_combout ),
	.datac(!\CPU|DP|alu|out~21_combout ),
	.datad(!\CPU|DP|alu|out[11]~0_combout ),
	.datae(!\CPU|DP|alu|Add0~41_sumout ),
	.dataf(!\CPU|DP|alu|Add3~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[9]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[9]~22 .extended_lut = "off";
defparam \CPU|DP|alu|out[9]~22 .lut_mask = 64'h008DAA8D558DFF8D;
defparam \CPU|DP|alu|out[9]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N57
cyclonev_lcell_comb \read_data[9]~3 (
// Equation(s):
// \read_data[9]~3_combout  = ( \CPU|controller|addr_sel~0_combout  & ( (\MEM|mem_rtl_0|auto_generated|ram_block1a9  & (!\CPU|data_addr_reg|data_addr_DFF|out [8] & !\led_con|enable~0_combout )) ) ) # ( !\CPU|controller|addr_sel~0_combout  & ( 
// (!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q  & (\MEM|mem_rtl_0|auto_generated|ram_block1a9  & !\led_con|enable~0_combout )) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datab(!\MEM|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\led_con|enable~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|addr_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[9]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[9]~3 .extended_lut = "off";
defparam \read_data[9]~3 .lut_mask = 64'h2200220030003000;
defparam \read_data[9]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N44
dffeas \CPU|instruction_reg|instr_reg|out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[9]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[9] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N42
cyclonev_lcell_comb \CPU|controller|writenum[1]~3 (
// Equation(s):
// \CPU|controller|writenum[1]~3_combout  = (!\CPU|controller|writenum[2]~0_combout  & ((\CPU|instruction_reg|instr_reg|out [9]))) # (\CPU|controller|writenum[2]~0_combout  & (\CPU|instruction_reg|instr_reg|out [6]))

	.dataa(gnd),
	.datab(!\CPU|instruction_reg|instr_reg|out [6]),
	.datac(!\CPU|controller|writenum[2]~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|writenum[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|writenum[1]~3 .extended_lut = "off";
defparam \CPU|controller|writenum[1]~3 .lut_mask = 64'h03F303F303F303F3;
defparam \CPU|controller|writenum[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|Decoder0~1 (
// Equation(s):
// \CPU|DP|REGFILE|Decoder0~1_combout  = ( !\CPU|controller|writenum[1]~3_combout  & ( \CPU|controller|writenum[0]~2_combout  & ( (\CPU|controller|writenum[2]~1_combout  & \CPU|controller|write~0_combout ) ) ) )

	.dataa(!\CPU|controller|writenum[2]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|controller|write~0_combout ),
	.datae(!\CPU|controller|writenum[1]~3_combout ),
	.dataf(!\CPU|controller|writenum[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Decoder0~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Decoder0~1 .lut_mask = 64'h0000000000550000;
defparam \CPU|DP|REGFILE|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N19
dffeas \CPU|DP|REGFILE|R5[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N47
dffeas \CPU|DP|REGFILE|R4[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N21
cyclonev_lcell_comb \CPU|DP|REGFILE|R7[7]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R7[7]~feeder_combout  = ( \CPU|DP|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R7[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[7]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R7[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R7[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y1_N22
dffeas \CPU|DP|REGFILE|R7[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R7[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N21
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux24~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux24~0_combout  = ( \CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R7 [7] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R6 [7] ) 
// ) ) # ( \CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R5 [7] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R4 [7] ) ) )

	.dataa(!\CPU|DP|REGFILE|R6 [7]),
	.datab(!\CPU|DP|REGFILE|R5 [7]),
	.datac(!\CPU|DP|REGFILE|R4 [7]),
	.datad(!\CPU|DP|REGFILE|R7 [7]),
	.datae(!\CPU|controller|readB[0]~0_combout ),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux24~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux24~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \CPU|DP|REGFILE|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|R2[7]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R2[7]~feeder_combout  = ( \CPU|DP|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R2[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[7]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R2[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R2[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N38
dffeas \CPU|DP|REGFILE|R2[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y5_N55
dffeas \CPU|DP|REGFILE|R3[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N30
cyclonev_lcell_comb \CPU|DP|REGFILE|R1[7]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R1[7]~feeder_combout  = ( \CPU|DP|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R1[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[7]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R1[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R1[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N32
dffeas \CPU|DP|REGFILE|R1[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y6_N47
dffeas \CPU|DP|REGFILE|R0[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux24~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux24~1_combout  = ( \CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R3 [7] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R2 [7] ) 
// ) ) # ( \CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R1 [7] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R0 [7] ) ) )

	.dataa(!\CPU|DP|REGFILE|R2 [7]),
	.datab(!\CPU|DP|REGFILE|R3 [7]),
	.datac(!\CPU|DP|REGFILE|R1 [7]),
	.datad(!\CPU|DP|REGFILE|R0 [7]),
	.datae(!\CPU|controller|readB[0]~0_combout ),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux24~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux24~1 .lut_mask = 64'h00FF0F0F55553333;
defparam \CPU|DP|REGFILE|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux24~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux24~2_combout  = ( \CPU|DP|REGFILE|Mux24~1_combout  & ( (!\CPU|controller|readB[2]~2_combout ) # (\CPU|DP|REGFILE|Mux24~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux24~1_combout  & ( (\CPU|controller|readB[2]~2_combout  & 
// \CPU|DP|REGFILE|Mux24~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|readB[2]~2_combout ),
	.datad(!\CPU|DP|REGFILE|Mux24~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux24~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux24~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|DP|REGFILE|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N12
cyclonev_lcell_comb \CPU|DP|Bin[7]~9 (
// Equation(s):
// \CPU|DP|Bin[7]~9_combout  = ( \CPU|DP|Bin[6]~2_combout  & ( \CPU|DP|REGFILE|Mux23~2_combout  & ( (!\CPU|DP|Bin[6]~1_combout  & (\CPU|DP|REGFILE|Mux24~2_combout )) # (\CPU|DP|Bin[6]~1_combout  & ((\CPU|DP|REGFILE|Mux25~2_combout ))) ) ) ) # ( 
// !\CPU|DP|Bin[6]~2_combout  & ( \CPU|DP|REGFILE|Mux23~2_combout  & ( (\CPU|DP|Bin[6]~1_combout ) # (\CPU|instruction_reg|instr_reg|out [4]) ) ) ) # ( \CPU|DP|Bin[6]~2_combout  & ( !\CPU|DP|REGFILE|Mux23~2_combout  & ( (!\CPU|DP|Bin[6]~1_combout  & 
// (\CPU|DP|REGFILE|Mux24~2_combout )) # (\CPU|DP|Bin[6]~1_combout  & ((\CPU|DP|REGFILE|Mux25~2_combout ))) ) ) ) # ( !\CPU|DP|Bin[6]~2_combout  & ( !\CPU|DP|REGFILE|Mux23~2_combout  & ( (\CPU|instruction_reg|instr_reg|out [4] & !\CPU|DP|Bin[6]~1_combout ) ) 
// ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|DP|Bin[6]~1_combout ),
	.datac(!\CPU|DP|REGFILE|Mux24~2_combout ),
	.datad(!\CPU|DP|REGFILE|Mux25~2_combout ),
	.datae(!\CPU|DP|Bin[6]~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux23~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[7]~9 .extended_lut = "off";
defparam \CPU|DP|Bin[7]~9 .lut_mask = 64'h44440C3F77770C3F;
defparam \CPU|DP|Bin[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N6
cyclonev_lcell_comb \CPU|DP|alu|out~15 (
// Equation(s):
// \CPU|DP|alu|out~15_combout  = ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a8  & ( \CPU|DP|Bin[7]~9_combout  & ( (\CPU|controller|asel~0_combout  & ((!\CPU|DP|REGFILE|Mux0~1_combout ) # (\CPU|DP|REGFILE|R0_rtl_0_bypass [15]))) ) ) ) # ( 
// !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a8  & ( \CPU|DP|Bin[7]~9_combout  & ( (\CPU|controller|asel~0_combout  & (\CPU|DP|REGFILE|Mux0~1_combout  & \CPU|DP|REGFILE|R0_rtl_0_bypass [15])) ) ) )

	.dataa(!\CPU|controller|asel~0_combout ),
	.datab(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0_bypass [15]),
	.datad(gnd),
	.datae(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a8 ),
	.dataf(!\CPU|DP|Bin[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out~15 .extended_lut = "off";
defparam \CPU|DP|alu|out~15 .lut_mask = 64'h0000000001014545;
defparam \CPU|DP|alu|out~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N24
cyclonev_lcell_comb \CPU|DP|alu|out[7]~16 (
// Equation(s):
// \CPU|DP|alu|out[7]~16_combout  = ( \CPU|DP|alu|Add0~29_sumout  & ( \CPU|DP|alu|Add3~29_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout ) # ((!\CPU|DP|alu|out[11]~1_combout  & (!\CPU|DP|Bin[7]~9_combout )) # (\CPU|DP|alu|out[11]~1_combout  & 
// ((\CPU|DP|alu|out~15_combout )))) ) ) ) # ( !\CPU|DP|alu|Add0~29_sumout  & ( \CPU|DP|alu|Add3~29_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & (((\CPU|DP|alu|out[11]~1_combout )))) # (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & 
// (!\CPU|DP|Bin[7]~9_combout )) # (\CPU|DP|alu|out[11]~1_combout  & ((\CPU|DP|alu|out~15_combout ))))) ) ) ) # ( \CPU|DP|alu|Add0~29_sumout  & ( !\CPU|DP|alu|Add3~29_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & (((!\CPU|DP|alu|out[11]~1_combout )))) # 
// (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & (!\CPU|DP|Bin[7]~9_combout )) # (\CPU|DP|alu|out[11]~1_combout  & ((\CPU|DP|alu|out~15_combout ))))) ) ) ) # ( !\CPU|DP|alu|Add0~29_sumout  & ( !\CPU|DP|alu|Add3~29_sumout  & ( 
// (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & (!\CPU|DP|Bin[7]~9_combout )) # (\CPU|DP|alu|out[11]~1_combout  & ((\CPU|DP|alu|out~15_combout ))))) ) ) )

	.dataa(!\CPU|DP|alu|out[11]~0_combout ),
	.datab(!\CPU|DP|Bin[7]~9_combout ),
	.datac(!\CPU|DP|alu|out~15_combout ),
	.datad(!\CPU|DP|alu|out[11]~1_combout ),
	.datae(!\CPU|DP|alu|Add0~29_sumout ),
	.dataf(!\CPU|DP|alu|Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[7]~16 .extended_lut = "off";
defparam \CPU|DP|alu|out[7]~16 .lut_mask = 64'h4405EE0544AFEEAF;
defparam \CPU|DP|alu|out[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N18
cyclonev_lcell_comb \read_data[8]~2 (
// Equation(s):
// \read_data[8]~2_combout  = ( !\led_con|enable~0_combout  & ( (\MEM|mem_rtl_0|auto_generated|ram_block1a8  & ((!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # (\CPU|controller|addr_sel~0_combout  & 
// ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datac(!\MEM|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datae(gnd),
	.dataf(!\led_con|enable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[8]~2 .extended_lut = "off";
defparam \read_data[8]~2 .lut_mask = 64'h0D080D0800000000;
defparam \read_data[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N5
dffeas \CPU|instruction_reg|instr_reg|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[8]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[8] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N15
cyclonev_lcell_comb \CPU|controller|writenum[0]~2 (
// Equation(s):
// \CPU|controller|writenum[0]~2_combout  = ( \CPU|controller|writenum[2]~0_combout  & ( \CPU|instruction_reg|instr_reg|out [5] ) ) # ( !\CPU|controller|writenum[2]~0_combout  & ( \CPU|instruction_reg|instr_reg|out [8] ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|instruction_reg|instr_reg|out [5]),
	.datae(gnd),
	.dataf(!\CPU|controller|writenum[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|writenum[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|writenum[0]~2 .extended_lut = "off";
defparam \CPU|controller|writenum[0]~2 .lut_mask = 64'h5555555500FF00FF;
defparam \CPU|controller|writenum[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y1_N36
cyclonev_lcell_comb \CPU|DP|REGFILE|Decoder0~2 (
// Equation(s):
// \CPU|DP|REGFILE|Decoder0~2_combout  = ( \CPU|controller|writenum[1]~3_combout  & ( (!\CPU|controller|writenum[0]~2_combout  & (\CPU|controller|write~0_combout  & \CPU|controller|writenum[2]~1_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|writenum[0]~2_combout ),
	.datac(!\CPU|controller|write~0_combout ),
	.datad(!\CPU|controller|writenum[2]~1_combout ),
	.datae(!\CPU|controller|writenum[1]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Decoder0~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Decoder0~2 .lut_mask = 64'h0000000C0000000C;
defparam \CPU|DP|REGFILE|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N23
dffeas \CPU|DP|REGFILE|R6[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y5_N14
dffeas \CPU|DP|REGFILE|R5[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|R4[4]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R4[4]~feeder_combout  = ( \CPU|DP|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R4[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[4]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R4[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R4[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N53
dffeas \CPU|DP|REGFILE|R4[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R4[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y5_N20
dffeas \CPU|DP|REGFILE|R7[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N15
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux27~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux27~0_combout  = ( \CPU|controller|readB[1]~1_combout  & ( \CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R7 [4] ) ) ) # ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R5 [4] ) 
// ) ) # ( \CPU|controller|readB[1]~1_combout  & ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R6 [4] ) ) ) # ( !\CPU|controller|readB[1]~1_combout  & ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R4 [4] ) ) )

	.dataa(!\CPU|DP|REGFILE|R6 [4]),
	.datab(!\CPU|DP|REGFILE|R5 [4]),
	.datac(!\CPU|DP|REGFILE|R4 [4]),
	.datad(!\CPU|DP|REGFILE|R7 [4]),
	.datae(!\CPU|controller|readB[1]~1_combout ),
	.dataf(!\CPU|controller|readB[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux27~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux27~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \CPU|DP|REGFILE|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N38
dffeas \CPU|DP|REGFILE|R0[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y2_N20
dffeas \CPU|DP|REGFILE|R3[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N17
dffeas \CPU|DP|REGFILE|R2[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N31
dffeas \CPU|DP|REGFILE|R1[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[4] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N39
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux27~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux27~1_combout  = ( \CPU|controller|readB[1]~1_combout  & ( \CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R3 [4] ) ) ) # ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R1 [4] ) 
// ) ) # ( \CPU|controller|readB[1]~1_combout  & ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R2 [4] ) ) ) # ( !\CPU|controller|readB[1]~1_combout  & ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R0 [4] ) ) )

	.dataa(!\CPU|DP|REGFILE|R0 [4]),
	.datab(!\CPU|DP|REGFILE|R3 [4]),
	.datac(!\CPU|DP|REGFILE|R2 [4]),
	.datad(!\CPU|DP|REGFILE|R1 [4]),
	.datae(!\CPU|controller|readB[1]~1_combout ),
	.dataf(!\CPU|controller|readB[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux27~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux27~1 .lut_mask = 64'h55550F0F00FF3333;
defparam \CPU|DP|REGFILE|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux27~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux27~2_combout  = ( \CPU|DP|REGFILE|Mux27~1_combout  & ( (!\CPU|controller|readB[2]~2_combout ) # (\CPU|DP|REGFILE|Mux27~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux27~1_combout  & ( (\CPU|DP|REGFILE|Mux27~0_combout  & 
// \CPU|controller|readB[2]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux27~0_combout ),
	.datad(!\CPU|controller|readB[2]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux27~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux27~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|DP|REGFILE|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N5
dffeas \CPU|DP|REGFILE|R7[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y5_N32
dffeas \CPU|DP|REGFILE|R5[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y5_N47
dffeas \CPU|DP|REGFILE|R6[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y6_N26
dffeas \CPU|DP|REGFILE|R4[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N33
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux29~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux29~0_combout  = ( \CPU|controller|readB[1]~1_combout  & ( \CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R7 [2] ) ) ) # ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R5 [2] ) 
// ) ) # ( \CPU|controller|readB[1]~1_combout  & ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R6 [2] ) ) ) # ( !\CPU|controller|readB[1]~1_combout  & ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|DP|REGFILE|R4 [2] ) ) )

	.dataa(!\CPU|DP|REGFILE|R7 [2]),
	.datab(!\CPU|DP|REGFILE|R5 [2]),
	.datac(!\CPU|DP|REGFILE|R6 [2]),
	.datad(!\CPU|DP|REGFILE|R4 [2]),
	.datae(!\CPU|controller|readB[1]~1_combout ),
	.dataf(!\CPU|controller|readB[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux29~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux29~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \CPU|DP|REGFILE|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N2
dffeas \CPU|DP|REGFILE|R0[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N58
dffeas \CPU|DP|REGFILE|R1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N30
cyclonev_lcell_comb \CPU|DP|REGFILE|R2[2]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R2[2]~feeder_combout  = ( \CPU|DP|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[2]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R2[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N32
dffeas \CPU|DP|REGFILE|R2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N51
cyclonev_lcell_comb \CPU|DP|REGFILE|R3[2]~feeder (
// Equation(s):
// \CPU|DP|REGFILE|R3[2]~feeder_combout  = ( \CPU|DP|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|R3[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[2]~feeder .extended_lut = "off";
defparam \CPU|DP|REGFILE|R3[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU|DP|REGFILE|R3[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y5_N52
dffeas \CPU|DP|REGFILE|R3[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|REGFILE|R3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[2] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux29~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux29~1_combout  = ( \CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R3 [2] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( \CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R2 [2] ) 
// ) ) # ( \CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R1 [2] ) ) ) # ( !\CPU|controller|readB[0]~0_combout  & ( !\CPU|controller|readB[1]~1_combout  & ( \CPU|DP|REGFILE|R0 [2] ) ) )

	.dataa(!\CPU|DP|REGFILE|R0 [2]),
	.datab(!\CPU|DP|REGFILE|R1 [2]),
	.datac(!\CPU|DP|REGFILE|R2 [2]),
	.datad(!\CPU|DP|REGFILE|R3 [2]),
	.datae(!\CPU|controller|readB[0]~0_combout ),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux29~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux29~1 .lut_mask = 64'h555533330F0F00FF;
defparam \CPU|DP|REGFILE|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N24
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux29~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux29~2_combout  = ( \CPU|DP|REGFILE|Mux29~1_combout  & ( (!\CPU|controller|readB[2]~2_combout ) # (\CPU|DP|REGFILE|Mux29~0_combout ) ) ) # ( !\CPU|DP|REGFILE|Mux29~1_combout  & ( (\CPU|DP|REGFILE|Mux29~0_combout  & 
// \CPU|controller|readB[2]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|DP|REGFILE|Mux29~0_combout ),
	.datad(!\CPU|controller|readB[2]~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux29~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux29~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|DP|REGFILE|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N42
cyclonev_lcell_comb \CPU|DP|Bin[3]~5 (
// Equation(s):
// \CPU|DP|Bin[3]~5_combout  = ( \CPU|DP|Bin[6]~2_combout  & ( \CPU|DP|REGFILE|Mux29~2_combout  & ( (\CPU|DP|Bin[6]~1_combout ) # (\CPU|DP|REGFILE|Mux28~2_combout ) ) ) ) # ( !\CPU|DP|Bin[6]~2_combout  & ( \CPU|DP|REGFILE|Mux29~2_combout  & ( 
// (!\CPU|DP|Bin[6]~1_combout  & ((\CPU|instruction_reg|instr_reg|out [3]))) # (\CPU|DP|Bin[6]~1_combout  & (\CPU|DP|REGFILE|Mux27~2_combout )) ) ) ) # ( \CPU|DP|Bin[6]~2_combout  & ( !\CPU|DP|REGFILE|Mux29~2_combout  & ( (\CPU|DP|REGFILE|Mux28~2_combout  & 
// !\CPU|DP|Bin[6]~1_combout ) ) ) ) # ( !\CPU|DP|Bin[6]~2_combout  & ( !\CPU|DP|REGFILE|Mux29~2_combout  & ( (!\CPU|DP|Bin[6]~1_combout  & ((\CPU|instruction_reg|instr_reg|out [3]))) # (\CPU|DP|Bin[6]~1_combout  & (\CPU|DP|REGFILE|Mux27~2_combout )) ) ) )

	.dataa(!\CPU|DP|REGFILE|Mux27~2_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [3]),
	.datac(!\CPU|DP|REGFILE|Mux28~2_combout ),
	.datad(!\CPU|DP|Bin[6]~1_combout ),
	.datae(!\CPU|DP|Bin[6]~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[3]~5 .extended_lut = "off";
defparam \CPU|DP|Bin[3]~5 .lut_mask = 64'h33550F0033550FFF;
defparam \CPU|DP|Bin[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N0
cyclonev_lcell_comb \CPU|DP|alu|out~7 (
// Equation(s):
// \CPU|DP|alu|out~7_combout  = ( \CPU|DP|Bin[3]~5_combout  & ( (\CPU|controller|asel~0_combout  & ((!\CPU|DP|REGFILE|Mux0~1_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a12 )) # (\CPU|DP|REGFILE|Mux0~1_combout  & 
// ((\CPU|DP|REGFILE|R0_rtl_0_bypass [19]))))) ) )

	.dataa(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a12 ),
	.datab(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datac(!\CPU|DP|REGFILE|R0_rtl_0_bypass [19]),
	.datad(!\CPU|controller|asel~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out~7 .extended_lut = "off";
defparam \CPU|DP|alu|out~7 .lut_mask = 64'h0000000000470047;
defparam \CPU|DP|alu|out~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N54
cyclonev_lcell_comb \CPU|DP|alu|out[3]~8 (
// Equation(s):
// \CPU|DP|alu|out[3]~8_combout  = ( \CPU|DP|alu|Add0~13_sumout  & ( \CPU|DP|alu|Add3~13_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout ) # ((!\CPU|DP|alu|out[11]~1_combout  & (!\CPU|DP|Bin[3]~5_combout )) # (\CPU|DP|alu|out[11]~1_combout  & 
// ((\CPU|DP|alu|out~7_combout )))) ) ) ) # ( !\CPU|DP|alu|Add0~13_sumout  & ( \CPU|DP|alu|Add3~13_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & (((\CPU|DP|alu|out[11]~1_combout )))) # (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & 
// (!\CPU|DP|Bin[3]~5_combout )) # (\CPU|DP|alu|out[11]~1_combout  & ((\CPU|DP|alu|out~7_combout ))))) ) ) ) # ( \CPU|DP|alu|Add0~13_sumout  & ( !\CPU|DP|alu|Add3~13_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & (((!\CPU|DP|alu|out[11]~1_combout )))) # 
// (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & (!\CPU|DP|Bin[3]~5_combout )) # (\CPU|DP|alu|out[11]~1_combout  & ((\CPU|DP|alu|out~7_combout ))))) ) ) ) # ( !\CPU|DP|alu|Add0~13_sumout  & ( !\CPU|DP|alu|Add3~13_sumout  & ( 
// (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & (!\CPU|DP|Bin[3]~5_combout )) # (\CPU|DP|alu|out[11]~1_combout  & ((\CPU|DP|alu|out~7_combout ))))) ) ) )

	.dataa(!\CPU|DP|alu|out[11]~0_combout ),
	.datab(!\CPU|DP|Bin[3]~5_combout ),
	.datac(!\CPU|DP|alu|out~7_combout ),
	.datad(!\CPU|DP|alu|out[11]~1_combout ),
	.datae(!\CPU|DP|alu|Add0~13_sumout ),
	.dataf(!\CPU|DP|alu|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[3]~8 .extended_lut = "off";
defparam \CPU|DP|alu|out[3]~8 .lut_mask = 64'h4405EE0544AFEEAF;
defparam \CPU|DP|alu|out[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N48
cyclonev_lcell_comb \read_data[5]~11 (
// Equation(s):
// \read_data[5]~11_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( \SW[5]~input_o  ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( \SW[5]~input_o  & ( ((!\CPU|controller|addr_sel~0_combout  & ((\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) 
// # (\CPU|controller|addr_sel~0_combout  & (\CPU|data_addr_reg|data_addr_DFF|out [8]))) # (\led_con|enable~0_combout ) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( !\SW[5]~input_o  & ( (!\led_con|enable~0_combout  & 
// ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) # (\CPU|controller|addr_sel~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datac(!\led_con|enable~0_combout ),
	.datad(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[5]~11 .extended_lut = "off";
defparam \read_data[5]~11 .lut_mask = 64'h0000E0401FBFFFFF;
defparam \read_data[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N59
dffeas \CPU|instruction_reg|instr_reg|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[5] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N50
dffeas \CPU|PC_reg|PC_DFF|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal23~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[4] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N1
dffeas \CPU|PC_reg|PC_DFF|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal23~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[1] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N0
cyclonev_lcell_comb \CPU|PC_reg|Add1~17 (
// Equation(s):
// \CPU|PC_reg|Add1~17_sumout  = SUM(( (!\CPU|decode|WideOr0~0_combout  & (((\CPU|instruction_reg|instr_reg|out [0])))) # (\CPU|decode|WideOr0~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [0]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|out[0]~2_combout )))) ) + ( \CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q  ) + ( !VCC ))
// \CPU|PC_reg|Add1~18  = CARRY(( (!\CPU|decode|WideOr0~0_combout  & (((\CPU|instruction_reg|instr_reg|out [0])))) # (\CPU|decode|WideOr0~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [0]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|out[0]~2_combout )))) ) + ( \CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(!\CPU|decode|WideOr0~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|alu|out[0]~2_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [0]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~17_sumout ),
	.cout(\CPU|PC_reg|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~17 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~17 .lut_mask = 64'h0000FF00000001EF;
defparam \CPU|PC_reg|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N3
cyclonev_lcell_comb \CPU|PC_reg|Add1~21 (
// Equation(s):
// \CPU|PC_reg|Add1~21_sumout  = SUM(( (!\CPU|decode|WideOr0~0_combout  & (((\CPU|instruction_reg|instr_reg|out [1])))) # (\CPU|decode|WideOr0~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [1]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|out[1]~4_combout )))) ) + ( \CPU|PC_reg|PC_DFF|out [1] ) + ( \CPU|PC_reg|Add1~18  ))
// \CPU|PC_reg|Add1~22  = CARRY(( (!\CPU|decode|WideOr0~0_combout  & (((\CPU|instruction_reg|instr_reg|out [1])))) # (\CPU|decode|WideOr0~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [1]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|out[1]~4_combout )))) ) + ( \CPU|PC_reg|PC_DFF|out [1] ) + ( \CPU|PC_reg|Add1~18  ))

	.dataa(!\CPU|decode|WideOr0~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|alu|out[1]~4_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [1]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [1]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~21_sumout ),
	.cout(\CPU|PC_reg|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~21 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~21 .lut_mask = 64'h0000FF00000001EF;
defparam \CPU|PC_reg|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N6
cyclonev_lcell_comb \CPU|PC_reg|Add1~25 (
// Equation(s):
// \CPU|PC_reg|Add1~25_sumout  = SUM(( (!\CPU|decode|WideOr0~0_combout  & (((\CPU|instruction_reg|instr_reg|out [2])))) # (\CPU|decode|WideOr0~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [2]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|out[2]~6_combout )))) ) + ( \CPU|PC_reg|PC_DFF|out [2] ) + ( \CPU|PC_reg|Add1~22  ))
// \CPU|PC_reg|Add1~26  = CARRY(( (!\CPU|decode|WideOr0~0_combout  & (((\CPU|instruction_reg|instr_reg|out [2])))) # (\CPU|decode|WideOr0~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [2]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|out[2]~6_combout )))) ) + ( \CPU|PC_reg|PC_DFF|out [2] ) + ( \CPU|PC_reg|Add1~22  ))

	.dataa(!\CPU|decode|WideOr0~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|alu|out[2]~6_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [2]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [2]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~25_sumout ),
	.cout(\CPU|PC_reg|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~25 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~25 .lut_mask = 64'h0000FF00000001EF;
defparam \CPU|PC_reg|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N9
cyclonev_lcell_comb \CPU|PC_reg|Add1~1 (
// Equation(s):
// \CPU|PC_reg|Add1~1_sumout  = SUM(( (!\CPU|decode|WideOr0~0_combout  & (((\CPU|instruction_reg|instr_reg|out [3])))) # (\CPU|decode|WideOr0~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [3]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|out[3]~8_combout )))) ) + ( \CPU|PC_reg|PC_DFF|out [3] ) + ( \CPU|PC_reg|Add1~26  ))
// \CPU|PC_reg|Add1~2  = CARRY(( (!\CPU|decode|WideOr0~0_combout  & (((\CPU|instruction_reg|instr_reg|out [3])))) # (\CPU|decode|WideOr0~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [3]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|out[3]~8_combout )))) ) + ( \CPU|PC_reg|PC_DFF|out [3] ) + ( \CPU|PC_reg|Add1~26  ))

	.dataa(!\CPU|decode|WideOr0~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|alu|out[3]~8_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [3]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [3]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~1_sumout ),
	.cout(\CPU|PC_reg|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~1 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~1 .lut_mask = 64'h0000FF00000001EF;
defparam \CPU|PC_reg|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N12
cyclonev_lcell_comb \CPU|PC_reg|Add1~29 (
// Equation(s):
// \CPU|PC_reg|Add1~29_sumout  = SUM(( (!\CPU|decode|WideOr0~0_combout  & (((\CPU|instruction_reg|instr_reg|out [4])))) # (\CPU|decode|WideOr0~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [4]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|out[4]~10_combout )))) ) + ( \CPU|PC_reg|PC_DFF|out [4] ) + ( \CPU|PC_reg|Add1~2  ))
// \CPU|PC_reg|Add1~30  = CARRY(( (!\CPU|decode|WideOr0~0_combout  & (((\CPU|instruction_reg|instr_reg|out [4])))) # (\CPU|decode|WideOr0~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [4]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|out[4]~10_combout )))) ) + ( \CPU|PC_reg|PC_DFF|out [4] ) + ( \CPU|PC_reg|Add1~2  ))

	.dataa(!\CPU|decode|WideOr0~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|alu|out[4]~10_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [4]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [4]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~29_sumout ),
	.cout(\CPU|PC_reg|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~29 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~29 .lut_mask = 64'h0000FF00000001EF;
defparam \CPU|PC_reg|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N15
cyclonev_lcell_comb \CPU|PC_reg|Add1~33 (
// Equation(s):
// \CPU|PC_reg|Add1~33_sumout  = SUM(( (!\CPU|decode|WideOr0~0_combout  & (((\CPU|instruction_reg|instr_reg|out [5])))) # (\CPU|decode|WideOr0~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [5]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|out[5]~12_combout )))) ) + ( \CPU|PC_reg|PC_DFF|out [5] ) + ( \CPU|PC_reg|Add1~30  ))
// \CPU|PC_reg|Add1~34  = CARRY(( (!\CPU|decode|WideOr0~0_combout  & (((\CPU|instruction_reg|instr_reg|out [5])))) # (\CPU|decode|WideOr0~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [5]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|out[5]~12_combout )))) ) + ( \CPU|PC_reg|PC_DFF|out [5] ) + ( \CPU|PC_reg|Add1~30  ))

	.dataa(!\CPU|decode|WideOr0~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|alu|out[5]~12_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [5]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [5]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~33_sumout ),
	.cout(\CPU|PC_reg|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~33 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~33 .lut_mask = 64'h0000FF00000001EF;
defparam \CPU|PC_reg|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N18
cyclonev_lcell_comb \CPU|PC_reg|Add1~5 (
// Equation(s):
// \CPU|PC_reg|Add1~5_sumout  = SUM(( (!\CPU|decode|WideOr0~0_combout  & (((\CPU|instruction_reg|instr_reg|out [6])))) # (\CPU|decode|WideOr0~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [6]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|out[6]~14_combout )))) ) + ( \CPU|PC_reg|PC_DFF|out [6] ) + ( \CPU|PC_reg|Add1~34  ))
// \CPU|PC_reg|Add1~6  = CARRY(( (!\CPU|decode|WideOr0~0_combout  & (((\CPU|instruction_reg|instr_reg|out [6])))) # (\CPU|decode|WideOr0~0_combout  & ((!\CPU|decode|Selector0~1_combout  & ((\CPU|instruction_reg|instr_reg|out [6]))) # 
// (\CPU|decode|Selector0~1_combout  & (\CPU|DP|alu|out[6]~14_combout )))) ) + ( \CPU|PC_reg|PC_DFF|out [6] ) + ( \CPU|PC_reg|Add1~34  ))

	.dataa(!\CPU|decode|WideOr0~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|DP|alu|out[6]~14_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [6]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [6]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~5_sumout ),
	.cout(\CPU|PC_reg|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~5 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~5 .lut_mask = 64'h0000FF00000001EF;
defparam \CPU|PC_reg|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N36
cyclonev_lcell_comb \CPU|PC_reg|next_pc[6]~28 (
// Equation(s):
// \CPU|PC_reg|next_pc[6]~28_combout  = ( !\CPU|decode|Selector0~1_combout  & ( (!\CPU|controller|allow_branch~1_combout  & (\CPU|PC_reg|Add0~5_sumout )) # (\CPU|controller|allow_branch~1_combout  & (((!\CPU|decode|WideOr0~0_combout  & 
// ((\CPU|PC_reg|Add1~5_sumout ))) # (\CPU|decode|WideOr0~0_combout  & (\CPU|instruction_reg|instr_reg|out [6]))))) ) ) # ( \CPU|decode|Selector0~1_combout  & ( (!\CPU|controller|allow_branch~1_combout  & (\CPU|PC_reg|Add0~5_sumout )) # 
// (\CPU|controller|allow_branch~1_combout  & (((!\CPU|decode|WideOr0~0_combout  & ((\CPU|PC_reg|Add1~5_sumout ))) # (\CPU|decode|WideOr0~0_combout  & (\CPU|DP|alu|out[6]~14_combout ))))) ) )

	.dataa(!\CPU|PC_reg|Add0~5_sumout ),
	.datab(!\CPU|decode|WideOr0~0_combout ),
	.datac(!\CPU|DP|alu|out[6]~14_combout ),
	.datad(!\CPU|controller|allow_branch~1_combout ),
	.datae(!\CPU|decode|Selector0~1_combout ),
	.dataf(!\CPU|PC_reg|Add1~5_sumout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[6]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[6]~28 .extended_lut = "on";
defparam \CPU|PC_reg|next_pc[6]~28 .lut_mask = 64'h5503550355CF55CF;
defparam \CPU|PC_reg|next_pc[6]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N37
dffeas \CPU|PC_reg|PC_DFF|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[6]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal23~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[6] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N51
cyclonev_lcell_comb \CPU|PC_reg|Add0~9 (
// Equation(s):
// \CPU|PC_reg|Add0~9_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [7] ) + ( GND ) + ( \CPU|PC_reg|Add0~6  ))
// \CPU|PC_reg|Add0~10  = CARRY(( \CPU|PC_reg|PC_DFF|out [7] ) + ( GND ) + ( \CPU|PC_reg|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~9_sumout ),
	.cout(\CPU|PC_reg|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~9 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|PC_reg|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N21
cyclonev_lcell_comb \CPU|PC_reg|Add1~9 (
// Equation(s):
// \CPU|PC_reg|Add1~9_sumout  = SUM(( (!\CPU|decode|WideOr0~0_combout  & (((\CPU|instruction_reg|instr_reg|out [7])))) # (\CPU|decode|WideOr0~0_combout  & ((!\CPU|decode|Selector0~1_combout  & (\CPU|instruction_reg|instr_reg|out [7])) # 
// (\CPU|decode|Selector0~1_combout  & ((\CPU|DP|alu|out[7]~16_combout ))))) ) + ( \CPU|PC_reg|PC_DFF|out [7] ) + ( \CPU|PC_reg|Add1~6  ))
// \CPU|PC_reg|Add1~10  = CARRY(( (!\CPU|decode|WideOr0~0_combout  & (((\CPU|instruction_reg|instr_reg|out [7])))) # (\CPU|decode|WideOr0~0_combout  & ((!\CPU|decode|Selector0~1_combout  & (\CPU|instruction_reg|instr_reg|out [7])) # 
// (\CPU|decode|Selector0~1_combout  & ((\CPU|DP|alu|out[7]~16_combout ))))) ) + ( \CPU|PC_reg|PC_DFF|out [7] ) + ( \CPU|PC_reg|Add1~6  ))

	.dataa(!\CPU|decode|WideOr0~0_combout ),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [7]),
	.datad(!\CPU|DP|alu|out[7]~16_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [7]),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~9_sumout ),
	.cout(\CPU|PC_reg|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~9 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~9 .lut_mask = 64'h0000FF0000000E1F;
defparam \CPU|PC_reg|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N54
cyclonev_lcell_comb \CPU|PC_reg|next_pc[7]~24 (
// Equation(s):
// \CPU|PC_reg|next_pc[7]~24_combout  = ( !\CPU|decode|Selector0~1_combout  & ( (!\CPU|controller|allow_branch~1_combout  & (((\CPU|PC_reg|Add0~9_sumout )))) # (\CPU|controller|allow_branch~1_combout  & ((!\CPU|decode|WideOr0~0_combout  & 
// (((\CPU|PC_reg|Add1~9_sumout )))) # (\CPU|decode|WideOr0~0_combout  & (((\CPU|instruction_reg|instr_reg|out [7])))))) ) ) # ( \CPU|decode|Selector0~1_combout  & ( (!\CPU|controller|allow_branch~1_combout  & (((\CPU|PC_reg|Add0~9_sumout )))) # 
// (\CPU|controller|allow_branch~1_combout  & ((!\CPU|decode|WideOr0~0_combout  & (((\CPU|PC_reg|Add1~9_sumout )))) # (\CPU|decode|WideOr0~0_combout  & (((\CPU|DP|alu|out[7]~16_combout )))))) ) )

	.dataa(!\CPU|decode|WideOr0~0_combout ),
	.datab(!\CPU|PC_reg|Add0~9_sumout ),
	.datac(!\CPU|DP|alu|out[7]~16_combout ),
	.datad(!\CPU|controller|allow_branch~1_combout ),
	.datae(!\CPU|decode|Selector0~1_combout ),
	.dataf(!\CPU|PC_reg|Add1~9_sumout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[7]~24 .extended_lut = "on";
defparam \CPU|PC_reg|next_pc[7]~24 .lut_mask = 64'h3305330533AF33AF;
defparam \CPU|PC_reg|next_pc[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N56
dffeas \CPU|PC_reg|PC_DFF|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal23~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[7] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N25
dffeas \CPU|data_addr_reg|data_addr_DFF|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[7]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[7] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N51
cyclonev_lcell_comb \CPU|mem_addr[7]~2 (
// Equation(s):
// \CPU|mem_addr[7]~2_combout  = ( \CPU|data_addr_reg|data_addr_DFF|out [7] & ( (\CPU|controller|addr_sel~0_combout ) # (\CPU|PC_reg|PC_DFF|out [7]) ) ) # ( !\CPU|data_addr_reg|data_addr_DFF|out [7] & ( (\CPU|PC_reg|PC_DFF|out [7] & 
// !\CPU|controller|addr_sel~0_combout ) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU|controller|addr_sel~0_combout ),
	.datae(!\CPU|data_addr_reg|data_addr_DFF|out [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[7]~2 .extended_lut = "off";
defparam \CPU|mem_addr[7]~2 .lut_mask = 64'h550055FF550055FF;
defparam \CPU|mem_addr[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N36
cyclonev_lcell_comb \read_data[6]~13 (
// Equation(s):
// \read_data[6]~13_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( \SW[6]~input_o  ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( \SW[6]~input_o  & ( ((!\CPU|controller|addr_sel~0_combout  & (\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # 
// (\CPU|controller|addr_sel~0_combout  & ((\CPU|data_addr_reg|data_addr_DFF|out [8])))) # (\led_con|enable~0_combout ) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( !\SW[6]~input_o  & ( (!\led_con|enable~0_combout  & 
// ((!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # (\CPU|controller|addr_sel~0_combout  & ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datab(!\led_con|enable~0_combout ),
	.datac(!\CPU|controller|addr_sel~0_combout ),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[6]~13 .extended_lut = "off";
defparam \read_data[6]~13 .lut_mask = 64'h00008C80737FFFFF;
defparam \read_data[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N47
dffeas \CPU|instruction_reg|instr_reg|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[6] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N33
cyclonev_lcell_comb \CPU|DP|Mux9~0 (
// Equation(s):
// \CPU|DP|Mux9~0_combout  = ( \read_data[6]~13_combout  & ( \CPU|DP|alu|out[6]~14_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((\CPU|PC_reg|PC_DFF|out [6]) # (\CPU|DP|Mux1~0_combout )))) # (\CPU|controller|vsel[1]~0_combout  & 
// (((!\CPU|DP|Mux1~0_combout )) # (\CPU|instruction_reg|instr_reg|out [6]))) ) ) ) # ( !\read_data[6]~13_combout  & ( \CPU|DP|alu|out[6]~14_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((\CPU|PC_reg|PC_DFF|out [6]) # (\CPU|DP|Mux1~0_combout )))) # 
// (\CPU|controller|vsel[1]~0_combout  & (\CPU|instruction_reg|instr_reg|out [6] & (\CPU|DP|Mux1~0_combout ))) ) ) ) # ( \read_data[6]~13_combout  & ( !\CPU|DP|alu|out[6]~14_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((!\CPU|DP|Mux1~0_combout  & 
// \CPU|PC_reg|PC_DFF|out [6])))) # (\CPU|controller|vsel[1]~0_combout  & (((!\CPU|DP|Mux1~0_combout )) # (\CPU|instruction_reg|instr_reg|out [6]))) ) ) ) # ( !\read_data[6]~13_combout  & ( !\CPU|DP|alu|out[6]~14_combout  & ( 
// (!\CPU|controller|vsel[1]~0_combout  & (((!\CPU|DP|Mux1~0_combout  & \CPU|PC_reg|PC_DFF|out [6])))) # (\CPU|controller|vsel[1]~0_combout  & (\CPU|instruction_reg|instr_reg|out [6] & (\CPU|DP|Mux1~0_combout ))) ) ) )

	.dataa(!\CPU|controller|vsel[1]~0_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [6]),
	.datac(!\CPU|DP|Mux1~0_combout ),
	.datad(!\CPU|PC_reg|PC_DFF|out [6]),
	.datae(!\read_data[6]~13_combout ),
	.dataf(!\CPU|DP|alu|out[6]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux9~0 .extended_lut = "off";
defparam \CPU|DP|Mux9~0 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \CPU|DP|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N17
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N3
cyclonev_lcell_comb \CPU|DP|alu|out~13 (
// Equation(s):
// \CPU|DP|alu|out~13_combout  = ( \CPU|DP|Bin[6]~8_combout  & ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a9  & ( (\CPU|controller|asel~0_combout  & ((!\CPU|DP|REGFILE|Mux0~1_combout ) # (\CPU|DP|REGFILE|R0_rtl_0_bypass [16]))) ) ) ) # ( 
// \CPU|DP|Bin[6]~8_combout  & ( !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a9  & ( (\CPU|DP|REGFILE|Mux0~1_combout  & (\CPU|DP|REGFILE|R0_rtl_0_bypass [16] & \CPU|controller|asel~0_combout )) ) ) )

	.dataa(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datab(!\CPU|DP|REGFILE|R0_rtl_0_bypass [16]),
	.datac(!\CPU|controller|asel~0_combout ),
	.datad(gnd),
	.datae(!\CPU|DP|Bin[6]~8_combout ),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out~13 .extended_lut = "off";
defparam \CPU|DP|alu|out~13 .lut_mask = 64'h0000010100000B0B;
defparam \CPU|DP|alu|out~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N0
cyclonev_lcell_comb \CPU|DP|alu|out[6]~14 (
// Equation(s):
// \CPU|DP|alu|out[6]~14_combout  = ( \CPU|DP|Bin[6]~8_combout  & ( \CPU|DP|alu|Add3~25_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & (((!\CPU|DP|alu|out[11]~0_combout  & \CPU|DP|alu|Add0~25_sumout )))) # (\CPU|DP|alu|out[11]~1_combout  & 
// (((!\CPU|DP|alu|out[11]~0_combout )) # (\CPU|DP|alu|out~13_combout ))) ) ) ) # ( !\CPU|DP|Bin[6]~8_combout  & ( \CPU|DP|alu|Add3~25_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & (((\CPU|DP|alu|Add0~25_sumout ) # (\CPU|DP|alu|out[11]~0_combout )))) # 
// (\CPU|DP|alu|out[11]~1_combout  & (((!\CPU|DP|alu|out[11]~0_combout )) # (\CPU|DP|alu|out~13_combout ))) ) ) ) # ( \CPU|DP|Bin[6]~8_combout  & ( !\CPU|DP|alu|Add3~25_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & (((!\CPU|DP|alu|out[11]~0_combout  & 
// \CPU|DP|alu|Add0~25_sumout )))) # (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out~13_combout  & (\CPU|DP|alu|out[11]~0_combout ))) ) ) ) # ( !\CPU|DP|Bin[6]~8_combout  & ( !\CPU|DP|alu|Add3~25_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & 
// (((\CPU|DP|alu|Add0~25_sumout ) # (\CPU|DP|alu|out[11]~0_combout )))) # (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out~13_combout  & (\CPU|DP|alu|out[11]~0_combout ))) ) ) )

	.dataa(!\CPU|DP|alu|out[11]~1_combout ),
	.datab(!\CPU|DP|alu|out~13_combout ),
	.datac(!\CPU|DP|alu|out[11]~0_combout ),
	.datad(!\CPU|DP|alu|Add0~25_sumout ),
	.datae(!\CPU|DP|Bin[6]~8_combout ),
	.dataf(!\CPU|DP|alu|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[6]~14 .extended_lut = "off";
defparam \CPU|DP|alu|out[6]~14 .lut_mask = 64'h0BAB01A15BFB51F1;
defparam \CPU|DP|alu|out[6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N2
dffeas \CPU|data_addr_reg|data_addr_DFF|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[6]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[6] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N33
cyclonev_lcell_comb \CPU|mem_addr[6]~1 (
// Equation(s):
// \CPU|mem_addr[6]~1_combout  = ( \CPU|PC_reg|PC_DFF|out [6] & ( (!\CPU|controller|addr_sel~0_combout ) # (\CPU|data_addr_reg|data_addr_DFF|out [6]) ) ) # ( !\CPU|PC_reg|PC_DFF|out [6] & ( (\CPU|controller|addr_sel~0_combout  & 
// \CPU|data_addr_reg|data_addr_DFF|out [6]) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(gnd),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[6]~1 .extended_lut = "off";
defparam \CPU|mem_addr[6]~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \CPU|mem_addr[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N6
cyclonev_lcell_comb \read_data[3]~10 (
// Equation(s):
// \read_data[3]~10_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( \SW[3]~input_o  ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( \SW[3]~input_o  & ( ((!\CPU|controller|addr_sel~0_combout  & ((\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) 
// # (\CPU|controller|addr_sel~0_combout  & (\CPU|data_addr_reg|data_addr_DFF|out [8]))) # (\led_con|enable~0_combout ) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( !\SW[3]~input_o  & ( (!\led_con|enable~0_combout  & 
// ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) # (\CPU|controller|addr_sel~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datac(!\led_con|enable~0_combout ),
	.datad(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[3]~10 .extended_lut = "off";
defparam \read_data[3]~10 .lut_mask = 64'h0000E0401FBFFFFF;
defparam \read_data[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N8
dffeas \CPU|instruction_reg|instr_reg|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[3] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N30
cyclonev_lcell_comb \CPU|DP|Bin[6]~1 (
// Equation(s):
// \CPU|DP|Bin[6]~1_combout  = ( \CPU|controller|bsel~0_combout  & ( (\CPU|decode|shift[0]~2_combout  & ((\CPU|instruction_reg|instr_reg|out [3]) # (\CPU|instruction_reg|instr_reg|out [4]))) ) ) # ( !\CPU|controller|bsel~0_combout  & ( 
// (\CPU|decode|shift[0]~2_combout  & (!\CPU|controller|Equal14~0_combout  & ((\CPU|instruction_reg|instr_reg|out [3]) # (\CPU|instruction_reg|instr_reg|out [4])))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [4]),
	.datab(!\CPU|instruction_reg|instr_reg|out [3]),
	.datac(!\CPU|decode|shift[0]~2_combout ),
	.datad(!\CPU|controller|Equal14~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|bsel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[6]~1 .extended_lut = "off";
defparam \CPU|DP|Bin[6]~1 .lut_mask = 64'h0700070007070707;
defparam \CPU|DP|Bin[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N24
cyclonev_lcell_comb \CPU|DP|Bin[5]~7 (
// Equation(s):
// \CPU|DP|Bin[5]~7_combout  = ( \CPU|DP|REGFILE|Mux27~2_combout  & ( \CPU|DP|REGFILE|Mux25~2_combout  & ( ((!\CPU|DP|Bin[6]~2_combout  & ((\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[6]~2_combout  & (\CPU|DP|REGFILE|Mux26~2_combout ))) # 
// (\CPU|DP|Bin[6]~1_combout ) ) ) ) # ( !\CPU|DP|REGFILE|Mux27~2_combout  & ( \CPU|DP|REGFILE|Mux25~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & (((\CPU|instruction_reg|instr_reg|out [4])) # (\CPU|DP|Bin[6]~1_combout ))) # (\CPU|DP|Bin[6]~2_combout  & 
// (!\CPU|DP|Bin[6]~1_combout  & (\CPU|DP|REGFILE|Mux26~2_combout ))) ) ) ) # ( \CPU|DP|REGFILE|Mux27~2_combout  & ( !\CPU|DP|REGFILE|Mux25~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & (!\CPU|DP|Bin[6]~1_combout  & ((\CPU|instruction_reg|instr_reg|out 
// [4])))) # (\CPU|DP|Bin[6]~2_combout  & (((\CPU|DP|REGFILE|Mux26~2_combout )) # (\CPU|DP|Bin[6]~1_combout ))) ) ) ) # ( !\CPU|DP|REGFILE|Mux27~2_combout  & ( !\CPU|DP|REGFILE|Mux25~2_combout  & ( (!\CPU|DP|Bin[6]~1_combout  & ((!\CPU|DP|Bin[6]~2_combout  & 
// ((\CPU|instruction_reg|instr_reg|out [4]))) # (\CPU|DP|Bin[6]~2_combout  & (\CPU|DP|REGFILE|Mux26~2_combout )))) ) ) )

	.dataa(!\CPU|DP|Bin[6]~2_combout ),
	.datab(!\CPU|DP|Bin[6]~1_combout ),
	.datac(!\CPU|DP|REGFILE|Mux26~2_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [4]),
	.datae(!\CPU|DP|REGFILE|Mux27~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[5]~7 .extended_lut = "off";
defparam \CPU|DP|Bin[5]~7 .lut_mask = 64'h048C159D26AE37BF;
defparam \CPU|DP|Bin[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N27
cyclonev_lcell_comb \CPU|DP|alu|out~11 (
// Equation(s):
// \CPU|DP|alu|out~11_combout  = ( \CPU|DP|Bin[5]~7_combout  & ( (\CPU|controller|asel~0_combout  & ((!\CPU|DP|REGFILE|Mux0~1_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a10 )) # (\CPU|DP|REGFILE|Mux0~1_combout  & 
// ((\CPU|DP|REGFILE|R0_rtl_0_bypass [17]))))) ) )

	.dataa(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a10 ),
	.datab(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datac(!\CPU|controller|asel~0_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0_bypass [17]),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[5]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out~11 .extended_lut = "off";
defparam \CPU|DP|alu|out~11 .lut_mask = 64'h0000000004070407;
defparam \CPU|DP|alu|out~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N30
cyclonev_lcell_comb \CPU|DP|alu|out[5]~12 (
// Equation(s):
// \CPU|DP|alu|out[5]~12_combout  = ( \CPU|DP|alu|Add0~21_sumout  & ( \CPU|DP|alu|Add3~21_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout ) # ((!\CPU|DP|alu|out[11]~1_combout  & (!\CPU|DP|Bin[5]~7_combout )) # (\CPU|DP|alu|out[11]~1_combout  & 
// ((\CPU|DP|alu|out~11_combout )))) ) ) ) # ( !\CPU|DP|alu|Add0~21_sumout  & ( \CPU|DP|alu|Add3~21_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out[11]~0_combout  & (!\CPU|DP|Bin[5]~7_combout ))) # (\CPU|DP|alu|out[11]~1_combout  & 
// ((!\CPU|DP|alu|out[11]~0_combout ) # ((\CPU|DP|alu|out~11_combout )))) ) ) ) # ( \CPU|DP|alu|Add0~21_sumout  & ( !\CPU|DP|alu|Add3~21_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & ((!\CPU|DP|alu|out[11]~0_combout ) # ((!\CPU|DP|Bin[5]~7_combout )))) # 
// (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out[11]~0_combout  & ((\CPU|DP|alu|out~11_combout )))) ) ) ) # ( !\CPU|DP|alu|Add0~21_sumout  & ( !\CPU|DP|alu|Add3~21_sumout  & ( (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & 
// (!\CPU|DP|Bin[5]~7_combout )) # (\CPU|DP|alu|out[11]~1_combout  & ((\CPU|DP|alu|out~11_combout ))))) ) ) )

	.dataa(!\CPU|DP|alu|out[11]~1_combout ),
	.datab(!\CPU|DP|alu|out[11]~0_combout ),
	.datac(!\CPU|DP|Bin[5]~7_combout ),
	.datad(!\CPU|DP|alu|out~11_combout ),
	.datae(!\CPU|DP|alu|Add0~21_sumout ),
	.dataf(!\CPU|DP|alu|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[5]~12 .extended_lut = "off";
defparam \CPU|DP|alu|out[5]~12 .lut_mask = 64'h2031A8B96475ECFD;
defparam \CPU|DP|alu|out[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N30
cyclonev_lcell_comb \CPU|PC_reg|next_pc[5]~0 (
// Equation(s):
// \CPU|PC_reg|next_pc[5]~0_combout  = ( !\CPU|decode|Selector0~1_combout  & ( (!\CPU|controller|allow_branch~1_combout  & (\CPU|PC_reg|Add0~33_sumout )) # (\CPU|controller|allow_branch~1_combout  & (((!\CPU|decode|WideOr0~0_combout  & 
// ((\CPU|PC_reg|Add1~33_sumout ))) # (\CPU|decode|WideOr0~0_combout  & (\CPU|instruction_reg|instr_reg|out [5]))))) ) ) # ( \CPU|decode|Selector0~1_combout  & ( (!\CPU|controller|allow_branch~1_combout  & (\CPU|PC_reg|Add0~33_sumout )) # 
// (\CPU|controller|allow_branch~1_combout  & (((!\CPU|decode|WideOr0~0_combout  & ((\CPU|PC_reg|Add1~33_sumout ))) # (\CPU|decode|WideOr0~0_combout  & (\CPU|DP|alu|out[5]~12_combout ))))) ) )

	.dataa(!\CPU|PC_reg|Add0~33_sumout ),
	.datab(!\CPU|decode|WideOr0~0_combout ),
	.datac(!\CPU|DP|alu|out[5]~12_combout ),
	.datad(!\CPU|controller|allow_branch~1_combout ),
	.datae(!\CPU|decode|Selector0~1_combout ),
	.dataf(!\CPU|PC_reg|Add1~33_sumout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[5]~0 .extended_lut = "on";
defparam \CPU|PC_reg|next_pc[5]~0 .lut_mask = 64'h5503550355CF55CF;
defparam \CPU|PC_reg|next_pc[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N31
dffeas \CPU|PC_reg|PC_DFF|out[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal23~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[5]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N32
dffeas \CPU|data_addr_reg|data_addr_DFF|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[5]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[5] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N21
cyclonev_lcell_comb \CPU|mem_addr[5]~7 (
// Equation(s):
// \CPU|mem_addr[5]~7_combout  = (!\CPU|controller|addr_sel~0_combout  & (\CPU|PC_reg|PC_DFF|out[5]~DUPLICATE_q )) # (\CPU|controller|addr_sel~0_combout  & ((\CPU|data_addr_reg|data_addr_DFF|out [5])))

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out[5]~DUPLICATE_q ),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[5]~7 .extended_lut = "off";
defparam \CPU|mem_addr[5]~7 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \CPU|mem_addr[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N3
cyclonev_lcell_comb \read_data[4]~9 (
// Equation(s):
// \read_data[4]~9_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( \SW[4]~input_o  ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( \SW[4]~input_o  & ( ((!\CPU|controller|addr_sel~0_combout  & ((\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) 
// # (\CPU|controller|addr_sel~0_combout  & (\CPU|data_addr_reg|data_addr_DFF|out [8]))) # (\led_con|enable~0_combout ) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( !\SW[4]~input_o  & ( (!\led_con|enable~0_combout  & 
// ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) # (\CPU|controller|addr_sel~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datac(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datad(!\led_con|enable~0_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[4]~9 .extended_lut = "off";
defparam \read_data[4]~9 .lut_mask = 64'h0000E4001BFFFFFF;
defparam \read_data[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N5
dffeas \CPU|instruction_reg|instr_reg|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[4] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N48
cyclonev_lcell_comb \CPU|PC_reg|next_pc[4]~4 (
// Equation(s):
// \CPU|PC_reg|next_pc[4]~4_combout  = ( !\CPU|decode|Selector0~1_combout  & ( (!\CPU|controller|allow_branch~1_combout  & (((\CPU|PC_reg|Add0~29_sumout )))) # (\CPU|controller|allow_branch~1_combout  & ((!\CPU|decode|WideOr0~0_combout  & 
// (((\CPU|PC_reg|Add1~29_sumout )))) # (\CPU|decode|WideOr0~0_combout  & (((\CPU|instruction_reg|instr_reg|out [4])))))) ) ) # ( \CPU|decode|Selector0~1_combout  & ( (!\CPU|controller|allow_branch~1_combout  & (((\CPU|PC_reg|Add0~29_sumout )))) # 
// (\CPU|controller|allow_branch~1_combout  & ((!\CPU|decode|WideOr0~0_combout  & (((\CPU|PC_reg|Add1~29_sumout )))) # (\CPU|decode|WideOr0~0_combout  & (((\CPU|DP|alu|out[4]~10_combout )))))) ) )

	.dataa(!\CPU|decode|WideOr0~0_combout ),
	.datab(!\CPU|PC_reg|Add0~29_sumout ),
	.datac(!\CPU|DP|alu|out[4]~10_combout ),
	.datad(!\CPU|controller|allow_branch~1_combout ),
	.datae(!\CPU|decode|Selector0~1_combout ),
	.dataf(!\CPU|PC_reg|Add1~29_sumout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[4]~4 .extended_lut = "on";
defparam \CPU|PC_reg|next_pc[4]~4 .lut_mask = 64'h3305330533AF33AF;
defparam \CPU|PC_reg|next_pc[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N49
dffeas \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal23~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N54
cyclonev_lcell_comb \CPU|DP|Mux11~0 (
// Equation(s):
// \CPU|DP|Mux11~0_combout  = ( \CPU|DP|alu|out[4]~10_combout  & ( \read_data[4]~9_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((\CPU|DP|Mux1~0_combout )) # (\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q ))) # (\CPU|controller|vsel[1]~0_combout  & 
// (((!\CPU|DP|Mux1~0_combout ) # (\CPU|instruction_reg|instr_reg|out [4])))) ) ) ) # ( !\CPU|DP|alu|out[4]~10_combout  & ( \read_data[4]~9_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q  & (!\CPU|DP|Mux1~0_combout 
// ))) # (\CPU|controller|vsel[1]~0_combout  & (((!\CPU|DP|Mux1~0_combout ) # (\CPU|instruction_reg|instr_reg|out [4])))) ) ) ) # ( \CPU|DP|alu|out[4]~10_combout  & ( !\read_data[4]~9_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & 
// (((\CPU|DP|Mux1~0_combout )) # (\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q ))) # (\CPU|controller|vsel[1]~0_combout  & (((\CPU|DP|Mux1~0_combout  & \CPU|instruction_reg|instr_reg|out [4])))) ) ) ) # ( !\CPU|DP|alu|out[4]~10_combout  & ( 
// !\read_data[4]~9_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q  & (!\CPU|DP|Mux1~0_combout ))) # (\CPU|controller|vsel[1]~0_combout  & (((\CPU|DP|Mux1~0_combout  & \CPU|instruction_reg|instr_reg|out [4])))) ) ) 
// )

	.dataa(!\CPU|controller|vsel[1]~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q ),
	.datac(!\CPU|DP|Mux1~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [4]),
	.datae(!\CPU|DP|alu|out[4]~10_combout ),
	.dataf(!\read_data[4]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux11~0 .extended_lut = "off";
defparam \CPU|DP|Mux11~0 .lut_mask = 64'h20252A2F70757A7F;
defparam \CPU|DP|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N32
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N12
cyclonev_lcell_comb \CPU|DP|alu|out~9 (
// Equation(s):
// \CPU|DP|alu|out~9_combout  = ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a11  & ( \CPU|DP|Bin[4]~6_combout  & ( (\CPU|controller|asel~0_combout  & ((!\CPU|DP|REGFILE|Mux0~1_combout ) # (\CPU|DP|REGFILE|R0_rtl_0_bypass [18]))) ) ) ) # ( 
// !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a11  & ( \CPU|DP|Bin[4]~6_combout  & ( (\CPU|DP|REGFILE|Mux0~1_combout  & (\CPU|controller|asel~0_combout  & \CPU|DP|REGFILE|R0_rtl_0_bypass [18])) ) ) )

	.dataa(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datab(gnd),
	.datac(!\CPU|controller|asel~0_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0_bypass [18]),
	.datae(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a11 ),
	.dataf(!\CPU|DP|Bin[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out~9 .extended_lut = "off";
defparam \CPU|DP|alu|out~9 .lut_mask = 64'h0000000000050A0F;
defparam \CPU|DP|alu|out~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N0
cyclonev_lcell_comb \CPU|DP|alu|out[4]~10 (
// Equation(s):
// \CPU|DP|alu|out[4]~10_combout  = ( \CPU|DP|alu|Add3~17_sumout  & ( \CPU|DP|alu|Add0~17_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout ) # ((!\CPU|DP|alu|out[11]~1_combout  & ((!\CPU|DP|Bin[4]~6_combout ))) # (\CPU|DP|alu|out[11]~1_combout  & 
// (\CPU|DP|alu|out~9_combout ))) ) ) ) # ( !\CPU|DP|alu|Add3~17_sumout  & ( \CPU|DP|alu|Add0~17_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & (((!\CPU|DP|alu|out[11]~1_combout )))) # (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & 
// ((!\CPU|DP|Bin[4]~6_combout ))) # (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out~9_combout )))) ) ) ) # ( \CPU|DP|alu|Add3~17_sumout  & ( !\CPU|DP|alu|Add0~17_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & (((\CPU|DP|alu|out[11]~1_combout )))) # 
// (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & ((!\CPU|DP|Bin[4]~6_combout ))) # (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out~9_combout )))) ) ) ) # ( !\CPU|DP|alu|Add3~17_sumout  & ( !\CPU|DP|alu|Add0~17_sumout  & ( 
// (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & ((!\CPU|DP|Bin[4]~6_combout ))) # (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out~9_combout )))) ) ) )

	.dataa(!\CPU|DP|alu|out[11]~0_combout ),
	.datab(!\CPU|DP|alu|out~9_combout ),
	.datac(!\CPU|DP|alu|out[11]~1_combout ),
	.datad(!\CPU|DP|Bin[4]~6_combout ),
	.datae(!\CPU|DP|alu|Add3~17_sumout ),
	.dataf(!\CPU|DP|alu|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[4]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[4]~10 .extended_lut = "off";
defparam \CPU|DP|alu|out[4]~10 .lut_mask = 64'h51015B0BF1A1FBAB;
defparam \CPU|DP|alu|out[4]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y5_N2
dffeas \CPU|data_addr_reg|data_addr_DFF|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[4]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[4] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N27
cyclonev_lcell_comb \CPU|mem_addr[4]~6 (
// Equation(s):
// \CPU|mem_addr[4]~6_combout  = ( \CPU|controller|addr_sel~0_combout  & ( \CPU|data_addr_reg|data_addr_DFF|out [4] ) ) # ( !\CPU|controller|addr_sel~0_combout  & ( \CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [4]),
	.datac(!\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU|controller|addr_sel~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[4]~6 .extended_lut = "off";
defparam \CPU|mem_addr[4]~6 .lut_mask = 64'h0F0F33330F0F3333;
defparam \CPU|mem_addr[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N0
cyclonev_lcell_comb \read_data[1]~12 (
// Equation(s):
// \read_data[1]~12_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( \SW[1]~input_o  ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( \SW[1]~input_o  & ( ((!\CPU|controller|addr_sel~0_combout  & ((\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) 
// # (\CPU|controller|addr_sel~0_combout  & (\CPU|data_addr_reg|data_addr_DFF|out [8]))) # (\led_con|enable~0_combout ) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( !\SW[1]~input_o  & ( (!\led_con|enable~0_combout  & 
// ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) # (\CPU|controller|addr_sel~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datac(!\led_con|enable~0_combout ),
	.datad(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[1]~12 .extended_lut = "off";
defparam \read_data[1]~12 .lut_mask = 64'h0000E0401FBFFFFF;
defparam \read_data[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N2
dffeas \CPU|instruction_reg|instr_reg|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[1] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N0
cyclonev_lcell_comb \CPU|PC_reg|next_pc[1]~12 (
// Equation(s):
// \CPU|PC_reg|next_pc[1]~12_combout  = ( !\CPU|decode|Selector0~1_combout  & ( (!\CPU|controller|allow_branch~1_combout  & (\CPU|PC_reg|Add0~21_sumout )) # (\CPU|controller|allow_branch~1_combout  & (((!\CPU|decode|WideOr0~0_combout  & 
// ((\CPU|PC_reg|Add1~21_sumout ))) # (\CPU|decode|WideOr0~0_combout  & (\CPU|instruction_reg|instr_reg|out [1]))))) ) ) # ( \CPU|decode|Selector0~1_combout  & ( (!\CPU|controller|allow_branch~1_combout  & (\CPU|PC_reg|Add0~21_sumout )) # 
// (\CPU|controller|allow_branch~1_combout  & (((!\CPU|decode|WideOr0~0_combout  & ((\CPU|PC_reg|Add1~21_sumout ))) # (\CPU|decode|WideOr0~0_combout  & (\CPU|DP|alu|out[1]~4_combout ))))) ) )

	.dataa(!\CPU|controller|allow_branch~1_combout ),
	.datab(!\CPU|PC_reg|Add0~21_sumout ),
	.datac(!\CPU|DP|alu|out[1]~4_combout ),
	.datad(!\CPU|decode|WideOr0~0_combout ),
	.datae(!\CPU|decode|Selector0~1_combout ),
	.dataf(!\CPU|PC_reg|Add1~21_sumout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[1]~12 .extended_lut = "on";
defparam \CPU|PC_reg|next_pc[1]~12 .lut_mask = 64'h2227222777277727;
defparam \CPU|PC_reg|next_pc[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N2
dffeas \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal23~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N36
cyclonev_lcell_comb \CPU|PC_reg|Add0~25 (
// Equation(s):
// \CPU|PC_reg|Add0~25_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [2] ) + ( GND ) + ( \CPU|PC_reg|Add0~22  ))
// \CPU|PC_reg|Add0~26  = CARRY(( \CPU|PC_reg|PC_DFF|out [2] ) + ( GND ) + ( \CPU|PC_reg|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~25_sumout ),
	.cout(\CPU|PC_reg|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~25 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CPU|PC_reg|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N54
cyclonev_lcell_comb \CPU|PC_reg|next_pc[2]~8 (
// Equation(s):
// \CPU|PC_reg|next_pc[2]~8_combout  = ( !\CPU|decode|Selector0~1_combout  & ( (!\CPU|controller|allow_branch~1_combout  & ((((\CPU|PC_reg|Add0~25_sumout ))))) # (\CPU|controller|allow_branch~1_combout  & ((!\CPU|decode|WideOr0~0_combout  & 
// (((\CPU|PC_reg|Add1~25_sumout )))) # (\CPU|decode|WideOr0~0_combout  & (\CPU|instruction_reg|instr_reg|out [2])))) ) ) # ( \CPU|decode|Selector0~1_combout  & ( (!\CPU|controller|allow_branch~1_combout  & ((((\CPU|PC_reg|Add0~25_sumout ))))) # 
// (\CPU|controller|allow_branch~1_combout  & ((!\CPU|decode|WideOr0~0_combout  & (((\CPU|PC_reg|Add1~25_sumout )))) # (\CPU|decode|WideOr0~0_combout  & (\CPU|DP|alu|out[2]~6_combout )))) ) )

	.dataa(!\CPU|controller|allow_branch~1_combout ),
	.datab(!\CPU|decode|WideOr0~0_combout ),
	.datac(!\CPU|DP|alu|out[2]~6_combout ),
	.datad(!\CPU|PC_reg|Add0~25_sumout ),
	.datae(!\CPU|decode|Selector0~1_combout ),
	.dataf(!\CPU|PC_reg|Add1~25_sumout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[2]~8 .extended_lut = "on";
defparam \CPU|PC_reg|next_pc[2]~8 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \CPU|PC_reg|next_pc[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N55
dffeas \CPU|PC_reg|PC_DFF|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal23~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[2] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N42
cyclonev_lcell_comb \CPU|PC_reg|next_pc[3]~32 (
// Equation(s):
// \CPU|PC_reg|next_pc[3]~32_combout  = ( !\CPU|decode|Selector0~1_combout  & ( (!\CPU|controller|allow_branch~1_combout  & (\CPU|PC_reg|Add0~1_sumout )) # (\CPU|controller|allow_branch~1_combout  & (((!\CPU|decode|WideOr0~0_combout  & 
// ((\CPU|PC_reg|Add1~1_sumout ))) # (\CPU|decode|WideOr0~0_combout  & (\CPU|instruction_reg|instr_reg|out [3]))))) ) ) # ( \CPU|decode|Selector0~1_combout  & ( (!\CPU|controller|allow_branch~1_combout  & (\CPU|PC_reg|Add0~1_sumout )) # 
// (\CPU|controller|allow_branch~1_combout  & (((!\CPU|decode|WideOr0~0_combout  & ((\CPU|PC_reg|Add1~1_sumout ))) # (\CPU|decode|WideOr0~0_combout  & (\CPU|DP|alu|out[3]~8_combout ))))) ) )

	.dataa(!\CPU|PC_reg|Add0~1_sumout ),
	.datab(!\CPU|controller|allow_branch~1_combout ),
	.datac(!\CPU|DP|alu|out[3]~8_combout ),
	.datad(!\CPU|decode|WideOr0~0_combout ),
	.datae(!\CPU|decode|Selector0~1_combout ),
	.dataf(!\CPU|PC_reg|Add1~1_sumout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[3]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[3]~32 .extended_lut = "on";
defparam \CPU|PC_reg|next_pc[3]~32 .lut_mask = 64'h4447444777477747;
defparam \CPU|PC_reg|next_pc[3]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N43
dffeas \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[3]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal23~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y3_N55
dffeas \CPU|data_addr_reg|data_addr_DFF|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[3] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N3
cyclonev_lcell_comb \CPU|mem_addr[3]~0 (
// Equation(s):
// \CPU|mem_addr[3]~0_combout  = ( \CPU|data_addr_reg|data_addr_DFF|out [3] & ( (\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ) # (\CPU|controller|addr_sel~0_combout ) ) ) # ( !\CPU|data_addr_reg|data_addr_DFF|out [3] & ( (!\CPU|controller|addr_sel~0_combout  & 
// \CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|data_addr_reg|data_addr_DFF|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[3]~0 .extended_lut = "off";
defparam \CPU|mem_addr[3]~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \CPU|mem_addr[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N51
cyclonev_lcell_comb \read_data[2]~14 (
// Equation(s):
// \read_data[2]~14_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( \SW[2]~input_o  ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( \SW[2]~input_o  & ( ((!\CPU|controller|addr_sel~0_combout  & ((\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) 
// # (\CPU|controller|addr_sel~0_combout  & (\CPU|data_addr_reg|data_addr_DFF|out [8]))) # (\led_con|enable~0_combout ) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( !\SW[2]~input_o  & ( (!\led_con|enable~0_combout  & 
// ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) # (\CPU|controller|addr_sel~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datac(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datad(!\led_con|enable~0_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[2]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[2]~14 .extended_lut = "off";
defparam \read_data[2]~14 .lut_mask = 64'h0000E4001BFFFFFF;
defparam \read_data[2]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N53
dffeas \CPU|instruction_reg|instr_reg|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[2] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N18
cyclonev_lcell_comb \CPU|DP|Bin[2]~4 (
// Equation(s):
// \CPU|DP|Bin[2]~4_combout  = ( \CPU|DP|REGFILE|Mux28~2_combout  & ( \CPU|DP|REGFILE|Mux29~2_combout  & ( (!\CPU|DP|Bin[6]~1_combout  & (((\CPU|DP|Bin[6]~2_combout )) # (\CPU|instruction_reg|instr_reg|out [2]))) # (\CPU|DP|Bin[6]~1_combout  & 
// (((!\CPU|DP|Bin[6]~2_combout ) # (\CPU|DP|REGFILE|Mux30~2_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux28~2_combout  & ( \CPU|DP|REGFILE|Mux29~2_combout  & ( (!\CPU|DP|Bin[6]~1_combout  & (((\CPU|DP|Bin[6]~2_combout )) # (\CPU|instruction_reg|instr_reg|out 
// [2]))) # (\CPU|DP|Bin[6]~1_combout  & (((\CPU|DP|REGFILE|Mux30~2_combout  & \CPU|DP|Bin[6]~2_combout )))) ) ) ) # ( \CPU|DP|REGFILE|Mux28~2_combout  & ( !\CPU|DP|REGFILE|Mux29~2_combout  & ( (!\CPU|DP|Bin[6]~1_combout  & 
// (\CPU|instruction_reg|instr_reg|out [2] & ((!\CPU|DP|Bin[6]~2_combout )))) # (\CPU|DP|Bin[6]~1_combout  & (((!\CPU|DP|Bin[6]~2_combout ) # (\CPU|DP|REGFILE|Mux30~2_combout )))) ) ) ) # ( !\CPU|DP|REGFILE|Mux28~2_combout  & ( 
// !\CPU|DP|REGFILE|Mux29~2_combout  & ( (!\CPU|DP|Bin[6]~1_combout  & (\CPU|instruction_reg|instr_reg|out [2] & ((!\CPU|DP|Bin[6]~2_combout )))) # (\CPU|DP|Bin[6]~1_combout  & (((\CPU|DP|REGFILE|Mux30~2_combout  & \CPU|DP|Bin[6]~2_combout )))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [2]),
	.datab(!\CPU|DP|REGFILE|Mux30~2_combout ),
	.datac(!\CPU|DP|Bin[6]~1_combout ),
	.datad(!\CPU|DP|Bin[6]~2_combout ),
	.datae(!\CPU|DP|REGFILE|Mux28~2_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[2]~4 .extended_lut = "off";
defparam \CPU|DP|Bin[2]~4 .lut_mask = 64'h50035F0350F35FF3;
defparam \CPU|DP|Bin[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N15
cyclonev_lcell_comb \CPU|DP|alu|out~5 (
// Equation(s):
// \CPU|DP|alu|out~5_combout  = ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13  & ( (\CPU|DP|Bin[2]~4_combout  & (\CPU|controller|asel~0_combout  & ((!\CPU|DP|REGFILE|Mux0~1_combout ) # (\CPU|DP|REGFILE|R0_rtl_0_bypass [20])))) ) ) # ( 
// !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13  & ( (\CPU|DP|REGFILE|R0_rtl_0_bypass [20] & (\CPU|DP|REGFILE|Mux0~1_combout  & (\CPU|DP|Bin[2]~4_combout  & \CPU|controller|asel~0_combout ))) ) )

	.dataa(!\CPU|DP|REGFILE|R0_rtl_0_bypass [20]),
	.datab(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datac(!\CPU|DP|Bin[2]~4_combout ),
	.datad(!\CPU|controller|asel~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out~5 .extended_lut = "off";
defparam \CPU|DP|alu|out~5 .lut_mask = 64'h00010001000D000D;
defparam \CPU|DP|alu|out~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N36
cyclonev_lcell_comb \CPU|DP|alu|out[2]~6 (
// Equation(s):
// \CPU|DP|alu|out[2]~6_combout  = ( \CPU|DP|alu|Add0~9_sumout  & ( \CPU|DP|alu|Add3~9_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout ) # ((!\CPU|DP|alu|out[11]~1_combout  & (!\CPU|DP|Bin[2]~4_combout )) # (\CPU|DP|alu|out[11]~1_combout  & 
// ((\CPU|DP|alu|out~5_combout )))) ) ) ) # ( !\CPU|DP|alu|Add0~9_sumout  & ( \CPU|DP|alu|Add3~9_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & (!\CPU|DP|Bin[2]~4_combout  & (\CPU|DP|alu|out[11]~0_combout ))) # (\CPU|DP|alu|out[11]~1_combout  & 
// (((!\CPU|DP|alu|out[11]~0_combout ) # (\CPU|DP|alu|out~5_combout )))) ) ) ) # ( \CPU|DP|alu|Add0~9_sumout  & ( !\CPU|DP|alu|Add3~9_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & ((!\CPU|DP|Bin[2]~4_combout ) # ((!\CPU|DP|alu|out[11]~0_combout )))) # 
// (\CPU|DP|alu|out[11]~1_combout  & (((\CPU|DP|alu|out[11]~0_combout  & \CPU|DP|alu|out~5_combout )))) ) ) ) # ( !\CPU|DP|alu|Add0~9_sumout  & ( !\CPU|DP|alu|Add3~9_sumout  & ( (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & 
// (!\CPU|DP|Bin[2]~4_combout )) # (\CPU|DP|alu|out[11]~1_combout  & ((\CPU|DP|alu|out~5_combout ))))) ) ) )

	.dataa(!\CPU|DP|Bin[2]~4_combout ),
	.datab(!\CPU|DP|alu|out[11]~1_combout ),
	.datac(!\CPU|DP|alu|out[11]~0_combout ),
	.datad(!\CPU|DP|alu|out~5_combout ),
	.datae(!\CPU|DP|alu|Add0~9_sumout ),
	.dataf(!\CPU|DP|alu|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[2]~6 .extended_lut = "off";
defparam \CPU|DP|alu|out[2]~6 .lut_mask = 64'h080BC8CB383BF8FB;
defparam \CPU|DP|alu|out[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N38
dffeas \CPU|data_addr_reg|data_addr_DFF|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[2] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N30
cyclonev_lcell_comb \CPU|mem_addr[2]~5 (
// Equation(s):
// \CPU|mem_addr[2]~5_combout  = ( \CPU|PC_reg|PC_DFF|out [2] & ( (!\CPU|controller|addr_sel~0_combout ) # (\CPU|data_addr_reg|data_addr_DFF|out [2]) ) ) # ( !\CPU|PC_reg|PC_DFF|out [2] & ( (\CPU|data_addr_reg|data_addr_DFF|out [2] & 
// \CPU|controller|addr_sel~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [2]),
	.datad(!\CPU|controller|addr_sel~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[2]~5 .extended_lut = "off";
defparam \CPU|mem_addr[2]~5 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU|mem_addr[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N9
cyclonev_lcell_comb \read_data[0]~1 (
// Equation(s):
// \read_data[0]~1_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \SW[0]~input_o  ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \SW[0]~input_o  & ( ((!\CPU|controller|addr_sel~0_combout  & 
// ((\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) # (\CPU|controller|addr_sel~0_combout  & (\CPU|data_addr_reg|data_addr_DFF|out [8]))) # (\led_con|enable~0_combout ) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\SW[0]~input_o  & ( 
// (!\led_con|enable~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) # (\CPU|controller|addr_sel~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datac(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datad(!\led_con|enable~0_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[0]~1 .extended_lut = "off";
defparam \read_data[0]~1 .lut_mask = 64'h0000E4001BFFFFFF;
defparam \read_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N11
dffeas \CPU|instruction_reg|instr_reg|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[0] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N7
dffeas \CPU|PC_reg|PC_DFF|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal23~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[0] .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N21
cyclonev_lcell_comb \CPU|DP|Mux15~0 (
// Equation(s):
// \CPU|DP|Mux15~0_combout  = ( \read_data[0]~1_combout  & ( \CPU|DP|alu|out[0]~2_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((\CPU|DP|Mux1~0_combout ) # (\CPU|PC_reg|PC_DFF|out [0])))) # (\CPU|controller|vsel[1]~0_combout  & 
// (((!\CPU|DP|Mux1~0_combout )) # (\CPU|instruction_reg|instr_reg|out [0]))) ) ) ) # ( !\read_data[0]~1_combout  & ( \CPU|DP|alu|out[0]~2_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((\CPU|DP|Mux1~0_combout ) # (\CPU|PC_reg|PC_DFF|out [0])))) # 
// (\CPU|controller|vsel[1]~0_combout  & (\CPU|instruction_reg|instr_reg|out [0] & ((\CPU|DP|Mux1~0_combout )))) ) ) ) # ( \read_data[0]~1_combout  & ( !\CPU|DP|alu|out[0]~2_combout  & ( (!\CPU|controller|vsel[1]~0_combout  & (((\CPU|PC_reg|PC_DFF|out [0] & 
// !\CPU|DP|Mux1~0_combout )))) # (\CPU|controller|vsel[1]~0_combout  & (((!\CPU|DP|Mux1~0_combout )) # (\CPU|instruction_reg|instr_reg|out [0]))) ) ) ) # ( !\read_data[0]~1_combout  & ( !\CPU|DP|alu|out[0]~2_combout  & ( (!\CPU|controller|vsel[1]~0_combout  
// & (((\CPU|PC_reg|PC_DFF|out [0] & !\CPU|DP|Mux1~0_combout )))) # (\CPU|controller|vsel[1]~0_combout  & (\CPU|instruction_reg|instr_reg|out [0] & ((\CPU|DP|Mux1~0_combout )))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [0]),
	.datab(!\CPU|PC_reg|PC_DFF|out [0]),
	.datac(!\CPU|controller|vsel[1]~0_combout ),
	.datad(!\CPU|DP|Mux1~0_combout ),
	.datae(!\read_data[0]~1_combout ),
	.dataf(!\CPU|DP|alu|out[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Mux15~0 .extended_lut = "off";
defparam \CPU|DP|Mux15~0 .lut_mask = 64'h30053F0530F53FF5;
defparam \CPU|DP|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N11
dffeas \CPU|DP|REGFILE|R5[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R5[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R5[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y5_N1
dffeas \CPU|DP|REGFILE|R6[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R6 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R6[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R6[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y6_N10
dffeas \CPU|DP|REGFILE|R4[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R4[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R4[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y5_N2
dffeas \CPU|DP|REGFILE|R7[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R7 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R7[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R7[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N3
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux31~0 (
// Equation(s):
// \CPU|DP|REGFILE|Mux31~0_combout  = ( \CPU|DP|REGFILE|R7 [0] & ( \CPU|controller|readB[1]~1_combout  & ( (\CPU|controller|readB[0]~0_combout ) # (\CPU|DP|REGFILE|R6 [0]) ) ) ) # ( !\CPU|DP|REGFILE|R7 [0] & ( \CPU|controller|readB[1]~1_combout  & ( 
// (\CPU|DP|REGFILE|R6 [0] & !\CPU|controller|readB[0]~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|R7 [0] & ( !\CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout  & ((\CPU|DP|REGFILE|R4 [0]))) # (\CPU|controller|readB[0]~0_combout  & 
// (\CPU|DP|REGFILE|R5 [0])) ) ) ) # ( !\CPU|DP|REGFILE|R7 [0] & ( !\CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout  & ((\CPU|DP|REGFILE|R4 [0]))) # (\CPU|controller|readB[0]~0_combout  & (\CPU|DP|REGFILE|R5 [0])) ) ) )

	.dataa(!\CPU|DP|REGFILE|R5 [0]),
	.datab(!\CPU|DP|REGFILE|R6 [0]),
	.datac(!\CPU|DP|REGFILE|R4 [0]),
	.datad(!\CPU|controller|readB[0]~0_combout ),
	.datae(!\CPU|DP|REGFILE|R7 [0]),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux31~0 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux31~0 .lut_mask = 64'h0F550F55330033FF;
defparam \CPU|DP|REGFILE|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N38
dffeas \CPU|DP|REGFILE|R3[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R3[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R3[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N19
dffeas \CPU|DP|REGFILE|R0[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N35
dffeas \CPU|DP|REGFILE|R1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R1[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y6_N22
dffeas \CPU|DP|REGFILE|R2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|DP|REGFILE|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R2[0] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N39
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux31~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux31~1_combout  = ( \CPU|DP|REGFILE|R2 [0] & ( \CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout ) # (\CPU|DP|REGFILE|R3 [0]) ) ) ) # ( !\CPU|DP|REGFILE|R2 [0] & ( \CPU|controller|readB[1]~1_combout  & ( 
// (\CPU|DP|REGFILE|R3 [0] & \CPU|controller|readB[0]~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|R2 [0] & ( !\CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout  & (\CPU|DP|REGFILE|R0 [0])) # (\CPU|controller|readB[0]~0_combout  & 
// ((\CPU|DP|REGFILE|R1 [0]))) ) ) ) # ( !\CPU|DP|REGFILE|R2 [0] & ( !\CPU|controller|readB[1]~1_combout  & ( (!\CPU|controller|readB[0]~0_combout  & (\CPU|DP|REGFILE|R0 [0])) # (\CPU|controller|readB[0]~0_combout  & ((\CPU|DP|REGFILE|R1 [0]))) ) ) )

	.dataa(!\CPU|DP|REGFILE|R3 [0]),
	.datab(!\CPU|DP|REGFILE|R0 [0]),
	.datac(!\CPU|DP|REGFILE|R1 [0]),
	.datad(!\CPU|controller|readB[0]~0_combout ),
	.datae(!\CPU|DP|REGFILE|R2 [0]),
	.dataf(!\CPU|controller|readB[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux31~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux31~1 .lut_mask = 64'h330F330F0055FF55;
defparam \CPU|DP|REGFILE|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N21
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux31~2 (
// Equation(s):
// \CPU|DP|REGFILE|Mux31~2_combout  = (!\CPU|controller|readB[2]~2_combout  & ((\CPU|DP|REGFILE|Mux31~1_combout ))) # (\CPU|controller|readB[2]~2_combout  & (\CPU|DP|REGFILE|Mux31~0_combout ))

	.dataa(!\CPU|DP|REGFILE|Mux31~0_combout ),
	.datab(!\CPU|controller|readB[2]~2_combout ),
	.datac(!\CPU|DP|REGFILE|Mux31~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux31~2 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux31~2 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \CPU|DP|REGFILE|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N33
cyclonev_lcell_comb \CPU|DP|Bin[1]~3 (
// Equation(s):
// \CPU|DP|Bin[1]~3_combout  = ( \CPU|instruction_reg|instr_reg|out [1] & ( \CPU|DP|REGFILE|Mux29~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout ) # ((!\CPU|DP|Bin[6]~1_combout  & ((\CPU|DP|REGFILE|Mux30~2_combout ))) # (\CPU|DP|Bin[6]~1_combout  & 
// (\CPU|DP|REGFILE|Mux31~2_combout ))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [1] & ( \CPU|DP|REGFILE|Mux29~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & (((\CPU|DP|Bin[6]~1_combout )))) # (\CPU|DP|Bin[6]~2_combout  & ((!\CPU|DP|Bin[6]~1_combout  & 
// ((\CPU|DP|REGFILE|Mux30~2_combout ))) # (\CPU|DP|Bin[6]~1_combout  & (\CPU|DP|REGFILE|Mux31~2_combout )))) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [1] & ( !\CPU|DP|REGFILE|Mux29~2_combout  & ( (!\CPU|DP|Bin[6]~2_combout  & 
// (((!\CPU|DP|Bin[6]~1_combout )))) # (\CPU|DP|Bin[6]~2_combout  & ((!\CPU|DP|Bin[6]~1_combout  & ((\CPU|DP|REGFILE|Mux30~2_combout ))) # (\CPU|DP|Bin[6]~1_combout  & (\CPU|DP|REGFILE|Mux31~2_combout )))) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [1] & 
// ( !\CPU|DP|REGFILE|Mux29~2_combout  & ( (\CPU|DP|Bin[6]~2_combout  & ((!\CPU|DP|Bin[6]~1_combout  & ((\CPU|DP|REGFILE|Mux30~2_combout ))) # (\CPU|DP|Bin[6]~1_combout  & (\CPU|DP|REGFILE|Mux31~2_combout )))) ) ) )

	.dataa(!\CPU|DP|REGFILE|Mux31~2_combout ),
	.datab(!\CPU|DP|REGFILE|Mux30~2_combout ),
	.datac(!\CPU|DP|Bin[6]~2_combout ),
	.datad(!\CPU|DP|Bin[6]~1_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [1]),
	.dataf(!\CPU|DP|REGFILE|Mux29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[1]~3 .extended_lut = "off";
defparam \CPU|DP|Bin[1]~3 .lut_mask = 64'h0305F30503F5F3F5;
defparam \CPU|DP|Bin[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N57
cyclonev_lcell_comb \CPU|DP|alu|out~3 (
// Equation(s):
// \CPU|DP|alu|out~3_combout  = ( \CPU|DP|Bin[1]~3_combout  & ( (\CPU|controller|asel~0_combout  & ((!\CPU|DP|REGFILE|Mux0~1_combout  & (\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a14 )) # (\CPU|DP|REGFILE|Mux0~1_combout  & 
// ((\CPU|DP|REGFILE|R0_rtl_0_bypass [21]))))) ) )

	.dataa(!\CPU|controller|asel~0_combout ),
	.datab(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a14 ),
	.datac(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0_bypass [21]),
	.datae(!\CPU|DP|Bin[1]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out~3 .extended_lut = "off";
defparam \CPU|DP|alu|out~3 .lut_mask = 64'h0000101500001015;
defparam \CPU|DP|alu|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N24
cyclonev_lcell_comb \CPU|DP|alu|out[1]~4 (
// Equation(s):
// \CPU|DP|alu|out[1]~4_combout  = ( \CPU|DP|alu|Add0~5_sumout  & ( \CPU|DP|alu|Add3~5_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout ) # ((!\CPU|DP|alu|out[11]~1_combout  & (!\CPU|DP|Bin[1]~3_combout )) # (\CPU|DP|alu|out[11]~1_combout  & 
// ((\CPU|DP|alu|out~3_combout )))) ) ) ) # ( !\CPU|DP|alu|Add0~5_sumout  & ( \CPU|DP|alu|Add3~5_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & (!\CPU|DP|Bin[1]~3_combout  & (\CPU|DP|alu|out[11]~0_combout ))) # (\CPU|DP|alu|out[11]~1_combout  & 
// (((!\CPU|DP|alu|out[11]~0_combout ) # (\CPU|DP|alu|out~3_combout )))) ) ) ) # ( \CPU|DP|alu|Add0~5_sumout  & ( !\CPU|DP|alu|Add3~5_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & ((!\CPU|DP|Bin[1]~3_combout ) # ((!\CPU|DP|alu|out[11]~0_combout )))) # 
// (\CPU|DP|alu|out[11]~1_combout  & (((\CPU|DP|alu|out[11]~0_combout  & \CPU|DP|alu|out~3_combout )))) ) ) ) # ( !\CPU|DP|alu|Add0~5_sumout  & ( !\CPU|DP|alu|Add3~5_sumout  & ( (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & 
// (!\CPU|DP|Bin[1]~3_combout )) # (\CPU|DP|alu|out[11]~1_combout  & ((\CPU|DP|alu|out~3_combout ))))) ) ) )

	.dataa(!\CPU|DP|Bin[1]~3_combout ),
	.datab(!\CPU|DP|alu|out[11]~1_combout ),
	.datac(!\CPU|DP|alu|out[11]~0_combout ),
	.datad(!\CPU|DP|alu|out~3_combout ),
	.datae(!\CPU|DP|alu|Add0~5_sumout ),
	.dataf(!\CPU|DP|alu|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[1]~4 .extended_lut = "off";
defparam \CPU|DP|alu|out[1]~4 .lut_mask = 64'h080BC8CB383BF8FB;
defparam \CPU|DP|alu|out[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N26
dffeas \CPU|data_addr_reg|data_addr_DFF|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[1] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N9
cyclonev_lcell_comb \CPU|mem_addr[1]~4 (
// Equation(s):
// \CPU|mem_addr[1]~4_combout  = ( \CPU|PC_reg|PC_DFF|out [1] & ( (!\CPU|controller|addr_sel~0_combout ) # (\CPU|data_addr_reg|data_addr_DFF|out [1]) ) ) # ( !\CPU|PC_reg|PC_DFF|out [1] & ( (\CPU|controller|addr_sel~0_combout  & 
// \CPU|data_addr_reg|data_addr_DFF|out [1]) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(gnd),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [1]),
	.datad(gnd),
	.datae(!\CPU|PC_reg|PC_DFF|out [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[1]~4 .extended_lut = "off";
defparam \CPU|mem_addr[1]~4 .lut_mask = 64'h0505AFAF0505AFAF;
defparam \CPU|mem_addr[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N39
cyclonev_lcell_comb \read_data[7]~15 (
// Equation(s):
// \read_data[7]~15_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a7  & ( \SW[7]~input_o  ) ) # ( !\MEM|mem_rtl_0|auto_generated|ram_block1a7  & ( \SW[7]~input_o  & ( ((!\CPU|controller|addr_sel~0_combout  & (\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # 
// (\CPU|controller|addr_sel~0_combout  & ((\CPU|data_addr_reg|data_addr_DFF|out [8])))) # (\led_con|enable~0_combout ) ) ) ) # ( \MEM|mem_rtl_0|auto_generated|ram_block1a7  & ( !\SW[7]~input_o  & ( (!\led_con|enable~0_combout  & 
// ((!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # (\CPU|controller|addr_sel~0_combout  & ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datab(!\led_con|enable~0_combout ),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\CPU|controller|addr_sel~0_combout ),
	.datae(!\MEM|mem_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[7]~15 .extended_lut = "off";
defparam \read_data[7]~15 .lut_mask = 64'h000088C0773FFFFF;
defparam \read_data[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N41
dffeas \CPU|instruction_reg|instr_reg|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[7] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y2_N8
dffeas \CPU|instruction_reg|instr_reg|out[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\read_data[10]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[10] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N6
cyclonev_lcell_comb \CPU|controller|writenum[2]~1 (
// Equation(s):
// \CPU|controller|writenum[2]~1_combout  = ( \CPU|controller|writenum[2]~0_combout  & ( \CPU|instruction_reg|instr_reg|out [7] ) ) # ( !\CPU|controller|writenum[2]~0_combout  & ( \CPU|instruction_reg|instr_reg|out [10] ) )

	.dataa(gnd),
	.datab(!\CPU|instruction_reg|instr_reg|out [7]),
	.datac(gnd),
	.datad(!\CPU|instruction_reg|instr_reg|out [10]),
	.datae(gnd),
	.dataf(!\CPU|controller|writenum[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|writenum[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|writenum[2]~1 .extended_lut = "off";
defparam \CPU|controller|writenum[2]~1 .lut_mask = 64'h00FF00FF33333333;
defparam \CPU|controller|writenum[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N32
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|controller|writenum[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N12
cyclonev_lcell_comb \CPU|DP|REGFILE|Mux0~1 (
// Equation(s):
// \CPU|DP|REGFILE|Mux0~1_combout  = (\CPU|DP|REGFILE|Mux0~0_combout  & (!\CPU|DP|REGFILE|R0_rtl_0_bypass [5] $ (\CPU|DP|REGFILE|R0_rtl_0_bypass [6])))

	.dataa(gnd),
	.datab(!\CPU|DP|REGFILE|R0_rtl_0_bypass [5]),
	.datac(!\CPU|DP|REGFILE|Mux0~0_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0_bypass [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|REGFILE|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|REGFILE|Mux0~1 .extended_lut = "off";
defparam \CPU|DP|REGFILE|Mux0~1 .lut_mask = 64'h0C030C030C030C03;
defparam \CPU|DP|REGFILE|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y2_N38
dffeas \CPU|DP|REGFILE|R0_rtl_0_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|REGFILE|R0_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \CPU|DP|REGFILE|R0_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N36
cyclonev_lcell_comb \CPU|DP|Ain[15]~8 (
// Equation(s):
// \CPU|DP|Ain[15]~8_combout  = ( \CPU|DP|REGFILE|R0_rtl_0_bypass [7] & ( \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \CPU|controller|asel~0_combout  ) ) ) # ( !\CPU|DP|REGFILE|R0_rtl_0_bypass [7] & ( 
// \CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\CPU|DP|REGFILE|Mux0~1_combout  & \CPU|controller|asel~0_combout ) ) ) ) # ( \CPU|DP|REGFILE|R0_rtl_0_bypass [7] & ( 
// !\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\CPU|DP|REGFILE|Mux0~1_combout  & \CPU|controller|asel~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datac(gnd),
	.datad(!\CPU|controller|asel~0_combout ),
	.datae(!\CPU|DP|REGFILE|R0_rtl_0_bypass [7]),
	.dataf(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Ain[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Ain[15]~8 .extended_lut = "off";
defparam \CPU|DP|Ain[15]~8 .lut_mask = 64'h0000003300CC00FF;
defparam \CPU|DP|Ain[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N42
cyclonev_lcell_comb \CPU|DP|alu|Z[2]~0 (
// Equation(s):
// \CPU|DP|alu|Z[2]~0_combout  = ( \CPU|DP|alu|Add3~53_sumout  & ( \CPU|DP|alu|Add0~49_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & (!\CPU|DP|Ain[15]~8_combout  & (!\CPU|DP|alu|Equal0~0_combout  $ (\CPU|DP|Bin[15]~14_combout )))) ) ) ) # ( 
// !\CPU|DP|alu|Add3~53_sumout  & ( \CPU|DP|alu|Add0~49_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & (!\CPU|DP|Bin[15]~14_combout  & (!\CPU|DP|alu|Equal0~0_combout  $ (\CPU|DP|Ain[15]~8_combout )))) ) ) ) # ( \CPU|DP|alu|Add3~53_sumout  & ( 
// !\CPU|DP|alu|Add0~49_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & (\CPU|DP|Bin[15]~14_combout  & (!\CPU|DP|alu|Equal0~0_combout  $ (!\CPU|DP|Ain[15]~8_combout )))) ) ) ) # ( !\CPU|DP|alu|Add3~53_sumout  & ( !\CPU|DP|alu|Add0~49_sumout  & ( 
// (!\CPU|DP|alu|out[11]~0_combout  & (\CPU|DP|Ain[15]~8_combout  & (!\CPU|DP|alu|Equal0~0_combout  $ (!\CPU|DP|Bin[15]~14_combout )))) ) ) )

	.dataa(!\CPU|DP|alu|Equal0~0_combout ),
	.datab(!\CPU|DP|alu|out[11]~0_combout ),
	.datac(!\CPU|DP|Ain[15]~8_combout ),
	.datad(!\CPU|DP|Bin[15]~14_combout ),
	.datae(!\CPU|DP|alu|Add3~53_sumout ),
	.dataf(!\CPU|DP|alu|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Z[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Z[2]~0 .extended_lut = "off";
defparam \CPU|DP|alu|Z[2]~0 .lut_mask = 64'h0408004884008040;
defparam \CPU|DP|alu|Z[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N54
cyclonev_lcell_comb \CPU|controller|Equal29~0 (
// Equation(s):
// \CPU|controller|Equal29~0_combout  = ( !\CPU|controller|state [4] & ( (!\CPU|controller|state [1] & (\CPU|controller|state [3] & (!\CPU|controller|state [2] & !\CPU|controller|state [0]))) ) )

	.dataa(!\CPU|controller|state [1]),
	.datab(!\CPU|controller|state [3]),
	.datac(!\CPU|controller|state [2]),
	.datad(!\CPU|controller|state [0]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal29~0 .extended_lut = "off";
defparam \CPU|controller|Equal29~0 .lut_mask = 64'h2000200000000000;
defparam \CPU|controller|Equal29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N43
dffeas \CPU|DP|statusDFF|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|Z[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|statusDFF|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|statusDFF|out[2] .is_wysiwyg = "true";
defparam \CPU|DP|statusDFF|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y3_N20
dffeas \CPU|DP|statusDFF|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[15]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|statusDFF|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|statusDFF|out[1] .is_wysiwyg = "true";
defparam \CPU|DP|statusDFF|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N15
cyclonev_lcell_comb \CPU|DP|alu|Equal3~0 (
// Equation(s):
// \CPU|DP|alu|Equal3~0_combout  = ( !\CPU|DP|alu|out[1]~4_combout  & ( !\CPU|DP|alu|out[0]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|DP|alu|out[1]~4_combout ),
	.dataf(!\CPU|DP|alu|out[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Equal3~0 .extended_lut = "off";
defparam \CPU|DP|alu|Equal3~0 .lut_mask = 64'hFFFF000000000000;
defparam \CPU|DP|alu|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N54
cyclonev_lcell_comb \CPU|DP|alu|Equal3~2 (
// Equation(s):
// \CPU|DP|alu|Equal3~2_combout  = ( !\CPU|DP|alu|out[8]~18_combout  & ( !\CPU|DP|alu|out[9]~22_combout  & ( (!\CPU|DP|alu|out[6]~14_combout  & (!\CPU|DP|alu|out[5]~12_combout  & (!\CPU|DP|alu|out[7]~16_combout  & !\CPU|DP|alu|out[4]~10_combout ))) ) ) )

	.dataa(!\CPU|DP|alu|out[6]~14_combout ),
	.datab(!\CPU|DP|alu|out[5]~12_combout ),
	.datac(!\CPU|DP|alu|out[7]~16_combout ),
	.datad(!\CPU|DP|alu|out[4]~10_combout ),
	.datae(!\CPU|DP|alu|out[8]~18_combout ),
	.dataf(!\CPU|DP|alu|out[9]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Equal3~2 .extended_lut = "off";
defparam \CPU|DP|alu|Equal3~2 .lut_mask = 64'h8000000000000000;
defparam \CPU|DP|alu|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N42
cyclonev_lcell_comb \CPU|DP|alu|Equal3~3 (
// Equation(s):
// \CPU|DP|alu|Equal3~3_combout  = ( !\CPU|DP|alu|out[10]~20_combout  & ( !\CPU|DP|alu|out[11]~31_combout  & ( (!\CPU|DP|alu|out[3]~8_combout  & (!\CPU|DP|alu|out[2]~6_combout  & !\CPU|DP|alu|out[13]~27_combout )) ) ) )

	.dataa(!\CPU|DP|alu|out[3]~8_combout ),
	.datab(gnd),
	.datac(!\CPU|DP|alu|out[2]~6_combout ),
	.datad(!\CPU|DP|alu|out[13]~27_combout ),
	.datae(!\CPU|DP|alu|out[10]~20_combout ),
	.dataf(!\CPU|DP|alu|out[11]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Equal3~3 .extended_lut = "off";
defparam \CPU|DP|alu|Equal3~3 .lut_mask = 64'hA000000000000000;
defparam \CPU|DP|alu|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N36
cyclonev_lcell_comb \CPU|DP|alu|Equal3~1 (
// Equation(s):
// \CPU|DP|alu|Equal3~1_combout  = ( !\CPU|DP|alu|out[15]~25_combout  & ( \CPU|DP|alu|Equal3~3_combout  & ( (!\CPU|DP|alu|out[14]~29_combout  & (\CPU|DP|alu|Equal3~0_combout  & (\CPU|DP|alu|Equal3~2_combout  & !\CPU|DP|alu|out[12]~24_combout ))) ) ) )

	.dataa(!\CPU|DP|alu|out[14]~29_combout ),
	.datab(!\CPU|DP|alu|Equal3~0_combout ),
	.datac(!\CPU|DP|alu|Equal3~2_combout ),
	.datad(!\CPU|DP|alu|out[12]~24_combout ),
	.datae(!\CPU|DP|alu|out[15]~25_combout ),
	.dataf(!\CPU|DP|alu|Equal3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|Equal3~1 .extended_lut = "off";
defparam \CPU|DP|alu|Equal3~1 .lut_mask = 64'h0000000002000000;
defparam \CPU|DP|alu|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N37
dffeas \CPU|DP|statusDFF|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|Equal3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal29~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|DP|statusDFF|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|DP|statusDFF|out[0] .is_wysiwyg = "true";
defparam \CPU|DP|statusDFF|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N24
cyclonev_lcell_comb \CPU|decode|Selector0~0 (
// Equation(s):
// \CPU|decode|Selector0~0_combout  = ( \CPU|DP|statusDFF|out [0] & ( \CPU|instruction_reg|instr_reg|out [10] & ( (!\CPU|instruction_reg|instr_reg|out [8] & !\CPU|instruction_reg|instr_reg|out [9]) ) ) ) # ( !\CPU|DP|statusDFF|out [0] & ( 
// \CPU|instruction_reg|instr_reg|out [10] & ( (!\CPU|instruction_reg|instr_reg|out [8] & (!\CPU|instruction_reg|instr_reg|out [9] & (!\CPU|DP|statusDFF|out [2] $ (!\CPU|DP|statusDFF|out [1])))) ) ) ) # ( \CPU|DP|statusDFF|out [0] & ( 
// !\CPU|instruction_reg|instr_reg|out [10] & ( (!\CPU|instruction_reg|instr_reg|out [9]) # ((\CPU|instruction_reg|instr_reg|out [8] & (!\CPU|DP|statusDFF|out [2] $ (!\CPU|DP|statusDFF|out [1])))) ) ) ) # ( !\CPU|DP|statusDFF|out [0] & ( 
// !\CPU|instruction_reg|instr_reg|out [10] & ( (!\CPU|instruction_reg|instr_reg|out [8]) # ((\CPU|instruction_reg|instr_reg|out [9] & (!\CPU|DP|statusDFF|out [2] $ (!\CPU|DP|statusDFF|out [1])))) ) ) )

	.dataa(!\CPU|DP|statusDFF|out [2]),
	.datab(!\CPU|DP|statusDFF|out [1]),
	.datac(!\CPU|instruction_reg|instr_reg|out [8]),
	.datad(!\CPU|instruction_reg|instr_reg|out [9]),
	.datae(!\CPU|DP|statusDFF|out [0]),
	.dataf(!\CPU|instruction_reg|instr_reg|out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|Selector0~0 .extended_lut = "off";
defparam \CPU|decode|Selector0~0 .lut_mask = 64'hF0F6FF066000F000;
defparam \CPU|decode|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N24
cyclonev_lcell_comb \CPU|decode|Selector0~1 (
// Equation(s):
// \CPU|decode|Selector0~1_combout  = ( \CPU|instruction_reg|instr_reg|out [12] & ( \CPU|decode|Selector0~0_combout  & ( ((!\CPU|instruction_reg|instr_reg|out [14] & ((!\CPU|instruction_reg|instr_reg|out [13]))) # (\CPU|instruction_reg|instr_reg|out [14] & 
// ((!\CPU|instruction_reg|instr_reg|out [11]) # (\CPU|instruction_reg|instr_reg|out [13])))) # (\CPU|instruction_reg|instr_reg|out [15]) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [12] & ( \CPU|decode|Selector0~0_combout  & ( 
// ((!\CPU|instruction_reg|instr_reg|out [13]) # (\CPU|instruction_reg|instr_reg|out [14])) # (\CPU|instruction_reg|instr_reg|out [15]) ) ) ) # ( \CPU|instruction_reg|instr_reg|out [12] & ( !\CPU|decode|Selector0~0_combout  & ( 
// (!\CPU|instruction_reg|instr_reg|out [11]) # (((!\CPU|instruction_reg|instr_reg|out [14]) # (\CPU|instruction_reg|instr_reg|out [13])) # (\CPU|instruction_reg|instr_reg|out [15])) ) ) ) # ( !\CPU|instruction_reg|instr_reg|out [12] & ( 
// !\CPU|decode|Selector0~0_combout  ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [11]),
	.datab(!\CPU|instruction_reg|instr_reg|out [15]),
	.datac(!\CPU|instruction_reg|instr_reg|out [14]),
	.datad(!\CPU|instruction_reg|instr_reg|out [13]),
	.datae(!\CPU|instruction_reg|instr_reg|out [12]),
	.dataf(!\CPU|decode|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|decode|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|decode|Selector0~1 .extended_lut = "off";
defparam \CPU|decode|Selector0~1 .lut_mask = 64'hFFFFFBFFFF3FFB3F;
defparam \CPU|decode|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N6
cyclonev_lcell_comb \CPU|PC_reg|next_pc[0]~16 (
// Equation(s):
// \CPU|PC_reg|next_pc[0]~16_combout  = ( !\CPU|decode|Selector0~1_combout  & ( (!\CPU|controller|allow_branch~1_combout  & ((((\CPU|PC_reg|Add0~17_sumout ))))) # (\CPU|controller|allow_branch~1_combout  & ((!\CPU|decode|WideOr0~0_combout  & 
// (((\CPU|PC_reg|Add1~17_sumout )))) # (\CPU|decode|WideOr0~0_combout  & (\CPU|instruction_reg|instr_reg|out [0])))) ) ) # ( \CPU|decode|Selector0~1_combout  & ( (!\CPU|controller|allow_branch~1_combout  & ((((\CPU|PC_reg|Add0~17_sumout ))))) # 
// (\CPU|controller|allow_branch~1_combout  & ((!\CPU|decode|WideOr0~0_combout  & (((\CPU|PC_reg|Add1~17_sumout )))) # (\CPU|decode|WideOr0~0_combout  & (\CPU|DP|alu|out[0]~2_combout )))) ) )

	.dataa(!\CPU|controller|allow_branch~1_combout ),
	.datab(!\CPU|decode|WideOr0~0_combout ),
	.datac(!\CPU|DP|alu|out[0]~2_combout ),
	.datad(!\CPU|PC_reg|Add0~17_sumout ),
	.datae(!\CPU|decode|Selector0~1_combout ),
	.dataf(!\CPU|PC_reg|Add1~17_sumout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[0]~16 .extended_lut = "on";
defparam \CPU|PC_reg|next_pc[0]~16 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \CPU|PC_reg|next_pc[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N8
dffeas \CPU|PC_reg|PC_DFF|out[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal23~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N42
cyclonev_lcell_comb \CPU|mem_addr[0]~3 (
// Equation(s):
// \CPU|mem_addr[0]~3_combout  = ( \CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q  & ( (!\CPU|controller|addr_sel~0_combout ) # (\CPU|data_addr_reg|data_addr_DFF|out [0]) ) ) # ( !\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q  & ( (\CPU|controller|addr_sel~0_combout  & 
// \CPU|data_addr_reg|data_addr_DFF|out [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|addr_sel~0_combout ),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [0]),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|mem_addr[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|mem_addr[0]~3 .extended_lut = "off";
defparam \CPU|mem_addr[0]~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU|mem_addr[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N21
cyclonev_lcell_comb \read_data[11]~8 (
// Equation(s):
// \read_data[11]~8_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\led_con|enable~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # (\CPU|controller|addr_sel~0_combout  & 
// ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\led_con|enable~0_combout ),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[11]~8 .extended_lut = "off";
defparam \read_data[11]~8 .lut_mask = 64'h00000000D800D800;
defparam \read_data[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N23
dffeas \CPU|instruction_reg|instr_reg|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[11]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[11] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N57
cyclonev_lcell_comb \CPU|controller|Equal3~0 (
// Equation(s):
// \CPU|controller|Equal3~0_combout  = ( !\CPU|instruction_reg|instr_reg|out [12] & ( !\CPU|instruction_reg|instr_reg|out [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|instruction_reg|instr_reg|out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal3~0 .extended_lut = "off";
defparam \CPU|controller|Equal3~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \CPU|controller|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N54
cyclonev_lcell_comb \CPU|controller|Equal8~0 (
// Equation(s):
// \CPU|controller|Equal8~0_combout  = ( \CPU|instruction_reg|instr_reg|out [15] & ( \CPU|controller|Equal3~0_combout  & ( (!\CPU|instruction_reg|instr_reg|out [13] & !\CPU|instruction_reg|instr_reg|out [14]) ) ) )

	.dataa(gnd),
	.datab(!\CPU|instruction_reg|instr_reg|out [13]),
	.datac(!\CPU|instruction_reg|instr_reg|out [14]),
	.datad(gnd),
	.datae(!\CPU|instruction_reg|instr_reg|out [15]),
	.dataf(!\CPU|controller|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal8~0 .extended_lut = "off";
defparam \CPU|controller|Equal8~0 .lut_mask = 64'h000000000000C0C0;
defparam \CPU|controller|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N39
cyclonev_lcell_comb \CPU|controller|state~4 (
// Equation(s):
// \CPU|controller|state~4_combout  = ( !\CPU|controller|Equal19~0_combout  & ( (!\CPU|controller|state~3_combout  & ((!\CPU|controller|Equal8~0_combout ) # (!\CPU|controller|Equal14~0_combout ))) ) )

	.dataa(!\CPU|controller|Equal8~0_combout ),
	.datab(gnd),
	.datac(!\CPU|controller|state~3_combout ),
	.datad(!\CPU|controller|Equal14~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~4 .extended_lut = "off";
defparam \CPU|controller|state~4 .lut_mask = 64'hF0A0F0A000000000;
defparam \CPU|controller|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N57
cyclonev_lcell_comb \CPU|controller|state~1 (
// Equation(s):
// \CPU|controller|state~1_combout  = ( \CPU|controller|Equal1~0_combout  & ( (!\CPU|instruction_reg|instr_reg|out [15] & (\CPU|controller|Equal1~1_combout  & ((!\CPU|instruction_reg|instr_reg|out [12]) # (\CPU|controller|Equal21~0_combout )))) ) ) # ( 
// !\CPU|controller|Equal1~0_combout  & ( (!\CPU|instruction_reg|instr_reg|out [15] & (\CPU|controller|Equal1~1_combout  & (\CPU|controller|Equal21~0_combout  & \CPU|instruction_reg|instr_reg|out [12]))) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [15]),
	.datab(!\CPU|controller|Equal1~1_combout ),
	.datac(!\CPU|controller|Equal21~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [12]),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~1 .extended_lut = "off";
defparam \CPU|controller|state~1 .lut_mask = 64'h0002000222022202;
defparam \CPU|controller|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N15
cyclonev_lcell_comb \CPU|controller|state~0 (
// Equation(s):
// \CPU|controller|state~0_combout  = (\CPU|controller|Equal1~0_combout  & ((\CPU|controller|Equal8~0_combout ) # (\CPU|controller|Equal7~0_combout )))

	.dataa(!\CPU|controller|Equal7~0_combout ),
	.datab(gnd),
	.datac(!\CPU|controller|Equal1~0_combout ),
	.datad(!\CPU|controller|Equal8~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~0 .extended_lut = "off";
defparam \CPU|controller|state~0 .lut_mask = 64'h050F050F050F050F;
defparam \CPU|controller|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N12
cyclonev_lcell_comb \CPU|controller|state~2 (
// Equation(s):
// \CPU|controller|state~2_combout  = ( !\CPU|controller|state~0_combout  & ( (!\CPU|controller|state~1_combout  & (!\CPU|controller|WideOr5~0_combout  & ((!\CPU|controller|Equal7~0_combout ) # (!\CPU|controller|Equal14~0_combout )))) ) )

	.dataa(!\CPU|controller|Equal7~0_combout ),
	.datab(!\CPU|controller|state~1_combout ),
	.datac(!\CPU|controller|WideOr5~0_combout ),
	.datad(!\CPU|controller|Equal14~0_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~2 .extended_lut = "off";
defparam \CPU|controller|state~2 .lut_mask = 64'hC080C08000000000;
defparam \CPU|controller|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N57
cyclonev_lcell_comb \CPU|controller|state~7 (
// Equation(s):
// \CPU|controller|state~7_combout  = ( \KEY[1]~input_o  & ( (!\CPU|controller|state~4_combout ) # (!\CPU|controller|state~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|state~4_combout ),
	.datad(!\CPU|controller|state~2_combout ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~7 .extended_lut = "off";
defparam \CPU|controller|state~7 .lut_mask = 64'h00000000FFF0FFF0;
defparam \CPU|controller|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N59
dffeas \CPU|controller|state[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|controller|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[4] .is_wysiwyg = "true";
defparam \CPU|controller|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N18
cyclonev_lcell_comb \CPU|controller|allow_branch~0 (
// Equation(s):
// \CPU|controller|allow_branch~0_combout  = ( \CPU|controller|state [4] & ( \CPU|controller|state [2] & ( (!\CPU|controller|state [3] & (!\CPU|controller|state [1] $ (!\CPU|controller|state [0]))) ) ) ) # ( !\CPU|controller|state [4] & ( 
// \CPU|controller|state [2] & ( (!\CPU|controller|state [3] & ((!\CPU|controller|state [0]) # (\CPU|controller|state [1]))) # (\CPU|controller|state [3] & (!\CPU|controller|state [1] $ (!\CPU|controller|state [0]))) ) ) ) # ( \CPU|controller|state [4] & ( 
// !\CPU|controller|state [2] & ( (!\CPU|controller|state [3] & !\CPU|controller|state [1]) ) ) ) # ( !\CPU|controller|state [4] & ( !\CPU|controller|state [2] & ( (!\CPU|controller|state [0] & (\CPU|controller|state [3])) # (\CPU|controller|state [0] & 
// ((!\CPU|controller|state [1]))) ) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|state [3]),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [0]),
	.datae(!\CPU|controller|state [4]),
	.dataf(!\CPU|controller|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|allow_branch~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|allow_branch~0 .extended_lut = "off";
defparam \CPU|controller|allow_branch~0 .lut_mask = 64'h33F0C0C0CF3C0CC0;
defparam \CPU|controller|allow_branch~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N18
cyclonev_lcell_comb \CPU|controller|allow_branch~1 (
// Equation(s):
// \CPU|controller|allow_branch~1_combout  = ( !\CPU|controller|WideNor1~combout  & ( (!\CPU|controller|allow_branch~0_combout  & !\CPU|controller|Equal23~0_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|allow_branch~0_combout ),
	.datac(!\CPU|controller|Equal23~0_combout ),
	.datad(gnd),
	.datae(!\CPU|controller|WideNor1~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|allow_branch~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|allow_branch~1 .extended_lut = "off";
defparam \CPU|controller|allow_branch~1 .lut_mask = 64'hC0C00000C0C00000;
defparam \CPU|controller|allow_branch~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N54
cyclonev_lcell_comb \CPU|PC_reg|Add0~13 (
// Equation(s):
// \CPU|PC_reg|Add0~13_sumout  = SUM(( \CPU|PC_reg|PC_DFF|out [8] ) + ( GND ) + ( \CPU|PC_reg|Add0~10  ))

	.dataa(gnd),
	.datab(!\CPU|PC_reg|PC_DFF|out [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add0~13 .extended_lut = "off";
defparam \CPU|PC_reg|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \CPU|PC_reg|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N24
cyclonev_lcell_comb \CPU|PC_reg|Add1~13 (
// Equation(s):
// \CPU|PC_reg|Add1~13_sumout  = SUM(( (!\CPU|decode|Selector0~1_combout  & (\CPU|instruction_reg|instr_reg|out [7])) # (\CPU|decode|Selector0~1_combout  & ((!\CPU|decode|WideOr0~0_combout  & (\CPU|instruction_reg|instr_reg|out [7])) # 
// (\CPU|decode|WideOr0~0_combout  & ((\CPU|DP|alu|out[8]~18_combout ))))) ) + ( \CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q  ) + ( \CPU|PC_reg|Add1~10  ))

	.dataa(!\CPU|instruction_reg|instr_reg|out [7]),
	.datab(!\CPU|decode|Selector0~1_combout ),
	.datac(!\CPU|decode|WideOr0~0_combout ),
	.datad(!\CPU|DP|alu|out[8]~18_combout ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\CPU|PC_reg|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU|PC_reg|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|Add1~13 .extended_lut = "off";
defparam \CPU|PC_reg|Add1~13 .lut_mask = 64'h0000FF0000005457;
defparam \CPU|PC_reg|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N36
cyclonev_lcell_comb \CPU|PC_reg|next_pc[8]~20 (
// Equation(s):
// \CPU|PC_reg|next_pc[8]~20_combout  = ( !\CPU|decode|Selector0~1_combout  & ( (!\CPU|controller|allow_branch~1_combout  & ((((\CPU|PC_reg|Add0~13_sumout ))))) # (\CPU|controller|allow_branch~1_combout  & ((!\CPU|decode|WideOr0~0_combout  & 
// (((\CPU|PC_reg|Add1~13_sumout )))) # (\CPU|decode|WideOr0~0_combout  & (\CPU|instruction_reg|instr_reg|out [7])))) ) ) # ( \CPU|decode|Selector0~1_combout  & ( (!\CPU|controller|allow_branch~1_combout  & ((((\CPU|PC_reg|Add0~13_sumout ))))) # 
// (\CPU|controller|allow_branch~1_combout  & ((!\CPU|decode|WideOr0~0_combout  & (((\CPU|PC_reg|Add1~13_sumout )))) # (\CPU|decode|WideOr0~0_combout  & (\CPU|DP|alu|out[8]~18_combout )))) ) )

	.dataa(!\CPU|controller|allow_branch~1_combout ),
	.datab(!\CPU|decode|WideOr0~0_combout ),
	.datac(!\CPU|DP|alu|out[8]~18_combout ),
	.datad(!\CPU|PC_reg|Add0~13_sumout ),
	.datae(!\CPU|decode|Selector0~1_combout ),
	.dataf(!\CPU|PC_reg|Add1~13_sumout ),
	.datag(!\CPU|instruction_reg|instr_reg|out [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|PC_reg|next_pc[8]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|PC_reg|next_pc[8]~20 .extended_lut = "on";
defparam \CPU|PC_reg|next_pc[8]~20 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \CPU|PC_reg|next_pc[8]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N37
dffeas \CPU|PC_reg|PC_DFF|out[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|PC_reg|next_pc[8]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CPU|controller|Equal23~0_combout ),
	.sload(gnd),
	.ena(\CPU|PC_reg|PC_DFF|out[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC_reg|PC_DFF|out[8]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU|PC_reg|PC_DFF|out[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N12
cyclonev_lcell_comb \read_data[15]~5 (
// Equation(s):
// \read_data[15]~5_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\led_con|enable~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) # (\CPU|controller|addr_sel~0_combout  & 
// (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datac(!\led_con|enable~0_combout ),
	.datad(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[15]~5 .extended_lut = "off";
defparam \read_data[15]~5 .lut_mask = 64'h00000000E040E040;
defparam \read_data[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N14
dffeas \CPU|instruction_reg|instr_reg|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[15]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[15] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N33
cyclonev_lcell_comb \CPU|controller|state~5 (
// Equation(s):
// \CPU|controller|state~5_combout  = (\CPU|controller|Equal1~2_combout  & \CPU|instruction_reg|instr_reg|out [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|Equal1~2_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~5 .extended_lut = "off";
defparam \CPU|controller|state~5 .lut_mask = 64'h000F000F000F000F;
defparam \CPU|controller|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N48
cyclonev_lcell_comb \CPU|controller|Equal3~1 (
// Equation(s):
// \CPU|controller|Equal3~1_combout  = (\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out [14] & (\CPU|controller|Equal1~0_combout  & \CPU|instruction_reg|instr_reg|out [15])))

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(!\CPU|controller|Equal1~0_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal3~1 .extended_lut = "off";
defparam \CPU|controller|Equal3~1 .lut_mask = 64'h0004000400040004;
defparam \CPU|controller|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y5_N57
cyclonev_lcell_comb \CPU|controller|Equal3~2 (
// Equation(s):
// \CPU|controller|Equal3~2_combout  = ( \CPU|controller|Equal3~1_combout  & ( \CPU|controller|Equal3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU|controller|Equal3~1_combout ),
	.dataf(!\CPU|controller|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal3~2 .extended_lut = "off";
defparam \CPU|controller|Equal3~2 .lut_mask = 64'h000000000000FFFF;
defparam \CPU|controller|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N42
cyclonev_lcell_comb \CPU|controller|state~6 (
// Equation(s):
// \CPU|controller|state~6_combout  = ( !\CPU|controller|Equal3~2_combout  & ( \CPU|controller|state~4_combout  & ( (\KEY[1]~input_o  & (!\CPU|controller|WideNor2~combout  & (!\CPU|controller|state~5_combout  & \CPU|controller|state~2_combout ))) ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\CPU|controller|WideNor2~combout ),
	.datac(!\CPU|controller|state~5_combout ),
	.datad(!\CPU|controller|state~2_combout ),
	.datae(!\CPU|controller|Equal3~2_combout ),
	.dataf(!\CPU|controller|state~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~6 .extended_lut = "off";
defparam \CPU|controller|state~6 .lut_mask = 64'h0000000000400000;
defparam \CPU|controller|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N44
dffeas \CPU|controller|state[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|controller|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[3] .is_wysiwyg = "true";
defparam \CPU|controller|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N54
cyclonev_lcell_comb \led_con|enable~0 (
// Equation(s):
// \led_con|enable~0_combout  = ( \CPU|controller|state [1] & ( (!\CPU|controller|state [3] & (\CPU|controller|state [0] & (\CPU|controller|state [4] & !\CPU|controller|state [2]))) ) )

	.dataa(!\CPU|controller|state [3]),
	.datab(!\CPU|controller|state [0]),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [2]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|enable~0 .extended_lut = "off";
defparam \led_con|enable~0 .lut_mask = 64'h0000000002000200;
defparam \led_con|enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N54
cyclonev_lcell_comb \read_data[12]~4 (
// Equation(s):
// \read_data[12]~4_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\led_con|enable~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # (\CPU|controller|addr_sel~0_combout  & 
// ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) )

	.dataa(!\led_con|enable~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datac(!\CPU|controller|addr_sel~0_combout ),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[12]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[12]~4 .extended_lut = "off";
defparam \read_data[12]~4 .lut_mask = 64'h000000008A808A80;
defparam \read_data[12]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N56
dffeas \CPU|instruction_reg|instr_reg|out[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[12]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[12] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N51
cyclonev_lcell_comb \CPU|DP|alu|out[11]~0 (
// Equation(s):
// \CPU|DP|alu|out[11]~0_combout  = (\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out [14] & (\CPU|instruction_reg|instr_reg|out [12] & \CPU|instruction_reg|instr_reg|out [15])))

	.dataa(!\CPU|instruction_reg|instr_reg|out [13]),
	.datab(!\CPU|instruction_reg|instr_reg|out [14]),
	.datac(!\CPU|instruction_reg|instr_reg|out [12]),
	.datad(!\CPU|instruction_reg|instr_reg|out [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[11]~0 .extended_lut = "off";
defparam \CPU|DP|alu|out[11]~0 .lut_mask = 64'h0004000400040004;
defparam \CPU|DP|alu|out[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N48
cyclonev_lcell_comb \CPU|DP|alu|out~17 (
// Equation(s):
// \CPU|DP|alu|out~17_combout  = ( \CPU|DP|Bin[8]~10_combout  & ( (\CPU|controller|asel~0_combout  & ((!\CPU|DP|REGFILE|Mux0~1_combout  & ((\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a7 ))) # (\CPU|DP|REGFILE|Mux0~1_combout  & 
// (\CPU|DP|REGFILE|R0_rtl_0_bypass [14])))) ) )

	.dataa(!\CPU|DP|REGFILE|Mux0~1_combout ),
	.datab(!\CPU|DP|REGFILE|R0_rtl_0_bypass [14]),
	.datac(!\CPU|controller|asel~0_combout ),
	.datad(!\CPU|DP|REGFILE|R0_rtl_0|auto_generated|ram_block1a7 ),
	.datae(gnd),
	.dataf(!\CPU|DP|Bin[8]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out~17 .extended_lut = "off";
defparam \CPU|DP|alu|out~17 .lut_mask = 64'h00000000010B010B;
defparam \CPU|DP|alu|out~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N18
cyclonev_lcell_comb \CPU|DP|alu|out[8]~18 (
// Equation(s):
// \CPU|DP|alu|out[8]~18_combout  = ( \CPU|DP|Bin[8]~10_combout  & ( \CPU|DP|alu|Add3~37_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & (((\CPU|DP|alu|Add0~33_sumout )) # (\CPU|DP|alu|out[11]~1_combout ))) # (\CPU|DP|alu|out[11]~0_combout  & 
// (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out~17_combout ))) ) ) ) # ( !\CPU|DP|Bin[8]~10_combout  & ( \CPU|DP|alu|Add3~37_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & (((\CPU|DP|alu|Add0~33_sumout )) # (\CPU|DP|alu|out[11]~1_combout ))) # 
// (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout ) # ((\CPU|DP|alu|out~17_combout )))) ) ) ) # ( \CPU|DP|Bin[8]~10_combout  & ( !\CPU|DP|alu|Add3~37_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & (!\CPU|DP|alu|out[11]~1_combout  & 
// ((\CPU|DP|alu|Add0~33_sumout )))) # (\CPU|DP|alu|out[11]~0_combout  & (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out~17_combout ))) ) ) ) # ( !\CPU|DP|Bin[8]~10_combout  & ( !\CPU|DP|alu|Add3~37_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout  & 
// (!\CPU|DP|alu|out[11]~1_combout  & ((\CPU|DP|alu|Add0~33_sumout )))) # (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout ) # ((\CPU|DP|alu|out~17_combout )))) ) ) )

	.dataa(!\CPU|DP|alu|out[11]~0_combout ),
	.datab(!\CPU|DP|alu|out[11]~1_combout ),
	.datac(!\CPU|DP|alu|out~17_combout ),
	.datad(!\CPU|DP|alu|Add0~33_sumout ),
	.datae(!\CPU|DP|Bin[8]~10_combout ),
	.dataf(!\CPU|DP|alu|Add3~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[8]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[8]~18 .extended_lut = "off";
defparam \CPU|DP|alu|out[8]~18 .lut_mask = 64'h45CD018967EF23AB;
defparam \CPU|DP|alu|out[8]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N20
dffeas \CPU|data_addr_reg|data_addr_DFF|out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|DP|alu|out[8]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|Equal14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|data_addr_reg|data_addr_DFF|out[8] .is_wysiwyg = "true";
defparam \CPU|data_addr_reg|data_addr_DFF|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N15
cyclonev_lcell_comb \read_data[13]~6 (
// Equation(s):
// \read_data[13]~6_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\led_con|enable~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & ((!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ))) # (\CPU|controller|addr_sel~0_combout  & 
// (!\CPU|data_addr_reg|data_addr_DFF|out [8])))) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datac(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datad(!\led_con|enable~0_combout ),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[13]~6 .extended_lut = "off";
defparam \read_data[13]~6 .lut_mask = 64'h00000000E400E400;
defparam \read_data[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N17
dffeas \CPU|instruction_reg|instr_reg|out[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[13]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[13] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N45
cyclonev_lcell_comb \CPU|controller|Equal1~1 (
// Equation(s):
// \CPU|controller|Equal1~1_combout  = (\CPU|instruction_reg|instr_reg|out [14] & (!\CPU|instruction_reg|instr_reg|out [13] & !\CPU|instruction_reg|instr_reg|out [11]))

	.dataa(!\CPU|instruction_reg|instr_reg|out [14]),
	.datab(!\CPU|instruction_reg|instr_reg|out [13]),
	.datac(gnd),
	.datad(!\CPU|instruction_reg|instr_reg|out [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal1~1 .extended_lut = "off";
defparam \CPU|controller|Equal1~1 .lut_mask = 64'h4400440044004400;
defparam \CPU|controller|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N51
cyclonev_lcell_comb \CPU|controller|Equal1~2 (
// Equation(s):
// \CPU|controller|Equal1~2_combout  = ( \CPU|controller|Equal1~0_combout  & ( \CPU|controller|Equal1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU|controller|Equal1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|controller|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal1~2 .extended_lut = "off";
defparam \CPU|controller|Equal1~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \CPU|controller|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N0
cyclonev_lcell_comb \CPU|controller|Equal0~0 (
// Equation(s):
// \CPU|controller|Equal0~0_combout  = ( !\CPU|controller|state [4] & ( \CPU|controller|state [2] & ( (\CPU|controller|state [3] & (\CPU|controller|state [1] & !\CPU|controller|state [0])) ) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|state [3]),
	.datac(!\CPU|controller|state [1]),
	.datad(!\CPU|controller|state [0]),
	.datae(!\CPU|controller|state [4]),
	.dataf(!\CPU|controller|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|Equal0~0 .extended_lut = "off";
defparam \CPU|controller|Equal0~0 .lut_mask = 64'h0000000003000000;
defparam \CPU|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N24
cyclonev_lcell_comb \CPU|controller|state~8 (
// Equation(s):
// \CPU|controller|state~8_combout  = ( \CPU|instruction_reg|instr_reg|out [15] & ( \CPU|controller|Equal3~0_combout  & ( (\CPU|instruction_reg|instr_reg|out [13] & (((\CPU|instruction_reg|instr_reg|out [14] & \CPU|controller|Equal0~0_combout )) # 
// (\CPU|controller|Equal1~0_combout ))) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [14]),
	.datab(!\CPU|instruction_reg|instr_reg|out [13]),
	.datac(!\CPU|controller|Equal1~0_combout ),
	.datad(!\CPU|controller|Equal0~0_combout ),
	.datae(!\CPU|instruction_reg|instr_reg|out [15]),
	.dataf(!\CPU|controller|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~8 .extended_lut = "off";
defparam \CPU|controller|state~8 .lut_mask = 64'h0000000000000313;
defparam \CPU|controller|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N45
cyclonev_lcell_comb \CPU|controller|state~9 (
// Equation(s):
// \CPU|controller|state~9_combout  = ( !\CPU|controller|state~8_combout  & ( (!\CPU|controller|state~1_combout  & ((!\CPU|controller|Equal1~2_combout ) # ((!\CPU|instruction_reg|instr_reg|out [15]) # (!\CPU|instruction_reg|instr_reg|out [12])))) ) )

	.dataa(!\CPU|controller|Equal1~2_combout ),
	.datab(!\CPU|instruction_reg|instr_reg|out [15]),
	.datac(!\CPU|controller|state~1_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [12]),
	.datae(gnd),
	.dataf(!\CPU|controller|state~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~9 .extended_lut = "off";
defparam \CPU|controller|state~9 .lut_mask = 64'hF0E0F0E000000000;
defparam \CPU|controller|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N6
cyclonev_lcell_comb \CPU|controller|state~10 (
// Equation(s):
// \CPU|controller|state~10_combout  = ( !\CPU|controller|state~0_combout  & ( \KEY[1]~input_o  & ( (\CPU|controller|state~9_combout  & (!\CPU|controller|Equal19~0_combout  & ((!\CPU|controller|Equal3~1_combout ) # (!\CPU|instruction_reg|instr_reg|out 
// [11])))) ) ) )

	.dataa(!\CPU|controller|state~9_combout ),
	.datab(!\CPU|controller|Equal19~0_combout ),
	.datac(!\CPU|controller|Equal3~1_combout ),
	.datad(!\CPU|instruction_reg|instr_reg|out [11]),
	.datae(!\CPU|controller|state~0_combout ),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~10 .extended_lut = "off";
defparam \CPU|controller|state~10 .lut_mask = 64'h0000000044400000;
defparam \CPU|controller|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N47
dffeas \CPU|controller|state[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|controller|state~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[0] .is_wysiwyg = "true";
defparam \CPU|controller|state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N0
cyclonev_lcell_comb \CPU|controller|WideNor2 (
// Equation(s):
// \CPU|controller|WideNor2~combout  = ( !\CPU|controller|state [1] & ( (\CPU|controller|state [0] & (\CPU|controller|state [2] & (!\CPU|controller|state [4] & \CPU|controller|state [3]))) ) )

	.dataa(!\CPU|controller|state [0]),
	.datab(!\CPU|controller|state [2]),
	.datac(!\CPU|controller|state [4]),
	.datad(!\CPU|controller|state [3]),
	.datae(!\CPU|controller|state [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|WideNor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|WideNor2 .extended_lut = "off";
defparam \CPU|controller|WideNor2 .lut_mask = 64'h0010000000100000;
defparam \CPU|controller|WideNor2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N30
cyclonev_lcell_comb \CPU|controller|state~12 (
// Equation(s):
// \CPU|controller|state~12_combout  = ( \CPU|instruction_reg|instr_reg|out [12] & ( (!\CPU|controller|WideNor1~combout  & ((!\CPU|controller|Equal3~1_combout ) # (\CPU|instruction_reg|instr_reg|out [11]))) ) ) # ( !\CPU|instruction_reg|instr_reg|out [12] & 
// ( (!\CPU|controller|WideNor1~combout  & ((!\CPU|instruction_reg|instr_reg|out [11]) # (!\CPU|controller|Equal3~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\CPU|controller|WideNor1~combout ),
	.datac(!\CPU|instruction_reg|instr_reg|out [11]),
	.datad(!\CPU|controller|Equal3~1_combout ),
	.datae(gnd),
	.dataf(!\CPU|instruction_reg|instr_reg|out [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~12 .extended_lut = "off";
defparam \CPU|controller|state~12 .lut_mask = 64'hCCC0CCC0CC0CCC0C;
defparam \CPU|controller|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N12
cyclonev_lcell_comb \CPU|controller|state~13 (
// Equation(s):
// \CPU|controller|state~13_combout  = ( \CPU|controller|state~12_combout  & ( (\KEY[1]~input_o  & (!\CPU|controller|WideNor2~combout  & (\CPU|controller|state~2_combout  & !\CPU|controller|Equal3~2_combout ))) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\CPU|controller|WideNor2~combout ),
	.datac(!\CPU|controller|state~2_combout ),
	.datad(!\CPU|controller|Equal3~2_combout ),
	.datae(gnd),
	.dataf(!\CPU|controller|state~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|state~13 .extended_lut = "off";
defparam \CPU|controller|state~13 .lut_mask = 64'h0000000004000400;
defparam \CPU|controller|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N14
dffeas \CPU|controller|state[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\CPU|controller|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|controller|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|controller|state[1] .is_wysiwyg = "true";
defparam \CPU|controller|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N57
cyclonev_lcell_comb \CPU|controller|addr_sel~0 (
// Equation(s):
// \CPU|controller|addr_sel~0_combout  = ( \CPU|controller|state [2] & ( (\CPU|controller|state [1] & (!\CPU|controller|state [3] & (!\CPU|controller|state [0] & \CPU|controller|state [4]))) ) ) # ( !\CPU|controller|state [2] & ( (!\CPU|controller|state [3] 
// & (\CPU|controller|state [4] & ((!\CPU|controller|state [1]) # (\CPU|controller|state [0])))) ) )

	.dataa(!\CPU|controller|state [1]),
	.datab(!\CPU|controller|state [3]),
	.datac(!\CPU|controller|state [0]),
	.datad(!\CPU|controller|state [4]),
	.datae(gnd),
	.dataf(!\CPU|controller|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|controller|addr_sel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|controller|addr_sel~0 .extended_lut = "off";
defparam \CPU|controller|addr_sel~0 .lut_mask = 64'h008C008C00400040;
defparam \CPU|controller|addr_sel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N18
cyclonev_lcell_comb \read_data[14]~7 (
// Equation(s):
// \read_data[14]~7_combout  = ( \MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\led_con|enable~0_combout  & ((!\CPU|controller|addr_sel~0_combout  & (!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q )) # (\CPU|controller|addr_sel~0_combout  & 
// ((!\CPU|data_addr_reg|data_addr_DFF|out [8]))))) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|PC_reg|PC_DFF|out[8]~DUPLICATE_q ),
	.datac(!\led_con|enable~0_combout ),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datae(gnd),
	.dataf(!\MEM|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data[14]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data[14]~7 .extended_lut = "off";
defparam \read_data[14]~7 .lut_mask = 64'h00000000D080D080;
defparam \read_data[14]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N20
dffeas \CPU|instruction_reg|instr_reg|out[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\read_data[14]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|controller|load_ir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|instruction_reg|instr_reg|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|instruction_reg|instr_reg|out[14] .is_wysiwyg = "true";
defparam \CPU|instruction_reg|instr_reg|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N0
cyclonev_lcell_comb \CPU|DP|alu|out[11]~1 (
// Equation(s):
// \CPU|DP|alu|out[11]~1_combout  = ( \CPU|instruction_reg|instr_reg|out [15] & ( (!\CPU|instruction_reg|instr_reg|out [14] & (\CPU|instruction_reg|instr_reg|out [13] & (!\CPU|instruction_reg|instr_reg|out [12] $ (!\CPU|instruction_reg|instr_reg|out [11])))) 
// ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [14]),
	.datab(!\CPU|instruction_reg|instr_reg|out [12]),
	.datac(!\CPU|instruction_reg|instr_reg|out [11]),
	.datad(!\CPU|instruction_reg|instr_reg|out [13]),
	.datae(!\CPU|instruction_reg|instr_reg|out [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[11]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[11]~1 .extended_lut = "off";
defparam \CPU|DP|alu|out[11]~1 .lut_mask = 64'h0000002800000028;
defparam \CPU|DP|alu|out[11]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N30
cyclonev_lcell_comb \CPU|DP|Bin[0]~0 (
// Equation(s):
// \CPU|DP|Bin[0]~0_combout  = ( \CPU|decode|shift[1]~0_combout  & ( \CPU|DP|REGFILE|Mux30~2_combout  & ( (!\CPU|controller|bsel~1_combout ) # (\CPU|instruction_reg|instr_reg|out [0]) ) ) ) # ( !\CPU|decode|shift[1]~0_combout  & ( 
// \CPU|DP|REGFILE|Mux30~2_combout  & ( (!\CPU|controller|bsel~1_combout  & (((\CPU|DP|REGFILE|Mux31~2_combout  & !\CPU|decode|shift[0]~1_combout )))) # (\CPU|controller|bsel~1_combout  & (\CPU|instruction_reg|instr_reg|out [0])) ) ) ) # ( 
// \CPU|decode|shift[1]~0_combout  & ( !\CPU|DP|REGFILE|Mux30~2_combout  & ( (\CPU|instruction_reg|instr_reg|out [0] & \CPU|controller|bsel~1_combout ) ) ) ) # ( !\CPU|decode|shift[1]~0_combout  & ( !\CPU|DP|REGFILE|Mux30~2_combout  & ( 
// (!\CPU|controller|bsel~1_combout  & (((\CPU|DP|REGFILE|Mux31~2_combout  & !\CPU|decode|shift[0]~1_combout )))) # (\CPU|controller|bsel~1_combout  & (\CPU|instruction_reg|instr_reg|out [0])) ) ) )

	.dataa(!\CPU|instruction_reg|instr_reg|out [0]),
	.datab(!\CPU|controller|bsel~1_combout ),
	.datac(!\CPU|DP|REGFILE|Mux31~2_combout ),
	.datad(!\CPU|decode|shift[0]~1_combout ),
	.datae(!\CPU|decode|shift[1]~0_combout ),
	.dataf(!\CPU|DP|REGFILE|Mux30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|Bin[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|Bin[0]~0 .extended_lut = "off";
defparam \CPU|DP|Bin[0]~0 .lut_mask = 64'h1D1111111D11DDDD;
defparam \CPU|DP|Bin[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N24
cyclonev_lcell_comb \CPU|DP|alu|out[0]~2 (
// Equation(s):
// \CPU|DP|alu|out[0]~2_combout  = ( \CPU|DP|alu|Add0~1_sumout  & ( \CPU|DP|alu|Add3~1_sumout  & ( (!\CPU|DP|alu|out[11]~0_combout ) # ((!\CPU|DP|alu|out[11]~1_combout  & ((!\CPU|DP|Bin[0]~0_combout ))) # (\CPU|DP|alu|out[11]~1_combout  & 
// (\CPU|DP|Ain[0]~0_combout  & \CPU|DP|Bin[0]~0_combout ))) ) ) ) # ( !\CPU|DP|alu|Add0~1_sumout  & ( \CPU|DP|alu|Add3~1_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|Bin[0]~0_combout )))) # 
// (\CPU|DP|alu|out[11]~1_combout  & ((!\CPU|DP|alu|out[11]~0_combout ) # ((\CPU|DP|Ain[0]~0_combout  & \CPU|DP|Bin[0]~0_combout )))) ) ) ) # ( \CPU|DP|alu|Add0~1_sumout  & ( !\CPU|DP|alu|Add3~1_sumout  & ( (!\CPU|DP|alu|out[11]~1_combout  & 
// ((!\CPU|DP|alu|out[11]~0_combout ) # ((!\CPU|DP|Bin[0]~0_combout )))) # (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|alu|out[11]~0_combout  & (\CPU|DP|Ain[0]~0_combout  & \CPU|DP|Bin[0]~0_combout ))) ) ) ) # ( !\CPU|DP|alu|Add0~1_sumout  & ( 
// !\CPU|DP|alu|Add3~1_sumout  & ( (\CPU|DP|alu|out[11]~0_combout  & ((!\CPU|DP|alu|out[11]~1_combout  & ((!\CPU|DP|Bin[0]~0_combout ))) # (\CPU|DP|alu|out[11]~1_combout  & (\CPU|DP|Ain[0]~0_combout  & \CPU|DP|Bin[0]~0_combout )))) ) ) )

	.dataa(!\CPU|DP|alu|out[11]~1_combout ),
	.datab(!\CPU|DP|alu|out[11]~0_combout ),
	.datac(!\CPU|DP|Ain[0]~0_combout ),
	.datad(!\CPU|DP|Bin[0]~0_combout ),
	.datae(!\CPU|DP|alu|Add0~1_sumout ),
	.dataf(!\CPU|DP|alu|Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU|DP|alu|out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU|DP|alu|out[0]~2 .extended_lut = "off";
defparam \CPU|DP|alu|out[0]~2 .lut_mask = 64'h2201AA896645EECD;
defparam \CPU|DP|alu|out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N42
cyclonev_lcell_comb \led_con|enable~2 (
// Equation(s):
// \led_con|enable~2_combout  = ( \CPU|controller|addr_sel~0_combout  & ( \CPU|PC_reg|PC_DFF|out [2] & ( (!\CPU|data_addr_reg|data_addr_DFF|out [2] & !\CPU|data_addr_reg|data_addr_DFF|out [1]) ) ) ) # ( \CPU|controller|addr_sel~0_combout  & ( 
// !\CPU|PC_reg|PC_DFF|out [2] & ( (!\CPU|data_addr_reg|data_addr_DFF|out [2] & !\CPU|data_addr_reg|data_addr_DFF|out [1]) ) ) ) # ( !\CPU|controller|addr_sel~0_combout  & ( !\CPU|PC_reg|PC_DFF|out [2] & ( !\CPU|PC_reg|PC_DFF|out [1] ) ) )

	.dataa(!\CPU|data_addr_reg|data_addr_DFF|out [2]),
	.datab(gnd),
	.datac(!\CPU|PC_reg|PC_DFF|out [1]),
	.datad(!\CPU|data_addr_reg|data_addr_DFF|out [1]),
	.datae(!\CPU|controller|addr_sel~0_combout ),
	.dataf(!\CPU|PC_reg|PC_DFF|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|enable~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|enable~2 .extended_lut = "off";
defparam \led_con|enable~2 .lut_mask = 64'hF0F0AA000000AA00;
defparam \led_con|enable~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N0
cyclonev_lcell_comb \led_con|enable~3 (
// Equation(s):
// \led_con|enable~3_combout  = ( \CPU|PC_reg|PC_DFF|out[5]~DUPLICATE_q  & ( (\CPU|controller|addr_sel~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [4] & !\CPU|data_addr_reg|data_addr_DFF|out [5])) ) ) # ( !\CPU|PC_reg|PC_DFF|out[5]~DUPLICATE_q  & ( 
// (!\CPU|controller|addr_sel~0_combout  & (((!\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q )))) # (\CPU|controller|addr_sel~0_combout  & (!\CPU|data_addr_reg|data_addr_DFF|out [4] & (!\CPU|data_addr_reg|data_addr_DFF|out [5]))) ) )

	.dataa(!\CPU|controller|addr_sel~0_combout ),
	.datab(!\CPU|data_addr_reg|data_addr_DFF|out [4]),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [5]),
	.datad(!\CPU|PC_reg|PC_DFF|out[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU|PC_reg|PC_DFF|out[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|enable~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|enable~3 .extended_lut = "off";
defparam \led_con|enable~3 .lut_mask = 64'hEA40EA4040404040;
defparam \led_con|enable~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N48
cyclonev_lcell_comb \led_con|enable~1 (
// Equation(s):
// \led_con|enable~1_combout  = ( !\CPU|data_addr_reg|data_addr_DFF|out [0] & ( \CPU|controller|addr_sel~0_combout  & ( (\led_con|enable~0_combout  & \CPU|data_addr_reg|data_addr_DFF|out [8]) ) ) ) # ( \CPU|data_addr_reg|data_addr_DFF|out [0] & ( 
// !\CPU|controller|addr_sel~0_combout  & ( (\CPU|PC_reg|PC_DFF|out [8] & (\led_con|enable~0_combout  & !\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q )) ) ) ) # ( !\CPU|data_addr_reg|data_addr_DFF|out [0] & ( !\CPU|controller|addr_sel~0_combout  & ( 
// (\CPU|PC_reg|PC_DFF|out [8] & (\led_con|enable~0_combout  & !\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q )) ) ) )

	.dataa(!\CPU|PC_reg|PC_DFF|out [8]),
	.datab(!\led_con|enable~0_combout ),
	.datac(!\CPU|data_addr_reg|data_addr_DFF|out [8]),
	.datad(!\CPU|PC_reg|PC_DFF|out[0]~DUPLICATE_q ),
	.datae(!\CPU|data_addr_reg|data_addr_DFF|out [0]),
	.dataf(!\CPU|controller|addr_sel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|enable~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|enable~1 .extended_lut = "off";
defparam \led_con|enable~1 .lut_mask = 64'h1100110003030000;
defparam \led_con|enable~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N12
cyclonev_lcell_comb \led_con|enable~4 (
// Equation(s):
// \led_con|enable~4_combout  = ( \led_con|enable~3_combout  & ( \led_con|enable~1_combout  & ( (!\CPU|mem_addr[3]~0_combout  & (\led_con|enable~2_combout  & (!\CPU|mem_addr[6]~1_combout  & !\CPU|mem_addr[7]~2_combout ))) ) ) )

	.dataa(!\CPU|mem_addr[3]~0_combout ),
	.datab(!\led_con|enable~2_combout ),
	.datac(!\CPU|mem_addr[6]~1_combout ),
	.datad(!\CPU|mem_addr[7]~2_combout ),
	.datae(!\led_con|enable~3_combout ),
	.dataf(!\led_con|enable~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|enable~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|enable~4 .extended_lut = "off";
defparam \led_con|enable~4 .lut_mask = 64'h0000000000002000;
defparam \led_con|enable~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N34
dffeas \led_con|LEDR_reg|out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|alu|out[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[0] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N16
dffeas \led_con|LEDR_reg|out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|alu|out[1]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[1] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N22
dffeas \led_con|LEDR_reg|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|alu|out[2]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[2] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y3_N17
dffeas \led_con|LEDR_reg|out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|alu|out[3]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[3] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y3_N55
dffeas \led_con|LEDR_reg|out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|alu|out[4]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[4] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N25
dffeas \led_con|LEDR_reg|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|alu|out[5]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[5] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N30
cyclonev_lcell_comb \led_con|LEDR_reg|out[6]~feeder (
// Equation(s):
// \led_con|LEDR_reg|out[6]~feeder_combout  = ( \CPU|DP|alu|out[6]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU|DP|alu|out[6]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\led_con|LEDR_reg|out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \led_con|LEDR_reg|out[6]~feeder .extended_lut = "off";
defparam \led_con|LEDR_reg|out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \led_con|LEDR_reg|out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N31
dffeas \led_con|LEDR_reg|out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\led_con|LEDR_reg|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\led_con|enable~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[6] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y4_N28
dffeas \led_con|LEDR_reg|out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU|DP|alu|out[7]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\led_con|enable~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led_con|LEDR_reg|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \led_con|LEDR_reg|out[7] .is_wysiwyg = "true";
defparam \led_con|LEDR_reg|out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
