
adc_over_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005860  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000304  080059f8  080059f8  000069f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005cfc  08005cfc  0000701c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005cfc  08005cfc  0000701c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005cfc  08005cfc  0000701c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005cfc  08005cfc  00006cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005d00  08005d00  00006d00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000001c  20000000  08005d04  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000701c  2**0
                  CONTENTS
 10 .bss          0000bfa4  2000001c  2000001c  0000701c  2**2
                  ALLOC
 11 ._user_heap_stack 00002a00  2000bfc0  2000bfc0  0000701c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000701c  2**0
                  CONTENTS, READONLY
 13 .debug_line   00025aaf  00000000  00000000  0000704c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 000000a4  00000000  00000000  0002cafb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   000235fc  00000000  00000000  0002cb9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00004850  00000000  00000000  0005019b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001158  00000000  00000000  000549f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d3fec  00000000  00000000  00055b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 0000167c  00000000  00000000  00129b34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 0000eced  00000000  00000000  0012b1b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_macro  0002295c  00000000  00000000  00139e9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0015c7f9  2**0
                  CONTENTS, READONLY
 23 .debug_frame  000031f0  00000000  00000000  0015c83c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000001c 	.word	0x2000001c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080059e0 	.word	0x080059e0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000020 	.word	0x20000020
 80001d4:	080059e0 	.word	0x080059e0

080001d8 <__aeabi_dmul>:
 80001d8:	b570      	push	{r4, r5, r6, lr}
 80001da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80001de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80001e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001e6:	bf1d      	ittte	ne
 80001e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001ec:	ea94 0f0c 	teqne	r4, ip
 80001f0:	ea95 0f0c 	teqne	r5, ip
 80001f4:	f000 f8de 	bleq	80003b4 <__aeabi_dmul+0x1dc>
 80001f8:	442c      	add	r4, r5
 80001fa:	ea81 0603 	eor.w	r6, r1, r3
 80001fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000202:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000206:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800020a:	bf18      	it	ne
 800020c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000210:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000214:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000218:	d038      	beq.n	800028c <__aeabi_dmul+0xb4>
 800021a:	fba0 ce02 	umull	ip, lr, r0, r2
 800021e:	f04f 0500 	mov.w	r5, #0
 8000222:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000226:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800022a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800022e:	f04f 0600 	mov.w	r6, #0
 8000232:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000236:	f09c 0f00 	teq	ip, #0
 800023a:	bf18      	it	ne
 800023c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000240:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000244:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000248:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800024c:	d204      	bcs.n	8000258 <__aeabi_dmul+0x80>
 800024e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000252:	416d      	adcs	r5, r5
 8000254:	eb46 0606 	adc.w	r6, r6, r6
 8000258:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800025c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000260:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000264:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000268:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800026c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000270:	bf88      	it	hi
 8000272:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000276:	d81e      	bhi.n	80002b6 <__aeabi_dmul+0xde>
 8000278:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	bd70      	pop	{r4, r5, r6, pc}
 800028c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000290:	ea46 0101 	orr.w	r1, r6, r1
 8000294:	ea40 0002 	orr.w	r0, r0, r2
 8000298:	ea81 0103 	eor.w	r1, r1, r3
 800029c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002a0:	bfc2      	ittt	gt
 80002a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002aa:	bd70      	popgt	{r4, r5, r6, pc}
 80002ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002b0:	f04f 0e00 	mov.w	lr, #0
 80002b4:	3c01      	subs	r4, #1
 80002b6:	f300 80ab 	bgt.w	8000410 <__aeabi_dmul+0x238>
 80002ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002be:	bfde      	ittt	le
 80002c0:	2000      	movle	r0, #0
 80002c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80002c6:	bd70      	pople	{r4, r5, r6, pc}
 80002c8:	f1c4 0400 	rsb	r4, r4, #0
 80002cc:	3c20      	subs	r4, #32
 80002ce:	da35      	bge.n	800033c <__aeabi_dmul+0x164>
 80002d0:	340c      	adds	r4, #12
 80002d2:	dc1b      	bgt.n	800030c <__aeabi_dmul+0x134>
 80002d4:	f104 0414 	add.w	r4, r4, #20
 80002d8:	f1c4 0520 	rsb	r5, r4, #32
 80002dc:	fa00 f305 	lsl.w	r3, r0, r5
 80002e0:	fa20 f004 	lsr.w	r0, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea40 0002 	orr.w	r0, r0, r2
 80002ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80002f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002f8:	fa21 f604 	lsr.w	r6, r1, r4
 80002fc:	eb42 0106 	adc.w	r1, r2, r6
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f1c4 040c 	rsb	r4, r4, #12
 8000310:	f1c4 0520 	rsb	r5, r4, #32
 8000314:	fa00 f304 	lsl.w	r3, r0, r4
 8000318:	fa20 f005 	lsr.w	r0, r0, r5
 800031c:	fa01 f204 	lsl.w	r2, r1, r4
 8000320:	ea40 0002 	orr.w	r0, r0, r2
 8000324:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000328:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000334:	bf08      	it	eq
 8000336:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800033a:	bd70      	pop	{r4, r5, r6, pc}
 800033c:	f1c4 0520 	rsb	r5, r4, #32
 8000340:	fa00 f205 	lsl.w	r2, r0, r5
 8000344:	ea4e 0e02 	orr.w	lr, lr, r2
 8000348:	fa20 f304 	lsr.w	r3, r0, r4
 800034c:	fa01 f205 	lsl.w	r2, r1, r5
 8000350:	ea43 0302 	orr.w	r3, r3, r2
 8000354:	fa21 f004 	lsr.w	r0, r1, r4
 8000358:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800035c:	fa21 f204 	lsr.w	r2, r1, r4
 8000360:	ea20 0002 	bic.w	r0, r0, r2
 8000364:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000368:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800036c:	bf08      	it	eq
 800036e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f094 0f00 	teq	r4, #0
 8000378:	d10f      	bne.n	800039a <__aeabi_dmul+0x1c2>
 800037a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800037e:	0040      	lsls	r0, r0, #1
 8000380:	eb41 0101 	adc.w	r1, r1, r1
 8000384:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000388:	bf08      	it	eq
 800038a:	3c01      	subeq	r4, #1
 800038c:	d0f7      	beq.n	800037e <__aeabi_dmul+0x1a6>
 800038e:	ea41 0106 	orr.w	r1, r1, r6
 8000392:	f095 0f00 	teq	r5, #0
 8000396:	bf18      	it	ne
 8000398:	4770      	bxne	lr
 800039a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800039e:	0052      	lsls	r2, r2, #1
 80003a0:	eb43 0303 	adc.w	r3, r3, r3
 80003a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003a8:	bf08      	it	eq
 80003aa:	3d01      	subeq	r5, #1
 80003ac:	d0f7      	beq.n	800039e <__aeabi_dmul+0x1c6>
 80003ae:	ea43 0306 	orr.w	r3, r3, r6
 80003b2:	4770      	bx	lr
 80003b4:	ea94 0f0c 	teq	r4, ip
 80003b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003bc:	bf18      	it	ne
 80003be:	ea95 0f0c 	teqne	r5, ip
 80003c2:	d00c      	beq.n	80003de <__aeabi_dmul+0x206>
 80003c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003c8:	bf18      	it	ne
 80003ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ce:	d1d1      	bne.n	8000374 <__aeabi_dmul+0x19c>
 80003d0:	ea81 0103 	eor.w	r1, r1, r3
 80003d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003d8:	f04f 0000 	mov.w	r0, #0
 80003dc:	bd70      	pop	{r4, r5, r6, pc}
 80003de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003e2:	bf06      	itte	eq
 80003e4:	4610      	moveq	r0, r2
 80003e6:	4619      	moveq	r1, r3
 80003e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003ec:	d019      	beq.n	8000422 <__aeabi_dmul+0x24a>
 80003ee:	ea94 0f0c 	teq	r4, ip
 80003f2:	d102      	bne.n	80003fa <__aeabi_dmul+0x222>
 80003f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003f8:	d113      	bne.n	8000422 <__aeabi_dmul+0x24a>
 80003fa:	ea95 0f0c 	teq	r5, ip
 80003fe:	d105      	bne.n	800040c <__aeabi_dmul+0x234>
 8000400:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000404:	bf1c      	itt	ne
 8000406:	4610      	movne	r0, r2
 8000408:	4619      	movne	r1, r3
 800040a:	d10a      	bne.n	8000422 <__aeabi_dmul+0x24a>
 800040c:	ea81 0103 	eor.w	r1, r1, r3
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000414:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd70      	pop	{r4, r5, r6, pc}
 8000422:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000426:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800042a:	bd70      	pop	{r4, r5, r6, pc}

0800042c <__aeabi_drsub>:
 800042c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000430:	e002      	b.n	8000438 <__adddf3>
 8000432:	bf00      	nop

08000434 <__aeabi_dsub>:
 8000434:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000438 <__adddf3>:
 8000438:	b530      	push	{r4, r5, lr}
 800043a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800043e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000442:	ea94 0f05 	teq	r4, r5
 8000446:	bf08      	it	eq
 8000448:	ea90 0f02 	teqeq	r0, r2
 800044c:	bf1f      	itttt	ne
 800044e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000452:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000456:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800045a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800045e:	f000 80e2 	beq.w	8000626 <__adddf3+0x1ee>
 8000462:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000466:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800046a:	bfb8      	it	lt
 800046c:	426d      	neglt	r5, r5
 800046e:	dd0c      	ble.n	800048a <__adddf3+0x52>
 8000470:	442c      	add	r4, r5
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	ea82 0000 	eor.w	r0, r2, r0
 800047e:	ea83 0101 	eor.w	r1, r3, r1
 8000482:	ea80 0202 	eor.w	r2, r0, r2
 8000486:	ea81 0303 	eor.w	r3, r1, r3
 800048a:	2d36      	cmp	r5, #54	@ 0x36
 800048c:	bf88      	it	hi
 800048e:	bd30      	pophi	{r4, r5, pc}
 8000490:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000494:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000498:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800049c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004a0:	d002      	beq.n	80004a8 <__adddf3+0x70>
 80004a2:	4240      	negs	r0, r0
 80004a4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004ac:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004b0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004b4:	d002      	beq.n	80004bc <__adddf3+0x84>
 80004b6:	4252      	negs	r2, r2
 80004b8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004bc:	ea94 0f05 	teq	r4, r5
 80004c0:	f000 80a7 	beq.w	8000612 <__adddf3+0x1da>
 80004c4:	f1a4 0401 	sub.w	r4, r4, #1
 80004c8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004cc:	db0d      	blt.n	80004ea <__adddf3+0xb2>
 80004ce:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004d2:	fa22 f205 	lsr.w	r2, r2, r5
 80004d6:	1880      	adds	r0, r0, r2
 80004d8:	f141 0100 	adc.w	r1, r1, #0
 80004dc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004e0:	1880      	adds	r0, r0, r2
 80004e2:	fa43 f305 	asr.w	r3, r3, r5
 80004e6:	4159      	adcs	r1, r3
 80004e8:	e00e      	b.n	8000508 <__adddf3+0xd0>
 80004ea:	f1a5 0520 	sub.w	r5, r5, #32
 80004ee:	f10e 0e20 	add.w	lr, lr, #32
 80004f2:	2a01      	cmp	r2, #1
 80004f4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004f8:	bf28      	it	cs
 80004fa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004fe:	fa43 f305 	asr.w	r3, r3, r5
 8000502:	18c0      	adds	r0, r0, r3
 8000504:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	d507      	bpl.n	800051e <__adddf3+0xe6>
 800050e:	f04f 0e00 	mov.w	lr, #0
 8000512:	f1dc 0c00 	rsbs	ip, ip, #0
 8000516:	eb7e 0000 	sbcs.w	r0, lr, r0
 800051a:	eb6e 0101 	sbc.w	r1, lr, r1
 800051e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000522:	d31b      	bcc.n	800055c <__adddf3+0x124>
 8000524:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000528:	d30c      	bcc.n	8000544 <__adddf3+0x10c>
 800052a:	0849      	lsrs	r1, r1, #1
 800052c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000530:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000534:	f104 0401 	add.w	r4, r4, #1
 8000538:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800053c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000540:	f080 809a 	bcs.w	8000678 <__adddf3+0x240>
 8000544:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000548:	bf08      	it	eq
 800054a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800054e:	f150 0000 	adcs.w	r0, r0, #0
 8000552:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000556:	ea41 0105 	orr.w	r1, r1, r5
 800055a:	bd30      	pop	{r4, r5, pc}
 800055c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000560:	4140      	adcs	r0, r0
 8000562:	eb41 0101 	adc.w	r1, r1, r1
 8000566:	3c01      	subs	r4, #1
 8000568:	bf28      	it	cs
 800056a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800056e:	d2e9      	bcs.n	8000544 <__adddf3+0x10c>
 8000570:	f091 0f00 	teq	r1, #0
 8000574:	bf04      	itt	eq
 8000576:	4601      	moveq	r1, r0
 8000578:	2000      	moveq	r0, #0
 800057a:	fab1 f381 	clz	r3, r1
 800057e:	bf08      	it	eq
 8000580:	3320      	addeq	r3, #32
 8000582:	f1a3 030b 	sub.w	r3, r3, #11
 8000586:	f1b3 0220 	subs.w	r2, r3, #32
 800058a:	da0c      	bge.n	80005a6 <__adddf3+0x16e>
 800058c:	320c      	adds	r2, #12
 800058e:	dd08      	ble.n	80005a2 <__adddf3+0x16a>
 8000590:	f102 0c14 	add.w	ip, r2, #20
 8000594:	f1c2 020c 	rsb	r2, r2, #12
 8000598:	fa01 f00c 	lsl.w	r0, r1, ip
 800059c:	fa21 f102 	lsr.w	r1, r1, r2
 80005a0:	e00c      	b.n	80005bc <__adddf3+0x184>
 80005a2:	f102 0214 	add.w	r2, r2, #20
 80005a6:	bfd8      	it	le
 80005a8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ac:	fa01 f102 	lsl.w	r1, r1, r2
 80005b0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005b4:	bfdc      	itt	le
 80005b6:	ea41 010c 	orrle.w	r1, r1, ip
 80005ba:	4090      	lslle	r0, r2
 80005bc:	1ae4      	subs	r4, r4, r3
 80005be:	bfa2      	ittt	ge
 80005c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005c4:	4329      	orrge	r1, r5
 80005c6:	bd30      	popge	{r4, r5, pc}
 80005c8:	ea6f 0404 	mvn.w	r4, r4
 80005cc:	3c1f      	subs	r4, #31
 80005ce:	da1c      	bge.n	800060a <__adddf3+0x1d2>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc0e      	bgt.n	80005f2 <__adddf3+0x1ba>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0220 	rsb	r2, r4, #32
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f302 	lsl.w	r3, r1, r2
 80005e4:	ea40 0003 	orr.w	r0, r0, r3
 80005e8:	fa21 f304 	lsr.w	r3, r1, r4
 80005ec:	ea45 0103 	orr.w	r1, r5, r3
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	f1c4 040c 	rsb	r4, r4, #12
 80005f6:	f1c4 0220 	rsb	r2, r4, #32
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 f304 	lsl.w	r3, r1, r4
 8000602:	ea40 0003 	orr.w	r0, r0, r3
 8000606:	4629      	mov	r1, r5
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	fa21 f004 	lsr.w	r0, r1, r4
 800060e:	4629      	mov	r1, r5
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	f094 0f00 	teq	r4, #0
 8000616:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800061a:	bf06      	itte	eq
 800061c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000620:	3401      	addeq	r4, #1
 8000622:	3d01      	subne	r5, #1
 8000624:	e74e      	b.n	80004c4 <__adddf3+0x8c>
 8000626:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800062a:	bf18      	it	ne
 800062c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000630:	d029      	beq.n	8000686 <__adddf3+0x24e>
 8000632:	ea94 0f05 	teq	r4, r5
 8000636:	bf08      	it	eq
 8000638:	ea90 0f02 	teqeq	r0, r2
 800063c:	d005      	beq.n	800064a <__adddf3+0x212>
 800063e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000642:	bf04      	itt	eq
 8000644:	4619      	moveq	r1, r3
 8000646:	4610      	moveq	r0, r2
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	ea91 0f03 	teq	r1, r3
 800064e:	bf1e      	ittt	ne
 8000650:	2100      	movne	r1, #0
 8000652:	2000      	movne	r0, #0
 8000654:	bd30      	popne	{r4, r5, pc}
 8000656:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800065a:	d105      	bne.n	8000668 <__adddf3+0x230>
 800065c:	0040      	lsls	r0, r0, #1
 800065e:	4149      	adcs	r1, r1
 8000660:	bf28      	it	cs
 8000662:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000666:	bd30      	pop	{r4, r5, pc}
 8000668:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800066c:	bf3c      	itt	cc
 800066e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000672:	bd30      	popcc	{r4, r5, pc}
 8000674:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000678:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800067c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000680:	f04f 0000 	mov.w	r0, #0
 8000684:	bd30      	pop	{r4, r5, pc}
 8000686:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800068a:	bf1a      	itte	ne
 800068c:	4619      	movne	r1, r3
 800068e:	4610      	movne	r0, r2
 8000690:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000694:	bf1c      	itt	ne
 8000696:	460b      	movne	r3, r1
 8000698:	4602      	movne	r2, r0
 800069a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800069e:	bf06      	itte	eq
 80006a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006a4:	ea91 0f03 	teqeq	r1, r3
 80006a8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	bf00      	nop

080006b0 <__aeabi_ui2d>:
 80006b0:	f090 0f00 	teq	r0, #0
 80006b4:	bf04      	itt	eq
 80006b6:	2100      	moveq	r1, #0
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006c4:	f04f 0500 	mov.w	r5, #0
 80006c8:	f04f 0100 	mov.w	r1, #0
 80006cc:	e750      	b.n	8000570 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_i2d>:
 80006d0:	f090 0f00 	teq	r0, #0
 80006d4:	bf04      	itt	eq
 80006d6:	2100      	moveq	r1, #0
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006e4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80006e8:	bf48      	it	mi
 80006ea:	4240      	negmi	r0, r0
 80006ec:	f04f 0100 	mov.w	r1, #0
 80006f0:	e73e      	b.n	8000570 <__adddf3+0x138>
 80006f2:	bf00      	nop

080006f4 <__aeabi_f2d>:
 80006f4:	0042      	lsls	r2, r0, #1
 80006f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006fa:	ea4f 0131 	mov.w	r1, r1, rrx
 80006fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000702:	bf1f      	itttt	ne
 8000704:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000708:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800070c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000710:	4770      	bxne	lr
 8000712:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000716:	bf08      	it	eq
 8000718:	4770      	bxeq	lr
 800071a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800071e:	bf04      	itt	eq
 8000720:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000724:	4770      	bxeq	lr
 8000726:	b530      	push	{r4, r5, lr}
 8000728:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	e71c      	b.n	8000570 <__adddf3+0x138>
 8000736:	bf00      	nop

08000738 <__aeabi_ul2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f04f 0500 	mov.w	r5, #0
 8000746:	e00a      	b.n	800075e <__aeabi_l2d+0x16>

08000748 <__aeabi_l2d>:
 8000748:	ea50 0201 	orrs.w	r2, r0, r1
 800074c:	bf08      	it	eq
 800074e:	4770      	bxeq	lr
 8000750:	b530      	push	{r4, r5, lr}
 8000752:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000756:	d502      	bpl.n	800075e <__aeabi_l2d+0x16>
 8000758:	4240      	negs	r0, r0
 800075a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800075e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000762:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000766:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800076a:	f43f aed8 	beq.w	800051e <__adddf3+0xe6>
 800076e:	f04f 0203 	mov.w	r2, #3
 8000772:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000776:	bf18      	it	ne
 8000778:	3203      	addne	r2, #3
 800077a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800077e:	bf18      	it	ne
 8000780:	3203      	addne	r2, #3
 8000782:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000786:	f1c2 0320 	rsb	r3, r2, #32
 800078a:	fa00 fc03 	lsl.w	ip, r0, r3
 800078e:	fa20 f002 	lsr.w	r0, r0, r2
 8000792:	fa01 fe03 	lsl.w	lr, r1, r3
 8000796:	ea40 000e 	orr.w	r0, r0, lr
 800079a:	fa21 f102 	lsr.w	r1, r1, r2
 800079e:	4414      	add	r4, r2
 80007a0:	e6bd      	b.n	800051e <__adddf3+0xe6>
 80007a2:	bf00      	nop

080007a4 <__aeabi_d2iz>:
 80007a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007a8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80007ac:	d215      	bcs.n	80007da <__aeabi_d2iz+0x36>
 80007ae:	d511      	bpl.n	80007d4 <__aeabi_d2iz+0x30>
 80007b0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80007b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007b8:	d912      	bls.n	80007e0 <__aeabi_d2iz+0x3c>
 80007ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80007c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007c6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80007ca:	fa23 f002 	lsr.w	r0, r3, r2
 80007ce:	bf18      	it	ne
 80007d0:	4240      	negne	r0, r0
 80007d2:	4770      	bx	lr
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	4770      	bx	lr
 80007da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007de:	d105      	bne.n	80007ec <__aeabi_d2iz+0x48>
 80007e0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80007e4:	bf08      	it	eq
 80007e6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80007ea:	4770      	bx	lr
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop

080007f4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800082c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80007f8:	f004 fc44 	bl	8005084 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007fc:	480c      	ldr	r0, [pc, #48]	@ (8000830 <LoopForever+0x6>)
  ldr r1, =_edata
 80007fe:	490d      	ldr	r1, [pc, #52]	@ (8000834 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000800:	4a0d      	ldr	r2, [pc, #52]	@ (8000838 <LoopForever+0xe>)
  movs r3, #0
 8000802:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000804:	e002      	b.n	800080c <LoopCopyDataInit>

08000806 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000806:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000808:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800080a:	3304      	adds	r3, #4

0800080c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800080c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800080e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000810:	d3f9      	bcc.n	8000806 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000812:	4a0a      	ldr	r2, [pc, #40]	@ (800083c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000814:	4c0a      	ldr	r4, [pc, #40]	@ (8000840 <LoopForever+0x16>)
  movs r3, #0
 8000816:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000818:	e001      	b.n	800081e <LoopFillZerobss>

0800081a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800081a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800081c:	3204      	adds	r2, #4

0800081e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800081e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000820:	d3fb      	bcc.n	800081a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000822:	f005 f8b9 	bl	8005998 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000826:	f003 ff0d 	bl	8004644 <main>

0800082a <LoopForever>:

LoopForever:
    b LoopForever
 800082a:	e7fe      	b.n	800082a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800082c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000830:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000834:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8000838:	08005d04 	.word	0x08005d04
  ldr r2, =_sbss
 800083c:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8000840:	2000bfc0 	.word	0x2000bfc0

08000844 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000844:	e7fe      	b.n	8000844 <ADC1_2_IRQHandler>
	...

08000848 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000848:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800084a:	4a0e      	ldr	r2, [pc, #56]	@ (8000884 <HAL_InitTick+0x3c>)
 800084c:	4b0e      	ldr	r3, [pc, #56]	@ (8000888 <HAL_InitTick+0x40>)
 800084e:	7812      	ldrb	r2, [r2, #0]
{
 8000850:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000852:	6818      	ldr	r0, [r3, #0]
 8000854:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000858:	fbb3 f3f2 	udiv	r3, r3, r2
 800085c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000860:	f000 ff94 	bl	800178c <HAL_SYSTICK_Config>
 8000864:	b908      	cbnz	r0, 800086a <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000866:	2d0f      	cmp	r5, #15
 8000868:	d901      	bls.n	800086e <HAL_InitTick+0x26>
    return HAL_ERROR;
 800086a:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 800086c:	bd38      	pop	{r3, r4, r5, pc}
 800086e:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000870:	4602      	mov	r2, r0
 8000872:	4629      	mov	r1, r5
 8000874:	f04f 30ff 	mov.w	r0, #4294967295
 8000878:	f000 ff2e 	bl	80016d8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800087c:	4b03      	ldr	r3, [pc, #12]	@ (800088c <HAL_InitTick+0x44>)
 800087e:	4620      	mov	r0, r4
 8000880:	601d      	str	r5, [r3, #0]
}
 8000882:	bd38      	pop	{r3, r4, r5, pc}
 8000884:	20000000 	.word	0x20000000
 8000888:	20000008 	.word	0x20000008
 800088c:	20000004 	.word	0x20000004

08000890 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000890:	4a07      	ldr	r2, [pc, #28]	@ (80008b0 <HAL_Init+0x20>)
{
 8000892:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000894:	6813      	ldr	r3, [r2, #0]
 8000896:	f043 0310 	orr.w	r3, r3, #16
 800089a:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800089c:	2003      	movs	r0, #3
 800089e:	f000 fefd 	bl	800169c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80008a2:	2000      	movs	r0, #0
 80008a4:	f7ff ffd0 	bl	8000848 <HAL_InitTick>
  HAL_MspInit();
 80008a8:	f004 f9b6 	bl	8004c18 <HAL_MspInit>
}
 80008ac:	2000      	movs	r0, #0
 80008ae:	bd08      	pop	{r3, pc}
 80008b0:	40022000 	.word	0x40022000

080008b4 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80008b4:	4a03      	ldr	r2, [pc, #12]	@ (80008c4 <HAL_IncTick+0x10>)
 80008b6:	4b04      	ldr	r3, [pc, #16]	@ (80008c8 <HAL_IncTick+0x14>)
 80008b8:	6811      	ldr	r1, [r2, #0]
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	440b      	add	r3, r1
 80008be:	6013      	str	r3, [r2, #0]
}
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	20000038 	.word	0x20000038
 80008c8:	20000000 	.word	0x20000000

080008cc <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80008cc:	4b01      	ldr	r3, [pc, #4]	@ (80008d4 <HAL_GetTick+0x8>)
 80008ce:	6818      	ldr	r0, [r3, #0]
}
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	20000038 	.word	0x20000038

080008d8 <HAL_ADC_ErrorCallback>:
  * @brief  ADC error callback in non blocking mode
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop

080008dc <ADC_Disable>:
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80008dc:	6802      	ldr	r2, [r0, #0]
{
 80008de:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET )
 80008e0:	6893      	ldr	r3, [r2, #8]
 80008e2:	f003 0303 	and.w	r3, r3, #3
 80008e6:	2b01      	cmp	r3, #1
 80008e8:	d001      	beq.n	80008ee <ADC_Disable+0x12>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80008ea:	2000      	movs	r0, #0
}
 80008ec:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 80008ee:	6813      	ldr	r3, [r2, #0]
 80008f0:	07dc      	lsls	r4, r3, #31
 80008f2:	d5fa      	bpl.n	80008ea <ADC_Disable+0xe>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80008f4:	6893      	ldr	r3, [r2, #8]
 80008f6:	f003 030d 	and.w	r3, r3, #13
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	4604      	mov	r4, r0
 80008fe:	d009      	beq.n	8000914 <ADC_Disable+0x38>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000900:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000902:	f043 0310 	orr.w	r3, r3, #16
 8000906:	6423      	str	r3, [r4, #64]	@ 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000908:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800090a:	f043 0301 	orr.w	r3, r3, #1
 800090e:	6463      	str	r3, [r4, #68]	@ 0x44
      return HAL_ERROR;
 8000910:	2001      	movs	r0, #1
}
 8000912:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_ADC_DISABLE(hadc);
 8000914:	6893      	ldr	r3, [r2, #8]
 8000916:	2103      	movs	r1, #3
 8000918:	f043 0302 	orr.w	r3, r3, #2
 800091c:	6093      	str	r3, [r2, #8]
 800091e:	6011      	str	r1, [r2, #0]
    tickstart = HAL_GetTick();
 8000920:	f7ff ffd4 	bl	80008cc <HAL_GetTick>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8000924:	6823      	ldr	r3, [r4, #0]
 8000926:	689b      	ldr	r3, [r3, #8]
 8000928:	07d9      	lsls	r1, r3, #31
    tickstart = HAL_GetTick();
 800092a:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800092c:	d5dd      	bpl.n	80008ea <ADC_Disable+0xe>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800092e:	f7ff ffcd 	bl	80008cc <HAL_GetTick>
 8000932:	1b40      	subs	r0, r0, r5
 8000934:	2802      	cmp	r0, #2
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8000936:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000938:	d902      	bls.n	8000940 <ADC_Disable+0x64>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800093a:	689a      	ldr	r2, [r3, #8]
 800093c:	07d2      	lsls	r2, r2, #31
 800093e:	d4df      	bmi.n	8000900 <ADC_Disable+0x24>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8000940:	689b      	ldr	r3, [r3, #8]
 8000942:	07db      	lsls	r3, r3, #31
 8000944:	d4f3      	bmi.n	800092e <ADC_Disable+0x52>
 8000946:	e7d0      	b.n	80008ea <ADC_Disable+0xe>

08000948 <ADC_Enable>:
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000948:	6802      	ldr	r2, [r0, #0]
{
 800094a:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 800094c:	6893      	ldr	r3, [r2, #8]
 800094e:	f003 0303 	and.w	r3, r3, #3
 8000952:	2b01      	cmp	r3, #1
{
 8000954:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000956:	d026      	beq.n	80009a6 <ADC_Enable+0x5e>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8000958:	6891      	ldr	r1, [r2, #8]
 800095a:	4b15      	ldr	r3, [pc, #84]	@ (80009b0 <ADC_Enable+0x68>)
 800095c:	4219      	tst	r1, r3
 800095e:	d009      	beq.n	8000974 <ADC_Enable+0x2c>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000960:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000962:	f043 0310 	orr.w	r3, r3, #16
 8000966:	6423      	str	r3, [r4, #64]	@ 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000968:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800096a:	f043 0301 	orr.w	r3, r3, #1
 800096e:	6463      	str	r3, [r4, #68]	@ 0x44
      return HAL_ERROR;
 8000970:	2001      	movs	r0, #1
}
 8000972:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 8000974:	6893      	ldr	r3, [r2, #8]
 8000976:	f043 0301 	orr.w	r3, r3, #1
 800097a:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 800097c:	f7ff ffa6 	bl	80008cc <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000980:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();  
 8000982:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	07d9      	lsls	r1, r3, #31
 8000988:	d40b      	bmi.n	80009a2 <ADC_Enable+0x5a>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800098a:	f7ff ff9f 	bl	80008cc <HAL_GetTick>
 800098e:	1b43      	subs	r3, r0, r5
 8000990:	2b02      	cmp	r3, #2
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000992:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000994:	d9f6      	bls.n	8000984 <ADC_Enable+0x3c>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000996:	681a      	ldr	r2, [r3, #0]
 8000998:	07d2      	lsls	r2, r2, #31
 800099a:	d5e1      	bpl.n	8000960 <ADC_Enable+0x18>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	07d9      	lsls	r1, r3, #31
 80009a0:	d5f3      	bpl.n	800098a <ADC_Enable+0x42>
  return HAL_OK;
 80009a2:	2000      	movs	r0, #0
}
 80009a4:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80009a6:	6813      	ldr	r3, [r2, #0]
 80009a8:	07d8      	lsls	r0, r3, #31
 80009aa:	d5d5      	bpl.n	8000958 <ADC_Enable+0x10>
  return HAL_OK;
 80009ac:	2000      	movs	r0, #0
 80009ae:	e7f9      	b.n	80009a4 <ADC_Enable+0x5c>
 80009b0:	8000003f 	.word	0x8000003f

080009b4 <ADC_DMAError>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80009b4:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80009b6:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80009b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80009bc:	6403      	str	r3, [r0, #64]	@ 0x40
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80009be:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80009c0:	f043 0304 	orr.w	r3, r3, #4
 80009c4:	6443      	str	r3, [r0, #68]	@ 0x44
      HAL_ADC_ErrorCallback(hadc);
 80009c6:	f7ff bf87 	b.w	80008d8 <HAL_ADC_ErrorCallback>
 80009ca:	bf00      	nop

080009cc <ADC_DMAHalfConvCplt>:
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80009cc:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 80009ce:	f004 bcd7 	b.w	8005380 <HAL_ADC_ConvHalfCpltCallback>
 80009d2:	bf00      	nop

080009d4 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80009d4:	6a43      	ldr	r3, [r0, #36]	@ 0x24
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80009d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009d8:	f012 0f50 	tst.w	r2, #80	@ 0x50
 80009dc:	d118      	bne.n	8000a10 <ADC_DMAConvCplt+0x3c>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80009de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80009e0:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80009e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80009e6:	641a      	str	r2, [r3, #64]	@ 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80009e8:	68ca      	ldr	r2, [r1, #12]
 80009ea:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 80009ee:	d10c      	bne.n	8000a0a <ADC_DMAConvCplt+0x36>
 80009f0:	7e5a      	ldrb	r2, [r3, #25]
 80009f2:	b952      	cbnz	r2, 8000a0a <ADC_DMAConvCplt+0x36>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80009f4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009f6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80009fa:	641a      	str	r2, [r3, #64]	@ 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80009fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009fe:	04d2      	lsls	r2, r2, #19
 8000a00:	d403      	bmi.n	8000a0a <ADC_DMAConvCplt+0x36>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000a02:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a04:	f042 0201 	orr.w	r2, r2, #1
 8000a08:	641a      	str	r2, [r3, #64]	@ 0x40
      HAL_ADC_ConvCpltCallback(hadc);
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f004 bcd6 	b.w	80053bc <HAL_ADC_ConvCpltCallback>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000a10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a14:	4718      	bx	r3
 8000a16:	bf00      	nop

08000a18 <HAL_ADC_Init>:
{
 8000a18:	b530      	push	{r4, r5, lr}
 8000a1a:	b097      	sub	sp, #92	@ 0x5c
  __IO uint32_t wait_loop_index = 0U;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8000a20:	2800      	cmp	r0, #0
 8000a22:	f000 80a8 	beq.w	8000b76 <HAL_ADC_Init+0x15e>
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8000a26:	6803      	ldr	r3, [r0, #0]
 8000a28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000a2c:	4604      	mov	r4, r0
 8000a2e:	d00e      	beq.n	8000a4e <HAL_ADC_Init+0x36>
 8000a30:	4aa7      	ldr	r2, [pc, #668]	@ (8000cd0 <HAL_ADC_Init+0x2b8>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d00b      	beq.n	8000a4e <HAL_ADC_Init+0x36>
 8000a36:	f502 7240 	add.w	r2, r2, #768	@ 0x300
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d007      	beq.n	8000a4e <HAL_ADC_Init+0x36>
 8000a3e:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d003      	beq.n	8000a4e <HAL_ADC_Init+0x36>
 8000a46:	48a3      	ldr	r0, [pc, #652]	@ (8000cd4 <HAL_ADC_Init+0x2bc>)
 8000a48:	21f2      	movs	r1, #242	@ 0xf2
 8000a4a:	f004 f8e3 	bl	8004c14 <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8000a4e:	6863      	ldr	r3, [r4, #4]
 8000a50:	f433 3340 	bics.w	r3, r3, #196608	@ 0x30000
 8000a54:	d003      	beq.n	8000a5e <HAL_ADC_Init+0x46>
 8000a56:	489f      	ldr	r0, [pc, #636]	@ (8000cd4 <HAL_ADC_Init+0x2bc>)
 8000a58:	21f3      	movs	r1, #243	@ 0xf3
 8000a5a:	f004 f8db 	bl	8004c14 <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8000a5e:	68a3      	ldr	r3, [r4, #8]
 8000a60:	b143      	cbz	r3, 8000a74 <HAL_ADC_Init+0x5c>
 8000a62:	2b18      	cmp	r3, #24
 8000a64:	f200 815c 	bhi.w	8000d20 <HAL_ADC_Init+0x308>
 8000a68:	4a9b      	ldr	r2, [pc, #620]	@ (8000cd8 <HAL_ADC_Init+0x2c0>)
 8000a6a:	fa22 f303 	lsr.w	r3, r2, r3
 8000a6e:	07dd      	lsls	r5, r3, #31
 8000a70:	f140 8156 	bpl.w	8000d20 <HAL_ADC_Init+0x308>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign)); 
 8000a74:	68e3      	ldr	r3, [r4, #12]
 8000a76:	f033 0320 	bics.w	r3, r3, #32
 8000a7a:	d003      	beq.n	8000a84 <HAL_ADC_Init+0x6c>
 8000a7c:	4895      	ldr	r0, [pc, #596]	@ (8000cd4 <HAL_ADC_Init+0x2bc>)
 8000a7e:	21f5      	movs	r1, #245	@ 0xf5
 8000a80:	f004 f8c8 	bl	8004c14 <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8000a84:	6923      	ldr	r3, [r4, #16]
 8000a86:	2b01      	cmp	r3, #1
 8000a88:	f200 80f8 	bhi.w	8000c7c <HAL_ADC_Init+0x264>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8000a8c:	7e63      	ldrb	r3, [r4, #25]
 8000a8e:	2b01      	cmp	r3, #1
 8000a90:	f200 80ea 	bhi.w	8000c68 <HAL_ADC_Init+0x250>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8000a94:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8000a96:	f433 6340 	bics.w	r3, r3, #3072	@ 0xc00
 8000a9a:	d003      	beq.n	8000aa4 <HAL_ADC_Init+0x8c>
 8000a9c:	488d      	ldr	r0, [pc, #564]	@ (8000cd4 <HAL_ADC_Init+0x2bc>)
 8000a9e:	21f8      	movs	r1, #248	@ 0xf8
 8000aa0:	f004 f8b8 	bl	8004c14 <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 8000aa4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d925      	bls.n	8000af6 <HAL_ADC_Init+0xde>
 8000aaa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000aae:	2a40      	cmp	r2, #64	@ 0x40
 8000ab0:	d021      	beq.n	8000af6 <HAL_ADC_Init+0xde>
 8000ab2:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8000ab6:	f5b2 7fe0 	cmp.w	r2, #448	@ 0x1c0
 8000aba:	d01c      	beq.n	8000af6 <HAL_ADC_Init+0xde>
 8000abc:	f423 7210 	bic.w	r2, r3, #576	@ 0x240
 8000ac0:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8000ac4:	d017      	beq.n	8000af6 <HAL_ADC_Init+0xde>
 8000ac6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000aca:	2a80      	cmp	r2, #128	@ 0x80
 8000acc:	d013      	beq.n	8000af6 <HAL_ADC_Init+0xde>
 8000ace:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8000ad2:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 8000ad6:	d00e      	beq.n	8000af6 <HAL_ADC_Init+0xde>
 8000ad8:	f5b3 7f60 	cmp.w	r3, #896	@ 0x380
 8000adc:	d00b      	beq.n	8000af6 <HAL_ADC_Init+0xde>
 8000ade:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 8000ae2:	d008      	beq.n	8000af6 <HAL_ADC_Init+0xde>
 8000ae4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000ae8:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 8000aec:	d003      	beq.n	8000af6 <HAL_ADC_Init+0xde>
 8000aee:	4879      	ldr	r0, [pc, #484]	@ (8000cd4 <HAL_ADC_Init+0x2bc>)
 8000af0:	21f9      	movs	r1, #249	@ 0xf9
 8000af2:	f004 f88f 	bl	8004c14 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8000af6:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
 8000afa:	2b01      	cmp	r3, #1
 8000afc:	f200 80d9 	bhi.w	8000cb2 <HAL_ADC_Init+0x29a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8000b00:	6963      	ldr	r3, [r4, #20]
 8000b02:	2b04      	cmp	r3, #4
 8000b04:	d002      	beq.n	8000b0c <HAL_ADC_Init+0xf4>
 8000b06:	2b08      	cmp	r3, #8
 8000b08:	f040 80d8 	bne.w	8000cbc <HAL_ADC_Init+0x2a4>
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
 8000b0c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	f200 80c6 	bhi.w	8000ca0 <HAL_ADC_Init+0x288>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 8000b14:	7e23      	ldrb	r3, [r4, #24]
 8000b16:	2b01      	cmp	r3, #1
 8000b18:	f200 80b9 	bhi.w	8000c8e <HAL_ADC_Init+0x276>
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000b1c:	6923      	ldr	r3, [r4, #16]
 8000b1e:	b17b      	cbz	r3, 8000b40 <HAL_ADC_Init+0x128>
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8000b20:	69e3      	ldr	r3, [r4, #28]
 8000b22:	3b01      	subs	r3, #1
 8000b24:	2b0f      	cmp	r3, #15
 8000b26:	f200 810b 	bhi.w	8000d40 <HAL_ADC_Init+0x328>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8000b2a:	f894 3020 	ldrb.w	r3, [r4, #32]
 8000b2e:	2b01      	cmp	r3, #1
 8000b30:	f200 80ee 	bhi.w	8000d10 <HAL_ADC_Init+0x2f8>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000b34:	b123      	cbz	r3, 8000b40 <HAL_ADC_Init+0x128>
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8000b36:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8000b38:	3b01      	subs	r3, #1
 8000b3a:	2b07      	cmp	r3, #7
 8000b3c:	f200 80fa 	bhi.w	8000d34 <HAL_ADC_Init+0x31c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000b40:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8000b42:	f010 0010 	ands.w	r0, r0, #16
 8000b46:	d119      	bne.n	8000b7c <HAL_ADC_Init+0x164>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000b48:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 8000b4a:	2d00      	cmp	r5, #0
 8000b4c:	f000 80fe 	beq.w	8000d4c <HAL_ADC_Init+0x334>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000b50:	6823      	ldr	r3, [r4, #0]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000b52:	689a      	ldr	r2, [r3, #8]
 8000b54:	00d2      	lsls	r2, r2, #3
 8000b56:	f140 80c9 	bpl.w	8000cec <HAL_ADC_Init+0x2d4>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000b5a:	689a      	ldr	r2, [r3, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000b5c:	0095      	lsls	r5, r2, #2
 8000b5e:	f100 80c5 	bmi.w	8000cec <HAL_ADC_Init+0x2d4>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000b62:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000b64:	06d1      	lsls	r1, r2, #27
 8000b66:	d400      	bmi.n	8000b6a <HAL_ADC_Init+0x152>
 8000b68:	b160      	cbz	r0, 8000b84 <HAL_ADC_Init+0x16c>
    ADC_STATE_CLR_SET(hadc->State,
 8000b6a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000b6c:	f023 0312 	bic.w	r3, r3, #18
 8000b70:	f043 0310 	orr.w	r3, r3, #16
 8000b74:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_ERROR;
 8000b76:	2001      	movs	r0, #1
}
 8000b78:	b017      	add	sp, #92	@ 0x5c
 8000b7a:	bd30      	pop	{r4, r5, pc}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000b7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000b7e:	06d8      	lsls	r0, r3, #27
 8000b80:	d4f3      	bmi.n	8000b6a <HAL_ADC_Init+0x152>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000b82:	6823      	ldr	r3, [r4, #0]
 8000b84:	689a      	ldr	r2, [r3, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8000b86:	0752      	lsls	r2, r2, #29
 8000b88:	d4ef      	bmi.n	8000b6a <HAL_ADC_Init+0x152>
    ADC_STATE_CLR_SET(hadc->State,
 8000b8a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000b8c:	f422 7281 	bic.w	r2, r2, #258	@ 0x102
 8000b90:	f042 0202 	orr.w	r2, r2, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000b94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 8000b98:	6422      	str	r2, [r4, #64]	@ 0x40
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000b9a:	4a4d      	ldr	r2, [pc, #308]	@ (8000cd0 <HAL_ADC_Init+0x2b8>)
 8000b9c:	f000 814d 	beq.w	8000e3a <HAL_ADC_Init+0x422>
 8000ba0:	4293      	cmp	r3, r2
 8000ba2:	f000 8151 	beq.w	8000e48 <HAL_ADC_Init+0x430>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000ba6:	f502 7240 	add.w	r2, r2, #768	@ 0x300
 8000baa:	4293      	cmp	r3, r2
 8000bac:	f000 80dc 	beq.w	8000d68 <HAL_ADC_Init+0x350>
 8000bb0:	494a      	ldr	r1, [pc, #296]	@ (8000cdc <HAL_ADC_Init+0x2c4>)
 8000bb2:	428b      	cmp	r3, r1
 8000bb4:	f000 815a 	beq.w	8000e6c <HAL_ADC_Init+0x454>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000bb8:	689a      	ldr	r2, [r3, #8]
 8000bba:	f002 0203 	and.w	r2, r2, #3
 8000bbe:	2a01      	cmp	r2, #1
 8000bc0:	f000 8156 	beq.w	8000e70 <HAL_ADC_Init+0x458>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000bc4:	4846      	ldr	r0, [pc, #280]	@ (8000ce0 <HAL_ADC_Init+0x2c8>)
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000bc6:	6882      	ldr	r2, [r0, #8]
 8000bc8:	6861      	ldr	r1, [r4, #4]
 8000bca:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8000bce:	430a      	orrs	r2, r1
 8000bd0:	6082      	str	r2, [r0, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000bd2:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8000bd6:	430a      	orrs	r2, r1
 8000bd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8000bda:	7e60      	ldrb	r0, [r4, #25]
 8000bdc:	3901      	subs	r1, #1
 8000bde:	bf18      	it	ne
 8000be0:	2101      	movne	r1, #1
 8000be2:	ea42 3240 	orr.w	r2, r2, r0, lsl #13
 8000be6:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000bea:	f894 1020 	ldrb.w	r1, [r4, #32]
 8000bee:	2901      	cmp	r1, #1
 8000bf0:	f000 80fe 	beq.w	8000df0 <HAL_ADC_Init+0x3d8>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000bf4:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8000bf6:	2901      	cmp	r1, #1
 8000bf8:	d00e      	beq.n	8000c18 <HAL_ADC_Init+0x200>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000bfa:	483a      	ldr	r0, [pc, #232]	@ (8000ce4 <HAL_ADC_Init+0x2cc>)
 8000bfc:	4283      	cmp	r3, r0
 8000bfe:	f000 8107 	beq.w	8000e10 <HAL_ADC_Init+0x3f8>
 8000c02:	f500 7080 	add.w	r0, r0, #256	@ 0x100
 8000c06:	4283      	cmp	r3, r0
 8000c08:	f000 8102 	beq.w	8000e10 <HAL_ADC_Init+0x3f8>
 8000c0c:	f421 5180 	bic.w	r1, r1, #4096	@ 0x1000
 8000c10:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8000c12:	4310      	orrs	r0, r2
 8000c14:	ea40 0201 	orr.w	r2, r0, r1
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000c18:	6899      	ldr	r1, [r3, #8]
 8000c1a:	f011 0f0c 	tst.w	r1, #12
 8000c1e:	d10c      	bne.n	8000c3a <HAL_ADC_Init+0x222>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000c20:	68d9      	ldr	r1, [r3, #12]
 8000c22:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8000c26:	f021 0102 	bic.w	r1, r1, #2
 8000c2a:	60d9      	str	r1, [r3, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000c2c:	f894 1030 	ldrb.w	r1, [r4, #48]	@ 0x30
 8000c30:	7e20      	ldrb	r0, [r4, #24]
 8000c32:	0049      	lsls	r1, r1, #1
 8000c34:	ea41 3180 	orr.w	r1, r1, r0, lsl #14
 8000c38:	430a      	orrs	r2, r1
    MODIFY_REG(hadc->Instance->CFGR,
 8000c3a:	68d8      	ldr	r0, [r3, #12]
 8000c3c:	492a      	ldr	r1, [pc, #168]	@ (8000ce8 <HAL_ADC_Init+0x2d0>)
 8000c3e:	4001      	ands	r1, r0
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000c40:	6920      	ldr	r0, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 8000c42:	4311      	orrs	r1, r2
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000c44:	2801      	cmp	r0, #1
    MODIFY_REG(hadc->Instance->CFGR,
 8000c46:	60d9      	str	r1, [r3, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000c48:	f000 80da 	beq.w	8000e00 <HAL_ADC_Init+0x3e8>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000c4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000c4e:	f022 020f 	bic.w	r2, r2, #15
 8000c52:	631a      	str	r2, [r3, #48]	@ 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 8000c54:	2000      	movs	r0, #0
 8000c56:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8000c58:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000c5a:	f023 0303 	bic.w	r3, r3, #3
 8000c5e:	f043 0301 	orr.w	r3, r3, #1
 8000c62:	6423      	str	r3, [r4, #64]	@ 0x40
}
 8000c64:	b017      	add	sp, #92	@ 0x5c
 8000c66:	bd30      	pop	{r4, r5, pc}
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8000c68:	481a      	ldr	r0, [pc, #104]	@ (8000cd4 <HAL_ADC_Init+0x2bc>)
 8000c6a:	21f7      	movs	r1, #247	@ 0xf7
 8000c6c:	f003 ffd2 	bl	8004c14 <assert_failed>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8000c70:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8000c72:	f433 6340 	bics.w	r3, r3, #3072	@ 0xc00
 8000c76:	f43f af15 	beq.w	8000aa4 <HAL_ADC_Init+0x8c>
 8000c7a:	e70f      	b.n	8000a9c <HAL_ADC_Init+0x84>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8000c7c:	4815      	ldr	r0, [pc, #84]	@ (8000cd4 <HAL_ADC_Init+0x2bc>)
 8000c7e:	21f6      	movs	r1, #246	@ 0xf6
 8000c80:	f003 ffc8 	bl	8004c14 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8000c84:	7e63      	ldrb	r3, [r4, #25]
 8000c86:	2b01      	cmp	r3, #1
 8000c88:	f67f af04 	bls.w	8000a94 <HAL_ADC_Init+0x7c>
 8000c8c:	e7ec      	b.n	8000c68 <HAL_ADC_Init+0x250>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 8000c8e:	4811      	ldr	r0, [pc, #68]	@ (8000cd4 <HAL_ADC_Init+0x2bc>)
 8000c90:	21fd      	movs	r1, #253	@ 0xfd
 8000c92:	f003 ffbf 	bl	8004c14 <assert_failed>
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000c96:	6923      	ldr	r3, [r4, #16]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	f43f af51 	beq.w	8000b40 <HAL_ADC_Init+0x128>
 8000c9e:	e73f      	b.n	8000b20 <HAL_ADC_Init+0x108>
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
 8000ca0:	480c      	ldr	r0, [pc, #48]	@ (8000cd4 <HAL_ADC_Init+0x2bc>)
 8000ca2:	21fc      	movs	r1, #252	@ 0xfc
 8000ca4:	f003 ffb6 	bl	8004c14 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 8000ca8:	7e23      	ldrb	r3, [r4, #24]
 8000caa:	2b01      	cmp	r3, #1
 8000cac:	f67f af36 	bls.w	8000b1c <HAL_ADC_Init+0x104>
 8000cb0:	e7ed      	b.n	8000c8e <HAL_ADC_Init+0x276>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8000cb2:	4808      	ldr	r0, [pc, #32]	@ (8000cd4 <HAL_ADC_Init+0x2bc>)
 8000cb4:	21fa      	movs	r1, #250	@ 0xfa
 8000cb6:	f003 ffad 	bl	8004c14 <assert_failed>
 8000cba:	e721      	b.n	8000b00 <HAL_ADC_Init+0xe8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8000cbc:	4805      	ldr	r0, [pc, #20]	@ (8000cd4 <HAL_ADC_Init+0x2bc>)
 8000cbe:	21fb      	movs	r1, #251	@ 0xfb
 8000cc0:	f003 ffa8 	bl	8004c14 <assert_failed>
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
 8000cc4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	f67f af24 	bls.w	8000b14 <HAL_ADC_Init+0xfc>
 8000ccc:	e7e8      	b.n	8000ca0 <HAL_ADC_Init+0x288>
 8000cce:	bf00      	nop
 8000cd0:	50000100 	.word	0x50000100
 8000cd4:	080059f8 	.word	0x080059f8
 8000cd8:	01010100 	.word	0x01010100
 8000cdc:	50000500 	.word	0x50000500
 8000ce0:	50000700 	.word	0x50000700
 8000ce4:	50000400 	.word	0x50000400
 8000ce8:	fff0c007 	.word	0xfff0c007
      ADC_STATE_CLR_SET(hadc->State,
 8000cec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000cee:	f023 0312 	bic.w	r3, r3, #18
 8000cf2:	f043 0310 	orr.w	r3, r3, #16
 8000cf6:	6423      	str	r3, [r4, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cf8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000cfa:	f043 0301 	orr.w	r3, r3, #1
 8000cfe:	6463      	str	r3, [r4, #68]	@ 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000d00:	6c23      	ldr	r3, [r4, #64]	@ 0x40
    ADC_STATE_CLR_SET(hadc->State,
 8000d02:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000d04:	f023 0312 	bic.w	r3, r3, #18
 8000d08:	f043 0310 	orr.w	r3, r3, #16
 8000d0c:	6423      	str	r3, [r4, #64]	@ 0x40
    tmp_hal_status = HAL_ERROR; 
 8000d0e:	e732      	b.n	8000b76 <HAL_ADC_Init+0x15e>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8000d10:	4860      	ldr	r0, [pc, #384]	@ (8000e94 <HAL_ADC_Init+0x47c>)
 8000d12:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8000d16:	f003 ff7d 	bl	8004c14 <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000d1a:	f894 3020 	ldrb.w	r3, [r4, #32]
 8000d1e:	e709      	b.n	8000b34 <HAL_ADC_Init+0x11c>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8000d20:	485c      	ldr	r0, [pc, #368]	@ (8000e94 <HAL_ADC_Init+0x47c>)
 8000d22:	21f4      	movs	r1, #244	@ 0xf4
 8000d24:	f003 ff76 	bl	8004c14 <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign)); 
 8000d28:	68e3      	ldr	r3, [r4, #12]
 8000d2a:	f033 0320 	bics.w	r3, r3, #32
 8000d2e:	f43f aea9 	beq.w	8000a84 <HAL_ADC_Init+0x6c>
 8000d32:	e6a3      	b.n	8000a7c <HAL_ADC_Init+0x64>
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8000d34:	4857      	ldr	r0, [pc, #348]	@ (8000e94 <HAL_ADC_Init+0x47c>)
 8000d36:	f240 1105 	movw	r1, #261	@ 0x105
 8000d3a:	f003 ff6b 	bl	8004c14 <assert_failed>
 8000d3e:	e6ff      	b.n	8000b40 <HAL_ADC_Init+0x128>
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8000d40:	4854      	ldr	r0, [pc, #336]	@ (8000e94 <HAL_ADC_Init+0x47c>)
 8000d42:	f240 1101 	movw	r1, #257	@ 0x101
 8000d46:	f003 ff65 	bl	8004c14 <assert_failed>
 8000d4a:	e6ee      	b.n	8000b2a <HAL_ADC_Init+0x112>
      hadc->InjectionConfig.ContextQueue = 0U;
 8000d4c:	e9c4 5512 	strd	r5, r5, [r4, #72]	@ 0x48
      ADC_CLEAR_ERRORCODE(hadc);
 8000d50:	6465      	str	r5, [r4, #68]	@ 0x44
      hadc->Lock = HAL_UNLOCKED;
 8000d52:	f884 503c 	strb.w	r5, [r4, #60]	@ 0x3c
    HAL_ADC_MspInit(hadc);
 8000d56:	4620      	mov	r0, r4
 8000d58:	f003 ff78 	bl	8004c4c <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000d5c:	6823      	ldr	r3, [r4, #0]
 8000d5e:	689a      	ldr	r2, [r3, #8]
 8000d60:	00d1      	lsls	r1, r2, #3
 8000d62:	d514      	bpl.n	8000d8e <HAL_ADC_Init+0x376>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d64:	4628      	mov	r0, r5
 8000d66:	e6f4      	b.n	8000b52 <HAL_ADC_Init+0x13a>
 8000d68:	4a4b      	ldr	r2, [pc, #300]	@ (8000e98 <HAL_ADC_Init+0x480>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000d6a:	484c      	ldr	r0, [pc, #304]	@ (8000e9c <HAL_ADC_Init+0x484>)
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000d6c:	6899      	ldr	r1, [r3, #8]
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000d6e:	9202      	str	r2, [sp, #8]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000d70:	f001 0103 	and.w	r1, r1, #3
 8000d74:	2901      	cmp	r1, #1
 8000d76:	d062      	beq.n	8000e3e <HAL_ADC_Init+0x426>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000d78:	6891      	ldr	r1, [r2, #8]
 8000d7a:	f001 0103 	and.w	r1, r1, #3
 8000d7e:	2901      	cmp	r1, #1
 8000d80:	f47f af21 	bne.w	8000bc6 <HAL_ADC_Init+0x1ae>
 8000d84:	6812      	ldr	r2, [r2, #0]
 8000d86:	07d5      	lsls	r5, r2, #31
 8000d88:	f53f af23 	bmi.w	8000bd2 <HAL_ADC_Init+0x1ba>
 8000d8c:	e71b      	b.n	8000bc6 <HAL_ADC_Init+0x1ae>
        tmp_hal_status = ADC_Disable(hadc);
 8000d8e:	4620      	mov	r0, r4
 8000d90:	f7ff fda4 	bl	80008dc <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000d94:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000d96:	f013 0f10 	tst.w	r3, #16
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000d9a:	6823      	ldr	r3, [r4, #0]
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000d9c:	f47f aed9 	bne.w	8000b52 <HAL_ADC_Init+0x13a>
 8000da0:	2800      	cmp	r0, #0
 8000da2:	f47f aed6 	bne.w	8000b52 <HAL_ADC_Init+0x13a>
          ADC_STATE_CLR_SET(hadc->State,
 8000da6:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000da8:	4d3d      	ldr	r5, [pc, #244]	@ (8000ea0 <HAL_ADC_Init+0x488>)
          ADC_STATE_CLR_SET(hadc->State,
 8000daa:	f422 5288 	bic.w	r2, r2, #4352	@ 0x1100
 8000dae:	f022 0202 	bic.w	r2, r2, #2
 8000db2:	f042 0202 	orr.w	r2, r2, #2
 8000db6:	6422      	str	r2, [r4, #64]	@ 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000db8:	6899      	ldr	r1, [r3, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000dba:	682a      	ldr	r2, [r5, #0]
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000dbc:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 8000dc0:	6099      	str	r1, [r3, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000dc2:	6899      	ldr	r1, [r3, #8]
 8000dc4:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8000dc8:	6099      	str	r1, [r3, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000dca:	4936      	ldr	r1, [pc, #216]	@ (8000ea4 <HAL_ADC_Init+0x48c>)
 8000dcc:	fba1 1202 	umull	r1, r2, r1, r2
 8000dd0:	0c92      	lsrs	r2, r2, #18
 8000dd2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000dd6:	0052      	lsls	r2, r2, #1
 8000dd8:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8000dda:	9a01      	ldr	r2, [sp, #4]
 8000ddc:	2a00      	cmp	r2, #0
 8000dde:	f43f aeb8 	beq.w	8000b52 <HAL_ADC_Init+0x13a>
            wait_loop_index--;
 8000de2:	9a01      	ldr	r2, [sp, #4]
 8000de4:	3a01      	subs	r2, #1
 8000de6:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8000de8:	9a01      	ldr	r2, [sp, #4]
 8000dea:	2a00      	cmp	r2, #0
 8000dec:	d1f9      	bne.n	8000de2 <HAL_ADC_Init+0x3ca>
 8000dee:	e6b0      	b.n	8000b52 <HAL_ADC_Init+0x13a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000df0:	bb70      	cbnz	r0, 8000e50 <HAL_ADC_Init+0x438>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000df2:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8000df4:	3901      	subs	r1, #1
 8000df6:	ea42 4141 	orr.w	r1, r2, r1, lsl #17
 8000dfa:	f441 3280 	orr.w	r2, r1, #65536	@ 0x10000
 8000dfe:	e6f9      	b.n	8000bf4 <HAL_ADC_Init+0x1dc>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000e00:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000e02:	69e2      	ldr	r2, [r4, #28]
 8000e04:	f021 010f 	bic.w	r1, r1, #15
 8000e08:	3a01      	subs	r2, #1
 8000e0a:	430a      	orrs	r2, r1
 8000e0c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000e0e:	e721      	b.n	8000c54 <HAL_ADC_Init+0x23c>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000e10:	f5b1 7f30 	cmp.w	r1, #704	@ 0x2c0
 8000e14:	d027      	beq.n	8000e66 <HAL_ADC_Init+0x44e>
 8000e16:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8000e1a:	d02e      	beq.n	8000e7a <HAL_ADC_Init+0x462>
 8000e1c:	f5b1 7fe0 	cmp.w	r1, #448	@ 0x1c0
 8000e20:	d02e      	beq.n	8000e80 <HAL_ADC_Init+0x468>
 8000e22:	f5b1 5f8a 	cmp.w	r1, #4416	@ 0x1140
 8000e26:	d02e      	beq.n	8000e86 <HAL_ADC_Init+0x46e>
 8000e28:	f5b1 5f84 	cmp.w	r1, #4224	@ 0x1080
 8000e2c:	d02e      	beq.n	8000e8c <HAL_ADC_Init+0x474>
 8000e2e:	f5b1 5f86 	cmp.w	r1, #4288	@ 0x10c0
 8000e32:	bf08      	it	eq
 8000e34:	f44f 71c0 	moveq.w	r1, #384	@ 0x180
 8000e38:	e6ea      	b.n	8000c10 <HAL_ADC_Init+0x1f8>
 8000e3a:	481b      	ldr	r0, [pc, #108]	@ (8000ea8 <HAL_ADC_Init+0x490>)
 8000e3c:	e796      	b.n	8000d6c <HAL_ADC_Init+0x354>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000e3e:	6819      	ldr	r1, [r3, #0]
 8000e40:	07c9      	lsls	r1, r1, #31
 8000e42:	f53f aec6 	bmi.w	8000bd2 <HAL_ADC_Init+0x1ba>
 8000e46:	e797      	b.n	8000d78 <HAL_ADC_Init+0x360>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000e48:	4817      	ldr	r0, [pc, #92]	@ (8000ea8 <HAL_ADC_Init+0x490>)
 8000e4a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000e4e:	e78d      	b.n	8000d6c <HAL_ADC_Init+0x354>
        ADC_STATE_CLR_SET(hadc->State,
 8000e50:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8000e52:	f021 0122 	bic.w	r1, r1, #34	@ 0x22
 8000e56:	f041 0120 	orr.w	r1, r1, #32
 8000e5a:	6421      	str	r1, [r4, #64]	@ 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e5c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8000e5e:	f041 0101 	orr.w	r1, r1, #1
 8000e62:	6461      	str	r1, [r4, #68]	@ 0x44
 8000e64:	e6c6      	b.n	8000bf4 <HAL_ADC_Init+0x1dc>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000e66:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8000e6a:	e6d1      	b.n	8000c10 <HAL_ADC_Init+0x1f8>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000e6c:	480b      	ldr	r0, [pc, #44]	@ (8000e9c <HAL_ADC_Init+0x484>)
 8000e6e:	e77d      	b.n	8000d6c <HAL_ADC_Init+0x354>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000e70:	681a      	ldr	r2, [r3, #0]
 8000e72:	07d0      	lsls	r0, r2, #31
 8000e74:	f53f aead 	bmi.w	8000bd2 <HAL_ADC_Init+0x1ba>
 8000e78:	e6a4      	b.n	8000bc4 <HAL_ADC_Init+0x1ac>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000e7a:	f44f 7130 	mov.w	r1, #704	@ 0x2c0
 8000e7e:	e6c7      	b.n	8000c10 <HAL_ADC_Init+0x1f8>
 8000e80:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e84:	e6c4      	b.n	8000c10 <HAL_ADC_Init+0x1f8>
 8000e86:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 8000e8a:	e6c1      	b.n	8000c10 <HAL_ADC_Init+0x1f8>
 8000e8c:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8000e90:	e6be      	b.n	8000c10 <HAL_ADC_Init+0x1f8>
 8000e92:	bf00      	nop
 8000e94:	080059f8 	.word	0x080059f8
 8000e98:	50000500 	.word	0x50000500
 8000e9c:	50000700 	.word	0x50000700
 8000ea0:	20000008 	.word	0x20000008
 8000ea4:	431bde83 	.word	0x431bde83
 8000ea8:	50000300 	.word	0x50000300

08000eac <HAL_ADC_Start_DMA>:
{
 8000eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000eae:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8000eb0:	6800      	ldr	r0, [r0, #0]
 8000eb2:	f1b0 4fa0 	cmp.w	r0, #1342177280	@ 0x50000000
{
 8000eb6:	460f      	mov	r7, r1
 8000eb8:	4616      	mov	r6, r2
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8000eba:	d010      	beq.n	8000ede <HAL_ADC_Start_DMA+0x32>
 8000ebc:	4b54      	ldr	r3, [pc, #336]	@ (8001010 <HAL_ADC_Start_DMA+0x164>)
 8000ebe:	4298      	cmp	r0, r3
 8000ec0:	d00d      	beq.n	8000ede <HAL_ADC_Start_DMA+0x32>
 8000ec2:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000ec6:	4298      	cmp	r0, r3
 8000ec8:	d009      	beq.n	8000ede <HAL_ADC_Start_DMA+0x32>
 8000eca:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000ece:	4298      	cmp	r0, r3
 8000ed0:	d005      	beq.n	8000ede <HAL_ADC_Start_DMA+0x32>
 8000ed2:	4850      	ldr	r0, [pc, #320]	@ (8001014 <HAL_ADC_Start_DMA+0x168>)
 8000ed4:	f640 115b 	movw	r1, #2395	@ 0x95b
 8000ed8:	f003 fe9c 	bl	8004c14 <assert_failed>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000edc:	6820      	ldr	r0, [r4, #0]
 8000ede:	6885      	ldr	r5, [r0, #8]
 8000ee0:	076d      	lsls	r5, r5, #29
 8000ee2:	d421      	bmi.n	8000f28 <HAL_ADC_Start_DMA+0x7c>
    __HAL_LOCK(hadc);
 8000ee4:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8000ee8:	2b01      	cmp	r3, #1
 8000eea:	d01d      	beq.n	8000f28 <HAL_ADC_Start_DMA+0x7c>
 8000eec:	2301      	movs	r3, #1
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8000eee:	f1b0 4fa0 	cmp.w	r0, #1342177280	@ 0x50000000
    __HAL_LOCK(hadc);
 8000ef2:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8000ef6:	d00f      	beq.n	8000f18 <HAL_ADC_Start_DMA+0x6c>
 8000ef8:	4b45      	ldr	r3, [pc, #276]	@ (8001010 <HAL_ADC_Start_DMA+0x164>)
 8000efa:	4298      	cmp	r0, r3
 8000efc:	d00c      	beq.n	8000f18 <HAL_ADC_Start_DMA+0x6c>
 8000efe:	4b46      	ldr	r3, [pc, #280]	@ (8001018 <HAL_ADC_Start_DMA+0x16c>)
 8000f00:	689b      	ldr	r3, [r3, #8]
 8000f02:	f013 0f1f 	tst.w	r3, #31
 8000f06:	bf0c      	ite	eq
 8000f08:	2301      	moveq	r3, #1
 8000f0a:	2300      	movne	r3, #0
 8000f0c:	b97b      	cbnz	r3, 8000f2e <HAL_ADC_Start_DMA+0x82>
      __HAL_UNLOCK(hadc);
 8000f0e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
      tmp_hal_status = HAL_ERROR;
 8000f12:	2501      	movs	r5, #1
}
 8000f14:	4628      	mov	r0, r5
 8000f16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8000f18:	4b40      	ldr	r3, [pc, #256]	@ (800101c <HAL_ADC_Start_DMA+0x170>)
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	f013 0f1f 	tst.w	r3, #31
 8000f20:	bf0c      	ite	eq
 8000f22:	2301      	moveq	r3, #1
 8000f24:	2300      	movne	r3, #0
 8000f26:	e7f1      	b.n	8000f0c <HAL_ADC_Start_DMA+0x60>
    __HAL_LOCK(hadc);
 8000f28:	2502      	movs	r5, #2
}
 8000f2a:	4628      	mov	r0, r5
 8000f2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8000f2e:	4620      	mov	r0, r4
 8000f30:	f7ff fd0a 	bl	8000948 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8000f34:	4605      	mov	r5, r0
 8000f36:	2800      	cmp	r0, #0
 8000f38:	d14c      	bne.n	8000fd4 <HAL_ADC_Start_DMA+0x128>
        ADC_STATE_CLR_SET(hadc->State,
 8000f3a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000f3c:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8000f3e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000f42:	f023 0301 	bic.w	r3, r3, #1
 8000f46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000f4a:	f1b1 4fa0 	cmp.w	r1, #1342177280	@ 0x50000000
        ADC_STATE_CLR_SET(hadc->State,
 8000f4e:	6423      	str	r3, [r4, #64]	@ 0x40
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000f50:	d053      	beq.n	8000ffa <HAL_ADC_Start_DMA+0x14e>
 8000f52:	4b2f      	ldr	r3, [pc, #188]	@ (8001010 <HAL_ADC_Start_DMA+0x164>)
 8000f54:	4299      	cmp	r1, r3
 8000f56:	d041      	beq.n	8000fdc <HAL_ADC_Start_DMA+0x130>
 8000f58:	4b2f      	ldr	r3, [pc, #188]	@ (8001018 <HAL_ADC_Start_DMA+0x16c>)
 8000f5a:	689b      	ldr	r3, [r3, #8]
 8000f5c:	06da      	lsls	r2, r3, #27
 8000f5e:	d04e      	beq.n	8000ffe <HAL_ADC_Start_DMA+0x152>
 8000f60:	4a2f      	ldr	r2, [pc, #188]	@ (8001020 <HAL_ADC_Start_DMA+0x174>)
 8000f62:	4291      	cmp	r1, r2
 8000f64:	d04b      	beq.n	8000ffe <HAL_ADC_Start_DMA+0x152>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000f66:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000f68:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000f6c:	6423      	str	r3, [r4, #64]	@ 0x40
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000f6e:	68d3      	ldr	r3, [r2, #12]
 8000f70:	f3c3 6340 	ubfx	r3, r3, #25, #1
 8000f74:	b12b      	cbz	r3, 8000f82 <HAL_ADC_Start_DMA+0xd6>
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000f76:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000f78:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000f7c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f80:	6423      	str	r3, [r4, #64]	@ 0x40
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f82:	6c23      	ldr	r3, [r4, #64]	@ 0x40
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000f84:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8000f86:	f8df c0a4 	ldr.w	ip, [pc, #164]	@ 800102c <HAL_ADC_Start_DMA+0x180>
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f8a:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000f8e:	bf1c      	itt	ne
 8000f90:	6c63      	ldrne	r3, [r4, #68]	@ 0x44
 8000f92:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 8000f96:	6463      	str	r3, [r4, #68]	@ 0x44
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000f98:	463a      	mov	r2, r7
 8000f9a:	4633      	mov	r3, r6
        __HAL_UNLOCK(hadc);
 8000f9c:	f04f 0e00 	mov.w	lr, #0
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000fa0:	4e20      	ldr	r6, [pc, #128]	@ (8001024 <HAL_ADC_Start_DMA+0x178>)
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000fa2:	4f21      	ldr	r7, [pc, #132]	@ (8001028 <HAL_ADC_Start_DMA+0x17c>)
        __HAL_UNLOCK(hadc);
 8000fa4:	f884 e03c 	strb.w	lr, [r4, #60]	@ 0x3c
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000fa8:	6306      	str	r6, [r0, #48]	@ 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000faa:	261c      	movs	r6, #28
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000fac:	e9c0 c70a 	strd	ip, r7, [r0, #40]	@ 0x28
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000fb0:	600e      	str	r6, [r1, #0]
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000fb2:	684e      	ldr	r6, [r1, #4]
 8000fb4:	f046 0610 	orr.w	r6, r6, #16
 8000fb8:	604e      	str	r6, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8000fba:	68ce      	ldr	r6, [r1, #12]
 8000fbc:	f046 0601 	orr.w	r6, r6, #1
 8000fc0:	60ce      	str	r6, [r1, #12]
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000fc2:	3140      	adds	r1, #64	@ 0x40
 8000fc4:	f000 fd2e 	bl	8001a24 <HAL_DMA_Start_IT>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8000fc8:	6822      	ldr	r2, [r4, #0]
 8000fca:	6893      	ldr	r3, [r2, #8]
 8000fcc:	f043 0304 	orr.w	r3, r3, #4
 8000fd0:	6093      	str	r3, [r2, #8]
 8000fd2:	e79f      	b.n	8000f14 <HAL_ADC_Start_DMA+0x68>
        __HAL_UNLOCK(hadc);
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
 8000fda:	e79b      	b.n	8000f14 <HAL_ADC_Start_DMA+0x68>
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000fdc:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000fe0:	689b      	ldr	r3, [r3, #8]
 8000fe2:	06d8      	lsls	r0, r3, #27
 8000fe4:	d00b      	beq.n	8000ffe <HAL_ADC_Start_DMA+0x152>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000fe6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000fe8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000fec:	6423      	str	r3, [r4, #64]	@ 0x40
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000fee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	f3c3 6340 	ubfx	r3, r3, #25, #1
 8000ff8:	e7bc      	b.n	8000f74 <HAL_ADC_Start_DMA+0xc8>
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000ffa:	4b08      	ldr	r3, [pc, #32]	@ (800101c <HAL_ADC_Start_DMA+0x170>)
 8000ffc:	689b      	ldr	r3, [r3, #8]
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000ffe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001000:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001004:	6423      	str	r3, [r4, #64]	@ 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001006:	68cb      	ldr	r3, [r1, #12]
 8001008:	019b      	lsls	r3, r3, #6
 800100a:	d5ba      	bpl.n	8000f82 <HAL_ADC_Start_DMA+0xd6>
 800100c:	e7b3      	b.n	8000f76 <HAL_ADC_Start_DMA+0xca>
 800100e:	bf00      	nop
 8001010:	50000100 	.word	0x50000100
 8001014:	080059f8 	.word	0x080059f8
 8001018:	50000700 	.word	0x50000700
 800101c:	50000300 	.word	0x50000300
 8001020:	50000400 	.word	0x50000400
 8001024:	080009b5 	.word	0x080009b5
 8001028:	080009cd 	.word	0x080009cd
 800102c:	080009d5 	.word	0x080009d5

08001030 <HAL_ADC_ConfigChannel>:
{
 8001030:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001032:	6803      	ldr	r3, [r0, #0]
{
 8001034:	b096      	sub	sp, #88	@ 0x58
  __IO uint32_t wait_loop_index = 0U;
 8001036:	2200      	movs	r2, #0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001038:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
{
 800103c:	4605      	mov	r5, r0
  __IO uint32_t wait_loop_index = 0U;
 800103e:	9201      	str	r2, [sp, #4]
{
 8001040:	460c      	mov	r4, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001042:	d00f      	beq.n	8001064 <HAL_ADC_ConfigChannel+0x34>
 8001044:	4aa9      	ldr	r2, [pc, #676]	@ (80012ec <HAL_ADC_ConfigChannel+0x2bc>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d00c      	beq.n	8001064 <HAL_ADC_ConfigChannel+0x34>
 800104a:	f502 7240 	add.w	r2, r2, #768	@ 0x300
 800104e:	4293      	cmp	r3, r2
 8001050:	d008      	beq.n	8001064 <HAL_ADC_ConfigChannel+0x34>
 8001052:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8001056:	4293      	cmp	r3, r2
 8001058:	d004      	beq.n	8001064 <HAL_ADC_ConfigChannel+0x34>
 800105a:	48a5      	ldr	r0, [pc, #660]	@ (80012f0 <HAL_ADC_ConfigChannel+0x2c0>)
 800105c:	f241 51b8 	movw	r1, #5560	@ 0x15b8
 8001060:	f003 fdd8 	bl	8004c14 <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8001064:	6863      	ldr	r3, [r4, #4]
 8001066:	3b01      	subs	r3, #1
 8001068:	2b0f      	cmp	r3, #15
 800106a:	f200 8109 	bhi.w	8001280 <HAL_ADC_ConfigChannel+0x250>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 800106e:	68a3      	ldr	r3, [r4, #8]
 8001070:	2b07      	cmp	r3, #7
 8001072:	f200 810e 	bhi.w	8001292 <HAL_ADC_ConfigChannel+0x262>
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
 8001076:	68e3      	ldr	r3, [r4, #12]
 8001078:	2b01      	cmp	r3, #1
 800107a:	d904      	bls.n	8001086 <HAL_ADC_ConfigChannel+0x56>
 800107c:	489c      	ldr	r0, [pc, #624]	@ (80012f0 <HAL_ADC_ConfigChannel+0x2c0>)
 800107e:	f241 51bb 	movw	r1, #5563	@ 0x15bb
 8001082:	f003 fdc7 	bl	8004c14 <assert_failed>
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
 8001086:	6923      	ldr	r3, [r4, #16]
 8001088:	2b04      	cmp	r3, #4
 800108a:	f200 80f3 	bhi.w	8001274 <HAL_ADC_ConfigChannel+0x244>
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 800108e:	682b      	ldr	r3, [r5, #0]
 8001090:	68da      	ldr	r2, [r3, #12]
 8001092:	f012 0f18 	tst.w	r2, #24
 8001096:	d153      	bne.n	8001140 <HAL_ADC_ConfigChannel+0x110>
 8001098:	6962      	ldr	r2, [r4, #20]
 800109a:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 800109e:	d24f      	bcs.n	8001140 <HAL_ADC_ConfigChannel+0x110>
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80010a0:	68e2      	ldr	r2, [r4, #12]
    assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80010a2:	6823      	ldr	r3, [r4, #0]
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80010a4:	2a01      	cmp	r2, #1
    assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80010a6:	f103 33ff 	add.w	r3, r3, #4294967295
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80010aa:	d067      	beq.n	800117c <HAL_ADC_ConfigChannel+0x14c>
    assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80010ac:	2b11      	cmp	r3, #17
 80010ae:	f200 8091 	bhi.w	80011d4 <HAL_ADC_ConfigChannel+0x1a4>
  __HAL_LOCK(hadc);
 80010b2:	f895 303c 	ldrb.w	r3, [r5, #60]	@ 0x3c
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d06b      	beq.n	8001192 <HAL_ADC_ConfigChannel+0x162>
 80010ba:	2201      	movs	r2, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80010bc:	682b      	ldr	r3, [r5, #0]
  __HAL_LOCK(hadc);
 80010be:	f885 203c 	strb.w	r2, [r5, #60]	@ 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80010c2:	689a      	ldr	r2, [r3, #8]
 80010c4:	0752      	lsls	r2, r2, #29
 80010c6:	d46a      	bmi.n	800119e <HAL_ADC_ConfigChannel+0x16e>
    if (sConfig->Rank < 5U)
 80010c8:	6860      	ldr	r0, [r4, #4]
      MODIFY_REG(hadc->Instance->SQR1,
 80010ca:	6821      	ldr	r1, [r4, #0]
 80010cc:	eb00 0240 	add.w	r2, r0, r0, lsl #1
    if (sConfig->Rank < 5U)
 80010d0:	2804      	cmp	r0, #4
      MODIFY_REG(hadc->Instance->SQR1,
 80010d2:	ea4f 0242 	mov.w	r2, r2, lsl #1
    if (sConfig->Rank < 5U)
 80010d6:	f200 80e2 	bhi.w	800129e <HAL_ADC_ConfigChannel+0x26e>
      MODIFY_REG(hadc->Instance->SQR1,
 80010da:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80010dc:	f04f 0c1f 	mov.w	ip, #31
 80010e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80010e4:	ea20 000c 	bic.w	r0, r0, ip
 80010e8:	fa01 f202 	lsl.w	r2, r1, r2
 80010ec:	4302      	orrs	r2, r0
 80010ee:	631a      	str	r2, [r3, #48]	@ 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80010f0:	689a      	ldr	r2, [r3, #8]
 80010f2:	f012 0f0c 	tst.w	r2, #12
 80010f6:	d17b      	bne.n	80011f0 <HAL_ADC_ConfigChannel+0x1c0>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80010f8:	2909      	cmp	r1, #9
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80010fa:	68a2      	ldr	r2, [r4, #8]
 80010fc:	eb01 0041 	add.w	r0, r1, r1, lsl #1
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001100:	f200 80e8 	bhi.w	80012d4 <HAL_ADC_ConfigChannel+0x2a4>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001104:	695e      	ldr	r6, [r3, #20]
 8001106:	f04f 0c07 	mov.w	ip, #7
 800110a:	4082      	lsls	r2, r0
 800110c:	fa0c f000 	lsl.w	r0, ip, r0
 8001110:	ea26 0000 	bic.w	r0, r6, r0
 8001114:	4302      	orrs	r2, r0
 8001116:	615a      	str	r2, [r3, #20]
    switch (sConfig->OffsetNumber)
 8001118:	6920      	ldr	r0, [r4, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800111a:	68da      	ldr	r2, [r3, #12]
    switch (sConfig->OffsetNumber)
 800111c:	f100 3cff 	add.w	ip, r0, #4294967295
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001120:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8001124:	6960      	ldr	r0, [r4, #20]
 8001126:	0052      	lsls	r2, r2, #1
 8001128:	4090      	lsls	r0, r2
      MODIFY_REG(hadc->Instance->OFR1               ,
 800112a:	068a      	lsls	r2, r1, #26
    switch (sConfig->OffsetNumber)
 800112c:	f1bc 0f03 	cmp.w	ip, #3
 8001130:	f200 81b2 	bhi.w	8001498 <HAL_ADC_ConfigChannel+0x468>
 8001134:	e8df f01c 	tbh	[pc, ip, lsl #1]
 8001138:	015c0054 	.word	0x015c0054
 800113c:	014a0153 	.word	0x014a0153
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 8001140:	68da      	ldr	r2, [r3, #12]
 8001142:	f002 0218 	and.w	r2, r2, #24
 8001146:	2a08      	cmp	r2, #8
 8001148:	d033      	beq.n	80011b2 <HAL_ADC_ConfigChannel+0x182>
 800114a:	68da      	ldr	r2, [r3, #12]
 800114c:	f002 0218 	and.w	r2, r2, #24
 8001150:	2a10      	cmp	r2, #16
 8001152:	f000 80dd 	beq.w	8001310 <HAL_ADC_ConfigChannel+0x2e0>
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	f003 0318 	and.w	r3, r3, #24
 800115c:	2b18      	cmp	r3, #24
 800115e:	d102      	bne.n	8001166 <HAL_ADC_ConfigChannel+0x136>
 8001160:	6963      	ldr	r3, [r4, #20]
 8001162:	2b3f      	cmp	r3, #63	@ 0x3f
 8001164:	d99c      	bls.n	80010a0 <HAL_ADC_ConfigChannel+0x70>
 8001166:	4862      	ldr	r0, [pc, #392]	@ (80012f0 <HAL_ADC_ConfigChannel+0x2c0>)
 8001168:	f241 51bd 	movw	r1, #5565	@ 0x15bd
 800116c:	f003 fd52 	bl	8004c14 <assert_failed>
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001170:	68e2      	ldr	r2, [r4, #12]
    assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8001172:	6823      	ldr	r3, [r4, #0]
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001174:	2a01      	cmp	r2, #1
    assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8001176:	f103 33ff 	add.w	r3, r3, #4294967295
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800117a:	d197      	bne.n	80010ac <HAL_ADC_ConfigChannel+0x7c>
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
 800117c:	2b0d      	cmp	r3, #13
 800117e:	d998      	bls.n	80010b2 <HAL_ADC_ConfigChannel+0x82>
 8001180:	485b      	ldr	r0, [pc, #364]	@ (80012f0 <HAL_ADC_ConfigChannel+0x2c0>)
 8001182:	f241 51c9 	movw	r1, #5577	@ 0x15c9
 8001186:	f003 fd45 	bl	8004c14 <assert_failed>
  __HAL_LOCK(hadc);
 800118a:	f895 303c 	ldrb.w	r3, [r5, #60]	@ 0x3c
 800118e:	2b01      	cmp	r3, #1
 8001190:	d193      	bne.n	80010ba <HAL_ADC_ConfigChannel+0x8a>
 8001192:	2002      	movs	r0, #2
}
 8001194:	b016      	add	sp, #88	@ 0x58
 8001196:	bd70      	pop	{r4, r5, r6, pc}
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001198:	681c      	ldr	r4, [r3, #0]
 800119a:	07e4      	lsls	r4, r4, #31
 800119c:	d559      	bpl.n	8001252 <HAL_ADC_ConfigChannel+0x222>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800119e:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 80011a0:	f043 0320 	orr.w	r3, r3, #32
 80011a4:	642b      	str	r3, [r5, #64]	@ 0x40
    tmp_hal_status = HAL_ERROR;
 80011a6:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80011a8:	2300      	movs	r3, #0
 80011aa:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
}
 80011ae:	b016      	add	sp, #88	@ 0x58
 80011b0:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 80011b2:	6962      	ldr	r2, [r4, #20]
 80011b4:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80011b8:	f4ff af72 	bcc.w	80010a0 <HAL_ADC_ConfigChannel+0x70>
 80011bc:	68da      	ldr	r2, [r3, #12]
 80011be:	f002 0218 	and.w	r2, r2, #24
 80011c2:	2a10      	cmp	r2, #16
 80011c4:	d1c7      	bne.n	8001156 <HAL_ADC_ConfigChannel+0x126>
 80011c6:	484a      	ldr	r0, [pc, #296]	@ (80012f0 <HAL_ADC_ConfigChannel+0x2c0>)
 80011c8:	68db      	ldr	r3, [r3, #12]
 80011ca:	f241 51bd 	movw	r1, #5565	@ 0x15bd
 80011ce:	f003 fd21 	bl	8004c14 <assert_failed>
 80011d2:	e7cd      	b.n	8001170 <HAL_ADC_ConfigChannel+0x140>
    assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80011d4:	4846      	ldr	r0, [pc, #280]	@ (80012f0 <HAL_ADC_ConfigChannel+0x2c0>)
 80011d6:	f241 51c5 	movw	r1, #5573	@ 0x15c5
 80011da:	f003 fd1b 	bl	8004c14 <assert_failed>
 80011de:	e768      	b.n	80010b2 <HAL_ADC_ConfigChannel+0x82>
      MODIFY_REG(hadc->Instance->OFR1               ,
 80011e0:	6e1e      	ldr	r6, [r3, #96]	@ 0x60
 80011e2:	4310      	orrs	r0, r2
 80011e4:	4a43      	ldr	r2, [pc, #268]	@ (80012f4 <HAL_ADC_ConfigChannel+0x2c4>)
 80011e6:	4032      	ands	r2, r6
 80011e8:	4302      	orrs	r2, r0
 80011ea:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80011ee:	661a      	str	r2, [r3, #96]	@ 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 80011f0:	689a      	ldr	r2, [r3, #8]
 80011f2:	f002 0203 	and.w	r2, r2, #3
 80011f6:	2a01      	cmp	r2, #1
 80011f8:	f000 808f 	beq.w	800131a <HAL_ADC_ConfigChannel+0x2ea>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80011fc:	68e0      	ldr	r0, [r4, #12]
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80011fe:	2201      	movs	r2, #1
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001200:	2801      	cmp	r0, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001202:	fa02 f201 	lsl.w	r2, r2, r1
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001206:	f000 808e 	beq.w	8001326 <HAL_ADC_ConfigChannel+0x2f6>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800120a:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
 800120e:	ea20 0202 	bic.w	r2, r0, r2
 8001212:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001216:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800121a:	f000 8099 	beq.w	8001350 <HAL_ADC_ConfigChannel+0x320>
 800121e:	4a33      	ldr	r2, [pc, #204]	@ (80012ec <HAL_ADC_ConfigChannel+0x2bc>)
 8001220:	4293      	cmp	r3, r2
 8001222:	d06b      	beq.n	80012fc <HAL_ADC_ConfigChannel+0x2cc>
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001224:	2910      	cmp	r1, #16
 8001226:	f000 80b2 	beq.w	800138e <HAL_ADC_ConfigChannel+0x35e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800122a:	2911      	cmp	r1, #17
 800122c:	f000 80e9 	beq.w	8001402 <HAL_ADC_ConfigChannel+0x3d2>
{
 8001230:	4a31      	ldr	r2, [pc, #196]	@ (80012f8 <HAL_ADC_ConfigChannel+0x2c8>)
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001232:	2912      	cmp	r1, #18
 8001234:	d175      	bne.n	8001322 <HAL_ADC_ConfigChannel+0x2f2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001236:	6890      	ldr	r0, [r2, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001238:	0244      	lsls	r4, r0, #9
 800123a:	d472      	bmi.n	8001322 <HAL_ADC_ConfigChannel+0x2f2>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800123c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001240:	f040 80e3 	bne.w	800140a <HAL_ADC_ConfigChannel+0x3da>
 8001244:	4829      	ldr	r0, [pc, #164]	@ (80012ec <HAL_ADC_ConfigChannel+0x2bc>)
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001246:	689c      	ldr	r4, [r3, #8]
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001248:	9002      	str	r0, [sp, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800124a:	f004 0403 	and.w	r4, r4, #3
 800124e:	2c01      	cmp	r4, #1
 8001250:	d0a2      	beq.n	8001198 <HAL_ADC_ConfigChannel+0x168>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001252:	6884      	ldr	r4, [r0, #8]
 8001254:	f004 0403 	and.w	r4, r4, #3
 8001258:	2c01      	cmp	r4, #1
 800125a:	f000 80ee 	beq.w	800143a <HAL_ADC_ConfigChannel+0x40a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800125e:	2910      	cmp	r1, #16
 8001260:	f000 80f0 	beq.w	8001444 <HAL_ADC_ConfigChannel+0x414>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001264:	2911      	cmp	r1, #17
 8001266:	f000 80da 	beq.w	800141e <HAL_ADC_ConfigChannel+0x3ee>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800126a:	6893      	ldr	r3, [r2, #8]
 800126c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001270:	6093      	str	r3, [r2, #8]
 8001272:	e056      	b.n	8001322 <HAL_ADC_ConfigChannel+0x2f2>
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
 8001274:	481e      	ldr	r0, [pc, #120]	@ (80012f0 <HAL_ADC_ConfigChannel+0x2c0>)
 8001276:	f241 51bc 	movw	r1, #5564	@ 0x15bc
 800127a:	f003 fccb 	bl	8004c14 <assert_failed>
 800127e:	e706      	b.n	800108e <HAL_ADC_ConfigChannel+0x5e>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8001280:	481b      	ldr	r0, [pc, #108]	@ (80012f0 <HAL_ADC_ConfigChannel+0x2c0>)
 8001282:	f241 51b9 	movw	r1, #5561	@ 0x15b9
 8001286:	f003 fcc5 	bl	8004c14 <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 800128a:	68a3      	ldr	r3, [r4, #8]
 800128c:	2b07      	cmp	r3, #7
 800128e:	f67f aef2 	bls.w	8001076 <HAL_ADC_ConfigChannel+0x46>
 8001292:	4817      	ldr	r0, [pc, #92]	@ (80012f0 <HAL_ADC_ConfigChannel+0x2c0>)
 8001294:	f241 51ba 	movw	r1, #5562	@ 0x15ba
 8001298:	f003 fcbc 	bl	8004c14 <assert_failed>
 800129c:	e6eb      	b.n	8001076 <HAL_ADC_ConfigChannel+0x46>
    else if (sConfig->Rank < 10U)
 800129e:	2809      	cmp	r0, #9
 80012a0:	d90d      	bls.n	80012be <HAL_ADC_ConfigChannel+0x28e>
    else if (sConfig->Rank < 15U)
 80012a2:	280e      	cmp	r0, #14
 80012a4:	f200 8087 	bhi.w	80013b6 <HAL_ADC_ConfigChannel+0x386>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80012a8:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80012aa:	3a3c      	subs	r2, #60	@ 0x3c
 80012ac:	261f      	movs	r6, #31
 80012ae:	4096      	lsls	r6, r2
 80012b0:	ea20 0006 	bic.w	r0, r0, r6
 80012b4:	fa01 f202 	lsl.w	r2, r1, r2
 80012b8:	4302      	orrs	r2, r0
 80012ba:	639a      	str	r2, [r3, #56]	@ 0x38
 80012bc:	e718      	b.n	80010f0 <HAL_ADC_ConfigChannel+0xc0>
      MODIFY_REG(hadc->Instance->SQR2,
 80012be:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80012c0:	3a1e      	subs	r2, #30
 80012c2:	261f      	movs	r6, #31
 80012c4:	4096      	lsls	r6, r2
 80012c6:	ea20 0006 	bic.w	r0, r0, r6
 80012ca:	fa01 f202 	lsl.w	r2, r1, r2
 80012ce:	4302      	orrs	r2, r0
 80012d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80012d2:	e70d      	b.n	80010f0 <HAL_ADC_ConfigChannel+0xc0>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80012d4:	699e      	ldr	r6, [r3, #24]
 80012d6:	381e      	subs	r0, #30
 80012d8:	f04f 0c07 	mov.w	ip, #7
 80012dc:	4082      	lsls	r2, r0
 80012de:	fa0c f000 	lsl.w	r0, ip, r0
 80012e2:	ea26 0000 	bic.w	r0, r6, r0
 80012e6:	4302      	orrs	r2, r0
 80012e8:	619a      	str	r2, [r3, #24]
 80012ea:	e715      	b.n	8001118 <HAL_ADC_ConfigChannel+0xe8>
 80012ec:	50000100 	.word	0x50000100
 80012f0:	080059f8 	.word	0x080059f8
 80012f4:	83fff000 	.word	0x83fff000
 80012f8:	50000700 	.word	0x50000700
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80012fc:	2910      	cmp	r1, #16
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80012fe:	4a7b      	ldr	r2, [pc, #492]	@ (80014ec <HAL_ADC_ConfigChannel+0x4bc>)
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001300:	f000 8089 	beq.w	8001416 <HAL_ADC_ConfigChannel+0x3e6>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001304:	2911      	cmp	r1, #17
 8001306:	d194      	bne.n	8001232 <HAL_ADC_ConfigChannel+0x202>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001308:	6890      	ldr	r0, [r2, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800130a:	01c6      	lsls	r6, r0, #7
 800130c:	d57d      	bpl.n	800140a <HAL_ADC_ConfigChannel+0x3da>
 800130e:	e008      	b.n	8001322 <HAL_ADC_ConfigChannel+0x2f2>
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 8001310:	6962      	ldr	r2, [r4, #20]
 8001312:	2aff      	cmp	r2, #255	@ 0xff
 8001314:	f67f aec4 	bls.w	80010a0 <HAL_ADC_ConfigChannel+0x70>
 8001318:	e755      	b.n	80011c6 <HAL_ADC_ConfigChannel+0x196>
  if (ADC_IS_ENABLE(hadc) == RESET)
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	07d6      	lsls	r6, r2, #31
 800131e:	f57f af6d 	bpl.w	80011fc <HAL_ADC_ConfigChannel+0x1cc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001322:	2000      	movs	r0, #0
 8001324:	e740      	b.n	80011a8 <HAL_ADC_ConfigChannel+0x178>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001326:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 800132a:	68a4      	ldr	r4, [r4, #8]
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800132c:	4302      	orrs	r2, r0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800132e:	2909      	cmp	r1, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001330:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001334:	d917      	bls.n	8001366 <HAL_ADC_ConfigChannel+0x336>
        MODIFY_REG(hadc->Instance->SMPR2,
 8001336:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 800133a:	699a      	ldr	r2, [r3, #24]
 800133c:	381b      	subs	r0, #27
 800133e:	2607      	movs	r6, #7
 8001340:	4084      	lsls	r4, r0
 8001342:	fa06 f000 	lsl.w	r0, r6, r0
 8001346:	ea22 0200 	bic.w	r2, r2, r0
 800134a:	4322      	orrs	r2, r4
 800134c:	619a      	str	r2, [r3, #24]
 800134e:	e762      	b.n	8001216 <HAL_ADC_ConfigChannel+0x1e6>
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001350:	2910      	cmp	r1, #16
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001352:	4a66      	ldr	r2, [pc, #408]	@ (80014ec <HAL_ADC_ConfigChannel+0x4bc>)
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001354:	d06c      	beq.n	8001430 <HAL_ADC_ConfigChannel+0x400>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001356:	2911      	cmp	r1, #17
 8001358:	f47f af6b 	bne.w	8001232 <HAL_ADC_ConfigChannel+0x202>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800135c:	6890      	ldr	r0, [r2, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800135e:	01c0      	lsls	r0, r0, #7
 8001360:	f57f af70 	bpl.w	8001244 <HAL_ADC_ConfigChannel+0x214>
 8001364:	e7dd      	b.n	8001322 <HAL_ADC_ConfigChannel+0x2f2>
        MODIFY_REG(hadc->Instance->SMPR1,
 8001366:	1c48      	adds	r0, r1, #1
 8001368:	695a      	ldr	r2, [r3, #20]
 800136a:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 800136e:	2607      	movs	r6, #7
 8001370:	4084      	lsls	r4, r0
 8001372:	fa06 f000 	lsl.w	r0, r6, r0
 8001376:	ea22 0200 	bic.w	r2, r2, r0
 800137a:	4322      	orrs	r2, r4
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800137c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
        MODIFY_REG(hadc->Instance->SMPR1,
 8001380:	615a      	str	r2, [r3, #20]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001382:	d0ce      	beq.n	8001322 <HAL_ADC_ConfigChannel+0x2f2>
 8001384:	4a5a      	ldr	r2, [pc, #360]	@ (80014f0 <HAL_ADC_ConfigChannel+0x4c0>)
 8001386:	4293      	cmp	r3, r2
 8001388:	f47f af52 	bne.w	8001230 <HAL_ADC_ConfigChannel+0x200>
 800138c:	e7c9      	b.n	8001322 <HAL_ADC_ConfigChannel+0x2f2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800138e:	4a59      	ldr	r2, [pc, #356]	@ (80014f4 <HAL_ADC_ConfigChannel+0x4c4>)
 8001390:	6890      	ldr	r0, [r2, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001392:	0200      	lsls	r0, r0, #8
 8001394:	d4c5      	bmi.n	8001322 <HAL_ADC_ConfigChannel+0x2f2>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001396:	4858      	ldr	r0, [pc, #352]	@ (80014f8 <HAL_ADC_ConfigChannel+0x4c8>)
 8001398:	4283      	cmp	r3, r0
 800139a:	d070      	beq.n	800147e <HAL_ADC_ConfigChannel+0x44e>
 800139c:	4c57      	ldr	r4, [pc, #348]	@ (80014fc <HAL_ADC_ConfigChannel+0x4cc>)
 800139e:	42a3      	cmp	r3, r4
 80013a0:	f43f af51 	beq.w	8001246 <HAL_ADC_ConfigChannel+0x216>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80013a4:	6898      	ldr	r0, [r3, #8]
 80013a6:	f000 0003 	and.w	r0, r0, #3
 80013aa:	2801      	cmp	r0, #1
 80013ac:	d069      	beq.n	8001482 <HAL_ADC_ConfigChannel+0x452>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80013ae:	2910      	cmp	r1, #16
 80013b0:	f47f af58 	bne.w	8001264 <HAL_ADC_ConfigChannel+0x234>
 80013b4:	e7b5      	b.n	8001322 <HAL_ADC_ConfigChannel+0x2f2>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80013b6:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80013b8:	3a5a      	subs	r2, #90	@ 0x5a
 80013ba:	261f      	movs	r6, #31
 80013bc:	4096      	lsls	r6, r2
 80013be:	ea20 0006 	bic.w	r0, r0, r6
 80013c2:	fa01 f202 	lsl.w	r2, r1, r2
 80013c6:	4302      	orrs	r2, r0
 80013c8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80013ca:	e691      	b.n	80010f0 <HAL_ADC_ConfigChannel+0xc0>
      MODIFY_REG(hadc->Instance->OFR4               ,
 80013cc:	6ede      	ldr	r6, [r3, #108]	@ 0x6c
 80013ce:	4310      	orrs	r0, r2
 80013d0:	4a4b      	ldr	r2, [pc, #300]	@ (8001500 <HAL_ADC_ConfigChannel+0x4d0>)
 80013d2:	4032      	ands	r2, r6
 80013d4:	4302      	orrs	r2, r0
 80013d6:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80013da:	66da      	str	r2, [r3, #108]	@ 0x6c
      break;
 80013dc:	e708      	b.n	80011f0 <HAL_ADC_ConfigChannel+0x1c0>
      MODIFY_REG(hadc->Instance->OFR3               ,
 80013de:	6e9e      	ldr	r6, [r3, #104]	@ 0x68
 80013e0:	4310      	orrs	r0, r2
 80013e2:	4a47      	ldr	r2, [pc, #284]	@ (8001500 <HAL_ADC_ConfigChannel+0x4d0>)
 80013e4:	4032      	ands	r2, r6
 80013e6:	4302      	orrs	r2, r0
 80013e8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80013ec:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 80013ee:	e6ff      	b.n	80011f0 <HAL_ADC_ConfigChannel+0x1c0>
      MODIFY_REG(hadc->Instance->OFR2               ,
 80013f0:	6e5e      	ldr	r6, [r3, #100]	@ 0x64
 80013f2:	4310      	orrs	r0, r2
 80013f4:	4a42      	ldr	r2, [pc, #264]	@ (8001500 <HAL_ADC_ConfigChannel+0x4d0>)
 80013f6:	4032      	ands	r2, r6
 80013f8:	4302      	orrs	r2, r0
 80013fa:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80013fe:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 8001400:	e6f6      	b.n	80011f0 <HAL_ADC_ConfigChannel+0x1c0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001402:	4a3c      	ldr	r2, [pc, #240]	@ (80014f4 <HAL_ADC_ConfigChannel+0x4c4>)
 8001404:	6890      	ldr	r0, [r2, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001406:	01c4      	lsls	r4, r0, #7
 8001408:	d48b      	bmi.n	8001322 <HAL_ADC_ConfigChannel+0x2f2>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800140a:	4839      	ldr	r0, [pc, #228]	@ (80014f0 <HAL_ADC_ConfigChannel+0x4c0>)
 800140c:	4283      	cmp	r3, r0
 800140e:	d1c2      	bne.n	8001396 <HAL_ADC_ConfigChannel+0x366>
 8001410:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001414:	e717      	b.n	8001246 <HAL_ADC_ConfigChannel+0x216>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001416:	6890      	ldr	r0, [r2, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001418:	0204      	lsls	r4, r0, #8
 800141a:	d5f9      	bpl.n	8001410 <HAL_ADC_ConfigChannel+0x3e0>
 800141c:	e781      	b.n	8001322 <HAL_ADC_ConfigChannel+0x2f2>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800141e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001422:	f47f af7e 	bne.w	8001322 <HAL_ADC_ConfigChannel+0x2f2>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001426:	6893      	ldr	r3, [r2, #8]
 8001428:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800142c:	6093      	str	r3, [r2, #8]
 800142e:	e778      	b.n	8001322 <HAL_ADC_ConfigChannel+0x2f2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001430:	6890      	ldr	r0, [r2, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001432:	0206      	lsls	r6, r0, #8
 8001434:	f57f af06 	bpl.w	8001244 <HAL_ADC_ConfigChannel+0x214>
 8001438:	e773      	b.n	8001322 <HAL_ADC_ConfigChannel+0x2f2>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800143a:	6800      	ldr	r0, [r0, #0]
 800143c:	07c0      	lsls	r0, r0, #31
 800143e:	f53f aeae 	bmi.w	800119e <HAL_ADC_ConfigChannel+0x16e>
 8001442:	e70c      	b.n	800125e <HAL_ADC_ConfigChannel+0x22e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001444:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001448:	f47f af6b 	bne.w	8001322 <HAL_ADC_ConfigChannel+0x2f2>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800144c:	4b2d      	ldr	r3, [pc, #180]	@ (8001504 <HAL_ADC_ConfigChannel+0x4d4>)
 800144e:	482e      	ldr	r0, [pc, #184]	@ (8001508 <HAL_ADC_ConfigChannel+0x4d8>)
 8001450:	681b      	ldr	r3, [r3, #0]
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001452:	6891      	ldr	r1, [r2, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001454:	fba0 0303 	umull	r0, r3, r0, r3
 8001458:	0c9b      	lsrs	r3, r3, #18
 800145a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800145e:	005b      	lsls	r3, r3, #1
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001460:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8001464:	6091      	str	r1, [r2, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001466:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8001468:	9b01      	ldr	r3, [sp, #4]
 800146a:	2b00      	cmp	r3, #0
 800146c:	f43f af59 	beq.w	8001322 <HAL_ADC_ConfigChannel+0x2f2>
            wait_loop_index--;
 8001470:	9b01      	ldr	r3, [sp, #4]
 8001472:	3b01      	subs	r3, #1
 8001474:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8001476:	9b01      	ldr	r3, [sp, #4]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d1f9      	bne.n	8001470 <HAL_ADC_ConfigChannel+0x440>
 800147c:	e751      	b.n	8001322 <HAL_ADC_ConfigChannel+0x2f2>
 800147e:	481f      	ldr	r0, [pc, #124]	@ (80014fc <HAL_ADC_ConfigChannel+0x4cc>)
 8001480:	e6e1      	b.n	8001246 <HAL_ADC_ConfigChannel+0x216>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	07de      	lsls	r6, r3, #31
 8001486:	f53f ae8a 	bmi.w	800119e <HAL_ADC_ConfigChannel+0x16e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800148a:	2910      	cmp	r1, #16
 800148c:	f43f af49 	beq.w	8001322 <HAL_ADC_ConfigChannel+0x2f2>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001490:	2911      	cmp	r1, #17
 8001492:	f47f aeea 	bne.w	800126a <HAL_ADC_ConfigChannel+0x23a>
 8001496:	e744      	b.n	8001322 <HAL_ADC_ConfigChannel+0x2f2>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001498:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 800149a:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 800149e:	4290      	cmp	r0, r2
 80014a0:	d014      	beq.n	80014cc <HAL_ADC_ConfigChannel+0x49c>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80014a2:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 80014a4:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80014a8:	4290      	cmp	r0, r2
 80014aa:	d014      	beq.n	80014d6 <HAL_ADC_ConfigChannel+0x4a6>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80014ac:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 80014ae:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80014b2:	4290      	cmp	r0, r2
 80014b4:	d014      	beq.n	80014e0 <HAL_ADC_ConfigChannel+0x4b0>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80014b6:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80014b8:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80014bc:	4290      	cmp	r0, r2
 80014be:	f47f ae97 	bne.w	80011f0 <HAL_ADC_ConfigChannel+0x1c0>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80014c2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80014c4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80014c8:	66da      	str	r2, [r3, #108]	@ 0x6c
 80014ca:	e691      	b.n	80011f0 <HAL_ADC_ConfigChannel+0x1c0>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80014cc:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 80014ce:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80014d2:	6618      	str	r0, [r3, #96]	@ 0x60
 80014d4:	e7e5      	b.n	80014a2 <HAL_ADC_ConfigChannel+0x472>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80014d6:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 80014d8:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80014dc:	6658      	str	r0, [r3, #100]	@ 0x64
 80014de:	e7e5      	b.n	80014ac <HAL_ADC_ConfigChannel+0x47c>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80014e0:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 80014e2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80014e6:	6698      	str	r0, [r3, #104]	@ 0x68
 80014e8:	e7e5      	b.n	80014b6 <HAL_ADC_ConfigChannel+0x486>
 80014ea:	bf00      	nop
 80014ec:	50000300 	.word	0x50000300
 80014f0:	50000100 	.word	0x50000100
 80014f4:	50000700 	.word	0x50000700
 80014f8:	50000400 	.word	0x50000400
 80014fc:	50000500 	.word	0x50000500
 8001500:	83fff000 	.word	0x83fff000
 8001504:	20000008 	.word	0x20000008
 8001508:	431bde83 	.word	0x431bde83

0800150c <HAL_ADCEx_MultiModeConfigChannel>:
{
 800150c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
 800150e:	6803      	ldr	r3, [r0, #0]
 8001510:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
{
 8001514:	4604      	mov	r4, r0
 8001516:	460d      	mov	r5, r1
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
 8001518:	d007      	beq.n	800152a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800151a:	4a5a      	ldr	r2, [pc, #360]	@ (8001684 <HAL_ADCEx_MultiModeConfigChannel+0x178>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d004      	beq.n	800152a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8001520:	4859      	ldr	r0, [pc, #356]	@ (8001688 <HAL_ADCEx_MultiModeConfigChannel+0x17c>)
 8001522:	f641 3195 	movw	r1, #7061	@ 0x1b95
 8001526:	f003 fb75 	bl	8004c14 <assert_failed>
  assert_param(IS_ADC_MODE(multimode->Mode));
 800152a:	682b      	ldr	r3, [r5, #0]
 800152c:	2b09      	cmp	r3, #9
 800152e:	d873      	bhi.n	8001618 <HAL_ADCEx_MultiModeConfigChannel+0x10c>
 8001530:	f240 22ef 	movw	r2, #751	@ 0x2ef
 8001534:	40da      	lsrs	r2, r3
 8001536:	07d6      	lsls	r6, r2, #31
 8001538:	d56e      	bpl.n	8001618 <HAL_ADCEx_MultiModeConfigChannel+0x10c>
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800153a:	b1d3      	cbz	r3, 8001572 <HAL_ADCEx_MultiModeConfigChannel+0x66>
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 800153c:	686b      	ldr	r3, [r5, #4]
 800153e:	f433 4200 	bics.w	r2, r3, #32768	@ 0x8000
 8001542:	d007      	beq.n	8001554 <HAL_ADCEx_MultiModeConfigChannel+0x48>
 8001544:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8001548:	d004      	beq.n	8001554 <HAL_ADCEx_MultiModeConfigChannel+0x48>
 800154a:	484f      	ldr	r0, [pc, #316]	@ (8001688 <HAL_ADCEx_MultiModeConfigChannel+0x17c>)
 800154c:	f641 3199 	movw	r1, #7065	@ 0x1b99
 8001550:	f003 fb60 	bl	8004c14 <assert_failed>
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 8001554:	68ab      	ldr	r3, [r5, #8]
 8001556:	f433 7340 	bics.w	r3, r3, #768	@ 0x300
 800155a:	d00a      	beq.n	8001572 <HAL_ADCEx_MultiModeConfigChannel+0x66>
 800155c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001560:	d007      	beq.n	8001572 <HAL_ADCEx_MultiModeConfigChannel+0x66>
 8001562:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001566:	d004      	beq.n	8001572 <HAL_ADCEx_MultiModeConfigChannel+0x66>
 8001568:	4847      	ldr	r0, [pc, #284]	@ (8001688 <HAL_ADCEx_MultiModeConfigChannel+0x17c>)
 800156a:	f641 319a 	movw	r1, #7066	@ 0x1b9a
 800156e:	f003 fb51 	bl	8004c14 <assert_failed>
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001572:	6823      	ldr	r3, [r4, #0]
 8001574:	4a45      	ldr	r2, [pc, #276]	@ (800168c <HAL_ADCEx_MultiModeConfigChannel+0x180>)
 8001576:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800157a:	d00c      	beq.n	8001596 <HAL_ADCEx_MultiModeConfigChannel+0x8a>
 800157c:	4293      	cmp	r3, r2
 800157e:	d008      	beq.n	8001592 <HAL_ADCEx_MultiModeConfigChannel+0x86>
 8001580:	f502 7240 	add.w	r2, r2, #768	@ 0x300
 8001584:	4293      	cmp	r3, r2
 8001586:	d04e      	beq.n	8001626 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8001588:	4941      	ldr	r1, [pc, #260]	@ (8001690 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 800158a:	428b      	cmp	r3, r1
 800158c:	d003      	beq.n	8001596 <HAL_ADCEx_MultiModeConfigChannel+0x8a>
    return HAL_ERROR;
 800158e:	2001      	movs	r0, #1
} 
 8001590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001592:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
  __HAL_LOCK(hadc);
 8001596:	f894 103c 	ldrb.w	r1, [r4, #60]	@ 0x3c
 800159a:	2901      	cmp	r1, #1
 800159c:	d048      	beq.n	8001630 <HAL_ADCEx_MultiModeConfigChannel+0x124>
 800159e:	2101      	movs	r1, #1
 80015a0:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80015a4:	6899      	ldr	r1, [r3, #8]
 80015a6:	0748      	lsls	r0, r1, #29
 80015a8:	d508      	bpl.n	80015bc <HAL_ADCEx_MultiModeConfigChannel+0xb0>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015aa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80015ac:	f043 0320 	orr.w	r3, r3, #32
    tmp_hal_status = HAL_ERROR;
 80015b0:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015b2:	6423      	str	r3, [r4, #64]	@ 0x40
  __HAL_UNLOCK(hadc);
 80015b4:	2300      	movs	r3, #0
 80015b6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
} 
 80015ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80015bc:	6891      	ldr	r1, [r2, #8]
 80015be:	0749      	lsls	r1, r1, #29
 80015c0:	d4f3      	bmi.n	80015aa <HAL_ADCEx_MultiModeConfigChannel+0x9e>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80015c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80015c6:	d04a      	beq.n	800165e <HAL_ADCEx_MultiModeConfigChannel+0x152>
 80015c8:	4e30      	ldr	r6, [pc, #192]	@ (800168c <HAL_ADCEx_MultiModeConfigChannel+0x180>)
 80015ca:	4932      	ldr	r1, [pc, #200]	@ (8001694 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 80015cc:	4832      	ldr	r0, [pc, #200]	@ (8001698 <HAL_ADCEx_MultiModeConfigChannel+0x18c>)
 80015ce:	42b3      	cmp	r3, r6
 80015d0:	bf18      	it	ne
 80015d2:	4601      	movne	r1, r0
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80015d4:	6828      	ldr	r0, [r5, #0]
 80015d6:	b368      	cbz	r0, 8001634 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80015d8:	688e      	ldr	r6, [r1, #8]
 80015da:	686f      	ldr	r7, [r5, #4]
 80015dc:	f426 4c60 	bic.w	ip, r6, #57344	@ 0xe000
 80015e0:	f894 6030 	ldrb.w	r6, [r4, #48]	@ 0x30
 80015e4:	ea47 3646 	orr.w	r6, r7, r6, lsl #13
 80015e8:	ea46 060c 	orr.w	r6, r6, ip
 80015ec:	608e      	str	r6, [r1, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80015ee:	689e      	ldr	r6, [r3, #8]
 80015f0:	f006 0603 	and.w	r6, r6, #3
 80015f4:	2e01      	cmp	r6, #1
 80015f6:	d03c      	beq.n	8001672 <HAL_ADCEx_MultiModeConfigChannel+0x166>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80015f8:	6893      	ldr	r3, [r2, #8]
 80015fa:	f003 0303 	and.w	r3, r3, #3
 80015fe:	2b01      	cmp	r3, #1
 8001600:	d02f      	beq.n	8001662 <HAL_ADCEx_MultiModeConfigChannel+0x156>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001602:	688b      	ldr	r3, [r1, #8]
 8001604:	68aa      	ldr	r2, [r5, #8]
 8001606:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800160a:	4310      	orrs	r0, r2
 800160c:	f023 030f 	bic.w	r3, r3, #15
 8001610:	4318      	orrs	r0, r3
 8001612:	6088      	str	r0, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001614:	2000      	movs	r0, #0
 8001616:	e7cd      	b.n	80015b4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
  assert_param(IS_ADC_MODE(multimode->Mode));
 8001618:	481b      	ldr	r0, [pc, #108]	@ (8001688 <HAL_ADCEx_MultiModeConfigChannel+0x17c>)
 800161a:	f641 3196 	movw	r1, #7062	@ 0x1b96
 800161e:	f003 faf9 	bl	8004c14 <assert_failed>
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001622:	682b      	ldr	r3, [r5, #0]
 8001624:	e789      	b.n	800153a <HAL_ADCEx_MultiModeConfigChannel+0x2e>
  __HAL_LOCK(hadc);
 8001626:	f894 103c 	ldrb.w	r1, [r4, #60]	@ 0x3c
 800162a:	4a19      	ldr	r2, [pc, #100]	@ (8001690 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 800162c:	2901      	cmp	r1, #1
 800162e:	d1b6      	bne.n	800159e <HAL_ADCEx_MultiModeConfigChannel+0x92>
 8001630:	2002      	movs	r0, #2
} 
 8001632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001634:	6888      	ldr	r0, [r1, #8]
 8001636:	f420 4060 	bic.w	r0, r0, #57344	@ 0xe000
 800163a:	6088      	str	r0, [r1, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800163c:	6898      	ldr	r0, [r3, #8]
 800163e:	f000 0003 	and.w	r0, r0, #3
 8001642:	2801      	cmp	r0, #1
 8001644:	d019      	beq.n	800167a <HAL_ADCEx_MultiModeConfigChannel+0x16e>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001646:	6893      	ldr	r3, [r2, #8]
 8001648:	f003 0303 	and.w	r3, r3, #3
 800164c:	2b01      	cmp	r3, #1
 800164e:	d00c      	beq.n	800166a <HAL_ADCEx_MultiModeConfigChannel+0x15e>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8001650:	688b      	ldr	r3, [r1, #8]
 8001652:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001656:	f023 030f 	bic.w	r3, r3, #15
 800165a:	608b      	str	r3, [r1, #8]
 800165c:	e7da      	b.n	8001614 <HAL_ADCEx_MultiModeConfigChannel+0x108>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800165e:	490d      	ldr	r1, [pc, #52]	@ (8001694 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8001660:	e7b8      	b.n	80015d4 <HAL_ADCEx_MultiModeConfigChannel+0xc8>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001662:	6813      	ldr	r3, [r2, #0]
 8001664:	07de      	lsls	r6, r3, #31
 8001666:	d4d5      	bmi.n	8001614 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8001668:	e7cb      	b.n	8001602 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800166a:	6813      	ldr	r3, [r2, #0]
 800166c:	07db      	lsls	r3, r3, #31
 800166e:	d4d1      	bmi.n	8001614 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8001670:	e7ee      	b.n	8001650 <HAL_ADCEx_MultiModeConfigChannel+0x144>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	07df      	lsls	r7, r3, #31
 8001676:	d4cd      	bmi.n	8001614 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8001678:	e7be      	b.n	80015f8 <HAL_ADCEx_MultiModeConfigChannel+0xec>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	07d8      	lsls	r0, r3, #31
 800167e:	d4c9      	bmi.n	8001614 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8001680:	e7e1      	b.n	8001646 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
 8001682:	bf00      	nop
 8001684:	50000400 	.word	0x50000400
 8001688:	080059f8 	.word	0x080059f8
 800168c:	50000100 	.word	0x50000100
 8001690:	50000500 	.word	0x50000500
 8001694:	50000300 	.word	0x50000300
 8001698:	50000700 	.word	0x50000700

0800169c <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 800169c:	1ec3      	subs	r3, r0, #3
 800169e:	2b04      	cmp	r3, #4
{
 80016a0:	b510      	push	{r4, lr}
 80016a2:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80016a4:	d80e      	bhi.n	80016c4 <HAL_NVIC_SetPriorityGrouping+0x28>
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016a6:	490a      	ldr	r1, [pc, #40]	@ (80016d0 <HAL_NVIC_SetPriorityGrouping+0x34>)
 80016a8:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016aa:	0223      	lsls	r3, r4, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ac:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016b4:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80016c0:	60cb      	str	r3, [r1, #12]

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80016c2:	bd10      	pop	{r4, pc}
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80016c4:	4803      	ldr	r0, [pc, #12]	@ (80016d4 <HAL_NVIC_SetPriorityGrouping+0x38>)
 80016c6:	21ab      	movs	r1, #171	@ 0xab
 80016c8:	f003 faa4 	bl	8004c14 <assert_failed>
 80016cc:	e7eb      	b.n	80016a6 <HAL_NVIC_SetPriorityGrouping+0xa>
 80016ce:	bf00      	nop
 80016d0:	e000ed00 	.word	0xe000ed00
 80016d4:	08005a34 	.word	0x08005a34

080016d8 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80016d8:	2a0f      	cmp	r2, #15
{
 80016da:	b570      	push	{r4, r5, r6, lr}
 80016dc:	4616      	mov	r6, r2
 80016de:	4605      	mov	r5, r0
 80016e0:	460c      	mov	r4, r1
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80016e2:	d834      	bhi.n	800174e <HAL_NVIC_SetPriority+0x76>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80016e4:	2c0f      	cmp	r4, #15
 80016e6:	d82d      	bhi.n	8001744 <HAL_NVIC_SetPriority+0x6c>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001758 <HAL_NVIC_SetPriority+0x80>)
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016f0:	f1c3 0207 	rsb	r2, r3, #7
 80016f4:	2a04      	cmp	r2, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016f6:	f103 0104 	add.w	r1, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016fa:	bf28      	it	cs
 80016fc:	2204      	movcs	r2, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016fe:	2906      	cmp	r1, #6
 8001700:	d917      	bls.n	8001732 <HAL_NVIC_SetPriority+0x5a>
 8001702:	1ed9      	subs	r1, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001704:	f04f 33ff 	mov.w	r3, #4294967295
 8001708:	408b      	lsls	r3, r1
 800170a:	ea26 0603 	bic.w	r6, r6, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800170e:	f04f 33ff 	mov.w	r3, #4294967295
 8001712:	4093      	lsls	r3, r2
 8001714:	ea24 0303 	bic.w	r3, r4, r3
 8001718:	408b      	lsls	r3, r1
 800171a:	4333      	orrs	r3, r6
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800171c:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 800171e:	2d00      	cmp	r5, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001720:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8001722:	db09      	blt.n	8001738 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001724:	f105 4560 	add.w	r5, r5, #3758096384	@ 0xe0000000
 8001728:	f505 4561 	add.w	r5, r5, #57600	@ 0xe100
 800172c:	f885 3300 	strb.w	r3, [r5, #768]	@ 0x300
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001730:	bd70      	pop	{r4, r5, r6, pc}
 8001732:	2600      	movs	r6, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001734:	4631      	mov	r1, r6
 8001736:	e7ea      	b.n	800170e <HAL_NVIC_SetPriority+0x36>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001738:	4a08      	ldr	r2, [pc, #32]	@ (800175c <HAL_NVIC_SetPriority+0x84>)
 800173a:	f005 050f 	and.w	r5, r5, #15
 800173e:	442a      	add	r2, r5
 8001740:	7613      	strb	r3, [r2, #24]
 8001742:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8001744:	4806      	ldr	r0, [pc, #24]	@ (8001760 <HAL_NVIC_SetPriority+0x88>)
 8001746:	21c4      	movs	r1, #196	@ 0xc4
 8001748:	f003 fa64 	bl	8004c14 <assert_failed>
 800174c:	e7cc      	b.n	80016e8 <HAL_NVIC_SetPriority+0x10>
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800174e:	4804      	ldr	r0, [pc, #16]	@ (8001760 <HAL_NVIC_SetPriority+0x88>)
 8001750:	21c3      	movs	r1, #195	@ 0xc3
 8001752:	f003 fa5f 	bl	8004c14 <assert_failed>
 8001756:	e7c5      	b.n	80016e4 <HAL_NVIC_SetPriority+0xc>
 8001758:	e000ed00 	.word	0xe000ed00
 800175c:	e000ecfc 	.word	0xe000ecfc
 8001760:	08005a34 	.word	0x08005a34

08001764 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8001764:	2800      	cmp	r0, #0
 8001766:	db08      	blt.n	800177a <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001768:	0941      	lsrs	r1, r0, #5
 800176a:	4a06      	ldr	r2, [pc, #24]	@ (8001784 <HAL_NVIC_EnableIRQ+0x20>)
 800176c:	f000 001f 	and.w	r0, r0, #31
 8001770:	2301      	movs	r3, #1
 8001772:	4083      	lsls	r3, r0
 8001774:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001778:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800177a:	4803      	ldr	r0, [pc, #12]	@ (8001788 <HAL_NVIC_EnableIRQ+0x24>)
 800177c:	21d7      	movs	r1, #215	@ 0xd7
 800177e:	f003 ba49 	b.w	8004c14 <assert_failed>
 8001782:	bf00      	nop
 8001784:	e000e100 	.word	0xe000e100
 8001788:	08005a34 	.word	0x08005a34

0800178c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800178c:	3801      	subs	r0, #1
 800178e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8001792:	d301      	bcc.n	8001798 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001794:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001796:	4770      	bx	lr
{
 8001798:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800179a:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800179e:	4c07      	ldr	r4, [pc, #28]	@ (80017bc <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017a0:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a2:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 80017a6:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017aa:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017ac:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017ae:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017b0:	619a      	str	r2, [r3, #24]
}
 80017b2:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017b6:	6119      	str	r1, [r3, #16]
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	e000ed00 	.word	0xe000ed00

080017c0 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
  /* Check DAC handle */
  if(hdac == NULL)
 80017c0:	b1d8      	cbz	r0, 80017fa <HAL_DAC_Init+0x3a>
  {
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 80017c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001800 <HAL_DAC_Init+0x40>)
 80017c4:	6802      	ldr	r2, [r0, #0]
 80017c6:	429a      	cmp	r2, r3
{
 80017c8:	b510      	push	{r4, lr}
 80017ca:	4604      	mov	r4, r0
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
 80017cc:	d004      	beq.n	80017d8 <HAL_DAC_Init+0x18>
 80017ce:	480d      	ldr	r0, [pc, #52]	@ (8001804 <HAL_DAC_Init+0x44>)
 80017d0:	f240 1147 	movw	r1, #327	@ 0x147
 80017d4:	f003 fa1e 	bl	8004c14 <assert_failed>

  if(hdac->State == HAL_DAC_STATE_RESET)
 80017d8:	7923      	ldrb	r3, [r4, #4]
 80017da:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80017de:	b13b      	cbz	r3, 80017f0 <HAL_DAC_Init+0x30>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80017e0:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 80017e2:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80017e4:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 80017e6:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80017e8:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 80017ea:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 80017ec:	4618      	mov	r0, r3
}
 80017ee:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 80017f0:	7162      	strb	r2, [r4, #5]
    HAL_DAC_MspInit(hdac);
 80017f2:	4620      	mov	r0, r4
 80017f4:	f003 fad4 	bl	8004da0 <HAL_DAC_MspInit>
 80017f8:	e7f2      	b.n	80017e0 <HAL_DAC_Init+0x20>
     return HAL_ERROR;
 80017fa:	2001      	movs	r0, #1
}
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	40007400 	.word	0x40007400
 8001804:	08005a70 	.word	0x08005a70

08001808 <HAL_DAC_ConfigChannel>:
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;

  /* Check the DAC parameters */
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8001808:	680b      	ldr	r3, [r1, #0]
{
 800180a:	b570      	push	{r4, r5, r6, lr}
 800180c:	460d      	mov	r5, r1
 800180e:	4604      	mov	r4, r0
 8001810:	4616      	mov	r6, r2
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8001812:	b14b      	cbz	r3, 8001828 <HAL_DAC_ConfigChannel+0x20>
 8001814:	2b1c      	cmp	r3, #28
 8001816:	d836      	bhi.n	8001886 <HAL_DAC_ConfigChannel+0x7e>
 8001818:	2b03      	cmp	r3, #3
 800181a:	d93d      	bls.n	8001898 <HAL_DAC_ConfigChannel+0x90>
 800181c:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 8001820:	fa22 f303 	lsr.w	r3, r2, r3
 8001824:	07db      	lsls	r3, r3, #31
 8001826:	d537      	bpl.n	8001898 <HAL_DAC_ConfigChannel+0x90>
  {
    /* Output Switch (OUTEN) control */
    assert_param(IS_DAC_OUTPUT_SWITCH_STATE(sConfig->DAC_OutputSwitch));    
  }    
#else
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
 8001828:	686b      	ldr	r3, [r5, #4]
 800182a:	f033 0302 	bics.w	r3, r3, #2
 800182e:	d004      	beq.n	800183a <HAL_DAC_ConfigChannel+0x32>
 8001830:	481d      	ldr	r0, [pc, #116]	@ (80018a8 <HAL_DAC_ConfigChannel+0xa0>)
 8001832:	f240 3116 	movw	r1, #790	@ 0x316
 8001836:	f003 f9ed 	bl	8004c14 <assert_failed>
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 800183a:	f036 0310 	bics.w	r3, r6, #16
 800183e:	d004      	beq.n	800184a <HAL_DAC_ConfigChannel+0x42>
 8001840:	4819      	ldr	r0, [pc, #100]	@ (80018a8 <HAL_DAC_ConfigChannel+0xa0>)
 8001842:	f44f 7146 	mov.w	r1, #792	@ 0x318
 8001846:	f003 f9e5 	bl	8004c14 <assert_failed>
 
  /* Process locked */
  __HAL_LOCK(hdac);
 800184a:	7963      	ldrb	r3, [r4, #5]
 800184c:	2b01      	cmp	r3, #1
 800184e:	d029      	beq.n	80018a4 <HAL_DAC_ConfigChannel+0x9c>
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001850:	2302      	movs	r3, #2
 8001852:	7123      	strb	r3, [r4, #4]
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8001854:	e9d5 3000 	ldrd	r3, r0, [r5]
  tmpreg1 = hdac->Instance->CR;
 8001858:	6822      	ldr	r2, [r4, #0]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800185a:	4303      	orrs	r3, r0
  tmpreg1 = hdac->Instance->CR;
 800185c:	6811      	ldr	r1, [r2, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800185e:	f640 70fe 	movw	r0, #4094	@ 0xffe
 8001862:	40b0      	lsls	r0, r6
 8001864:	ea21 0100 	bic.w	r1, r1, r0
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8001868:	40b3      	lsls	r3, r6
 800186a:	430b      	orrs	r3, r1
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800186c:	6013      	str	r3, [r2, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 800186e:	6813      	ldr	r3, [r2, #0]
 8001870:	21c0      	movs	r1, #192	@ 0xc0
 8001872:	40b1      	lsls	r1, r6

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001874:	2500      	movs	r5, #0
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8001876:	ea23 0301 	bic.w	r3, r3, r1
  hdac->State = HAL_DAC_STATE_READY;
 800187a:	2101      	movs	r1, #1
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 800187c:	6013      	str	r3, [r2, #0]
  hdac->State = HAL_DAC_STATE_READY;
 800187e:	7121      	strb	r1, [r4, #4]
  __HAL_UNLOCK(hdac);
 8001880:	7165      	strb	r5, [r4, #5]
  
  /* Return function status */
  return HAL_OK;
 8001882:	4628      	mov	r0, r5
}
 8001884:	bd70      	pop	{r4, r5, r6, pc}
 8001886:	3b24      	subs	r3, #36	@ 0x24
 8001888:	2b18      	cmp	r3, #24
 800188a:	d805      	bhi.n	8001898 <HAL_DAC_ConfigChannel+0x90>
 800188c:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 8001890:	fa22 f303 	lsr.w	r3, r2, r3
 8001894:	07da      	lsls	r2, r3, #31
 8001896:	d4c7      	bmi.n	8001828 <HAL_DAC_ConfigChannel+0x20>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
 8001898:	4803      	ldr	r0, [pc, #12]	@ (80018a8 <HAL_DAC_ConfigChannel+0xa0>)
 800189a:	f44f 7142 	mov.w	r1, #776	@ 0x308
 800189e:	f003 f9b9 	bl	8004c14 <assert_failed>
 80018a2:	e7c1      	b.n	8001828 <HAL_DAC_ConfigChannel+0x20>
  __HAL_LOCK(hdac);
 80018a4:	2002      	movs	r0, #2
}
 80018a6:	bd70      	pop	{r4, r5, r6, pc}
 80018a8:	08005aa8 	.word	0x08005aa8

080018ac <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80018ac:	2800      	cmp	r0, #0
 80018ae:	f000 80a7 	beq.w	8001a00 <HAL_DMA_Init+0x154>
{
 80018b2:	b538      	push	{r3, r4, r5, lr}
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 80018b4:	4a53      	ldr	r2, [pc, #332]	@ (8001a04 <HAL_DMA_Init+0x158>)
 80018b6:	6803      	ldr	r3, [r0, #0]
 80018b8:	4293      	cmp	r3, r2
 80018ba:	4604      	mov	r4, r0
 80018bc:	d025      	beq.n	800190a <HAL_DMA_Init+0x5e>
 80018be:	3214      	adds	r2, #20
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d022      	beq.n	800190a <HAL_DMA_Init+0x5e>
 80018c4:	3214      	adds	r2, #20
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d01f      	beq.n	800190a <HAL_DMA_Init+0x5e>
 80018ca:	3214      	adds	r2, #20
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d01c      	beq.n	800190a <HAL_DMA_Init+0x5e>
 80018d0:	3214      	adds	r2, #20
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d019      	beq.n	800190a <HAL_DMA_Init+0x5e>
 80018d6:	3214      	adds	r2, #20
 80018d8:	4293      	cmp	r3, r2
 80018da:	d016      	beq.n	800190a <HAL_DMA_Init+0x5e>
 80018dc:	3214      	adds	r2, #20
 80018de:	4293      	cmp	r3, r2
 80018e0:	d013      	beq.n	800190a <HAL_DMA_Init+0x5e>
 80018e2:	f502 7262 	add.w	r2, r2, #904	@ 0x388
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d00f      	beq.n	800190a <HAL_DMA_Init+0x5e>
 80018ea:	3214      	adds	r2, #20
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d00c      	beq.n	800190a <HAL_DMA_Init+0x5e>
 80018f0:	3214      	adds	r2, #20
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d009      	beq.n	800190a <HAL_DMA_Init+0x5e>
 80018f6:	3214      	adds	r2, #20
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d006      	beq.n	800190a <HAL_DMA_Init+0x5e>
 80018fc:	3214      	adds	r2, #20
 80018fe:	4293      	cmp	r3, r2
 8001900:	d003      	beq.n	800190a <HAL_DMA_Init+0x5e>
 8001902:	4841      	ldr	r0, [pc, #260]	@ (8001a08 <HAL_DMA_Init+0x15c>)
 8001904:	2193      	movs	r1, #147	@ 0x93
 8001906:	f003 f985 	bl	8004c14 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800190a:	6863      	ldr	r3, [r4, #4]
 800190c:	f033 0210 	bics.w	r2, r3, #16
 8001910:	d15c      	bne.n	80019cc <HAL_DMA_Init+0x120>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8001912:	68a3      	ldr	r3, [r4, #8]
 8001914:	f033 0340 	bics.w	r3, r3, #64	@ 0x40
 8001918:	d003      	beq.n	8001922 <HAL_DMA_Init+0x76>
 800191a:	483b      	ldr	r0, [pc, #236]	@ (8001a08 <HAL_DMA_Init+0x15c>)
 800191c:	2195      	movs	r1, #149	@ 0x95
 800191e:	f003 f979 	bl	8004c14 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8001922:	68e3      	ldr	r3, [r4, #12]
 8001924:	f033 0380 	bics.w	r3, r3, #128	@ 0x80
 8001928:	d003      	beq.n	8001932 <HAL_DMA_Init+0x86>
 800192a:	4837      	ldr	r0, [pc, #220]	@ (8001a08 <HAL_DMA_Init+0x15c>)
 800192c:	2196      	movs	r1, #150	@ 0x96
 800192e:	f003 f971 	bl	8004c14 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8001932:	6923      	ldr	r3, [r4, #16]
 8001934:	f433 7280 	bics.w	r2, r3, #256	@ 0x100
 8001938:	d002      	beq.n	8001940 <HAL_DMA_Init+0x94>
 800193a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800193e:	d14d      	bne.n	80019dc <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8001940:	6963      	ldr	r3, [r4, #20]
 8001942:	f433 6280 	bics.w	r2, r3, #1024	@ 0x400
 8001946:	d002      	beq.n	800194e <HAL_DMA_Init+0xa2>
 8001948:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800194c:	d14f      	bne.n	80019ee <HAL_DMA_Init+0x142>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 800194e:	69a3      	ldr	r3, [r4, #24]
 8001950:	f033 0320 	bics.w	r3, r3, #32
 8001954:	d003      	beq.n	800195e <HAL_DMA_Init+0xb2>
 8001956:	482c      	ldr	r0, [pc, #176]	@ (8001a08 <HAL_DMA_Init+0x15c>)
 8001958:	2199      	movs	r1, #153	@ 0x99
 800195a:	f003 f95b 	bl	8004c14 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800195e:	69e0      	ldr	r0, [r4, #28]
 8001960:	f430 5340 	bics.w	r3, r0, #12288	@ 0x3000
 8001964:	d004      	beq.n	8001970 <HAL_DMA_Init+0xc4>
 8001966:	4828      	ldr	r0, [pc, #160]	@ (8001a08 <HAL_DMA_Init+0x15c>)
 8001968:	219a      	movs	r1, #154	@ 0x9a
 800196a:	f003 f953 	bl	8004c14 <assert_failed>

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;
 800196e:	69e0      	ldr	r0, [r4, #28]
  tmp = hdma->Instance->CCR;
 8001970:	6863      	ldr	r3, [r4, #4]
 8001972:	68a5      	ldr	r5, [r4, #8]
 8001974:	68e1      	ldr	r1, [r4, #12]
 8001976:	6822      	ldr	r2, [r4, #0]
 8001978:	432b      	orrs	r3, r5
 800197a:	430b      	orrs	r3, r1
 800197c:	6921      	ldr	r1, [r4, #16]
 800197e:	430b      	orrs	r3, r1
 8001980:	6961      	ldr	r1, [r4, #20]
 8001982:	430b      	orrs	r3, r1
 8001984:	69a1      	ldr	r1, [r4, #24]
 8001986:	430b      	orrs	r3, r1
 8001988:	6811      	ldr	r1, [r2, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800198a:	f36f 110d 	bfc	r1, #4, #10
 800198e:	430b      	orrs	r3, r1
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001990:	491e      	ldr	r1, [pc, #120]	@ (8001a0c <HAL_DMA_Init+0x160>)
  tmp |=  hdma->Init.Direction        |
 8001992:	4303      	orrs	r3, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001994:	428a      	cmp	r2, r1
  hdma->Instance->CCR = tmp;
 8001996:	6013      	str	r3, [r2, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001998:	d90f      	bls.n	80019ba <HAL_DMA_Init+0x10e>
    hdma->DmaBaseAddress = DMA1;
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800199a:	4b1d      	ldr	r3, [pc, #116]	@ (8001a10 <HAL_DMA_Init+0x164>)
 800199c:	491d      	ldr	r1, [pc, #116]	@ (8001a14 <HAL_DMA_Init+0x168>)
 800199e:	4413      	add	r3, r2
 80019a0:	fba1 1303 	umull	r1, r3, r1, r3
 80019a4:	091b      	lsrs	r3, r3, #4
    hdma->DmaBaseAddress = DMA2;
 80019a6:	491c      	ldr	r1, [pc, #112]	@ (8001a18 <HAL_DMA_Init+0x16c>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80019a8:	009b      	lsls	r3, r3, #2
  hdma->Lock = HAL_UNLOCKED;
 80019aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019ae:	2000      	movs	r0, #0
  hdma->Lock = HAL_UNLOCKED;
 80019b0:	8422      	strh	r2, [r4, #32]
 80019b2:	e9c4 130f 	strd	r1, r3, [r4, #60]	@ 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019b6:	63a0      	str	r0, [r4, #56]	@ 0x38
}
 80019b8:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80019ba:	4b18      	ldr	r3, [pc, #96]	@ (8001a1c <HAL_DMA_Init+0x170>)
 80019bc:	4915      	ldr	r1, [pc, #84]	@ (8001a14 <HAL_DMA_Init+0x168>)
 80019be:	4413      	add	r3, r2
 80019c0:	fba1 1303 	umull	r1, r3, r1, r3
 80019c4:	091b      	lsrs	r3, r3, #4
    hdma->DmaBaseAddress = DMA1;
 80019c6:	4916      	ldr	r1, [pc, #88]	@ (8001a20 <HAL_DMA_Init+0x174>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80019c8:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 80019ca:	e7ee      	b.n	80019aa <HAL_DMA_Init+0xfe>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80019cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80019d0:	d09f      	beq.n	8001912 <HAL_DMA_Init+0x66>
 80019d2:	480d      	ldr	r0, [pc, #52]	@ (8001a08 <HAL_DMA_Init+0x15c>)
 80019d4:	2194      	movs	r1, #148	@ 0x94
 80019d6:	f003 f91d 	bl	8004c14 <assert_failed>
 80019da:	e79a      	b.n	8001912 <HAL_DMA_Init+0x66>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80019dc:	480a      	ldr	r0, [pc, #40]	@ (8001a08 <HAL_DMA_Init+0x15c>)
 80019de:	2197      	movs	r1, #151	@ 0x97
 80019e0:	f003 f918 	bl	8004c14 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80019e4:	6963      	ldr	r3, [r4, #20]
 80019e6:	f433 6280 	bics.w	r2, r3, #1024	@ 0x400
 80019ea:	d0b0      	beq.n	800194e <HAL_DMA_Init+0xa2>
 80019ec:	e7ac      	b.n	8001948 <HAL_DMA_Init+0x9c>
 80019ee:	4806      	ldr	r0, [pc, #24]	@ (8001a08 <HAL_DMA_Init+0x15c>)
 80019f0:	2198      	movs	r1, #152	@ 0x98
 80019f2:	f003 f90f 	bl	8004c14 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80019f6:	69a3      	ldr	r3, [r4, #24]
 80019f8:	f033 0320 	bics.w	r3, r3, #32
 80019fc:	d0af      	beq.n	800195e <HAL_DMA_Init+0xb2>
 80019fe:	e7aa      	b.n	8001956 <HAL_DMA_Init+0xaa>
    return HAL_ERROR;
 8001a00:	2001      	movs	r0, #1
}
 8001a02:	4770      	bx	lr
 8001a04:	40020008 	.word	0x40020008
 8001a08:	08005ae4 	.word	0x08005ae4
 8001a0c:	40020407 	.word	0x40020407
 8001a10:	bffdfbf8 	.word	0xbffdfbf8
 8001a14:	cccccccd 	.word	0xcccccccd
 8001a18:	40020400 	.word	0x40020400
 8001a1c:	bffdfff8 	.word	0xbffdfff8
 8001a20:	40020000 	.word	0x40020000

08001a24 <HAL_DMA_Start_IT>:
{
 8001a24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8001a28:	1e5d      	subs	r5, r3, #1
{
 8001a2a:	461e      	mov	r6, r3
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8001a2c:	f64f 73fe 	movw	r3, #65534	@ 0xfffe
 8001a30:	429d      	cmp	r5, r3
{
 8001a32:	4604      	mov	r4, r0
 8001a34:	460f      	mov	r7, r1
 8001a36:	4690      	mov	r8, r2
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8001a38:	d835      	bhi.n	8001aa6 <HAL_DMA_Start_IT+0x82>
  __HAL_LOCK(hdma);
 8001a3a:	f894 3020 	ldrb.w	r3, [r4, #32]
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d009      	beq.n	8001a56 <HAL_DMA_Start_IT+0x32>
 8001a42:	2301      	movs	r3, #1
 8001a44:	f884 3020 	strb.w	r3, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a48:	f894 3021 	ldrb.w	r3, [r4, #33]	@ 0x21
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d005      	beq.n	8001a5c <HAL_DMA_Start_IT+0x38>
    __HAL_UNLOCK(hdma);
 8001a50:	2300      	movs	r3, #0
 8001a52:	f884 3020 	strb.w	r3, [r4, #32]
  __HAL_LOCK(hdma);
 8001a56:	2002      	movs	r0, #2
}
 8001a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a5c:	2202      	movs	r2, #2
 8001a5e:	f884 2021 	strb.w	r2, [r4, #33]	@ 0x21
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001a62:	6825      	ldr	r5, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a64:	2200      	movs	r2, #0
 8001a66:	63a2      	str	r2, [r4, #56]	@ 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001a68:	682a      	ldr	r2, [r5, #0]
 8001a6a:	f022 0201 	bic.w	r2, r2, #1
 8001a6e:	602a      	str	r2, [r5, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001a70:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001a72:	4093      	lsls	r3, r2
 8001a74:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8001a76:	6053      	str	r3, [r2, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a78:	6863      	ldr	r3, [r4, #4]
  hdma->Instance->CNDTR = DataLength;
 8001a7a:	606e      	str	r6, [r5, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a7c:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 8001a7e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    hdma->Instance->CPAR = DstAddress;
 8001a80:	bf0b      	itete	eq
 8001a82:	f8c5 8008 	streq.w	r8, [r5, #8]
    hdma->Instance->CPAR = SrcAddress;
 8001a86:	60af      	strne	r7, [r5, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001a88:	60ef      	streq	r7, [r5, #12]
    hdma->Instance->CMAR = DstAddress;
 8001a8a:	f8c5 800c 	strne.w	r8, [r5, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8001a8e:	b183      	cbz	r3, 8001ab2 <HAL_DMA_Start_IT+0x8e>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a90:	682b      	ldr	r3, [r5, #0]
 8001a92:	f043 030e 	orr.w	r3, r3, #14
 8001a96:	602b      	str	r3, [r5, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001a98:	682b      	ldr	r3, [r5, #0]
 8001a9a:	f043 0301 	orr.w	r3, r3, #1
  HAL_StatusTypeDef status = HAL_OK;
 8001a9e:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001aa0:	602b      	str	r3, [r5, #0]
}
 8001aa2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 8001aa6:	4807      	ldr	r0, [pc, #28]	@ (8001ac4 <HAL_DMA_Start_IT+0xa0>)
 8001aa8:	f44f 71a6 	mov.w	r1, #332	@ 0x14c
 8001aac:	f003 f8b2 	bl	8004c14 <assert_failed>
 8001ab0:	e7c3      	b.n	8001a3a <HAL_DMA_Start_IT+0x16>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001ab2:	682b      	ldr	r3, [r5, #0]
 8001ab4:	f043 030a 	orr.w	r3, r3, #10
 8001ab8:	602b      	str	r3, [r5, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001aba:	682b      	ldr	r3, [r5, #0]
 8001abc:	f023 0304 	bic.w	r3, r3, #4
 8001ac0:	602b      	str	r3, [r5, #0]
 8001ac2:	e7e9      	b.n	8001a98 <HAL_DMA_Start_IT+0x74>
 8001ac4:	08005ae4 	.word	0x08005ae4

08001ac8 <HAL_DMA_Abort>:
  if(NULL == hdma)
 8001ac8:	b148      	cbz	r0, 8001ade <HAL_DMA_Abort+0x16>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001aca:	f890 2021 	ldrb.w	r2, [r0, #33]	@ 0x21
 8001ace:	2a02      	cmp	r2, #2
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	d006      	beq.n	8001ae2 <HAL_DMA_Abort+0x1a>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ad4:	2104      	movs	r1, #4
    __HAL_UNLOCK(hdma);
 8001ad6:	2200      	movs	r2, #0
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ad8:	6381      	str	r1, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 8001ada:	f880 2020 	strb.w	r2, [r0, #32]
    return HAL_ERROR;
 8001ade:	2001      	movs	r0, #1
}
 8001ae0:	4770      	bx	lr
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001ae2:	6802      	ldr	r2, [r0, #0]
 8001ae4:	6811      	ldr	r1, [r2, #0]
 8001ae6:	f021 010e 	bic.w	r1, r1, #14
{
 8001aea:	b410      	push	{r4}
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001aec:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8001aee:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001af0:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001af2:	6811      	ldr	r1, [r2, #0]
 8001af4:	f021 0101 	bic.w	r1, r1, #1
 8001af8:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001afa:	2201      	movs	r2, #1
 8001afc:	40a2      	lsls	r2, r4
  __HAL_UNLOCK(hdma);
 8001afe:	f44f 7180 	mov.w	r1, #256	@ 0x100
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001b02:	6042      	str	r2, [r0, #4]
  __HAL_UNLOCK(hdma);
 8001b04:	8419      	strh	r1, [r3, #32]
  return HAL_OK;
 8001b06:	2000      	movs	r0, #0
}
 8001b08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop

08001b10 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b10:	f890 2021 	ldrb.w	r2, [r0, #33]	@ 0x21
 8001b14:	2a02      	cmp	r2, #2
 8001b16:	d003      	beq.n	8001b20 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b18:	2204      	movs	r2, #4
 8001b1a:	6382      	str	r2, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 8001b1c:	2001      	movs	r0, #1
}
 8001b1e:	4770      	bx	lr
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b20:	6802      	ldr	r2, [r0, #0]
 8001b22:	6811      	ldr	r1, [r2, #0]
 8001b24:	f021 010e 	bic.w	r1, r1, #14
{
 8001b28:	b510      	push	{r4, lr}
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001b2a:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b2c:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001b2e:	6811      	ldr	r1, [r2, #0]
 8001b30:	f021 0101 	bic.w	r1, r1, #1
 8001b34:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001b36:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8001b38:	2201      	movs	r2, #1
 8001b3a:	408a      	lsls	r2, r1
    if(hdma->XferAbortCallback != NULL)
 8001b3c:	6b41      	ldr	r1, [r0, #52]	@ 0x34
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001b3e:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8001b40:	f44f 7c80 	mov.w	ip, #256	@ 0x100
 8001b44:	f8a0 c020 	strh.w	ip, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001b48:	b101      	cbz	r1, 8001b4c <HAL_DMA_Abort_IT+0x3c>
      hdma->XferAbortCallback(hdma);
 8001b4a:	4788      	blx	r1
  HAL_StatusTypeDef status = HAL_OK;
 8001b4c:	2000      	movs	r0, #0
}
 8001b4e:	bd10      	pop	{r4, pc}

08001b50 <HAL_DMA_IRQHandler>:
{
 8001b50:	b470      	push	{r4, r5, r6}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b52:	6bc6      	ldr	r6, [r0, #60]	@ 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001b54:	6c02      	ldr	r2, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b56:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001b58:	6804      	ldr	r4, [r0, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001b5a:	2304      	movs	r3, #4
 8001b5c:	4093      	lsls	r3, r2
 8001b5e:	420b      	tst	r3, r1
  uint32_t source_it = hdma->Instance->CCR;
 8001b60:	6825      	ldr	r5, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001b62:	d00e      	beq.n	8001b82 <HAL_DMA_IRQHandler+0x32>
 8001b64:	f015 0f04 	tst.w	r5, #4
 8001b68:	d00b      	beq.n	8001b82 <HAL_DMA_IRQHandler+0x32>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b6a:	6822      	ldr	r2, [r4, #0]
 8001b6c:	0692      	lsls	r2, r2, #26
 8001b6e:	d403      	bmi.n	8001b78 <HAL_DMA_IRQHandler+0x28>
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001b70:	6822      	ldr	r2, [r4, #0]
 8001b72:	f022 0204 	bic.w	r2, r2, #4
 8001b76:	6022      	str	r2, [r4, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8001b78:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001b7a:	6073      	str	r3, [r6, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8001b7c:	b1ca      	cbz	r2, 8001bb2 <HAL_DMA_IRQHandler+0x62>
}
 8001b7e:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8001b80:	4710      	bx	r2
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001b82:	2302      	movs	r3, #2
 8001b84:	4093      	lsls	r3, r2
 8001b86:	420b      	tst	r3, r1
 8001b88:	d015      	beq.n	8001bb6 <HAL_DMA_IRQHandler+0x66>
 8001b8a:	f015 0f02 	tst.w	r5, #2
 8001b8e:	d012      	beq.n	8001bb6 <HAL_DMA_IRQHandler+0x66>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b90:	6822      	ldr	r2, [r4, #0]
 8001b92:	0692      	lsls	r2, r2, #26
 8001b94:	d406      	bmi.n	8001ba4 <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001b96:	6822      	ldr	r2, [r4, #0]
 8001b98:	f022 020a 	bic.w	r2, r2, #10
 8001b9c:	6022      	str	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	f880 2021 	strb.w	r2, [r0, #33]	@ 0x21
    if(hdma->XferCpltCallback != NULL)
 8001ba4:	6a82      	ldr	r2, [r0, #40]	@ 0x28
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001ba6:	6073      	str	r3, [r6, #4]
    __HAL_UNLOCK(hdma);
 8001ba8:	2100      	movs	r1, #0
 8001baa:	f880 1020 	strb.w	r1, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001bae:	2a00      	cmp	r2, #0
 8001bb0:	d1e5      	bne.n	8001b7e <HAL_DMA_IRQHandler+0x2e>
}
 8001bb2:	bc70      	pop	{r4, r5, r6}
 8001bb4:	4770      	bx	lr
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001bb6:	2308      	movs	r3, #8
 8001bb8:	4093      	lsls	r3, r2
 8001bba:	420b      	tst	r3, r1
 8001bbc:	d0f9      	beq.n	8001bb2 <HAL_DMA_IRQHandler+0x62>
 8001bbe:	072b      	lsls	r3, r5, #28
 8001bc0:	d5f7      	bpl.n	8001bb2 <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001bc2:	6823      	ldr	r3, [r4, #0]
    if(hdma->XferErrorCallback != NULL)
 8001bc4:	6b01      	ldr	r1, [r0, #48]	@ 0x30
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001bc6:	f023 030e 	bic.w	r3, r3, #14
 8001bca:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	fa03 f202 	lsl.w	r2, r3, r2
    __HAL_UNLOCK(hdma);
 8001bd2:	f44f 7480 	mov.w	r4, #256	@ 0x100
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001bd6:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8001bd8:	8404      	strh	r4, [r0, #32]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001bda:	6383      	str	r3, [r0, #56]	@ 0x38
    if(hdma->XferErrorCallback != NULL)
 8001bdc:	2900      	cmp	r1, #0
 8001bde:	d0e8      	beq.n	8001bb2 <HAL_DMA_IRQHandler+0x62>
}
 8001be0:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001be2:	4708      	bx	r1

08001be4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001be8:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
{
 8001bec:	b085      	sub	sp, #20
 8001bee:	4606      	mov	r6, r0
 8001bf0:	4688      	mov	r8, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001bf2:	d01e      	beq.n	8001c32 <HAL_GPIO_Init+0x4e>
 8001bf4:	4bb8      	ldr	r3, [pc, #736]	@ (8001ed8 <HAL_GPIO_Init+0x2f4>)
 8001bf6:	4298      	cmp	r0, r3
 8001bf8:	d01b      	beq.n	8001c32 <HAL_GPIO_Init+0x4e>
 8001bfa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001bfe:	4298      	cmp	r0, r3
 8001c00:	d017      	beq.n	8001c32 <HAL_GPIO_Init+0x4e>
 8001c02:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001c06:	4298      	cmp	r0, r3
 8001c08:	d013      	beq.n	8001c32 <HAL_GPIO_Init+0x4e>
 8001c0a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001c0e:	4298      	cmp	r0, r3
 8001c10:	d00f      	beq.n	8001c32 <HAL_GPIO_Init+0x4e>
 8001c12:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001c16:	4298      	cmp	r0, r3
 8001c18:	d00b      	beq.n	8001c32 <HAL_GPIO_Init+0x4e>
 8001c1a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001c1e:	4298      	cmp	r0, r3
 8001c20:	d007      	beq.n	8001c32 <HAL_GPIO_Init+0x4e>
 8001c22:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001c26:	4298      	cmp	r0, r3
 8001c28:	d003      	beq.n	8001c32 <HAL_GPIO_Init+0x4e>
 8001c2a:	48ac      	ldr	r0, [pc, #688]	@ (8001edc <HAL_GPIO_Init+0x2f8>)
 8001c2c:	21b2      	movs	r1, #178	@ 0xb2
 8001c2e:	f002 fff1 	bl	8004c14 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8001c32:	f8d8 1000 	ldr.w	r1, [r8]
 8001c36:	b28b      	uxth	r3, r1
 8001c38:	b11b      	cbz	r3, 8001c42 <HAL_GPIO_Init+0x5e>
 8001c3a:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8001c3e:	f0c0 8129 	bcc.w	8001e94 <HAL_GPIO_Init+0x2b0>
 8001c42:	48a6      	ldr	r0, [pc, #664]	@ (8001edc <HAL_GPIO_Init+0x2f8>)
 8001c44:	21b3      	movs	r1, #179	@ 0xb3
 8001c46:	f002 ffe5 	bl	8004c14 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001c4a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8001c4e:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8001c52:	d00e      	beq.n	8001c72 <HAL_GPIO_Init+0x8e>
 8001c54:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8001c58:	f200 8126 	bhi.w	8001ea8 <HAL_GPIO_Init+0x2c4>
 8001c5c:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
 8001c60:	d007      	beq.n	8001c72 <HAL_GPIO_Init+0x8e>
 8001c62:	f200 815a 	bhi.w	8001f1a <HAL_GPIO_Init+0x336>
 8001c66:	2b03      	cmp	r3, #3
 8001c68:	d903      	bls.n	8001c72 <HAL_GPIO_Init+0x8e>
 8001c6a:	3b11      	subs	r3, #17
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	f200 8125 	bhi.w	8001ebc <HAL_GPIO_Init+0x2d8>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c72:	f8d8 1000 	ldr.w	r1, [r8]
 8001c76:	2900      	cmp	r1, #0
 8001c78:	f000 80da 	beq.w	8001e30 <HAL_GPIO_Init+0x24c>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c7c:	f8df b274 	ldr.w	fp, [pc, #628]	@ 8001ef4 <HAL_GPIO_Init+0x310>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c80:	f8df 9274 	ldr.w	r9, [pc, #628]	@ 8001ef8 <HAL_GPIO_Init+0x314>
{
 8001c84:	2400      	movs	r4, #0
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c86:	2501      	movs	r5, #1
 8001c88:	40a5      	lsls	r5, r4
    if (iocurrent != 0x00u)
 8001c8a:	ea15 0301 	ands.w	r3, r5, r1
 8001c8e:	f000 80ca 	beq.w	8001e26 <HAL_GPIO_Init+0x242>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c92:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8001c96:	f000 0103 	and.w	r1, r0, #3
 8001c9a:	ea4f 0a44 	mov.w	sl, r4, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001c9e:	2703      	movs	r7, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ca0:	f101 3cff 	add.w	ip, r1, #4294967295
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001ca4:	fa07 f70a 	lsl.w	r7, r7, sl
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ca8:	f1bc 0f01 	cmp.w	ip, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001cac:	ea6f 0707 	mvn.w	r7, r7
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cb0:	f240 80c1 	bls.w	8001e36 <HAL_GPIO_Init+0x252>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cb4:	2903      	cmp	r1, #3
 8001cb6:	d04e      	beq.n	8001d56 <HAL_GPIO_Init+0x172>
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001cb8:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8001cbc:	2d02      	cmp	r5, #2
 8001cbe:	f200 80de 	bhi.w	8001e7e <HAL_GPIO_Init+0x29a>
        temp = GPIOx->PUPDR;
 8001cc2:	68f2      	ldr	r2, [r6, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001cc4:	fa05 f50a 	lsl.w	r5, r5, sl
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001cc8:	ea02 0c07 	and.w	ip, r2, r7
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ccc:	ea45 050c 	orr.w	r5, r5, ip
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cd0:	2902      	cmp	r1, #2
        GPIOx->PUPDR = temp;
 8001cd2:	60f5      	str	r5, [r6, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cd4:	d13f      	bne.n	8001d56 <HAL_GPIO_Init+0x172>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8001cd6:	f1b6 4f90 	cmp.w	r6, #1207959552	@ 0x48000000
 8001cda:	d01f      	beq.n	8001d1c <HAL_GPIO_Init+0x138>
 8001cdc:	4a7e      	ldr	r2, [pc, #504]	@ (8001ed8 <HAL_GPIO_Init+0x2f4>)
 8001cde:	4296      	cmp	r6, r2
 8001ce0:	d01c      	beq.n	8001d1c <HAL_GPIO_Init+0x138>
 8001ce2:	497f      	ldr	r1, [pc, #508]	@ (8001ee0 <HAL_GPIO_Init+0x2fc>)
 8001ce4:	428e      	cmp	r6, r1
 8001ce6:	d019      	beq.n	8001d1c <HAL_GPIO_Init+0x138>
 8001ce8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8001cec:	428e      	cmp	r6, r1
 8001cee:	d015      	beq.n	8001d1c <HAL_GPIO_Init+0x138>
 8001cf0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8001cf4:	428e      	cmp	r6, r1
 8001cf6:	d011      	beq.n	8001d1c <HAL_GPIO_Init+0x138>
 8001cf8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8001cfc:	428e      	cmp	r6, r1
 8001cfe:	d00d      	beq.n	8001d1c <HAL_GPIO_Init+0x138>
 8001d00:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8001d04:	428e      	cmp	r6, r1
 8001d06:	d009      	beq.n	8001d1c <HAL_GPIO_Init+0x138>
 8001d08:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8001d0c:	428e      	cmp	r6, r1
 8001d0e:	d005      	beq.n	8001d1c <HAL_GPIO_Init+0x138>
 8001d10:	4872      	ldr	r0, [pc, #456]	@ (8001edc <HAL_GPIO_Init+0x2f8>)
 8001d12:	9301      	str	r3, [sp, #4]
 8001d14:	21e2      	movs	r1, #226	@ 0xe2
 8001d16:	f002 ff7d 	bl	8004c14 <assert_failed>
 8001d1a:	9b01      	ldr	r3, [sp, #4]
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8001d1c:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8001d20:	280c      	cmp	r0, #12
 8001d22:	d904      	bls.n	8001d2e <HAL_GPIO_Init+0x14a>
 8001d24:	f1a0 010e 	sub.w	r1, r0, #14
 8001d28:	2901      	cmp	r1, #1
 8001d2a:	f200 80cc 	bhi.w	8001ec6 <HAL_GPIO_Init+0x2e2>
        temp = GPIOx->AFR[position >> 3u];
 8001d2e:	08e5      	lsrs	r5, r4, #3
 8001d30:	eb06 0585 	add.w	r5, r6, r5, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d34:	f004 0107 	and.w	r1, r4, #7
        temp = GPIOx->AFR[position >> 3u];
 8001d38:	6a2a      	ldr	r2, [r5, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d3a:	0089      	lsls	r1, r1, #2
 8001d3c:	f04f 0e0f 	mov.w	lr, #15
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d40:	4088      	lsls	r0, r1
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d42:	fa0e f101 	lsl.w	r1, lr, r1
 8001d46:	ea22 0101 	bic.w	r1, r2, r1
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d4a:	4301      	orrs	r1, r0
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d4c:	f8d8 0004 	ldr.w	r0, [r8, #4]
        GPIOx->AFR[position >> 3u] = temp;
 8001d50:	6229      	str	r1, [r5, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d52:	f000 0103 	and.w	r1, r0, #3
      temp = GPIOx->MODER;
 8001d56:	6835      	ldr	r5, [r6, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d58:	fa01 f10a 	lsl.w	r1, r1, sl
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001d5c:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d5e:	4329      	orrs	r1, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d60:	f410 3f40 	tst.w	r0, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8001d64:	6031      	str	r1, [r6, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d66:	d05c      	beq.n	8001e22 <HAL_GPIO_Init+0x23e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d68:	f8db 5018 	ldr.w	r5, [fp, #24]
 8001d6c:	f045 0501 	orr.w	r5, r5, #1
 8001d70:	f8cb 5018 	str.w	r5, [fp, #24]
 8001d74:	f8db 5018 	ldr.w	r5, [fp, #24]
 8001d78:	f024 0103 	bic.w	r1, r4, #3
 8001d7c:	f101 4180 	add.w	r1, r1, #1073741824	@ 0x40000000
 8001d80:	f005 0501 	and.w	r5, r5, #1
 8001d84:	f501 3180 	add.w	r1, r1, #65536	@ 0x10000
 8001d88:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d8a:	f004 0c03 	and.w	ip, r4, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d8e:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001d90:	688d      	ldr	r5, [r1, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d92:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001d96:	270f      	movs	r7, #15
 8001d98:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d9c:	f1b6 4f90 	cmp.w	r6, #1207959552	@ 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001da0:	ea25 0507 	bic.w	r5, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001da4:	d01b      	beq.n	8001dde <HAL_GPIO_Init+0x1fa>
 8001da6:	4a4c      	ldr	r2, [pc, #304]	@ (8001ed8 <HAL_GPIO_Init+0x2f4>)
 8001da8:	4296      	cmp	r6, r2
 8001daa:	f000 80ac 	beq.w	8001f06 <HAL_GPIO_Init+0x322>
 8001dae:	4f4c      	ldr	r7, [pc, #304]	@ (8001ee0 <HAL_GPIO_Init+0x2fc>)
 8001db0:	42be      	cmp	r6, r7
 8001db2:	f000 80ad 	beq.w	8001f10 <HAL_GPIO_Init+0x32c>
 8001db6:	4f4b      	ldr	r7, [pc, #300]	@ (8001ee4 <HAL_GPIO_Init+0x300>)
 8001db8:	42be      	cmp	r6, r7
 8001dba:	f000 809f 	beq.w	8001efc <HAL_GPIO_Init+0x318>
 8001dbe:	4f4a      	ldr	r7, [pc, #296]	@ (8001ee8 <HAL_GPIO_Init+0x304>)
 8001dc0:	42be      	cmp	r6, r7
 8001dc2:	f000 80af 	beq.w	8001f24 <HAL_GPIO_Init+0x340>
 8001dc6:	4f49      	ldr	r7, [pc, #292]	@ (8001eec <HAL_GPIO_Init+0x308>)
 8001dc8:	42be      	cmp	r6, r7
 8001dca:	f000 80b0 	beq.w	8001f2e <HAL_GPIO_Init+0x34a>
 8001dce:	4f48      	ldr	r7, [pc, #288]	@ (8001ef0 <HAL_GPIO_Init+0x30c>)
 8001dd0:	42be      	cmp	r6, r7
 8001dd2:	bf0c      	ite	eq
 8001dd4:	2706      	moveq	r7, #6
 8001dd6:	2707      	movne	r7, #7
 8001dd8:	fa07 f70c 	lsl.w	r7, r7, ip
 8001ddc:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001dde:	608d      	str	r5, [r1, #8]
        temp = EXTI->RTSR;
 8001de0:	f8d9 1008 	ldr.w	r1, [r9, #8]
        temp &= ~(iocurrent);
 8001de4:	43dd      	mvns	r5, r3
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001de6:	02c7      	lsls	r7, r0, #11
        temp &= ~(iocurrent);
 8001de8:	bf54      	ite	pl
 8001dea:	4029      	andpl	r1, r5
        {
          temp |= iocurrent;
 8001dec:	4319      	orrmi	r1, r3
        }
        EXTI->RTSR = temp;
 8001dee:	f8c9 1008 	str.w	r1, [r9, #8]

        temp = EXTI->FTSR;
 8001df2:	f8d9 100c 	ldr.w	r1, [r9, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001df6:	0282      	lsls	r2, r0, #10
        temp &= ~(iocurrent);
 8001df8:	bf54      	ite	pl
 8001dfa:	4029      	andpl	r1, r5
        {
          temp |= iocurrent;
 8001dfc:	4319      	orrmi	r1, r3
        }
        EXTI->FTSR = temp;
 8001dfe:	f8c9 100c 	str.w	r1, [r9, #12]

        temp = EXTI->EMR;
 8001e02:	f8d9 1004 	ldr.w	r1, [r9, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e06:	0387      	lsls	r7, r0, #14
        temp &= ~(iocurrent);
 8001e08:	bf54      	ite	pl
 8001e0a:	4029      	andpl	r1, r5
        {
          temp |= iocurrent;
 8001e0c:	4319      	orrmi	r1, r3
        }
        EXTI->EMR = temp;
 8001e0e:	f8c9 1004 	str.w	r1, [r9, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e12:	f8d9 1000 	ldr.w	r1, [r9]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e16:	03c2      	lsls	r2, r0, #15
        temp &= ~(iocurrent);
 8001e18:	bf54      	ite	pl
 8001e1a:	4029      	andpl	r1, r5
        {
          temp |= iocurrent;
 8001e1c:	4319      	orrmi	r1, r3
        }
        EXTI->IMR = temp;
 8001e1e:	f8c9 1000 	str.w	r1, [r9]
 8001e22:	f8d8 1000 	ldr.w	r1, [r8]
      }
    }

    position++;
 8001e26:	3401      	adds	r4, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e28:	fa31 f304 	lsrs.w	r3, r1, r4
 8001e2c:	f47f af2b 	bne.w	8001c86 <HAL_GPIO_Init+0xa2>
  }
}
 8001e30:	b005      	add	sp, #20
 8001e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8001e36:	f8d8 200c 	ldr.w	r2, [r8, #12]
 8001e3a:	2a01      	cmp	r2, #1
 8001e3c:	d90d      	bls.n	8001e5a <HAL_GPIO_Init+0x276>
 8001e3e:	2a03      	cmp	r2, #3
 8001e40:	d00b      	beq.n	8001e5a <HAL_GPIO_Init+0x276>
 8001e42:	4826      	ldr	r0, [pc, #152]	@ (8001edc <HAL_GPIO_Init+0x2f8>)
 8001e44:	9301      	str	r3, [sp, #4]
 8001e46:	21c3      	movs	r1, #195	@ 0xc3
 8001e48:	f002 fee4 	bl	8004c14 <assert_failed>
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e4c:	f8d8 0004 	ldr.w	r0, [r8, #4]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e50:	f8d8 200c 	ldr.w	r2, [r8, #12]
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e54:	9b01      	ldr	r3, [sp, #4]
 8001e56:	f000 0103 	and.w	r1, r0, #3
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e5a:	fa02 fc0a 	lsl.w	ip, r2, sl
        temp = GPIOx->OSPEEDR;
 8001e5e:	68b2      	ldr	r2, [r6, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001e60:	ea02 0e07 	and.w	lr, r2, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e64:	ea4c 020e 	orr.w	r2, ip, lr
        GPIOx->OSPEEDR = temp;
 8001e68:	60b2      	str	r2, [r6, #8]
        temp = GPIOx->OTYPER;
 8001e6a:	6872      	ldr	r2, [r6, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e6c:	ea22 0c05 	bic.w	ip, r2, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e70:	f3c0 1500 	ubfx	r5, r0, #4, #1
 8001e74:	40a5      	lsls	r5, r4
 8001e76:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->OTYPER = temp;
 8001e7a:	6075      	str	r5, [r6, #4]
 8001e7c:	e71a      	b.n	8001cb4 <HAL_GPIO_Init+0xd0>
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8001e7e:	4817      	ldr	r0, [pc, #92]	@ (8001edc <HAL_GPIO_Init+0x2f8>)
 8001e80:	9301      	str	r3, [sp, #4]
 8001e82:	21d4      	movs	r1, #212	@ 0xd4
 8001e84:	f002 fec6 	bl	8004c14 <assert_failed>
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e88:	e9d8 0501 	ldrd	r0, r5, [r8, #4]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e8c:	9b01      	ldr	r3, [sp, #4]
 8001e8e:	f000 0103 	and.w	r1, r0, #3
 8001e92:	e716      	b.n	8001cc2 <HAL_GPIO_Init+0xde>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8001e94:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8001e98:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8001e9c:	f43f aeee 	beq.w	8001c7c <HAL_GPIO_Init+0x98>
 8001ea0:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8001ea4:	f67f aeda 	bls.w	8001c5c <HAL_GPIO_Init+0x78>
 8001ea8:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
 8001eac:	f43f aee1 	beq.w	8001c72 <HAL_GPIO_Init+0x8e>
 8001eb0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001eb4:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
 8001eb8:	f43f aedb 	beq.w	8001c72 <HAL_GPIO_Init+0x8e>
 8001ebc:	4807      	ldr	r0, [pc, #28]	@ (8001edc <HAL_GPIO_Init+0x2f8>)
 8001ebe:	21b4      	movs	r1, #180	@ 0xb4
 8001ec0:	f002 fea8 	bl	8004c14 <assert_failed>
 8001ec4:	e6d5      	b.n	8001c72 <HAL_GPIO_Init+0x8e>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8001ec6:	4805      	ldr	r0, [pc, #20]	@ (8001edc <HAL_GPIO_Init+0x2f8>)
 8001ec8:	9301      	str	r3, [sp, #4]
 8001eca:	21e3      	movs	r1, #227	@ 0xe3
 8001ecc:	f002 fea2 	bl	8004c14 <assert_failed>
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ed0:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8001ed4:	9b01      	ldr	r3, [sp, #4]
 8001ed6:	e72a      	b.n	8001d2e <HAL_GPIO_Init+0x14a>
 8001ed8:	48000400 	.word	0x48000400
 8001edc:	08005b1c 	.word	0x08005b1c
 8001ee0:	48000800 	.word	0x48000800
 8001ee4:	48000c00 	.word	0x48000c00
 8001ee8:	48001000 	.word	0x48001000
 8001eec:	48001400 	.word	0x48001400
 8001ef0:	48001800 	.word	0x48001800
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	40010400 	.word	0x40010400
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001efc:	2703      	movs	r7, #3
 8001efe:	fa07 f70c 	lsl.w	r7, r7, ip
 8001f02:	433d      	orrs	r5, r7
 8001f04:	e76b      	b.n	8001dde <HAL_GPIO_Init+0x1fa>
 8001f06:	2701      	movs	r7, #1
 8001f08:	fa07 f70c 	lsl.w	r7, r7, ip
 8001f0c:	433d      	orrs	r5, r7
 8001f0e:	e766      	b.n	8001dde <HAL_GPIO_Init+0x1fa>
 8001f10:	2702      	movs	r7, #2
 8001f12:	fa07 f70c 	lsl.w	r7, r7, ip
 8001f16:	433d      	orrs	r5, r7
 8001f18:	e761      	b.n	8001dde <HAL_GPIO_Init+0x1fa>
 8001f1a:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
 8001f1e:	f43f aea8 	beq.w	8001c72 <HAL_GPIO_Init+0x8e>
 8001f22:	e7cb      	b.n	8001ebc <HAL_GPIO_Init+0x2d8>
 8001f24:	2704      	movs	r7, #4
 8001f26:	fa07 f70c 	lsl.w	r7, r7, ip
 8001f2a:	433d      	orrs	r5, r7
 8001f2c:	e757      	b.n	8001dde <HAL_GPIO_Init+0x1fa>
 8001f2e:	2705      	movs	r7, #5
 8001f30:	fa07 f70c 	lsl.w	r7, r7, ip
 8001f34:	433d      	orrs	r5, r7
 8001f36:	e752      	b.n	8001dde <HAL_GPIO_Init+0x1fa>

08001f38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f38:	b570      	push	{r4, r5, r6, lr}
 8001f3a:	4606      	mov	r6, r0
 8001f3c:	4615      	mov	r5, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8001f3e:	460c      	mov	r4, r1
 8001f40:	b159      	cbz	r1, 8001f5a <HAL_GPIO_WritePin+0x22>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8001f42:	2d01      	cmp	r5, #1
 8001f44:	d802      	bhi.n	8001f4c <HAL_GPIO_WritePin+0x14>

  if(PinState != GPIO_PIN_RESET)
 8001f46:	b935      	cbnz	r5, 8001f56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f48:	62b4      	str	r4, [r6, #40]	@ 0x28
  }
}
 8001f4a:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8001f4c:	4806      	ldr	r0, [pc, #24]	@ (8001f68 <HAL_GPIO_WritePin+0x30>)
 8001f4e:	f240 11a5 	movw	r1, #421	@ 0x1a5
 8001f52:	f002 fe5f 	bl	8004c14 <assert_failed>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f56:	61b4      	str	r4, [r6, #24]
}
 8001f58:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8001f5a:	4803      	ldr	r0, [pc, #12]	@ (8001f68 <HAL_GPIO_WritePin+0x30>)
 8001f5c:	f44f 71d2 	mov.w	r1, #420	@ 0x1a4
 8001f60:	f002 fe58 	bl	8004c14 <assert_failed>
 8001f64:	e7ed      	b.n	8001f42 <HAL_GPIO_WritePin+0xa>
 8001f66:	bf00      	nop
 8001f68:	08005b1c 	.word	0x08005b1c

08001f6c <HAL_OPAMP_Init>:
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8001f6c:	2800      	cmp	r0, #0
 8001f6e:	f000 80cd 	beq.w	800210c <HAL_OPAMP_Init+0x1a0>
{
 8001f72:	b510      	push	{r4, lr}
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8001f74:	f890 3032 	ldrb.w	r3, [r0, #50]	@ 0x32
 8001f78:	2b05      	cmp	r3, #5
{
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	4604      	mov	r4, r0
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8001f7e:	f000 809a 	beq.w	80020b6 <HAL_OPAMP_Init+0x14a>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8001f82:	f890 3032 	ldrb.w	r3, [r0, #50]	@ 0x32
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	f000 8095 	beq.w	80020b6 <HAL_OPAMP_Init+0x14a>
  }
  else
  {

    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));
 8001f8c:	6803      	ldr	r3, [r0, #0]
 8001f8e:	4a72      	ldr	r2, [pc, #456]	@ (8002158 <HAL_OPAMP_Init+0x1ec>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d00d      	beq.n	8001fb0 <HAL_OPAMP_Init+0x44>
 8001f94:	3204      	adds	r2, #4
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d00a      	beq.n	8001fb0 <HAL_OPAMP_Init+0x44>
 8001f9a:	3204      	adds	r2, #4
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d007      	beq.n	8001fb0 <HAL_OPAMP_Init+0x44>
 8001fa0:	3204      	adds	r2, #4
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d004      	beq.n	8001fb0 <HAL_OPAMP_Init+0x44>
 8001fa6:	486d      	ldr	r0, [pc, #436]	@ (800215c <HAL_OPAMP_Init+0x1f0>)
 8001fa8:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8001fac:	f002 fe32 	bl	8004c14 <assert_failed>

    /* Set OPAMP parameters */
    assert_param(IS_OPAMP_FUNCTIONAL_NORMALMODE(hopamp->Init.Mode));
 8001fb0:	6863      	ldr	r3, [r4, #4]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	f000 8082 	beq.w	80020bc <HAL_OPAMP_Init+0x150>
 8001fb8:	f023 0320 	bic.w	r3, r3, #32
 8001fbc:	2b40      	cmp	r3, #64	@ 0x40
 8001fbe:	f000 80a0 	beq.w	8002102 <HAL_OPAMP_Init+0x196>
 8001fc2:	4866      	ldr	r0, [pc, #408]	@ (800215c <HAL_OPAMP_Init+0x1f0>)
 8001fc4:	f240 110d 	movw	r1, #269	@ 0x10d
 8001fc8:	f002 fe24 	bl	8004c14 <assert_failed>
    assert_param(IS_OPAMP_NONINVERTING_INPUT(hopamp->Init.NonInvertingInput));
 8001fcc:	68e3      	ldr	r3, [r4, #12]
 8001fce:	2b0c      	cmp	r3, #12
 8001fd0:	d009      	beq.n	8001fe6 <HAL_OPAMP_Init+0x7a>
 8001fd2:	f033 0204 	bics.w	r2, r3, #4
 8001fd6:	d006      	beq.n	8001fe6 <HAL_OPAMP_Init+0x7a>
 8001fd8:	2b08      	cmp	r3, #8
 8001fda:	d004      	beq.n	8001fe6 <HAL_OPAMP_Init+0x7a>
 8001fdc:	485f      	ldr	r0, [pc, #380]	@ (800215c <HAL_OPAMP_Init+0x1f0>)
 8001fde:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 8001fe2:	f002 fe17 	bl	8004c14 <assert_failed>
        hopamp->MspInitCallback = HAL_OPAMP_MspInit;
      }
    }
#endif /* USE_HAL_OPAMP_REGISTER_CALLBACKS */

    if ((hopamp->Init.Mode) == OPAMP_STANDALONE_MODE)
 8001fe6:	6863      	ldr	r3, [r4, #4]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d06a      	beq.n	80020c2 <HAL_OPAMP_Init+0x156>
    {
      assert_param(IS_OPAMP_INVERTING_INPUT(hopamp->Init.InvertingInput));
    }

    assert_param(IS_OPAMP_TIMERCONTROLLED_MUXMODE(hopamp->Init.TimerControlledMuxmode));
 8001fec:	6923      	ldr	r3, [r4, #16]
 8001fee:	b1ab      	cbz	r3, 800201c <HAL_OPAMP_Init+0xb0>
 8001ff0:	2b80      	cmp	r3, #128	@ 0x80
 8001ff2:	d173      	bne.n	80020dc <HAL_OPAMP_Init+0x170>

    if ((hopamp->Init.TimerControlledMuxmode) == OPAMP_TIMERCONTROLLEDMUXMODE_ENABLE)
    {
      assert_param(IS_OPAMP_SEC_NONINVERTINGINPUT(hopamp->Init.NonInvertingInputSecondary));
 8001ff4:	69a3      	ldr	r3, [r4, #24]
 8001ff6:	f433 63c0 	bics.w	r3, r3, #1536	@ 0x600
 8001ffa:	d004      	beq.n	8002006 <HAL_OPAMP_Init+0x9a>
 8001ffc:	4857      	ldr	r0, [pc, #348]	@ (800215c <HAL_OPAMP_Init+0x1f0>)
 8001ffe:	f240 1123 	movw	r1, #291	@ 0x123
 8002002:	f002 fe07 	bl	8004c14 <assert_failed>
      if ((hopamp->Init.Mode) == OPAMP_STANDALONE_MODE)
 8002006:	6863      	ldr	r3, [r4, #4]
 8002008:	b94b      	cbnz	r3, 800201e <HAL_OPAMP_Init+0xb2>
      {
        assert_param(IS_OPAMP_SEC_INVERTINGINPUT(hopamp->Init.InvertingInputSecondary));
 800200a:	6963      	ldr	r3, [r4, #20]
 800200c:	f433 7380 	bics.w	r3, r3, #256	@ 0x100
 8002010:	d007      	beq.n	8002022 <HAL_OPAMP_Init+0xb6>
 8002012:	4852      	ldr	r0, [pc, #328]	@ (800215c <HAL_OPAMP_Init+0x1f0>)
 8002014:	f44f 7193 	mov.w	r1, #294	@ 0x126
 8002018:	f002 fdfc 	bl	8004c14 <assert_failed>
      }
    }

    if ((hopamp->Init.Mode) == OPAMP_PGA_MODE)
 800201c:	6863      	ldr	r3, [r4, #4]
 800201e:	2b40      	cmp	r3, #64	@ 0x40
 8002020:	d076      	beq.n	8002110 <HAL_OPAMP_Init+0x1a4>
    {
      assert_param(IS_OPAMP_PGACONNECT(hopamp->Init.PgaConnect));
      assert_param(IS_OPAMP_PGA_GAIN(hopamp->Init.PgaGain));
    }

    assert_param(IS_OPAMP_TRIMMING(hopamp->Init.UserTrimming));
 8002022:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002024:	b14b      	cbz	r3, 800203a <HAL_OPAMP_Init+0xce>
 8002026:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800202a:	d160      	bne.n	80020ee <HAL_OPAMP_Init+0x182>
    if ((hopamp->Init.UserTrimming) == OPAMP_TRIMMING_USER)
    {
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
 800202c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800202e:	2b1f      	cmp	r3, #31
 8002030:	f200 808c 	bhi.w	800214c <HAL_OPAMP_Init+0x1e0>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
 8002034:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002036:	2b1f      	cmp	r3, #31
 8002038:	d87c      	bhi.n	8002134 <HAL_OPAMP_Init+0x1c8>
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 800203a:	4b49      	ldr	r3, [pc, #292]	@ (8002160 <HAL_OPAMP_Init+0x1f4>)
 800203c:	699a      	ldr	r2, [r3, #24]
 800203e:	f042 0201 	orr.w	r2, r2, #1
 8002042:	619a      	str	r2, [r3, #24]
 8002044:	699b      	ldr	r3, [r3, #24]
 8002046:	f003 0301 	and.w	r3, r3, #1
 800204a:	9301      	str	r3, [sp, #4]
 800204c:	9b01      	ldr	r3, [sp, #4]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800204e:	f894 3032 	ldrb.w	r3, [r4, #50]	@ 0x32
 8002052:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002056:	b90b      	cbnz	r3, 800205c <HAL_OPAMP_Init+0xf0>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8002058:	f884 2031 	strb.w	r2, [r4, #49]	@ 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 800205c:	4620      	mov	r0, r4
 800205e:	f002 fedb 	bl	8004e18 <HAL_OPAMP_MspInit>
    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /*   - InvertingInputSecondary                */
    /* are Not Applicable                         */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8002062:	6863      	ldr	r3, [r4, #4]
 8002064:	f023 0220 	bic.w	r2, r3, #32
 8002068:	2a40      	cmp	r2, #64	@ 0x40
 800206a:	d034      	beq.n	80020d6 <HAL_OPAMP_Init+0x16a>
                                        (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));  

    }
    else /* OPAMP_STANDALONE_MODE */
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 800206c:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8002070:	430b      	orrs	r3, r1
 8002072:	4313      	orrs	r3, r2
 8002074:	6920      	ldr	r0, [r4, #16]
 8002076:	6962      	ldr	r2, [r4, #20]
 8002078:	69a1      	ldr	r1, [r4, #24]
 800207a:	4303      	orrs	r3, r0
 800207c:	4313      	orrs	r3, r2
 800207e:	e9d4 2007 	ldrd	r2, r0, [r4, #28]
 8002082:	430b      	orrs	r3, r1
 8002084:	4313      	orrs	r3, r2
 8002086:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002088:	6821      	ldr	r1, [r4, #0]
 800208a:	4303      	orrs	r3, r0
 800208c:	4313      	orrs	r3, r2
 800208e:	e9d4 020a 	ldrd	r0, r2, [r4, #40]	@ 0x28
 8002092:	ea43 43c0 	orr.w	r3, r3, r0, lsl #19
 8002096:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800209a:	6808      	ldr	r0, [r1, #0]
 800209c:	4a31      	ldr	r2, [pc, #196]	@ (8002164 <HAL_OPAMP_Init+0x1f8>)
 800209e:	4002      	ands	r2, r0
 80020a0:	4313      	orrs	r3, r2
 80020a2:	600b      	str	r3, [r1, #0]
                                        (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) | \
                                        (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));     
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80020a4:	f894 3032 	ldrb.w	r3, [r4, #50]	@ 0x32
 80020a8:	b913      	cbnz	r3, 80020b0 <HAL_OPAMP_Init+0x144>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 80020aa:	2301      	movs	r3, #1
 80020ac:	f884 3032 	strb.w	r3, [r4, #50]	@ 0x32
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 80020b0:	2000      	movs	r0, #0
  }
}
 80020b2:	b002      	add	sp, #8
 80020b4:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80020b6:	2001      	movs	r0, #1
}
 80020b8:	b002      	add	sp, #8
 80020ba:	bd10      	pop	{r4, pc}
    assert_param(IS_OPAMP_NONINVERTING_INPUT(hopamp->Init.NonInvertingInput));
 80020bc:	68e3      	ldr	r3, [r4, #12]
 80020be:	2b0c      	cmp	r3, #12
 80020c0:	d187      	bne.n	8001fd2 <HAL_OPAMP_Init+0x66>
      assert_param(IS_OPAMP_INVERTING_INPUT(hopamp->Init.InvertingInput));
 80020c2:	68a3      	ldr	r3, [r4, #8]
 80020c4:	f033 0320 	bics.w	r3, r3, #32
 80020c8:	d090      	beq.n	8001fec <HAL_OPAMP_Init+0x80>
 80020ca:	4824      	ldr	r0, [pc, #144]	@ (800215c <HAL_OPAMP_Init+0x1f0>)
 80020cc:	f44f 718e 	mov.w	r1, #284	@ 0x11c
 80020d0:	f002 fda0 	bl	8004c14 <assert_failed>
 80020d4:	e78a      	b.n	8001fec <HAL_OPAMP_Init+0x80>
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 80020d6:	e9d4 0203 	ldrd	r0, r2, [r4, #12]
 80020da:	e7cd      	b.n	8002078 <HAL_OPAMP_Init+0x10c>
    assert_param(IS_OPAMP_TIMERCONTROLLED_MUXMODE(hopamp->Init.TimerControlledMuxmode));
 80020dc:	481f      	ldr	r0, [pc, #124]	@ (800215c <HAL_OPAMP_Init+0x1f0>)
 80020de:	f240 111f 	movw	r1, #287	@ 0x11f
 80020e2:	f002 fd97 	bl	8004c14 <assert_failed>
    if ((hopamp->Init.TimerControlledMuxmode) == OPAMP_TIMERCONTROLLEDMUXMODE_ENABLE)
 80020e6:	6923      	ldr	r3, [r4, #16]
 80020e8:	2b80      	cmp	r3, #128	@ 0x80
 80020ea:	d197      	bne.n	800201c <HAL_OPAMP_Init+0xb0>
 80020ec:	e782      	b.n	8001ff4 <HAL_OPAMP_Init+0x88>
    assert_param(IS_OPAMP_TRIMMING(hopamp->Init.UserTrimming));
 80020ee:	481b      	ldr	r0, [pc, #108]	@ (800215c <HAL_OPAMP_Init+0x1f0>)
 80020f0:	f44f 7198 	mov.w	r1, #304	@ 0x130
 80020f4:	f002 fd8e 	bl	8004c14 <assert_failed>
    if ((hopamp->Init.UserTrimming) == OPAMP_TRIMMING_USER)
 80020f8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80020fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80020fe:	d19c      	bne.n	800203a <HAL_OPAMP_Init+0xce>
 8002100:	e794      	b.n	800202c <HAL_OPAMP_Init+0xc0>
    assert_param(IS_OPAMP_NONINVERTING_INPUT(hopamp->Init.NonInvertingInput));
 8002102:	68e3      	ldr	r3, [r4, #12]
 8002104:	2b0c      	cmp	r3, #12
 8002106:	f47f af64 	bne.w	8001fd2 <HAL_OPAMP_Init+0x66>
 800210a:	e76f      	b.n	8001fec <HAL_OPAMP_Init+0x80>
    return HAL_ERROR;
 800210c:	2001      	movs	r0, #1
}
 800210e:	4770      	bx	lr
      assert_param(IS_OPAMP_PGACONNECT(hopamp->Init.PgaConnect));
 8002110:	69e3      	ldr	r3, [r4, #28]
 8002112:	f433 3200 	bics.w	r2, r3, #131072	@ 0x20000
 8002116:	d002      	beq.n	800211e <HAL_OPAMP_Init+0x1b2>
 8002118:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800211c:	d110      	bne.n	8002140 <HAL_OPAMP_Init+0x1d4>
      assert_param(IS_OPAMP_PGA_GAIN(hopamp->Init.PgaGain));
 800211e:	6a23      	ldr	r3, [r4, #32]
 8002120:	f433 4340 	bics.w	r3, r3, #49152	@ 0xc000
 8002124:	f43f af7d 	beq.w	8002022 <HAL_OPAMP_Init+0xb6>
 8002128:	480c      	ldr	r0, [pc, #48]	@ (800215c <HAL_OPAMP_Init+0x1f0>)
 800212a:	f240 112d 	movw	r1, #301	@ 0x12d
 800212e:	f002 fd71 	bl	8004c14 <assert_failed>
 8002132:	e776      	b.n	8002022 <HAL_OPAMP_Init+0xb6>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
 8002134:	4809      	ldr	r0, [pc, #36]	@ (800215c <HAL_OPAMP_Init+0x1f0>)
 8002136:	f44f 719a 	mov.w	r1, #308	@ 0x134
 800213a:	f002 fd6b 	bl	8004c14 <assert_failed>
 800213e:	e77c      	b.n	800203a <HAL_OPAMP_Init+0xce>
      assert_param(IS_OPAMP_PGACONNECT(hopamp->Init.PgaConnect));
 8002140:	4806      	ldr	r0, [pc, #24]	@ (800215c <HAL_OPAMP_Init+0x1f0>)
 8002142:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8002146:	f002 fd65 	bl	8004c14 <assert_failed>
 800214a:	e7e8      	b.n	800211e <HAL_OPAMP_Init+0x1b2>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
 800214c:	4803      	ldr	r0, [pc, #12]	@ (800215c <HAL_OPAMP_Init+0x1f0>)
 800214e:	f240 1133 	movw	r1, #307	@ 0x133
 8002152:	f002 fd5f 	bl	8004c14 <assert_failed>
 8002156:	e76d      	b.n	8002034 <HAL_OPAMP_Init+0xc8>
 8002158:	40010038 	.word	0x40010038
 800215c:	08005b58 	.word	0x08005b58
 8002160:	40021000 	.word	0x40021000
 8002164:	e0003811 	.word	0xe0003811

08002168 <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002168:	2800      	cmp	r0, #0
 800216a:	f000 834c 	beq.w	8002806 <HAL_RCC_OscConfig+0x69e>
{
 800216e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002172:	6803      	ldr	r3, [r0, #0]
{
 8002174:	b083      	sub	sp, #12
 8002176:	4604      	mov	r4, r0
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002178:	2b00      	cmp	r3, #0
 800217a:	f000 811d 	beq.w	80023b8 <HAL_RCC_OscConfig+0x250>
 800217e:	071a      	lsls	r2, r3, #28
 8002180:	f000 8265 	beq.w	800264e <HAL_RCC_OscConfig+0x4e6>

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002184:	07df      	lsls	r7, r3, #31
 8002186:	d543      	bpl.n	8002210 <HAL_RCC_OscConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8002188:	6863      	ldr	r3, [r4, #4]
 800218a:	f433 3280 	bics.w	r2, r3, #65536	@ 0x10000
 800218e:	d003      	beq.n	8002198 <HAL_RCC_OscConfig+0x30>
 8002190:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002194:	f040 8232 	bne.w	80025fc <HAL_RCC_OscConfig+0x494>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002198:	4aae      	ldr	r2, [pc, #696]	@ (8002454 <HAL_RCC_OscConfig+0x2ec>)
 800219a:	6853      	ldr	r3, [r2, #4]
 800219c:	f003 030c 	and.w	r3, r3, #12
 80021a0:	2b04      	cmp	r3, #4
 80021a2:	f000 8210 	beq.w	80025c6 <HAL_RCC_OscConfig+0x45e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021a6:	6853      	ldr	r3, [r2, #4]
 80021a8:	f003 030c 	and.w	r3, r3, #12
 80021ac:	2b08      	cmp	r3, #8
 80021ae:	f000 8203 	beq.w	80025b8 <HAL_RCC_OscConfig+0x450>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021b2:	6863      	ldr	r3, [r4, #4]
 80021b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021b8:	f000 821a 	beq.w	80025f0 <HAL_RCC_OscConfig+0x488>
 80021bc:	2b00      	cmp	r3, #0
 80021be:	f000 824d 	beq.w	800265c <HAL_RCC_OscConfig+0x4f4>
 80021c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021c6:	f000 8311 	beq.w	80027ec <HAL_RCC_OscConfig+0x684>
 80021ca:	4ba2      	ldr	r3, [pc, #648]	@ (8002454 <HAL_RCC_OscConfig+0x2ec>)
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80021da:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021dc:	f7fe fb76 	bl	80008cc <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021e0:	4f9c      	ldr	r7, [pc, #624]	@ (8002454 <HAL_RCC_OscConfig+0x2ec>)
        tickstart = HAL_GetTick();
 80021e2:	4605      	mov	r5, r0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e4:	f44f 3800 	mov.w	r8, #131072	@ 0x20000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021e8:	2601      	movs	r6, #1
 80021ea:	e005      	b.n	80021f8 <HAL_RCC_OscConfig+0x90>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021ec:	f7fe fb6e 	bl	80008cc <HAL_GetTick>
 80021f0:	1b40      	subs	r0, r0, r5
 80021f2:	2864      	cmp	r0, #100	@ 0x64
 80021f4:	f200 8227 	bhi.w	8002646 <HAL_RCC_OscConfig+0x4de>
 80021f8:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021fc:	683a      	ldr	r2, [r7, #0]
 80021fe:	fa98 f3a8 	rbit	r3, r8
 8002202:	fab3 f383 	clz	r3, r3
 8002206:	fa06 f303 	lsl.w	r3, r6, r3
 800220a:	4213      	tst	r3, r2
 800220c:	d0ee      	beq.n	80021ec <HAL_RCC_OscConfig+0x84>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800220e:	6823      	ldr	r3, [r4, #0]
 8002210:	079e      	lsls	r6, r3, #30
 8002212:	d547      	bpl.n	80022a4 <HAL_RCC_OscConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8002214:	68e3      	ldr	r3, [r4, #12]
 8002216:	2b01      	cmp	r3, #1
 8002218:	f200 8186 	bhi.w	8002528 <HAL_RCC_OscConfig+0x3c0>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800221c:	6923      	ldr	r3, [r4, #16]
 800221e:	2b1f      	cmp	r3, #31
 8002220:	f200 818b 	bhi.w	800253a <HAL_RCC_OscConfig+0x3d2>
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002224:	4b8b      	ldr	r3, [pc, #556]	@ (8002454 <HAL_RCC_OscConfig+0x2ec>)
 8002226:	685a      	ldr	r2, [r3, #4]
 8002228:	f012 0f0c 	tst.w	r2, #12
 800222c:	f000 8169 	beq.w	8002502 <HAL_RCC_OscConfig+0x39a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002230:	685a      	ldr	r2, [r3, #4]
 8002232:	f002 020c 	and.w	r2, r2, #12
 8002236:	2a08      	cmp	r2, #8
 8002238:	f000 815c 	beq.w	80024f4 <HAL_RCC_OscConfig+0x38c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800223c:	68e2      	ldr	r2, [r4, #12]
 800223e:	2a00      	cmp	r2, #0
 8002240:	f000 8258 	beq.w	80026f4 <HAL_RCC_OscConfig+0x58c>
 8002244:	2501      	movs	r5, #1
 8002246:	fa95 f3a5 	rbit	r3, r5
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800224a:	fab3 f383 	clz	r3, r3
 800224e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002252:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002256:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002258:	4f7e      	ldr	r7, [pc, #504]	@ (8002454 <HAL_RCC_OscConfig+0x2ec>)
        __HAL_RCC_HSI_ENABLE();
 800225a:	601d      	str	r5, [r3, #0]
        tickstart = HAL_GetTick();
 800225c:	f7fe fb36 	bl	80008cc <HAL_GetTick>
 8002260:	f04f 0802 	mov.w	r8, #2
 8002264:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002266:	e005      	b.n	8002274 <HAL_RCC_OscConfig+0x10c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002268:	f7fe fb30 	bl	80008cc <HAL_GetTick>
 800226c:	1b80      	subs	r0, r0, r6
 800226e:	2802      	cmp	r0, #2
 8002270:	f200 81e9 	bhi.w	8002646 <HAL_RCC_OscConfig+0x4de>
 8002274:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002278:	683a      	ldr	r2, [r7, #0]
 800227a:	fa98 f3a8 	rbit	r3, r8
 800227e:	fab3 f383 	clz	r3, r3
 8002282:	fa05 f303 	lsl.w	r3, r5, r3
 8002286:	4213      	tst	r3, r2
 8002288:	d0ee      	beq.n	8002268 <HAL_RCC_OscConfig+0x100>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800228a:	6839      	ldr	r1, [r7, #0]
 800228c:	22f8      	movs	r2, #248	@ 0xf8
 800228e:	fa92 f2a2 	rbit	r2, r2
 8002292:	6923      	ldr	r3, [r4, #16]
 8002294:	fab2 f282 	clz	r2, r2
 8002298:	4093      	lsls	r3, r2
 800229a:	f021 02f8 	bic.w	r2, r1, #248	@ 0xf8
 800229e:	4313      	orrs	r3, r2
 80022a0:	603b      	str	r3, [r7, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022a2:	6823      	ldr	r3, [r4, #0]
 80022a4:	071d      	lsls	r5, r3, #28
 80022a6:	d52d      	bpl.n	8002304 <HAL_RCC_OscConfig+0x19c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80022a8:	6963      	ldr	r3, [r4, #20]
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	f200 8171 	bhi.w	8002592 <HAL_RCC_OscConfig+0x42a>
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	f000 8148 	beq.w	8002546 <HAL_RCC_OscConfig+0x3de>
 80022b6:	2601      	movs	r6, #1
 80022b8:	fa96 f2a6 	rbit	r2, r6
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022bc:	4b66      	ldr	r3, [pc, #408]	@ (8002458 <HAL_RCC_OscConfig+0x2f0>)
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022be:	f8df 8194 	ldr.w	r8, [pc, #404]	@ 8002454 <HAL_RCC_OscConfig+0x2ec>
      __HAL_RCC_LSI_ENABLE();
 80022c2:	fab2 f282 	clz	r2, r2
 80022c6:	4413      	add	r3, r2
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	2502      	movs	r5, #2
 80022cc:	601e      	str	r6, [r3, #0]
      tickstart = HAL_GetTick();
 80022ce:	f7fe fafd 	bl	80008cc <HAL_GetTick>
 80022d2:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022d4:	e005      	b.n	80022e2 <HAL_RCC_OscConfig+0x17a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022d6:	f7fe faf9 	bl	80008cc <HAL_GetTick>
 80022da:	1bc0      	subs	r0, r0, r7
 80022dc:	2802      	cmp	r0, #2
 80022de:	f200 81b2 	bhi.w	8002646 <HAL_RCC_OscConfig+0x4de>
 80022e2:	fa95 f3a5 	rbit	r3, r5
 80022e6:	fa95 f3a5 	rbit	r3, r5
 80022ea:	fa95 f3a5 	rbit	r3, r5
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022ee:	f8d8 2024 	ldr.w	r2, [r8, #36]	@ 0x24
 80022f2:	fa95 f3a5 	rbit	r3, r5
 80022f6:	fab3 f383 	clz	r3, r3
 80022fa:	fa06 f303 	lsl.w	r3, r6, r3
 80022fe:	4213      	tst	r3, r2
 8002300:	d0e9      	beq.n	80022d6 <HAL_RCC_OscConfig+0x16e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002302:	6823      	ldr	r3, [r4, #0]
 8002304:	0758      	lsls	r0, r3, #29
 8002306:	d557      	bpl.n	80023b8 <HAL_RCC_OscConfig+0x250>
  {
    FlagStatus       pwrclkchanged = RESET;
    
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8002308:	68a3      	ldr	r3, [r4, #8]
 800230a:	2b01      	cmp	r3, #1
 800230c:	d906      	bls.n	800231c <HAL_RCC_OscConfig+0x1b4>
 800230e:	2b05      	cmp	r3, #5
 8002310:	d004      	beq.n	800231c <HAL_RCC_OscConfig+0x1b4>
 8002312:	4852      	ldr	r0, [pc, #328]	@ (800245c <HAL_RCC_OscConfig+0x2f4>)
 8002314:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8002318:	f002 fc7c 	bl	8004c14 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800231c:	4b4d      	ldr	r3, [pc, #308]	@ (8002454 <HAL_RCC_OscConfig+0x2ec>)
 800231e:	69da      	ldr	r2, [r3, #28]
 8002320:	00d1      	lsls	r1, r2, #3
 8002322:	f100 81bc 	bmi.w	800269e <HAL_RCC_OscConfig+0x536>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002326:	69da      	ldr	r2, [r3, #28]
 8002328:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800232c:	61da      	str	r2, [r3, #28]
 800232e:	69db      	ldr	r3, [r3, #28]
 8002330:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002334:	9301      	str	r3, [sp, #4]
 8002336:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002338:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800233a:	4e49      	ldr	r6, [pc, #292]	@ (8002460 <HAL_RCC_OscConfig+0x2f8>)
 800233c:	6833      	ldr	r3, [r6, #0]
 800233e:	05da      	lsls	r2, r3, #23
 8002340:	f140 8171 	bpl.w	8002626 <HAL_RCC_OscConfig+0x4be>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002344:	68a3      	ldr	r3, [r4, #8]
 8002346:	2b01      	cmp	r3, #1
 8002348:	d00f      	beq.n	800236a <HAL_RCC_OscConfig+0x202>
 800234a:	2b00      	cmp	r3, #0
 800234c:	f000 81a9 	beq.w	80026a2 <HAL_RCC_OscConfig+0x53a>
 8002350:	2b05      	cmp	r3, #5
 8002352:	4b40      	ldr	r3, [pc, #256]	@ (8002454 <HAL_RCC_OscConfig+0x2ec>)
 8002354:	6a1a      	ldr	r2, [r3, #32]
 8002356:	f000 820f 	beq.w	8002778 <HAL_RCC_OscConfig+0x610>
 800235a:	f022 0201 	bic.w	r2, r2, #1
 800235e:	621a      	str	r2, [r3, #32]
 8002360:	6a1a      	ldr	r2, [r3, #32]
 8002362:	f022 0204 	bic.w	r2, r2, #4
 8002366:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002368:	e004      	b.n	8002374 <HAL_RCC_OscConfig+0x20c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800236a:	4a3a      	ldr	r2, [pc, #232]	@ (8002454 <HAL_RCC_OscConfig+0x2ec>)
 800236c:	6a13      	ldr	r3, [r2, #32]
 800236e:	f043 0301 	orr.w	r3, r3, #1
 8002372:	6213      	str	r3, [r2, #32]
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002374:	f7fe faaa 	bl	80008cc <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002378:	f8df 80d8 	ldr.w	r8, [pc, #216]	@ 8002454 <HAL_RCC_OscConfig+0x2ec>
      tickstart = HAL_GetTick();
 800237c:	4606      	mov	r6, r0
 800237e:	f04f 0902 	mov.w	r9, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002382:	2701      	movs	r7, #1
 8002384:	e007      	b.n	8002396 <HAL_RCC_OscConfig+0x22e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002386:	f7fe faa1 	bl	80008cc <HAL_GetTick>
 800238a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800238e:	1b80      	subs	r0, r0, r6
 8002390:	4298      	cmp	r0, r3
 8002392:	f200 8158 	bhi.w	8002646 <HAL_RCC_OscConfig+0x4de>
 8002396:	fa99 f3a9 	rbit	r3, r9
 800239a:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800239e:	f8d8 2020 	ldr.w	r2, [r8, #32]
 80023a2:	fa99 f3a9 	rbit	r3, r9
 80023a6:	fab3 f383 	clz	r3, r3
 80023aa:	fa07 f303 	lsl.w	r3, r7, r3
 80023ae:	4213      	tst	r3, r2
 80023b0:	d0e9      	beq.n	8002386 <HAL_RCC_OscConfig+0x21e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80023b2:	2d00      	cmp	r5, #0
 80023b4:	f040 81da 	bne.w	800276c <HAL_RCC_OscConfig+0x604>
    }
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80023b8:	69a3      	ldr	r3, [r4, #24]
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	f200 80f2 	bhi.w	80025a4 <HAL_RCC_OscConfig+0x43c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	f000 8093 	beq.w	80024ec <HAL_RCC_OscConfig+0x384>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023c6:	4d23      	ldr	r5, [pc, #140]	@ (8002454 <HAL_RCC_OscConfig+0x2ec>)
 80023c8:	686a      	ldr	r2, [r5, #4]
 80023ca:	f002 020c 	and.w	r2, r2, #12
 80023ce:	2a08      	cmp	r2, #8
 80023d0:	f000 81b4 	beq.w	800273c <HAL_RCC_OscConfig+0x5d4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	f040 81e3 	bne.w	80027a0 <HAL_RCC_OscConfig+0x638>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80023da:	69e3      	ldr	r3, [r4, #28]
 80023dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80023e0:	d007      	beq.n	80023f2 <HAL_RCC_OscConfig+0x28a>
 80023e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023e6:	d004      	beq.n	80023f2 <HAL_RCC_OscConfig+0x28a>
 80023e8:	481c      	ldr	r0, [pc, #112]	@ (800245c <HAL_RCC_OscConfig+0x2f4>)
 80023ea:	f240 2141 	movw	r1, #577	@ 0x241
 80023ee:	f002 fc11 	bl	8004c14 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 80023f2:	6a23      	ldr	r3, [r4, #32]
 80023f4:	f433 2240 	bics.w	r2, r3, #786432	@ 0xc0000
 80023f8:	d012      	beq.n	8002420 <HAL_RCC_OscConfig+0x2b8>
 80023fa:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 80023fe:	d00f      	beq.n	8002420 <HAL_RCC_OscConfig+0x2b8>
 8002400:	f5b2 1f00 	cmp.w	r2, #2097152	@ 0x200000
 8002404:	d00c      	beq.n	8002420 <HAL_RCC_OscConfig+0x2b8>
 8002406:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800240a:	f5b2 1f40 	cmp.w	r2, #3145728	@ 0x300000
 800240e:	d007      	beq.n	8002420 <HAL_RCC_OscConfig+0x2b8>
 8002410:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 8002414:	d004      	beq.n	8002420 <HAL_RCC_OscConfig+0x2b8>
 8002416:	4811      	ldr	r0, [pc, #68]	@ (800245c <HAL_RCC_OscConfig+0x2f4>)
 8002418:	f240 2142 	movw	r1, #578	@ 0x242
 800241c:	f002 fbfa 	bl	8004c14 <assert_failed>
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 8002420:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002422:	2b0f      	cmp	r3, #15
 8002424:	f200 81b0 	bhi.w	8002788 <HAL_RCC_OscConfig+0x620>
 8002428:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800242c:	fa93 f3a3 	rbit	r3, r3
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002430:	fab3 f383 	clz	r3, r3
 8002434:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002438:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	2200      	movs	r2, #0
 8002440:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002442:	f7fe fa43 	bl	80008cc <HAL_GetTick>
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002446:	4d03      	ldr	r5, [pc, #12]	@ (8002454 <HAL_RCC_OscConfig+0x2ec>)
        tickstart = HAL_GetTick();
 8002448:	4606      	mov	r6, r0
 800244a:	f04f 7800 	mov.w	r8, #33554432	@ 0x2000000
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800244e:	2701      	movs	r7, #1
 8002450:	e00e      	b.n	8002470 <HAL_RCC_OscConfig+0x308>
 8002452:	bf00      	nop
 8002454:	40021000 	.word	0x40021000
 8002458:	10908120 	.word	0x10908120
 800245c:	08005b94 	.word	0x08005b94
 8002460:	40007000 	.word	0x40007000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002464:	f7fe fa32 	bl	80008cc <HAL_GetTick>
 8002468:	1b80      	subs	r0, r0, r6
 800246a:	2802      	cmp	r0, #2
 800246c:	f200 80eb 	bhi.w	8002646 <HAL_RCC_OscConfig+0x4de>
 8002470:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002474:	682a      	ldr	r2, [r5, #0]
 8002476:	fa98 f3a8 	rbit	r3, r8
 800247a:	fab3 f383 	clz	r3, r3
 800247e:	fa07 f303 	lsl.w	r3, r7, r3
 8002482:	4213      	tst	r3, r2
 8002484:	d1ee      	bne.n	8002464 <HAL_RCC_OscConfig+0x2fc>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002486:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8002488:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800248a:	f023 030f 	bic.w	r3, r3, #15
 800248e:	4313      	orrs	r3, r2
 8002490:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8002492:	e9d4 1307 	ldrd	r1, r3, [r4, #28]
 8002496:	686a      	ldr	r2, [r5, #4]
 8002498:	430b      	orrs	r3, r1
 800249a:	f422 1276 	bic.w	r2, r2, #4030464	@ 0x3d8000
 800249e:	4313      	orrs	r3, r2
 80024a0:	606b      	str	r3, [r5, #4]
 80024a2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80024a6:	fa93 f3a3 	rbit	r3, r3
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024aa:	fab3 f383 	clz	r3, r3
 80024ae:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80024b2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80024b6:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024b8:	4eb6      	ldr	r6, [pc, #728]	@ (8002794 <HAL_RCC_OscConfig+0x62c>)
        __HAL_RCC_PLL_ENABLE();
 80024ba:	601f      	str	r7, [r3, #0]
        tickstart = HAL_GetTick();
 80024bc:	f7fe fa06 	bl	80008cc <HAL_GetTick>
 80024c0:	f04f 7700 	mov.w	r7, #33554432	@ 0x2000000
 80024c4:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024c6:	2501      	movs	r5, #1
 80024c8:	e005      	b.n	80024d6 <HAL_RCC_OscConfig+0x36e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024ca:	f7fe f9ff 	bl	80008cc <HAL_GetTick>
 80024ce:	1b00      	subs	r0, r0, r4
 80024d0:	2802      	cmp	r0, #2
 80024d2:	f200 80b8 	bhi.w	8002646 <HAL_RCC_OscConfig+0x4de>
 80024d6:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024da:	6832      	ldr	r2, [r6, #0]
 80024dc:	fa97 f3a7 	rbit	r3, r7
 80024e0:	fab3 f383 	clz	r3, r3
 80024e4:	fa05 f303 	lsl.w	r3, r5, r3
 80024e8:	4213      	tst	r3, r2
 80024ea:	d0ee      	beq.n	80024ca <HAL_RCC_OscConfig+0x362>
        }
      }
    }
  }

  return HAL_OK;
 80024ec:	2000      	movs	r0, #0
}
 80024ee:	b003      	add	sp, #12
 80024f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80024fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80024fe:	f47f ae9d 	bne.w	800223c <HAL_RCC_OscConfig+0xd4>
 8002502:	2302      	movs	r3, #2
 8002504:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002508:	4aa2      	ldr	r2, [pc, #648]	@ (8002794 <HAL_RCC_OscConfig+0x62c>)
 800250a:	6811      	ldr	r1, [r2, #0]
 800250c:	fa93 f3a3 	rbit	r3, r3
 8002510:	2201      	movs	r2, #1
 8002512:	fab3 f383 	clz	r3, r3
 8002516:	fa02 f303 	lsl.w	r3, r2, r3
 800251a:	420b      	tst	r3, r1
 800251c:	d074      	beq.n	8002608 <HAL_RCC_OscConfig+0x4a0>
 800251e:	68e3      	ldr	r3, [r4, #12]
 8002520:	4293      	cmp	r3, r2
 8002522:	d071      	beq.n	8002608 <HAL_RCC_OscConfig+0x4a0>
    return HAL_ERROR;
 8002524:	2001      	movs	r0, #1
 8002526:	e7e2      	b.n	80024ee <HAL_RCC_OscConfig+0x386>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8002528:	489b      	ldr	r0, [pc, #620]	@ (8002798 <HAL_RCC_OscConfig+0x630>)
 800252a:	f240 1187 	movw	r1, #391	@ 0x187
 800252e:	f002 fb71 	bl	8004c14 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8002532:	6923      	ldr	r3, [r4, #16]
 8002534:	2b1f      	cmp	r3, #31
 8002536:	f67f ae75 	bls.w	8002224 <HAL_RCC_OscConfig+0xbc>
 800253a:	4897      	ldr	r0, [pc, #604]	@ (8002798 <HAL_RCC_OscConfig+0x630>)
 800253c:	f44f 71c4 	mov.w	r1, #392	@ 0x188
 8002540:	f002 fb68 	bl	8004c14 <assert_failed>
 8002544:	e66e      	b.n	8002224 <HAL_RCC_OscConfig+0xbc>
 8002546:	2701      	movs	r7, #1
 8002548:	fa97 f1a7 	rbit	r1, r7
      __HAL_RCC_LSI_DISABLE();
 800254c:	4a93      	ldr	r2, [pc, #588]	@ (800279c <HAL_RCC_OscConfig+0x634>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800254e:	f8df 8244 	ldr.w	r8, [pc, #580]	@ 8002794 <HAL_RCC_OscConfig+0x62c>
      __HAL_RCC_LSI_DISABLE();
 8002552:	fab1 f181 	clz	r1, r1
 8002556:	440a      	add	r2, r1
 8002558:	0092      	lsls	r2, r2, #2
 800255a:	2502      	movs	r5, #2
 800255c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800255e:	f7fe f9b5 	bl	80008cc <HAL_GetTick>
 8002562:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002564:	e004      	b.n	8002570 <HAL_RCC_OscConfig+0x408>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002566:	f7fe f9b1 	bl	80008cc <HAL_GetTick>
 800256a:	1b80      	subs	r0, r0, r6
 800256c:	2802      	cmp	r0, #2
 800256e:	d86a      	bhi.n	8002646 <HAL_RCC_OscConfig+0x4de>
 8002570:	fa95 f3a5 	rbit	r3, r5
 8002574:	fa95 f3a5 	rbit	r3, r5
 8002578:	fa95 f3a5 	rbit	r3, r5
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800257c:	f8d8 2024 	ldr.w	r2, [r8, #36]	@ 0x24
 8002580:	fa95 f3a5 	rbit	r3, r5
 8002584:	fab3 f383 	clz	r3, r3
 8002588:	fa07 f303 	lsl.w	r3, r7, r3
 800258c:	4213      	tst	r3, r2
 800258e:	d1ea      	bne.n	8002566 <HAL_RCC_OscConfig+0x3fe>
 8002590:	e6b7      	b.n	8002302 <HAL_RCC_OscConfig+0x19a>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8002592:	4881      	ldr	r0, [pc, #516]	@ (8002798 <HAL_RCC_OscConfig+0x630>)
 8002594:	f44f 71e4 	mov.w	r1, #456	@ 0x1c8
 8002598:	f002 fb3c 	bl	8004c14 <assert_failed>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800259c:	6963      	ldr	r3, [r4, #20]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d0d1      	beq.n	8002546 <HAL_RCC_OscConfig+0x3de>
 80025a2:	e688      	b.n	80022b6 <HAL_RCC_OscConfig+0x14e>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80025a4:	487c      	ldr	r0, [pc, #496]	@ (8002798 <HAL_RCC_OscConfig+0x630>)
 80025a6:	f44f 710e 	mov.w	r1, #568	@ 0x238
 80025aa:	f002 fb33 	bl	8004c14 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025ae:	69a3      	ldr	r3, [r4, #24]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	f47f af08 	bne.w	80023c6 <HAL_RCC_OscConfig+0x25e>
 80025b6:	e799      	b.n	80024ec <HAL_RCC_OscConfig+0x384>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80025b8:	6853      	ldr	r3, [r2, #4]
 80025ba:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80025be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025c2:	f47f adf6 	bne.w	80021b2 <HAL_RCC_OscConfig+0x4a>
 80025c6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80025ca:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025ce:	4a71      	ldr	r2, [pc, #452]	@ (8002794 <HAL_RCC_OscConfig+0x62c>)
 80025d0:	6811      	ldr	r1, [r2, #0]
 80025d2:	fa93 f3a3 	rbit	r3, r3
 80025d6:	2201      	movs	r2, #1
 80025d8:	fab3 f383 	clz	r3, r3
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	420b      	tst	r3, r1
 80025e2:	f43f ae14 	beq.w	800220e <HAL_RCC_OscConfig+0xa6>
 80025e6:	6863      	ldr	r3, [r4, #4]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	f47f ae10 	bne.w	800220e <HAL_RCC_OscConfig+0xa6>
 80025ee:	e799      	b.n	8002524 <HAL_RCC_OscConfig+0x3bc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025f0:	4a68      	ldr	r2, [pc, #416]	@ (8002794 <HAL_RCC_OscConfig+0x62c>)
 80025f2:	6813      	ldr	r3, [r2, #0]
 80025f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025f8:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025fa:	e5ef      	b.n	80021dc <HAL_RCC_OscConfig+0x74>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80025fc:	4866      	ldr	r0, [pc, #408]	@ (8002798 <HAL_RCC_OscConfig+0x630>)
 80025fe:	f240 114f 	movw	r1, #335	@ 0x14f
 8002602:	f002 fb07 	bl	8004c14 <assert_failed>
 8002606:	e5c7      	b.n	8002198 <HAL_RCC_OscConfig+0x30>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002608:	4862      	ldr	r0, [pc, #392]	@ (8002794 <HAL_RCC_OscConfig+0x62c>)
 800260a:	22f8      	movs	r2, #248	@ 0xf8
 800260c:	6801      	ldr	r1, [r0, #0]
 800260e:	fa92 f2a2 	rbit	r2, r2
 8002612:	6923      	ldr	r3, [r4, #16]
 8002614:	fab2 f282 	clz	r2, r2
 8002618:	4093      	lsls	r3, r2
 800261a:	f021 02f8 	bic.w	r2, r1, #248	@ 0xf8
 800261e:	4313      	orrs	r3, r2
 8002620:	6003      	str	r3, [r0, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002622:	6823      	ldr	r3, [r4, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002624:	e63e      	b.n	80022a4 <HAL_RCC_OscConfig+0x13c>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002626:	6833      	ldr	r3, [r6, #0]
 8002628:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800262c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800262e:	f7fe f94d 	bl	80008cc <HAL_GetTick>
 8002632:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002634:	6833      	ldr	r3, [r6, #0]
 8002636:	05db      	lsls	r3, r3, #23
 8002638:	f53f ae84 	bmi.w	8002344 <HAL_RCC_OscConfig+0x1dc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800263c:	f7fe f946 	bl	80008cc <HAL_GetTick>
 8002640:	1bc0      	subs	r0, r0, r7
 8002642:	2864      	cmp	r0, #100	@ 0x64
 8002644:	d9f6      	bls.n	8002634 <HAL_RCC_OscConfig+0x4cc>
            return HAL_TIMEOUT;
 8002646:	2003      	movs	r0, #3
}
 8002648:	b003      	add	sp, #12
 800264a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800264e:	4852      	ldr	r0, [pc, #328]	@ (8002798 <HAL_RCC_OscConfig+0x630>)
 8002650:	f240 1149 	movw	r1, #329	@ 0x149
 8002654:	f002 fade 	bl	8004c14 <assert_failed>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002658:	6823      	ldr	r3, [r4, #0]
 800265a:	e593      	b.n	8002184 <HAL_RCC_OscConfig+0x1c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800265c:	4d4d      	ldr	r5, [pc, #308]	@ (8002794 <HAL_RCC_OscConfig+0x62c>)
 800265e:	682b      	ldr	r3, [r5, #0]
 8002660:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002664:	602b      	str	r3, [r5, #0]
 8002666:	682b      	ldr	r3, [r5, #0]
 8002668:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800266c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800266e:	f7fe f92d 	bl	80008cc <HAL_GetTick>
 8002672:	f44f 3800 	mov.w	r8, #131072	@ 0x20000
 8002676:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002678:	2701      	movs	r7, #1
 800267a:	e004      	b.n	8002686 <HAL_RCC_OscConfig+0x51e>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800267c:	f7fe f926 	bl	80008cc <HAL_GetTick>
 8002680:	1b80      	subs	r0, r0, r6
 8002682:	2864      	cmp	r0, #100	@ 0x64
 8002684:	d8df      	bhi.n	8002646 <HAL_RCC_OscConfig+0x4de>
 8002686:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800268a:	682a      	ldr	r2, [r5, #0]
 800268c:	fa98 f3a8 	rbit	r3, r8
 8002690:	fab3 f383 	clz	r3, r3
 8002694:	fa07 f303 	lsl.w	r3, r7, r3
 8002698:	4213      	tst	r3, r2
 800269a:	d1ef      	bne.n	800267c <HAL_RCC_OscConfig+0x514>
 800269c:	e5b7      	b.n	800220e <HAL_RCC_OscConfig+0xa6>
    FlagStatus       pwrclkchanged = RESET;
 800269e:	2500      	movs	r5, #0
 80026a0:	e64b      	b.n	800233a <HAL_RCC_OscConfig+0x1d2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026a2:	4e3c      	ldr	r6, [pc, #240]	@ (8002794 <HAL_RCC_OscConfig+0x62c>)
 80026a4:	6a33      	ldr	r3, [r6, #32]
 80026a6:	f023 0301 	bic.w	r3, r3, #1
 80026aa:	6233      	str	r3, [r6, #32]
 80026ac:	6a33      	ldr	r3, [r6, #32]
 80026ae:	f023 0304 	bic.w	r3, r3, #4
 80026b2:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 80026b4:	f7fe f90a 	bl	80008cc <HAL_GetTick>
 80026b8:	f04f 0902 	mov.w	r9, #2
 80026bc:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026be:	f04f 0801 	mov.w	r8, #1
 80026c2:	e006      	b.n	80026d2 <HAL_RCC_OscConfig+0x56a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026c4:	f7fe f902 	bl	80008cc <HAL_GetTick>
 80026c8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80026cc:	1bc0      	subs	r0, r0, r7
 80026ce:	4298      	cmp	r0, r3
 80026d0:	d8b9      	bhi.n	8002646 <HAL_RCC_OscConfig+0x4de>
 80026d2:	fa99 f3a9 	rbit	r3, r9
 80026d6:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026da:	6a32      	ldr	r2, [r6, #32]
 80026dc:	fa99 f3a9 	rbit	r3, r9
 80026e0:	fab3 f383 	clz	r3, r3
 80026e4:	fa08 f303 	lsl.w	r3, r8, r3
 80026e8:	4213      	tst	r3, r2
 80026ea:	d1eb      	bne.n	80026c4 <HAL_RCC_OscConfig+0x55c>
    if(pwrclkchanged == SET)
 80026ec:	2d00      	cmp	r5, #0
 80026ee:	f43f ae63 	beq.w	80023b8 <HAL_RCC_OscConfig+0x250>
 80026f2:	e03b      	b.n	800276c <HAL_RCC_OscConfig+0x604>
 80026f4:	2601      	movs	r6, #1
 80026f6:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 80026fa:	fab3 f383 	clz	r3, r3
 80026fe:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002702:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002706:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002708:	4f22      	ldr	r7, [pc, #136]	@ (8002794 <HAL_RCC_OscConfig+0x62c>)
        __HAL_RCC_HSI_DISABLE();
 800270a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800270c:	f7fe f8de 	bl	80008cc <HAL_GetTick>
 8002710:	f04f 0802 	mov.w	r8, #2
 8002714:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002716:	e004      	b.n	8002722 <HAL_RCC_OscConfig+0x5ba>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002718:	f7fe f8d8 	bl	80008cc <HAL_GetTick>
 800271c:	1b40      	subs	r0, r0, r5
 800271e:	2802      	cmp	r0, #2
 8002720:	d891      	bhi.n	8002646 <HAL_RCC_OscConfig+0x4de>
 8002722:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002726:	683a      	ldr	r2, [r7, #0]
 8002728:	fa98 f3a8 	rbit	r3, r8
 800272c:	fab3 f383 	clz	r3, r3
 8002730:	fa06 f303 	lsl.w	r3, r6, r3
 8002734:	4213      	tst	r3, r2
 8002736:	d1ef      	bne.n	8002718 <HAL_RCC_OscConfig+0x5b0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002738:	6823      	ldr	r3, [r4, #0]
 800273a:	e5b3      	b.n	80022a4 <HAL_RCC_OscConfig+0x13c>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800273c:	2b01      	cmp	r3, #1
 800273e:	f43f aef1 	beq.w	8002524 <HAL_RCC_OscConfig+0x3bc>
        pll_config = RCC->CFGR;
 8002742:	686a      	ldr	r2, [r5, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002744:	69e1      	ldr	r1, [r4, #28]
        pll_config2 = RCC->CFGR2;
 8002746:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002748:	f402 30c0 	and.w	r0, r2, #98304	@ 0x18000
 800274c:	4288      	cmp	r0, r1
 800274e:	f47f aee9 	bne.w	8002524 <HAL_RCC_OscConfig+0x3bc>
 8002752:	6a21      	ldr	r1, [r4, #32]
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002754:	f402 1270 	and.w	r2, r2, #3932160	@ 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002758:	428a      	cmp	r2, r1
 800275a:	f47f aee3 	bne.w	8002524 <HAL_RCC_OscConfig+0x3bc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800275e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002760:	f003 030f 	and.w	r3, r3, #15
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002764:	1a18      	subs	r0, r3, r0
 8002766:	bf18      	it	ne
 8002768:	2001      	movne	r0, #1
 800276a:	e6c0      	b.n	80024ee <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_PWR_CLK_DISABLE();
 800276c:	4a09      	ldr	r2, [pc, #36]	@ (8002794 <HAL_RCC_OscConfig+0x62c>)
 800276e:	69d3      	ldr	r3, [r2, #28]
 8002770:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002774:	61d3      	str	r3, [r2, #28]
 8002776:	e61f      	b.n	80023b8 <HAL_RCC_OscConfig+0x250>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002778:	f042 0204 	orr.w	r2, r2, #4
 800277c:	621a      	str	r2, [r3, #32]
 800277e:	6a1a      	ldr	r2, [r3, #32]
 8002780:	f042 0201 	orr.w	r2, r2, #1
 8002784:	621a      	str	r2, [r3, #32]
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002786:	e5f5      	b.n	8002374 <HAL_RCC_OscConfig+0x20c>
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 8002788:	4803      	ldr	r0, [pc, #12]	@ (8002798 <HAL_RCC_OscConfig+0x630>)
 800278a:	f44f 7111 	mov.w	r1, #580	@ 0x244
 800278e:	f002 fa41 	bl	8004c14 <assert_failed>
 8002792:	e649      	b.n	8002428 <HAL_RCC_OscConfig+0x2c0>
 8002794:	40021000 	.word	0x40021000
 8002798:	08005b94 	.word	0x08005b94
 800279c:	10908120 	.word	0x10908120
 80027a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027a4:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80027a8:	fab3 f383 	clz	r3, r3
 80027ac:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80027b0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	2200      	movs	r2, #0
 80027b8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80027ba:	f7fe f887 	bl	80008cc <HAL_GetTick>
 80027be:	f04f 7700 	mov.w	r7, #33554432	@ 0x2000000
 80027c2:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027c4:	2601      	movs	r6, #1
 80027c6:	e005      	b.n	80027d4 <HAL_RCC_OscConfig+0x66c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027c8:	f7fe f880 	bl	80008cc <HAL_GetTick>
 80027cc:	1b00      	subs	r0, r0, r4
 80027ce:	2802      	cmp	r0, #2
 80027d0:	f63f af39 	bhi.w	8002646 <HAL_RCC_OscConfig+0x4de>
 80027d4:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027d8:	682a      	ldr	r2, [r5, #0]
 80027da:	fa97 f3a7 	rbit	r3, r7
 80027de:	fab3 f383 	clz	r3, r3
 80027e2:	fa06 f303 	lsl.w	r3, r6, r3
 80027e6:	4213      	tst	r3, r2
 80027e8:	d1ee      	bne.n	80027c8 <HAL_RCC_OscConfig+0x660>
 80027ea:	e67f      	b.n	80024ec <HAL_RCC_OscConfig+0x384>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027ec:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80027f0:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80027fa:	601a      	str	r2, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002802:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002804:	e4ea      	b.n	80021dc <HAL_RCC_OscConfig+0x74>
    return HAL_ERROR;
 8002806:	2001      	movs	r0, #1
}
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop

0800280c <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 800280c:	4a0c      	ldr	r2, [pc, #48]	@ (8002840 <HAL_RCC_GetSysClockFreq+0x34>)
 800280e:	6853      	ldr	r3, [r2, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002810:	f003 010c 	and.w	r1, r3, #12
 8002814:	2908      	cmp	r1, #8
 8002816:	d001      	beq.n	800281c <HAL_RCC_GetSysClockFreq+0x10>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002818:	480a      	ldr	r0, [pc, #40]	@ (8002844 <HAL_RCC_GetSysClockFreq+0x38>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800281a:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800281c:	f3c3 4383 	ubfx	r3, r3, #18, #4
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002820:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002822:	4909      	ldr	r1, [pc, #36]	@ (8002848 <HAL_RCC_GetSysClockFreq+0x3c>)
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002824:	4807      	ldr	r0, [pc, #28]	@ (8002844 <HAL_RCC_GetSysClockFreq+0x38>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002826:	5cc9      	ldrb	r1, [r1, r3]
{
 8002828:	b410      	push	{r4}
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800282a:	f002 030f 	and.w	r3, r2, #15
 800282e:	4c07      	ldr	r4, [pc, #28]	@ (800284c <HAL_RCC_GetSysClockFreq+0x40>)
 8002830:	5ce3      	ldrb	r3, [r4, r3]
}
 8002832:	f85d 4b04 	ldr.w	r4, [sp], #4
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002836:	fbb0 f0f3 	udiv	r0, r0, r3
 800283a:	fb01 f000 	mul.w	r0, r1, r0
}
 800283e:	4770      	bx	lr
 8002840:	40021000 	.word	0x40021000
 8002844:	007a1200 	.word	0x007a1200
 8002848:	08005cd4 	.word	0x08005cd4
 800284c:	08005cc4 	.word	0x08005cc4

08002850 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002850:	2800      	cmp	r0, #0
 8002852:	f000 80dc 	beq.w	8002a0e <HAL_RCC_ClockConfig+0x1be>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8002856:	6803      	ldr	r3, [r0, #0]
{
 8002858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 800285c:	071e      	lsls	r6, r3, #28
 800285e:	460d      	mov	r5, r1
 8002860:	4604      	mov	r4, r0
 8002862:	f000 80ce 	beq.w	8002a02 <HAL_RCC_ClockConfig+0x1b2>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8002866:	2d02      	cmp	r5, #2
 8002868:	f200 80c5 	bhi.w	80029f6 <HAL_RCC_ClockConfig+0x1a6>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800286c:	4a7c      	ldr	r2, [pc, #496]	@ (8002a60 <HAL_RCC_ClockConfig+0x210>)
 800286e:	6813      	ldr	r3, [r2, #0]
 8002870:	f003 0307 	and.w	r3, r3, #7
 8002874:	42ab      	cmp	r3, r5
 8002876:	d20c      	bcs.n	8002892 <HAL_RCC_ClockConfig+0x42>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002878:	6813      	ldr	r3, [r2, #0]
 800287a:	f023 0307 	bic.w	r3, r3, #7
 800287e:	432b      	orrs	r3, r5
 8002880:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002882:	6813      	ldr	r3, [r2, #0]
 8002884:	f003 0307 	and.w	r3, r3, #7
 8002888:	42ab      	cmp	r3, r5
 800288a:	d002      	beq.n	8002892 <HAL_RCC_ClockConfig+0x42>
    return HAL_ERROR;
 800288c:	2001      	movs	r0, #1
}
 800288e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002892:	6823      	ldr	r3, [r4, #0]
 8002894:	0798      	lsls	r0, r3, #30
 8002896:	d51a      	bpl.n	80028ce <HAL_RCC_ClockConfig+0x7e>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8002898:	68a1      	ldr	r1, [r4, #8]
 800289a:	b191      	cbz	r1, 80028c2 <HAL_RCC_ClockConfig+0x72>
 800289c:	29c0      	cmp	r1, #192	@ 0xc0
 800289e:	d010      	beq.n	80028c2 <HAL_RCC_ClockConfig+0x72>
 80028a0:	f200 80d0 	bhi.w	8002a44 <HAL_RCC_ClockConfig+0x1f4>
 80028a4:	29a0      	cmp	r1, #160	@ 0xa0
 80028a6:	d00c      	beq.n	80028c2 <HAL_RCC_ClockConfig+0x72>
 80028a8:	f200 80d5 	bhi.w	8002a56 <HAL_RCC_ClockConfig+0x206>
 80028ac:	f021 0210 	bic.w	r2, r1, #16
 80028b0:	2a80      	cmp	r2, #128	@ 0x80
 80028b2:	d006      	beq.n	80028c2 <HAL_RCC_ClockConfig+0x72>
 80028b4:	f240 21d9 	movw	r1, #729	@ 0x2d9
 80028b8:	486a      	ldr	r0, [pc, #424]	@ (8002a64 <HAL_RCC_ClockConfig+0x214>)
 80028ba:	f002 f9ab 	bl	8004c14 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028be:	68a1      	ldr	r1, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028c0:	6823      	ldr	r3, [r4, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028c2:	4869      	ldr	r0, [pc, #420]	@ (8002a68 <HAL_RCC_ClockConfig+0x218>)
 80028c4:	6842      	ldr	r2, [r0, #4]
 80028c6:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80028ca:	430a      	orrs	r2, r1
 80028cc:	6042      	str	r2, [r0, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028ce:	07d9      	lsls	r1, r3, #31
 80028d0:	d531      	bpl.n	8002936 <HAL_RCC_ClockConfig+0xe6>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80028d2:	6863      	ldr	r3, [r4, #4]
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	f200 80ac 	bhi.w	8002a32 <HAL_RCC_ClockConfig+0x1e2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028da:	2b01      	cmp	r3, #1
 80028dc:	f000 8099 	beq.w	8002a12 <HAL_RCC_ClockConfig+0x1c2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	bf0c      	ite	eq
 80028e4:	f04f 7200 	moveq.w	r2, #33554432	@ 0x2000000
 80028e8:	2202      	movne	r2, #2
 80028ea:	fa92 f1a2 	rbit	r1, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028ee:	495e      	ldr	r1, [pc, #376]	@ (8002a68 <HAL_RCC_ClockConfig+0x218>)
 80028f0:	6808      	ldr	r0, [r1, #0]
 80028f2:	fa92 f2a2 	rbit	r2, r2
 80028f6:	2101      	movs	r1, #1
 80028f8:	fab2 f282 	clz	r2, r2
 80028fc:	fa01 f202 	lsl.w	r2, r1, r2
 8002900:	4202      	tst	r2, r0
 8002902:	d0c3      	beq.n	800288c <HAL_RCC_ClockConfig+0x3c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002904:	4e58      	ldr	r6, [pc, #352]	@ (8002a68 <HAL_RCC_ClockConfig+0x218>)
 8002906:	6872      	ldr	r2, [r6, #4]
 8002908:	f022 0203 	bic.w	r2, r2, #3
 800290c:	4313      	orrs	r3, r2
 800290e:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8002910:	f7fd ffdc 	bl	80008cc <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002914:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8002918:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800291a:	e005      	b.n	8002928 <HAL_RCC_ClockConfig+0xd8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800291c:	f7fd ffd6 	bl	80008cc <HAL_GetTick>
 8002920:	1bc0      	subs	r0, r0, r7
 8002922:	4540      	cmp	r0, r8
 8002924:	f200 808c 	bhi.w	8002a40 <HAL_RCC_ClockConfig+0x1f0>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002928:	6873      	ldr	r3, [r6, #4]
 800292a:	6862      	ldr	r2, [r4, #4]
 800292c:	f003 030c 	and.w	r3, r3, #12
 8002930:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002934:	d1f2      	bne.n	800291c <HAL_RCC_ClockConfig+0xcc>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002936:	4a4a      	ldr	r2, [pc, #296]	@ (8002a60 <HAL_RCC_ClockConfig+0x210>)
 8002938:	6813      	ldr	r3, [r2, #0]
 800293a:	f003 0307 	and.w	r3, r3, #7
 800293e:	42ab      	cmp	r3, r5
 8002940:	d909      	bls.n	8002956 <HAL_RCC_ClockConfig+0x106>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002942:	6813      	ldr	r3, [r2, #0]
 8002944:	f023 0307 	bic.w	r3, r3, #7
 8002948:	432b      	orrs	r3, r5
 800294a:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800294c:	6813      	ldr	r3, [r2, #0]
 800294e:	f003 0307 	and.w	r3, r3, #7
 8002952:	42ab      	cmp	r3, r5
 8002954:	d19a      	bne.n	800288c <HAL_RCC_ClockConfig+0x3c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002956:	6823      	ldr	r3, [r4, #0]
 8002958:	075a      	lsls	r2, r3, #29
 800295a:	d518      	bpl.n	800298e <HAL_RCC_ClockConfig+0x13e>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 800295c:	68e1      	ldr	r1, [r4, #12]
 800295e:	f431 6280 	bics.w	r2, r1, #1024	@ 0x400
 8002962:	d00e      	beq.n	8002982 <HAL_RCC_ClockConfig+0x132>
 8002964:	f421 7200 	bic.w	r2, r1, #512	@ 0x200
 8002968:	f5b2 6fa0 	cmp.w	r2, #1280	@ 0x500
 800296c:	d009      	beq.n	8002982 <HAL_RCC_ClockConfig+0x132>
 800296e:	f5b1 6fc0 	cmp.w	r1, #1536	@ 0x600
 8002972:	d006      	beq.n	8002982 <HAL_RCC_ClockConfig+0x132>
 8002974:	f44f 7147 	mov.w	r1, #796	@ 0x31c
 8002978:	483a      	ldr	r0, [pc, #232]	@ (8002a64 <HAL_RCC_ClockConfig+0x214>)
 800297a:	f002 f94b 	bl	8004c14 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800297e:	68e1      	ldr	r1, [r4, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002980:	6823      	ldr	r3, [r4, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002982:	4839      	ldr	r0, [pc, #228]	@ (8002a68 <HAL_RCC_ClockConfig+0x218>)
 8002984:	6842      	ldr	r2, [r0, #4]
 8002986:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800298a:	430a      	orrs	r2, r1
 800298c:	6042      	str	r2, [r0, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800298e:	071b      	lsls	r3, r3, #28
 8002990:	d518      	bpl.n	80029c4 <HAL_RCC_ClockConfig+0x174>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8002992:	6922      	ldr	r2, [r4, #16]
 8002994:	f432 6380 	bics.w	r3, r2, #1024	@ 0x400
 8002998:	d00d      	beq.n	80029b6 <HAL_RCC_ClockConfig+0x166>
 800299a:	f422 7300 	bic.w	r3, r2, #512	@ 0x200
 800299e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80029a2:	d008      	beq.n	80029b6 <HAL_RCC_ClockConfig+0x166>
 80029a4:	f5b2 6fc0 	cmp.w	r2, #1536	@ 0x600
 80029a8:	d005      	beq.n	80029b6 <HAL_RCC_ClockConfig+0x166>
 80029aa:	482e      	ldr	r0, [pc, #184]	@ (8002a64 <HAL_RCC_ClockConfig+0x214>)
 80029ac:	f240 3123 	movw	r1, #803	@ 0x323
 80029b0:	f002 f930 	bl	8004c14 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029b4:	6922      	ldr	r2, [r4, #16]
 80029b6:	492c      	ldr	r1, [pc, #176]	@ (8002a68 <HAL_RCC_ClockConfig+0x218>)
 80029b8:	684b      	ldr	r3, [r1, #4]
 80029ba:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 80029be:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80029c2:	604b      	str	r3, [r1, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80029c4:	f7ff ff22 	bl	800280c <HAL_RCC_GetSysClockFreq>
 80029c8:	4b27      	ldr	r3, [pc, #156]	@ (8002a68 <HAL_RCC_ClockConfig+0x218>)
 80029ca:	22f0      	movs	r2, #240	@ 0xf0
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	fa92 f2a2 	rbit	r2, r2
 80029d2:	fab2 f282 	clz	r2, r2
 80029d6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029da:	4c24      	ldr	r4, [pc, #144]	@ (8002a6c <HAL_RCC_ClockConfig+0x21c>)
  HAL_InitTick (uwTickPrio);
 80029dc:	4924      	ldr	r1, [pc, #144]	@ (8002a70 <HAL_RCC_ClockConfig+0x220>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80029de:	40d3      	lsrs	r3, r2
 80029e0:	4a24      	ldr	r2, [pc, #144]	@ (8002a74 <HAL_RCC_ClockConfig+0x224>)
 80029e2:	5ce3      	ldrb	r3, [r4, r3]
 80029e4:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (uwTickPrio);
 80029e8:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80029ea:	6013      	str	r3, [r2, #0]
  HAL_InitTick (uwTickPrio);
 80029ec:	f7fd ff2c 	bl	8000848 <HAL_InitTick>
  return HAL_OK;
 80029f0:	2000      	movs	r0, #0
}
 80029f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_LATENCY(FLatency));
 80029f6:	481b      	ldr	r0, [pc, #108]	@ (8002a64 <HAL_RCC_ClockConfig+0x214>)
 80029f8:	f240 21c2 	movw	r1, #706	@ 0x2c2
 80029fc:	f002 f90a 	bl	8004c14 <assert_failed>
 8002a00:	e734      	b.n	800286c <HAL_RCC_ClockConfig+0x1c>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8002a02:	4818      	ldr	r0, [pc, #96]	@ (8002a64 <HAL_RCC_ClockConfig+0x214>)
 8002a04:	f240 21c1 	movw	r1, #705	@ 0x2c1
 8002a08:	f002 f904 	bl	8004c14 <assert_failed>
 8002a0c:	e72b      	b.n	8002866 <HAL_RCC_ClockConfig+0x16>
    return HAL_ERROR;
 8002a0e:	2001      	movs	r0, #1
}
 8002a10:	4770      	bx	lr
 8002a12:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002a16:	fa92 f1a2 	rbit	r1, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a1a:	4913      	ldr	r1, [pc, #76]	@ (8002a68 <HAL_RCC_ClockConfig+0x218>)
 8002a1c:	6809      	ldr	r1, [r1, #0]
 8002a1e:	fa92 f2a2 	rbit	r2, r2
 8002a22:	fab2 f282 	clz	r2, r2
 8002a26:	fa03 f202 	lsl.w	r2, r3, r2
 8002a2a:	420a      	tst	r2, r1
 8002a2c:	f47f af6a 	bne.w	8002904 <HAL_RCC_ClockConfig+0xb4>
 8002a30:	e72c      	b.n	800288c <HAL_RCC_ClockConfig+0x3c>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8002a32:	480c      	ldr	r0, [pc, #48]	@ (8002a64 <HAL_RCC_ClockConfig+0x214>)
 8002a34:	f44f 7138 	mov.w	r1, #736	@ 0x2e0
 8002a38:	f002 f8ec 	bl	8004c14 <assert_failed>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a3c:	6863      	ldr	r3, [r4, #4]
 8002a3e:	e74c      	b.n	80028da <HAL_RCC_ClockConfig+0x8a>
        return HAL_TIMEOUT;
 8002a40:	2003      	movs	r0, #3
 8002a42:	e724      	b.n	800288e <HAL_RCC_ClockConfig+0x3e>
 8002a44:	29e0      	cmp	r1, #224	@ 0xe0
 8002a46:	f43f af3c 	beq.w	80028c2 <HAL_RCC_ClockConfig+0x72>
 8002a4a:	f021 0220 	bic.w	r2, r1, #32
 8002a4e:	2ad0      	cmp	r2, #208	@ 0xd0
 8002a50:	f47f af30 	bne.w	80028b4 <HAL_RCC_ClockConfig+0x64>
 8002a54:	e735      	b.n	80028c2 <HAL_RCC_ClockConfig+0x72>
 8002a56:	29b0      	cmp	r1, #176	@ 0xb0
 8002a58:	f43f af33 	beq.w	80028c2 <HAL_RCC_ClockConfig+0x72>
 8002a5c:	e72a      	b.n	80028b4 <HAL_RCC_ClockConfig+0x64>
 8002a5e:	bf00      	nop
 8002a60:	40022000 	.word	0x40022000
 8002a64:	08005b94 	.word	0x08005b94
 8002a68:	40021000 	.word	0x40021000
 8002a6c:	08005cec 	.word	0x08005cec
 8002a70:	20000004 	.word	0x20000004
 8002a74:	20000008 	.word	0x20000008

08002a78 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002a78:	4b08      	ldr	r3, [pc, #32]	@ (8002a9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a7a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	fa92 f2a2 	rbit	r2, r2
 8002a84:	fab2 f282 	clz	r2, r2
 8002a88:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002a8c:	4904      	ldr	r1, [pc, #16]	@ (8002aa0 <HAL_RCC_GetPCLK1Freq+0x28>)
  return SystemCoreClock;
 8002a8e:	4805      	ldr	r0, [pc, #20]	@ (8002aa4 <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002a90:	40d3      	lsrs	r3, r2
 8002a92:	6800      	ldr	r0, [r0, #0]
 8002a94:	5ccb      	ldrb	r3, [r1, r3]
}    
 8002a96:	40d8      	lsrs	r0, r3
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	40021000 	.word	0x40021000
 8002aa0:	08005ce4 	.word	0x08005ce4
 8002aa4:	20000008 	.word	0x20000008

08002aa8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002aa8:	4b08      	ldr	r3, [pc, #32]	@ (8002acc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002aaa:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	fa92 f2a2 	rbit	r2, r2
 8002ab4:	fab2 f282 	clz	r2, r2
 8002ab8:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002abc:	4904      	ldr	r1, [pc, #16]	@ (8002ad0 <HAL_RCC_GetPCLK2Freq+0x28>)
  return SystemCoreClock;
 8002abe:	4805      	ldr	r0, [pc, #20]	@ (8002ad4 <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002ac0:	40d3      	lsrs	r3, r2
 8002ac2:	6800      	ldr	r0, [r0, #0]
 8002ac4:	5ccb      	ldrb	r3, [r1, r3]
} 
 8002ac6:	40d8      	lsrs	r0, r3
 8002ac8:	4770      	bx	lr
 8002aca:	bf00      	nop
 8002acc:	40021000 	.word	0x40021000
 8002ad0:	08005ce4 	.word	0x08005ce4
 8002ad4:	20000008 	.word	0x20000008

08002ad8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ad8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  uint32_t tickstart = 0U;
  uint32_t temp_reg = 0U;
  FlagStatus       pwrclkchanged = RESET;
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8002adc:	4a94      	ldr	r2, [pc, #592]	@ (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002ade:	6803      	ldr	r3, [r0, #0]
 8002ae0:	4293      	cmp	r3, r2
{
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	4604      	mov	r4, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8002ae6:	f080 81f2 	bcs.w	8002ece <HAL_RCCEx_PeriphCLKConfig+0x3f6>
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002aea:	03d9      	lsls	r1, r3, #15
 8002aec:	d54e      	bpl.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0xb4>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8002aee:	6863      	ldr	r3, [r4, #4]
 8002af0:	f433 7340 	bics.w	r3, r3, #768	@ 0x300
 8002af4:	f040 820c 	bne.w	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x438>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002af8:	4b8e      	ldr	r3, [pc, #568]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002afa:	69da      	ldr	r2, [r3, #28]
 8002afc:	00d2      	lsls	r2, r2, #3
 8002afe:	f100 81ec 	bmi.w	8002eda <HAL_RCCEx_PeriphCLKConfig+0x402>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b02:	69da      	ldr	r2, [r3, #28]
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b04:	4d8c      	ldr	r5, [pc, #560]	@ (8002d38 <HAL_RCCEx_PeriphCLKConfig+0x260>)
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b06:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002b0a:	61da      	str	r2, [r3, #28]
 8002b0c:	69db      	ldr	r3, [r3, #28]
 8002b0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b12:	9301      	str	r3, [sp, #4]
 8002b14:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b16:	682b      	ldr	r3, [r5, #0]
 8002b18:	05df      	lsls	r7, r3, #23
      pwrclkchanged = SET;
 8002b1a:	f04f 0601 	mov.w	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b1e:	f140 81e3 	bpl.w	8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x410>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b22:	f8df 8210 	ldr.w	r8, [pc, #528]	@ 8002d34 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b26:	6861      	ldr	r1, [r4, #4]
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b28:	f8d8 3020 	ldr.w	r3, [r8, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b2c:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8002b30:	d020      	beq.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8002b32:	f401 7240 	and.w	r2, r1, #768	@ 0x300
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d01c      	beq.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b3a:	f8d8 1020 	ldr.w	r1, [r8, #32]
 8002b3e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b42:	f421 7040 	bic.w	r0, r1, #768	@ 0x300
 8002b46:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b4a:	4f7c      	ldr	r7, [pc, #496]	@ (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002b4c:	fab2 f282 	clz	r2, r2
 8002b50:	443a      	add	r2, r7
 8002b52:	0092      	lsls	r2, r2, #2
 8002b54:	2501      	movs	r5, #1
 8002b56:	6015      	str	r5, [r2, #0]
 8002b58:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b5c:	fab3 f383 	clz	r3, r3
 8002b60:	443b      	add	r3, r7
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	2200      	movs	r2, #0
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002b66:	07c9      	lsls	r1, r1, #31
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b68:	601a      	str	r2, [r3, #0]
      RCC->BDCR = temp_reg;
 8002b6a:	f8c8 0020 	str.w	r0, [r8, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002b6e:	f100 81f6 	bmi.w	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x486>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002b72:	6861      	ldr	r1, [r4, #4]
 8002b74:	4a6f      	ldr	r2, [pc, #444]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002b76:	6a13      	ldr	r3, [r2, #32]
 8002b78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b7c:	430b      	orrs	r3, r1
 8002b7e:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b80:	b11e      	cbz	r6, 8002b8a <HAL_RCCEx_PeriphCLKConfig+0xb2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b82:	69d3      	ldr	r3, [r2, #28]
 8002b84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b88:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b8a:	6823      	ldr	r3, [r4, #0]
 8002b8c:	07da      	lsls	r2, r3, #31
 8002b8e:	d509      	bpl.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8002b90:	68a1      	ldr	r1, [r4, #8]
 8002b92:	2903      	cmp	r1, #3
 8002b94:	f200 81d4 	bhi.w	8002f40 <HAL_RCCEx_PeriphCLKConfig+0x468>
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b98:	4866      	ldr	r0, [pc, #408]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002b9a:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002b9c:	f022 0203 	bic.w	r2, r2, #3
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	6302      	str	r2, [r0, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ba4:	079f      	lsls	r7, r3, #30
 8002ba6:	d50f      	bpl.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0xf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 8002ba8:	68e1      	ldr	r1, [r4, #12]
 8002baa:	f431 3240 	bics.w	r2, r1, #196608	@ 0x30000
 8002bae:	d005      	beq.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0xe4>
 8002bb0:	21c7      	movs	r1, #199	@ 0xc7
 8002bb2:	4863      	ldr	r0, [pc, #396]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bb4:	f002 f82e 	bl	8004c14 <assert_failed>
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002bb8:	68e1      	ldr	r1, [r4, #12]
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002bba:	6823      	ldr	r3, [r4, #0]
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002bbc:	485d      	ldr	r0, [pc, #372]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002bbe:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002bc0:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8002bc4:	430a      	orrs	r2, r1
 8002bc6:	6302      	str	r2, [r0, #48]	@ 0x30
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002bc8:	075e      	lsls	r6, r3, #29
 8002bca:	d50f      	bpl.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 8002bcc:	6921      	ldr	r1, [r4, #16]
 8002bce:	f431 2240 	bics.w	r2, r1, #786432	@ 0xc0000
 8002bd2:	d005      	beq.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x108>
 8002bd4:	21d3      	movs	r1, #211	@ 0xd3
 8002bd6:	485a      	ldr	r0, [pc, #360]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bd8:	f002 f81c 	bl	8004c14 <assert_failed>
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002bdc:	6921      	ldr	r1, [r4, #16]
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002bde:	6823      	ldr	r3, [r4, #0]
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002be0:	4854      	ldr	r0, [pc, #336]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002be2:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002be4:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8002be8:	430a      	orrs	r2, r1
 8002bea:	6302      	str	r2, [r0, #48]	@ 0x30
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002bec:	069d      	lsls	r5, r3, #26
 8002bee:	d50f      	bpl.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8002bf0:	69e1      	ldr	r1, [r4, #28]
 8002bf2:	f031 0210 	bics.w	r2, r1, #16
 8002bf6:	d005      	beq.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8002bf8:	21de      	movs	r1, #222	@ 0xde
 8002bfa:	4851      	ldr	r0, [pc, #324]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bfc:	f002 f80a 	bl	8004c14 <assert_failed>
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c00:	69e1      	ldr	r1, [r4, #28]
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002c02:	6823      	ldr	r3, [r4, #0]
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c04:	484b      	ldr	r0, [pc, #300]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002c06:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002c08:	f022 0210 	bic.w	r2, r2, #16
 8002c0c:	430a      	orrs	r2, r1
 8002c0e:	6302      	str	r2, [r0, #48]	@ 0x30
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002c10:	0398      	lsls	r0, r3, #14
 8002c12:	d50f      	bpl.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
 8002c14:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8002c16:	f431 0280 	bics.w	r2, r1, #4194304	@ 0x400000
 8002c1a:	d005      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x150>
 8002c1c:	21ec      	movs	r1, #236	@ 0xec
 8002c1e:	4848      	ldr	r0, [pc, #288]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c20:	f001 fff8 	bl	8004c14 <assert_failed>
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002c24:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002c26:	6823      	ldr	r3, [r4, #0]
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002c28:	4842      	ldr	r0, [pc, #264]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002c2a:	6842      	ldr	r2, [r0, #4]
 8002c2c:	f422 0280 	bic.w	r2, r2, #4194304	@ 0x400000
 8002c30:	430a      	orrs	r2, r1
 8002c32:	6042      	str	r2, [r0, #4]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002c34:	0659      	lsls	r1, r3, #25
 8002c36:	d510      	bpl.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 8002c38:	6a21      	ldr	r1, [r4, #32]
 8002c3a:	f031 0220 	bics.w	r2, r1, #32
 8002c3e:	d006      	beq.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x176>
 8002c40:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002c44:	483e      	ldr	r0, [pc, #248]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c46:	f001 ffe5 	bl	8004c14 <assert_failed>
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002c4a:	6a21      	ldr	r1, [r4, #32]
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c4c:	6823      	ldr	r3, [r4, #0]
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002c4e:	4839      	ldr	r0, [pc, #228]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002c50:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002c52:	f022 0220 	bic.w	r2, r2, #32
 8002c56:	430a      	orrs	r2, r1
 8002c58:	6302      	str	r2, [r0, #48]	@ 0x30
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c5a:	035a      	lsls	r2, r3, #13
 8002c5c:	d510      	bpl.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8002c5e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002c60:	f031 0240 	bics.w	r2, r1, #64	@ 0x40
 8002c64:	d006      	beq.n	8002c74 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8002c66:	f44f 7189 	mov.w	r1, #274	@ 0x112
 8002c6a:	4835      	ldr	r0, [pc, #212]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c6c:	f001 ffd2 	bl	8004c14 <assert_failed>
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002c70:	6a61      	ldr	r1, [r4, #36]	@ 0x24
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002c72:	6823      	ldr	r3, [r4, #0]
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002c74:	482f      	ldr	r0, [pc, #188]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002c76:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002c78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	6302      	str	r2, [r0, #48]	@ 0x30
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002c80:	071f      	lsls	r7, r3, #28
 8002c82:	d510      	bpl.n	8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8002c84:	6961      	ldr	r1, [r4, #20]
 8002c86:	f431 1240 	bics.w	r2, r1, #3145728	@ 0x300000
 8002c8a:	d006      	beq.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8002c8c:	f240 1121 	movw	r1, #289	@ 0x121
 8002c90:	482b      	ldr	r0, [pc, #172]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c92:	f001 ffbf 	bl	8004c14 <assert_failed>
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002c96:	6961      	ldr	r1, [r4, #20]
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002c98:	6823      	ldr	r3, [r4, #0]
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002c9a:	4826      	ldr	r0, [pc, #152]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002c9c:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002c9e:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8002ca2:	430a      	orrs	r2, r1
 8002ca4:	6302      	str	r2, [r0, #48]	@ 0x30
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ca6:	06de      	lsls	r6, r3, #27
 8002ca8:	d510      	bpl.n	8002ccc <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 8002caa:	69a1      	ldr	r1, [r4, #24]
 8002cac:	f431 0240 	bics.w	r2, r1, #12582912	@ 0xc00000
 8002cb0:	d006      	beq.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002cb2:	f240 112b 	movw	r1, #299	@ 0x12b
 8002cb6:	4822      	ldr	r0, [pc, #136]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002cb8:	f001 ffac 	bl	8004c14 <assert_failed>
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002cbc:	69a1      	ldr	r1, [r4, #24]

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002cbe:	6823      	ldr	r3, [r4, #0]
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002cc0:	481c      	ldr	r0, [pc, #112]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002cc2:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002cc4:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8002cc8:	430a      	orrs	r2, r1
 8002cca:	6302      	str	r2, [r0, #48]	@ 0x30
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002ccc:	059d      	lsls	r5, r3, #22
 8002cce:	d510      	bpl.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 8002cd0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8002cd2:	f431 0200 	bics.w	r2, r1, #8388608	@ 0x800000
 8002cd6:	d006      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
 8002cd8:	f240 113b 	movw	r1, #315	@ 0x13b
 8002cdc:	4818      	ldr	r0, [pc, #96]	@ (8002d40 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002cde:	f001 ff99 	bl	8004c14 <assert_failed>
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002ce2:	6b21      	ldr	r1, [r4, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002ce4:	6823      	ldr	r3, [r4, #0]
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002ce6:	4813      	ldr	r0, [pc, #76]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002ce8:	6842      	ldr	r2, [r0, #4]
 8002cea:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	6042      	str	r2, [r0, #4]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002cf2:	0618      	lsls	r0, r3, #24
 8002cf4:	d526      	bpl.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
 8002cf6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002cf8:	b191      	cbz	r1, 8002d20 <HAL_RCCEx_PeriphCLKConfig+0x248>
 8002cfa:	f5b1 7fb0 	cmp.w	r1, #352	@ 0x160
 8002cfe:	d00f      	beq.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x248>
 8002d00:	f200 810b 	bhi.w	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x442>
 8002d04:	f5b1 7f98 	cmp.w	r1, #304	@ 0x130
 8002d08:	d00a      	beq.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x248>
 8002d0a:	f021 0210 	bic.w	r2, r1, #16
 8002d0e:	f200 8142 	bhi.w	8002f96 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8002d12:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8002d16:	d003      	beq.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x248>
 8002d18:	f5b1 7f90 	cmp.w	r1, #288	@ 0x120
 8002d1c:	f040 8108 	bne.w	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x458>
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002d20:	4804      	ldr	r0, [pc, #16]	@ (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002d22:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 8002d24:	f422 72f8 	bic.w	r2, r2, #496	@ 0x1f0
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	62c2      	str	r2, [r0, #44]	@ 0x2c
 8002d2c:	e00a      	b.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002d2e:	bf00      	nop
 8002d30:	03f73400 	.word	0x03f73400
 8002d34:	40021000 	.word	0x40021000
 8002d38:	40007000 	.word	0x40007000
 8002d3c:	10908100 	.word	0x10908100
 8002d40:	08005bcc 	.word	0x08005bcc
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002d44:	05d9      	lsls	r1, r3, #23
 8002d46:	d527      	bpl.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
 8002d48:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002d4a:	f431 5200 	bics.w	r2, r1, #8192	@ 0x2000
 8002d4e:	d01d      	beq.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002d50:	f421 6280 	bic.w	r2, r1, #1024	@ 0x400
 8002d54:	f5b2 5f08 	cmp.w	r2, #8704	@ 0x2200
 8002d58:	d018      	beq.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002d5a:	f421 6200 	bic.w	r2, r1, #2048	@ 0x800
 8002d5e:	f5b2 5f10 	cmp.w	r2, #9216	@ 0x2400
 8002d62:	d013      	beq.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002d64:	f421 7200 	bic.w	r2, r1, #512	@ 0x200
 8002d68:	f5b2 5f20 	cmp.w	r2, #10240	@ 0x2800
 8002d6c:	d00e      	beq.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002d6e:	f5b1 5f38 	cmp.w	r1, #11776	@ 0x2e00
 8002d72:	d00b      	beq.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002d74:	f421 62c0 	bic.w	r2, r1, #1536	@ 0x600
 8002d78:	f5b2 5f40 	cmp.w	r2, #12288	@ 0x3000
 8002d7c:	d006      	beq.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002d7e:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
 8002d82:	4887      	ldr	r0, [pc, #540]	@ (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x4c8>)
 8002d84:	f001 ff46 	bl	8004c14 <assert_failed>
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002d88:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002d8a:	6823      	ldr	r3, [r4, #0]
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002d8c:	4885      	ldr	r0, [pc, #532]	@ (8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 8002d8e:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 8002d90:	f422 5278 	bic.w	r2, r2, #15872	@ 0x3e00
 8002d94:	430a      	orrs	r2, r1
 8002d96:	62c2      	str	r2, [r0, #44]	@ 0x2c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002d98:	04da      	lsls	r2, r3, #19
 8002d9a:	d510      	bpl.n	8002dbe <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
 8002d9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002d9e:	f431 7280 	bics.w	r2, r1, #256	@ 0x100
 8002da2:	d006      	beq.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8002da4:	f44f 71c6 	mov.w	r1, #396	@ 0x18c
 8002da8:	487d      	ldr	r0, [pc, #500]	@ (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x4c8>)
 8002daa:	f001 ff33 	bl	8004c14 <assert_failed>
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002dae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002db0:	6823      	ldr	r3, [r4, #0]
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002db2:	487c      	ldr	r0, [pc, #496]	@ (8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 8002db4:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002db6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002dba:	430a      	orrs	r2, r1
 8002dbc:	6302      	str	r2, [r0, #48]	@ 0x30
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002dbe:	049f      	lsls	r7, r3, #18
 8002dc0:	d510      	bpl.n	8002de4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
 8002dc2:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002dc4:	f431 7200 	bics.w	r2, r1, #512	@ 0x200
 8002dc8:	d006      	beq.n	8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8002dca:	f44f 71cf 	mov.w	r1, #414	@ 0x19e
 8002dce:	4874      	ldr	r0, [pc, #464]	@ (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x4c8>)
 8002dd0:	f001 ff20 	bl	8004c14 <assert_failed>
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002dd4:	6c21      	ldr	r1, [r4, #64]	@ 0x40
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002dd6:	6823      	ldr	r3, [r4, #0]
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002dd8:	4872      	ldr	r0, [pc, #456]	@ (8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 8002dda:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002ddc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002de0:	430a      	orrs	r2, r1
 8002de2:	6302      	str	r2, [r0, #48]	@ 0x30
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002de4:	02de      	lsls	r6, r3, #11
 8002de6:	d510      	bpl.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
 8002de8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8002dea:	f031 7280 	bics.w	r2, r1, #16777216	@ 0x1000000
 8002dee:	d006      	beq.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x326>
 8002df0:	f240 11f5 	movw	r1, #501	@ 0x1f5
 8002df4:	486a      	ldr	r0, [pc, #424]	@ (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x4c8>)
 8002df6:	f001 ff0d 	bl	8004c14 <assert_failed>
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002dfa:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002dfc:	6823      	ldr	r3, [r4, #0]
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002dfe:	4869      	ldr	r0, [pc, #420]	@ (8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 8002e00:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002e02:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8002e06:	430a      	orrs	r2, r1
 8002e08:	6302      	str	r2, [r0, #48]	@ 0x30
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002e0a:	029d      	lsls	r5, r3, #10
 8002e0c:	d510      	bpl.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
 8002e0e:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8002e10:	f031 7200 	bics.w	r2, r1, #33554432	@ 0x2000000
 8002e14:	d006      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8002e16:	f240 11ff 	movw	r1, #511	@ 0x1ff
 8002e1a:	4861      	ldr	r0, [pc, #388]	@ (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x4c8>)
 8002e1c:	f001 fefa 	bl	8004c14 <assert_failed>
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002e20:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002e22:	6823      	ldr	r3, [r4, #0]
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002e24:	485f      	ldr	r0, [pc, #380]	@ (8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 8002e26:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002e28:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8002e2c:	430a      	orrs	r2, r1
 8002e2e:	6302      	str	r2, [r0, #48]	@ 0x30
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002e30:	0258      	lsls	r0, r3, #9
 8002e32:	d510      	bpl.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x37e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
 8002e34:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002e36:	f431 6280 	bics.w	r2, r1, #1024	@ 0x400
 8002e3a:	d006      	beq.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x372>
 8002e3c:	f240 2109 	movw	r1, #521	@ 0x209
 8002e40:	4857      	ldr	r0, [pc, #348]	@ (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x4c8>)
 8002e42:	f001 fee7 	bl	8004c14 <assert_failed>
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002e46:	6c61      	ldr	r1, [r4, #68]	@ 0x44
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002e48:	6823      	ldr	r3, [r4, #0]
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002e4a:	4856      	ldr	r0, [pc, #344]	@ (8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 8002e4c:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002e4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e52:	430a      	orrs	r2, r1
 8002e54:	6302      	str	r2, [r0, #48]	@ 0x30
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002e56:	0219      	lsls	r1, r3, #8
 8002e58:	d510      	bpl.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
 8002e5a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002e5c:	f431 6200 	bics.w	r2, r1, #2048	@ 0x800
 8002e60:	d006      	beq.n	8002e70 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8002e62:	f240 2113 	movw	r1, #531	@ 0x213
 8002e66:	484e      	ldr	r0, [pc, #312]	@ (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x4c8>)
 8002e68:	f001 fed4 	bl	8004c14 <assert_failed>
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002e6c:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002e6e:	6823      	ldr	r3, [r4, #0]
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002e70:	484c      	ldr	r0, [pc, #304]	@ (8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 8002e72:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002e74:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e78:	430a      	orrs	r2, r1
 8002e7a:	6302      	str	r2, [r0, #48]	@ 0x30
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002e7c:	01da      	lsls	r2, r3, #7
 8002e7e:	d510      	bpl.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
 8002e80:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8002e82:	f431 5200 	bics.w	r2, r1, #8192	@ 0x2000
 8002e86:	d006      	beq.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x3be>
 8002e88:	f240 211d 	movw	r1, #541	@ 0x21d
 8002e8c:	4844      	ldr	r0, [pc, #272]	@ (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x4c8>)
 8002e8e:	f001 fec1 	bl	8004c14 <assert_failed>
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002e92:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002e94:	6823      	ldr	r3, [r4, #0]
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002e96:	4843      	ldr	r0, [pc, #268]	@ (8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 8002e98:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8002e9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	6302      	str	r2, [r0, #48]	@ 0x30
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002ea2:	019b      	lsls	r3, r3, #6
 8002ea4:	d50f      	bpl.n	8002ec6 <HAL_RCCEx_PeriphCLKConfig+0x3ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
 8002ea6:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8002ea8:	f432 4300 	bics.w	r3, r2, #32768	@ 0x8000
 8002eac:	d005      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8002eae:	483c      	ldr	r0, [pc, #240]	@ (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x4c8>)
 8002eb0:	f240 212a 	movw	r1, #554	@ 0x22a
 8002eb4:	f001 feae 	bl	8004c14 <assert_failed>
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002eb8:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8002eba:	493a      	ldr	r1, [pc, #232]	@ (8002fa4 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
 8002ebc:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8002ebe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002ec6:	2000      	movs	r0, #0
}
 8002ec8:	b003      	add	sp, #12
 8002eca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8002ece:	4834      	ldr	r0, [pc, #208]	@ (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x4c8>)
 8002ed0:	2170      	movs	r1, #112	@ 0x70
 8002ed2:	f001 fe9f 	bl	8004c14 <assert_failed>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002ed6:	6823      	ldr	r3, [r4, #0]
 8002ed8:	e607      	b.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x12>
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eda:	4d33      	ldr	r5, [pc, #204]	@ (8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
 8002edc:	682b      	ldr	r3, [r5, #0]
 8002ede:	05df      	lsls	r7, r3, #23
  FlagStatus       pwrclkchanged = RESET;
 8002ee0:	f04f 0600 	mov.w	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ee4:	f53f ae1d 	bmi.w	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x4a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ee8:	682b      	ldr	r3, [r5, #0]
 8002eea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002eee:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002ef0:	f7fd fcec 	bl	80008cc <HAL_GetTick>
 8002ef4:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ef6:	682b      	ldr	r3, [r5, #0]
 8002ef8:	05d8      	lsls	r0, r3, #23
 8002efa:	f53f ae12 	bmi.w	8002b22 <HAL_RCCEx_PeriphCLKConfig+0x4a>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002efe:	f7fd fce5 	bl	80008cc <HAL_GetTick>
 8002f02:	1bc0      	subs	r0, r0, r7
 8002f04:	2864      	cmp	r0, #100	@ 0x64
 8002f06:	d9f6      	bls.n	8002ef6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
          return HAL_TIMEOUT;
 8002f08:	2003      	movs	r0, #3
}
 8002f0a:	b003      	add	sp, #12
 8002f0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8002f10:	4823      	ldr	r0, [pc, #140]	@ (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x4c8>)
 8002f12:	2176      	movs	r1, #118	@ 0x76
 8002f14:	f001 fe7e 	bl	8004c14 <assert_failed>
 8002f18:	e5ee      	b.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x20>
 8002f1a:	f5b1 7fc8 	cmp.w	r1, #400	@ 0x190
 8002f1e:	f43f aeff 	beq.w	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x248>
 8002f22:	d914      	bls.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x476>
 8002f24:	f021 0210 	bic.w	r2, r1, #16
 8002f28:	f5b2 7fd0 	cmp.w	r2, #416	@ 0x1a0
 8002f2c:	f43f aef8 	beq.w	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x248>
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
 8002f30:	f240 115b 	movw	r1, #347	@ 0x15b
 8002f34:	481a      	ldr	r0, [pc, #104]	@ (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x4c8>)
 8002f36:	f001 fe6d 	bl	8004c14 <assert_failed>
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002f3a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002f3c:	6823      	ldr	r3, [r4, #0]
 8002f3e:	e6ef      	b.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x248>
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8002f40:	21bc      	movs	r1, #188	@ 0xbc
 8002f42:	4817      	ldr	r0, [pc, #92]	@ (8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x4c8>)
 8002f44:	f001 fe66 	bl	8004c14 <assert_failed>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002f48:	68a1      	ldr	r1, [r4, #8]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002f4a:	6823      	ldr	r3, [r4, #0]
 8002f4c:	e624      	b.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8002f4e:	f5b1 7fb8 	cmp.w	r1, #368	@ 0x170
 8002f52:	f43f aee5 	beq.w	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x248>
 8002f56:	f5b1 7fc0 	cmp.w	r1, #384	@ 0x180
 8002f5a:	d1e9      	bne.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x458>
 8002f5c:	e6e0      	b.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x248>
        tickstart = HAL_GetTick();
 8002f5e:	f7fd fcb5 	bl	80008cc <HAL_GetTick>
 8002f62:	f04f 0902 	mov.w	r9, #2
 8002f66:	4607      	mov	r7, r0
 8002f68:	fa99 f3a9 	rbit	r3, r9
 8002f6c:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f70:	f8d8 2020 	ldr.w	r2, [r8, #32]
 8002f74:	fa99 f3a9 	rbit	r3, r9
 8002f78:	fab3 f383 	clz	r3, r3
 8002f7c:	fa05 f303 	lsl.w	r3, r5, r3
 8002f80:	4213      	tst	r3, r2
 8002f82:	f47f adf6 	bne.w	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x9a>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f86:	f7fd fca1 	bl	80008cc <HAL_GetTick>
 8002f8a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002f8e:	1bc0      	subs	r0, r0, r7
 8002f90:	4298      	cmp	r0, r3
 8002f92:	d9e9      	bls.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x490>
 8002f94:	e7b8      	b.n	8002f08 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8002f96:	f5b2 7fa0 	cmp.w	r2, #320	@ 0x140
 8002f9a:	d1c9      	bne.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x458>
 8002f9c:	e6c0      	b.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x248>
 8002f9e:	bf00      	nop
 8002fa0:	08005bcc 	.word	0x08005bcc
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	40007000 	.word	0x40007000

08002fac <HAL_TIM_Base_Start>:
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8002fac:	4a32      	ldr	r2, [pc, #200]	@ (8003078 <HAL_TIM_Base_Start+0xcc>)
 8002fae:	6803      	ldr	r3, [r0, #0]
 8002fb0:	4293      	cmp	r3, r2
{
 8002fb2:	b510      	push	{r4, lr}
 8002fb4:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8002fb6:	d02b      	beq.n	8003010 <HAL_TIM_Base_Start+0x64>
 8002fb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fbc:	d028      	beq.n	8003010 <HAL_TIM_Base_Start+0x64>
 8002fbe:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d024      	beq.n	8003010 <HAL_TIM_Base_Start+0x64>
 8002fc6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d020      	beq.n	8003010 <HAL_TIM_Base_Start+0x64>
 8002fce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d01c      	beq.n	8003010 <HAL_TIM_Base_Start+0x64>
 8002fd6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d018      	beq.n	8003010 <HAL_TIM_Base_Start+0x64>
 8002fde:	f502 3290 	add.w	r2, r2, #73728	@ 0x12000
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d014      	beq.n	8003010 <HAL_TIM_Base_Start+0x64>
 8002fe6:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d010      	beq.n	8003010 <HAL_TIM_Base_Start+0x64>
 8002fee:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d00c      	beq.n	8003010 <HAL_TIM_Base_Start+0x64>
 8002ff6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d008      	beq.n	8003010 <HAL_TIM_Base_Start+0x64>
 8002ffe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003002:	4293      	cmp	r3, r2
 8003004:	d004      	beq.n	8003010 <HAL_TIM_Base_Start+0x64>
 8003006:	481d      	ldr	r0, [pc, #116]	@ (800307c <HAL_TIM_Base_Start+0xd0>)
 8003008:	f44f 71ce 	mov.w	r1, #412	@ 0x19c
 800300c:	f001 fe02 	bl	8004c14 <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003010:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 8003014:	2b01      	cmp	r3, #1
 8003016:	d123      	bne.n	8003060 <HAL_TIM_Base_Start+0xb4>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003018:	6823      	ldr	r3, [r4, #0]
 800301a:	4a17      	ldr	r2, [pc, #92]	@ (8003078 <HAL_TIM_Base_Start+0xcc>)
  htim->State = HAL_TIM_STATE_BUSY;
 800301c:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800301e:	4293      	cmp	r3, r2
  htim->State = HAL_TIM_STATE_BUSY;
 8003020:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003024:	d01e      	beq.n	8003064 <HAL_TIM_Base_Start+0xb8>
 8003026:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800302a:	d01b      	beq.n	8003064 <HAL_TIM_Base_Start+0xb8>
 800302c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8003030:	4293      	cmp	r3, r2
 8003032:	d017      	beq.n	8003064 <HAL_TIM_Base_Start+0xb8>
 8003034:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003038:	4293      	cmp	r3, r2
 800303a:	d013      	beq.n	8003064 <HAL_TIM_Base_Start+0xb8>
 800303c:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8003040:	4293      	cmp	r3, r2
 8003042:	d00f      	beq.n	8003064 <HAL_TIM_Base_Start+0xb8>
 8003044:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8003048:	4293      	cmp	r3, r2
 800304a:	d00b      	beq.n	8003064 <HAL_TIM_Base_Start+0xb8>
 800304c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003050:	4293      	cmp	r3, r2
 8003052:	d007      	beq.n	8003064 <HAL_TIM_Base_Start+0xb8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
    {
      __HAL_TIM_ENABLE(htim);
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	f042 0201 	orr.w	r2, r2, #1
 800305a:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 800305c:	2000      	movs	r0, #0
}
 800305e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003060:	2001      	movs	r0, #1
}
 8003062:	bd10      	pop	{r4, pc}
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003064:	6899      	ldr	r1, [r3, #8]
 8003066:	4a06      	ldr	r2, [pc, #24]	@ (8003080 <HAL_TIM_Base_Start+0xd4>)
 8003068:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800306a:	2a06      	cmp	r2, #6
 800306c:	d0f6      	beq.n	800305c <HAL_TIM_Base_Start+0xb0>
 800306e:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8003072:	d1ef      	bne.n	8003054 <HAL_TIM_Base_Start+0xa8>
 8003074:	e7f2      	b.n	800305c <HAL_TIM_Base_Start+0xb0>
 8003076:	bf00      	nop
 8003078:	40012c00 	.word	0x40012c00
 800307c:	08005c08 	.word	0x08005c08
 8003080:	00010007 	.word	0x00010007

08003084 <HAL_TIM_OnePulse_MspInit>:
/**
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop

08003088 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003088:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800308a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800308e:	2b01      	cmp	r3, #1
 8003090:	f000 81a1 	beq.w	80033d6 <HAL_TIM_ConfigClockSource+0x34e>

  htim->State = HAL_TIM_STATE_BUSY;
 8003094:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8003096:	2201      	movs	r2, #1
 8003098:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800309c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 80030a0:	680b      	ldr	r3, [r1, #0]
 80030a2:	2b70      	cmp	r3, #112	@ 0x70
 80030a4:	4604      	mov	r4, r0
 80030a6:	460d      	mov	r5, r1
 80030a8:	f000 8230 	beq.w	800350c <HAL_TIM_ConfigClockSource+0x484>
 80030ac:	d823      	bhi.n	80030f6 <HAL_TIM_ConfigClockSource+0x6e>
 80030ae:	f023 0210 	bic.w	r2, r3, #16
 80030b2:	2a40      	cmp	r2, #64	@ 0x40
 80030b4:	f000 80d1 	beq.w	800325a <HAL_TIM_ConfigClockSource+0x1d2>
 80030b8:	2b60      	cmp	r3, #96	@ 0x60
 80030ba:	f000 818e 	beq.w	80033da <HAL_TIM_ConfigClockSource+0x352>
 80030be:	f033 0230 	bics.w	r2, r3, #48	@ 0x30
 80030c2:	d16a      	bne.n	800319a <HAL_TIM_ConfigClockSource+0x112>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80030c4:	6822      	ldr	r2, [r4, #0]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030c6:	49aa      	ldr	r1, [pc, #680]	@ (8003370 <HAL_TIM_ConfigClockSource+0x2e8>)
  tmpsmcr = htim->Instance->SMCR;
 80030c8:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030ca:	4001      	ands	r1, r0
  htim->Instance->SMCR = tmpsmcr;
 80030cc:	6091      	str	r1, [r2, #8]

  switch (sClockSourceConfig->ClockSource)
 80030ce:	2b40      	cmp	r3, #64	@ 0x40
 80030d0:	f200 80cc 	bhi.w	800326c <HAL_TIM_ConfigClockSource+0x1e4>
 80030d4:	2b20      	cmp	r3, #32
 80030d6:	f000 8154 	beq.w	8003382 <HAL_TIM_ConfigClockSource+0x2fa>
 80030da:	f200 814f 	bhi.w	800337c <HAL_TIM_ConfigClockSource+0x2f4>
 80030de:	f033 0110 	bics.w	r1, r3, #16
 80030e2:	f000 814e 	beq.w	8003382 <HAL_TIM_ConfigClockSource+0x2fa>
  HAL_StatusTypeDef status = HAL_OK;
 80030e6:	2001      	movs	r0, #1

    default:
      status = HAL_ERROR;
      break;
  }
  htim->State = HAL_TIM_STATE_READY;
 80030e8:	2201      	movs	r2, #1

  __HAL_UNLOCK(htim);
 80030ea:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80030ec:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80030f0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c

  return status;
}
 80030f4:	bd38      	pop	{r3, r4, r5, pc}
 80030f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030fa:	f000 8103 	beq.w	8003304 <HAL_TIM_ConfigClockSource+0x27c>
 80030fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003102:	d1dc      	bne.n	80030be <HAL_TIM_ConfigClockSource+0x36>
  tmpsmcr = htim->Instance->SMCR;
 8003104:	6802      	ldr	r2, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003106:	4b9a      	ldr	r3, [pc, #616]	@ (8003370 <HAL_TIM_ConfigClockSource+0x2e8>)
  tmpsmcr = htim->Instance->SMCR;
 8003108:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800310a:	400b      	ands	r3, r1
  htim->Instance->SMCR = tmpsmcr;
 800310c:	6093      	str	r3, [r2, #8]
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800310e:	4b99      	ldr	r3, [pc, #612]	@ (8003374 <HAL_TIM_ConfigClockSource+0x2ec>)
 8003110:	429a      	cmp	r2, r3
 8003112:	d017      	beq.n	8003144 <HAL_TIM_ConfigClockSource+0xbc>
 8003114:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8003118:	d014      	beq.n	8003144 <HAL_TIM_ConfigClockSource+0xbc>
 800311a:	f5a3 3394 	sub.w	r3, r3, #75776	@ 0x12800
 800311e:	429a      	cmp	r2, r3
 8003120:	d010      	beq.n	8003144 <HAL_TIM_ConfigClockSource+0xbc>
 8003122:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003126:	429a      	cmp	r2, r3
 8003128:	d00c      	beq.n	8003144 <HAL_TIM_ConfigClockSource+0xbc>
 800312a:	f503 3396 	add.w	r3, r3, #76800	@ 0x12c00
 800312e:	429a      	cmp	r2, r3
 8003130:	d008      	beq.n	8003144 <HAL_TIM_ConfigClockSource+0xbc>
 8003132:	f503 53e0 	add.w	r3, r3, #7168	@ 0x1c00
 8003136:	429a      	cmp	r2, r3
 8003138:	d004      	beq.n	8003144 <HAL_TIM_ConfigClockSource+0xbc>
 800313a:	488f      	ldr	r0, [pc, #572]	@ (8003378 <HAL_TIM_ConfigClockSource+0x2f0>)
 800313c:	f241 519d 	movw	r1, #5533	@ 0x159d
 8003140:	f001 fd68 	bl	8004c14 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8003144:	68ab      	ldr	r3, [r5, #8]
 8003146:	f433 5340 	bics.w	r3, r3, #12288	@ 0x3000
 800314a:	d004      	beq.n	8003156 <HAL_TIM_ConfigClockSource+0xce>
 800314c:	488a      	ldr	r0, [pc, #552]	@ (8003378 <HAL_TIM_ConfigClockSource+0x2f0>)
 800314e:	f44f 51ad 	mov.w	r1, #5536	@ 0x15a0
 8003152:	f001 fd5f 	bl	8004c14 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8003156:	686b      	ldr	r3, [r5, #4]
 8003158:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800315c:	d009      	beq.n	8003172 <HAL_TIM_ConfigClockSource+0xea>
 800315e:	f033 0202 	bics.w	r2, r3, #2
 8003162:	d006      	beq.n	8003172 <HAL_TIM_ConfigClockSource+0xea>
 8003164:	2b0a      	cmp	r3, #10
 8003166:	d004      	beq.n	8003172 <HAL_TIM_ConfigClockSource+0xea>
 8003168:	4883      	ldr	r0, [pc, #524]	@ (8003378 <HAL_TIM_ConfigClockSource+0x2f0>)
 800316a:	f241 51a1 	movw	r1, #5537	@ 0x15a1
 800316e:	f001 fd51 	bl	8004c14 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8003172:	68e8      	ldr	r0, [r5, #12]
 8003174:	280f      	cmp	r0, #15
 8003176:	f200 81d6 	bhi.w	8003526 <HAL_TIM_ConfigClockSource+0x49e>
      TIM_ETR_SetConfig(htim->Instance,
 800317a:	6822      	ldr	r2, [r4, #0]
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800317c:	e9d5 5301 	ldrd	r5, r3, [r5, #4]
 8003180:	6891      	ldr	r1, [r2, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003182:	432b      	orrs	r3, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003184:	f421 417f 	bic.w	r1, r1, #65280	@ 0xff00
 8003188:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800318a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800318e:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003190:	6893      	ldr	r3, [r2, #8]
 8003192:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003196:	6093      	str	r3, [r2, #8]
      break;
 8003198:	e11b      	b.n	80033d2 <HAL_TIM_ConfigClockSource+0x34a>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800319a:	4877      	ldr	r0, [pc, #476]	@ (8003378 <HAL_TIM_ConfigClockSource+0x2f0>)
 800319c:	f241 5172 	movw	r1, #5490	@ 0x1572
 80031a0:	f001 fd38 	bl	8004c14 <assert_failed>
  tmpsmcr = htim->Instance->SMCR;
 80031a4:	6822      	ldr	r2, [r4, #0]
  switch (sClockSourceConfig->ClockSource)
 80031a6:	682b      	ldr	r3, [r5, #0]
  tmpsmcr = htim->Instance->SMCR;
 80031a8:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031aa:	4971      	ldr	r1, [pc, #452]	@ (8003370 <HAL_TIM_ConfigClockSource+0x2e8>)
  switch (sClockSourceConfig->ClockSource)
 80031ac:	2b60      	cmp	r3, #96	@ 0x60
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031ae:	ea01 0100 	and.w	r1, r1, r0
  htim->Instance->SMCR = tmpsmcr;
 80031b2:	6091      	str	r1, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80031b4:	f000 8116 	beq.w	80033e4 <HAL_TIM_ConfigClockSource+0x35c>
 80031b8:	f240 815d 	bls.w	8003476 <HAL_TIM_ConfigClockSource+0x3ee>
 80031bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031c0:	f000 80a5 	beq.w	800330e <HAL_TIM_ConfigClockSource+0x286>
 80031c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031c8:	d0a1      	beq.n	800310e <HAL_TIM_ConfigClockSource+0x86>
 80031ca:	2b70      	cmp	r3, #112	@ 0x70
 80031cc:	d18b      	bne.n	80030e6 <HAL_TIM_ConfigClockSource+0x5e>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 80031ce:	4b69      	ldr	r3, [pc, #420]	@ (8003374 <HAL_TIM_ConfigClockSource+0x2ec>)
 80031d0:	429a      	cmp	r2, r3
 80031d2:	d017      	beq.n	8003204 <HAL_TIM_ConfigClockSource+0x17c>
 80031d4:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80031d8:	d014      	beq.n	8003204 <HAL_TIM_ConfigClockSource+0x17c>
 80031da:	f5a3 3394 	sub.w	r3, r3, #75776	@ 0x12800
 80031de:	429a      	cmp	r2, r3
 80031e0:	d010      	beq.n	8003204 <HAL_TIM_ConfigClockSource+0x17c>
 80031e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d00c      	beq.n	8003204 <HAL_TIM_ConfigClockSource+0x17c>
 80031ea:	f503 3396 	add.w	r3, r3, #76800	@ 0x12c00
 80031ee:	429a      	cmp	r2, r3
 80031f0:	d008      	beq.n	8003204 <HAL_TIM_ConfigClockSource+0x17c>
 80031f2:	f503 53e0 	add.w	r3, r3, #7168	@ 0x1c00
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d004      	beq.n	8003204 <HAL_TIM_ConfigClockSource+0x17c>
 80031fa:	485f      	ldr	r0, [pc, #380]	@ (8003378 <HAL_TIM_ConfigClockSource+0x2f0>)
 80031fc:	f241 5185 	movw	r1, #5509	@ 0x1585
 8003200:	f001 fd08 	bl	8004c14 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8003204:	68ab      	ldr	r3, [r5, #8]
 8003206:	f433 5340 	bics.w	r3, r3, #12288	@ 0x3000
 800320a:	d004      	beq.n	8003216 <HAL_TIM_ConfigClockSource+0x18e>
 800320c:	485a      	ldr	r0, [pc, #360]	@ (8003378 <HAL_TIM_ConfigClockSource+0x2f0>)
 800320e:	f241 5188 	movw	r1, #5512	@ 0x1588
 8003212:	f001 fcff 	bl	8004c14 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8003216:	686b      	ldr	r3, [r5, #4]
 8003218:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800321c:	d009      	beq.n	8003232 <HAL_TIM_ConfigClockSource+0x1aa>
 800321e:	f033 0202 	bics.w	r2, r3, #2
 8003222:	d006      	beq.n	8003232 <HAL_TIM_ConfigClockSource+0x1aa>
 8003224:	2b0a      	cmp	r3, #10
 8003226:	d004      	beq.n	8003232 <HAL_TIM_ConfigClockSource+0x1aa>
 8003228:	4853      	ldr	r0, [pc, #332]	@ (8003378 <HAL_TIM_ConfigClockSource+0x2f0>)
 800322a:	f241 5189 	movw	r1, #5513	@ 0x1589
 800322e:	f001 fcf1 	bl	8004c14 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8003232:	68e8      	ldr	r0, [r5, #12]
 8003234:	280f      	cmp	r0, #15
 8003236:	f200 817d 	bhi.w	8003534 <HAL_TIM_ConfigClockSource+0x4ac>
      TIM_ETR_SetConfig(htim->Instance,
 800323a:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 800323c:	e9d5 5301 	ldrd	r5, r3, [r5, #4]
 8003240:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003242:	432b      	orrs	r3, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003244:	f421 417f 	bic.w	r1, r1, #65280	@ 0xff00
 8003248:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800324a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 800324e:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8003250:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003252:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8003256:	6093      	str	r3, [r2, #8]
      break;
 8003258:	e0bb      	b.n	80033d2 <HAL_TIM_ConfigClockSource+0x34a>
  tmpsmcr = htim->Instance->SMCR;
 800325a:	6802      	ldr	r2, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800325c:	4944      	ldr	r1, [pc, #272]	@ (8003370 <HAL_TIM_ConfigClockSource+0x2e8>)
  tmpsmcr = htim->Instance->SMCR;
 800325e:	6890      	ldr	r0, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8003260:	2b40      	cmp	r3, #64	@ 0x40
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003262:	ea01 0100 	and.w	r1, r1, r0
  htim->Instance->SMCR = tmpsmcr;
 8003266:	6091      	str	r1, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8003268:	f000 8108 	beq.w	800347c <HAL_TIM_ConfigClockSource+0x3f4>
 800326c:	2b50      	cmp	r3, #80	@ 0x50
 800326e:	f47f af3a 	bne.w	80030e6 <HAL_TIM_ConfigClockSource+0x5e>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8003272:	4b40      	ldr	r3, [pc, #256]	@ (8003374 <HAL_TIM_ConfigClockSource+0x2ec>)
 8003274:	429a      	cmp	r2, r3
 8003276:	d01b      	beq.n	80032b0 <HAL_TIM_ConfigClockSource+0x228>
 8003278:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800327c:	d018      	beq.n	80032b0 <HAL_TIM_ConfigClockSource+0x228>
 800327e:	f5a3 3394 	sub.w	r3, r3, #75776	@ 0x12800
 8003282:	429a      	cmp	r2, r3
 8003284:	d014      	beq.n	80032b0 <HAL_TIM_ConfigClockSource+0x228>
 8003286:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800328a:	429a      	cmp	r2, r3
 800328c:	d010      	beq.n	80032b0 <HAL_TIM_ConfigClockSource+0x228>
 800328e:	f503 3396 	add.w	r3, r3, #76800	@ 0x12c00
 8003292:	429a      	cmp	r2, r3
 8003294:	d00c      	beq.n	80032b0 <HAL_TIM_ConfigClockSource+0x228>
 8003296:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 800329a:	429a      	cmp	r2, r3
 800329c:	d008      	beq.n	80032b0 <HAL_TIM_ConfigClockSource+0x228>
 800329e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d004      	beq.n	80032b0 <HAL_TIM_ConfigClockSource+0x228>
 80032a6:	4834      	ldr	r0, [pc, #208]	@ (8003378 <HAL_TIM_ConfigClockSource+0x2f0>)
 80032a8:	f241 51b1 	movw	r1, #5553	@ 0x15b1
 80032ac:	f001 fcb2 	bl	8004c14 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80032b0:	686b      	ldr	r3, [r5, #4]
 80032b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032b6:	d009      	beq.n	80032cc <HAL_TIM_ConfigClockSource+0x244>
 80032b8:	f033 0202 	bics.w	r2, r3, #2
 80032bc:	d006      	beq.n	80032cc <HAL_TIM_ConfigClockSource+0x244>
 80032be:	2b0a      	cmp	r3, #10
 80032c0:	d004      	beq.n	80032cc <HAL_TIM_ConfigClockSource+0x244>
 80032c2:	482d      	ldr	r0, [pc, #180]	@ (8003378 <HAL_TIM_ConfigClockSource+0x2f0>)
 80032c4:	f241 51b4 	movw	r1, #5556	@ 0x15b4
 80032c8:	f001 fca4 	bl	8004c14 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80032cc:	68e8      	ldr	r0, [r5, #12]
 80032ce:	280f      	cmp	r0, #15
 80032d0:	f200 813e 	bhi.w	8003550 <HAL_TIM_ConfigClockSource+0x4c8>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032d4:	6823      	ldr	r3, [r4, #0]
                               sClockSourceConfig->ClockPolarity,
 80032d6:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 80032d8:	6a1a      	ldr	r2, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032da:	f022 020a 	bic.w	r2, r2, #10
  tmpccer |= TIM_ICPolarity;
 80032de:	4311      	orrs	r1, r2
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032e0:	6a1a      	ldr	r2, [r3, #32]
 80032e2:	f022 0201 	bic.w	r2, r2, #1
 80032e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032e8:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80032ea:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80032ee:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80032f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032f4:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 80032f6:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80032f8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80032fc:	f042 0257 	orr.w	r2, r2, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8003300:	609a      	str	r2, [r3, #8]
}
 8003302:	e066      	b.n	80033d2 <HAL_TIM_ConfigClockSource+0x34a>
  tmpsmcr = htim->Instance->SMCR;
 8003304:	6802      	ldr	r2, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003306:	4b1a      	ldr	r3, [pc, #104]	@ (8003370 <HAL_TIM_ConfigClockSource+0x2e8>)
  tmpsmcr = htim->Instance->SMCR;
 8003308:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800330a:	400b      	ands	r3, r1
  htim->Instance->SMCR = tmpsmcr;
 800330c:	6093      	str	r3, [r2, #8]
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800330e:	4b19      	ldr	r3, [pc, #100]	@ (8003374 <HAL_TIM_ConfigClockSource+0x2ec>)
 8003310:	429a      	cmp	r2, r3
 8003312:	d05e      	beq.n	80033d2 <HAL_TIM_ConfigClockSource+0x34a>
 8003314:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8003318:	d05b      	beq.n	80033d2 <HAL_TIM_ConfigClockSource+0x34a>
 800331a:	f5a3 3394 	sub.w	r3, r3, #75776	@ 0x12800
 800331e:	429a      	cmp	r2, r3
 8003320:	d057      	beq.n	80033d2 <HAL_TIM_ConfigClockSource+0x34a>
 8003322:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003326:	429a      	cmp	r2, r3
 8003328:	d053      	beq.n	80033d2 <HAL_TIM_ConfigClockSource+0x34a>
 800332a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800332e:	429a      	cmp	r2, r3
 8003330:	d04f      	beq.n	80033d2 <HAL_TIM_ConfigClockSource+0x34a>
 8003332:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003336:	429a      	cmp	r2, r3
 8003338:	d04b      	beq.n	80033d2 <HAL_TIM_ConfigClockSource+0x34a>
 800333a:	f503 3390 	add.w	r3, r3, #73728	@ 0x12000
 800333e:	429a      	cmp	r2, r3
 8003340:	d047      	beq.n	80033d2 <HAL_TIM_ConfigClockSource+0x34a>
 8003342:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8003346:	429a      	cmp	r2, r3
 8003348:	d043      	beq.n	80033d2 <HAL_TIM_ConfigClockSource+0x34a>
 800334a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800334e:	429a      	cmp	r2, r3
 8003350:	d03f      	beq.n	80033d2 <HAL_TIM_ConfigClockSource+0x34a>
 8003352:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003356:	429a      	cmp	r2, r3
 8003358:	d03b      	beq.n	80033d2 <HAL_TIM_ConfigClockSource+0x34a>
 800335a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800335e:	429a      	cmp	r2, r3
 8003360:	d037      	beq.n	80033d2 <HAL_TIM_ConfigClockSource+0x34a>
 8003362:	4805      	ldr	r0, [pc, #20]	@ (8003378 <HAL_TIM_ConfigClockSource+0x2f0>)
 8003364:	f241 517e 	movw	r1, #5502	@ 0x157e
 8003368:	f001 fc54 	bl	8004c14 <assert_failed>
 800336c:	e031      	b.n	80033d2 <HAL_TIM_ConfigClockSource+0x34a>
 800336e:	bf00      	nop
 8003370:	fffe0088 	.word	0xfffe0088
 8003374:	40012c00 	.word	0x40012c00
 8003378:	08005c08 	.word	0x08005c08
  switch (sClockSourceConfig->ClockSource)
 800337c:	2b30      	cmp	r3, #48	@ 0x30
 800337e:	f47f aeb2 	bne.w	80030e6 <HAL_TIM_ConfigClockSource+0x5e>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8003382:	4977      	ldr	r1, [pc, #476]	@ (8003560 <HAL_TIM_ConfigClockSource+0x4d8>)
 8003384:	428a      	cmp	r2, r1
 8003386:	d01d      	beq.n	80033c4 <HAL_TIM_ConfigClockSource+0x33c>
 8003388:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800338c:	d01a      	beq.n	80033c4 <HAL_TIM_ConfigClockSource+0x33c>
 800338e:	f5a1 3194 	sub.w	r1, r1, #75776	@ 0x12800
 8003392:	428a      	cmp	r2, r1
 8003394:	d016      	beq.n	80033c4 <HAL_TIM_ConfigClockSource+0x33c>
 8003396:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800339a:	428a      	cmp	r2, r1
 800339c:	d012      	beq.n	80033c4 <HAL_TIM_ConfigClockSource+0x33c>
 800339e:	f501 3196 	add.w	r1, r1, #76800	@ 0x12c00
 80033a2:	428a      	cmp	r2, r1
 80033a4:	d00e      	beq.n	80033c4 <HAL_TIM_ConfigClockSource+0x33c>
 80033a6:	f501 6140 	add.w	r1, r1, #3072	@ 0xc00
 80033aa:	428a      	cmp	r2, r1
 80033ac:	d00a      	beq.n	80033c4 <HAL_TIM_ConfigClockSource+0x33c>
 80033ae:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 80033b2:	428a      	cmp	r2, r1
 80033b4:	d006      	beq.n	80033c4 <HAL_TIM_ConfigClockSource+0x33c>
 80033b6:	486b      	ldr	r0, [pc, #428]	@ (8003564 <HAL_TIM_ConfigClockSource+0x4dc>)
 80033b8:	f241 51e4 	movw	r1, #5604	@ 0x15e4
 80033bc:	f001 fc2a 	bl	8004c14 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80033c0:	6822      	ldr	r2, [r4, #0]
 80033c2:	682b      	ldr	r3, [r5, #0]
  tmpsmcr = TIMx->SMCR;
 80033c4:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80033c6:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033ca:	430b      	orrs	r3, r1
 80033cc:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 80033d0:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80033d2:	2000      	movs	r0, #0
 80033d4:	e688      	b.n	80030e8 <HAL_TIM_ConfigClockSource+0x60>
  __HAL_LOCK(htim);
 80033d6:	2002      	movs	r0, #2
}
 80033d8:	bd38      	pop	{r3, r4, r5, pc}
  tmpsmcr = htim->Instance->SMCR;
 80033da:	6802      	ldr	r2, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033dc:	4b62      	ldr	r3, [pc, #392]	@ (8003568 <HAL_TIM_ConfigClockSource+0x4e0>)
  tmpsmcr = htim->Instance->SMCR;
 80033de:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033e0:	400b      	ands	r3, r1
  htim->Instance->SMCR = tmpsmcr;
 80033e2:	6093      	str	r3, [r2, #8]
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80033e4:	4b5e      	ldr	r3, [pc, #376]	@ (8003560 <HAL_TIM_ConfigClockSource+0x4d8>)
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d01b      	beq.n	8003422 <HAL_TIM_ConfigClockSource+0x39a>
 80033ea:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80033ee:	d018      	beq.n	8003422 <HAL_TIM_ConfigClockSource+0x39a>
 80033f0:	f5a3 3394 	sub.w	r3, r3, #75776	@ 0x12800
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d014      	beq.n	8003422 <HAL_TIM_ConfigClockSource+0x39a>
 80033f8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d010      	beq.n	8003422 <HAL_TIM_ConfigClockSource+0x39a>
 8003400:	f503 3396 	add.w	r3, r3, #76800	@ 0x12c00
 8003404:	429a      	cmp	r2, r3
 8003406:	d00c      	beq.n	8003422 <HAL_TIM_ConfigClockSource+0x39a>
 8003408:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 800340c:	429a      	cmp	r2, r3
 800340e:	d008      	beq.n	8003422 <HAL_TIM_ConfigClockSource+0x39a>
 8003410:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003414:	429a      	cmp	r2, r3
 8003416:	d004      	beq.n	8003422 <HAL_TIM_ConfigClockSource+0x39a>
 8003418:	4852      	ldr	r0, [pc, #328]	@ (8003564 <HAL_TIM_ConfigClockSource+0x4dc>)
 800341a:	f241 51c1 	movw	r1, #5569	@ 0x15c1
 800341e:	f001 fbf9 	bl	8004c14 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8003422:	686b      	ldr	r3, [r5, #4]
 8003424:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003428:	d009      	beq.n	800343e <HAL_TIM_ConfigClockSource+0x3b6>
 800342a:	f033 0202 	bics.w	r2, r3, #2
 800342e:	d006      	beq.n	800343e <HAL_TIM_ConfigClockSource+0x3b6>
 8003430:	2b0a      	cmp	r3, #10
 8003432:	d004      	beq.n	800343e <HAL_TIM_ConfigClockSource+0x3b6>
 8003434:	484b      	ldr	r0, [pc, #300]	@ (8003564 <HAL_TIM_ConfigClockSource+0x4dc>)
 8003436:	f241 51c4 	movw	r1, #5572	@ 0x15c4
 800343a:	f001 fbeb 	bl	8004c14 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800343e:	68e8      	ldr	r0, [r5, #12]
 8003440:	280f      	cmp	r0, #15
 8003442:	d87e      	bhi.n	8003542 <HAL_TIM_ConfigClockSource+0x4ba>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003444:	6823      	ldr	r3, [r4, #0]
                               sClockSourceConfig->ClockPolarity,
 8003446:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 8003448:	6a1a      	ldr	r2, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800344a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800344e:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003452:	6a19      	ldr	r1, [r3, #32]
 8003454:	f021 0110 	bic.w	r1, r1, #16
 8003458:	6219      	str	r1, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800345a:	6999      	ldr	r1, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800345c:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003460:	ea41 3100 	orr.w	r1, r1, r0, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8003464:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8003466:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8003468:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800346a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800346e:	f042 0267 	orr.w	r2, r2, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8003472:	609a      	str	r2, [r3, #8]
}
 8003474:	e7ad      	b.n	80033d2 <HAL_TIM_ConfigClockSource+0x34a>
  switch (sClockSourceConfig->ClockSource)
 8003476:	2b40      	cmp	r3, #64	@ 0x40
 8003478:	f47f ae29 	bne.w	80030ce <HAL_TIM_ConfigClockSource+0x46>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800347c:	4b38      	ldr	r3, [pc, #224]	@ (8003560 <HAL_TIM_ConfigClockSource+0x4d8>)
 800347e:	429a      	cmp	r2, r3
 8003480:	d01b      	beq.n	80034ba <HAL_TIM_ConfigClockSource+0x432>
 8003482:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8003486:	d018      	beq.n	80034ba <HAL_TIM_ConfigClockSource+0x432>
 8003488:	f5a3 3394 	sub.w	r3, r3, #75776	@ 0x12800
 800348c:	429a      	cmp	r2, r3
 800348e:	d014      	beq.n	80034ba <HAL_TIM_ConfigClockSource+0x432>
 8003490:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003494:	429a      	cmp	r2, r3
 8003496:	d010      	beq.n	80034ba <HAL_TIM_ConfigClockSource+0x432>
 8003498:	f503 3396 	add.w	r3, r3, #76800	@ 0x12c00
 800349c:	429a      	cmp	r2, r3
 800349e:	d00c      	beq.n	80034ba <HAL_TIM_ConfigClockSource+0x432>
 80034a0:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d008      	beq.n	80034ba <HAL_TIM_ConfigClockSource+0x432>
 80034a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d004      	beq.n	80034ba <HAL_TIM_ConfigClockSource+0x432>
 80034b0:	482c      	ldr	r0, [pc, #176]	@ (8003564 <HAL_TIM_ConfigClockSource+0x4dc>)
 80034b2:	f241 51d1 	movw	r1, #5585	@ 0x15d1
 80034b6:	f001 fbad 	bl	8004c14 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80034ba:	686b      	ldr	r3, [r5, #4]
 80034bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034c0:	d009      	beq.n	80034d6 <HAL_TIM_ConfigClockSource+0x44e>
 80034c2:	f033 0202 	bics.w	r2, r3, #2
 80034c6:	d006      	beq.n	80034d6 <HAL_TIM_ConfigClockSource+0x44e>
 80034c8:	2b0a      	cmp	r3, #10
 80034ca:	d004      	beq.n	80034d6 <HAL_TIM_ConfigClockSource+0x44e>
 80034cc:	4825      	ldr	r0, [pc, #148]	@ (8003564 <HAL_TIM_ConfigClockSource+0x4dc>)
 80034ce:	f241 51d4 	movw	r1, #5588	@ 0x15d4
 80034d2:	f001 fb9f 	bl	8004c14 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80034d6:	68e8      	ldr	r0, [r5, #12]
 80034d8:	280f      	cmp	r0, #15
 80034da:	d81d      	bhi.n	8003518 <HAL_TIM_ConfigClockSource+0x490>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034dc:	6823      	ldr	r3, [r4, #0]
                               sClockSourceConfig->ClockPolarity,
 80034de:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 80034e0:	6a1a      	ldr	r2, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80034e2:	f022 020a 	bic.w	r2, r2, #10
  tmpccer |= TIM_ICPolarity;
 80034e6:	4311      	orrs	r1, r2
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80034e8:	6a1a      	ldr	r2, [r3, #32]
 80034ea:	f022 0201 	bic.w	r2, r2, #1
 80034ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80034f0:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034f2:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80034f6:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80034fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034fc:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 80034fe:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003500:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003504:	f042 0247 	orr.w	r2, r2, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8003508:	609a      	str	r2, [r3, #8]
}
 800350a:	e762      	b.n	80033d2 <HAL_TIM_ConfigClockSource+0x34a>
  tmpsmcr = htim->Instance->SMCR;
 800350c:	6802      	ldr	r2, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800350e:	4b16      	ldr	r3, [pc, #88]	@ (8003568 <HAL_TIM_ConfigClockSource+0x4e0>)
  tmpsmcr = htim->Instance->SMCR;
 8003510:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003512:	400b      	ands	r3, r1
  htim->Instance->SMCR = tmpsmcr;
 8003514:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8003516:	e65a      	b.n	80031ce <HAL_TIM_ConfigClockSource+0x146>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8003518:	4812      	ldr	r0, [pc, #72]	@ (8003564 <HAL_TIM_ConfigClockSource+0x4dc>)
 800351a:	f241 51d5 	movw	r1, #5589	@ 0x15d5
 800351e:	f001 fb79 	bl	8004c14 <assert_failed>
                               sClockSourceConfig->ClockFilter);
 8003522:	68e8      	ldr	r0, [r5, #12]
 8003524:	e7da      	b.n	80034dc <HAL_TIM_ConfigClockSource+0x454>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8003526:	480f      	ldr	r0, [pc, #60]	@ (8003564 <HAL_TIM_ConfigClockSource+0x4dc>)
 8003528:	f241 51a2 	movw	r1, #5538	@ 0x15a2
 800352c:	f001 fb72 	bl	8004c14 <assert_failed>
                        sClockSourceConfig->ClockFilter);
 8003530:	68e8      	ldr	r0, [r5, #12]
 8003532:	e622      	b.n	800317a <HAL_TIM_ConfigClockSource+0xf2>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8003534:	480b      	ldr	r0, [pc, #44]	@ (8003564 <HAL_TIM_ConfigClockSource+0x4dc>)
 8003536:	f241 518a 	movw	r1, #5514	@ 0x158a
 800353a:	f001 fb6b 	bl	8004c14 <assert_failed>
                        sClockSourceConfig->ClockFilter);
 800353e:	68e8      	ldr	r0, [r5, #12]
 8003540:	e67b      	b.n	800323a <HAL_TIM_ConfigClockSource+0x1b2>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8003542:	4808      	ldr	r0, [pc, #32]	@ (8003564 <HAL_TIM_ConfigClockSource+0x4dc>)
 8003544:	f241 51c5 	movw	r1, #5573	@ 0x15c5
 8003548:	f001 fb64 	bl	8004c14 <assert_failed>
                               sClockSourceConfig->ClockFilter);
 800354c:	68e8      	ldr	r0, [r5, #12]
 800354e:	e779      	b.n	8003444 <HAL_TIM_ConfigClockSource+0x3bc>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8003550:	4804      	ldr	r0, [pc, #16]	@ (8003564 <HAL_TIM_ConfigClockSource+0x4dc>)
 8003552:	f241 51b5 	movw	r1, #5557	@ 0x15b5
 8003556:	f001 fb5d 	bl	8004c14 <assert_failed>
                               sClockSourceConfig->ClockFilter);
 800355a:	68e8      	ldr	r0, [r5, #12]
 800355c:	e6ba      	b.n	80032d4 <HAL_TIM_ConfigClockSource+0x24c>
 800355e:	bf00      	nop
 8003560:	40012c00 	.word	0x40012c00
 8003564:	08005c08 	.word	0x08005c08
 8003568:	fffe0088 	.word	0xfffe0088

0800356c <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800356c:	4a34      	ldr	r2, [pc, #208]	@ (8003640 <TIM_Base_SetConfig+0xd4>)
  tmpcr1 = TIMx->CR1;
 800356e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003570:	4290      	cmp	r0, r2
{
 8003572:	b410      	push	{r4}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003574:	d028      	beq.n	80035c8 <TIM_Base_SetConfig+0x5c>
 8003576:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800357a:	d044      	beq.n	8003606 <TIM_Base_SetConfig+0x9a>
 800357c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8003580:	4290      	cmp	r0, r2
 8003582:	d040      	beq.n	8003606 <TIM_Base_SetConfig+0x9a>
 8003584:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003588:	4290      	cmp	r0, r2
 800358a:	d03c      	beq.n	8003606 <TIM_Base_SetConfig+0x9a>
 800358c:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8003590:	4290      	cmp	r0, r2
 8003592:	d04a      	beq.n	800362a <TIM_Base_SetConfig+0xbe>
 8003594:	f502 52e0 	add.w	r2, r2, #7168	@ 0x1c00
 8003598:	4290      	cmp	r0, r2
 800359a:	d015      	beq.n	80035c8 <TIM_Base_SetConfig+0x5c>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800359c:	f5a2 5280 	sub.w	r2, r2, #4096	@ 0x1000
 80035a0:	4290      	cmp	r0, r2
 80035a2:	d047      	beq.n	8003634 <TIM_Base_SetConfig+0xc8>
 80035a4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80035a8:	4290      	cmp	r0, r2
 80035aa:	d043      	beq.n	8003634 <TIM_Base_SetConfig+0xc8>
 80035ac:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80035b0:	4290      	cmp	r0, r2
 80035b2:	d03f      	beq.n	8003634 <TIM_Base_SetConfig+0xc8>
  TIMx->PSC = Structure->Prescaler;
 80035b4:	680a      	ldr	r2, [r1, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035b6:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035b8:	6949      	ldr	r1, [r1, #20]
 80035ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035be:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 80035c0:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035c2:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80035c4:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035c6:	e012      	b.n	80035ee <TIM_Base_SetConfig+0x82>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035c8:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 |= Structure->CounterMode;
 80035ca:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80035d0:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 80035d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035d6:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035d8:	694a      	ldr	r2, [r1, #20]
 80035da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80035de:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80035e0:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035e2:	688b      	ldr	r3, [r1, #8]
 80035e4:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80035e6:	680b      	ldr	r3, [r1, #0]
 80035e8:	6283      	str	r3, [r0, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80035ea:	690b      	ldr	r3, [r1, #16]
 80035ec:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 80035ee:	2301      	movs	r3, #1
 80035f0:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80035f2:	6903      	ldr	r3, [r0, #16]
 80035f4:	07db      	lsls	r3, r3, #31
 80035f6:	d503      	bpl.n	8003600 <TIM_Base_SetConfig+0x94>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80035f8:	6903      	ldr	r3, [r0, #16]
 80035fa:	f023 0301 	bic.w	r3, r3, #1
 80035fe:	6103      	str	r3, [r0, #16]
}
 8003600:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003604:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 8003606:	684a      	ldr	r2, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003608:	68cc      	ldr	r4, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800360a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800360e:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8003610:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003614:	694a      	ldr	r2, [r1, #20]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003616:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003618:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800361c:	688c      	ldr	r4, [r1, #8]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800361e:	4313      	orrs	r3, r2
  TIMx->PSC = Structure->Prescaler;
 8003620:	680a      	ldr	r2, [r1, #0]
  TIMx->CR1 = tmpcr1;
 8003622:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003624:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003626:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003628:	e7e1      	b.n	80035ee <TIM_Base_SetConfig+0x82>
    tmpcr1 |= Structure->CounterMode;
 800362a:	684c      	ldr	r4, [r1, #4]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800362c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800362e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003632:	e7cd      	b.n	80035d0 <TIM_Base_SetConfig+0x64>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003634:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003636:	694a      	ldr	r2, [r1, #20]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003638:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800363c:	4323      	orrs	r3, r4
 800363e:	e7cc      	b.n	80035da <TIM_Base_SetConfig+0x6e>
 8003640:	40012c00 	.word	0x40012c00

08003644 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8003644:	2800      	cmp	r0, #0
 8003646:	f000 80a5 	beq.w	8003794 <HAL_TIM_Base_Init+0x150>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800364a:	6803      	ldr	r3, [r0, #0]
 800364c:	4a52      	ldr	r2, [pc, #328]	@ (8003798 <HAL_TIM_Base_Init+0x154>)
 800364e:	4293      	cmp	r3, r2
{
 8003650:	b510      	push	{r4, lr}
 8003652:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8003654:	d02b      	beq.n	80036ae <HAL_TIM_Base_Init+0x6a>
 8003656:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800365a:	d028      	beq.n	80036ae <HAL_TIM_Base_Init+0x6a>
 800365c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8003660:	4293      	cmp	r3, r2
 8003662:	d024      	beq.n	80036ae <HAL_TIM_Base_Init+0x6a>
 8003664:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003668:	4293      	cmp	r3, r2
 800366a:	d020      	beq.n	80036ae <HAL_TIM_Base_Init+0x6a>
 800366c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003670:	4293      	cmp	r3, r2
 8003672:	d01c      	beq.n	80036ae <HAL_TIM_Base_Init+0x6a>
 8003674:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003678:	4293      	cmp	r3, r2
 800367a:	d018      	beq.n	80036ae <HAL_TIM_Base_Init+0x6a>
 800367c:	f502 3290 	add.w	r2, r2, #73728	@ 0x12000
 8003680:	4293      	cmp	r3, r2
 8003682:	d014      	beq.n	80036ae <HAL_TIM_Base_Init+0x6a>
 8003684:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8003688:	4293      	cmp	r3, r2
 800368a:	d010      	beq.n	80036ae <HAL_TIM_Base_Init+0x6a>
 800368c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003690:	4293      	cmp	r3, r2
 8003692:	d00c      	beq.n	80036ae <HAL_TIM_Base_Init+0x6a>
 8003694:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003698:	4293      	cmp	r3, r2
 800369a:	d008      	beq.n	80036ae <HAL_TIM_Base_Init+0x6a>
 800369c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d004      	beq.n	80036ae <HAL_TIM_Base_Init+0x6a>
 80036a4:	483d      	ldr	r0, [pc, #244]	@ (800379c <HAL_TIM_Base_Init+0x158>)
 80036a6:	f44f 718d 	mov.w	r1, #282	@ 0x11a
 80036aa:	f001 fab3 	bl	8004c14 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80036ae:	68a3      	ldr	r3, [r4, #8]
 80036b0:	f033 0210 	bics.w	r2, r3, #16
 80036b4:	d00a      	beq.n	80036cc <HAL_TIM_Base_Init+0x88>
 80036b6:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80036ba:	2a20      	cmp	r2, #32
 80036bc:	d006      	beq.n	80036cc <HAL_TIM_Base_Init+0x88>
 80036be:	2b40      	cmp	r3, #64	@ 0x40
 80036c0:	d004      	beq.n	80036cc <HAL_TIM_Base_Init+0x88>
 80036c2:	4836      	ldr	r0, [pc, #216]	@ (800379c <HAL_TIM_Base_Init+0x158>)
 80036c4:	f240 111b 	movw	r1, #283	@ 0x11b
 80036c8:	f001 faa4 	bl	8004c14 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80036cc:	6923      	ldr	r3, [r4, #16]
 80036ce:	f433 7280 	bics.w	r2, r3, #256	@ 0x100
 80036d2:	d136      	bne.n	8003742 <HAL_TIM_Base_Init+0xfe>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 80036d4:	6822      	ldr	r2, [r4, #0]
 80036d6:	68e3      	ldr	r3, [r4, #12]
 80036d8:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80036dc:	d03e      	beq.n	800375c <HAL_TIM_Base_Init+0x118>
 80036de:	3b01      	subs	r3, #1
 80036e0:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d83b      	bhi.n	8003760 <HAL_TIM_Base_Init+0x11c>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80036e8:	69a3      	ldr	r3, [r4, #24]
 80036ea:	f033 0380 	bics.w	r3, r3, #128	@ 0x80
 80036ee:	d140      	bne.n	8003772 <HAL_TIM_Base_Init+0x12e>
  if (htim->State == HAL_TIM_STATE_RESET)
 80036f0:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 80036f4:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d045      	beq.n	8003788 <HAL_TIM_Base_Init+0x144>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036fc:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 80036fe:	2302      	movs	r3, #2
 8003700:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003704:	f851 0b04 	ldr.w	r0, [r1], #4
 8003708:	f7ff ff30 	bl	800356c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800370c:	2301      	movs	r3, #1
 800370e:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003712:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8003716:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800371a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800371e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8003722:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003726:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800372a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800372e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8003732:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8003736:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 800373a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800373e:	2000      	movs	r0, #0
}
 8003740:	bd10      	pop	{r4, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8003742:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003746:	d0c5      	beq.n	80036d4 <HAL_TIM_Base_Init+0x90>
 8003748:	4814      	ldr	r0, [pc, #80]	@ (800379c <HAL_TIM_Base_Init+0x158>)
 800374a:	f44f 718e 	mov.w	r1, #284	@ 0x11c
 800374e:	f001 fa61 	bl	8004c14 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8003752:	6822      	ldr	r2, [r4, #0]
 8003754:	68e3      	ldr	r3, [r4, #12]
 8003756:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800375a:	d1c0      	bne.n	80036de <HAL_TIM_Base_Init+0x9a>
 800375c:	2b00      	cmp	r3, #0
 800375e:	d1c3      	bne.n	80036e8 <HAL_TIM_Base_Init+0xa4>
 8003760:	480e      	ldr	r0, [pc, #56]	@ (800379c <HAL_TIM_Base_Init+0x158>)
 8003762:	f240 111d 	movw	r1, #285	@ 0x11d
 8003766:	f001 fa55 	bl	8004c14 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800376a:	69a3      	ldr	r3, [r4, #24]
 800376c:	f033 0380 	bics.w	r3, r3, #128	@ 0x80
 8003770:	d0be      	beq.n	80036f0 <HAL_TIM_Base_Init+0xac>
 8003772:	480a      	ldr	r0, [pc, #40]	@ (800379c <HAL_TIM_Base_Init+0x158>)
 8003774:	f44f 718f 	mov.w	r1, #286	@ 0x11e
 8003778:	f001 fa4c 	bl	8004c14 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800377c:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 8003780:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8003784:	2b00      	cmp	r3, #0
 8003786:	d1b9      	bne.n	80036fc <HAL_TIM_Base_Init+0xb8>
    htim->Lock = HAL_UNLOCKED;
 8003788:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800378c:	4620      	mov	r0, r4
 800378e:	f001 fbb7 	bl	8004f00 <HAL_TIM_Base_MspInit>
 8003792:	e7b3      	b.n	80036fc <HAL_TIM_Base_Init+0xb8>
    return HAL_ERROR;
 8003794:	2001      	movs	r0, #1
}
 8003796:	4770      	bx	lr
 8003798:	40012c00 	.word	0x40012c00
 800379c:	08005c08 	.word	0x08005c08

080037a0 <HAL_TIM_OnePulse_Init>:
  if (htim == NULL)
 80037a0:	2800      	cmp	r0, #0
 80037a2:	f000 80a6 	beq.w	80038f2 <HAL_TIM_OnePulse_Init+0x152>
{
 80037a6:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80037a8:	4a53      	ldr	r2, [pc, #332]	@ (80038f8 <HAL_TIM_OnePulse_Init+0x158>)
 80037aa:	6803      	ldr	r3, [r0, #0]
 80037ac:	4293      	cmp	r3, r2
 80037ae:	460d      	mov	r5, r1
 80037b0:	4604      	mov	r4, r0
 80037b2:	d02b      	beq.n	800380c <HAL_TIM_OnePulse_Init+0x6c>
 80037b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037b8:	d028      	beq.n	800380c <HAL_TIM_OnePulse_Init+0x6c>
 80037ba:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80037be:	4293      	cmp	r3, r2
 80037c0:	d024      	beq.n	800380c <HAL_TIM_OnePulse_Init+0x6c>
 80037c2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d020      	beq.n	800380c <HAL_TIM_OnePulse_Init+0x6c>
 80037ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d01c      	beq.n	800380c <HAL_TIM_OnePulse_Init+0x6c>
 80037d2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d018      	beq.n	800380c <HAL_TIM_OnePulse_Init+0x6c>
 80037da:	f502 3290 	add.w	r2, r2, #73728	@ 0x12000
 80037de:	4293      	cmp	r3, r2
 80037e0:	d014      	beq.n	800380c <HAL_TIM_OnePulse_Init+0x6c>
 80037e2:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d010      	beq.n	800380c <HAL_TIM_OnePulse_Init+0x6c>
 80037ea:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d00c      	beq.n	800380c <HAL_TIM_OnePulse_Init+0x6c>
 80037f2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d008      	beq.n	800380c <HAL_TIM_OnePulse_Init+0x6c>
 80037fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80037fe:	4293      	cmp	r3, r2
 8003800:	d004      	beq.n	800380c <HAL_TIM_OnePulse_Init+0x6c>
 8003802:	483e      	ldr	r0, [pc, #248]	@ (80038fc <HAL_TIM_OnePulse_Init+0x15c>)
 8003804:	f44f 6126 	mov.w	r1, #2656	@ 0xa60
 8003808:	f001 fa04 	bl	8004c14 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800380c:	68a3      	ldr	r3, [r4, #8]
 800380e:	f033 0210 	bics.w	r2, r3, #16
 8003812:	d00a      	beq.n	800382a <HAL_TIM_OnePulse_Init+0x8a>
 8003814:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003818:	2a20      	cmp	r2, #32
 800381a:	d006      	beq.n	800382a <HAL_TIM_OnePulse_Init+0x8a>
 800381c:	2b40      	cmp	r3, #64	@ 0x40
 800381e:	d004      	beq.n	800382a <HAL_TIM_OnePulse_Init+0x8a>
 8003820:	4836      	ldr	r0, [pc, #216]	@ (80038fc <HAL_TIM_OnePulse_Init+0x15c>)
 8003822:	f640 2161 	movw	r1, #2657	@ 0xa61
 8003826:	f001 f9f5 	bl	8004c14 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800382a:	6923      	ldr	r3, [r4, #16]
 800382c:	f433 7280 	bics.w	r2, r3, #256	@ 0x100
 8003830:	d139      	bne.n	80038a6 <HAL_TIM_OnePulse_Init+0x106>
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
 8003832:	f035 0308 	bics.w	r3, r5, #8
 8003836:	d004      	beq.n	8003842 <HAL_TIM_OnePulse_Init+0xa2>
 8003838:	4830      	ldr	r0, [pc, #192]	@ (80038fc <HAL_TIM_OnePulse_Init+0x15c>)
 800383a:	f640 2163 	movw	r1, #2659	@ 0xa63
 800383e:	f001 f9e9 	bl	8004c14 <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8003842:	6822      	ldr	r2, [r4, #0]
 8003844:	68e3      	ldr	r3, [r4, #12]
 8003846:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800384a:	d046      	beq.n	80038da <HAL_TIM_OnePulse_Init+0x13a>
 800384c:	3b01      	subs	r3, #1
 800384e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8003852:	4293      	cmp	r3, r2
 8003854:	d843      	bhi.n	80038de <HAL_TIM_OnePulse_Init+0x13e>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8003856:	69a3      	ldr	r3, [r4, #24]
 8003858:	f033 0380 	bics.w	r3, r3, #128	@ 0x80
 800385c:	d12c      	bne.n	80038b8 <HAL_TIM_OnePulse_Init+0x118>
  if (htim->State == HAL_TIM_STATE_RESET)
 800385e:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 8003862:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8003866:	b393      	cbz	r3, 80038ce <HAL_TIM_OnePulse_Init+0x12e>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003868:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 800386a:	2302      	movs	r3, #2
 800386c:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003870:	f851 0b04 	ldr.w	r0, [r1], #4
 8003874:	f7ff fe7a 	bl	800356c <TIM_Base_SetConfig>
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8003878:	6802      	ldr	r2, [r0, #0]
 800387a:	f022 0208 	bic.w	r2, r2, #8
 800387e:	6002      	str	r2, [r0, #0]
  htim->Instance->CR1 |= OnePulseMode;
 8003880:	6802      	ldr	r2, [r0, #0]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003882:	2301      	movs	r3, #1
  htim->Instance->CR1 |= OnePulseMode;
 8003884:	432a      	orrs	r2, r5
 8003886:	6002      	str	r2, [r0, #0]
  return HAL_OK;
 8003888:	2100      	movs	r1, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800388a:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800388e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003892:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003896:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800389a:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800389e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 80038a2:	4608      	mov	r0, r1
 80038a4:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80038a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038aa:	d0c2      	beq.n	8003832 <HAL_TIM_OnePulse_Init+0x92>
 80038ac:	4813      	ldr	r0, [pc, #76]	@ (80038fc <HAL_TIM_OnePulse_Init+0x15c>)
 80038ae:	f640 2162 	movw	r1, #2658	@ 0xa62
 80038b2:	f001 f9af 	bl	8004c14 <assert_failed>
 80038b6:	e7bc      	b.n	8003832 <HAL_TIM_OnePulse_Init+0x92>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80038b8:	4810      	ldr	r0, [pc, #64]	@ (80038fc <HAL_TIM_OnePulse_Init+0x15c>)
 80038ba:	f640 2165 	movw	r1, #2661	@ 0xa65
 80038be:	f001 f9a9 	bl	8004c14 <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 80038c2:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 80038c6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d1cc      	bne.n	8003868 <HAL_TIM_OnePulse_Init+0xc8>
    htim->Lock = HAL_UNLOCKED;
 80038ce:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
    HAL_TIM_OnePulse_MspInit(htim);
 80038d2:	4620      	mov	r0, r4
 80038d4:	f7ff fbd6 	bl	8003084 <HAL_TIM_OnePulse_MspInit>
 80038d8:	e7c6      	b.n	8003868 <HAL_TIM_OnePulse_Init+0xc8>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1bb      	bne.n	8003856 <HAL_TIM_OnePulse_Init+0xb6>
 80038de:	4807      	ldr	r0, [pc, #28]	@ (80038fc <HAL_TIM_OnePulse_Init+0x15c>)
 80038e0:	f640 2164 	movw	r1, #2660	@ 0xa64
 80038e4:	f001 f996 	bl	8004c14 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80038e8:	69a3      	ldr	r3, [r4, #24]
 80038ea:	f033 0380 	bics.w	r3, r3, #128	@ 0x80
 80038ee:	d0b6      	beq.n	800385e <HAL_TIM_OnePulse_Init+0xbe>
 80038f0:	e7e2      	b.n	80038b8 <HAL_TIM_OnePulse_Init+0x118>
    return HAL_ERROR;
 80038f2:	2101      	movs	r1, #1
}
 80038f4:	4608      	mov	r0, r1
 80038f6:	4770      	bx	lr
 80038f8:	40012c00 	.word	0x40012c00
 80038fc:	08005c08 	.word	0x08005c08

08003900 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8003902:	4a5f      	ldr	r2, [pc, #380]	@ (8003a80 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8003904:	6803      	ldr	r3, [r0, #0]
 8003906:	4293      	cmp	r3, r2
{
 8003908:	4604      	mov	r4, r0
 800390a:	460d      	mov	r5, r1
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800390c:	d023      	beq.n	8003956 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800390e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003912:	d020      	beq.n	8003956 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003914:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8003918:	4293      	cmp	r3, r2
 800391a:	d01c      	beq.n	8003956 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800391c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003920:	4293      	cmp	r3, r2
 8003922:	d018      	beq.n	8003956 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003924:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003928:	4293      	cmp	r3, r2
 800392a:	d014      	beq.n	8003956 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800392c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003930:	4293      	cmp	r3, r2
 8003932:	d010      	beq.n	8003956 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003934:	f502 3290 	add.w	r2, r2, #73728	@ 0x12000
 8003938:	4293      	cmp	r3, r2
 800393a:	d00c      	beq.n	8003956 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800393c:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8003940:	4293      	cmp	r3, r2
 8003942:	d008      	beq.n	8003956 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003944:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003948:	4293      	cmp	r3, r2
 800394a:	d004      	beq.n	8003956 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800394c:	484d      	ldr	r0, [pc, #308]	@ (8003a84 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800394e:	f240 71ac 	movw	r1, #1964	@ 0x7ac
 8003952:	f001 f95f 	bl	8004c14 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8003956:	682b      	ldr	r3, [r5, #0]
 8003958:	f033 0240 	bics.w	r2, r3, #64	@ 0x40
 800395c:	d00c      	beq.n	8003978 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 800395e:	2b40      	cmp	r3, #64	@ 0x40
 8003960:	d876      	bhi.n	8003a50 <HAL_TIMEx_MasterConfigSynchronization+0x150>
 8003962:	2b20      	cmp	r3, #32
 8003964:	d008      	beq.n	8003978 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8003966:	f023 0320 	bic.w	r3, r3, #32
 800396a:	2b10      	cmp	r3, #16
 800396c:	d004      	beq.n	8003978 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 800396e:	4845      	ldr	r0, [pc, #276]	@ (8003a84 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 8003970:	f240 71ad 	movw	r1, #1965	@ 0x7ad
 8003974:	f001 f94e 	bl	8004c14 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8003978:	68ab      	ldr	r3, [r5, #8]
 800397a:	f033 0380 	bics.w	r3, r3, #128	@ 0x80
 800397e:	d004      	beq.n	800398a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 8003980:	4840      	ldr	r0, [pc, #256]	@ (8003a84 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 8003982:	f240 71ae 	movw	r1, #1966	@ 0x7ae
 8003986:	f001 f945 	bl	8004c14 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800398a:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 800398e:	2b01      	cmp	r3, #1
 8003990:	d071      	beq.n	8003a76 <HAL_TIMEx_MasterConfigSynchronization+0x176>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003992:	2202      	movs	r2, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003994:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003996:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800399a:	4a39      	ldr	r2, [pc, #228]	@ (8003a80 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
  __HAL_LOCK(htim);
 800399c:	2101      	movs	r1, #1
 800399e:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80039a2:	4293      	cmp	r3, r2
  tmpcr2 = htim->Instance->CR2;
 80039a4:	685e      	ldr	r6, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 80039a6:	689f      	ldr	r7, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80039a8:	d01e      	beq.n	80039e8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>
 80039aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d01a      	beq.n	80039e8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>
 80039b2:	f502 52e0 	add.w	r2, r2, #7168	@ 0x1c00
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d016      	beq.n	80039e8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039ba:	682a      	ldr	r2, [r5, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80039bc:	f026 0670 	bic.w	r6, r6, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80039c0:	4316      	orrs	r6, r2

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80039c2:	605e      	str	r6, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039c8:	d002      	beq.n	80039d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>
 80039ca:	4a2f      	ldr	r2, [pc, #188]	@ (8003a88 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d146      	bne.n	8003a5e <HAL_TIMEx_MasterConfigSynchronization+0x15e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80039d0:	68aa      	ldr	r2, [r5, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80039d2:	f027 0780 	bic.w	r7, r7, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80039d6:	4317      	orrs	r7, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80039d8:	609f      	str	r7, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80039da:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80039dc:	2301      	movs	r3, #1
 80039de:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80039e2:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c

  return HAL_OK;
}
 80039e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 80039e8:	686a      	ldr	r2, [r5, #4]
 80039ea:	f432 1140 	bics.w	r1, r2, #3145728	@ 0x300000
 80039ee:	d01c      	beq.n	8003a2a <HAL_TIMEx_MasterConfigSynchronization+0x12a>
 80039f0:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 80039f4:	d019      	beq.n	8003a2a <HAL_TIMEx_MasterConfigSynchronization+0x12a>
 80039f6:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80039fa:	d016      	beq.n	8003a2a <HAL_TIMEx_MasterConfigSynchronization+0x12a>
 80039fc:	f5b1 0f40 	cmp.w	r1, #12582912	@ 0xc00000
 8003a00:	d013      	beq.n	8003a2a <HAL_TIMEx_MasterConfigSynchronization+0x12a>
 8003a02:	f240 71c1 	movw	r1, #1985	@ 0x7c1
 8003a06:	481f      	ldr	r0, [pc, #124]	@ (8003a84 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 8003a08:	f001 f904 	bl	8004c14 <assert_failed>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003a0c:	6869      	ldr	r1, [r5, #4]
  htim->Instance->CR2 = tmpcr2;
 8003a0e:	6823      	ldr	r3, [r4, #0]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003a10:	f426 0270 	bic.w	r2, r6, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003a14:	430a      	orrs	r2, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a16:	6829      	ldr	r1, [r5, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a18:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a1c:	430a      	orrs	r2, r1
  htim->Instance->CR2 = tmpcr2;
 8003a1e:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a20:	4a17      	ldr	r2, [pc, #92]	@ (8003a80 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d1ce      	bne.n	80039c4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8003a26:	4b16      	ldr	r3, [pc, #88]	@ (8003a80 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8003a28:	e7d2      	b.n	80039d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003a2a:	f426 0670 	bic.w	r6, r6, #15728640	@ 0xf00000
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a2e:	6829      	ldr	r1, [r5, #0]
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003a30:	4332      	orrs	r2, r6
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a32:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a36:	430a      	orrs	r2, r1
  htim->Instance->CR2 = tmpcr2;
 8003a38:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a3a:	4a11      	ldr	r2, [pc, #68]	@ (8003a80 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d0f2      	beq.n	8003a26 <HAL_TIMEx_MasterConfigSynchronization+0x126>
 8003a40:	4a12      	ldr	r2, [pc, #72]	@ (8003a8c <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d019      	beq.n	8003a7a <HAL_TIMEx_MasterConfigSynchronization+0x17a>
 8003a46:	4b12      	ldr	r3, [pc, #72]	@ (8003a90 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 8003a48:	4a11      	ldr	r2, [pc, #68]	@ (8003a90 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d1c5      	bne.n	80039da <HAL_TIMEx_MasterConfigSynchronization+0xda>
 8003a4e:	e7bf      	b.n	80039d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>
 8003a50:	2b60      	cmp	r3, #96	@ 0x60
 8003a52:	d091      	beq.n	8003978 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8003a54:	f023 0320 	bic.w	r3, r3, #32
 8003a58:	2b50      	cmp	r3, #80	@ 0x50
 8003a5a:	d188      	bne.n	800396e <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8003a5c:	e78c      	b.n	8003978 <HAL_TIMEx_MasterConfigSynchronization+0x78>
 8003a5e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d0b4      	beq.n	80039d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>
 8003a66:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d005      	beq.n	8003a7a <HAL_TIMEx_MasterConfigSynchronization+0x17a>
 8003a6e:	4a09      	ldr	r2, [pc, #36]	@ (8003a94 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d0ad      	beq.n	80039d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>
 8003a74:	e7e8      	b.n	8003a48 <HAL_TIMEx_MasterConfigSynchronization+0x148>
  __HAL_LOCK(htim);
 8003a76:	2002      	movs	r0, #2
}
 8003a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a7a:	4b04      	ldr	r3, [pc, #16]	@ (8003a8c <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 8003a7c:	e7a8      	b.n	80039d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>
 8003a7e:	bf00      	nop
 8003a80:	40012c00 	.word	0x40012c00
 8003a84:	08005c40 	.word	0x08005c40
 8003a88:	40000400 	.word	0x40000400
 8003a8c:	40013400 	.word	0x40013400
 8003a90:	40015000 	.word	0x40015000
 8003a94:	40014000 	.word	0x40014000

08003a98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a98:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a9a:	e852 3f00 	ldrex	r3, [r2]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aa2:	e842 3100 	strex	r1, r3, [r2]
 8003aa6:	2900      	cmp	r1, #0
 8003aa8:	d1f7      	bne.n	8003a9a <UART_EndRxTransfer+0x2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aaa:	f102 0308 	add.w	r3, r2, #8
 8003aae:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ab2:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ab6:	f102 0c08 	add.w	ip, r2, #8
 8003aba:	e84c 3100 	strex	r1, r3, [ip]
 8003abe:	2900      	cmp	r1, #0
 8003ac0:	d1f3      	bne.n	8003aaa <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ac2:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d006      	beq.n	8003ad6 <UART_EndRxTransfer+0x3e>
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ac8:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8003aca:	2220      	movs	r2, #32
 8003acc:	f8c0 2080 	str.w	r2, [r0, #128]	@ 0x80

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003ad0:	6683      	str	r3, [r0, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ad2:	6603      	str	r3, [r0, #96]	@ 0x60
}
 8003ad4:	4770      	bx	lr
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ad6:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ada:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ade:	e842 3100 	strex	r1, r3, [r2]
 8003ae2:	2900      	cmp	r1, #0
 8003ae4:	d0f0      	beq.n	8003ac8 <UART_EndRxTransfer+0x30>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ae6:	e852 3f00 	ldrex	r3, [r2]
 8003aea:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aee:	e842 3100 	strex	r1, r3, [r2]
 8003af2:	2900      	cmp	r1, #0
 8003af4:	d1ef      	bne.n	8003ad6 <UART_EndRxTransfer+0x3e>
 8003af6:	e7e7      	b.n	8003ac8 <UART_EndRxTransfer+0x30>

08003af8 <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003af8:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8003afa:	2b21      	cmp	r3, #33	@ 0x21
 8003afc:	d000      	beq.n	8003b00 <UART_TxISR_16BIT+0x8>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8003afe:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 8003b00:	f8b0 3052 	ldrh.w	r3, [r0, #82]	@ 0x52
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8003b04:	6802      	ldr	r2, [r0, #0]
    if (huart->TxXferCount == 0U)
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	b983      	cbnz	r3, 8003b2c <UART_TxISR_16BIT+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b0a:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003b0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b12:	e842 3100 	strex	r1, r3, [r2]
 8003b16:	2900      	cmp	r1, #0
 8003b18:	d1f7      	bne.n	8003b0a <UART_TxISR_16BIT+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b1a:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003b1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b22:	e842 3100 	strex	r1, r3, [r2]
 8003b26:	2900      	cmp	r1, #0
 8003b28:	d1f7      	bne.n	8003b1a <UART_TxISR_16BIT+0x22>
 8003b2a:	4770      	bx	lr
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8003b2c:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8003b2e:	f831 3b02 	ldrh.w	r3, [r1], #2
 8003b32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b36:	8513      	strh	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8003b38:	f8b0 3052 	ldrh.w	r3, [r0, #82]	@ 0x52
      huart->pTxBuffPtr += 2U;
 8003b3c:	64c1      	str	r1, [r0, #76]	@ 0x4c
      huart->TxXferCount--;
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	b29b      	uxth	r3, r3
 8003b42:	f8a0 3052 	strh.w	r3, [r0, #82]	@ 0x52
}
 8003b46:	4770      	bx	lr

08003b48 <UART_TxISR_8BIT>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003b48:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8003b4a:	2b21      	cmp	r3, #33	@ 0x21
 8003b4c:	d000      	beq.n	8003b50 <UART_TxISR_8BIT+0x8>
}
 8003b4e:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 8003b50:	f8b0 3052 	ldrh.w	r3, [r0, #82]	@ 0x52
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8003b54:	6802      	ldr	r2, [r0, #0]
    if (huart->TxXferCount == 0U)
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	b983      	cbnz	r3, 8003b7c <UART_TxISR_8BIT+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b5a:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003b5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b62:	e842 3100 	strex	r1, r3, [r2]
 8003b66:	2900      	cmp	r1, #0
 8003b68:	d1f7      	bne.n	8003b5a <UART_TxISR_8BIT+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b6a:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003b6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b72:	e842 3100 	strex	r1, r3, [r2]
 8003b76:	2900      	cmp	r1, #0
 8003b78:	d1f7      	bne.n	8003b6a <UART_TxISR_8BIT+0x22>
 8003b7a:	4770      	bx	lr
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8003b7c:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8003b7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b82:	8513      	strh	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8003b84:	f8b0 3052 	ldrh.w	r3, [r0, #82]	@ 0x52
      huart->pTxBuffPtr++;
 8003b88:	64c1      	str	r1, [r0, #76]	@ 0x4c
      huart->TxXferCount--;
 8003b8a:	3b01      	subs	r3, #1
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	f8a0 3052 	strh.w	r3, [r0, #82]	@ 0x52
}
 8003b92:	4770      	bx	lr

08003b94 <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 8003b94:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8003b96:	2b20      	cmp	r3, #32
 8003b98:	d122      	bne.n	8003be0 <HAL_UART_Transmit_IT+0x4c>
    if ((pData == NULL) || (Size == 0U))
 8003b9a:	b101      	cbz	r1, 8003b9e <HAL_UART_Transmit_IT+0xa>
 8003b9c:	b90a      	cbnz	r2, 8003ba2 <HAL_UART_Transmit_IT+0xe>
      return HAL_ERROR;
 8003b9e:	2001      	movs	r0, #1
}
 8003ba0:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ba2:	6883      	ldr	r3, [r0, #8]
{
 8003ba4:	b410      	push	{r4}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ba6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003baa:	f04f 0400 	mov.w	r4, #0
    huart->pTxBuffPtr  = pData;
 8003bae:	64c1      	str	r1, [r0, #76]	@ 0x4c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bb0:	f04f 0121 	mov.w	r1, #33	@ 0x21
    huart->TxXferCount = Size;
 8003bb4:	f8a0 2052 	strh.w	r2, [r0, #82]	@ 0x52
    huart->TxXferSize  = Size;
 8003bb8:	f8a0 2050 	strh.w	r2, [r0, #80]	@ 0x50
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bbc:	f8c0 4084 	str.w	r4, [r0, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bc0:	67c1      	str	r1, [r0, #124]	@ 0x7c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003bc2:	d00f      	beq.n	8003be4 <HAL_UART_Transmit_IT+0x50>
      huart->TxISR = UART_TxISR_8BIT;
 8003bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf4 <HAL_UART_Transmit_IT+0x60>)
 8003bc6:	6802      	ldr	r2, [r0, #0]
 8003bc8:	66c3      	str	r3, [r0, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bca:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003bce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bd2:	e842 3000 	strex	r0, r3, [r2]
 8003bd6:	2800      	cmp	r0, #0
 8003bd8:	d1f7      	bne.n	8003bca <HAL_UART_Transmit_IT+0x36>
}
 8003bda:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003bde:	4770      	bx	lr
    return HAL_BUSY;
 8003be0:	2002      	movs	r0, #2
 8003be2:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003be4:	6901      	ldr	r1, [r0, #16]
      huart->TxISR = UART_TxISR_8BIT;
 8003be6:	4b04      	ldr	r3, [pc, #16]	@ (8003bf8 <HAL_UART_Transmit_IT+0x64>)
 8003be8:	4a02      	ldr	r2, [pc, #8]	@ (8003bf4 <HAL_UART_Transmit_IT+0x60>)
 8003bea:	42a1      	cmp	r1, r4
 8003bec:	bf18      	it	ne
 8003bee:	4613      	movne	r3, r2
 8003bf0:	e7e9      	b.n	8003bc6 <HAL_UART_Transmit_IT+0x32>
 8003bf2:	bf00      	nop
 8003bf4:	08003b49 	.word	0x08003b49
 8003bf8:	08003af9 	.word	0x08003af9

08003bfc <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop

08003c00 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop

08003c04 <UART_DMAAbortOnError>:
{
 8003c04:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003c06:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxXferCount = 0U;
 8003c08:	2300      	movs	r3, #0
 8003c0a:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8003c0e:	f8a0 3052 	strh.w	r3, [r0, #82]	@ 0x52
  HAL_UART_ErrorCallback(huart);
 8003c12:	f7ff fff5 	bl	8003c00 <HAL_UART_ErrorCallback>
}
 8003c16:	bd08      	pop	{r3, pc}

08003c18 <HAL_UARTEx_RxEventCallback>:
}
 8003c18:	4770      	bx	lr
 8003c1a:	bf00      	nop

08003c1c <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003c1c:	6803      	ldr	r3, [r0, #0]
 8003c1e:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003c20:	6819      	ldr	r1, [r3, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003c22:	f640 0c0f 	movw	ip, #2063	@ 0x80f
  if (errorflags == 0U)
 8003c26:	ea12 0f0c 	tst.w	r2, ip
{
 8003c2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003c2e:	689d      	ldr	r5, [r3, #8]
{
 8003c30:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8003c32:	f040 8081 	bne.w	8003d38 <HAL_UART_IRQHandler+0x11c>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003c36:	0697      	lsls	r7, r2, #26
 8003c38:	d502      	bpl.n	8003c40 <HAL_UART_IRQHandler+0x24>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003c3a:	068e      	lsls	r6, r1, #26
 8003c3c:	f100 80eb 	bmi.w	8003e16 <HAL_UART_IRQHandler+0x1fa>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c40:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8003c42:	2801      	cmp	r0, #1
 8003c44:	d025      	beq.n	8003c92 <HAL_UART_IRQHandler+0x76>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003c46:	02d0      	lsls	r0, r2, #11
 8003c48:	d502      	bpl.n	8003c50 <HAL_UART_IRQHandler+0x34>
 8003c4a:	026f      	lsls	r7, r5, #9
 8003c4c:	f100 80e8 	bmi.w	8003e20 <HAL_UART_IRQHandler+0x204>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003c50:	0616      	lsls	r6, r2, #24
 8003c52:	d415      	bmi.n	8003c80 <HAL_UART_IRQHandler+0x64>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003c54:	0650      	lsls	r0, r2, #25
 8003c56:	d501      	bpl.n	8003c5c <HAL_UART_IRQHandler+0x40>
 8003c58:	064a      	lsls	r2, r1, #25
 8003c5a:	d401      	bmi.n	8003c60 <HAL_UART_IRQHandler+0x44>
}
 8003c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c60:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003c64:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c68:	e843 2100 	strex	r1, r2, [r3]
 8003c6c:	2900      	cmp	r1, #0
 8003c6e:	d1f7      	bne.n	8003c60 <HAL_UART_IRQHandler+0x44>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c70:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003c72:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8003c74:	67e2      	str	r2, [r4, #124]	@ 0x7c
  huart->TxISR = NULL;
 8003c76:	66e3      	str	r3, [r4, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003c78:	4620      	mov	r0, r4
 8003c7a:	f7ff ffbf 	bl	8003bfc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c7e:	e7ed      	b.n	8003c5c <HAL_UART_IRQHandler+0x40>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003c80:	060d      	lsls	r5, r1, #24
 8003c82:	d5e7      	bpl.n	8003c54 <HAL_UART_IRQHandler+0x38>
    if (huart->TxISR != NULL)
 8003c84:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d0e8      	beq.n	8003c5c <HAL_UART_IRQHandler+0x40>
      huart->TxISR(huart);
 8003c8a:	4620      	mov	r0, r4
}
 8003c8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      huart->TxISR(huart);
 8003c90:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003c92:	06d7      	lsls	r7, r2, #27
 8003c94:	d5d7      	bpl.n	8003c46 <HAL_UART_IRQHandler+0x2a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003c96:	06ce      	lsls	r6, r1, #27
 8003c98:	d5d5      	bpl.n	8003c46 <HAL_UART_IRQHandler+0x2a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003c9a:	2210      	movs	r2, #16
 8003c9c:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c9e:	689a      	ldr	r2, [r3, #8]
 8003ca0:	0655      	lsls	r5, r2, #25
 8003ca2:	f140 810e 	bpl.w	8003ec2 <HAL_UART_IRQHandler+0x2a6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003ca6:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003ca8:	6802      	ldr	r2, [r0, #0]
 8003caa:	6852      	ldr	r2, [r2, #4]
 8003cac:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8003cae:	2a00      	cmp	r2, #0
 8003cb0:	d0d4      	beq.n	8003c5c <HAL_UART_IRQHandler+0x40>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003cb2:	f8b4 1058 	ldrh.w	r1, [r4, #88]	@ 0x58
 8003cb6:	4291      	cmp	r1, r2
 8003cb8:	d9d0      	bls.n	8003c5c <HAL_UART_IRQHandler+0x40>
        huart->RxXferCount = nb_remaining_rx_data;
 8003cba:	f8a4 205a 	strh.w	r2, [r4, #90]	@ 0x5a
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003cbe:	6982      	ldr	r2, [r0, #24]
 8003cc0:	2a20      	cmp	r2, #32
 8003cc2:	d02f      	beq.n	8003d24 <HAL_UART_IRQHandler+0x108>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cc4:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003cc8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ccc:	e843 2100 	strex	r1, r2, [r3]
 8003cd0:	2900      	cmp	r1, #0
 8003cd2:	d1f7      	bne.n	8003cc4 <HAL_UART_IRQHandler+0xa8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd4:	f103 0208 	add.w	r2, r3, #8
 8003cd8:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cdc:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ce0:	f103 0508 	add.w	r5, r3, #8
 8003ce4:	e845 2100 	strex	r1, r2, [r5]
 8003ce8:	2900      	cmp	r1, #0
 8003cea:	d1f3      	bne.n	8003cd4 <HAL_UART_IRQHandler+0xb8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cec:	f103 0208 	add.w	r2, r3, #8
 8003cf0:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003cf4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf8:	f103 0508 	add.w	r5, r3, #8
 8003cfc:	e845 2100 	strex	r1, r2, [r5]
 8003d00:	2900      	cmp	r1, #0
 8003d02:	d1f3      	bne.n	8003cec <HAL_UART_IRQHandler+0xd0>
          huart->RxState = HAL_UART_STATE_READY;
 8003d04:	2220      	movs	r2, #32
 8003d06:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d0a:	6621      	str	r1, [r4, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d0c:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d10:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d14:	e843 2100 	strex	r1, r2, [r3]
 8003d18:	2900      	cmp	r1, #0
 8003d1a:	d1f7      	bne.n	8003d0c <HAL_UART_IRQHandler+0xf0>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d1c:	f7fd fed4 	bl	8001ac8 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d20:	f8b4 1058 	ldrh.w	r1, [r4, #88]	@ 0x58
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d24:	2302      	movs	r3, #2
 8003d26:	6663      	str	r3, [r4, #100]	@ 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003d28:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 8003d2c:	1ac9      	subs	r1, r1, r3
 8003d2e:	4620      	mov	r0, r4
 8003d30:	b289      	uxth	r1, r1
 8003d32:	f7ff ff71 	bl	8003c18 <HAL_UARTEx_RxEventCallback>
 8003d36:	e791      	b.n	8003c5c <HAL_UART_IRQHandler+0x40>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003d38:	f015 0701 	ands.w	r7, r5, #1
 8003d3c:	461e      	mov	r6, r3
 8003d3e:	f040 8099 	bne.w	8003e74 <HAL_UART_IRQHandler+0x258>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003d42:	487e      	ldr	r0, [pc, #504]	@ (8003f3c <HAL_UART_IRQHandler+0x320>)
 8003d44:	4201      	tst	r1, r0
 8003d46:	f43f af7b 	beq.w	8003c40 <HAL_UART_IRQHandler+0x24>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003d4a:	07d5      	lsls	r5, r2, #31
 8003d4c:	d50f      	bpl.n	8003d6e <HAL_UART_IRQHandler+0x152>
 8003d4e:	05c8      	lsls	r0, r1, #23
 8003d50:	f140 80b3 	bpl.w	8003eba <HAL_UART_IRQHandler+0x29e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003d54:	2001      	movs	r0, #1
 8003d56:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d58:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8003d5c:	f040 0001 	orr.w	r0, r0, #1
 8003d60:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003d64:	0790      	lsls	r0, r2, #30
 8003d66:	d567      	bpl.n	8003e38 <HAL_UART_IRQHandler+0x21c>
 8003d68:	2f00      	cmp	r7, #0
 8003d6a:	f040 8087 	bne.w	8003e7c <HAL_UART_IRQHandler+0x260>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003d6e:	0755      	lsls	r5, r2, #29
 8003d70:	d579      	bpl.n	8003e66 <HAL_UART_IRQHandler+0x24a>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003d72:	0717      	lsls	r7, r2, #28
 8003d74:	f100 8096 	bmi.w	8003ea4 <HAL_UART_IRQHandler+0x288>
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003d78:	0517      	lsls	r7, r2, #20
 8003d7a:	d50a      	bpl.n	8003d92 <HAL_UART_IRQHandler+0x176>
 8003d7c:	014d      	lsls	r5, r1, #5
 8003d7e:	d508      	bpl.n	8003d92 <HAL_UART_IRQHandler+0x176>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d80:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003d84:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003d86:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8003d8a:	f043 0320 	orr.w	r3, r3, #32
 8003d8e:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003d92:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	f43f af60 	beq.w	8003c5c <HAL_UART_IRQHandler+0x40>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003d9c:	0690      	lsls	r0, r2, #26
 8003d9e:	d502      	bpl.n	8003da6 <HAL_UART_IRQHandler+0x18a>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003da0:	068a      	lsls	r2, r1, #26
 8003da2:	f100 8082 	bmi.w	8003eaa <HAL_UART_IRQHandler+0x28e>
      errorcode = huart->ErrorCode;
 8003da6:	f8d4 2084 	ldr.w	r2, [r4, #132]	@ 0x84
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003daa:	68b3      	ldr	r3, [r6, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003dac:	f002 0228 	and.w	r2, r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003db4:	ea53 0502 	orrs.w	r5, r3, r2
        UART_EndRxTransfer(huart);
 8003db8:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003dba:	f000 80b9 	beq.w	8003f30 <HAL_UART_IRQHandler+0x314>
        UART_EndRxTransfer(huart);
 8003dbe:	f7ff fe6b 	bl	8003a98 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dc2:	68b3      	ldr	r3, [r6, #8]
 8003dc4:	065b      	lsls	r3, r3, #25
 8003dc6:	d566      	bpl.n	8003e96 <HAL_UART_IRQHandler+0x27a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dc8:	f106 0308 	add.w	r3, r6, #8
 8003dcc:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dd4:	f106 0108 	add.w	r1, r6, #8
 8003dd8:	e841 3200 	strex	r2, r3, [r1]
 8003ddc:	b162      	cbz	r2, 8003df8 <HAL_UART_IRQHandler+0x1dc>
 8003dde:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003de0:	f103 0208 	add.w	r2, r3, #8
 8003de4:	e852 2f00 	ldrex	r2, [r2]
 8003de8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dec:	f103 0008 	add.w	r0, r3, #8
 8003df0:	e840 2100 	strex	r1, r2, [r0]
 8003df4:	2900      	cmp	r1, #0
 8003df6:	d1f3      	bne.n	8003de0 <HAL_UART_IRQHandler+0x1c4>
          if (huart->hdmarx != NULL)
 8003df8:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003dfa:	2800      	cmp	r0, #0
 8003dfc:	d04b      	beq.n	8003e96 <HAL_UART_IRQHandler+0x27a>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003dfe:	4b50      	ldr	r3, [pc, #320]	@ (8003f40 <HAL_UART_IRQHandler+0x324>)
 8003e00:	6343      	str	r3, [r0, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003e02:	f7fd fe85 	bl	8001b10 <HAL_DMA_Abort_IT>
 8003e06:	2800      	cmp	r0, #0
 8003e08:	f43f af28 	beq.w	8003c5c <HAL_UART_IRQHandler+0x40>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003e0c:	6f60      	ldr	r0, [r4, #116]	@ 0x74
}
 8003e0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003e12:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8003e14:	4718      	bx	r3
      if (huart->RxISR != NULL)
 8003e16:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f47f af37 	bne.w	8003c8c <HAL_UART_IRQHandler+0x70>
 8003e1e:	e71d      	b.n	8003c5c <HAL_UART_IRQHandler+0x40>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003e20:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8003e24:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003e26:	621a      	str	r2, [r3, #32]
}
 8003e28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8003e2c:	f000 bbb6 	b.w	800459c <HAL_UARTEx_WakeupCallback>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003e30:	05c8      	lsls	r0, r1, #23
 8003e32:	d48f      	bmi.n	8003d54 <HAL_UART_IRQHandler+0x138>
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e34:	0795      	lsls	r5, r2, #30
 8003e36:	d421      	bmi.n	8003e7c <HAL_UART_IRQHandler+0x260>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e38:	0750      	lsls	r0, r2, #29
 8003e3a:	d514      	bpl.n	8003e66 <HAL_UART_IRQHandler+0x24a>
 8003e3c:	2f00      	cmp	r7, #0
 8003e3e:	d098      	beq.n	8003d72 <HAL_UART_IRQHandler+0x156>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003e40:	2004      	movs	r0, #4
 8003e42:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e44:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003e48:	0715      	lsls	r5, r2, #28
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e4a:	f040 0002 	orr.w	r0, r0, #2
 8003e4e:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003e52:	d591      	bpl.n	8003d78 <HAL_UART_IRQHandler+0x15c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003e54:	2008      	movs	r0, #8
 8003e56:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003e58:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8003e5c:	f040 0008 	orr.w	r0, r0, #8
 8003e60:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 8003e64:	e788      	b.n	8003d78 <HAL_UART_IRQHandler+0x15c>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003e66:	0710      	lsls	r0, r2, #28
 8003e68:	d586      	bpl.n	8003d78 <HAL_UART_IRQHandler+0x15c>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003e6a:	f001 0020 	and.w	r0, r1, #32
 8003e6e:	4338      	orrs	r0, r7
 8003e70:	d082      	beq.n	8003d78 <HAL_UART_IRQHandler+0x15c>
 8003e72:	e7ef      	b.n	8003e54 <HAL_UART_IRQHandler+0x238>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003e74:	07d5      	lsls	r5, r2, #31
 8003e76:	d4db      	bmi.n	8003e30 <HAL_UART_IRQHandler+0x214>
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e78:	0790      	lsls	r0, r2, #30
 8003e7a:	d510      	bpl.n	8003e9e <HAL_UART_IRQHandler+0x282>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003e7c:	2002      	movs	r0, #2
 8003e7e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e80:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e84:	0757      	lsls	r7, r2, #29
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e86:	f040 0004 	orr.w	r0, r0, #4
 8003e8a:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e8e:	d4d7      	bmi.n	8003e40 <HAL_UART_IRQHandler+0x224>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003e90:	0710      	lsls	r0, r2, #28
 8003e92:	d4df      	bmi.n	8003e54 <HAL_UART_IRQHandler+0x238>
 8003e94:	e770      	b.n	8003d78 <HAL_UART_IRQHandler+0x15c>
            HAL_UART_ErrorCallback(huart);
 8003e96:	4620      	mov	r0, r4
 8003e98:	f7ff feb2 	bl	8003c00 <HAL_UART_ErrorCallback>
 8003e9c:	e6de      	b.n	8003c5c <HAL_UART_IRQHandler+0x40>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e9e:	0757      	lsls	r7, r2, #29
 8003ea0:	d4ce      	bmi.n	8003e40 <HAL_UART_IRQHandler+0x224>
 8003ea2:	e7f5      	b.n	8003e90 <HAL_UART_IRQHandler+0x274>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003ea4:	068d      	lsls	r5, r1, #26
 8003ea6:	d4d5      	bmi.n	8003e54 <HAL_UART_IRQHandler+0x238>
 8003ea8:	e766      	b.n	8003d78 <HAL_UART_IRQHandler+0x15c>
        if (huart->RxISR != NULL)
 8003eaa:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	f43f af7a 	beq.w	8003da6 <HAL_UART_IRQHandler+0x18a>
          huart->RxISR(huart);
 8003eb2:	4620      	mov	r0, r4
 8003eb4:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003eb6:	6826      	ldr	r6, [r4, #0]
 8003eb8:	e775      	b.n	8003da6 <HAL_UART_IRQHandler+0x18a>
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003eba:	0795      	lsls	r5, r2, #30
 8003ebc:	f53f af57 	bmi.w	8003d6e <HAL_UART_IRQHandler+0x152>
 8003ec0:	e7ba      	b.n	8003e38 <HAL_UART_IRQHandler+0x21c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003ec2:	f8b4 105a 	ldrh.w	r1, [r4, #90]	@ 0x5a
      if ((huart->RxXferCount > 0U)
 8003ec6:	f8b4 205a 	ldrh.w	r2, [r4, #90]	@ 0x5a
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003eca:	f8b4 0058 	ldrh.w	r0, [r4, #88]	@ 0x58
      if ((huart->RxXferCount > 0U)
 8003ece:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003ed0:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8003ed2:	2a00      	cmp	r2, #0
 8003ed4:	f43f aec2 	beq.w	8003c5c <HAL_UART_IRQHandler+0x40>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003ed8:	1a41      	subs	r1, r0, r1
 8003eda:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8003edc:	2900      	cmp	r1, #0
 8003ede:	f43f aebd 	beq.w	8003c5c <HAL_UART_IRQHandler+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee2:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ee6:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eea:	e843 2000 	strex	r0, r2, [r3]
 8003eee:	2800      	cmp	r0, #0
 8003ef0:	d1f7      	bne.n	8003ee2 <HAL_UART_IRQHandler+0x2c6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ef2:	f103 0208 	add.w	r2, r3, #8
 8003ef6:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003efa:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003efe:	f103 0508 	add.w	r5, r3, #8
 8003f02:	e845 2000 	strex	r0, r2, [r5]
 8003f06:	2800      	cmp	r0, #0
 8003f08:	d1f3      	bne.n	8003ef2 <HAL_UART_IRQHandler+0x2d6>
        huart->RxState = HAL_UART_STATE_READY;
 8003f0a:	2220      	movs	r2, #32
 8003f0c:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80
        huart->RxISR = NULL;
 8003f10:	66a0      	str	r0, [r4, #104]	@ 0x68
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f12:	6620      	str	r0, [r4, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f14:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f18:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f1c:	e843 2000 	strex	r0, r2, [r3]
 8003f20:	2800      	cmp	r0, #0
 8003f22:	d1f7      	bne.n	8003f14 <HAL_UART_IRQHandler+0x2f8>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f24:	2302      	movs	r3, #2
 8003f26:	6663      	str	r3, [r4, #100]	@ 0x64
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f28:	4620      	mov	r0, r4
 8003f2a:	f7ff fe75 	bl	8003c18 <HAL_UARTEx_RxEventCallback>
 8003f2e:	e695      	b.n	8003c5c <HAL_UART_IRQHandler+0x40>
        HAL_UART_ErrorCallback(huart);
 8003f30:	f7ff fe66 	bl	8003c00 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f34:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
 8003f38:	e690      	b.n	8003c5c <HAL_UART_IRQHandler+0x40>
 8003f3a:	bf00      	nop
 8003f3c:	04000120 	.word	0x04000120
 8003f40:	08003c05 	.word	0x08003c05

08003f44 <UART_SetConfig>:
{
 8003f44:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8003f46:	6842      	ldr	r2, [r0, #4]
 8003f48:	4b8d      	ldr	r3, [pc, #564]	@ (8004180 <UART_SetConfig+0x23c>)
 8003f4a:	429a      	cmp	r2, r3
{
 8003f4c:	4604      	mov	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8003f4e:	f200 80a1 	bhi.w	8004094 <UART_SetConfig+0x150>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8003f52:	68a3      	ldr	r3, [r4, #8]
 8003f54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f58:	d003      	beq.n	8003f62 <UART_SetConfig+0x1e>
 8003f5a:	f433 5380 	bics.w	r3, r3, #4096	@ 0x1000
 8003f5e:	f040 80af 	bne.w	80040c0 <UART_SetConfig+0x17c>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8003f62:	68e3      	ldr	r3, [r4, #12]
 8003f64:	f433 5340 	bics.w	r3, r3, #12288	@ 0x3000
 8003f68:	d004      	beq.n	8003f74 <UART_SetConfig+0x30>
 8003f6a:	4886      	ldr	r0, [pc, #536]	@ (8004184 <UART_SetConfig+0x240>)
 8003f6c:	f640 313b 	movw	r1, #2875	@ 0xb3b
 8003f70:	f000 fe50 	bl	8004c14 <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8003f74:	6a23      	ldr	r3, [r4, #32]
 8003f76:	f433 6300 	bics.w	r3, r3, #2048	@ 0x800
 8003f7a:	d004      	beq.n	8003f86 <UART_SetConfig+0x42>
 8003f7c:	4881      	ldr	r0, [pc, #516]	@ (8004184 <UART_SetConfig+0x240>)
 8003f7e:	f640 313c 	movw	r1, #2876	@ 0xb3c
 8003f82:	f000 fe47 	bl	8004c14 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8003f86:	6923      	ldr	r3, [r4, #16]
 8003f88:	f433 6280 	bics.w	r2, r3, #1024	@ 0x400
 8003f8c:	d003      	beq.n	8003f96 <UART_SetConfig+0x52>
 8003f8e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003f92:	f040 809b 	bne.w	80040cc <UART_SetConfig+0x188>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8003f96:	6963      	ldr	r3, [r4, #20]
 8003f98:	f033 020c 	bics.w	r2, r3, #12
 8003f9c:	d157      	bne.n	800404e <UART_SetConfig+0x10a>
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d055      	beq.n	800404e <UART_SetConfig+0x10a>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8003fa2:	69a3      	ldr	r3, [r4, #24]
 8003fa4:	f433 7340 	bics.w	r3, r3, #768	@ 0x300
 8003fa8:	d004      	beq.n	8003fb4 <UART_SetConfig+0x70>
 8003faa:	4876      	ldr	r0, [pc, #472]	@ (8004184 <UART_SetConfig+0x240>)
 8003fac:	f44f 6134 	mov.w	r1, #2880	@ 0xb40
 8003fb0:	f000 fe30 	bl	8004c14 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8003fb4:	69e1      	ldr	r1, [r4, #28]
 8003fb6:	f431 4300 	bics.w	r3, r1, #32768	@ 0x8000
 8003fba:	d005      	beq.n	8003fc8 <UART_SetConfig+0x84>
 8003fbc:	f640 3141 	movw	r1, #2881	@ 0xb41
 8003fc0:	4870      	ldr	r0, [pc, #448]	@ (8004184 <UART_SetConfig+0x240>)
 8003fc2:	f000 fe27 	bl	8004c14 <assert_failed>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003fc6:	69e1      	ldr	r1, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003fc8:	6920      	ldr	r0, [r4, #16]
 8003fca:	68a3      	ldr	r3, [r4, #8]
 8003fcc:	6822      	ldr	r2, [r4, #0]
 8003fce:	4303      	orrs	r3, r0
 8003fd0:	6960      	ldr	r0, [r4, #20]
 8003fd2:	6815      	ldr	r5, [r2, #0]
 8003fd4:	4303      	orrs	r3, r0
 8003fd6:	486c      	ldr	r0, [pc, #432]	@ (8004188 <UART_SetConfig+0x244>)
 8003fd8:	4028      	ands	r0, r5
 8003fda:	4303      	orrs	r3, r0
 8003fdc:	430b      	orrs	r3, r1
 8003fde:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fe0:	6853      	ldr	r3, [r2, #4]
 8003fe2:	68e0      	ldr	r0, [r4, #12]
  tmpreg |= huart->Init.OneBitSampling;
 8003fe4:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fe6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003fea:	4303      	orrs	r3, r0
 8003fec:	6053      	str	r3, [r2, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003fee:	6890      	ldr	r0, [r2, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ff0:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ff2:	f420 6030 	bic.w	r0, r0, #2816	@ 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 8003ff6:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ff8:	4303      	orrs	r3, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ffa:	4864      	ldr	r0, [pc, #400]	@ (800418c <UART_SetConfig+0x248>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ffc:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ffe:	4282      	cmp	r2, r0
 8004000:	d04e      	beq.n	80040a0 <UART_SetConfig+0x15c>
 8004002:	4b63      	ldr	r3, [pc, #396]	@ (8004190 <UART_SetConfig+0x24c>)
 8004004:	429a      	cmp	r2, r3
 8004006:	d028      	beq.n	800405a <UART_SetConfig+0x116>
 8004008:	4b62      	ldr	r3, [pc, #392]	@ (8004194 <UART_SetConfig+0x250>)
 800400a:	429a      	cmp	r2, r3
 800400c:	f000 8086 	beq.w	800411c <UART_SetConfig+0x1d8>
 8004010:	4b61      	ldr	r3, [pc, #388]	@ (8004198 <UART_SetConfig+0x254>)
 8004012:	429a      	cmp	r2, r3
 8004014:	f000 8095 	beq.w	8004142 <UART_SetConfig+0x1fe>
 8004018:	4b60      	ldr	r3, [pc, #384]	@ (800419c <UART_SetConfig+0x258>)
 800401a:	429a      	cmp	r2, r3
 800401c:	d138      	bne.n	8004090 <UART_SetConfig+0x14c>
 800401e:	f503 33e0 	add.w	r3, r3, #114688	@ 0x1c000
 8004022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004024:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8004028:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800402c:	d054      	beq.n	80040d8 <UART_SetConfig+0x194>
 800402e:	f200 80a1 	bhi.w	8004174 <UART_SetConfig+0x230>
 8004032:	2b00      	cmp	r3, #0
 8004034:	d07f      	beq.n	8004136 <UART_SetConfig+0x1f2>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004036:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 800403a:	f000 8095 	beq.w	8004168 <UART_SetConfig+0x224>
        pclk = HAL_RCC_GetSysClockFreq();
 800403e:	f7fe fbe5 	bl	800280c <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8004042:	b9d0      	cbnz	r0, 800407a <UART_SetConfig+0x136>
        pclk = (uint32_t) HSI_VALUE;
 8004044:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8004046:	2300      	movs	r3, #0
 8004048:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
}
 800404c:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800404e:	484d      	ldr	r0, [pc, #308]	@ (8004184 <UART_SetConfig+0x240>)
 8004050:	f640 313f 	movw	r1, #2879	@ 0xb3f
 8004054:	f000 fdde 	bl	8004c14 <assert_failed>
 8004058:	e7a3      	b.n	8003fa2 <UART_SetConfig+0x5e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800405a:	f503 33e6 	add.w	r3, r3, #117760	@ 0x1cc00
 800405e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004060:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004064:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004068:	d036      	beq.n	80040d8 <UART_SetConfig+0x194>
 800406a:	d9e2      	bls.n	8004032 <UART_SetConfig+0xee>
 800406c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004070:	d10e      	bne.n	8004090 <UART_SetConfig+0x14c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004072:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8004076:	d072      	beq.n	800415e <UART_SetConfig+0x21a>
        pclk = (uint32_t) HSI_VALUE;
 8004078:	4849      	ldr	r0, [pc, #292]	@ (80041a0 <UART_SetConfig+0x25c>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800407a:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800407c:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004080:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8004084:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004088:	f1a0 0310 	sub.w	r3, r0, #16
 800408c:	4293      	cmp	r3, r2
 800408e:	d942      	bls.n	8004116 <UART_SetConfig+0x1d2>
        pclk = (uint32_t) HSI_VALUE;
 8004090:	2001      	movs	r0, #1
 8004092:	e7d8      	b.n	8004046 <UART_SetConfig+0x102>
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8004094:	483b      	ldr	r0, [pc, #236]	@ (8004184 <UART_SetConfig+0x240>)
 8004096:	f640 3139 	movw	r1, #2873	@ 0xb39
 800409a:	f000 fdbb 	bl	8004c14 <assert_failed>
 800409e:	e758      	b.n	8003f52 <UART_SetConfig+0xe>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80040a0:	4b40      	ldr	r3, [pc, #256]	@ (80041a4 <UART_SetConfig+0x260>)
 80040a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040a4:	f003 0303 	and.w	r3, r3, #3
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d015      	beq.n	80040d8 <UART_SetConfig+0x194>
 80040ac:	2b03      	cmp	r3, #3
 80040ae:	d0e0      	beq.n	8004072 <UART_SetConfig+0x12e>
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d0c0      	beq.n	8004036 <UART_SetConfig+0xf2>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040b4:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 80040b8:	d014      	beq.n	80040e4 <UART_SetConfig+0x1a0>
        pclk = HAL_RCC_GetPCLK2Freq();
 80040ba:	f7fe fcf5 	bl	8002aa8 <HAL_RCC_GetPCLK2Freq>
        break;
 80040be:	e7c0      	b.n	8004042 <UART_SetConfig+0xfe>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80040c0:	4830      	ldr	r0, [pc, #192]	@ (8004184 <UART_SetConfig+0x240>)
 80040c2:	f640 313a 	movw	r1, #2874	@ 0xb3a
 80040c6:	f000 fda5 	bl	8004c14 <assert_failed>
 80040ca:	e74a      	b.n	8003f62 <UART_SetConfig+0x1e>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 80040cc:	482d      	ldr	r0, [pc, #180]	@ (8004184 <UART_SetConfig+0x240>)
 80040ce:	f640 313e 	movw	r1, #2878	@ 0xb3e
 80040d2:	f000 fd9f 	bl	8004c14 <assert_failed>
 80040d6:	e75e      	b.n	8003f96 <UART_SetConfig+0x52>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040d8:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 80040dc:	d041      	beq.n	8004162 <UART_SetConfig+0x21e>
        pclk = (uint32_t) LSE_VALUE;
 80040de:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80040e2:	e7ca      	b.n	800407a <UART_SetConfig+0x136>
        pclk = HAL_RCC_GetPCLK2Freq();
 80040e4:	f7fe fce0 	bl	8002aa8 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80040e8:	2800      	cmp	r0, #0
 80040ea:	d0ab      	beq.n	8004044 <UART_SetConfig+0x100>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80040ec:	0040      	lsls	r0, r0, #1
 80040ee:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040f0:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80040f4:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80040f8:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040fc:	f1a3 0110 	sub.w	r1, r3, #16
 8004100:	4291      	cmp	r1, r2
 8004102:	d8c5      	bhi.n	8004090 <UART_SetConfig+0x14c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004104:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 8004108:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800410a:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800410c:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8004110:	4313      	orrs	r3, r2
 8004112:	60cb      	str	r3, [r1, #12]
 8004114:	e796      	b.n	8004044 <UART_SetConfig+0x100>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004116:	6823      	ldr	r3, [r4, #0]
 8004118:	60d8      	str	r0, [r3, #12]
 800411a:	e793      	b.n	8004044 <UART_SetConfig+0x100>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800411c:	f503 33e4 	add.w	r3, r3, #116736	@ 0x1c800
 8004120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004122:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004126:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800412a:	d0d5      	beq.n	80040d8 <UART_SetConfig+0x194>
 800412c:	d981      	bls.n	8004032 <UART_SetConfig+0xee>
 800412e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004132:	d09e      	beq.n	8004072 <UART_SetConfig+0x12e>
 8004134:	e7ac      	b.n	8004090 <UART_SetConfig+0x14c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004136:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 800413a:	d018      	beq.n	800416e <UART_SetConfig+0x22a>
        pclk = HAL_RCC_GetPCLK1Freq();
 800413c:	f7fe fc9c 	bl	8002a78 <HAL_RCC_GetPCLK1Freq>
        break;
 8004140:	e77f      	b.n	8004042 <UART_SetConfig+0xfe>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004142:	f503 33e2 	add.w	r3, r3, #115712	@ 0x1c400
 8004146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004148:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800414c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004150:	d0c2      	beq.n	80040d8 <UART_SetConfig+0x194>
 8004152:	f67f af6e 	bls.w	8004032 <UART_SetConfig+0xee>
 8004156:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800415a:	d08a      	beq.n	8004072 <UART_SetConfig+0x12e>
 800415c:	e798      	b.n	8004090 <UART_SetConfig+0x14c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800415e:	4812      	ldr	r0, [pc, #72]	@ (80041a8 <UART_SetConfig+0x264>)
 8004160:	e7c5      	b.n	80040ee <UART_SetConfig+0x1aa>
 8004162:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8004166:	e7c2      	b.n	80040ee <UART_SetConfig+0x1aa>
        pclk = HAL_RCC_GetSysClockFreq();
 8004168:	f7fe fb50 	bl	800280c <HAL_RCC_GetSysClockFreq>
        break;
 800416c:	e7bc      	b.n	80040e8 <UART_SetConfig+0x1a4>
        pclk = HAL_RCC_GetPCLK1Freq();
 800416e:	f7fe fc83 	bl	8002a78 <HAL_RCC_GetPCLK1Freq>
        break;
 8004172:	e7b9      	b.n	80040e8 <UART_SetConfig+0x1a4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004174:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004178:	f43f af7b 	beq.w	8004072 <UART_SetConfig+0x12e>
 800417c:	e788      	b.n	8004090 <UART_SetConfig+0x14c>
 800417e:	bf00      	nop
 8004180:	00895440 	.word	0x00895440
 8004184:	08005c7c 	.word	0x08005c7c
 8004188:	efff69f3 	.word	0xefff69f3
 800418c:	40013800 	.word	0x40013800
 8004190:	40004400 	.word	0x40004400
 8004194:	40004800 	.word	0x40004800
 8004198:	40004c00 	.word	0x40004c00
 800419c:	40005000 	.word	0x40005000
 80041a0:	007a1200 	.word	0x007a1200
 80041a4:	40021000 	.word	0x40021000
 80041a8:	00f42400 	.word	0x00f42400

080041ac <UART_AdvFeatureConfig>:
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 80041ac:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80041ae:	2bff      	cmp	r3, #255	@ 0xff
{
 80041b0:	b510      	push	{r4, lr}
 80041b2:	4604      	mov	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 80041b4:	f200 8095 	bhi.w	80042e2 <UART_AdvFeatureConfig+0x136>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80041b8:	071a      	lsls	r2, r3, #28
 80041ba:	d50a      	bpl.n	80041d2 <UART_AdvFeatureConfig+0x26>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 80041bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80041be:	f431 4200 	bics.w	r2, r1, #32768	@ 0x8000
 80041c2:	f040 809d 	bne.w	8004300 <UART_AdvFeatureConfig+0x154>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80041c6:	6820      	ldr	r0, [r4, #0]
 80041c8:	6842      	ldr	r2, [r0, #4]
 80041ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80041ce:	430a      	orrs	r2, r1
 80041d0:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80041d2:	07d8      	lsls	r0, r3, #31
 80041d4:	d50a      	bpl.n	80041ec <UART_AdvFeatureConfig+0x40>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 80041d6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80041d8:	f431 3200 	bics.w	r2, r1, #131072	@ 0x20000
 80041dc:	f040 8098 	bne.w	8004310 <UART_AdvFeatureConfig+0x164>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80041e0:	6820      	ldr	r0, [r4, #0]
 80041e2:	6842      	ldr	r2, [r0, #4]
 80041e4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80041e8:	430a      	orrs	r2, r1
 80041ea:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80041ec:	0799      	lsls	r1, r3, #30
 80041ee:	d50a      	bpl.n	8004206 <UART_AdvFeatureConfig+0x5a>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 80041f0:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80041f2:	f431 3280 	bics.w	r2, r1, #65536	@ 0x10000
 80041f6:	f040 8093 	bne.w	8004320 <UART_AdvFeatureConfig+0x174>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80041fa:	6820      	ldr	r0, [r4, #0]
 80041fc:	6842      	ldr	r2, [r0, #4]
 80041fe:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004202:	430a      	orrs	r2, r1
 8004204:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004206:	075a      	lsls	r2, r3, #29
 8004208:	d50a      	bpl.n	8004220 <UART_AdvFeatureConfig+0x74>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800420a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800420c:	f431 2280 	bics.w	r2, r1, #262144	@ 0x40000
 8004210:	f040 808e 	bne.w	8004330 <UART_AdvFeatureConfig+0x184>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004214:	6820      	ldr	r0, [r4, #0]
 8004216:	6842      	ldr	r2, [r0, #4]
 8004218:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800421c:	430a      	orrs	r2, r1
 800421e:	6042      	str	r2, [r0, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004220:	06d8      	lsls	r0, r3, #27
 8004222:	d50a      	bpl.n	800423a <UART_AdvFeatureConfig+0x8e>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8004224:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8004226:	f431 5280 	bics.w	r2, r1, #4096	@ 0x1000
 800422a:	f040 8089 	bne.w	8004340 <UART_AdvFeatureConfig+0x194>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800422e:	6820      	ldr	r0, [r4, #0]
 8004230:	6882      	ldr	r2, [r0, #8]
 8004232:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004236:	430a      	orrs	r2, r1
 8004238:	6082      	str	r2, [r0, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800423a:	0699      	lsls	r1, r3, #26
 800423c:	d509      	bpl.n	8004252 <UART_AdvFeatureConfig+0xa6>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800423e:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8004240:	f431 5200 	bics.w	r2, r1, #8192	@ 0x2000
 8004244:	d154      	bne.n	80042f0 <UART_AdvFeatureConfig+0x144>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004246:	6820      	ldr	r0, [r4, #0]
 8004248:	6882      	ldr	r2, [r0, #8]
 800424a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800424e:	430a      	orrs	r2, r1
 8004250:	6082      	str	r2, [r0, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004252:	065a      	lsls	r2, r3, #25
 8004254:	d52b      	bpl.n	80042ae <UART_AdvFeatureConfig+0x102>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 8004256:	6823      	ldr	r3, [r4, #0]
 8004258:	4a46      	ldr	r2, [pc, #280]	@ (8004374 <UART_AdvFeatureConfig+0x1c8>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d00c      	beq.n	8004278 <UART_AdvFeatureConfig+0xcc>
 800425e:	f5a2 4274 	sub.w	r2, r2, #62464	@ 0xf400
 8004262:	4293      	cmp	r3, r2
 8004264:	d008      	beq.n	8004278 <UART_AdvFeatureConfig+0xcc>
 8004266:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800426a:	4293      	cmp	r3, r2
 800426c:	d004      	beq.n	8004278 <UART_AdvFeatureConfig+0xcc>
 800426e:	4842      	ldr	r0, [pc, #264]	@ (8004378 <UART_AdvFeatureConfig+0x1cc>)
 8004270:	f640 31f1 	movw	r1, #3057	@ 0xbf1
 8004274:	f000 fcce 	bl	8004c14 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8004278:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800427a:	b35b      	cbz	r3, 80042d4 <UART_AdvFeatureConfig+0x128>
 800427c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004280:	d166      	bne.n	8004350 <UART_AdvFeatureConfig+0x1a4>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004282:	6822      	ldr	r2, [r4, #0]
 8004284:	6853      	ldr	r3, [r2, #4]
 8004286:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800428a:	6053      	str	r3, [r2, #4]
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800428c:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 800428e:	f430 03c0 	bics.w	r3, r0, #6291456	@ 0x600000
 8004292:	d006      	beq.n	80042a2 <UART_AdvFeatureConfig+0xf6>
 8004294:	4838      	ldr	r0, [pc, #224]	@ (8004378 <UART_AdvFeatureConfig+0x1cc>)
 8004296:	f640 31f7 	movw	r1, #3063	@ 0xbf7
 800429a:	f000 fcbb 	bl	8004c14 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800429e:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 80042a0:	6822      	ldr	r2, [r4, #0]
 80042a2:	6851      	ldr	r1, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80042a4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80042a6:	f421 01c0 	bic.w	r1, r1, #6291456	@ 0x600000
 80042aa:	4301      	orrs	r1, r0
 80042ac:	6051      	str	r1, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80042ae:	061b      	lsls	r3, r3, #24
 80042b0:	d50f      	bpl.n	80042d2 <UART_AdvFeatureConfig+0x126>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 80042b2:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80042b4:	f432 2300 	bics.w	r3, r2, #524288	@ 0x80000
 80042b8:	d005      	beq.n	80042c6 <UART_AdvFeatureConfig+0x11a>
 80042ba:	482f      	ldr	r0, [pc, #188]	@ (8004378 <UART_AdvFeatureConfig+0x1cc>)
 80042bc:	f640 31ff 	movw	r1, #3071	@ 0xbff
 80042c0:	f000 fca8 	bl	8004c14 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80042c4:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80042c6:	6821      	ldr	r1, [r4, #0]
 80042c8:	684b      	ldr	r3, [r1, #4]
 80042ca:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80042ce:	4313      	orrs	r3, r2
 80042d0:	604b      	str	r3, [r1, #4]
}
 80042d2:	bd10      	pop	{r4, pc}
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80042d4:	6821      	ldr	r1, [r4, #0]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80042d6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80042d8:	684a      	ldr	r2, [r1, #4]
 80042da:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80042de:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80042e0:	e7e5      	b.n	80042ae <UART_AdvFeatureConfig+0x102>
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 80042e2:	4825      	ldr	r0, [pc, #148]	@ (8004378 <UART_AdvFeatureConfig+0x1cc>)
 80042e4:	f640 31c2 	movw	r1, #3010	@ 0xbc2
 80042e8:	f000 fc94 	bl	8004c14 <assert_failed>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80042ec:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80042ee:	e763      	b.n	80041b8 <UART_AdvFeatureConfig+0xc>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 80042f0:	f640 31ea 	movw	r1, #3050	@ 0xbea
 80042f4:	4820      	ldr	r0, [pc, #128]	@ (8004378 <UART_AdvFeatureConfig+0x1cc>)
 80042f6:	f000 fc8d 	bl	8004c14 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042fa:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80042fc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80042fe:	e7a2      	b.n	8004246 <UART_AdvFeatureConfig+0x9a>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8004300:	f640 31c7 	movw	r1, #3015	@ 0xbc7
 8004304:	481c      	ldr	r0, [pc, #112]	@ (8004378 <UART_AdvFeatureConfig+0x1cc>)
 8004306:	f000 fc85 	bl	8004c14 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800430a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800430c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800430e:	e75a      	b.n	80041c6 <UART_AdvFeatureConfig+0x1a>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 8004310:	f640 31ce 	movw	r1, #3022	@ 0xbce
 8004314:	4818      	ldr	r0, [pc, #96]	@ (8004378 <UART_AdvFeatureConfig+0x1cc>)
 8004316:	f000 fc7d 	bl	8004c14 <assert_failed>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800431a:	e9d4 3109 	ldrd	r3, r1, [r4, #36]	@ 0x24
 800431e:	e75f      	b.n	80041e0 <UART_AdvFeatureConfig+0x34>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 8004320:	f640 31d5 	movw	r1, #3029	@ 0xbd5
 8004324:	4814      	ldr	r0, [pc, #80]	@ (8004378 <UART_AdvFeatureConfig+0x1cc>)
 8004326:	f000 fc75 	bl	8004c14 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800432a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800432c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800432e:	e764      	b.n	80041fa <UART_AdvFeatureConfig+0x4e>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8004330:	f640 31dc 	movw	r1, #3036	@ 0xbdc
 8004334:	4810      	ldr	r0, [pc, #64]	@ (8004378 <UART_AdvFeatureConfig+0x1cc>)
 8004336:	f000 fc6d 	bl	8004c14 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800433a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800433c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800433e:	e769      	b.n	8004214 <UART_AdvFeatureConfig+0x68>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 8004340:	f640 31e3 	movw	r1, #3043	@ 0xbe3
 8004344:	480c      	ldr	r0, [pc, #48]	@ (8004378 <UART_AdvFeatureConfig+0x1cc>)
 8004346:	f000 fc65 	bl	8004c14 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800434a:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800434c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800434e:	e76e      	b.n	800422e <UART_AdvFeatureConfig+0x82>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 8004350:	f640 31f2 	movw	r1, #3058	@ 0xbf2
 8004354:	4808      	ldr	r0, [pc, #32]	@ (8004378 <UART_AdvFeatureConfig+0x1cc>)
 8004356:	f000 fc5d 	bl	8004c14 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800435a:	6822      	ldr	r2, [r4, #0]
 800435c:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 800435e:	6853      	ldr	r3, [r2, #4]
 8004360:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004364:	430b      	orrs	r3, r1
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004366:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800436a:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800436c:	d08e      	beq.n	800428c <UART_AdvFeatureConfig+0xe0>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800436e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004370:	e79d      	b.n	80042ae <UART_AdvFeatureConfig+0x102>
 8004372:	bf00      	nop
 8004374:	40013800 	.word	0x40013800
 8004378:	08005c7c 	.word	0x08005c7c

0800437c <UART_WaitOnFlagUntilTimeout>:
{
 800437c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004380:	9f08      	ldr	r7, [sp, #32]
 8004382:	460c      	mov	r4, r1
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004384:	6801      	ldr	r1, [r0, #0]
{
 8004386:	4606      	mov	r6, r0
 8004388:	4615      	mov	r5, r2
 800438a:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800438c:	69ca      	ldr	r2, [r1, #28]
 800438e:	ea34 0202 	bics.w	r2, r4, r2
 8004392:	bf0c      	ite	eq
 8004394:	2201      	moveq	r2, #1
 8004396:	2200      	movne	r2, #0
 8004398:	42aa      	cmp	r2, r5
 800439a:	d109      	bne.n	80043b0 <UART_WaitOnFlagUntilTimeout+0x34>
    if (Timeout != HAL_MAX_DELAY)
 800439c:	1c78      	adds	r0, r7, #1
 800439e:	d10b      	bne.n	80043b8 <UART_WaitOnFlagUntilTimeout+0x3c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043a0:	69cb      	ldr	r3, [r1, #28]
 80043a2:	ea34 0303 	bics.w	r3, r4, r3
 80043a6:	bf0c      	ite	eq
 80043a8:	2301      	moveq	r3, #1
 80043aa:	2300      	movne	r3, #0
 80043ac:	42ab      	cmp	r3, r5
 80043ae:	d0f7      	beq.n	80043a0 <UART_WaitOnFlagUntilTimeout+0x24>
  return HAL_OK;
 80043b0:	2300      	movs	r3, #0
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043b8:	f7fc fa88 	bl	80008cc <HAL_GetTick>
 80043bc:	eba0 0008 	sub.w	r0, r0, r8
 80043c0:	42b8      	cmp	r0, r7
 80043c2:	d81a      	bhi.n	80043fa <UART_WaitOnFlagUntilTimeout+0x7e>
 80043c4:	b1cf      	cbz	r7, 80043fa <UART_WaitOnFlagUntilTimeout+0x7e>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80043c6:	6831      	ldr	r1, [r6, #0]
 80043c8:	680b      	ldr	r3, [r1, #0]
 80043ca:	075a      	lsls	r2, r3, #29
 80043cc:	d5de      	bpl.n	800438c <UART_WaitOnFlagUntilTimeout+0x10>
 80043ce:	2c80      	cmp	r4, #128	@ 0x80
 80043d0:	d0dc      	beq.n	800438c <UART_WaitOnFlagUntilTimeout+0x10>
 80043d2:	2c40      	cmp	r4, #64	@ 0x40
 80043d4:	d0da      	beq.n	800438c <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043d6:	69cb      	ldr	r3, [r1, #28]
 80043d8:	f013 0908 	ands.w	r9, r3, #8
 80043dc:	d10f      	bne.n	80043fe <UART_WaitOnFlagUntilTimeout+0x82>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80043de:	69ca      	ldr	r2, [r1, #28]
 80043e0:	0513      	lsls	r3, r2, #20
 80043e2:	d5d3      	bpl.n	800438c <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80043e4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80043e8:	620a      	str	r2, [r1, #32]
          UART_EndRxTransfer(huart);
 80043ea:	4630      	mov	r0, r6
 80043ec:	f7ff fb54 	bl	8003a98 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80043f0:	2220      	movs	r2, #32
 80043f2:	f8c6 2084 	str.w	r2, [r6, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 80043f6:	f886 9078 	strb.w	r9, [r6, #120]	@ 0x78
        return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e7d9      	b.n	80043b2 <UART_WaitOnFlagUntilTimeout+0x36>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80043fe:	2408      	movs	r4, #8
 8004400:	620c      	str	r4, [r1, #32]
          UART_EndRxTransfer(huart);
 8004402:	4630      	mov	r0, r6
 8004404:	f7ff fb48 	bl	8003a98 <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 8004408:	2200      	movs	r2, #0
          return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800440c:	f8c6 4084 	str.w	r4, [r6, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 8004410:	f886 2078 	strb.w	r2, [r6, #120]	@ 0x78
          return HAL_ERROR;
 8004414:	e7cd      	b.n	80043b2 <UART_WaitOnFlagUntilTimeout+0x36>
 8004416:	bf00      	nop

08004418 <UART_CheckIdleState>:
{
 8004418:	b570      	push	{r4, r5, r6, lr}
 800441a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800441c:	2600      	movs	r6, #0
{
 800441e:	b082      	sub	sp, #8
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004420:	f8c0 6084 	str.w	r6, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 8004424:	f7fc fa52 	bl	80008cc <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004428:	6823      	ldr	r3, [r4, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	0712      	lsls	r2, r2, #28
  tickstart = HAL_GetTick();
 800442e:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004430:	d40f      	bmi.n	8004452 <UART_CheckIdleState+0x3a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	075b      	lsls	r3, r3, #29
 8004436:	d425      	bmi.n	8004484 <UART_CheckIdleState+0x6c>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004438:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800443a:	2220      	movs	r2, #32
 800443c:	67e2      	str	r2, [r4, #124]	@ 0x7c
  return HAL_OK;
 800443e:	4618      	mov	r0, r3
  huart->RxState = HAL_UART_STATE_READY;
 8004440:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004444:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004446:	6663      	str	r3, [r4, #100]	@ 0x64
      __HAL_UNLOCK(huart);
 8004448:	2300      	movs	r3, #0
 800444a:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 800444e:	b002      	add	sp, #8
 8004450:	bd70      	pop	{r4, r5, r6, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004452:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004456:	9300      	str	r3, [sp, #0]
 8004458:	4632      	mov	r2, r6
 800445a:	4603      	mov	r3, r0
 800445c:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004460:	4620      	mov	r0, r4
 8004462:	f7ff ff8b 	bl	800437c <UART_WaitOnFlagUntilTimeout>
 8004466:	6823      	ldr	r3, [r4, #0]
 8004468:	2800      	cmp	r0, #0
 800446a:	d0e2      	beq.n	8004432 <UART_CheckIdleState+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800446c:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004470:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004474:	e843 2100 	strex	r1, r2, [r3]
 8004478:	2900      	cmp	r1, #0
 800447a:	d1f7      	bne.n	800446c <UART_CheckIdleState+0x54>
      huart->gState = HAL_UART_STATE_READY;
 800447c:	2320      	movs	r3, #32
 800447e:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 8004480:	2003      	movs	r0, #3
 8004482:	e7e1      	b.n	8004448 <UART_CheckIdleState+0x30>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004484:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004488:	9300      	str	r3, [sp, #0]
 800448a:	2200      	movs	r2, #0
 800448c:	462b      	mov	r3, r5
 800448e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004492:	4620      	mov	r0, r4
 8004494:	f7ff ff72 	bl	800437c <UART_WaitOnFlagUntilTimeout>
 8004498:	2800      	cmp	r0, #0
 800449a:	d0cd      	beq.n	8004438 <UART_CheckIdleState+0x20>
 800449c:	6823      	ldr	r3, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800449e:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044a2:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a6:	e843 2100 	strex	r1, r2, [r3]
 80044aa:	2900      	cmp	r1, #0
 80044ac:	d1f7      	bne.n	800449e <UART_CheckIdleState+0x86>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ae:	f103 0208 	add.w	r2, r3, #8
 80044b2:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044b6:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ba:	f103 0008 	add.w	r0, r3, #8
 80044be:	e840 2100 	strex	r1, r2, [r0]
 80044c2:	2900      	cmp	r1, #0
 80044c4:	d1f3      	bne.n	80044ae <UART_CheckIdleState+0x96>
      huart->RxState = HAL_UART_STATE_READY;
 80044c6:	2320      	movs	r3, #32
 80044c8:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
      return HAL_TIMEOUT;
 80044cc:	e7d8      	b.n	8004480 <UART_CheckIdleState+0x68>
 80044ce:	bf00      	nop

080044d0 <HAL_UART_Init>:
  if (huart == NULL)
 80044d0:	2800      	cmp	r0, #0
 80044d2:	d05d      	beq.n	8004590 <HAL_UART_Init+0xc0>
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80044d4:	6982      	ldr	r2, [r0, #24]
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80044d6:	6803      	ldr	r3, [r0, #0]
{
 80044d8:	b510      	push	{r4, lr}
 80044da:	4604      	mov	r4, r0
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80044dc:	2a00      	cmp	r2, #0
 80044de:	d032      	beq.n	8004546 <HAL_UART_Init+0x76>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80044e0:	4a2c      	ldr	r2, [pc, #176]	@ (8004594 <HAL_UART_Init+0xc4>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d00c      	beq.n	8004500 <HAL_UART_Init+0x30>
 80044e6:	f5a2 4274 	sub.w	r2, r2, #62464	@ 0xf400
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d008      	beq.n	8004500 <HAL_UART_Init+0x30>
 80044ee:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d004      	beq.n	8004500 <HAL_UART_Init+0x30>
 80044f6:	4828      	ldr	r0, [pc, #160]	@ (8004598 <HAL_UART_Init+0xc8>)
 80044f8:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80044fc:	f000 fb8a 	bl	8004c14 <assert_failed>
  if (huart->gState == HAL_UART_STATE_RESET)
 8004500:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8004502:	2b00      	cmp	r3, #0
 8004504:	d03e      	beq.n	8004584 <HAL_UART_Init+0xb4>
  __HAL_UART_DISABLE(huart);
 8004506:	6822      	ldr	r2, [r4, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004508:	6a61      	ldr	r1, [r4, #36]	@ 0x24
  huart->gState = HAL_UART_STATE_BUSY;
 800450a:	2324      	movs	r3, #36	@ 0x24
 800450c:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 800450e:	6813      	ldr	r3, [r2, #0]
 8004510:	f023 0301 	bic.w	r3, r3, #1
 8004514:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004516:	bb89      	cbnz	r1, 800457c <HAL_UART_Init+0xac>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004518:	4620      	mov	r0, r4
 800451a:	f7ff fd13 	bl	8003f44 <UART_SetConfig>
 800451e:	2801      	cmp	r0, #1
 8004520:	d02a      	beq.n	8004578 <HAL_UART_Init+0xa8>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004522:	6823      	ldr	r3, [r4, #0]
 8004524:	685a      	ldr	r2, [r3, #4]
 8004526:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800452a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800452c:	689a      	ldr	r2, [r3, #8]
 800452e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004532:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 800453a:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 800453c:	601a      	str	r2, [r3, #0]
}
 800453e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8004542:	f7ff bf69 	b.w	8004418 <UART_CheckIdleState>
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8004546:	4a13      	ldr	r2, [pc, #76]	@ (8004594 <HAL_UART_Init+0xc4>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d0d9      	beq.n	8004500 <HAL_UART_Init+0x30>
 800454c:	f5a2 4274 	sub.w	r2, r2, #62464	@ 0xf400
 8004550:	4293      	cmp	r3, r2
 8004552:	d0d5      	beq.n	8004500 <HAL_UART_Init+0x30>
 8004554:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004558:	4293      	cmp	r3, r2
 800455a:	d0d1      	beq.n	8004500 <HAL_UART_Init+0x30>
 800455c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004560:	4293      	cmp	r3, r2
 8004562:	d0cd      	beq.n	8004500 <HAL_UART_Init+0x30>
 8004564:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004568:	4293      	cmp	r3, r2
 800456a:	d0c9      	beq.n	8004500 <HAL_UART_Init+0x30>
 800456c:	480a      	ldr	r0, [pc, #40]	@ (8004598 <HAL_UART_Init+0xc8>)
 800456e:	f240 1131 	movw	r1, #305	@ 0x131
 8004572:	f000 fb4f 	bl	8004c14 <assert_failed>
 8004576:	e7c3      	b.n	8004500 <HAL_UART_Init+0x30>
}
 8004578:	2001      	movs	r0, #1
 800457a:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 800457c:	4620      	mov	r0, r4
 800457e:	f7ff fe15 	bl	80041ac <UART_AdvFeatureConfig>
 8004582:	e7c9      	b.n	8004518 <HAL_UART_Init+0x48>
    huart->Lock = HAL_UNLOCKED;
 8004584:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 8004588:	4620      	mov	r0, r4
 800458a:	f000 fd25 	bl	8004fd8 <HAL_UART_MspInit>
 800458e:	e7ba      	b.n	8004506 <HAL_UART_Init+0x36>
}
 8004590:	2001      	movs	r0, #1
 8004592:	4770      	bx	lr
 8004594:	40013800 	.word	0x40013800
 8004598:	08005c7c 	.word	0x08005c7c

0800459c <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop

080045a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80045a0:	b500      	push	{lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80045a2:	2220      	movs	r2, #32
{
 80045a4:	b0a7      	sub	sp, #156	@ 0x9c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80045a6:	2100      	movs	r1, #0
 80045a8:	eb0d 0002 	add.w	r0, sp, r2
 80045ac:	f001 f9ec 	bl	8005988 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80045b0:	2100      	movs	r1, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80045b2:	2258      	movs	r2, #88	@ 0x58
 80045b4:	a810      	add	r0, sp, #64	@ 0x40
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80045b6:	e9cd 1101 	strd	r1, r1, [sp, #4]
 80045ba:	e9cd 1103 	strd	r1, r1, [sp, #12]
 80045be:	9105      	str	r1, [sp, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80045c0:	f001 f9e2 	bl	8005988 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80045c4:	2001      	movs	r0, #1
 80045c6:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 80045ca:	e9cd 0106 	strd	r0, r1, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80045ce:	2002      	movs	r0, #2
 80045d0:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 80045d4:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80045d8:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80045da:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045de:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80045e0:	9209      	str	r2, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80045e2:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80045e4:	f7fd fdc0 	bl	8002168 <HAL_RCC_OscConfig>
 80045e8:	b108      	cbz	r0, 80045ee <SystemClock_Config+0x4e>
  __ASM volatile ("cpsid i" : : : "memory");
 80045ea:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80045ec:	e7fe      	b.n	80045ec <SystemClock_Config+0x4c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80045ee:	220f      	movs	r2, #15
 80045f0:	4603      	mov	r3, r0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80045f2:	2102      	movs	r1, #2
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80045f4:	9201      	str	r2, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80045f6:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80045f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80045fc:	e9cd 1302 	strd	r1, r3, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004600:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004604:	f7fe f924 	bl	8002850 <HAL_RCC_ClockConfig>
 8004608:	4603      	mov	r3, r0
 800460a:	b108      	cbz	r0, 8004610 <SystemClock_Config+0x70>
 800460c:	b672      	cpsid	i
  while (1)
 800460e:	e7fe      	b.n	800460e <SystemClock_Config+0x6e>
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8004610:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 8004638 <SystemClock_Config+0x98>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_TIM8
 8004614:	4a0a      	ldr	r2, [pc, #40]	@ (8004640 <SystemClock_Config+0xa0>)
 8004616:	9210      	str	r2, [sp, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004618:	a810      	add	r0, sp, #64	@ 0x40
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 800461a:	ed8d 7b1e 	vstr	d7, [sp, #120]	@ 0x78
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800461e:	9312      	str	r3, [sp, #72]	@ 0x48
  PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
 8004620:	9320      	str	r3, [sp, #128]	@ 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004622:	f7fe fa59 	bl	8002ad8 <HAL_RCCEx_PeriphCLKConfig>
 8004626:	b108      	cbz	r0, 800462c <SystemClock_Config+0x8c>
 8004628:	b672      	cpsid	i
  while (1)
 800462a:	e7fe      	b.n	800462a <SystemClock_Config+0x8a>
}
 800462c:	b027      	add	sp, #156	@ 0x9c
 800462e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004632:	bf00      	nop
 8004634:	f3af 8000 	nop.w
	...
 8004640:	00302001 	.word	0x00302001

08004644 <main>:
{
 8004644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004648:	2400      	movs	r4, #0
{
 800464a:	b095      	sub	sp, #84	@ 0x54
  HAL_Init();
 800464c:	f7fc f920 	bl	8000890 <HAL_Init>
  SystemClock_Config();
 8004650:	f7ff ffa6 	bl	80045a0 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004654:	e9cd 440e 	strd	r4, r4, [sp, #56]	@ 0x38
 8004658:	e9cd 4410 	strd	r4, r4, [sp, #64]	@ 0x40
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800465c:	4dae      	ldr	r5, [pc, #696]	@ (8004918 <main+0x2d4>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800465e:	9412      	str	r4, [sp, #72]	@ 0x48
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004660:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(GPIOC, ping_drive_Pin|GPIO_PIN_8|LED_out_Pin|GPIO_PIN_10
 8004662:	48ae      	ldr	r0, [pc, #696]	@ (800491c <main+0x2d8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004664:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004668:	616b      	str	r3, [r5, #20]
 800466a:	696b      	ldr	r3, [r5, #20]
 800466c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004670:	9306      	str	r3, [sp, #24]
 8004672:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004674:	696b      	ldr	r3, [r5, #20]
 8004676:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800467a:	616b      	str	r3, [r5, #20]
 800467c:	696b      	ldr	r3, [r5, #20]
 800467e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004682:	9307      	str	r3, [sp, #28]
 8004684:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004686:	696b      	ldr	r3, [r5, #20]
 8004688:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800468c:	616b      	str	r3, [r5, #20]
 800468e:	696b      	ldr	r3, [r5, #20]
 8004690:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004694:	9308      	str	r3, [sp, #32]
 8004696:	9b08      	ldr	r3, [sp, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004698:	696b      	ldr	r3, [r5, #20]
 800469a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800469e:	616b      	str	r3, [r5, #20]
 80046a0:	696b      	ldr	r3, [r5, #20]
 80046a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80046a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80046aa:	696b      	ldr	r3, [r5, #20]
 80046ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80046b0:	616b      	str	r3, [r5, #20]
 80046b2:	696b      	ldr	r3, [r5, #20]
 80046b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
  HAL_GPIO_WritePin(GPIOC, ping_drive_Pin|GPIO_PIN_8|LED_out_Pin|GPIO_PIN_10
 80046b8:	4622      	mov	r2, r4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80046ba:	930a      	str	r3, [sp, #40]	@ 0x28
  HAL_GPIO_WritePin(GPIOC, ping_drive_Pin|GPIO_PIN_8|LED_out_Pin|GPIO_PIN_10
 80046bc:	f44f 6174 	mov.w	r1, #3904	@ 0xf40
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80046c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
  HAL_GPIO_WritePin(GPIOC, ping_drive_Pin|GPIO_PIN_8|LED_out_Pin|GPIO_PIN_10
 80046c2:	f7fd fc39 	bl	8001f38 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Boot_Charger_GPIO_Port, Boot_Charger_Pin, GPIO_PIN_RESET);
 80046c6:	4622      	mov	r2, r4
 80046c8:	4895      	ldr	r0, [pc, #596]	@ (8004920 <main+0x2dc>)
 80046ca:	2180      	movs	r1, #128	@ 0x80
 80046cc:	f7fd fc34 	bl	8001f38 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80046d0:	2603      	movs	r6, #3
 80046d2:	f243 03bb 	movw	r3, #12475	@ 0x30bb
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046d6:	4891      	ldr	r0, [pc, #580]	@ (800491c <main+0x2d8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046d8:	9410      	str	r4, [sp, #64]	@ 0x40
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046da:	a90e      	add	r1, sp, #56	@ 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80046dc:	e9cd 360e 	strd	r3, r6, [sp, #56]	@ 0x38
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046e0:	f7fd fa80 	bl	8001be4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_8
 80046e4:	f649 130b 	movw	r3, #39179	@ 0x990b
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046e8:	a90e      	add	r1, sp, #56	@ 0x38
 80046ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ee:	e9cd 640f 	strd	r6, r4, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_8
 80046f2:	930e      	str	r3, [sp, #56]	@ 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046f4:	f7fd fa76 	bl	8001be4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_4|GPIO_PIN_5
 80046f8:	f246 3370 	movw	r3, #25456	@ 0x6370
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046fc:	4888      	ldr	r0, [pc, #544]	@ (8004920 <main+0x2dc>)
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_4|GPIO_PIN_5
 80046fe:	930e      	str	r3, [sp, #56]	@ 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004700:	a90e      	add	r1, sp, #56	@ 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004702:	2701      	movs	r7, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004704:	e9cd 640f 	strd	r6, r4, [sp, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004708:	f7fd fa6c 	bl	8001be4 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800470c:	f44f 6374 	mov.w	r3, #3904	@ 0xf40
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004710:	4882      	ldr	r0, [pc, #520]	@ (800491c <main+0x2d8>)
 8004712:	a90e      	add	r1, sp, #56	@ 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004714:	e9cd 370e 	strd	r3, r7, [sp, #56]	@ 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004718:	e9cd 4410 	strd	r4, r4, [sp, #64]	@ 0x40
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800471c:	f7fd fa62 	bl	8001be4 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004720:	4880      	ldr	r0, [pc, #512]	@ (8004924 <main+0x2e0>)
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004722:	960f      	str	r6, [sp, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004724:	a90e      	add	r1, sp, #56	@ 0x38
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004726:	2604      	movs	r6, #4
  GPIO_InitStruct.Pin = Boot_Charger_Pin;
 8004728:	f04f 0880 	mov.w	r8, #128	@ 0x80
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800472c:	9410      	str	r4, [sp, #64]	@ 0x40
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800472e:	960e      	str	r6, [sp, #56]	@ 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004730:	f7fd fa58 	bl	8001be4 <HAL_GPIO_Init>
  HAL_GPIO_Init(Boot_Charger_GPIO_Port, &GPIO_InitStruct);
 8004734:	487a      	ldr	r0, [pc, #488]	@ (8004920 <main+0x2dc>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004736:	9411      	str	r4, [sp, #68]	@ 0x44
  HAL_GPIO_Init(Boot_Charger_GPIO_Port, &GPIO_InitStruct);
 8004738:	a90e      	add	r1, sp, #56	@ 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800473a:	e9cd 740f 	strd	r7, r4, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Pin = Boot_Charger_Pin;
 800473e:	f8cd 8038 	str.w	r8, [sp, #56]	@ 0x38
  HAL_GPIO_Init(Boot_Charger_GPIO_Port, &GPIO_InitStruct);
 8004742:	f7fd fa4f 	bl	8001be4 <HAL_GPIO_Init>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004746:	696b      	ldr	r3, [r5, #20]
 8004748:	f043 0302 	orr.w	r3, r3, #2
 800474c:	616b      	str	r3, [r5, #20]
 800474e:	696b      	ldr	r3, [r5, #20]
 8004750:	f003 0302 	and.w	r3, r3, #2
 8004754:	9304      	str	r3, [sp, #16]
 8004756:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004758:	696b      	ldr	r3, [r5, #20]
 800475a:	433b      	orrs	r3, r7
 800475c:	616b      	str	r3, [r5, #20]
 800475e:	696b      	ldr	r3, [r5, #20]
  htim3.Instance = TIM3;
 8004760:	4d71      	ldr	r5, [pc, #452]	@ (8004928 <main+0x2e4>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004762:	403b      	ands	r3, r7
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8004764:	4622      	mov	r2, r4
 8004766:	4621      	mov	r1, r4
 8004768:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 800476a:	9305      	str	r3, [sp, #20]
 800476c:	9b05      	ldr	r3, [sp, #20]
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800476e:	f7fc ffb3 	bl	80016d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004772:	200c      	movs	r0, #12
 8004774:	f7fc fff6 	bl	8001764 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 8004778:	4622      	mov	r2, r4
 800477a:	4621      	mov	r1, r4
 800477c:	2039      	movs	r0, #57	@ 0x39
 800477e:	f7fc ffab 	bl	80016d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8004782:	2039      	movs	r0, #57	@ 0x39
 8004784:	f7fc ffee 	bl	8001764 <HAL_NVIC_EnableIRQ>
  htim3.Instance = TIM3;
 8004788:	4b68      	ldr	r3, [pc, #416]	@ (800492c <main+0x2e8>)
 800478a:	602b      	str	r3, [r5, #0]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800478c:	4628      	mov	r0, r5
  htim3.Init.Period = 52-1;
 800478e:	2333      	movs	r3, #51	@ 0x33
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004790:	e9cd 440e 	strd	r4, r4, [sp, #56]	@ 0x38
 8004794:	e9cd 4410 	strd	r4, r4, [sp, #64]	@ 0x40
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004798:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800479c:	e9c5 4401 	strd	r4, r4, [r5, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047a0:	940d      	str	r4, [sp, #52]	@ 0x34
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80047a2:	f8c5 8018 	str.w	r8, [r5, #24]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80047a6:	612c      	str	r4, [r5, #16]
  htim3.Init.Period = 52-1;
 80047a8:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80047aa:	f7fe ff4b 	bl	8003644 <HAL_TIM_Base_Init>
 80047ae:	b108      	cbz	r0, 80047b4 <main+0x170>
 80047b0:	b672      	cpsid	i
  while (1)
 80047b2:	e7fe      	b.n	80047b2 <main+0x16e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80047b4:	f44f 5980 	mov.w	r9, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80047b8:	a90e      	add	r1, sp, #56	@ 0x38
 80047ba:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80047bc:	f8cd 9038 	str.w	r9, [sp, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80047c0:	f7fe fc62 	bl	8003088 <HAL_TIM_ConfigClockSource>
 80047c4:	b108      	cbz	r0, 80047ca <main+0x186>
 80047c6:	b672      	cpsid	i
  while (1)
 80047c8:	e7fe      	b.n	80047c8 <main+0x184>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047ca:	900d      	str	r0, [sp, #52]	@ 0x34
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80047cc:	2320      	movs	r3, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80047ce:	4628      	mov	r0, r5
 80047d0:	a90b      	add	r1, sp, #44	@ 0x2c
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80047d2:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80047d4:	f7ff f894 	bl	8003900 <HAL_TIMEx_MasterConfigSynchronization>
 80047d8:	b108      	cbz	r0, 80047de <main+0x19a>
 80047da:	b672      	cpsid	i
  while (1)
 80047dc:	e7fe      	b.n	80047dc <main+0x198>
  hopamp2.Instance = OPAMP2;
 80047de:	4d54      	ldr	r5, [pc, #336]	@ (8004930 <main+0x2ec>)
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 80047e0:	4b54      	ldr	r3, [pc, #336]	@ (8004934 <main+0x2f0>)
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80047e2:	6128      	str	r0, [r5, #16]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80047e4:	e9c5 0008 	strd	r0, r0, [r5, #32]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 80047e8:	f04f 0b40 	mov.w	fp, #64	@ 0x40
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80047ec:	f04f 0a0c 	mov.w	sl, #12
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1;
 80047f0:	f44f 3840 	mov.w	r8, #196608	@ 0x30000
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 80047f4:	4628      	mov	r0, r5
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 80047f6:	e9c5 3b00 	strd	r3, fp, [r5]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80047fa:	f8c5 a00c 	str.w	sl, [r5, #12]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1;
 80047fe:	f8c5 801c 	str.w	r8, [r5, #28]
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8004802:	f7fd fbb3 	bl	8001f6c <HAL_OPAMP_Init>
 8004806:	b988      	cbnz	r0, 800482c <main+0x1e8>
  hopamp3.Instance = OPAMP3;
 8004808:	4c4b      	ldr	r4, [pc, #300]	@ (8004938 <main+0x2f4>)
 800480a:	4b4c      	ldr	r3, [pc, #304]	@ (800493c <main+0x2f8>)
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800480c:	6120      	str	r0, [r4, #16]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800480e:	e9c4 0008 	strd	r0, r0, [r4, #32]
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8004812:	4620      	mov	r0, r4
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 8004814:	f8c4 b004 	str.w	fp, [r4, #4]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8004818:	f8c4 a00c 	str.w	sl, [r4, #12]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1;
 800481c:	f8c4 801c 	str.w	r8, [r4, #28]
  hopamp3.Instance = OPAMP3;
 8004820:	6023      	str	r3, [r4, #0]
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8004822:	f7fd fba3 	bl	8001f6c <HAL_OPAMP_Init>
 8004826:	b118      	cbz	r0, 8004830 <main+0x1ec>
 8004828:	b672      	cpsid	i
  while (1)
 800482a:	e7fe      	b.n	800482a <main+0x1e6>
 800482c:	b672      	cpsid	i
 800482e:	e7fe      	b.n	800482e <main+0x1ea>
  hopamp4.Instance = OPAMP4;
 8004830:	f8df 811c 	ldr.w	r8, [pc, #284]	@ 8004950 <main+0x30c>
 8004834:	4b42      	ldr	r3, [pc, #264]	@ (8004940 <main+0x2fc>)
  hopamp4.Init.Mode = OPAMP_STANDALONE_MODE;
 8004836:	f8c8 0004 	str.w	r0, [r8, #4]
  hopamp4.Init.InvertingInput = OPAMP_INVERTINGINPUT_IO0;
 800483a:	e9c8 0602 	strd	r0, r6, [r8, #8]
  hopamp4.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800483e:	f8c8 0010 	str.w	r0, [r8, #16]
  hopamp4.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8004842:	f8c8 0024 	str.w	r0, [r8, #36]	@ 0x24
  if (HAL_OPAMP_Init(&hopamp4) != HAL_OK)
 8004846:	4640      	mov	r0, r8
  hopamp4.Instance = OPAMP4;
 8004848:	f8c8 3000 	str.w	r3, [r8]
  if (HAL_OPAMP_Init(&hopamp4) != HAL_OK)
 800484c:	f7fd fb8e 	bl	8001f6c <HAL_OPAMP_Init>
 8004850:	b108      	cbz	r0, 8004856 <main+0x212>
 8004852:	b672      	cpsid	i
  while (1)
 8004854:	e7fe      	b.n	8004854 <main+0x210>
  htim4.Instance = TIM4;
 8004856:	f8df a0fc 	ldr.w	sl, [pc, #252]	@ 8004954 <main+0x310>
 800485a:	4b3a      	ldr	r3, [pc, #232]	@ (8004944 <main+0x300>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800485c:	900d      	str	r0, [sp, #52]	@ 0x34
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800485e:	e9cd 000e 	strd	r0, r0, [sp, #56]	@ 0x38
 8004862:	e9cd 0010 	strd	r0, r0, [sp, #64]	@ 0x40
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004866:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800486a:	e9ca 0001 	strd	r0, r0, [sl, #4]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800486e:	f8ca 0010 	str.w	r0, [sl, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004872:	f8ca 0018 	str.w	r0, [sl, #24]
  htim4.Instance = TIM4;
 8004876:	f8ca 3000 	str.w	r3, [sl]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800487a:	4650      	mov	r0, sl
  htim4.Init.Period = 648;
 800487c:	f44f 7322 	mov.w	r3, #648	@ 0x288
 8004880:	f8ca 300c 	str.w	r3, [sl, #12]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004884:	f7fe fede 	bl	8003644 <HAL_TIM_Base_Init>
 8004888:	b108      	cbz	r0, 800488e <main+0x24a>
 800488a:	b672      	cpsid	i
  while (1)
 800488c:	e7fe      	b.n	800488c <main+0x248>
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800488e:	a90e      	add	r1, sp, #56	@ 0x38
 8004890:	4650      	mov	r0, sl
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004892:	f8cd 9038 	str.w	r9, [sp, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004896:	f7fe fbf7 	bl	8003088 <HAL_TIM_ConfigClockSource>
 800489a:	4603      	mov	r3, r0
 800489c:	b108      	cbz	r0, 80048a2 <main+0x25e>
 800489e:	b672      	cpsid	i
  while (1)
 80048a0:	e7fe      	b.n	80048a0 <main+0x25c>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80048a2:	4650      	mov	r0, sl
 80048a4:	a90b      	add	r1, sp, #44	@ 0x2c
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80048a6:	930b      	str	r3, [sp, #44]	@ 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80048a8:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80048aa:	f7ff f829 	bl	8003900 <HAL_TIMEx_MasterConfigSynchronization>
 80048ae:	4603      	mov	r3, r0
 80048b0:	b108      	cbz	r0, 80048b6 <main+0x272>
 80048b2:	b672      	cpsid	i
  while (1)
 80048b4:	e7fe      	b.n	80048b4 <main+0x270>
  ADC_ChannelConfTypeDef sConfig = {0};
 80048b6:	e9cd 000e 	strd	r0, r0, [sp, #56]	@ 0x38
 80048ba:	e9cd 0010 	strd	r0, r0, [sp, #64]	@ 0x40
 80048be:	e9cd 0012 	strd	r0, r0, [sp, #72]	@ 0x48
  hadc2.Instance = ADC2;
 80048c2:	4821      	ldr	r0, [pc, #132]	@ (8004948 <main+0x304>)
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80048c4:	4921      	ldr	r1, [pc, #132]	@ (800494c <main+0x308>)
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80048c6:	6083      	str	r3, [r0, #8]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80048c8:	e9c0 730a 	strd	r7, r3, [r0, #40]	@ 0x28
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80048cc:	6103      	str	r3, [r0, #16]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80048ce:	f880 3020 	strb.w	r3, [r0, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80048d2:	60c3      	str	r3, [r0, #12]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80048d4:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80048d8:	8303      	strh	r3, [r0, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80048da:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80048dc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80048e0:	e9c0 1300 	strd	r1, r3, [r0]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80048e4:	6146      	str	r6, [r0, #20]
  hadc2.Init.NbrOfConversion = 1;
 80048e6:	61c7      	str	r7, [r0, #28]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80048e8:	f7fc f896 	bl	8000a18 <HAL_ADC_Init>
 80048ec:	b108      	cbz	r0, 80048f2 <main+0x2ae>
 80048ee:	b672      	cpsid	i
  while (1)
 80048f0:	e7fe      	b.n	80048f0 <main+0x2ac>
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80048f2:	2300      	movs	r3, #0
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80048f4:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
  sConfig.Offset = 0;
 80048f8:	9313      	str	r3, [sp, #76]	@ 0x4c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80048fa:	2701      	movs	r7, #1
 80048fc:	2308      	movs	r3, #8
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 80048fe:	f04f 0906 	mov.w	r9, #6
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004902:	4811      	ldr	r0, [pc, #68]	@ (8004948 <main+0x304>)
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8004904:	f8cd 9040 	str.w	r9, [sp, #64]	@ 0x40
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004908:	a90e      	add	r1, sp, #56	@ 0x38
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800490a:	e9cd 370e 	strd	r3, r7, [sp, #56]	@ 0x38
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800490e:	f7fc fb8f 	bl	8001030 <HAL_ADC_ConfigChannel>
 8004912:	b308      	cbz	r0, 8004958 <main+0x314>
 8004914:	b672      	cpsid	i
  while (1)
 8004916:	e7fe      	b.n	8004916 <main+0x2d2>
 8004918:	40021000 	.word	0x40021000
 800491c:	48000800 	.word	0x48000800
 8004920:	48000400 	.word	0x48000400
 8004924:	48000c00 	.word	0x48000c00
 8004928:	200001a0 	.word	0x200001a0
 800492c:	40000400 	.word	0x40000400
 8004930:	200002a0 	.word	0x200002a0
 8004934:	4001003c 	.word	0x4001003c
 8004938:	2000026c 	.word	0x2000026c
 800493c:	40010040 	.word	0x40010040
 8004940:	40010044 	.word	0x40010044
 8004944:	40000800 	.word	0x40000800
 8004948:	2000037c 	.word	0x2000037c
 800494c:	50000100 	.word	0x50000100
 8004950:	20000238 	.word	0x20000238
 8004954:	20000154 	.word	0x20000154
  htim2.Instance = TIM2;
 8004958:	4e9f      	ldr	r6, [pc, #636]	@ (8004bd8 <main+0x594>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800495a:	900d      	str	r0, [sp, #52]	@ 0x34
  htim2.Instance = TIM2;
 800495c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004960:	6033      	str	r3, [r6, #0]
  htim2.Init.Period = 312-1;
 8004962:	f240 1337 	movw	r3, #311	@ 0x137
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004966:	e9cd 000e 	strd	r0, r0, [sp, #56]	@ 0x38
 800496a:	e9cd 0010 	strd	r0, r0, [sp, #64]	@ 0x40
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800496e:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004972:	e9c6 0001 	strd	r0, r0, [r6, #4]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004976:	6130      	str	r0, [r6, #16]
  htim2.Init.Period = 312-1;
 8004978:	60f3      	str	r3, [r6, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800497a:	4630      	mov	r0, r6
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800497c:	2380      	movs	r3, #128	@ 0x80
 800497e:	61b3      	str	r3, [r6, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004980:	f7fe fe60 	bl	8003644 <HAL_TIM_Base_Init>
 8004984:	b108      	cbz	r0, 800498a <main+0x346>
 8004986:	b672      	cpsid	i
  while (1)
 8004988:	e7fe      	b.n	8004988 <main+0x344>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800498a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800498e:	a90e      	add	r1, sp, #56	@ 0x38
 8004990:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004992:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004994:	f7fe fb78 	bl	8003088 <HAL_TIM_ConfigClockSource>
 8004998:	b108      	cbz	r0, 800499e <main+0x35a>
 800499a:	b672      	cpsid	i
  while (1)
 800499c:	e7fe      	b.n	800499c <main+0x358>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800499e:	900d      	str	r0, [sp, #52]	@ 0x34
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80049a0:	f04f 0a20 	mov.w	sl, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80049a4:	a90b      	add	r1, sp, #44	@ 0x2c
 80049a6:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80049a8:	f8cd a02c 	str.w	sl, [sp, #44]	@ 0x2c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80049ac:	f7fe ffa8 	bl	8003900 <HAL_TIMEx_MasterConfigSynchronization>
 80049b0:	b108      	cbz	r0, 80049b6 <main+0x372>
 80049b2:	b672      	cpsid	i
  while (1)
 80049b4:	e7fe      	b.n	80049b4 <main+0x370>
  hdac1.Instance = DAC1;
 80049b6:	f8df b244 	ldr.w	fp, [pc, #580]	@ 8004bfc <main+0x5b8>
 80049ba:	4a88      	ldr	r2, [pc, #544]	@ (8004bdc <main+0x598>)
  DAC_ChannelConfTypeDef sConfig = {0};
 80049bc:	9010      	str	r0, [sp, #64]	@ 0x40
 80049be:	e9cd 000e 	strd	r0, r0, [sp, #56]	@ 0x38
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80049c2:	4658      	mov	r0, fp
  hdac1.Instance = DAC1;
 80049c4:	f8cb 2000 	str.w	r2, [fp]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80049c8:	f7fc fefa 	bl	80017c0 <HAL_DAC_Init>
 80049cc:	4602      	mov	r2, r0
 80049ce:	b108      	cbz	r0, 80049d4 <main+0x390>
 80049d0:	b672      	cpsid	i
  while (1)
 80049d2:	e7fe      	b.n	80049d2 <main+0x38e>
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80049d4:	4658      	mov	r0, fp
 80049d6:	a90e      	add	r1, sp, #56	@ 0x38
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80049d8:	e9cd 220e 	strd	r2, r2, [sp, #56]	@ 0x38
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80049dc:	f7fc ff14 	bl	8001808 <HAL_DAC_ConfigChannel>
 80049e0:	4603      	mov	r3, r0
 80049e2:	b108      	cbz	r0, 80049e8 <main+0x3a4>
 80049e4:	b672      	cpsid	i
  while (1)
 80049e6:	e7fe      	b.n	80049e6 <main+0x3a2>
  huart1.Instance = USART1;
 80049e8:	487d      	ldr	r0, [pc, #500]	@ (8004be0 <main+0x59c>)
  huart1.Init.BaudRate = 115200;
 80049ea:	f8df e214 	ldr.w	lr, [pc, #532]	@ 8004c00 <main+0x5bc>
  huart1.Init.Parity = UART_PARITY_NONE;
 80049ee:	6103      	str	r3, [r0, #16]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80049f0:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80049f4:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80049f8:	6203      	str	r3, [r0, #32]
  huart1.Init.BaudRate = 115200;
 80049fa:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80049fe:	e9c0 e300 	strd	lr, r3, [r0]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004a02:	230c      	movs	r3, #12
 8004a04:	6143      	str	r3, [r0, #20]
  huart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8004a06:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8004a0a:	f8c0 a024 	str.w	sl, [r0, #36]	@ 0x24
  huart1.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8004a0e:	63c3      	str	r3, [r0, #60]	@ 0x3c
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004a10:	f7ff fd5e 	bl	80044d0 <HAL_UART_Init>
 8004a14:	b108      	cbz	r0, 8004a1a <main+0x3d6>
 8004a16:	b672      	cpsid	i
  while (1)
 8004a18:	e7fe      	b.n	8004a18 <main+0x3d4>
  hadc1.Instance = ADC1;
 8004a1a:	f8df a1e8 	ldr.w	sl, [pc, #488]	@ 8004c04 <main+0x5c0>
  ADC_ChannelConfTypeDef sConfig = {0};
 8004a1e:	9013      	str	r0, [sp, #76]	@ 0x4c
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004a20:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004a24:	f04f 4ca0 	mov.w	ip, #1342177280	@ 0x50000000
  ADC_MultiModeTypeDef multimode = {0};
 8004a28:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
  ADC_ChannelConfTypeDef sConfig = {0};
 8004a2c:	e9cd 000d 	strd	r0, r0, [sp, #52]	@ 0x34
 8004a30:	e9cd 000f 	strd	r0, r0, [sp, #60]	@ 0x3c
 8004a34:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004a38:	e9ca 700a 	strd	r7, r0, [sl, #40]	@ 0x28
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004a3c:	e9ca c300 	strd	ip, r3, [sl]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004a40:	f8ca 0008 	str.w	r0, [sl, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004a44:	f8ca 0010 	str.w	r0, [sl, #16]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004a48:	f88a 0020 	strb.w	r0, [sl, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004a4c:	f8ca 000c 	str.w	r0, [sl, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004a50:	f88a 0030 	strb.w	r0, [sl, #48]	@ 0x30
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8004a54:	f8aa 0018 	strh.w	r0, [sl, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8004a58:	f8ca 0034 	str.w	r0, [sl, #52]	@ 0x34
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004a5c:	2304      	movs	r3, #4
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004a5e:	4650      	mov	r0, sl
  hadc1.Init.NbrOfConversion = 1;
 8004a60:	f8ca 701c 	str.w	r7, [sl, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004a64:	f8ca 3014 	str.w	r3, [sl, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004a68:	f7fb ffd6 	bl	8000a18 <HAL_ADC_Init>
 8004a6c:	b108      	cbz	r0, 8004a72 <main+0x42e>
 8004a6e:	b672      	cpsid	i
  while (1)
 8004a70:	e7fe      	b.n	8004a70 <main+0x42c>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004a72:	900b      	str	r0, [sp, #44]	@ 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004a74:	a90b      	add	r1, sp, #44	@ 0x2c
 8004a76:	4650      	mov	r0, sl
 8004a78:	f7fc fd48 	bl	800150c <HAL_ADCEx_MultiModeConfigChannel>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	b108      	cbz	r0, 8004a84 <main+0x440>
 8004a80:	b672      	cpsid	i
  while (1)
 8004a82:	e7fe      	b.n	8004a82 <main+0x43e>
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004a84:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
  sConfig.Offset = 0;
 8004a88:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004a8a:	4650      	mov	r0, sl
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8004a8c:	2310      	movs	r3, #16
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004a8e:	a90e      	add	r1, sp, #56	@ 0x38
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8004a90:	e9cd 790f 	strd	r7, r9, [sp, #60]	@ 0x3c
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8004a94:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004a96:	f7fc facb 	bl	8001030 <HAL_ADC_ConfigChannel>
 8004a9a:	b108      	cbz	r0, 8004aa0 <main+0x45c>
 8004a9c:	b672      	cpsid	i
  while (1)
 8004a9e:	e7fe      	b.n	8004a9e <main+0x45a>
  htim8.Instance = TIM8;
 8004aa0:	4f50      	ldr	r7, [pc, #320]	@ (8004be4 <main+0x5a0>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	e9cd 330e 	strd	r3, r3, [sp, #56]	@ 0x38
 8004aa8:	e9cd 3310 	strd	r3, r3, [sp, #64]	@ 0x40
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004aac:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ab0:	e9c7 3301 	strd	r3, r3, [r7, #4]
  htim8.Init.RepetitionCounter = 0;
 8004ab4:	e9c7 3304 	strd	r3, r3, [r7, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ab8:	930d      	str	r3, [sp, #52]	@ 0x34
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004aba:	61bb      	str	r3, [r7, #24]
  htim8.Instance = TIM8;
 8004abc:	4b4a      	ldr	r3, [pc, #296]	@ (8004be8 <main+0x5a4>)
 8004abe:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8004ac0:	4638      	mov	r0, r7
  htim8.Init.Period = 65535;
 8004ac2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004ac6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8004ac8:	f7fe fdbc 	bl	8003644 <HAL_TIM_Base_Init>
 8004acc:	b108      	cbz	r0, 8004ad2 <main+0x48e>
 8004ace:	b672      	cpsid	i
  while (1)
 8004ad0:	e7fe      	b.n	8004ad0 <main+0x48c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004ad2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8004ad6:	a90e      	add	r1, sp, #56	@ 0x38
 8004ad8:	4638      	mov	r0, r7
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004ada:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8004adc:	f7fe fad4 	bl	8003088 <HAL_TIM_ConfigClockSource>
 8004ae0:	b108      	cbz	r0, 8004ae6 <main+0x4a2>
 8004ae2:	b672      	cpsid	i
  while (1)
 8004ae4:	e7fe      	b.n	8004ae4 <main+0x4a0>
  if (HAL_TIM_OnePulse_Init(&htim8, TIM_OPMODE_SINGLE) != HAL_OK)
 8004ae6:	2108      	movs	r1, #8
 8004ae8:	4638      	mov	r0, r7
 8004aea:	f7fe fe59 	bl	80037a0 <HAL_TIM_OnePulse_Init>
 8004aee:	4603      	mov	r3, r0
 8004af0:	b108      	cbz	r0, 8004af6 <main+0x4b2>
 8004af2:	b672      	cpsid	i
  while (1)
 8004af4:	e7fe      	b.n	8004af4 <main+0x4b0>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004af6:	a90b      	add	r1, sp, #44	@ 0x2c
 8004af8:	4638      	mov	r0, r7
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8004afa:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004afe:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8004b00:	f7fe fefe 	bl	8003900 <HAL_TIMEx_MasterConfigSynchronization>
 8004b04:	b108      	cbz	r0, 8004b0a <main+0x4c6>
 8004b06:	b672      	cpsid	i
  while (1)
 8004b08:	e7fe      	b.n	8004b08 <main+0x4c4>
  hadc4.Instance = ADC4;
 8004b0a:	4f38      	ldr	r7, [pc, #224]	@ (8004bec <main+0x5a8>)
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004b0c:	4a38      	ldr	r2, [pc, #224]	@ (8004bf0 <main+0x5ac>)
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8004b0e:	60b8      	str	r0, [r7, #8]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004b10:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004b14:	e9c7 2300 	strd	r2, r3, [r7]
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8004b18:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004b1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
  ADC_ChannelConfTypeDef sConfig = {0};
 8004b20:	e9cd 000e 	strd	r0, r0, [sp, #56]	@ 0x38
 8004b24:	e9cd 0010 	strd	r0, r0, [sp, #64]	@ 0x40
 8004b28:	e9cd 0012 	strd	r0, r0, [sp, #72]	@ 0x48
  hadc4.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8004b2c:	e9c7 310a 	strd	r3, r1, [r7, #40]	@ 0x28
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004b30:	6138      	str	r0, [r7, #16]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004b32:	2304      	movs	r3, #4
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8004b34:	f887 0020 	strb.w	r0, [r7, #32]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004b38:	60f8      	str	r0, [r7, #12]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8004b3a:	8338      	strh	r0, [r7, #24]
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8004b3c:	6378      	str	r0, [r7, #52]	@ 0x34
  hadc4.Init.NbrOfConversion = 1;
 8004b3e:	f04f 0901 	mov.w	r9, #1
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8004b42:	4638      	mov	r0, r7
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004b44:	617b      	str	r3, [r7, #20]
  hadc4.Init.NbrOfConversion = 1;
 8004b46:	f8c7 901c 	str.w	r9, [r7, #28]
  hadc4.Init.DMAContinuousRequests = ENABLE;
 8004b4a:	f887 9030 	strb.w	r9, [r7, #48]	@ 0x30
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8004b4e:	f7fb ff63 	bl	8000a18 <HAL_ADC_Init>
 8004b52:	4603      	mov	r3, r0
 8004b54:	b108      	cbz	r0, 8004b5a <main+0x516>
 8004b56:	b672      	cpsid	i
  while (1)
 8004b58:	e7fe      	b.n	8004b58 <main+0x514>
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8004b5a:	e9cd 3310 	strd	r3, r3, [sp, #64]	@ 0x40
  sConfig.Offset = 0;
 8004b5e:	e9cd 3312 	strd	r3, r3, [sp, #72]	@ 0x48
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8004b62:	a90e      	add	r1, sp, #56	@ 0x38
  sConfig.Channel = ADC_CHANNEL_5;
 8004b64:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8004b66:	4638      	mov	r0, r7
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004b68:	f8cd 903c 	str.w	r9, [sp, #60]	@ 0x3c
  sConfig.Channel = ADC_CHANNEL_5;
 8004b6c:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8004b6e:	f7fc fa5f 	bl	8001030 <HAL_ADC_ConfigChannel>
 8004b72:	b108      	cbz	r0, 8004b78 <main+0x534>
 8004b74:	b672      	cpsid	i
  while (1)
 8004b76:	e7fe      	b.n	8004b76 <main+0x532>
  	  unsigned int csr = (unsigned int) hopamp4.Instance->CSR;
 8004b78:	f8d8 2000 	ldr.w	r2, [r8]
  	  hopamp2.Instance->CSR |= 1;	// enable op amp!
 8004b7c:	6828      	ldr	r0, [r5, #0]
  	  unsigned int csr = (unsigned int) hopamp4.Instance->CSR;
 8004b7e:	6813      	ldr	r3, [r2, #0]
  	  if ((csr & vpsel_mask) != wanted_vpsel)
 8004b80:	f8df 8084 	ldr.w	r8, [pc, #132]	@ 8004c08 <main+0x5c4>
    transponder_main(&hadc4, &htim3, &huart1, &hopamp2, &hopamp3,
 8004b84:	f8df 9084 	ldr.w	r9, [pc, #132]	@ 8004c0c <main+0x5c8>
 8004b88:	4f15      	ldr	r7, [pc, #84]	@ (8004be0 <main+0x59c>)
 8004b8a:	4d1a      	ldr	r5, [pc, #104]	@ (8004bf4 <main+0x5b0>)
  	  if ((csr & vpsel_mask) != wanted_vpsel)
 8004b8c:	f003 010c 	and.w	r1, r3, #12
 8004b90:	2904      	cmp	r1, #4
  		  csr &= ~vpsel_mask;	// reset VP_SEL bits
 8004b92:	bf1c      	itt	ne
 8004b94:	f023 030c 	bicne.w	r3, r3, #12
  		  csr |= wanted_vpsel;	// VP_SEL = 01 (PB11)
 8004b98:	f043 0304 	orrne.w	r3, r3, #4
  	  hopamp4.Instance->CSR = csr;
 8004b9c:	6013      	str	r3, [r2, #0]
  	  hopamp4.Instance->CSR |= 1;	// enable op amp!
 8004b9e:	6813      	ldr	r3, [r2, #0]
  	  hopamp3.Instance->CSR |= 1;	// enable op amp!
 8004ba0:	6821      	ldr	r1, [r4, #0]
  	  hopamp4.Instance->CSR |= 1;	// enable op amp!
 8004ba2:	f043 0301 	orr.w	r3, r3, #1
 8004ba6:	6013      	str	r3, [r2, #0]
  	  hopamp2.Instance->CSR |= 1;	// enable op amp!
 8004ba8:	6803      	ldr	r3, [r0, #0]
  	  DBGMCU->APB1FZ |= 1;	// stop timer 2 (HIRES_CLK)
 8004baa:	4a13      	ldr	r2, [pc, #76]	@ (8004bf8 <main+0x5b4>)
  	  hopamp2.Instance->CSR |= 1;	// enable op amp!
 8004bac:	f043 0301 	orr.w	r3, r3, #1
 8004bb0:	6003      	str	r3, [r0, #0]
  	  hopamp3.Instance->CSR |= 1;	// enable op amp!
 8004bb2:	680b      	ldr	r3, [r1, #0]
 8004bb4:	f043 0301 	orr.w	r3, r3, #1
 8004bb8:	600b      	str	r3, [r1, #0]
  	  DBGMCU->APB1FZ |= 1;	// stop timer 2 (HIRES_CLK)
 8004bba:	6893      	ldr	r3, [r2, #8]
 8004bbc:	f043 0301 	orr.w	r3, r3, #1
 8004bc0:	6093      	str	r3, [r2, #8]
    transponder_main(&hadc4, &htim3, &huart1, &hopamp2, &hopamp3,
 8004bc2:	e9cd 8601 	strd	r8, r6, [sp, #4]
 8004bc6:	4809      	ldr	r0, [pc, #36]	@ (8004bec <main+0x5a8>)
 8004bc8:	9400      	str	r4, [sp, #0]
 8004bca:	464b      	mov	r3, r9
 8004bcc:	463a      	mov	r2, r7
 8004bce:	4629      	mov	r1, r5
 8004bd0:	f000 fe46 	bl	8005860 <transponder_main>
  while (1)
 8004bd4:	e7f5      	b.n	8004bc2 <main+0x57e>
 8004bd6:	bf00      	nop
 8004bd8:	200001ec 	.word	0x200001ec
 8004bdc:	40007400 	.word	0x40007400
 8004be0:	2000003c 	.word	0x2000003c
 8004be4:	20000108 	.word	0x20000108
 8004be8:	40013400 	.word	0x40013400
 8004bec:	2000032c 	.word	0x2000032c
 8004bf0:	50000500 	.word	0x50000500
 8004bf4:	200001a0 	.word	0x200001a0
 8004bf8:	e0042000 	.word	0xe0042000
 8004bfc:	200002d4 	.word	0x200002d4
 8004c00:	40013800 	.word	0x40013800
 8004c04:	200003cc 	.word	0x200003cc
 8004c08:	200000c4 	.word	0x200000c4
 8004c0c:	200002a0 	.word	0x200002a0

08004c10 <Error_Handler>:
 8004c10:	b672      	cpsid	i
  while (1)
 8004c12:	e7fe      	b.n	8004c12 <Error_Handler+0x2>

08004c14 <assert_failed>:
{
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop

08004c18 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c18:	4b0b      	ldr	r3, [pc, #44]	@ (8004c48 <HAL_MspInit+0x30>)
 8004c1a:	699a      	ldr	r2, [r3, #24]
 8004c1c:	f042 0201 	orr.w	r2, r2, #1
{
 8004c20:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c22:	619a      	str	r2, [r3, #24]
 8004c24:	699a      	ldr	r2, [r3, #24]
 8004c26:	f002 0201 	and.w	r2, r2, #1
 8004c2a:	9200      	str	r2, [sp, #0]
 8004c2c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004c2e:	69da      	ldr	r2, [r3, #28]
 8004c30:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004c34:	61da      	str	r2, [r3, #28]
 8004c36:	69db      	ldr	r3, [r3, #28]
 8004c38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c3c:	9301      	str	r3, [sp, #4]
 8004c3e:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8004c40:	2005      	movs	r0, #5
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004c42:	b002      	add	sp, #8
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8004c44:	f7fc bd2a 	b.w	800169c <HAL_NVIC_SetPriorityGrouping>
 8004c48:	40021000 	.word	0x40021000

08004c4c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004c4c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 8004c4e:	6803      	ldr	r3, [r0, #0]
{
 8004c50:	b08c      	sub	sp, #48	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c52:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 8004c54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c58:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8004c5c:	e9cd 4408 	strd	r4, r4, [sp, #32]
 8004c60:	940a      	str	r4, [sp, #40]	@ 0x28
  if(hadc->Instance==ADC1)
 8004c62:	d021      	beq.n	8004ca8 <HAL_ADC_MspInit+0x5c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8004c64:	4a45      	ldr	r2, [pc, #276]	@ (8004d7c <HAL_ADC_MspInit+0x130>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d004      	beq.n	8004c74 <HAL_ADC_MspInit+0x28>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(hadc->Instance==ADC4)
 8004c6a:	4a45      	ldr	r2, [pc, #276]	@ (8004d80 <HAL_ADC_MspInit+0x134>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d04c      	beq.n	8004d0a <HAL_ADC_MspInit+0xbe>
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }

}
 8004c70:	b00c      	add	sp, #48	@ 0x30
 8004c72:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8004c74:	4a43      	ldr	r2, [pc, #268]	@ (8004d84 <HAL_ADC_MspInit+0x138>)
 8004c76:	6813      	ldr	r3, [r2, #0]
 8004c78:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8004c7a:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8004c7c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8004c7e:	d039      	beq.n	8004cf4 <HAL_ADC_MspInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c80:	4b41      	ldr	r3, [pc, #260]	@ (8004d88 <HAL_ADC_MspInit+0x13c>)
    HAL_GPIO_Init(Battery_Sense_In_GPIO_Port, &GPIO_InitStruct);
 8004c82:	4842      	ldr	r0, [pc, #264]	@ (8004d8c <HAL_ADC_MspInit+0x140>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c84:	695a      	ldr	r2, [r3, #20]
 8004c86:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8004c8a:	615a      	str	r2, [r3, #20]
 8004c8c:	695b      	ldr	r3, [r3, #20]
 8004c8e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004c92:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = Battery_Sense_In_Pin;
 8004c94:	2404      	movs	r4, #4
 8004c96:	2503      	movs	r5, #3
    HAL_GPIO_Init(Battery_Sense_In_GPIO_Port, &GPIO_InitStruct);
 8004c98:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = Battery_Sense_In_Pin;
 8004c9a:	e9cd 4506 	strd	r4, r5, [sp, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c9e:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(Battery_Sense_In_GPIO_Port, &GPIO_InitStruct);
 8004ca0:	f7fc ffa0 	bl	8001be4 <HAL_GPIO_Init>
}
 8004ca4:	b00c      	add	sp, #48	@ 0x30
 8004ca6:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8004ca8:	4a36      	ldr	r2, [pc, #216]	@ (8004d84 <HAL_ADC_MspInit+0x138>)
 8004caa:	6813      	ldr	r3, [r2, #0]
 8004cac:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8004cae:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8004cb0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8004cb2:	d014      	beq.n	8004cde <HAL_ADC_MspInit+0x92>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cb4:	4b34      	ldr	r3, [pc, #208]	@ (8004d88 <HAL_ADC_MspInit+0x13c>)
 8004cb6:	695a      	ldr	r2, [r3, #20]
 8004cb8:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004cbc:	615a      	str	r2, [r3, #20]
 8004cbe:	695b      	ldr	r3, [r3, #20]
 8004cc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cc4:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = Thermistor_Pin;
 8004cc6:	2404      	movs	r4, #4
 8004cc8:	2503      	movs	r5, #3
    HAL_GPIO_Init(Thermistor_GPIO_Port, &GPIO_InitStruct);
 8004cca:	a906      	add	r1, sp, #24
 8004ccc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = Thermistor_Pin;
 8004cd0:	e9cd 4506 	strd	r4, r5, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cd4:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(Thermistor_GPIO_Port, &GPIO_InitStruct);
 8004cd6:	f7fc ff85 	bl	8001be4 <HAL_GPIO_Init>
}
 8004cda:	b00c      	add	sp, #48	@ 0x30
 8004cdc:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 8004cde:	4b2a      	ldr	r3, [pc, #168]	@ (8004d88 <HAL_ADC_MspInit+0x13c>)
 8004ce0:	695a      	ldr	r2, [r3, #20]
 8004ce2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004ce6:	615a      	str	r2, [r3, #20]
 8004ce8:	695b      	ldr	r3, [r3, #20]
 8004cea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004cee:	9300      	str	r3, [sp, #0]
 8004cf0:	9b00      	ldr	r3, [sp, #0]
 8004cf2:	e7df      	b.n	8004cb4 <HAL_ADC_MspInit+0x68>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8004cf4:	4b24      	ldr	r3, [pc, #144]	@ (8004d88 <HAL_ADC_MspInit+0x13c>)
 8004cf6:	695a      	ldr	r2, [r3, #20]
 8004cf8:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004cfc:	615a      	str	r2, [r3, #20]
 8004cfe:	695b      	ldr	r3, [r3, #20]
 8004d00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d04:	9302      	str	r3, [sp, #8]
 8004d06:	9b02      	ldr	r3, [sp, #8]
 8004d08:	e7ba      	b.n	8004c80 <HAL_ADC_MspInit+0x34>
    __HAL_RCC_ADC34_CLK_ENABLE();
 8004d0a:	4b1f      	ldr	r3, [pc, #124]	@ (8004d88 <HAL_ADC_MspInit+0x13c>)
    hdma_adc4.Instance = DMA2_Channel2;
 8004d0c:	4e20      	ldr	r6, [pc, #128]	@ (8004d90 <HAL_ADC_MspInit+0x144>)
    __HAL_RCC_ADC34_CLK_ENABLE();
 8004d0e:	695a      	ldr	r2, [r3, #20]
 8004d10:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8004d14:	615a      	str	r2, [r3, #20]
 8004d16:	695a      	ldr	r2, [r3, #20]
 8004d18:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 8004d1c:	9204      	str	r2, [sp, #16]
 8004d1e:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d20:	695a      	ldr	r2, [r3, #20]
 8004d22:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004d26:	615a      	str	r2, [r3, #20]
 8004d28:	695b      	ldr	r3, [r3, #20]
 8004d2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d2e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = Rcv_Siganl_In_Pin;
 8004d30:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
    HAL_GPIO_Init(Rcv_Siganl_In_GPIO_Port, &GPIO_InitStruct);
 8004d34:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = Rcv_Siganl_In_Pin;
 8004d36:	2303      	movs	r3, #3
 8004d38:	4605      	mov	r5, r0
    HAL_GPIO_Init(Rcv_Siganl_In_GPIO_Port, &GPIO_InitStruct);
 8004d3a:	4816      	ldr	r0, [pc, #88]	@ (8004d94 <HAL_ADC_MspInit+0x148>)
    GPIO_InitStruct.Pin = Rcv_Siganl_In_Pin;
 8004d3c:	e9cd 2306 	strd	r2, r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d40:	9b05      	ldr	r3, [sp, #20]
    HAL_GPIO_Init(Rcv_Siganl_In_GPIO_Port, &GPIO_InitStruct);
 8004d42:	f7fc ff4f 	bl	8001be4 <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA2_Channel2;
 8004d46:	4b14      	ldr	r3, [pc, #80]	@ (8004d98 <HAL_ADC_MspInit+0x14c>)
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d48:	60b4      	str	r4, [r6, #8]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8004d4a:	2280      	movs	r2, #128	@ 0x80
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d4c:	e9c6 3400 	strd	r3, r4, [r6]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004d50:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004d54:	e9c6 2303 	strd	r2, r3, [r6, #12]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004d58:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004d5c:	2220      	movs	r2, #32
    hdma_adc4.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004d5e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8004d62:	4630      	mov	r0, r6
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004d64:	e9c6 1205 	strd	r1, r2, [r6, #20]
    hdma_adc4.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004d68:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8004d6a:	f7fc fd9f 	bl	80018ac <HAL_DMA_Init>
 8004d6e:	b910      	cbnz	r0, 8004d76 <HAL_ADC_MspInit+0x12a>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 8004d70:	63ae      	str	r6, [r5, #56]	@ 0x38
 8004d72:	6275      	str	r5, [r6, #36]	@ 0x24
}
 8004d74:	e77c      	b.n	8004c70 <HAL_ADC_MspInit+0x24>
      Error_Handler();
 8004d76:	f7ff ff4b 	bl	8004c10 <Error_Handler>
 8004d7a:	e7f9      	b.n	8004d70 <HAL_ADC_MspInit+0x124>
 8004d7c:	50000100 	.word	0x50000100
 8004d80:	50000500 	.word	0x50000500
 8004d84:	2000041c 	.word	0x2000041c
 8004d88:	40021000 	.word	0x40021000
 8004d8c:	48000800 	.word	0x48000800
 8004d90:	200002e8 	.word	0x200002e8
 8004d94:	48000400 	.word	0x48000400
 8004d98:	4002041c 	.word	0x4002041c
 8004d9c:	00000000 	.word	0x00000000

08004da0 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8004da0:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 8004da2:	4a1b      	ldr	r2, [pc, #108]	@ (8004e10 <HAL_DAC_MspInit+0x70>)
 8004da4:	6801      	ldr	r1, [r0, #0]
{
 8004da6:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004da8:	2300      	movs	r3, #0
  if(hdac->Instance==DAC1)
 8004daa:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dac:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004db0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004db4:	9306      	str	r3, [sp, #24]
  if(hdac->Instance==DAC1)
 8004db6:	d002      	beq.n	8004dbe <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8004db8:	b009      	add	sp, #36	@ 0x24
 8004dba:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004dbe:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004dc2:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004dc6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8004e08 <HAL_DAC_MspInit+0x68>
    __HAL_RCC_DAC1_CLK_ENABLE();
 8004dca:	69da      	ldr	r2, [r3, #28]
 8004dcc:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8004dd0:	61da      	str	r2, [r3, #28]
 8004dd2:	69da      	ldr	r2, [r3, #28]
 8004dd4:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 8004dd8:	9200      	str	r2, [sp, #0]
 8004dda:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ddc:	695a      	ldr	r2, [r3, #20]
 8004dde:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004de2:	615a      	str	r2, [r3, #20]
 8004de4:	695b      	ldr	r3, [r3, #20]
 8004de6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dea:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dec:	a902      	add	r1, sp, #8
 8004dee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004df2:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004df6:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004df8:	f7fc fef4 	bl	8001be4 <HAL_GPIO_Init>
}
 8004dfc:	b009      	add	sp, #36	@ 0x24
 8004dfe:	f85d fb04 	ldr.w	pc, [sp], #4
 8004e02:	bf00      	nop
 8004e04:	f3af 8000 	nop.w
 8004e08:	00000010 	.word	0x00000010
 8004e0c:	00000003 	.word	0x00000003
 8004e10:	40007400 	.word	0x40007400
 8004e14:	00000000 	.word	0x00000000

08004e18 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8004e18:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hopamp->Instance==OPAMP2)
 8004e1a:	6802      	ldr	r2, [r0, #0]
 8004e1c:	4934      	ldr	r1, [pc, #208]	@ (8004ef0 <HAL_OPAMP_MspInit+0xd8>)
{
 8004e1e:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e20:	2300      	movs	r3, #0
  if(hopamp->Instance==OPAMP2)
 8004e22:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e24:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004e28:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8004e2c:	9308      	str	r3, [sp, #32]
  if(hopamp->Instance==OPAMP2)
 8004e2e:	d008      	beq.n	8004e42 <HAL_OPAMP_MspInit+0x2a>

  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP3)
 8004e30:	4b30      	ldr	r3, [pc, #192]	@ (8004ef4 <HAL_OPAMP_MspInit+0xdc>)
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d01e      	beq.n	8004e74 <HAL_OPAMP_MspInit+0x5c>

  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }
  else if(hopamp->Instance==OPAMP4)
 8004e36:	4b30      	ldr	r3, [pc, #192]	@ (8004ef8 <HAL_OPAMP_MspInit+0xe0>)
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d033      	beq.n	8004ea4 <HAL_OPAMP_MspInit+0x8c>
  /* USER CODE BEGIN OPAMP4_MspInit 1 */

  /* USER CODE END OPAMP4_MspInit 1 */
  }

}
 8004e3c:	b00b      	add	sp, #44	@ 0x2c
 8004e3e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e42:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004e46:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004e4a:	ed9f 7b23 	vldr	d7, [pc, #140]	@ 8004ed8 <HAL_OPAMP_MspInit+0xc0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e4e:	695a      	ldr	r2, [r3, #20]
 8004e50:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004e54:	615a      	str	r2, [r3, #20]
 8004e56:	695b      	ldr	r3, [r3, #20]
 8004e58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e5c:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e5e:	a904      	add	r1, sp, #16
 8004e60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004e64:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e68:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e6a:	f7fc febb 	bl	8001be4 <HAL_GPIO_Init>
}
 8004e6e:	b00b      	add	sp, #44	@ 0x2c
 8004e70:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e74:	f503 3387 	add.w	r3, r3, #69120	@ 0x10e00
 8004e78:	f503 73e0 	add.w	r3, r3, #448	@ 0x1c0
 8004e7c:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e7e:	481f      	ldr	r0, [pc, #124]	@ (8004efc <HAL_OPAMP_MspInit+0xe4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e80:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004e84:	615a      	str	r2, [r3, #20]
 8004e86:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8004e88:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 8004ee0 <HAL_OPAMP_MspInit+0xc8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e8c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e90:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e92:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8004e94:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e98:	9b02      	ldr	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e9a:	f7fc fea3 	bl	8001be4 <HAL_GPIO_Init>
}
 8004e9e:	b00b      	add	sp, #44	@ 0x2c
 8004ea0:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ea4:	f503 3387 	add.w	r3, r3, #69120	@ 0x10e00
 8004ea8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004eac:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004eae:	4813      	ldr	r0, [pc, #76]	@ (8004efc <HAL_OPAMP_MspInit+0xe4>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004eb0:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004eb4:	615a      	str	r2, [r3, #20]
 8004eb6:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8004eb8:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8004ee8 <HAL_OPAMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ebc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004ec0:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ec2:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8004ec4:	ed8d 7b04 	vstr	d7, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ec8:	9b03      	ldr	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004eca:	f7fc fe8b 	bl	8001be4 <HAL_GPIO_Init>
}
 8004ece:	b00b      	add	sp, #44	@ 0x2c
 8004ed0:	f85d fb04 	ldr.w	pc, [sp], #4
 8004ed4:	f3af 8000 	nop.w
 8004ed8:	000000e0 	.word	0x000000e0
 8004edc:	00000003 	.word	0x00000003
 8004ee0:	00000007 	.word	0x00000007
 8004ee4:	00000003 	.word	0x00000003
 8004ee8:	00001c00 	.word	0x00001c00
 8004eec:	00000003 	.word	0x00000003
 8004ef0:	4001003c 	.word	0x4001003c
 8004ef4:	40010040 	.word	0x40010040
 8004ef8:	40010044 	.word	0x40010044
 8004efc:	48000400 	.word	0x48000400

08004f00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004f00:	b530      	push	{r4, r5, lr}
  if(htim_base->Instance==TIM2)
 8004f02:	6803      	ldr	r3, [r0, #0]
 8004f04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
{
 8004f08:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM2)
 8004f0a:	d022      	beq.n	8004f52 <HAL_TIM_Base_MspInit+0x52>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8004f0c:	4a2c      	ldr	r2, [pc, #176]	@ (8004fc0 <HAL_TIM_Base_MspInit+0xc0>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d007      	beq.n	8004f22 <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8004f12:	4a2c      	ldr	r2, [pc, #176]	@ (8004fc4 <HAL_TIM_Base_MspInit+0xc4>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d010      	beq.n	8004f3a <HAL_TIM_Base_MspInit+0x3a>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  else if(htim_base->Instance==TIM8)
 8004f18:	4a2b      	ldr	r2, [pc, #172]	@ (8004fc8 <HAL_TIM_Base_MspInit+0xc8>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d041      	beq.n	8004fa2 <HAL_TIM_Base_MspInit+0xa2>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004f1e:	b005      	add	sp, #20
 8004f20:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004f22:	4b2a      	ldr	r3, [pc, #168]	@ (8004fcc <HAL_TIM_Base_MspInit+0xcc>)
 8004f24:	69da      	ldr	r2, [r3, #28]
 8004f26:	f042 0202 	orr.w	r2, r2, #2
 8004f2a:	61da      	str	r2, [r3, #28]
 8004f2c:	69db      	ldr	r3, [r3, #28]
 8004f2e:	f003 0302 	and.w	r3, r3, #2
 8004f32:	9301      	str	r3, [sp, #4]
 8004f34:	9b01      	ldr	r3, [sp, #4]
}
 8004f36:	b005      	add	sp, #20
 8004f38:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004f3a:	4b24      	ldr	r3, [pc, #144]	@ (8004fcc <HAL_TIM_Base_MspInit+0xcc>)
 8004f3c:	69da      	ldr	r2, [r3, #28]
 8004f3e:	f042 0204 	orr.w	r2, r2, #4
 8004f42:	61da      	str	r2, [r3, #28]
 8004f44:	69db      	ldr	r3, [r3, #28]
 8004f46:	f003 0304 	and.w	r3, r3, #4
 8004f4a:	9302      	str	r3, [sp, #8]
 8004f4c:	9b02      	ldr	r3, [sp, #8]
}
 8004f4e:	b005      	add	sp, #20
 8004f50:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004f52:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    hdma_tim2_up.Instance = DMA1_Channel2;
 8004f56:	4d1e      	ldr	r5, [pc, #120]	@ (8004fd0 <HAL_TIM_Base_MspInit+0xd0>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004f58:	69da      	ldr	r2, [r3, #28]
    hdma_tim2_up.Instance = DMA1_Channel2;
 8004f5a:	491e      	ldr	r1, [pc, #120]	@ (8004fd4 <HAL_TIM_Base_MspInit+0xd4>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004f5c:	f042 0201 	orr.w	r2, r2, #1
 8004f60:	61da      	str	r2, [r3, #28]
 8004f62:	69db      	ldr	r3, [r3, #28]
    hdma_tim2_up.Instance = DMA1_Channel2;
 8004f64:	6029      	str	r1, [r5, #0]
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004f66:	f003 0301 	and.w	r3, r3, #1
 8004f6a:	9300      	str	r3, [sp, #0]
    hdma_tim2_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004f6c:	2110      	movs	r1, #16
    hdma_tim2_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	e9c5 1301 	strd	r1, r3, [r5, #4]
    hdma_tim2_up.Init.MemInc = DMA_MINC_ENABLE;
 8004f74:	2280      	movs	r2, #128	@ 0x80
    hdma_tim2_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004f76:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004f7a:	e9c5 2303 	strd	r2, r3, [r5, #12]
 8004f7e:	4604      	mov	r4, r0
    hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004f80:	f44f 6100 	mov.w	r1, #2048	@ 0x800
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004f84:	9800      	ldr	r0, [sp, #0]
    hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004f86:	2220      	movs	r2, #32
    hdma_tim2_up.Init.Priority = DMA_PRIORITY_HIGH;
 8004f88:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    if (HAL_DMA_Init(&hdma_tim2_up) != HAL_OK)
 8004f8c:	4628      	mov	r0, r5
    hdma_tim2_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004f8e:	e9c5 1205 	strd	r1, r2, [r5, #20]
    hdma_tim2_up.Init.Priority = DMA_PRIORITY_HIGH;
 8004f92:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_tim2_up) != HAL_OK)
 8004f94:	f7fc fc8a 	bl	80018ac <HAL_DMA_Init>
 8004f98:	b978      	cbnz	r0, 8004fba <HAL_TIM_Base_MspInit+0xba>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up);
 8004f9a:	6225      	str	r5, [r4, #32]
 8004f9c:	626c      	str	r4, [r5, #36]	@ 0x24
}
 8004f9e:	b005      	add	sp, #20
 8004fa0:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8004fcc <HAL_TIM_Base_MspInit+0xcc>)
 8004fa4:	699a      	ldr	r2, [r3, #24]
 8004fa6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004faa:	619a      	str	r2, [r3, #24]
 8004fac:	699b      	ldr	r3, [r3, #24]
 8004fae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fb2:	9303      	str	r3, [sp, #12]
 8004fb4:	9b03      	ldr	r3, [sp, #12]
}
 8004fb6:	b005      	add	sp, #20
 8004fb8:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 8004fba:	f7ff fe29 	bl	8004c10 <Error_Handler>
 8004fbe:	e7ec      	b.n	8004f9a <HAL_TIM_Base_MspInit+0x9a>
 8004fc0:	40000400 	.word	0x40000400
 8004fc4:	40000800 	.word	0x40000800
 8004fc8:	40013400 	.word	0x40013400
 8004fcc:	40021000 	.word	0x40021000
 8004fd0:	200000c4 	.word	0x200000c4
 8004fd4:	4002001c 	.word	0x4002001c

08004fd8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004fd8:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART1)
 8004fda:	4a1f      	ldr	r2, [pc, #124]	@ (8005058 <HAL_UART_MspInit+0x80>)
 8004fdc:	6801      	ldr	r1, [r0, #0]
{
 8004fde:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fe0:	2300      	movs	r3, #0
  if(huart->Instance==USART1)
 8004fe2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fe4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004fe8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004fec:	9306      	str	r3, [sp, #24]
  if(huart->Instance==USART1)
 8004fee:	d001      	beq.n	8004ff4 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8004ff0:	b008      	add	sp, #32
 8004ff2:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8004ff4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004ff8:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004ffc:	ed9f 7b14 	vldr	d7, [pc, #80]	@ 8005050 <HAL_UART_MspInit+0x78>
    __HAL_RCC_USART1_CLK_ENABLE();
 8005000:	699a      	ldr	r2, [r3, #24]
 8005002:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005006:	619a      	str	r2, [r3, #24]
 8005008:	699a      	ldr	r2, [r3, #24]
 800500a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800500e:	9200      	str	r2, [sp, #0]
 8005010:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005012:	695a      	ldr	r2, [r3, #20]
 8005014:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005018:	615a      	str	r2, [r3, #20]
 800501a:	695b      	ldr	r3, [r3, #20]
 800501c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005020:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005022:	2403      	movs	r4, #3
 8005024:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005026:	a902      	add	r1, sp, #8
 8005028:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800502c:	ed8d 7b02 	vstr	d7, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005030:	e9cd 4305 	strd	r4, r3, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005034:	9a01      	ldr	r2, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005036:	f7fc fdd5 	bl	8001be4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 3);
 800503a:	4622      	mov	r2, r4
 800503c:	4621      	mov	r1, r4
 800503e:	2025      	movs	r0, #37	@ 0x25
 8005040:	f7fc fb4a 	bl	80016d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005044:	2025      	movs	r0, #37	@ 0x25
 8005046:	f7fc fb8d 	bl	8001764 <HAL_NVIC_EnableIRQ>
}
 800504a:	b008      	add	sp, #32
 800504c:	bd10      	pop	{r4, pc}
 800504e:	bf00      	nop
 8005050:	00000600 	.word	0x00000600
 8005054:	00000002 	.word	0x00000002
 8005058:	40013800 	.word	0x40013800

0800505c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800505c:	f7fb bc2a 	b.w	80008b4 <HAL_IncTick>

08005060 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up);
 8005060:	4801      	ldr	r0, [pc, #4]	@ (8005068 <DMA1_Channel2_IRQHandler+0x8>)
 8005062:	f7fc bd75 	b.w	8001b50 <HAL_DMA_IRQHandler>
 8005066:	bf00      	nop
 8005068:	200000c4 	.word	0x200000c4

0800506c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800506c:	4801      	ldr	r0, [pc, #4]	@ (8005074 <USART1_IRQHandler+0x8>)
 800506e:	f7fe bdd5 	b.w	8003c1c <HAL_UART_IRQHandler>
 8005072:	bf00      	nop
 8005074:	2000003c 	.word	0x2000003c

08005078 <DMA2_Channel2_IRQHandler>:
void DMA2_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8005078:	4801      	ldr	r0, [pc, #4]	@ (8005080 <DMA2_Channel2_IRQHandler+0x8>)
 800507a:	f7fc bd69 	b.w	8001b50 <HAL_DMA_IRQHandler>
 800507e:	bf00      	nop
 8005080:	200002e8 	.word	0x200002e8

08005084 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005084:	4815      	ldr	r0, [pc, #84]	@ (80050dc <SystemInit+0x58>)
#endif

/* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8005086:	4b16      	ldr	r3, [pc, #88]	@ (80050e0 <SystemInit+0x5c>)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005088:	f8d0 1088 	ldr.w	r1, [r0, #136]	@ 0x88

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 800508c:	4a15      	ldr	r2, [pc, #84]	@ (80050e4 <SystemInit+0x60>)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800508e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
{
 8005092:	b410      	push	{r4}
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005094:	f8c0 1088 	str.w	r1, [r0, #136]	@ 0x88
  RCC->CR |= 0x00000001U;
 8005098:	6818      	ldr	r0, [r3, #0]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 800509a:	4913      	ldr	r1, [pc, #76]	@ (80050e8 <SystemInit+0x64>)
  RCC->CR |= 0x00000001U;
 800509c:	f040 0001 	orr.w	r0, r0, #1
 80050a0:	6018      	str	r0, [r3, #0]
  RCC->CFGR &= 0xF87FC00CU;
 80050a2:	685c      	ldr	r4, [r3, #4]
 80050a4:	4022      	ands	r2, r4
 80050a6:	605a      	str	r2, [r3, #4]
  RCC->CR &= 0xFEF6FFFFU;
 80050a8:	681a      	ldr	r2, [r3, #0]

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80050aa:	f85d 4b04 	ldr.w	r4, [sp], #4
  RCC->CR &= 0xFEF6FFFFU;
 80050ae:	f022 7284 	bic.w	r2, r2, #17301504	@ 0x1080000
 80050b2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80050b6:	601a      	str	r2, [r3, #0]
  RCC->CR &= 0xFFFBFFFFU;
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80050be:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= 0xFF80FFFFU;
 80050c0:	685a      	ldr	r2, [r3, #4]
 80050c2:	f422 02fe 	bic.w	r2, r2, #8323072	@ 0x7f0000
 80050c6:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80050c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050ca:	f022 020f 	bic.w	r2, r2, #15
 80050ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC->CFGR3 &= 0xFF00FCCCU;
 80050d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
  RCC->CIR = 0x00000000U;
 80050d2:	2000      	movs	r0, #0
  RCC->CFGR3 &= 0xFF00FCCCU;
 80050d4:	4011      	ands	r1, r2
 80050d6:	6319      	str	r1, [r3, #48]	@ 0x30
  RCC->CIR = 0x00000000U;
 80050d8:	6098      	str	r0, [r3, #8]
}
 80050da:	4770      	bx	lr
 80050dc:	e000ed00 	.word	0xe000ed00
 80050e0:	40021000 	.word	0x40021000
 80050e4:	f87fc00c 	.word	0xf87fc00c
 80050e8:	ff00fccc 	.word	0xff00fccc

080050ec <_ZN11IndexInfoTXC1EP20__UART_HandleTypeDef>:

#include "main.h"
#include "index_info_tx.h"

IndexInfoTX :: IndexInfoTX(UART_HandleTypeDef* p_huart) {
    this->p_huart = p_huart;
 80050ec:	6001      	str	r1, [r0, #0]
}
 80050ee:	4770      	bx	lr

080050f0 <_ZN11IndexInfoTX14transmit_err_1Eii>:
/*
Args:
 - buffer index
 - index prefix
*/
void IndexInfoTX :: transmit_err_1(int buf_idx, int pre_idx) {
 80050f0:	4603      	mov	r3, r0
    send_buf[0] = IdxInfoHeader::ERR_1;
    *((uint16_t*)(send_buf + 1)) = (uint16_t) buf_idx;
    *((uint16_t*)(send_buf + 3)) = (uint16_t) pre_idx;
    send_buf[5] = 0;
    send_buf[6] = 0;
	HAL_UART_Transmit_IT(p_huart, send_buf, IITX_PACKET_LEN);
 80050f2:	4684      	mov	ip, r0
    send_buf[0] = IdxInfoHeader::ERR_1;
 80050f4:	20f8      	movs	r0, #248	@ 0xf8
 80050f6:	7118      	strb	r0, [r3, #4]
    send_buf[5] = 0;
 80050f8:	2000      	movs	r0, #0
 80050fa:	f8a3 0009 	strh.w	r0, [r3, #9]
	HAL_UART_Transmit_IT(p_huart, send_buf, IITX_PACKET_LEN);
 80050fe:	f85c 0b04 	ldr.w	r0, [ip], #4
    *((uint16_t*)(send_buf + 1)) = (uint16_t) buf_idx;
 8005102:	f8a3 1005 	strh.w	r1, [r3, #5]
    *((uint16_t*)(send_buf + 3)) = (uint16_t) pre_idx;
 8005106:	f8a3 2007 	strh.w	r2, [r3, #7]
	HAL_UART_Transmit_IT(p_huart, send_buf, IITX_PACKET_LEN);
 800510a:	4661      	mov	r1, ip
 800510c:	2207      	movs	r2, #7
 800510e:	f7fe bd41 	b.w	8003b94 <HAL_UART_Transmit_IT>
 8005112:	bf00      	nop

08005114 <_ZN15MaxPeakDetectorC1EP19__ADC_HandleTypeDefP17TIM_HandleTypeDefP11IndexInfoTX>:
    search_threshold_reduction = 5; 
    search_window = 200;
    dead_zone_len = 4000;
    search_threshold = 2500;
*/
MaxPeakDetector :: MaxPeakDetector(ADC_HandleTypeDef* p_hadc, TIM_HandleTypeDef* p_htim, IndexInfoTX* p_index_info_tx) {
 8005114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005116:	460d      	mov	r5, r1
    this->p_hadc = p_hadc;
    this->p_htim = p_htim;
    this->p_index_info_tx = p_index_info_tx;

	//initialise search sub-state:
	search_sub_state = MPDSearchState::FIND_SIGNAL;
 8005118:	2100      	movs	r1, #0
 800511a:	e9c0 3102 	strd	r3, r1, [r0, #8]
    //initialise start index of adc buffer (start half way through DMA will start at beginning):
    cur_idx = BUF_LEN/2;

    //set default parameter values:
    min_aid = false;
    search_threshold_reduction = 5; 
 800511e:	f04f 33ff 	mov.w	r3, #4294967295
    this->p_htim = p_htim;
 8005122:	e9c0 5200 	strd	r5, r2, [r0]
    search_threshold_reduction = 5; 
 8005126:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
MaxPeakDetector :: MaxPeakDetector(ADC_HandleTypeDef* p_hadc, TIM_HandleTypeDef* p_htim, IndexInfoTX* p_index_info_tx) {
 800512a:	4616      	mov	r6, r2
    search_threshold_reduction = 5; 
 800512c:	2364      	movs	r3, #100	@ 0x64
 800512e:	2205      	movs	r2, #5
 8005130:	e9c0 110c 	strd	r1, r1, [r0, #48]	@ 0x30
 8005134:	e9c0 1110 	strd	r1, r1, [r0, #64]	@ 0x40
 8005138:	e9c0 1112 	strd	r1, r1, [r0, #72]	@ 0x48
 800513c:	e9c0 2305 	strd	r2, r3, [r0, #20]
    min_aid = false;
 8005140:	7401      	strb	r1, [r0, #16]
    search_threshold_reduction = 5; 
 8005142:	6241      	str	r1, [r0, #36]	@ 0x24
 8005144:	6381      	str	r1, [r0, #56]	@ 0x38
MaxPeakDetector :: MaxPeakDetector(ADC_HandleTypeDef* p_hadc, TIM_HandleTypeDef* p_htim, IndexInfoTX* p_index_info_tx) {
 8005146:	4604      	mov	r4, r0
    search_threshold_reduction = 5; 
 8005148:	f640 0334 	movw	r3, #2100	@ 0x834
 800514c:	f243 40bc 	movw	r0, #13500	@ 0x34bc
 8005150:	e9c4 0307 	strd	r0, r3, [r4, #28]
    window_count = 0;
    dead_zone_count = 0;

	//zero initialise the adc buffer:
	for (int i = 0; i < BUF_LEN; i++) {
		buf[i] = 0;
 8005154:	4f0b      	ldr	r7, [pc, #44]	@ (8005184 <_ZN15MaxPeakDetectorC1EP19__ADC_HandleTypeDefP17TIM_HandleTypeDefP11IndexInfoTX+0x70>)
    search_threshold_reduction = 5; 
 8005156:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800515a:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800515c:	f242 3328 	movw	r3, #9000	@ 0x2328
 8005160:	6523      	str	r3, [r4, #80]	@ 0x50
		buf[i] = 0;
 8005162:	f648 42a0 	movw	r2, #36000	@ 0x8ca0
 8005166:	4638      	mov	r0, r7
 8005168:	f000 fc0e 	bl	8005988 <memset>
	}

	//start ADC timer
	HAL_TIM_Base_Start(p_htim);
 800516c:	4630      	mov	r0, r6
 800516e:	f7fd ff1d 	bl	8002fac <HAL_TIM_Base_Start>
	// Start DMA
	HAL_ADC_Start_DMA(p_hadc, (uint32_t*)buf, BUF_LEN);
 8005172:	f244 6250 	movw	r2, #18000	@ 0x4650
 8005176:	4639      	mov	r1, r7
 8005178:	4628      	mov	r0, r5
 800517a:	f7fb fe97 	bl	8000eac <HAL_ADC_Start_DMA>
}
 800517e:	4620      	mov	r0, r4
 8005180:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005182:	bf00      	nop
 8005184:	20000424 	.word	0x20000424

08005188 <_ZN15MaxPeakDetector11search_loopEv>:
    last_peak_pfx = -1;
    return tmsp;
}


void MaxPeakDetector :: search_loop() {
 8005188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800518a:	4f4d      	ldr	r7, [pc, #308]	@ (80052c0 <_ZN15MaxPeakDetector11search_loopEv+0x138>)
 800518c:	4e4d      	ldr	r6, [pc, #308]	@ (80052c4 <_ZN15MaxPeakDetector11search_loopEv+0x13c>)
 800518e:	4604      	mov	r4, r0
    int peak_found = false;

	while (1) {
		cur_val = buf[cur_idx];

		switch (search_sub_state)
 8005190:	68e3      	ldr	r3, [r4, #12]
		cur_val = buf[cur_idx];
 8005192:	6d25      	ldr	r5, [r4, #80]	@ 0x50
		switch (search_sub_state)
 8005194:	2b01      	cmp	r3, #1
		cur_val = buf[cur_idx];
 8005196:	f837 2015 	ldrh.w	r2, [r7, r5, lsl #1]
		switch (search_sub_state)
 800519a:	d02f      	beq.n	80051fc <_ZN15MaxPeakDetector11search_loopEv+0x74>
 800519c:	2b02      	cmp	r3, #2
 800519e:	d01a      	beq.n	80051d6 <_ZN15MaxPeakDetector11search_loopEv+0x4e>
 80051a0:	b943      	cbnz	r3, 80051b4 <_ZN15MaxPeakDetector11search_loopEv+0x2c>
		{	
			case MPDSearchState::FIND_SIGNAL: //------------------------------------------------------------------
				if (cur_val > search_threshold) {
 80051a2:	6a23      	ldr	r3, [r4, #32]
 80051a4:	4293      	cmp	r3, r2
					search_sub_state = MPDSearchState::FIND_WINDOW_MAX;
 80051a6:	bfb8      	it	lt
 80051a8:	2301      	movlt	r3, #1
				}

				cur_idx += 3;
 80051aa:	f105 0503 	add.w	r5, r5, #3
					search_sub_state = MPDSearchState::FIND_WINDOW_MAX;
 80051ae:	bfb8      	it	lt
 80051b0:	60e3      	strlt	r3, [r4, #12]
				cur_idx += 3;
 80051b2:	6525      	str	r5, [r4, #80]	@ 0x50
		// conditions to escape search mode
        if (peak_found) { // we found a peak and need to terminate
            peak_found = false;
            global_state = MPDState::IDLE;
			break;
		} else if ((global_state == MPDState::PROC_BUF_1ST_HLF) && (cur_idx >= (BUF_LEN/2))) {
 80051b4:	6833      	ldr	r3, [r6, #0]
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d006      	beq.n	80051c8 <_ZN15MaxPeakDetector11search_loopEv+0x40>
			global_state = MPDState::IDLE;
			break;
		} else if (global_state == MPDState::PROC_BUF_2ND_HLF && (cur_idx >= (BUF_LEN))) {
 80051ba:	6833      	ldr	r3, [r6, #0]
 80051bc:	2b02      	cmp	r3, #2
 80051be:	d058      	beq.n	8005272 <_ZN15MaxPeakDetector11search_loopEv+0xea>
			global_state = MPDState::IDLE;
			cur_idx = 0;
			break;
		} else if (global_state == MPDState::ERROR_1) {
 80051c0:	6833      	ldr	r3, [r6, #0]
 80051c2:	2b03      	cmp	r3, #3
 80051c4:	d1e4      	bne.n	8005190 <_ZN15MaxPeakDetector11search_loopEv+0x8>
			break;
		} 
	} //while

}
 80051c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		} else if ((global_state == MPDState::PROC_BUF_1ST_HLF) && (cur_idx >= (BUF_LEN/2))) {
 80051c8:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 80051ca:	f242 3327 	movw	r3, #8999	@ 0x2327
 80051ce:	429a      	cmp	r2, r3
 80051d0:	dc6e      	bgt.n	80052b0 <_ZN15MaxPeakDetector11search_loopEv+0x128>
		} else if (global_state == MPDState::PROC_BUF_2ND_HLF && (cur_idx >= (BUF_LEN))) {
 80051d2:	6833      	ldr	r3, [r6, #0]
 80051d4:	e7f4      	b.n	80051c0 <_ZN15MaxPeakDetector11search_loopEv+0x38>
                if (dead_zone_len > 0) {
 80051d6:	69e3      	ldr	r3, [r4, #28]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	dd5d      	ble.n	8005298 <_ZN15MaxPeakDetector11search_loopEv+0x110>
                    cur_idx = (cur_idx + dead_zone_len) % BUF_LEN;
 80051dc:	4a3a      	ldr	r2, [pc, #232]	@ (80052c8 <_ZN15MaxPeakDetector11search_loopEv+0x140>)
 80051de:	441d      	add	r5, r3
 80051e0:	fb82 3205 	smull	r3, r2, r2, r5
 80051e4:	17eb      	asrs	r3, r5, #31
 80051e6:	ebc3 3362 	rsb	r3, r3, r2, asr #13
 80051ea:	f244 6250 	movw	r2, #18000	@ 0x4650
 80051ee:	fb02 5313 	mls	r3, r2, r3, r5
                search_sub_state = MPDSearchState::FIND_SIGNAL;
 80051f2:	2200      	movs	r2, #0
 80051f4:	6523      	str	r3, [r4, #80]	@ 0x50
 80051f6:	60e2      	str	r2, [r4, #12]
            global_state = MPDState::IDLE;
 80051f8:	6032      	str	r2, [r6, #0]
}
 80051fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				window_count++;
 80051fc:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
				if (window_count > search_window) { // window is complete
 80051fe:	69a1      	ldr	r1, [r4, #24]
                        last_peak_val = tentative_max_val;
 8005200:	6b20      	ldr	r0, [r4, #48]	@ 0x30
				window_count++;
 8005202:	3301      	adds	r3, #1
				if (window_count > search_window) { // window is complete
 8005204:	428b      	cmp	r3, r1
				window_count++;
 8005206:	64a3      	str	r3, [r4, #72]	@ 0x48
				if (window_count > search_window) { // window is complete
 8005208:	dd3c      	ble.n	8005284 <_ZN15MaxPeakDetector11search_loopEv+0xfc>
                    if (min_aid) {
 800520a:	7c23      	ldrb	r3, [r4, #16]
                        Timestamp max_tmsp(tentative_max_idx, tentative_max_pfx);
 800520c:	e9d4 e20d 	ldrd	lr, r2, [r4, #52]	@ 0x34
                    if (min_aid) {
 8005210:	b1ab      	cbz	r3, 800523e <_ZN15MaxPeakDetector11search_loopEv+0xb6>

/*
* Returns the total timestamp integer from the Timestamp object
*/
int Timestamp::get_total(void) {
    return idx + BUF_LEN*pfx;
 8005212:	e9d4 3110 	ldrd	r3, r1, [r4, #64]	@ 0x40
 8005216:	f244 6c50 	movw	ip, #18000	@ 0x4650
 800521a:	fb0c ee02 	mla	lr, ip, r2, lr
 800521e:	fb0c 3301 	mla	r3, ip, r1, r3
                        Timestamp average_tmsp = Timestamp::from_total((min_tmsp.get_total() + max_tmsp.get_total())/2);
 8005222:	4473      	add	r3, lr
 8005224:	eb03 73d3 	add.w	r3, r3, r3, lsr #31

/*
* Returns a timestamp object from the total timestamp integer
*/
Timestamp Timestamp::from_total(int total_timestamp) {
    return Timestamp(total_timestamp % BUF_LEN, total_timestamp / BUF_LEN);
 8005228:	4a27      	ldr	r2, [pc, #156]	@ (80052c8 <_ZN15MaxPeakDetector11search_loopEv+0x140>)
                        Timestamp average_tmsp = Timestamp::from_total((min_tmsp.get_total() + max_tmsp.get_total())/2);
 800522a:	1059      	asrs	r1, r3, #1
    return Timestamp(total_timestamp % BUF_LEN, total_timestamp / BUF_LEN);
 800522c:	fb82 e201 	smull	lr, r2, r2, r1
 8005230:	17db      	asrs	r3, r3, #31
 8005232:	ebc3 3e62 	rsb	lr, r3, r2, asr #13
 8005236:	fb0c 1e1e 	mls	lr, ip, lr, r1
 800523a:	ebc3 3262 	rsb	r2, r3, r2, asr #13
                        last_peak_pfx = average_tmsp.pfx;
 800523e:	e9c4 e20a 	strd	lr, r2, [r4, #40]	@ 0x28
                        last_peak_val = tentative_max_val;
 8005242:	6260      	str	r0, [r4, #36]	@ 0x24
                    search_threshold = last_peak_val * 0.85;
 8005244:	f7fb fa44 	bl	80006d0 <__aeabi_i2d>
 8005248:	a31b      	add	r3, pc, #108	@ (adr r3, 80052b8 <_ZN15MaxPeakDetector11search_loopEv+0x130>)
 800524a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800524e:	f7fa ffc3 	bl	80001d8 <__aeabi_dmul>
 8005252:	f7fb faa7 	bl	80007a4 <__aeabi_d2iz>
					tentative_max_val = 0;
 8005256:	2300      	movs	r3, #0
					tentative_max_idx = 0;
 8005258:	e9c4 330c 	strd	r3, r3, [r4, #48]	@ 0x30
					tentative_min_idx = 0;
 800525c:	e9c4 3310 	strd	r3, r3, [r4, #64]	@ 0x40
					tentative_max_pfx = 0;
 8005260:	63a3      	str	r3, [r4, #56]	@ 0x38
					window_count = 0;
 8005262:	64a3      	str	r3, [r4, #72]	@ 0x48
					search_sub_state = MPDSearchState::DEAD_ZONE;
 8005264:	2302      	movs	r3, #2
 8005266:	60e3      	str	r3, [r4, #12]
                    tentative_min_val = 4096;
 8005268:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
                    search_threshold = last_peak_val * 0.85;
 800526c:	6220      	str	r0, [r4, #32]
                    tentative_min_val = 4096;
 800526e:	63e3      	str	r3, [r4, #60]	@ 0x3c
					search_sub_state = MPDSearchState::DEAD_ZONE;
 8005270:	e00f      	b.n	8005292 <_ZN15MaxPeakDetector11search_loopEv+0x10a>
		} else if (global_state == MPDState::PROC_BUF_2ND_HLF && (cur_idx >= (BUF_LEN))) {
 8005272:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8005274:	f244 634f 	movw	r3, #17999	@ 0x464f
 8005278:	429a      	cmp	r2, r3
 800527a:	dda1      	ble.n	80051c0 <_ZN15MaxPeakDetector11search_loopEv+0x38>
			global_state = MPDState::IDLE;
 800527c:	2300      	movs	r3, #0
 800527e:	6033      	str	r3, [r6, #0]
			cur_idx = 0;
 8005280:	6523      	str	r3, [r4, #80]	@ 0x50
}
 8005282:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				} else if (cur_val > tentative_max_val) { //new max
 8005284:	4282      	cmp	r2, r0
 8005286:	dd0a      	ble.n	800529e <_ZN15MaxPeakDetector11search_loopEv+0x116>
					tentative_max_pfx = cur_pfx;
 8005288:	4b10      	ldr	r3, [pc, #64]	@ (80052cc <_ZN15MaxPeakDetector11search_loopEv+0x144>)
					tentative_max_val = cur_val;
 800528a:	6322      	str	r2, [r4, #48]	@ 0x30
					tentative_max_pfx = cur_pfx;
 800528c:	681b      	ldr	r3, [r3, #0]
					tentative_max_idx = cur_idx;
 800528e:	6365      	str	r5, [r4, #52]	@ 0x34
					tentative_max_pfx = cur_pfx;
 8005290:	63a3      	str	r3, [r4, #56]	@ 0x38
				cur_idx++;
 8005292:	3501      	adds	r5, #1
 8005294:	6525      	str	r5, [r4, #80]	@ 0x50
				break;
 8005296:	e78d      	b.n	80051b4 <_ZN15MaxPeakDetector11search_loopEv+0x2c>
                    cur_idx = BUF_LEN;
 8005298:	f244 6350 	movw	r3, #18000	@ 0x4650
 800529c:	e7a9      	b.n	80051f2 <_ZN15MaxPeakDetector11search_loopEv+0x6a>
				} else if (cur_val < tentative_min_val) { //new min
 800529e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80052a0:	4293      	cmp	r3, r2
 80052a2:	ddf6      	ble.n	8005292 <_ZN15MaxPeakDetector11search_loopEv+0x10a>
					tentative_min_pfx = cur_pfx;
 80052a4:	4b09      	ldr	r3, [pc, #36]	@ (80052cc <_ZN15MaxPeakDetector11search_loopEv+0x144>)
                    tentative_min_val = cur_val;
 80052a6:	63e2      	str	r2, [r4, #60]	@ 0x3c
					tentative_min_pfx = cur_pfx;
 80052a8:	681b      	ldr	r3, [r3, #0]
					tentative_min_idx = cur_idx;
 80052aa:	6425      	str	r5, [r4, #64]	@ 0x40
					tentative_min_pfx = cur_pfx;
 80052ac:	6463      	str	r3, [r4, #68]	@ 0x44
 80052ae:	e7f0      	b.n	8005292 <_ZN15MaxPeakDetector11search_loopEv+0x10a>
			global_state = MPDState::IDLE;
 80052b0:	2300      	movs	r3, #0
 80052b2:	6033      	str	r3, [r6, #0]
}
 80052b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052b6:	bf00      	nop
 80052b8:	33333333 	.word	0x33333333
 80052bc:	3feb3333 	.word	0x3feb3333
 80052c0:	20000424 	.word	0x20000424
 80052c4:	2000000c 	.word	0x2000000c
 80052c8:	7482296b 	.word	0x7482296b
 80052cc:	20000420 	.word	0x20000420

080052d0 <_ZN15MaxPeakDetector11detect_peakEv>:
Timestamp MaxPeakDetector :: detect_peak() {
 80052d0:	b570      	push	{r4, r5, r6, lr}
    switch (global_state)
 80052d2:	4d29      	ldr	r5, [pc, #164]	@ (8005378 <_ZN15MaxPeakDetector11detect_peakEv+0xa8>)
 80052d4:	682b      	ldr	r3, [r5, #0]
 80052d6:	2b02      	cmp	r3, #2
Timestamp MaxPeakDetector :: detect_peak() {
 80052d8:	4606      	mov	r6, r0
 80052da:	460c      	mov	r4, r1
    switch (global_state)
 80052dc:	d039      	beq.n	8005352 <_ZN15MaxPeakDetector11detect_peakEv+0x82>
 80052de:	2b03      	cmp	r3, #3
 80052e0:	d012      	beq.n	8005308 <_ZN15MaxPeakDetector11detect_peakEv+0x38>
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d13d      	bne.n	8005362 <_ZN15MaxPeakDetector11detect_peakEv+0x92>
            if (cur_idx < BUF_LEN/2) {
 80052e6:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 80052e8:	f242 3327 	movw	r3, #8999	@ 0x2327
 80052ec:	429a      	cmp	r2, r3
 80052ee:	dd35      	ble.n	800535c <_ZN15MaxPeakDetector11detect_peakEv+0x8c>
    Timestamp tmsp(last_peak_idx, last_peak_pfx);
 80052f0:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80052f2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
                global_state = MPDState::IDLE;
 80052f4:	2300      	movs	r3, #0
 80052f6:	602b      	str	r3, [r5, #0]
    last_peak_idx = -1;
 80052f8:	f04f 33ff 	mov.w	r3, #4294967295
    this->idx = idx;
 80052fc:	e9c6 2100 	strd	r2, r1, [r6]
    last_peak_idx = -1;
 8005300:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
}
 8005304:	4630      	mov	r0, r6
 8005306:	bd70      	pop	{r4, r5, r6, pc}
    (*p_index_info_tx).transmit_err_1(cur_idx, cur_pfx); //send error notification
 8005308:	4b1c      	ldr	r3, [pc, #112]	@ (800537c <_ZN15MaxPeakDetector11detect_peakEv+0xac>)
 800530a:	68a0      	ldr	r0, [r4, #8]
 800530c:	681a      	ldr	r2, [r3, #0]
 800530e:	6d09      	ldr	r1, [r1, #80]	@ 0x50
 8005310:	f7ff feee 	bl	80050f0 <_ZN11IndexInfoTX14transmit_err_1Eii>
    if (cur_idx > BUF_LEN/2) {
 8005314:	6d21      	ldr	r1, [r4, #80]	@ 0x50
	global_state = MPDState::IDLE; // then skip this half buffer and try on the next
 8005316:	2300      	movs	r3, #0
    if (cur_idx > BUF_LEN/2) {
 8005318:	f242 3228 	movw	r2, #9000	@ 0x2328
        cur_idx = BUF_LEN/2;
 800531c:	4291      	cmp	r1, r2
 800531e:	bfd8      	it	le
 8005320:	461a      	movle	r2, r3
 8005322:	6522      	str	r2, [r4, #80]	@ 0x50
    tentative_min_val = 4096;
 8005324:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
}
 8005328:	f04f 32ff 	mov.w	r2, #4294967295
    tentative_min_val = 4096;
 800532c:	e9c4 310e 	strd	r3, r1, [r4, #56]	@ 0x38
    tentative_max_idx = 0;
 8005330:	e9c4 330c 	strd	r3, r3, [r4, #48]	@ 0x30
    tentative_min_pfx = 0;
 8005334:	e9c4 3310 	strd	r3, r3, [r4, #64]	@ 0x40
    dead_zone_count = 0;
 8005338:	e9c4 3312 	strd	r3, r3, [r4, #72]	@ 0x48
	global_state = MPDState::IDLE; // then skip this half buffer and try on the next
 800533c:	602b      	str	r3, [r5, #0]
	search_sub_state = MPDSearchState::FIND_SIGNAL;
 800533e:	60e3      	str	r3, [r4, #12]
}
 8005340:	4611      	mov	r1, r2
    last_peak_idx = -1;
 8005342:	f04f 33ff 	mov.w	r3, #4294967295
    this->idx = idx;
 8005346:	e9c6 2100 	strd	r2, r1, [r6]
    last_peak_idx = -1;
 800534a:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
}
 800534e:	4630      	mov	r0, r6
 8005350:	bd70      	pop	{r4, r5, r6, pc}
            if (cur_idx >= BUF_LEN/2) {
 8005352:	6d0a      	ldr	r2, [r1, #80]	@ 0x50
 8005354:	f242 3327 	movw	r3, #8999	@ 0x2327
 8005358:	429a      	cmp	r2, r3
 800535a:	ddc9      	ble.n	80052f0 <_ZN15MaxPeakDetector11detect_peakEv+0x20>
                search_loop();
 800535c:	4620      	mov	r0, r4
 800535e:	f7ff ff13 	bl	8005188 <_ZN15MaxPeakDetector11search_loopEv>
    Timestamp tmsp(last_peak_idx, last_peak_pfx);
 8005362:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	@ 0x28
    last_peak_idx = -1;
 8005366:	f04f 33ff 	mov.w	r3, #4294967295
    this->idx = idx;
 800536a:	e9c6 2100 	strd	r2, r1, [r6]
    last_peak_idx = -1;
 800536e:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
}
 8005372:	4630      	mov	r0, r6
 8005374:	bd70      	pop	{r4, r5, r6, pc}
 8005376:	bf00      	nop
 8005378:	2000000c 	.word	0x2000000c
 800537c:	20000420 	.word	0x20000420

08005380 <HAL_ADC_ConvHalfCpltCallback>:
    MaxPeakDetector::cur_pfx = (MaxPeakDetector::cur_pfx + 1)%(0x8000); //roll-over after 0x7FFF to fit packet needs
 8005380:	490c      	ldr	r1, [pc, #48]	@ (80053b4 <HAL_ADC_ConvHalfCpltCallback+0x34>)
		switch (MaxPeakDetector::global_state)
 8005382:	480d      	ldr	r0, [pc, #52]	@ (80053b8 <HAL_ADC_ConvHalfCpltCallback+0x38>)
    MaxPeakDetector::cur_pfx = (MaxPeakDetector::cur_pfx + 1)%(0x8000); //roll-over after 0x7FFF to fit packet needs
 8005384:	680b      	ldr	r3, [r1, #0]
 8005386:	3301      	adds	r3, #1
 8005388:	425a      	negs	r2, r3
 800538a:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800538e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005392:	bf58      	it	pl
 8005394:	4253      	negpl	r3, r2
 8005396:	600b      	str	r3, [r1, #0]
		switch (MaxPeakDetector::global_state)
 8005398:	6803      	ldr	r3, [r0, #0]
 800539a:	2b01      	cmp	r3, #1
 800539c:	d003      	beq.n	80053a6 <HAL_ADC_ConvHalfCpltCallback+0x26>
 800539e:	2b02      	cmp	r3, #2
 80053a0:	d001      	beq.n	80053a6 <HAL_ADC_ConvHalfCpltCallback+0x26>
 80053a2:	b11b      	cbz	r3, 80053ac <HAL_ADC_ConvHalfCpltCallback+0x2c>
 80053a4:	4770      	bx	lr
				MaxPeakDetector::global_state = MPDState::ERROR_1;
 80053a6:	2303      	movs	r3, #3
 80053a8:	6003      	str	r3, [r0, #0]
				break;
 80053aa:	4770      	bx	lr
				MaxPeakDetector::global_state = MPDState::PROC_BUF_1ST_HLF;
 80053ac:	2301      	movs	r3, #1
 80053ae:	6003      	str	r3, [r0, #0]
}
 80053b0:	4770      	bx	lr
 80053b2:	bf00      	nop
 80053b4:	20000420 	.word	0x20000420
 80053b8:	2000000c 	.word	0x2000000c

080053bc <HAL_ADC_ConvCpltCallback>:
		switch (MaxPeakDetector::global_state)
 80053bc:	4a06      	ldr	r2, [pc, #24]	@ (80053d8 <HAL_ADC_ConvCpltCallback+0x1c>)
 80053be:	6813      	ldr	r3, [r2, #0]
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d003      	beq.n	80053cc <HAL_ADC_ConvCpltCallback+0x10>
 80053c4:	2b02      	cmp	r3, #2
 80053c6:	d001      	beq.n	80053cc <HAL_ADC_ConvCpltCallback+0x10>
 80053c8:	b11b      	cbz	r3, 80053d2 <HAL_ADC_ConvCpltCallback+0x16>
 80053ca:	4770      	bx	lr
				MaxPeakDetector::global_state = MPDState::ERROR_1;
 80053cc:	2303      	movs	r3, #3
 80053ce:	6013      	str	r3, [r2, #0]
				break;
 80053d0:	4770      	bx	lr
				MaxPeakDetector::global_state = MPDState::PROC_BUF_2ND_HLF;
 80053d2:	2302      	movs	r3, #2
 80053d4:	6013      	str	r3, [r2, #0]
}
 80053d6:	4770      	bx	lr
 80053d8:	2000000c 	.word	0x2000000c

080053dc <_ZN13PGA_cascade_2C1EP19OPAMP_HandleTypeDefS1_>:



PGA_cascade_2::PGA_cascade_2(OPAMP_HandleTypeDef* p_opamp_1, OPAMP_HandleTypeDef* p_opamp_2) {
    pga1.p_hopamp = p_opamp_1;
    pga2.p_hopamp = p_opamp_2;
 80053dc:	e9c0 1200 	strd	r1, r2, [r0]
}
 80053e0:	4770      	bx	lr
 80053e2:	bf00      	nop

080053e4 <_ZN13PGA_cascade_27setGainEi>:
   8   |   256

Indexes not in [2,8] will be ignored.
*/
void PGA_cascade_2::setGain(int index) {
    switch (index)
 80053e4:	3902      	subs	r1, #2
 80053e6:	2906      	cmp	r1, #6
 80053e8:	d819      	bhi.n	800541e <_ZN13PGA_cascade_27setGainEi+0x3a>
 80053ea:	e8df f001 	tbb	[pc, r1]
 80053ee:	2e19      	.short	0x2e19
 80053f0:	705b4f3a 	.word	0x705b4f3a
 80053f4:	04          	.byte	0x04
 80053f5:	00          	.byte	0x00
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 80053f6:	e9d0 2300 	ldrd	r2, r3, [r0]
 80053fa:	6812      	ldr	r2, [r2, #0]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	6811      	ldr	r1, [r2, #0]
 8005400:	f441 3170 	orr.w	r1, r1, #245760	@ 0x3c000
 8005404:	6011      	str	r1, [r2, #0]
	    p_hopamp->Instance->CSR &= MY_GAIN_16;
 8005406:	6811      	ldr	r1, [r2, #0]
 8005408:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 800540c:	6011      	str	r1, [r2, #0]
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 800540e:	681a      	ldr	r2, [r3, #0]
 8005410:	f442 3270 	orr.w	r2, r2, #245760	@ 0x3c000
 8005414:	601a      	str	r2, [r3, #0]
	    p_hopamp->Instance->CSR &= MY_GAIN_16;
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 800541c:	601a      	str	r2, [r3, #0]
        break;
    
    default:
        break;
    }
}
 800541e:	4770      	bx	lr
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 8005420:	e9d0 2300 	ldrd	r2, r3, [r0]
 8005424:	6812      	ldr	r2, [r2, #0]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	6811      	ldr	r1, [r2, #0]
 800542a:	f441 3170 	orr.w	r1, r1, #245760	@ 0x3c000
 800542e:	6011      	str	r1, [r2, #0]
	    p_hopamp->Instance->CSR &= MY_GAIN_2;
 8005430:	6811      	ldr	r1, [r2, #0]
 8005432:	f421 3170 	bic.w	r1, r1, #245760	@ 0x3c000
	    p_hopamp->Instance->CSR &= MY_GAIN_4;
 8005436:	6011      	str	r1, [r2, #0]
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	f442 3270 	orr.w	r2, r2, #245760	@ 0x3c000
 800543e:	601a      	str	r2, [r3, #0]
	    p_hopamp->Instance->CSR &= MY_GAIN_2;
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	f422 3270 	bic.w	r2, r2, #245760	@ 0x3c000
 8005446:	601a      	str	r2, [r3, #0]
        break;
 8005448:	4770      	bx	lr
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 800544a:	e9d0 2300 	ldrd	r2, r3, [r0]
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 800544e:	6812      	ldr	r2, [r2, #0]
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 8005450:	681b      	ldr	r3, [r3, #0]
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 8005452:	6811      	ldr	r1, [r2, #0]
 8005454:	f441 3170 	orr.w	r1, r1, #245760	@ 0x3c000
 8005458:	6011      	str	r1, [r2, #0]
	    p_hopamp->Instance->CSR &= MY_GAIN_4;
 800545a:	6811      	ldr	r1, [r2, #0]
 800545c:	f421 3160 	bic.w	r1, r1, #229376	@ 0x38000
 8005460:	e7e9      	b.n	8005436 <_ZN13PGA_cascade_27setGainEi+0x52>
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 8005462:	e9d0 2300 	ldrd	r2, r3, [r0]
 8005466:	6812      	ldr	r2, [r2, #0]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	6811      	ldr	r1, [r2, #0]
 800546c:	f441 3170 	orr.w	r1, r1, #245760	@ 0x3c000
 8005470:	6011      	str	r1, [r2, #0]
	    p_hopamp->Instance->CSR &= MY_GAIN_4;
 8005472:	6811      	ldr	r1, [r2, #0]
 8005474:	f421 3160 	bic.w	r1, r1, #229376	@ 0x38000
	    p_hopamp->Instance->CSR &= MY_GAIN_8;
 8005478:	6011      	str	r1, [r2, #0]
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 800547a:	681a      	ldr	r2, [r3, #0]
 800547c:	f442 3270 	orr.w	r2, r2, #245760	@ 0x3c000
 8005480:	601a      	str	r2, [r3, #0]
	    p_hopamp->Instance->CSR &= MY_GAIN_4;
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	f422 3260 	bic.w	r2, r2, #229376	@ 0x38000
 8005488:	601a      	str	r2, [r3, #0]
        break;
 800548a:	4770      	bx	lr
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 800548c:	e9d0 2300 	ldrd	r2, r3, [r0]
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 8005490:	6812      	ldr	r2, [r2, #0]
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 8005492:	681b      	ldr	r3, [r3, #0]
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 8005494:	6811      	ldr	r1, [r2, #0]
 8005496:	f441 3170 	orr.w	r1, r1, #245760	@ 0x3c000
 800549a:	6011      	str	r1, [r2, #0]
	    p_hopamp->Instance->CSR &= MY_GAIN_8;
 800549c:	6811      	ldr	r1, [r2, #0]
 800549e:	f421 3150 	bic.w	r1, r1, #212992	@ 0x34000
 80054a2:	e7e9      	b.n	8005478 <_ZN13PGA_cascade_27setGainEi+0x94>
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 80054a4:	e9d0 2300 	ldrd	r2, r3, [r0]
 80054a8:	6812      	ldr	r2, [r2, #0]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	6811      	ldr	r1, [r2, #0]
 80054ae:	f441 3170 	orr.w	r1, r1, #245760	@ 0x3c000
 80054b2:	6011      	str	r1, [r2, #0]
	    p_hopamp->Instance->CSR &= MY_GAIN_8;
 80054b4:	6811      	ldr	r1, [r2, #0]
 80054b6:	f421 3150 	bic.w	r1, r1, #212992	@ 0x34000
	    p_hopamp->Instance->CSR &= MY_GAIN_16;
 80054ba:	6011      	str	r1, [r2, #0]
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	f442 3270 	orr.w	r2, r2, #245760	@ 0x3c000
 80054c2:	601a      	str	r2, [r3, #0]
	    p_hopamp->Instance->CSR &= MY_GAIN_8;
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	f422 3250 	bic.w	r2, r2, #212992	@ 0x34000
 80054ca:	601a      	str	r2, [r3, #0]
        break;
 80054cc:	4770      	bx	lr
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 80054ce:	e9d0 2300 	ldrd	r2, r3, [r0]
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 80054d2:	6812      	ldr	r2, [r2, #0]
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 80054d4:	681b      	ldr	r3, [r3, #0]
        p_hopamp->Instance->CSR |= MY_GAIN_MASK;
 80054d6:	6811      	ldr	r1, [r2, #0]
 80054d8:	f441 3170 	orr.w	r1, r1, #245760	@ 0x3c000
 80054dc:	6011      	str	r1, [r2, #0]
	    p_hopamp->Instance->CSR &= MY_GAIN_16;
 80054de:	6811      	ldr	r1, [r2, #0]
 80054e0:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 80054e4:	e7e9      	b.n	80054ba <_ZN13PGA_cascade_27setGainEi+0xd6>
 80054e6:	bf00      	nop

080054e8 <_Z27first_half_written_callbackP19__DMA_HandleTypeDef>:




void first_half_written_callback(DMA_HandleTypeDef *hdma) {
    if (PingOut::debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);} 
 80054e8:	4b24      	ldr	r3, [pc, #144]	@ (800557c <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0x94>)
 80054ea:	781b      	ldrb	r3, [r3, #0]
void first_half_written_callback(DMA_HandleTypeDef *hdma) {
 80054ec:	b510      	push	{r4, lr}
    if (PingOut::debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);} 
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d13d      	bne.n	800556e <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0x86>
    PingOut::cur_out_pfx = (PingOut::cur_out_pfx + 1)%(0x8000); //roll-over after 0x7FFF to match peak detector
 80054f2:	4a23      	ldr	r2, [pc, #140]	@ (8005580 <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0x98>)
    PingOut::po_state = POState::FIRST_HLF_FREE;
 80054f4:	4823      	ldr	r0, [pc, #140]	@ (8005584 <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0x9c>)
    PingOut::cur_out_pfx = (PingOut::cur_out_pfx + 1)%(0x8000); //roll-over after 0x7FFF to match peak detector
 80054f6:	6813      	ldr	r3, [r2, #0]
 80054f8:	3301      	adds	r3, #1
 80054fa:	4259      	negs	r1, r3
 80054fc:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8005500:	f3c3 030e 	ubfx	r3, r3, #0, #15
    PingOut::po_state = POState::FIRST_HLF_FREE;
 8005504:	f04f 0400 	mov.w	r4, #0
    PingOut::cur_out_pfx = (PingOut::cur_out_pfx + 1)%(0x8000); //roll-over after 0x7FFF to match peak detector
 8005508:	bf58      	it	pl
 800550a:	424b      	negpl	r3, r1
    if (PingOut::time_to_clear < 2) {
 800550c:	491e      	ldr	r1, [pc, #120]	@ (8005588 <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0xa0>)
    PingOut::cur_out_pfx = (PingOut::cur_out_pfx + 1)%(0x8000); //roll-over after 0x7FFF to match peak detector
 800550e:	6013      	str	r3, [r2, #0]
    PingOut::po_state = POState::FIRST_HLF_FREE;
 8005510:	6004      	str	r4, [r0, #0]
    if (PingOut::time_to_clear < 2) {
 8005512:	680b      	ldr	r3, [r1, #0]
 8005514:	2b01      	cmp	r3, #1
 8005516:	dc02      	bgt.n	800551e <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0x36>
        PingOut::time_to_clear++;
 8005518:	680b      	ldr	r3, [r1, #0]
 800551a:	3301      	adds	r3, #1
 800551c:	600b      	str	r3, [r1, #0]
    }
    
    //periodic scheduling
    if ((PingOut::cur_out_pfx%PingOut::schedule_period) == 0)
 800551e:	491b      	ldr	r1, [pc, #108]	@ (800558c <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0xa4>)
 8005520:	6813      	ldr	r3, [r2, #0]
 8005522:	680a      	ldr	r2, [r1, #0]
 8005524:	fb93 f1f2 	sdiv	r1, r3, r2
 8005528:	fb02 3311 	mls	r3, r2, r1, r3
 800552c:	b913      	cbnz	r3, 8005534 <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0x4c>
    {
        PingOut::time_to_schedule_period = true;
 800552e:	4b18      	ldr	r3, [pc, #96]	@ (8005590 <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0xa8>)
 8005530:	2201      	movs	r2, #1
 8005532:	701a      	strb	r2, [r3, #0]
    }
    
    //datapacket impulses scheduling
    if(PingOut::datapacket_index>-1 && PingOut::datapacket_index<14){
 8005534:	4b17      	ldr	r3, [pc, #92]	@ (8005594 <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0xac>)
 8005536:	781a      	ldrb	r2, [r3, #0]
 8005538:	781a      	ldrb	r2, [r3, #0]
 800553a:	2a0d      	cmp	r2, #13
    	if(PingOut::datapacket_index==0) {
 800553c:	781a      	ldrb	r2, [r3, #0]
    if(PingOut::datapacket_index>-1 && PingOut::datapacket_index<14){
 800553e:	d808      	bhi.n	8005552 <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0x6a>
    	if(PingOut::datapacket_index==0) {
 8005540:	b97a      	cbnz	r2, 8005562 <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0x7a>
			PingOut::time_to_schedule_databit = true;
		}
		else if (PingOut::codeword[PingOut::datapacket_index]){
			PingOut::time_to_schedule_databit = true;
 8005542:	4a15      	ldr	r2, [pc, #84]	@ (8005598 <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0xb0>)
 8005544:	2101      	movs	r1, #1
 8005546:	7011      	strb	r1, [r2, #0]
		}
    	PingOut::datapacket_index+=1;
 8005548:	781a      	ldrb	r2, [r3, #0]
 800554a:	3201      	adds	r2, #1
 800554c:	b2d2      	uxtb	r2, r2
 800554e:	701a      	strb	r2, [r3, #0]
    }
	else if(PingOut::datapacket_index==14){
		PingOut::time_to_schedule_databit = true;
		PingOut::datapacket_index=-1;
	}
}
 8005550:	bd10      	pop	{r4, pc}
	else if(PingOut::datapacket_index==14){
 8005552:	2a0e      	cmp	r2, #14
 8005554:	d1fc      	bne.n	8005550 <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0x68>
		PingOut::time_to_schedule_databit = true;
 8005556:	4910      	ldr	r1, [pc, #64]	@ (8005598 <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0xb0>)
 8005558:	2001      	movs	r0, #1
		PingOut::datapacket_index=-1;
 800555a:	22ff      	movs	r2, #255	@ 0xff
		PingOut::time_to_schedule_databit = true;
 800555c:	7008      	strb	r0, [r1, #0]
		PingOut::datapacket_index=-1;
 800555e:	701a      	strb	r2, [r3, #0]
}
 8005560:	bd10      	pop	{r4, pc}
		else if (PingOut::codeword[PingOut::datapacket_index]){
 8005562:	781a      	ldrb	r2, [r3, #0]
 8005564:	490d      	ldr	r1, [pc, #52]	@ (800559c <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0xb4>)
 8005566:	5c8a      	ldrb	r2, [r1, r2]
 8005568:	2a00      	cmp	r2, #0
 800556a:	d0ed      	beq.n	8005548 <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0x60>
 800556c:	e7e9      	b.n	8005542 <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0x5a>
    if (PingOut::debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);} 
 800556e:	480c      	ldr	r0, [pc, #48]	@ (80055a0 <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0xb8>)
 8005570:	2201      	movs	r2, #1
 8005572:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005576:	f7fc fcdf 	bl	8001f38 <HAL_GPIO_WritePin>
 800557a:	e7ba      	b.n	80054f2 <_Z27first_half_written_callbackP19__DMA_HandleTypeDef+0xa>
 800557c:	200090c4 	.word	0x200090c4
 8005580:	200090dc 	.word	0x200090dc
 8005584:	20000018 	.word	0x20000018
 8005588:	20000014 	.word	0x20000014
 800558c:	200090d8 	.word	0x200090d8
 8005590:	200090c6 	.word	0x200090c6
 8005594:	20000010 	.word	0x20000010
 8005598:	200090c5 	.word	0x200090c5
 800559c:	200090c8 	.word	0x200090c8
 80055a0:	48000800 	.word	0x48000800

080055a4 <_Z27secnd_half_written_callbackP19__DMA_HandleTypeDef>:

void secnd_half_written_callback(DMA_HandleTypeDef *hdma) {
 80055a4:	b508      	push	{r3, lr}
    if (PingOut::debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);} 
 80055a6:	4b0b      	ldr	r3, [pc, #44]	@ (80055d4 <_Z27secnd_half_written_callbackP19__DMA_HandleTypeDef+0x30>)
 80055a8:	781b      	ldrb	r3, [r3, #0]
 80055aa:	b95b      	cbnz	r3, 80055c4 <_Z27secnd_half_written_callbackP19__DMA_HandleTypeDef+0x20>
    PingOut::po_state = POState::SECND_HLF_FREE;
 80055ac:	4a0a      	ldr	r2, [pc, #40]	@ (80055d8 <_Z27secnd_half_written_callbackP19__DMA_HandleTypeDef+0x34>)
    if (PingOut::time_to_clear < 2) {
 80055ae:	4b0b      	ldr	r3, [pc, #44]	@ (80055dc <_Z27secnd_half_written_callbackP19__DMA_HandleTypeDef+0x38>)
    PingOut::po_state = POState::SECND_HLF_FREE;
 80055b0:	2101      	movs	r1, #1
 80055b2:	6011      	str	r1, [r2, #0]
    if (PingOut::time_to_clear < 2) {
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	428a      	cmp	r2, r1
 80055b8:	dd00      	ble.n	80055bc <_Z27secnd_half_written_callbackP19__DMA_HandleTypeDef+0x18>
        PingOut::time_to_clear++;
    }
    
}
 80055ba:	bd08      	pop	{r3, pc}
        PingOut::time_to_clear++;
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	440a      	add	r2, r1
 80055c0:	601a      	str	r2, [r3, #0]
}
 80055c2:	bd08      	pop	{r3, pc}
    if (PingOut::debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);} 
 80055c4:	4806      	ldr	r0, [pc, #24]	@ (80055e0 <_Z27secnd_half_written_callbackP19__DMA_HandleTypeDef+0x3c>)
 80055c6:	2200      	movs	r2, #0
 80055c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80055cc:	f7fc fcb4 	bl	8001f38 <HAL_GPIO_WritePin>
 80055d0:	e7ec      	b.n	80055ac <_Z27secnd_half_written_callbackP19__DMA_HandleTypeDef+0x8>
 80055d2:	bf00      	nop
 80055d4:	200090c4 	.word	0x200090c4
 80055d8:	20000018 	.word	0x20000018
 80055dc:	20000014 	.word	0x20000014
 80055e0:	48000800 	.word	0x48000800

080055e4 <_ZN7PingOutC1EP19__DMA_HandleTypeDefP17TIM_HandleTypeDef>:
PingOut :: PingOut(DMA_HandleTypeDef* p_hdma_tim2_up, TIM_HandleTypeDef* p_htim2) {
 80055e4:	b570      	push	{r4, r5, r6, lr}
 80055e6:	4605      	mov	r5, r0
 80055e8:	4608      	mov	r0, r1
 80055ea:	4616      	mov	r6, r2
    p_hdma_tim2_up->XferCpltCallback =     secnd_half_written_callback;
 80055ec:	4a16      	ldr	r2, [pc, #88]	@ (8005648 <_ZN7PingOutC1EP19__DMA_HandleTypeDefP17TIM_HandleTypeDef+0x64>)
 80055ee:	6282      	str	r2, [r0, #40]	@ 0x28
    peak_count = 4;
 80055f0:	2204      	movs	r2, #4
    scheduled_idx = -1;
 80055f2:	f04f 33ff 	mov.w	r3, #4294967295
    peak_count = 4;
 80055f6:	61aa      	str	r2, [r5, #24]
 80055f8:	2206      	movs	r2, #6
    scheduled_idx = -1;
 80055fa:	e9c5 3302 	strd	r3, r3, [r5, #8]
    peak_count = 4;
 80055fe:	61ea      	str	r2, [r5, #28]
    clear_idx = -1;
 8005600:	612b      	str	r3, [r5, #16]
    periodic_schedule_enable = false;
 8005602:	2200      	movs	r2, #0
    codeword[0]=true;
 8005604:	4b11      	ldr	r3, [pc, #68]	@ (800564c <_ZN7PingOutC1EP19__DMA_HandleTypeDefP17TIM_HandleTypeDef+0x68>)
    periodic_schedule_enable = false;
 8005606:	752a      	strb	r2, [r5, #20]
    codeword[0]=true;
 8005608:	2201      	movs	r2, #1
 800560a:	701a      	strb	r2, [r3, #0]
    codeword[14]=true;
 800560c:	739a      	strb	r2, [r3, #14]
    this->p_htim2 = p_htim2;
 800560e:	e9c5 0600 	strd	r0, r6, [r5]
 8005612:	4b0f      	ldr	r3, [pc, #60]	@ (8005650 <_ZN7PingOutC1EP19__DMA_HandleTypeDefP17TIM_HandleTypeDef+0x6c>)
    p_hdma_tim2_up->XferHalfCpltCallback = first_half_written_callback;
 8005614:	490f      	ldr	r1, [pc, #60]	@ (8005654 <_ZN7PingOutC1EP19__DMA_HandleTypeDefP17TIM_HandleTypeDef+0x70>)
 8005616:	4c10      	ldr	r4, [pc, #64]	@ (8005658 <_ZN7PingOutC1EP19__DMA_HandleTypeDefP17TIM_HandleTypeDef+0x74>)
 8005618:	62c1      	str	r1, [r0, #44]	@ 0x2c
		out_buf[i] = BSRR_PC6_RESET_MASK;
 800561a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800561e:	1d19      	adds	r1, r3, #4
 8005620:	f843 2f04 	str.w	r2, [r3, #4]!
	for (int i = 0; i < OUT_BUF_LEN; i++) {
 8005624:	42a3      	cmp	r3, r4
 8005626:	d1fb      	bne.n	8005620 <_ZN7PingOutC1EP19__DMA_HandleTypeDefP17TIM_HandleTypeDef+0x3c>
	HAL_DMA_Start_IT(p_hdma_tim2_up, 
 8005628:	4a0c      	ldr	r2, [pc, #48]	@ (800565c <_ZN7PingOutC1EP19__DMA_HandleTypeDefP17TIM_HandleTypeDef+0x78>)
 800562a:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800562e:	f7fc f9f9 	bl	8001a24 <HAL_DMA_Start_IT>
    HAL_TIM_Base_Start(p_htim2);
 8005632:	4630      	mov	r0, r6
 8005634:	f7fd fcba 	bl	8002fac <HAL_TIM_Base_Start>
	TIM2->DIER |= (1<<8); //set UDE bit (update dma request enable)
 8005638:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
}
 800563c:	4628      	mov	r0, r5
	TIM2->DIER |= (1<<8); //set UDE bit (update dma request enable)
 800563e:	68d3      	ldr	r3, [r2, #12]
 8005640:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005644:	60d3      	str	r3, [r2, #12]
}
 8005646:	bd70      	pop	{r4, r5, r6, pc}
 8005648:	080055a5 	.word	0x080055a5
 800564c:	200090c8 	.word	0x200090c8
 8005650:	200090dc 	.word	0x200090dc
 8005654:	080054e9 	.word	0x080054e9
 8005658:	2000bfbc 	.word	0x2000bfbc
 800565c:	48000818 	.word	0x48000818

08005660 <_ZN7PingOut13schedule_pingEii>:
    scheduled_idx = idx/samples_per_half_period;
 8005660:	69c3      	ldr	r3, [r0, #28]
    scheduled_pfx = pfx;
 8005662:	60c2      	str	r2, [r0, #12]
    scheduled_idx = idx/samples_per_half_period;
 8005664:	fb91 f1f3 	sdiv	r1, r1, r3
 8005668:	6081      	str	r1, [r0, #8]
}
 800566a:	4770      	bx	lr

0800566c <_ZN7PingOut3setEi>:
void PingOut::set(int out_idx) {
 800566c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    if (debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);}
 8005670:	4c27      	ldr	r4, [pc, #156]	@ (8005710 <_ZN7PingOut3setEi+0xa4>)
 8005672:	f894 8000 	ldrb.w	r8, [r4]
void PingOut::set(int out_idx) {
 8005676:	4607      	mov	r7, r0
 8005678:	460e      	mov	r6, r1
    if (debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);}
 800567a:	f1b8 0f00 	cmp.w	r8, #0
 800567e:	d128      	bne.n	80056d2 <_ZN7PingOut3setEi+0x66>
    for (int i = 0; i < peak_count*2; i = (i+2)%(OUT_BUF_LEN)) {
 8005680:	6985      	ldr	r5, [r0, #24]
 8005682:	006d      	lsls	r5, r5, #1
 8005684:	2d00      	cmp	r5, #0
 8005686:	dd38      	ble.n	80056fa <_ZN7PingOut3setEi+0x8e>
 8005688:	f8df a090 	ldr.w	sl, [pc, #144]	@ 800571c <_ZN7PingOut3setEi+0xb0>
 800568c:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8005720 <_ZN7PingOut3setEi+0xb4>
void PingOut::set(int out_idx) {
 8005690:	2300      	movs	r3, #0
        out_buf[out_idx + i] = BSRR_PC6_SET_MASK;
 8005692:	2040      	movs	r0, #64	@ 0x40
    for (int i = 0; i < peak_count*2; i = (i+2)%(OUT_BUF_LEN)) {
 8005694:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8005698:	1c9a      	adds	r2, r3, #2
 800569a:	fb89 c402 	smull	ip, r4, r9, r2
 800569e:	ea4f 7ee2 	mov.w	lr, r2, asr #31
        out_buf[out_idx + i] = BSRR_PC6_SET_MASK;
 80056a2:	eb06 0c03 	add.w	ip, r6, r3
    for (int i = 0; i < peak_count*2; i = (i+2)%(OUT_BUF_LEN)) {
 80056a6:	ebce 13a4 	rsb	r3, lr, r4, asr #6
 80056aa:	fb01 2313 	mls	r3, r1, r3, r2
 80056ae:	42ab      	cmp	r3, r5
        out_buf[out_idx + i] = BSRR_PC6_SET_MASK;
 80056b0:	f84a 002c 	str.w	r0, [sl, ip, lsl #2]
    for (int i = 0; i < peak_count*2; i = (i+2)%(OUT_BUF_LEN)) {
 80056b4:	dbf0      	blt.n	8005698 <_ZN7PingOut3setEi+0x2c>
    time_to_clear = 0;
 80056b6:	4817      	ldr	r0, [pc, #92]	@ (8005714 <_ZN7PingOut3setEi+0xa8>)
    clear_idx = scheduled_idx;
 80056b8:	68b9      	ldr	r1, [r7, #8]
 80056ba:	6139      	str	r1, [r7, #16]
    scheduled_idx = -1;
 80056bc:	f04f 33ff 	mov.w	r3, #4294967295
    time_to_clear = 0;
 80056c0:	2200      	movs	r2, #0
    scheduled_idx = -1;
 80056c2:	e9c7 3302 	strd	r3, r3, [r7, #8]
    time_to_clear = 0;
 80056c6:	6002      	str	r2, [r0, #0]
    if (debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);} 
 80056c8:	f1b8 0f00 	cmp.w	r8, #0
 80056cc:	d10e      	bne.n	80056ec <_ZN7PingOut3setEi+0x80>
}
 80056ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);}
 80056d2:	4811      	ldr	r0, [pc, #68]	@ (8005718 <_ZN7PingOut3setEi+0xac>)
 80056d4:	2201      	movs	r2, #1
 80056d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80056da:	f7fc fc2d 	bl	8001f38 <HAL_GPIO_WritePin>
    for (int i = 0; i < peak_count*2; i = (i+2)%(OUT_BUF_LEN)) {
 80056de:	69bd      	ldr	r5, [r7, #24]
    if (debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);} 
 80056e0:	f894 8000 	ldrb.w	r8, [r4]
    for (int i = 0; i < peak_count*2; i = (i+2)%(OUT_BUF_LEN)) {
 80056e4:	006d      	lsls	r5, r5, #1
 80056e6:	2d00      	cmp	r5, #0
 80056e8:	dcce      	bgt.n	8005688 <_ZN7PingOut3setEi+0x1c>
 80056ea:	e7e4      	b.n	80056b6 <_ZN7PingOut3setEi+0x4a>
}
 80056ec:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    if (debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);} 
 80056f0:	4809      	ldr	r0, [pc, #36]	@ (8005718 <_ZN7PingOut3setEi+0xac>)
 80056f2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80056f6:	f7fc bc1f 	b.w	8001f38 <HAL_GPIO_WritePin>
    time_to_clear = 0;
 80056fa:	4a06      	ldr	r2, [pc, #24]	@ (8005714 <_ZN7PingOut3setEi+0xa8>)
    clear_idx = scheduled_idx;
 80056fc:	68b9      	ldr	r1, [r7, #8]
 80056fe:	6139      	str	r1, [r7, #16]
    scheduled_idx = -1;
 8005700:	f04f 33ff 	mov.w	r3, #4294967295
 8005704:	e9c7 3302 	strd	r3, r3, [r7, #8]
    time_to_clear = 0;
 8005708:	f8c2 8000 	str.w	r8, [r2]
    if (debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);} 
 800570c:	e7df      	b.n	80056ce <_ZN7PingOut3setEi+0x62>
 800570e:	bf00      	nop
 8005710:	200090c4 	.word	0x200090c4
 8005714:	20000014 	.word	0x20000014
 8005718:	48000800 	.word	0x48000800
 800571c:	200090e0 	.word	0x200090e0
 8005720:	057619f1 	.word	0x057619f1

08005724 <_ZN7PingOut5clearEi>:
void PingOut::clear(int out_idx) {
 8005724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    if (debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);} 
 8005728:	4c22      	ldr	r4, [pc, #136]	@ (80057b4 <_ZN7PingOut5clearEi+0x90>)
 800572a:	f894 8000 	ldrb.w	r8, [r4]
void PingOut::clear(int out_idx) {
 800572e:	4607      	mov	r7, r0
 8005730:	460e      	mov	r6, r1
    if (debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);} 
 8005732:	f1b8 0f00 	cmp.w	r8, #0
 8005736:	d123      	bne.n	8005780 <_ZN7PingOut5clearEi+0x5c>
    for (int i = 0; i < peak_count*2; i = (i+2)%(OUT_BUF_LEN)) {
 8005738:	6985      	ldr	r5, [r0, #24]
 800573a:	006d      	lsls	r5, r5, #1
 800573c:	2d00      	cmp	r5, #0
 800573e:	dd34      	ble.n	80057aa <_ZN7PingOut5clearEi+0x86>
 8005740:	f8df a078 	ldr.w	sl, [pc, #120]	@ 80057bc <_ZN7PingOut5clearEi+0x98>
 8005744:	f8df 9078 	ldr.w	r9, [pc, #120]	@ 80057c0 <_ZN7PingOut5clearEi+0x9c>
void PingOut::clear(int out_idx) {
 8005748:	2300      	movs	r3, #0
        out_buf[out_idx + i] = BSRR_PC6_RESET_MASK;
 800574a:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
    for (int i = 0; i < peak_count*2; i = (i+2)%(OUT_BUF_LEN)) {
 800574e:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8005752:	1c9a      	adds	r2, r3, #2
 8005754:	fb89 c402 	smull	ip, r4, r9, r2
 8005758:	ea4f 7ee2 	mov.w	lr, r2, asr #31
        out_buf[out_idx + i] = BSRR_PC6_RESET_MASK;
 800575c:	eb06 0c03 	add.w	ip, r6, r3
    for (int i = 0; i < peak_count*2; i = (i+2)%(OUT_BUF_LEN)) {
 8005760:	ebce 13a4 	rsb	r3, lr, r4, asr #6
 8005764:	fb01 2313 	mls	r3, r1, r3, r2
 8005768:	42ab      	cmp	r3, r5
        out_buf[out_idx + i] = BSRR_PC6_RESET_MASK;
 800576a:	f84a 002c 	str.w	r0, [sl, ip, lsl #2]
    for (int i = 0; i < peak_count*2; i = (i+2)%(OUT_BUF_LEN)) {
 800576e:	dbf0      	blt.n	8005752 <_ZN7PingOut5clearEi+0x2e>
    clear_idx = -1;
 8005770:	f04f 33ff 	mov.w	r3, #4294967295
 8005774:	613b      	str	r3, [r7, #16]
    if (debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);}
 8005776:	f1b8 0f00 	cmp.w	r8, #0
 800577a:	d10e      	bne.n	800579a <_ZN7PingOut5clearEi+0x76>
}
 800577c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);} 
 8005780:	480d      	ldr	r0, [pc, #52]	@ (80057b8 <_ZN7PingOut5clearEi+0x94>)
 8005782:	2201      	movs	r2, #1
 8005784:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005788:	f7fc fbd6 	bl	8001f38 <HAL_GPIO_WritePin>
    for (int i = 0; i < peak_count*2; i = (i+2)%(OUT_BUF_LEN)) {
 800578c:	69bd      	ldr	r5, [r7, #24]
    if (debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);}
 800578e:	f894 8000 	ldrb.w	r8, [r4]
    for (int i = 0; i < peak_count*2; i = (i+2)%(OUT_BUF_LEN)) {
 8005792:	006d      	lsls	r5, r5, #1
 8005794:	2d00      	cmp	r5, #0
 8005796:	dcd3      	bgt.n	8005740 <_ZN7PingOut5clearEi+0x1c>
 8005798:	e7ea      	b.n	8005770 <_ZN7PingOut5clearEi+0x4c>
}
 800579a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    if (debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);}
 800579e:	4806      	ldr	r0, [pc, #24]	@ (80057b8 <_ZN7PingOut5clearEi+0x94>)
 80057a0:	2200      	movs	r2, #0
 80057a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80057a6:	f7fc bbc7 	b.w	8001f38 <HAL_GPIO_WritePin>
    clear_idx = -1;
 80057aa:	f04f 33ff 	mov.w	r3, #4294967295
 80057ae:	6103      	str	r3, [r0, #16]
    if (debug) {HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);}
 80057b0:	e7e4      	b.n	800577c <_ZN7PingOut5clearEi+0x58>
 80057b2:	bf00      	nop
 80057b4:	200090c4 	.word	0x200090c4
 80057b8:	48000800 	.word	0x48000800
 80057bc:	200090e0 	.word	0x200090e0
 80057c0:	057619f1 	.word	0x057619f1

080057c4 <_ZN7PingOut6updateEv>:
void PingOut::update() {
 80057c4:	b520      	push	{r5, lr}
    if (PingOut::time_to_schedule_period){
 80057c6:	4a21      	ldr	r2, [pc, #132]	@ (800584c <_ZN7PingOut6updateEv+0x88>)
 80057c8:	7813      	ldrb	r3, [r2, #0]
void PingOut::update() {
 80057ca:	b082      	sub	sp, #8
    if (PingOut::time_to_schedule_period){
 80057cc:	b1ab      	cbz	r3, 80057fa <_ZN7PingOut6updateEv+0x36>
        if (periodic_schedule_enable) {
 80057ce:	7d03      	ldrb	r3, [r0, #20]
            scheduled_pfx = PingOut::cur_out_pfx;
 80057d0:	4d1f      	ldr	r5, [pc, #124]	@ (8005850 <_ZN7PingOut6updateEv+0x8c>)
        if (periodic_schedule_enable) {
 80057d2:	b963      	cbnz	r3, 80057ee <_ZN7PingOut6updateEv+0x2a>
    if (clear_idx >= 0 && time_to_clear == 2) {
 80057d4:	6901      	ldr	r1, [r0, #16]
 80057d6:	2900      	cmp	r1, #0
 80057d8:	db03      	blt.n	80057e2 <_ZN7PingOut6updateEv+0x1e>
 80057da:	4b1e      	ldr	r3, [pc, #120]	@ (8005854 <_ZN7PingOut6updateEv+0x90>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	2b02      	cmp	r3, #2
 80057e0:	d029      	beq.n	8005836 <_ZN7PingOut6updateEv+0x72>
    if (PingOut::cur_out_pfx == scheduled_pfx) {
 80057e2:	682b      	ldr	r3, [r5, #0]
 80057e4:	68c2      	ldr	r2, [r0, #12]
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d016      	beq.n	8005818 <_ZN7PingOut6updateEv+0x54>
}
 80057ea:	b002      	add	sp, #8
 80057ec:	bd20      	pop	{r5, pc}
            scheduled_pfx = PingOut::cur_out_pfx;
 80057ee:	6829      	ldr	r1, [r5, #0]
            scheduled_idx = 0;
 80057f0:	2300      	movs	r3, #0
            scheduled_pfx = PingOut::cur_out_pfx;
 80057f2:	e9c0 3102 	strd	r3, r1, [r0, #8]
            PingOut::time_to_schedule_period = false;
 80057f6:	7013      	strb	r3, [r2, #0]
 80057f8:	e7ec      	b.n	80057d4 <_ZN7PingOut6updateEv+0x10>
    else if(PingOut::time_to_schedule_databit){
 80057fa:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 80057fe:	4b16      	ldr	r3, [pc, #88]	@ (8005858 <_ZN7PingOut6updateEv+0x94>)
    	scheduled_pfx = PingOut::cur_out_pfx;
 8005800:	4d13      	ldr	r5, [pc, #76]	@ (8005850 <_ZN7PingOut6updateEv+0x8c>)
    else if(PingOut::time_to_schedule_databit){
 8005802:	781a      	ldrb	r2, [r3, #0]
 8005804:	2a00      	cmp	r2, #0
 8005806:	d0e5      	beq.n	80057d4 <_ZN7PingOut6updateEv+0x10>
    	scheduled_pfx = PingOut::cur_out_pfx;
 8005808:	682a      	ldr	r2, [r5, #0]
 800580a:	60c2      	str	r2, [r0, #12]
    	time_to_clear = 2;
 800580c:	4a11      	ldr	r2, [pc, #68]	@ (8005854 <_ZN7PingOut6updateEv+0x90>)
    	PingOut::time_to_schedule_databit = false;
 800580e:	7019      	strb	r1, [r3, #0]
    	time_to_clear = 2;
 8005810:	2302      	movs	r3, #2
    	scheduled_idx = 0;
 8005812:	6081      	str	r1, [r0, #8]
    	time_to_clear = 2;
 8005814:	6013      	str	r3, [r2, #0]
 8005816:	e7dd      	b.n	80057d4 <_ZN7PingOut6updateEv+0x10>
        switch (PingOut::po_state)
 8005818:	4b10      	ldr	r3, [pc, #64]	@ (800585c <_ZN7PingOut6updateEv+0x98>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	b183      	cbz	r3, 8005840 <_ZN7PingOut6updateEv+0x7c>
 800581e:	2b01      	cmp	r3, #1
 8005820:	d1e3      	bne.n	80057ea <_ZN7PingOut6updateEv+0x26>
            if (scheduled_idx >= (OUT_BUF_LEN/2)) {
 8005822:	6881      	ldr	r1, [r0, #8]
 8005824:	f240 53db 	movw	r3, #1499	@ 0x5db
 8005828:	4299      	cmp	r1, r3
 800582a:	ddde      	ble.n	80057ea <_ZN7PingOut6updateEv+0x26>
}
 800582c:	b002      	add	sp, #8
 800582e:	e8bd 4020 	ldmia.w	sp!, {r5, lr}
                set(scheduled_idx);
 8005832:	f7ff bf1b 	b.w	800566c <_ZN7PingOut3setEi>
        clear(clear_idx);
 8005836:	9001      	str	r0, [sp, #4]
 8005838:	f7ff ff74 	bl	8005724 <_ZN7PingOut5clearEi>
 800583c:	9801      	ldr	r0, [sp, #4]
 800583e:	e7d0      	b.n	80057e2 <_ZN7PingOut6updateEv+0x1e>
            if (scheduled_idx < (OUT_BUF_LEN/2)) {
 8005840:	6881      	ldr	r1, [r0, #8]
 8005842:	f240 53db 	movw	r3, #1499	@ 0x5db
 8005846:	4299      	cmp	r1, r3
 8005848:	dccf      	bgt.n	80057ea <_ZN7PingOut6updateEv+0x26>
 800584a:	e7ef      	b.n	800582c <_ZN7PingOut6updateEv+0x68>
 800584c:	200090c6 	.word	0x200090c6
 8005850:	200090dc 	.word	0x200090dc
 8005854:	20000014 	.word	0x20000014
 8005858:	200090c5 	.word	0x200090c5
 800585c:	20000018 	.word	0x20000018

08005860 <transponder_main>:
                                TIM_HandleTypeDef* p_htim3, 
                                UART_HandleTypeDef* p_huart, 
                                OPAMP_HandleTypeDef* p_opamp_1, 
                                OPAMP_HandleTypeDef* p_opamp_2,
                                DMA_HandleTypeDef* p_hdma_tim2_up, 
                                TIM_HandleTypeDef* p_htim2) {
 8005860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005864:	b0ab      	sub	sp, #172	@ 0xac
 8005866:	461e      	mov	r6, r3
 8005868:	4604      	mov	r4, r0
 800586a:	460d      	mov	r5, r1

    /******************* SETUP RX ************************/
    //CMD_RX cmd_rx(p_huart);
	IndexInfoTX idx_info_tx(p_huart);
 800586c:	a806      	add	r0, sp, #24
 800586e:	4611      	mov	r1, r2
 8005870:	f7ff fc3c 	bl	80050ec <_ZN11IndexInfoTXC1EP20__UART_HandleTypeDef>
	PGA_cascade_2 pgas(p_opamp_1, p_opamp_2);
 8005874:	9a34      	ldr	r2, [sp, #208]	@ 0xd0
 8005876:	4f42      	ldr	r7, [pc, #264]	@ (8005980 <transponder_main+0x120>)
 8005878:	4631      	mov	r1, r6
 800587a:	4668      	mov	r0, sp
 800587c:	f7ff fdae 	bl	80053dc <_ZN13PGA_cascade_2C1EP19OPAMP_HandleTypeDefS1_>
	pgas.setGain(2);
 8005880:	2102      	movs	r1, #2
 8005882:	4668      	mov	r0, sp
 8005884:	f7ff fdae 	bl	80053e4 <_ZN13PGA_cascade_27setGainEi>

	
	//cmd_rx.start_receive();

	MaxPeakDetector max_peak_detector(p_hadc, p_htim3,  &idx_info_tx);
 8005888:	ab06      	add	r3, sp, #24
 800588a:	4621      	mov	r1, r4
 800588c:	462a      	mov	r2, r5
 800588e:	a815      	add	r0, sp, #84	@ 0x54
 8005890:	f7ff fc40 	bl	8005114 <_ZN15MaxPeakDetectorC1EP19__ADC_HandleTypeDefP17TIM_HandleTypeDefP11IndexInfoTX>

	//parameter tweaking:
	max_peak_detector.min_aid = true;
 8005894:	2601      	movs	r6, #1




    /******************* SETUP TX ************************/
    PingOut ping_out(p_hdma_tim2_up, p_htim2);
 8005896:	e9dd 1235 	ldrd	r1, r2, [sp, #212]	@ 0xd4
 800589a:	a80d      	add	r0, sp, #52	@ 0x34
	max_peak_detector.min_aid = true;
 800589c:	f88d 6064 	strb.w	r6, [sp, #100]	@ 0x64
    PingOut ping_out(p_hdma_tim2_up, p_htim2);
 80058a0:	f7ff fea0 	bl	80055e4 <_ZN7PingOutC1EP19__DMA_HandleTypeDefP17TIM_HandleTypeDef>
    // int response_delay = 1; //units of full buffer temporal length (one less, so 0 is actually 1)
    int last_pfx = 0;
    uint8_t id = 3; // change this for different beacons
    bool signal[15]={0,0,0,0,0, 0,0,0,0,0, 0,0,0,0,0};
    uint16_t waiting_time = 0;
    uint8_t dataPos[] = {3, 5, 6, 7, 9, 10, 11, 12};
 80058a4:	4a37      	ldr	r2, [pc, #220]	@ (8005984 <transponder_main+0x124>)
 80058a6:	e892 0003 	ldmia.w	r2, {r0, r1}
    bool signal[15]={0,0,0,0,0, 0,0,0,0,0, 0,0,0,0,0};
 80058aa:	2300      	movs	r3, #0
    uint8_t dataPos[] = {3, 5, 6, 7, 9, 10, 11, 12};
 80058ac:	4698      	mov	r8, r3
    bool signal[15]={0,0,0,0,0, 0,0,0,0,0, 0,0,0,0,0};
 80058ae:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 80058b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80058b4:	f8cd 302f 	str.w	r3, [sp, #47]	@ 0x2f
    uint8_t dataPos[] = {3, 5, 6, 7, 9, 10, 11, 12};
 80058b8:	ab02      	add	r3, sp, #8
 80058ba:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t waiting_time = 0;
 80058be:	4644      	mov	r4, r8
    int last_pfx = 0;
 80058c0:	46c3      	mov	fp, r8
 80058c2:	f10d 090f 	add.w	r9, sp, #15
			echo=false;
			waiting_time = 0;
		}
		else{
			if(signal[0]==0) waiting_time = 0;
			signal[waiting_time] = 1;
 80058c6:	46b2      	mov	sl, r6
 80058c8:	e00c      	b.n	80058e4 <transponder_main+0x84>
		else if(echo){
 80058ca:	bb26      	cbnz	r6, 8005916 <transponder_main+0xb6>
			if(signal[0]==0) waiting_time = 0;
 80058cc:	f1b8 0f00 	cmp.w	r8, #0
 80058d0:	d124      	bne.n	800591c <transponder_main+0xbc>
			signal[waiting_time] = 1;
 80058d2:	f88d a024 	strb.w	sl, [sp, #36]	@ 0x24
 80058d6:	f04f 0801 	mov.w	r8, #1
			waiting_time = 0;
 80058da:	4634      	mov	r4, r6
				}
				echo=true;
				for(int i=0;i<15;i++) signal[i]=0;
			}
		}
		ping_out.update();
 80058dc:	a80d      	add	r0, sp, #52	@ 0x34
 80058de:	f7ff ff71 	bl	80057c4 <_ZN7PingOut6updateEv>
		last_pfx = global_pfx;
 80058e2:	46ab      	mov	fp, r5
    	Timestamp tmsp = max_peak_detector.detect_peak();
 80058e4:	a915      	add	r1, sp, #84	@ 0x54
 80058e6:	a804      	add	r0, sp, #16
 80058e8:	f7ff fcf2 	bl	80052d0 <_ZN15MaxPeakDetector11detect_peakEv>
		global_pfx = ping_out.cur_out_pfx;
 80058ec:	683d      	ldr	r5, [r7, #0]
    	Timestamp tmsp = max_peak_detector.detect_peak();
 80058ee:	9b05      	ldr	r3, [sp, #20]
		if(global_pfx!=last_pfx){
 80058f0:	45ab      	cmp	fp, r5
			waiting_time++;
 80058f2:	bf1c      	itt	ne
 80058f4:	3401      	addne	r4, #1
 80058f6:	b2a4      	uxthne	r4, r4
		if(tmsp.pfx==-1){
 80058f8:	1c5a      	adds	r2, r3, #1
 80058fa:	d1e6      	bne.n	80058ca <transponder_main+0x6a>
			if (waiting_time>14 && signal[0]==1){
 80058fc:	2c0e      	cmp	r4, #14
 80058fe:	d9ed      	bls.n	80058dc <transponder_main+0x7c>
 8005900:	f1b8 0f00 	cmp.w	r8, #0
 8005904:	d0ea      	beq.n	80058dc <transponder_main+0x7c>
				for(int i=0;i<15;i++) signal[i]=0;
 8005906:	2300      	movs	r3, #0
 8005908:	930b      	str	r3, [sp, #44]	@ 0x2c
 800590a:	e9cd 3309 	strd	r3, r3, [sp, #36]	@ 0x24
 800590e:	f8cd 302f 	str.w	r3, [sp, #47]	@ 0x2f
 8005912:	4698      	mov	r8, r3
 8005914:	e7e2      	b.n	80058dc <transponder_main+0x7c>
			echo=false;
 8005916:	2600      	movs	r6, #0
			waiting_time = 0;
 8005918:	4634      	mov	r4, r6
 800591a:	e7df      	b.n	80058dc <transponder_main+0x7c>
			signal[waiting_time] = 1;
 800591c:	f104 02a8 	add.w	r2, r4, #168	@ 0xa8
 8005920:	446a      	add	r2, sp
			if(waiting_time==14){
 8005922:	2c0e      	cmp	r4, #14
			signal[waiting_time] = 1;
 8005924:	f802 ac84 	strb.w	sl, [r2, #-132]
			if(waiting_time==14){
 8005928:	d002      	beq.n	8005930 <transponder_main+0xd0>
			if (waiting_time>14 && signal[0]==1){
 800592a:	f89d 8024 	ldrb.w	r8, [sp, #36]	@ 0x24
 800592e:	e7d5      	b.n	80058dc <transponder_main+0x7c>
 8005930:	f10d 0107 	add.w	r1, sp, #7
					data |= (signal[dataPos[i]] ? 1 : 0) << (7 - i);
 8005934:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8005938:	32a8      	adds	r2, #168	@ 0xa8
 800593a:	446a      	add	r2, sp
 800593c:	eba9 0001 	sub.w	r0, r9, r1
 8005940:	f812 2c84 	ldrb.w	r2, [r2, #-132]
 8005944:	4082      	lsls	r2, r0
 8005946:	4316      	orrs	r6, r2
				for (int i = 0; i < 8; ++i) {
 8005948:	4589      	cmp	r9, r1
					data |= (signal[dataPos[i]] ? 1 : 0) << (7 - i);
 800594a:	b2f6      	uxtb	r6, r6
				for (int i = 0; i < 8; ++i) {
 800594c:	d1f2      	bne.n	8005934 <transponder_main+0xd4>
				if(data==id){
 800594e:	2e03      	cmp	r6, #3
 8005950:	d008      	beq.n	8005964 <transponder_main+0x104>
				for(int i=0;i<15;i++) signal[i]=0;
 8005952:	2300      	movs	r3, #0
 8005954:	930b      	str	r3, [sp, #44]	@ 0x2c
				echo=true;
 8005956:	4646      	mov	r6, r8
				for(int i=0;i<15;i++) signal[i]=0;
 8005958:	e9cd 3309 	strd	r3, r3, [sp, #36]	@ 0x24
 800595c:	f8cd 302f 	str.w	r3, [sp, #47]	@ 0x2f
 8005960:	4698      	mov	r8, r3
 8005962:	e7bb      	b.n	80058dc <transponder_main+0x7c>
					ping_out.schedule_ping(tmsp.idx,(tmsp.pfx+1)%(0x8000));
 8005964:	3301      	adds	r3, #1
 8005966:	4259      	negs	r1, r3
 8005968:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800596c:	f3c1 030e 	ubfx	r3, r1, #0, #15
 8005970:	bf58      	it	pl
 8005972:	425a      	negpl	r2, r3
 8005974:	9904      	ldr	r1, [sp, #16]
 8005976:	a80d      	add	r0, sp, #52	@ 0x34
 8005978:	f7ff fe72 	bl	8005660 <_ZN7PingOut13schedule_pingEii>
					waiting_time = 0;
 800597c:	2400      	movs	r4, #0
 800597e:	e7e8      	b.n	8005952 <transponder_main+0xf2>
 8005980:	200090dc 	.word	0x200090dc
 8005984:	08005cb8 	.word	0x08005cb8

08005988 <memset>:
 8005988:	4402      	add	r2, r0
 800598a:	4603      	mov	r3, r0
 800598c:	4293      	cmp	r3, r2
 800598e:	d100      	bne.n	8005992 <memset+0xa>
 8005990:	4770      	bx	lr
 8005992:	f803 1b01 	strb.w	r1, [r3], #1
 8005996:	e7f9      	b.n	800598c <memset+0x4>

08005998 <__libc_init_array>:
 8005998:	b570      	push	{r4, r5, r6, lr}
 800599a:	4d0d      	ldr	r5, [pc, #52]	@ (80059d0 <__libc_init_array+0x38>)
 800599c:	4c0d      	ldr	r4, [pc, #52]	@ (80059d4 <__libc_init_array+0x3c>)
 800599e:	1b64      	subs	r4, r4, r5
 80059a0:	10a4      	asrs	r4, r4, #2
 80059a2:	2600      	movs	r6, #0
 80059a4:	42a6      	cmp	r6, r4
 80059a6:	d109      	bne.n	80059bc <__libc_init_array+0x24>
 80059a8:	4d0b      	ldr	r5, [pc, #44]	@ (80059d8 <__libc_init_array+0x40>)
 80059aa:	4c0c      	ldr	r4, [pc, #48]	@ (80059dc <__libc_init_array+0x44>)
 80059ac:	f000 f818 	bl	80059e0 <_init>
 80059b0:	1b64      	subs	r4, r4, r5
 80059b2:	10a4      	asrs	r4, r4, #2
 80059b4:	2600      	movs	r6, #0
 80059b6:	42a6      	cmp	r6, r4
 80059b8:	d105      	bne.n	80059c6 <__libc_init_array+0x2e>
 80059ba:	bd70      	pop	{r4, r5, r6, pc}
 80059bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80059c0:	4798      	blx	r3
 80059c2:	3601      	adds	r6, #1
 80059c4:	e7ee      	b.n	80059a4 <__libc_init_array+0xc>
 80059c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80059ca:	4798      	blx	r3
 80059cc:	3601      	adds	r6, #1
 80059ce:	e7f2      	b.n	80059b6 <__libc_init_array+0x1e>
 80059d0:	08005cfc 	.word	0x08005cfc
 80059d4:	08005cfc 	.word	0x08005cfc
 80059d8:	08005cfc 	.word	0x08005cfc
 80059dc:	08005d00 	.word	0x08005d00

080059e0 <_init>:
 80059e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059e2:	bf00      	nop
 80059e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059e6:	bc08      	pop	{r3}
 80059e8:	469e      	mov	lr, r3
 80059ea:	4770      	bx	lr

080059ec <_fini>:
 80059ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ee:	bf00      	nop
 80059f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059f2:	bc08      	pop	{r3}
 80059f4:	469e      	mov	lr, r3
 80059f6:	4770      	bx	lr
