{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.578922",
   "Default View_TopLeft":"-339,79",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port gpio_rtl -pg 1 -lvl 6 -x 1770 -y 460 -defaultsOSRD
preplace port BRAM_PORTB_0 -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port BRAM_PORTB_1 -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port BRAM_PORTB_2 -pg 1 -lvl 0 -x 0 -y 790 -defaultsOSRD
preplace port port-id_CLK_QUAD -pg 1 -lvl 6 -x 1770 -y 710 -defaultsOSRD
preplace port port-id_CLK_OUT -pg 1 -lvl 6 -x 1770 -y 540 -defaultsOSRD
preplace port port-id_reset_rtl -pg 1 -lvl 0 -x 0 -y 710 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 340 -y 410 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 5 -x 1640 -y 720 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -x 1640 -y 460 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 2 -x 810 -y 410 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 1 -x 340 -y 610 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1390 -y 150 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1120 -y 80 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 3 -x 1120 -y 240 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -x 1390 -y 310 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 3 -x 1120 -y 520 -defaultsOSRD
preplace inst blk_mem_gen_2 -pg 1 -lvl 4 -x 1390 -y 780 -defaultsOSRD
preplace netloc clk_wiz_0_clk_out1 1 5 1 NJ 710
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 1 4 670 500 950 610 NJ 610 1530J
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 6 20 500 660 510 970 600 NJ 600 1520 540 NJ
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 30 510 650
preplace netloc reset_rtl_1 1 0 5 NJ 710 NJ 710 NJ 710 NJ 710 NJ
preplace netloc axi_gpio_0_GPIO 1 5 1 NJ 460
preplace netloc axi_smc_M03_AXI 1 2 3 N 440 NJ 440 NJ
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 N 390
preplace netloc BRAM_PORTB_0_1 1 0 4 NJ 160 NJ 160 NJ 160 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 1260 80n
preplace netloc axi_smc_M00_AXI 1 2 1 960 60n
preplace netloc BRAM_PORTB_1_1 1 0 4 NJ 320 NJ 320 NJ 320 NJ
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 3 1 1260 240n
preplace netloc axi_smc_M01_AXI 1 2 1 980 220n
preplace netloc BRAM_PORTB_2_1 1 0 4 NJ 790 NJ 790 NJ 790 NJ
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 3 1 1260 520n
preplace netloc axi_smc_M02_AXI 1 2 1 960 420n
levelinfo -pg 1 0 340 810 1120 1390 1640 1770
pagesize -pg 1 -db -bbox -sgen -170 0 1900 850
"
}
{
   "da_axi4_cnt":"32",
   "da_board_cnt":"6",
   "da_bram_cntlr_cnt":"22",
   "da_clkrst_cnt":"2",
   "da_zynq_ultra_ps_e_cnt":"2"
}
