
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7056
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_2' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_5' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/pipeline_5.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_5' (1#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/pipeline_5.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_2' (2#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/button_conditioner_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_3' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_3' (3#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/edge_detector_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (4#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'gameplay_4' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/gameplay_4.v:7]
	Parameter START_gameMachine bound to: 5'b00000 
	Parameter UPDATE_SETTINGS_gameMachine bound to: 5'b00001 
	Parameter GENERATE_gameMachine bound to: 5'b00010 
	Parameter DISPLAY_CLR1_gameMachine bound to: 5'b00011 
	Parameter DISPLAY_CLR2_gameMachine bound to: 5'b00100 
	Parameter DISPLAY_CLR3_gameMachine bound to: 5'b00101 
	Parameter DISPLAY_CLR4_gameMachine bound to: 5'b00110 
	Parameter DISPLAY_CLR5_gameMachine bound to: 5'b00111 
	Parameter DISPLAY_CLR6_gameMachine bound to: 5'b01000 
	Parameter STORE_gameMachine bound to: 5'b01001 
	Parameter CHECK_gameMachine bound to: 5'b01010 
	Parameter PASS_STAGE_gameMachine bound to: 5'b01011 
	Parameter WIN_GAME_gameMachine bound to: 5'b01100 
	Parameter FAIL_STAGE_gameMachine bound to: 5'b01101 
	Parameter LOSE_GAME_gameMachine bound to: 5'b01110 
	Parameter RESET_gameMachine bound to: 5'b01111 
	Parameter NEXT_gameMachine bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'sequence_generator_6' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/sequence_generator_6.v:7]
	Parameter LEVEL3 bound to: 96'b100000010100100000100100001000010100000110000001010000011000100001000010000101000001001000101000 
	Parameter LEVEL2 bound to: 80'b00011000010010000010100000100100010000010010000110000100100001000010100001000001 
	Parameter LEVEL1 bound to: 64'b1000001010000001001001000001100001000001100000010001001010000100 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_10' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/edge_detector_10.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_10' (5#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/edge_detector_10.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_11' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/counter_11.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_11' (6#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/counter_11.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_12' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/pn_gen_12.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_12' (7#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/pn_gen_12.v:11]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/sequence_generator_6.v:61]
WARNING: [Synth 8-151] case item 4'b1011 is unreachable [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/sequence_generator_6.v:64]
INFO: [Synth 8-6155] done synthesizing module 'sequence_generator_6' (8#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/sequence_generator_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'check_sequence_7' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/check_sequence_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_13' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/alu_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_17' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/adder_17.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/adder_17.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_17' (9#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/adder_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_18' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/compare_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_18' (10#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/compare_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_19' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/boolean_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_19' (11#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/boolean_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_20' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/shifter_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_20' (12#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/shifter_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_21' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/multiplier_21.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_21' (13#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/multiplier_21.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/alu_13.v:100]
INFO: [Synth 8-6155] done synthesizing module 'alu_13' (14#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/alu_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'check_sequence_7' (15#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/check_sequence_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_8' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/multi_seven_seg_8.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_14' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/counter_14.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_14' (16#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/counter_14.v:14]
INFO: [Synth 8-6157] synthesizing module 'char_coder_15' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/char_coder_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'char_coder_15' (17#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/char_coder_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_16' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/decoder_16.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_16' (18#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/decoder_16.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_8' (19#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/multi_seven_seg_8.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_9' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/counter_9.v:14]
	Parameter SIZE bound to: 5'b11100 
	Parameter DIV bound to: 1'b0 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'counter_9' (20#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/counter_9.v:14]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/gameplay_4.v:166]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/gameplay_4.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/gameplay_4.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/gameplay_4.v:235]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/gameplay_4.v:262]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/gameplay_4.v:289]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/gameplay_4.v:314]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/gameplay_4.v:131]
INFO: [Synth 8-6155] done synthesizing module 'gameplay_4' (21#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/gameplay_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (22#1) [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1013.035 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Admin/Documents/alchitry/MemoryGameFinal/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Admin/Documents/alchitry/MemoryGameFinal/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Admin/Documents/alchitry/MemoryGameFinal/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Admin/Documents/alchitry/MemoryGameFinal/work/constraint/customio.xdc]
Finished Parsing XDC File [C:/Users/Admin/Documents/alchitry/MemoryGameFinal/work/constraint/customio.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Admin/Documents/alchitry/MemoryGameFinal/work/constraint/customio.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1013.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_new_level_q_reg' in module 'gameplay_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
*
                  iSTATE |                             0010 |                               11
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_new_level_q_reg' using encoding 'one-hot' in module 'gameplay_4'
WARNING: [Synth 8-327] inferring latch for variable 'M_lives_disp_values_reg' [C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.srcs/sources_1/imports/verilog/gameplay_4.v:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	  17 Input   28 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 2     
	  17 Input   25 Bit        Muxes := 3     
	   2 Input   25 Bit        Muxes := 1     
	  17 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 6     
	   4 Input   16 Bit        Muxes := 5     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	  17 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	  18 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	  17 Input    3 Bit        Muxes := 1     
	  17 Input    2 Bit        Muxes := 2     
	  18 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
	  17 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    64|
|3     |LUT1   |    23|
|4     |LUT2   |    76|
|5     |LUT3   |    38|
|6     |LUT4   |    63|
|7     |LUT5   |    45|
|8     |LUT6   |    99|
|9     |FDRE   |   377|
|10    |FDSE   |    50|
|11    |LD     |     4|
|12    |IBUF   |     9|
|13    |OBUF   |    73|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1013.035 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1013.035 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1013.035 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1013.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1013.035 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Documents/Alchitry/MemoryGameFinal/work/vivado/MemoryGameFinal/MemoryGameFinal.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 14 16:46:25 2021...
