# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../task_a.srcs/sources_1/new/task_a.vhd" \

# Do not sort compile order
nosort
