#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12a605660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12a604f70 .scope module, "clause_assignment_latch_tb" "clause_assignment_latch_tb" 3 1;
 .timescale 0 0;
P_0x600000b65140 .param/l "NUM_CLAUSES" 0 3 3, +C4<00000000000000000000000000010000>;
P_0x600000b65180 .param/l "NUM_VARS_PER_CLAUSE" 0 3 4, +C4<00000000000000000000000000000011>;
P_0x600000b651c0 .param/l "WIDTH" 0 3 5, +C4<0000000000000000000000000000000000000000000000000000000000110000>;
v0x600000c602d0_0 .var "clk", 0 0;
v0x600000c60360_0 .var "input_latched_clauses", 47 0;
v0x600000c603f0_0 .net "output_latched_clauses", 47 0, L_0x600001560690;  1 drivers
S_0x12a6050e0 .scope module, "dut" "clause_assignment_latch" 3 14, 4 1 0, S_0x12a604f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 48 "input_latched_clauses";
    .port_info 2 /OUTPUT 48 "output_latched_clauses";
P_0x600001061480 .param/l "NUM_CLAUSES" 0 4 2, +C4<00000000000000000000000000010000>;
P_0x6000010614c0 .param/l "NUM_VARS_PER_CLAUSE" 0 4 3, +C4<00000000000000000000000000000011>;
L_0x600001560690 .functor BUFZ 48, v0x600000c601b0_0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x600000c60090_0 .net "clk", 0 0, v0x600000c602d0_0;  1 drivers
v0x600000c60120_0 .net "input_latched_clauses", 47 0, v0x600000c60360_0;  1 drivers
v0x600000c601b0_0 .var "latched_clauses_reg", 47 0;
v0x600000c60240_0 .net "output_latched_clauses", 47 0, L_0x600001560690;  alias, 1 drivers
E_0x600002b60cc0 .event posedge, v0x600000c60090_0;
    .scope S_0x12a6050e0;
T_0 ;
    %wait E_0x600002b60cc0;
    %load/vec4 v0x600000c60120_0;
    %assign/vec4 v0x600000c601b0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12a604f70;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600000c602d0_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x600000c602d0_0;
    %inv;
    %store/vec4 v0x600000c602d0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x12a604f70;
T_2 ;
    %vpi_call/w 3 28 "$display", "Starting clause_assignment_latch testbench..." {0 0 0};
    %vpi_call/w 3 29 "$display", "Data width: %0d bits (%0d clauses * %0d vars)", P_0x600000b651c0, P_0x600000b65140, P_0x600000b65180 {0 0 0};
    %vpi_call/w 3 30 "$display", "\000" {0 0 0};
    %vpi_call/w 3 33 "$display", "=== Test 1: Initial state ===" {0 0 0};
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x600000c60360_0, 0, 48;
    %delay 1, 0;
    %vpi_call/w 3 36 "$display", "Before first clock: output = %h", v0x600000c603f0_0 {0 0 0};
    %vpi_call/w 3 37 "$display", "\000" {0 0 0};
    %vpi_call/w 3 40 "$display", "=== Test 2: Latch first value ===" {0 0 0};
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 6844, 0, 13;
    %store/vec4 v0x600000c60360_0, 0, 48;
    %vpi_call/w 3 42 "$display", "Input: %h", v0x600000c60360_0 {0 0 0};
    %wait E_0x600002b60cc0;
    %delay 1, 0;
    %vpi_call/w 3 45 "$display", "After posedge clk: output = %h", v0x600000c603f0_0 {0 0 0};
    %load/vec4 v0x600000c603f0_0;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 6844, 0, 13;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %vpi_call/w 3 46 "$display", "Match: %s", S<0,vec4,u32> {1 0 0};
    %vpi_call/w 3 47 "$display", "\000" {0 0 0};
    %vpi_call/w 3 50 "$display", "=== Test 3: Output holds until next clock ===" {0 0 0};
    %pushi/vec4 4275878409, 0, 32;
    %concati/vec4 34661, 0, 16;
    %store/vec4 v0x600000c60360_0, 0, 48;
    %delay 1, 0;
    %vpi_call/w 3 53 "$display", "Changed input to: %h", v0x600000c60360_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "Output (before clk): %h (should still be old value)", v0x600000c603f0_0 {0 0 0};
    %load/vec4 v0x600000c603f0_0;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 6844, 0, 13;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %vpi_call/w 3 55 "$display", "Match: %s", S<0,vec4,u32> {1 0 0};
    %vpi_call/w 3 56 "$display", "\000" {0 0 0};
    %vpi_call/w 3 59 "$display", "=== Test 4: Latch new value ===" {0 0 0};
    %wait E_0x600002b60cc0;
    %delay 1, 0;
    %vpi_call/w 3 62 "$display", "After posedge clk: output = %h", v0x600000c603f0_0 {0 0 0};
    %load/vec4 v0x600000c603f0_0;
    %pushi/vec4 4275878409, 0, 32;
    %concati/vec4 34661, 0, 16;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %vpi_call/w 3 63 "$display", "Match: %s", S<0,vec4,u32> {1 0 0};
    %vpi_call/w 3 64 "$display", "\000" {0 0 0};
    %vpi_call/w 3 67 "$display", "=== Test 5: Sequence of values ===" {0 0 0};
    %pushi/vec4 2863311530, 0, 32;
    %concati/vec4 43690, 0, 16;
    %store/vec4 v0x600000c60360_0, 0, 48;
    %wait E_0x600002b60cc0;
    %delay 1, 0;
    %vpi_call/w 3 71 "$display", "Cycle 1: input=%h, output=%h", 48'b101010101010101010101010101010101010101010101010, v0x600000c603f0_0 {0 0 0};
    %pushi/vec4 2863311530, 0, 33;
    %concati/vec4 21845, 0, 15;
    %store/vec4 v0x600000c60360_0, 0, 48;
    %wait E_0x600002b60cc0;
    %delay 1, 0;
    %vpi_call/w 3 76 "$display", "Cycle 2: input=%h, output=%h", 48'b010101010101010101010101010101010101010101010101, v0x600000c603f0_0 {0 0 0};
    %pushi/vec4 4042322160, 0, 32;
    %concati/vec4 61680, 0, 16;
    %store/vec4 v0x600000c60360_0, 0, 48;
    %wait E_0x600002b60cc0;
    %delay 1, 0;
    %vpi_call/w 3 81 "$display", "Cycle 3: input=%h, output=%h", 48'b111100001111000011110000111100001111000011110000, v0x600000c603f0_0 {0 0 0};
    %vpi_call/w 3 82 "$display", "\000" {0 0 0};
    %vpi_call/w 3 85 "$display", "=== Test 6: All zeros ===" {0 0 0};
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x600000c60360_0, 0, 48;
    %wait E_0x600002b60cc0;
    %delay 1, 0;
    %vpi_call/w 3 89 "$display", "Input: %h, Output: %h", v0x600000c60360_0, v0x600000c603f0_0 {0 0 0};
    %load/vec4 v0x600000c603f0_0;
    %cmpi/e 0, 0, 48;
    %flag_mov 8, 4;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %vpi_call/w 3 90 "$display", "Match: %s", S<0,vec4,u32> {1 0 0};
    %vpi_call/w 3 91 "$display", "\000" {0 0 0};
    %vpi_call/w 3 94 "$display", "=== Test 7: All ones ===" {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 65535, 0, 16;
    %store/vec4 v0x600000c60360_0, 0, 48;
    %wait E_0x600002b60cc0;
    %delay 1, 0;
    %vpi_call/w 3 98 "$display", "Input: %h, Output: %h", v0x600000c60360_0, v0x600000c603f0_0 {0 0 0};
    %load/vec4 v0x600000c603f0_0;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 65535, 0, 16;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1346458451, 0, 32; draw_string_vec4
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 1178683724, 0, 32; draw_string_vec4
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %vpi_call/w 3 99 "$display", "Match: %s", S<0,vec4,u32> {1 0 0};
    %vpi_call/w 3 100 "$display", "\000" {0 0 0};
    %vpi_call/w 3 102 "$display", "Testbench completed!" {0 0 0};
    %vpi_call/w 3 103 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbenches/clause_assignment_latch_tb.sv";
    "modules/clause_assignment_latch.sv";
