{
  "module_name": "sun5i-ccu.h",
  "hash_id": "828383b152cc272c2b6b5e232469e9659fd5b06ea359f05e891cd69712949caf",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/sun5i-ccu.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_SUN5I_H_\n#define _DT_BINDINGS_CLK_SUN5I_H_\n\n#define CLK_HOSC\t\t1\n\n#define CLK_PLL_VIDEO0_2X\t9\n\n#define CLK_PLL_VIDEO1_2X\t16\n#define CLK_CPU\t\t\t17\n\n#define CLK_AHB_OTG\t\t23\n#define CLK_AHB_EHCI\t\t24\n#define CLK_AHB_OHCI\t\t25\n#define CLK_AHB_SS\t\t26\n#define CLK_AHB_DMA\t\t27\n#define CLK_AHB_BIST\t\t28\n#define CLK_AHB_MMC0\t\t29\n#define CLK_AHB_MMC1\t\t30\n#define CLK_AHB_MMC2\t\t31\n#define CLK_AHB_NAND\t\t32\n#define CLK_AHB_SDRAM\t\t33\n#define CLK_AHB_EMAC\t\t34\n#define CLK_AHB_TS\t\t35\n#define CLK_AHB_SPI0\t\t36\n#define CLK_AHB_SPI1\t\t37\n#define CLK_AHB_SPI2\t\t38\n#define CLK_AHB_GPS\t\t39\n#define CLK_AHB_HSTIMER\t\t40\n#define CLK_AHB_VE\t\t41\n#define CLK_AHB_TVE\t\t42\n#define CLK_AHB_LCD\t\t43\n#define CLK_AHB_CSI\t\t44\n#define CLK_AHB_HDMI\t\t45\n#define CLK_AHB_DE_BE\t\t46\n#define CLK_AHB_DE_FE\t\t47\n#define CLK_AHB_IEP\t\t48\n#define CLK_AHB_GPU\t\t49\n#define CLK_APB0_CODEC\t\t50\n#define CLK_APB0_SPDIF\t\t51\n#define CLK_APB0_I2S\t\t52\n#define CLK_APB0_PIO\t\t53\n#define CLK_APB0_IR\t\t54\n#define CLK_APB0_KEYPAD\t\t55\n#define CLK_APB1_I2C0\t\t56\n#define CLK_APB1_I2C1\t\t57\n#define CLK_APB1_I2C2\t\t58\n#define CLK_APB1_UART0\t\t59\n#define CLK_APB1_UART1\t\t60\n#define CLK_APB1_UART2\t\t61\n#define CLK_APB1_UART3\t\t62\n#define CLK_NAND\t\t63\n#define CLK_MMC0\t\t64\n#define CLK_MMC1\t\t65\n#define CLK_MMC2\t\t66\n#define CLK_TS\t\t\t67\n#define CLK_SS\t\t\t68\n#define CLK_SPI0\t\t69\n#define CLK_SPI1\t\t70\n#define CLK_SPI2\t\t71\n#define CLK_IR\t\t\t72\n#define CLK_I2S\t\t\t73\n#define CLK_SPDIF\t\t74\n#define CLK_KEYPAD\t\t75\n#define CLK_USB_OHCI\t\t76\n#define CLK_USB_PHY0\t\t77\n#define CLK_USB_PHY1\t\t78\n#define CLK_GPS\t\t\t79\n#define CLK_DRAM_VE\t\t80\n#define CLK_DRAM_CSI\t\t81\n#define CLK_DRAM_TS\t\t82\n#define CLK_DRAM_TVE\t\t83\n#define CLK_DRAM_DE_FE\t\t84\n#define CLK_DRAM_DE_BE\t\t85\n#define CLK_DRAM_ACE\t\t86\n#define CLK_DRAM_IEP\t\t87\n#define CLK_DE_BE\t\t88\n#define CLK_DE_FE\t\t89\n#define CLK_TCON_CH0\t\t90\n\n#define CLK_TCON_CH1\t\t92\n#define CLK_CSI\t\t\t93\n#define CLK_VE\t\t\t94\n#define CLK_CODEC\t\t95\n#define CLK_AVS\t\t\t96\n#define CLK_HDMI\t\t97\n#define CLK_GPU\t\t\t98\n#define CLK_MBUS\t\t99\n#define CLK_IEP\t\t\t100\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}