<profile>

<section name = "Vitis HLS Report for 'Sliding'" level="0">
<item name = "Date">Tue Feb 25 14:23:53 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">SDA</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p_CIV-fsvh2892-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.259 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 9440, 10.000 ns, 94.400 us, 1, 9440, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_fu_76">Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2, 9437, 9437, 94.370 us, 94.370 us, 9437, 9437, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 307, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">44, 16, 996, 1963, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 58, -</column>
<column name="Register">-, -, 382, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">3, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_fu_76">Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2, 44, 3, 996, 1883, 0</column>
<column name="mul_28ns_32ns_60_1_1_U51">mul_28ns_32ns_60_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_28ns_32s_32_1_1_U52">mul_28ns_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U53">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U54">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add80_fu_240_p2">+, 0, 0, 39, 32, 2</column>
<column name="add_ln86_fu_130_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln87_fu_151_p2">+, 0, 0, 39, 32, 2</column>
<column name="baseIter_fu_199_p2">+, 0, 0, 39, 32, 32</column>
<column name="sub_fu_234_p2">+, 0, 0, 39, 32, 2</column>
<column name="sub_ln89_fu_189_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_state4_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln88_fu_171_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="max_cycles_fu_176_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="conv3_samepad_read">9, 2, 1, 2</column>
<column name="conv3_sild_write">9, 2, 1, 2</column>
<column name="grp_fu_105_p0">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add80_reg_329">32, 0, 32, 0</column>
<column name="add_ln87_reg_275">32, 0, 32, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="baseIter_reg_303">32, 0, 32, 0</column>
<column name="cycles_read_block_reg_282">28, 0, 28, 0</column>
<column name="cycles_write_block_reg_268">32, 0, 32, 0</column>
<column name="div17_cast_reg_288">28, 0, 28, 0</column>
<column name="div30_cast_reg_319">13, 0, 13, 0</column>
<column name="div_reg_314">28, 0, 28, 0</column>
<column name="grp_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_fu_76_ap_start_reg">1, 0, 1, 0</column>
<column name="lshr_ln2_reg_298">28, 0, 28, 0</column>
<column name="max_cycles_reg_293">32, 0, 32, 0</column>
<column name="mul_ln84_reg_309">60, 0, 60, 0</column>
<column name="sub_reg_324">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Sliding, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Sliding, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Sliding, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Sliding, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Sliding, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Sliding, return value</column>
<column name="conv3_samepad_dout">in, 128, ap_fifo, conv3_samepad, pointer</column>
<column name="conv3_samepad_empty_n">in, 1, ap_fifo, conv3_samepad, pointer</column>
<column name="conv3_samepad_read">out, 1, ap_fifo, conv3_samepad, pointer</column>
<column name="conv3_sild_din">out, 128, ap_fifo, conv3_sild, pointer</column>
<column name="conv3_sild_full_n">in, 1, ap_fifo, conv3_sild, pointer</column>
<column name="conv3_sild_write">out, 1, ap_fifo, conv3_sild, pointer</column>
<column name="R">in, 32, ap_none, R, scalar</column>
<column name="C">in, 32, ap_none, C, scalar</column>
<column name="N">in, 32, ap_none, N, scalar</column>
<column name="M">in, 32, ap_none, M, scalar</column>
<column name="mode">in, 1, ap_none, mode, scalar</column>
</table>
</item>
</section>
</profile>
