# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Decodificador.srcs/sources_1/new/Dec.vhd" \
"../../../../Decodificador.srcs/sim_1/new/Dec_TB.vhd" \

# Do not sort compile order
nosort
