Classic Timing Analyzer report for Cinpaticos3etapa
Wed Nov 09 17:40:40 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                           ; To                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 16.405 ns                        ; Instr_Reg:InsReg|Instr31_26[0] ; Alu[29]                      ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 86.36 MHz ( period = 11.580 ns ) ; Instr_Reg:InsReg|Instr31_26[0] ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                ;                              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                     ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 86.36 MHz ( period = 11.580 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.382 ns               ;
; N/A                                     ; 86.36 MHz ( period = 11.580 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.382 ns               ;
; N/A                                     ; 86.53 MHz ( period = 11.557 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 11.370 ns               ;
; N/A                                     ; 86.67 MHz ( period = 11.538 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 11.354 ns               ;
; N/A                                     ; 87.05 MHz ( period = 11.487 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 11.305 ns               ;
; N/A                                     ; 87.05 MHz ( period = 11.487 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 11.305 ns               ;
; N/A                                     ; 87.12 MHz ( period = 11.478 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.275 ns               ;
; N/A                                     ; 87.12 MHz ( period = 11.478 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.275 ns               ;
; N/A                                     ; 87.22 MHz ( period = 11.465 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.258 ns               ;
; N/A                                     ; 87.22 MHz ( period = 11.465 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.258 ns               ;
; N/A                                     ; 87.26 MHz ( period = 11.460 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 11.282 ns               ;
; N/A                                     ; 87.30 MHz ( period = 11.455 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 11.263 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.449 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.242 ns               ;
; N/A                                     ; 87.34 MHz ( period = 11.449 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.242 ns               ;
; N/A                                     ; 87.40 MHz ( period = 11.442 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 11.246 ns               ;
; N/A                                     ; 87.44 MHz ( period = 11.436 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 11.247 ns               ;
; N/A                                     ; 87.49 MHz ( period = 11.430 ns )                    ; Unidade_Controle:UC|ESTADO.INTERRUPCAO   ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.222 ns               ;
; N/A                                     ; 87.49 MHz ( period = 11.430 ns )                    ; Unidade_Controle:UC|ESTADO.INTERRUPCAO   ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.222 ns               ;
; N/A                                     ; 87.52 MHz ( period = 11.426 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 11.230 ns               ;
; N/A                                     ; 87.54 MHz ( period = 11.423 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 11.230 ns               ;
; N/A                                     ; 87.67 MHz ( period = 11.407 ns )                    ; Unidade_Controle:UC|ESTADO.INTERRUPCAO   ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 11.210 ns               ;
; N/A                                     ; 87.67 MHz ( period = 11.407 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 11.214 ns               ;
; N/A                                     ; 87.68 MHz ( period = 11.405 ns )                    ; Instr_Reg:InsReg|Instr31_26[4]           ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.207 ns               ;
; N/A                                     ; 87.68 MHz ( period = 11.405 ns )                    ; Instr_Reg:InsReg|Instr31_26[4]           ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.207 ns               ;
; N/A                                     ; 87.81 MHz ( period = 11.388 ns )                    ; Unidade_Controle:UC|ESTADO.INTERRUPCAO   ; Registrador:PC_reg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 11.194 ns               ;
; N/A                                     ; 87.83 MHz ( period = 11.385 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 11.198 ns               ;
; N/A                                     ; 87.83 MHz ( period = 11.385 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 11.198 ns               ;
; N/A                                     ; 87.86 MHz ( period = 11.382 ns )                    ; Instr_Reg:InsReg|Instr31_26[4]           ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 11.195 ns               ;
; N/A                                     ; 87.94 MHz ( period = 11.372 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 11.181 ns               ;
; N/A                                     ; 87.94 MHz ( period = 11.372 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 11.181 ns               ;
; N/A                                     ; 87.96 MHz ( period = 11.369 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 11.178 ns               ;
; N/A                                     ; 88.00 MHz ( period = 11.363 ns )                    ; Instr_Reg:InsReg|Instr31_26[4]           ; Registrador:PC_reg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 11.179 ns               ;
; N/A                                     ; 88.04 MHz ( period = 11.359 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 11.184 ns               ;
; N/A                                     ; 88.04 MHz ( period = 11.358 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 11.175 ns               ;
; N/A                                     ; 88.06 MHz ( period = 11.356 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 11.165 ns               ;
; N/A                                     ; 88.06 MHz ( period = 11.356 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 11.165 ns               ;
; N/A                                     ; 88.08 MHz ( period = 11.353 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 11.160 ns               ;
; N/A                                     ; 88.08 MHz ( period = 11.353 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 11.160 ns               ;
; N/A                                     ; 88.09 MHz ( period = 11.352 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 11.165 ns               ;
; N/A                                     ; 88.14 MHz ( period = 11.345 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 11.158 ns               ;
; N/A                                     ; 88.18 MHz ( period = 11.341 ns )                    ; Unidade_Controle:UC|ESTADO.BEQ           ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.134 ns               ;
; N/A                                     ; 88.18 MHz ( period = 11.341 ns )                    ; Unidade_Controle:UC|ESTADO.BEQ           ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.134 ns               ;
; N/A                                     ; 88.19 MHz ( period = 11.339 ns )                    ; Unidade_Controle:UC|ESTADO.INEXISTENTE   ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.136 ns               ;
; N/A                                     ; 88.19 MHz ( period = 11.339 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 11.150 ns               ;
; N/A                                     ; 88.19 MHz ( period = 11.339 ns )                    ; Unidade_Controle:UC|ESTADO.INEXISTENTE   ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.136 ns               ;
; N/A                                     ; 88.21 MHz ( period = 11.337 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 11.163 ns               ;
; N/A                                     ; 88.21 MHz ( period = 11.337 ns )                    ; Unidade_Controle:UC|ESTADO.INTERRUPCAO   ; Registrador:PC_reg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 11.145 ns               ;
; N/A                                     ; 88.21 MHz ( period = 11.337 ns )                    ; Unidade_Controle:UC|ESTADO.INTERRUPCAO   ; Registrador:PC_reg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 11.145 ns               ;
; N/A                                     ; 88.21 MHz ( period = 11.336 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 11.162 ns               ;
; N/A                                     ; 88.25 MHz ( period = 11.332 ns )                    ; Instr_Reg:InsReg|Instr15_0[1]            ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.124 ns               ;
; N/A                                     ; 88.25 MHz ( period = 11.332 ns )                    ; Instr_Reg:InsReg|Instr15_0[1]            ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.124 ns               ;
; N/A                                     ; 88.27 MHz ( period = 11.329 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 11.142 ns               ;
; N/A                                     ; 88.27 MHz ( period = 11.329 ns )                    ; Instr_Reg:InsReg|Instr31_26[3]           ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.121 ns               ;
; N/A                                     ; 88.27 MHz ( period = 11.329 ns )                    ; Instr_Reg:InsReg|Instr31_26[3]           ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.121 ns               ;
; N/A                                     ; 88.28 MHz ( period = 11.328 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 11.140 ns               ;
; N/A                                     ; 88.34 MHz ( period = 11.320 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 11.143 ns               ;
; N/A                                     ; 88.35 MHz ( period = 11.318 ns )                    ; Unidade_Controle:UC|ESTADO.BEQ           ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 11.122 ns               ;
; N/A                                     ; 88.35 MHz ( period = 11.318 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_ShiftV ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.111 ns               ;
; N/A                                     ; 88.35 MHz ( period = 11.318 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_ShiftV ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.111 ns               ;
; N/A                                     ; 88.37 MHz ( period = 11.316 ns )                    ; Unidade_Controle:UC|ESTADO.INEXISTENTE   ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 11.124 ns               ;
; N/A                                     ; 88.39 MHz ( period = 11.313 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 11.122 ns               ;
; N/A                                     ; 88.40 MHz ( period = 11.312 ns )                    ; Instr_Reg:InsReg|Instr31_26[4]           ; Registrador:PC_reg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 11.130 ns               ;
; N/A                                     ; 88.40 MHz ( period = 11.312 ns )                    ; Instr_Reg:InsReg|Instr31_26[4]           ; Registrador:PC_reg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 11.130 ns               ;
; N/A                                     ; 88.42 MHz ( period = 11.310 ns )                    ; Unidade_Controle:UC|ESTADO.INTERRUPCAO   ; Registrador:PC_reg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 11.122 ns               ;
; N/A                                     ; 88.42 MHz ( period = 11.310 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 11.122 ns               ;
; N/A                                     ; 88.42 MHz ( period = 11.310 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 11.122 ns               ;
; N/A                                     ; 88.43 MHz ( period = 11.309 ns )                    ; Instr_Reg:InsReg|Instr15_0[1]            ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 11.112 ns               ;
; N/A                                     ; 88.44 MHz ( period = 11.307 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 11.125 ns               ;
; N/A                                     ; 88.44 MHz ( period = 11.307 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 11.125 ns               ;
; N/A                                     ; 88.44 MHz ( period = 11.307 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 11.125 ns               ;
; N/A                                     ; 88.44 MHz ( period = 11.307 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 11.125 ns               ;
; N/A                                     ; 88.45 MHz ( period = 11.306 ns )                    ; Instr_Reg:InsReg|Instr31_26[3]           ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 11.109 ns               ;
; N/A                                     ; 88.46 MHz ( period = 11.305 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 11.118 ns               ;
; N/A                                     ; 88.46 MHz ( period = 11.304 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 11.118 ns               ;
; N/A                                     ; 88.47 MHz ( period = 11.303 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 11.117 ns               ;
; N/A                                     ; 88.50 MHz ( period = 11.299 ns )                    ; Unidade_Controle:UC|ESTADO.BEQ           ; Registrador:PC_reg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 11.106 ns               ;
; N/A                                     ; 88.52 MHz ( period = 11.297 ns )                    ; Unidade_Controle:UC|ESTADO.INEXISTENTE   ; Registrador:PC_reg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 11.108 ns               ;
; N/A                                     ; 88.53 MHz ( period = 11.295 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_ShiftV ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 11.099 ns               ;
; N/A                                     ; 88.57 MHz ( period = 11.290 ns )                    ; Instr_Reg:InsReg|Instr31_26[5]           ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.092 ns               ;
; N/A                                     ; 88.57 MHz ( period = 11.290 ns )                    ; Instr_Reg:InsReg|Instr31_26[5]           ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.092 ns               ;
; N/A                                     ; 88.57 MHz ( period = 11.290 ns )                    ; Instr_Reg:InsReg|Instr15_0[1]            ; Registrador:PC_reg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 11.096 ns               ;
; N/A                                     ; 88.60 MHz ( period = 11.287 ns )                    ; Instr_Reg:InsReg|Instr31_26[3]           ; Registrador:PC_reg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 11.093 ns               ;
; N/A                                     ; 88.61 MHz ( period = 11.285 ns )                    ; Instr_Reg:InsReg|Instr31_26[4]           ; Registrador:PC_reg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 11.107 ns               ;
; N/A                                     ; 88.66 MHz ( period = 11.279 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 11.090 ns               ;
; N/A                                     ; 88.66 MHz ( period = 11.279 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 11.090 ns               ;
; N/A                                     ; 88.68 MHz ( period = 11.276 ns )                    ; Instr_Reg:InsReg|Instr15_0[2]            ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.071 ns               ;
; N/A                                     ; 88.68 MHz ( period = 11.276 ns )                    ; Instr_Reg:InsReg|Instr15_0[2]            ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.071 ns               ;
; N/A                                     ; 88.68 MHz ( period = 11.276 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_ShiftV ; Registrador:PC_reg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 11.083 ns               ;
; N/A                                     ; 88.72 MHz ( period = 11.272 ns )                    ; Instr_Reg:InsReg|Instr15_0[3]            ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.067 ns               ;
; N/A                                     ; 88.72 MHz ( period = 11.272 ns )                    ; Instr_Reg:InsReg|Instr15_0[3]            ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.067 ns               ;
; N/A                                     ; 88.75 MHz ( period = 11.267 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 11.071 ns               ;
; N/A                                     ; 88.75 MHz ( period = 11.267 ns )                    ; Instr_Reg:InsReg|Instr31_26[5]           ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 11.080 ns               ;
; N/A                                     ; 88.81 MHz ( period = 11.260 ns )                    ; Instr_Reg:InsReg|Instr31_26[1]           ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.052 ns               ;
; N/A                                     ; 88.81 MHz ( period = 11.260 ns )                    ; Instr_Reg:InsReg|Instr31_26[1]           ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.052 ns               ;
; N/A                                     ; 88.83 MHz ( period = 11.257 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 11.077 ns               ;
; N/A                                     ; 88.86 MHz ( period = 11.254 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 11.054 ns               ;
; N/A                                     ; 88.87 MHz ( period = 11.253 ns )                    ; Instr_Reg:InsReg|Instr15_0[2]            ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 11.059 ns               ;
; N/A                                     ; 88.88 MHz ( period = 11.251 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 11.053 ns               ;
; N/A                                     ; 88.88 MHz ( period = 11.251 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 11.053 ns               ;
; N/A                                     ; 88.89 MHz ( period = 11.250 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 11.058 ns               ;
; N/A                                     ; 88.90 MHz ( period = 11.249 ns )                    ; Instr_Reg:InsReg|Instr15_0[3]            ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 11.055 ns               ;
; N/A                                     ; 88.90 MHz ( period = 11.248 ns )                    ; Unidade_Controle:UC|ESTADO.WRITE_RD      ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.045 ns               ;
; N/A                                     ; 88.90 MHz ( period = 11.248 ns )                    ; Unidade_Controle:UC|ESTADO.WRITE_RD      ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.045 ns               ;
; N/A                                     ; 88.90 MHz ( period = 11.248 ns )                    ; Instr_Reg:InsReg|Instr31_26[5]           ; Registrador:PC_reg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 11.064 ns               ;
; N/A                                     ; 88.90 MHz ( period = 11.248 ns )                    ; Unidade_Controle:UC|ESTADO.BEQ           ; Registrador:PC_reg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 11.057 ns               ;
; N/A                                     ; 88.90 MHz ( period = 11.248 ns )                    ; Unidade_Controle:UC|ESTADO.BEQ           ; Registrador:PC_reg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 11.057 ns               ;
; N/A                                     ; 88.92 MHz ( period = 11.246 ns )                    ; Unidade_Controle:UC|ESTADO.INEXISTENTE   ; Registrador:PC_reg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 11.059 ns               ;
; N/A                                     ; 88.92 MHz ( period = 11.246 ns )                    ; Unidade_Controle:UC|ESTADO.INEXISTENTE   ; Registrador:PC_reg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 11.059 ns               ;
; N/A                                     ; 88.94 MHz ( period = 11.244 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 11.060 ns               ;
; N/A                                     ; 88.94 MHz ( period = 11.243 ns )                    ; Instr_Reg:InsReg|Instr31_26[0]           ; Registrador:PC_reg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 11.058 ns               ;
; N/A                                     ; 88.98 MHz ( period = 11.239 ns )                    ; Instr_Reg:InsReg|Instr15_0[1]            ; Registrador:PC_reg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 11.047 ns               ;
; N/A                                     ; 88.98 MHz ( period = 11.239 ns )                    ; Instr_Reg:InsReg|Instr15_0[1]            ; Registrador:PC_reg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 11.047 ns               ;
; N/A                                     ; 88.98 MHz ( period = 11.238 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 11.038 ns               ;
; N/A                                     ; 88.98 MHz ( period = 11.238 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 11.036 ns               ;
; N/A                                     ; 88.98 MHz ( period = 11.238 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 11.036 ns               ;
; N/A                                     ; 88.99 MHz ( period = 11.237 ns )                    ; Instr_Reg:InsReg|Instr31_26[1]           ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 11.040 ns               ;
; N/A                                     ; 88.99 MHz ( period = 11.237 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 11.041 ns               ;
; N/A                                     ; 88.99 MHz ( period = 11.237 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 11.043 ns               ;
; N/A                                     ; 89.00 MHz ( period = 11.236 ns )                    ; Instr_Reg:InsReg|Instr31_26[3]           ; Registrador:PC_reg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 11.044 ns               ;
; N/A                                     ; 89.00 MHz ( period = 11.236 ns )                    ; Instr_Reg:InsReg|Instr31_26[3]           ; Registrador:PC_reg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 11.044 ns               ;
; N/A                                     ; 89.01 MHz ( period = 11.235 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 11.056 ns               ;
; N/A                                     ; 89.02 MHz ( period = 11.234 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 11.055 ns               ;
; N/A                                     ; 89.02 MHz ( period = 11.234 ns )                    ; Instr_Reg:InsReg|Instr15_0[2]            ; Registrador:PC_reg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 11.043 ns               ;
; N/A                                     ; 89.05 MHz ( period = 11.230 ns )                    ; Instr_Reg:InsReg|Instr15_0[3]            ; Registrador:PC_reg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 11.039 ns               ;
; N/A                                     ; 89.06 MHz ( period = 11.228 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 11.044 ns               ;
; N/A                                     ; 89.08 MHz ( period = 11.226 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 11.033 ns               ;
; N/A                                     ; 89.09 MHz ( period = 11.225 ns )                    ; Unidade_Controle:UC|ESTADO.WRITE_RD      ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 11.033 ns               ;
; N/A                                     ; 89.09 MHz ( period = 11.225 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_ShiftV ; Registrador:PC_reg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 11.034 ns               ;
; N/A                                     ; 89.09 MHz ( period = 11.225 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_ShiftV ; Registrador:PC_reg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 11.034 ns               ;
; N/A                                     ; 89.09 MHz ( period = 11.224 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 11.026 ns               ;
; N/A                                     ; 89.11 MHz ( period = 11.222 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 11.039 ns               ;
; N/A                                     ; 89.11 MHz ( period = 11.222 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 11.020 ns               ;
; N/A                                     ; 89.11 MHz ( period = 11.222 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 11.020 ns               ;
; N/A                                     ; 89.12 MHz ( period = 11.221 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 11.038 ns               ;
; N/A                                     ; 89.12 MHz ( period = 11.221 ns )                    ; Unidade_Controle:UC|ESTADO.BEQ           ; Registrador:PC_reg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 11.034 ns               ;
; N/A                                     ; 89.12 MHz ( period = 11.221 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 11.025 ns               ;
; N/A                                     ; 89.13 MHz ( period = 11.219 ns )                    ; Unidade_Controle:UC|ESTADO.INTERRUPCAO   ; Registrador:PC_reg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 11.018 ns               ;
; N/A                                     ; 89.13 MHz ( period = 11.219 ns )                    ; Unidade_Controle:UC|ESTADO.INEXISTENTE   ; Registrador:PC_reg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 11.036 ns               ;
; N/A                                     ; 89.14 MHz ( period = 11.218 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 11.036 ns               ;
; N/A                                     ; 89.14 MHz ( period = 11.218 ns )                    ; Instr_Reg:InsReg|Instr31_26[1]           ; Registrador:PC_reg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 11.024 ns               ;
; N/A                                     ; 89.17 MHz ( period = 11.215 ns )                    ; Unidade_Controle:UC|ESTADO.WRITE_SLT     ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.008 ns               ;
; N/A                                     ; 89.17 MHz ( period = 11.215 ns )                    ; Unidade_Controle:UC|ESTADO.WRITE_SLT     ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.008 ns               ;
; N/A                                     ; 89.18 MHz ( period = 11.213 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 11.016 ns               ;
; N/A                                     ; 89.18 MHz ( period = 11.213 ns )                    ; Instr_Reg:InsReg|Instr15_0[5]            ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.008 ns               ;
; N/A                                     ; 89.18 MHz ( period = 11.213 ns )                    ; Instr_Reg:InsReg|Instr15_0[5]            ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.008 ns               ;
; N/A                                     ; 89.19 MHz ( period = 11.212 ns )                    ; Instr_Reg:InsReg|Instr15_0[1]            ; Registrador:PC_reg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 11.024 ns               ;
; N/A                                     ; 89.20 MHz ( period = 11.211 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 11.015 ns               ;
; N/A                                     ; 89.21 MHz ( period = 11.209 ns )                    ; Instr_Reg:InsReg|Instr31_26[3]           ; Registrador:PC_reg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 11.021 ns               ;
; N/A                                     ; 89.21 MHz ( period = 11.209 ns )                    ; Unidade_Controle:UC|ESTADO.BNE           ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 11.002 ns               ;
; N/A                                     ; 89.21 MHz ( period = 11.209 ns )                    ; Unidade_Controle:UC|ESTADO.INTERRUPCAO   ; Registrador:PC_reg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 11.024 ns               ;
; N/A                                     ; 89.21 MHz ( period = 11.209 ns )                    ; Unidade_Controle:UC|ESTADO.BNE           ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 11.002 ns               ;
; N/A                                     ; 89.22 MHz ( period = 11.208 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 11.015 ns               ;
; N/A                                     ; 89.22 MHz ( period = 11.208 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 11.015 ns               ;
; N/A                                     ; 89.22 MHz ( period = 11.208 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 11.010 ns               ;
; N/A                                     ; 89.24 MHz ( period = 11.206 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 11.023 ns               ;
; N/A                                     ; 89.24 MHz ( period = 11.206 ns )                    ; Unidade_Controle:UC|ESTADO.WRITE_RD      ; Registrador:PC_reg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 11.017 ns               ;
; N/A                                     ; 89.25 MHz ( period = 11.205 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 11.019 ns               ;
; N/A                                     ; 89.25 MHz ( period = 11.205 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 11.022 ns               ;
; N/A                                     ; 89.25 MHz ( period = 11.205 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 11.018 ns               ;
; N/A                                     ; 89.25 MHz ( period = 11.205 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 11.018 ns               ;
; N/A                                     ; 89.25 MHz ( period = 11.205 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 11.018 ns               ;
; N/A                                     ; 89.25 MHz ( period = 11.205 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 11.018 ns               ;
; N/A                                     ; 89.26 MHz ( period = 11.203 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 11.011 ns               ;
; N/A                                     ; 89.26 MHz ( period = 11.203 ns )                    ; Unidade_Controle:UC|ESTADO.INTERRUPCAO   ; Registrador:PC_reg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 89.26 MHz ( period = 11.203 ns )                    ; Unidade_Controle:UC|ESTADO.INTERRUPCAO   ; Registrador:PC_reg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 89.26 MHz ( period = 11.203 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_I      ; Registrador:PC_reg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 10.996 ns               ;
; N/A                                     ; 89.26 MHz ( period = 11.203 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_I      ; Registrador:PC_reg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 10.996 ns               ;
; N/A                                     ; 89.27 MHz ( period = 11.202 ns )                    ; Unidade_Controle:UC|ESTADO.INTERRUPCAO   ; Registrador:PC_reg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 11.005 ns               ;
; N/A                                     ; 89.27 MHz ( period = 11.202 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 11.011 ns               ;
; N/A                                     ; 89.28 MHz ( period = 11.201 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_R      ; Registrador:PC_reg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 11.010 ns               ;
; N/A                                     ; 89.30 MHz ( period = 11.198 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_ShiftV ; Registrador:PC_reg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 11.011 ns               ;
; N/A                                     ; 89.30 MHz ( period = 11.198 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 10.998 ns               ;
; N/A                                     ; 89.31 MHz ( period = 11.197 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 11.000 ns               ;
; N/A                                     ; 89.31 MHz ( period = 11.197 ns )                    ; Instr_Reg:InsReg|Instr31_26[5]           ; Registrador:PC_reg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 11.015 ns               ;
; N/A                                     ; 89.31 MHz ( period = 11.197 ns )                    ; Instr_Reg:InsReg|Instr31_26[5]           ; Registrador:PC_reg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 11.015 ns               ;
; N/A                                     ; 89.33 MHz ( period = 11.195 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 10.998 ns               ;
; N/A                                     ; 89.33 MHz ( period = 11.195 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 10.998 ns               ;
; N/A                                     ; 89.33 MHz ( period = 11.194 ns )                    ; Instr_Reg:InsReg|Instr31_26[4]           ; Registrador:PC_reg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 11.003 ns               ;
; N/A                                     ; 89.35 MHz ( period = 11.192 ns )                    ; Unidade_Controle:UC|ESTADO.WRITE_SLT     ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 10.996 ns               ;
; N/A                                     ; 89.35 MHz ( period = 11.192 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 11.001 ns               ;
; N/A                                     ; 89.35 MHz ( period = 11.192 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 11.001 ns               ;
; N/A                                     ; 89.35 MHz ( period = 11.192 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 11.001 ns               ;
; N/A                                     ; 89.35 MHz ( period = 11.192 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 11.001 ns               ;
; N/A                                     ; 89.37 MHz ( period = 11.190 ns )                    ; Instr_Reg:InsReg|Instr15_0[5]            ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 10.996 ns               ;
; N/A                                     ; 89.37 MHz ( period = 11.190 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 10.994 ns               ;
; N/A                                     ; 89.37 MHz ( period = 11.189 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 11.003 ns               ;
; N/A                                     ; 89.37 MHz ( period = 11.189 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 10.994 ns               ;
; N/A                                     ; 89.37 MHz ( period = 11.189 ns )                    ; Unidade_Controle:UC|ESTADO.INTERRUPCAO   ; Registrador:PC_reg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 10.990 ns               ;
; N/A                                     ; 89.38 MHz ( period = 11.188 ns )                    ; Unidade_Controle:UC|ESTADO.OVERFLOW      ; Registrador:PC_reg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 10.993 ns               ;
; N/A                                     ; 89.39 MHz ( period = 11.187 ns )                    ; Unidade_Controle:UC|ESTADO.INTERRUPCAO   ; Registrador:PC_reg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 11.003 ns               ;
; N/A                                     ; 89.40 MHz ( period = 11.186 ns )                    ; Unidade_Controle:UC|ESTADO.INTERRUPCAO   ; Registrador:PC_reg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 11.002 ns               ;
; N/A                                     ; 89.40 MHz ( period = 11.186 ns )                    ; Unidade_Controle:UC|ESTADO.BNE           ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 10.990 ns               ;
; N/A                                     ; 89.41 MHz ( period = 11.184 ns )                    ; Instr_Reg:InsReg|Instr31_26[4]           ; Registrador:PC_reg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 11.009 ns               ;
; N/A                                     ; 89.42 MHz ( period = 11.183 ns )                    ; Instr_Reg:InsReg|Instr15_0[2]            ; Registrador:PC_reg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 10.994 ns               ;
; N/A                                     ; 89.42 MHz ( period = 11.183 ns )                    ; Instr_Reg:InsReg|Instr15_0[2]            ; Registrador:PC_reg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 10.994 ns               ;
; N/A                                     ; 89.43 MHz ( period = 11.182 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 10.982 ns               ;
; N/A                                     ; 89.45 MHz ( period = 11.180 ns )                    ; Unidade_Controle:UC|ESTADO.CLASSE_I      ; Registrador:PC_reg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 10.984 ns               ;
; N/A                                     ; 89.45 MHz ( period = 11.179 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 10.982 ns               ;
; N/A                                     ; 89.45 MHz ( period = 11.179 ns )                    ; Unidade_Controle:UC|ESTADO.JR            ; Registrador:PC_reg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 10.982 ns               ;
; N/A                                     ; 89.45 MHz ( period = 11.179 ns )                    ; Instr_Reg:InsReg|Instr15_0[3]            ; Registrador:PC_reg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 10.990 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                          ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                          ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 16.405 ns  ; Instr_Reg:InsReg|Instr31_26[0]                ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.303 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_R           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.294 ns  ; Instr_Reg:InsReg|Instr31_26[0]                ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 16.290 ns  ; Unidade_Controle:UC|ESTADO.OVERFLOW           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.274 ns  ; Unidade_Controle:UC|ESTADO.JR                 ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.255 ns  ; Unidade_Controle:UC|ESTADO.INTERRUPCAO        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.230 ns  ; Instr_Reg:InsReg|Instr31_26[4]                ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.192 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_R           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 16.179 ns  ; Unidade_Controle:UC|ESTADO.OVERFLOW           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 16.166 ns  ; Unidade_Controle:UC|ESTADO.BEQ                ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.164 ns  ; Unidade_Controle:UC|ESTADO.INEXISTENTE        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.163 ns  ; Unidade_Controle:UC|ESTADO.JR                 ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 16.157 ns  ; Instr_Reg:InsReg|Instr15_0[1]                 ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.154 ns  ; Instr_Reg:InsReg|Instr31_26[3]                ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.144 ns  ; Unidade_Controle:UC|ESTADO.INTERRUPCAO        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 16.143 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_ShiftV      ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.119 ns  ; Instr_Reg:InsReg|Instr31_26[4]                ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 16.115 ns  ; Instr_Reg:InsReg|Instr31_26[5]                ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.101 ns  ; Instr_Reg:InsReg|Instr15_0[2]                 ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.097 ns  ; Instr_Reg:InsReg|Instr15_0[3]                 ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.085 ns  ; Instr_Reg:InsReg|Instr31_26[1]                ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.073 ns  ; Unidade_Controle:UC|ESTADO.WRITE_RD           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.055 ns  ; Unidade_Controle:UC|ESTADO.BEQ                ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 16.053 ns  ; Unidade_Controle:UC|ESTADO.INEXISTENTE        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 16.046 ns  ; Instr_Reg:InsReg|Instr15_0[1]                 ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 16.043 ns  ; Instr_Reg:InsReg|Instr31_26[3]                ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 16.040 ns  ; Unidade_Controle:UC|ESTADO.WRITE_SLT          ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.038 ns  ; Instr_Reg:InsReg|Instr15_0[5]                 ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.034 ns  ; Unidade_Controle:UC|ESTADO.BNE                ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.032 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_ShiftV      ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 16.028 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_I           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 16.004 ns  ; Instr_Reg:InsReg|Instr31_26[5]                ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.990 ns  ; Instr_Reg:InsReg|Instr15_0[2]                 ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.987 ns  ; Instr_Reg:InsReg|Instr31_26[2]                ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.986 ns  ; Instr_Reg:InsReg|Instr15_0[3]                 ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.974 ns  ; Instr_Reg:InsReg|Instr31_26[1]                ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.962 ns  ; Unidade_Controle:UC|ESTADO.WRITE_RD           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.929 ns  ; Unidade_Controle:UC|ESTADO.WRITE_SLT          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.927 ns  ; Instr_Reg:InsReg|Instr15_0[5]                 ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.925 ns  ; Unidade_Controle:UC|ESTADO.REF_MEM            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.923 ns  ; Unidade_Controle:UC|ESTADO.BNE                ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.917 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_I           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.913 ns  ; Instr_Reg:InsReg|Instr15_0[0]                 ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.882 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_Shift       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.876 ns  ; Instr_Reg:InsReg|Instr31_26[2]                ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.814 ns  ; Unidade_Controle:UC|ESTADO.REF_MEM            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.813 ns  ; Unidade_Controle:UC|ESTADO.MEM_READ           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.802 ns  ; Instr_Reg:InsReg|Instr15_0[0]                 ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.771 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_Shift       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.714 ns  ; Instr_Reg:InsReg|Instr31_26[0]                ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.702 ns  ; Unidade_Controle:UC|ESTADO.MEM_READ           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.685 ns  ; Instr_Reg:InsReg|Instr15_0[4]                 ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.681 ns  ; Unidade_Controle:UC|ESTADO.IR_WRITE           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.664 ns  ; Unidade_Controle:UC|ESTADO.JAL                ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.612 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_R           ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.599 ns  ; Unidade_Controle:UC|ESTADO.OVERFLOW           ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.591 ns  ; Unidade_Controle:UC|ESTADO.JUMP               ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.583 ns  ; Unidade_Controle:UC|ESTADO.JR                 ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.574 ns  ; Instr_Reg:InsReg|Instr15_0[4]                 ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.570 ns  ; Unidade_Controle:UC|ESTADO.IR_WRITE           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.569 ns  ; Unidade_Controle:UC|ESTADO.JUMP~DUPLICATE     ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.564 ns  ; Unidade_Controle:UC|ESTADO.INTERRUPCAO        ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.553 ns  ; Unidade_Controle:UC|ESTADO.JAL                ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.539 ns  ; Instr_Reg:InsReg|Instr31_26[4]                ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.480 ns  ; Unidade_Controle:UC|ESTADO.JUMP               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.475 ns  ; Unidade_Controle:UC|ESTADO.BEQ                ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.473 ns  ; Unidade_Controle:UC|ESTADO.INEXISTENTE        ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.466 ns  ; Instr_Reg:InsReg|Instr15_0[1]                 ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.463 ns  ; Instr_Reg:InsReg|Instr31_26[3]                ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.458 ns  ; Unidade_Controle:UC|ESTADO.JUMP~DUPLICATE     ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.452 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_ShiftV      ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.424 ns  ; Instr_Reg:InsReg|Instr31_26[5]                ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.410 ns  ; Instr_Reg:InsReg|Instr15_0[2]                 ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.406 ns  ; Instr_Reg:InsReg|Instr15_0[3]                 ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.403 ns  ; Unidade_Controle:UC|ESTADO.SB                 ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.394 ns  ; Instr_Reg:InsReg|Instr31_26[1]                ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.382 ns  ; Unidade_Controle:UC|ESTADO.WRITE_RD           ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.372 ns  ; Registrador:A|Saida[2]                        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.349 ns  ; Unidade_Controle:UC|ESTADO.WRITE_SLT          ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.347 ns  ; Instr_Reg:InsReg|Instr15_0[5]                 ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.343 ns  ; Unidade_Controle:UC|ESTADO.BNE                ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.337 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_I           ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; Unidade_Controle:UC|ESTADO.LUI                ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.317 ns  ; Unidade_Controle:UC|ESTADO.SH                 ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.296 ns  ; Instr_Reg:InsReg|Instr31_26[2]                ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.295 ns  ; Registrador:B|Saida[2]                        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.292 ns  ; Unidade_Controle:UC|ESTADO.SB                 ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.262 ns  ; Registrador:A|Saida[3]                        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.261 ns  ; Registrador:A|Saida[2]                        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.234 ns  ; Unidade_Controle:UC|ESTADO.REF_MEM            ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.224 ns  ; Unidade_Controle:UC|ESTADO.LUI                ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.222 ns  ; Instr_Reg:InsReg|Instr15_0[0]                 ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.220 ns  ; Instr_Reg:InsReg|Instr31_26[0]                ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 15.206 ns  ; Unidade_Controle:UC|ESTADO.SH                 ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.191 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_Shift       ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.184 ns  ; Registrador:B|Saida[2]                        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.151 ns  ; Registrador:A|Saida[3]                        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 15.125 ns  ; Registrador:PC_reg|Saida[2]                   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.122 ns  ; Unidade_Controle:UC|ESTADO.MEM_READ           ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 15.118 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_R           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 15.105 ns  ; Unidade_Controle:UC|ESTADO.OVERFLOW           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 15.089 ns  ; Unidade_Controle:UC|ESTADO.JR                 ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 15.070 ns  ; Unidade_Controle:UC|ESTADO.INTERRUPCAO        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 15.053 ns  ; Instr_Reg:InsReg|Instr31_26[0]                ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 15.051 ns  ; Registrador:PC_reg|Saida[1]                   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.045 ns  ; Instr_Reg:InsReg|Instr31_26[4]                ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 15.039 ns  ; Registrador:A|Saida[0]                        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 15.014 ns  ; Registrador:PC_reg|Saida[2]                   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 14.994 ns  ; Instr_Reg:InsReg|Instr15_0[4]                 ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 14.990 ns  ; Unidade_Controle:UC|ESTADO.IR_WRITE           ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 14.981 ns  ; Unidade_Controle:UC|ESTADO.BEQ                ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.979 ns  ; Unidade_Controle:UC|ESTADO.INEXISTENTE        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.973 ns  ; Unidade_Controle:UC|ESTADO.JAL                ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 14.972 ns  ; Instr_Reg:InsReg|Instr15_0[1]                 ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.969 ns  ; Instr_Reg:InsReg|Instr31_26[3]                ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.958 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_ShiftV      ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.951 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_R           ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.940 ns  ; Registrador:PC_reg|Saida[1]                   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 14.938 ns  ; Unidade_Controle:UC|ESTADO.OVERFLOW           ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.930 ns  ; Instr_Reg:InsReg|Instr31_26[5]                ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.928 ns  ; Registrador:A|Saida[0]                        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 14.926 ns  ; Registrador:B|Saida[17]                       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 14.924 ns  ; Registrador:B|Saida[0]                        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 14.922 ns  ; Unidade_Controle:UC|ESTADO.JR                 ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.918 ns  ; Instr_Reg:InsReg|Instr31_26[0]                ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 14.916 ns  ; Instr_Reg:InsReg|Instr15_0[2]                 ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.912 ns  ; Instr_Reg:InsReg|Instr15_0[3]                 ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.907 ns  ; Registrador:PC_reg|Saida[0]                   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 14.903 ns  ; Unidade_Controle:UC|ESTADO.INTERRUPCAO        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.900 ns  ; Instr_Reg:InsReg|Instr31_26[1]                ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.900 ns  ; Unidade_Controle:UC|ESTADO.JUMP               ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 14.888 ns  ; Unidade_Controle:UC|ESTADO.WRITE_RD           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.878 ns  ; Instr_Reg:InsReg|Instr31_26[4]                ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.878 ns  ; Unidade_Controle:UC|ESTADO.JUMP~DUPLICATE     ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 14.858 ns  ; Registrador:PC_reg|Saida[3]                   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 14.855 ns  ; Unidade_Controle:UC|ESTADO.WRITE_SLT          ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.853 ns  ; Instr_Reg:InsReg|Instr15_0[5]                 ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.849 ns  ; Unidade_Controle:UC|ESTADO.BNE                ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.843 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_I           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.824 ns  ; Registrador:B|Saida[5]                        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 14.816 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_R           ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 14.815 ns  ; Registrador:B|Saida[17]                       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 14.814 ns  ; Unidade_Controle:UC|ESTADO.BEQ                ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.813 ns  ; Registrador:B|Saida[0]                        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 14.812 ns  ; Unidade_Controle:UC|ESTADO.INEXISTENTE        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.805 ns  ; Instr_Reg:InsReg|Instr15_0[1]                 ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.803 ns  ; Unidade_Controle:UC|ESTADO.OVERFLOW           ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 14.802 ns  ; Instr_Reg:InsReg|Instr31_26[2]                ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.802 ns  ; Instr_Reg:InsReg|Instr31_26[3]                ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.796 ns  ; Registrador:PC_reg|Saida[0]                   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 14.791 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_ShiftV      ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.790 ns  ; Instr_Reg:InsReg|Instr31_26[0]                ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 14.787 ns  ; Unidade_Controle:UC|ESTADO.JR                 ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 14.782 ns  ; Instr_Reg:InsReg|Instr31_26[0]                ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 14.768 ns  ; Unidade_Controle:UC|ESTADO.INTERRUPCAO        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 14.763 ns  ; Instr_Reg:InsReg|Instr31_26[5]                ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.749 ns  ; Instr_Reg:InsReg|Instr15_0[2]                 ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.747 ns  ; Registrador:PC_reg|Saida[3]                   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 14.745 ns  ; Instr_Reg:InsReg|Instr15_0[3]                 ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.743 ns  ; Instr_Reg:InsReg|Instr31_26[4]                ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 14.740 ns  ; Unidade_Controle:UC|ESTADO.REF_MEM            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.733 ns  ; Instr_Reg:InsReg|Instr31_26[1]                ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.728 ns  ; Instr_Reg:InsReg|Instr15_0[0]                 ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.725 ns  ; Registrador:B|Saida[1]                        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 14.721 ns  ; Unidade_Controle:UC|ESTADO.WRITE_RD           ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.713 ns  ; Registrador:B|Saida[5]                        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 14.712 ns  ; Unidade_Controle:UC|ESTADO.SB                 ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 14.697 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_Shift       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.688 ns  ; Unidade_Controle:UC|ESTADO.WRITE_SLT          ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.688 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_R           ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 14.686 ns  ; Instr_Reg:InsReg|Instr15_0[5]                 ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.682 ns  ; Unidade_Controle:UC|ESTADO.BNE                ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.681 ns  ; Registrador:A|Saida[2]                        ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 14.680 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_R           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 14.679 ns  ; Unidade_Controle:UC|ESTADO.BEQ                ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 14.677 ns  ; Unidade_Controle:UC|ESTADO.INEXISTENTE        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 14.676 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_I           ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.675 ns  ; Unidade_Controle:UC|ESTADO.OVERFLOW           ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 14.670 ns  ; Instr_Reg:InsReg|Instr15_0[1]                 ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 14.667 ns  ; Unidade_Controle:UC|ESTADO.OVERFLOW           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 14.667 ns  ; Instr_Reg:InsReg|Instr31_26[3]                ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 14.659 ns  ; Unidade_Controle:UC|ESTADO.JR                 ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 14.656 ns  ; Unidade_Controle:UC|ESTADO.CLASSE_ShiftV      ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 14.651 ns  ; Unidade_Controle:UC|ESTADO.JR                 ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 14.644 ns  ; Unidade_Controle:UC|ESTADO.LUI                ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 14.640 ns  ; Unidade_Controle:UC|ESTADO.INTERRUPCAO        ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 14.635 ns  ; Instr_Reg:InsReg|Instr31_26[2]                ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 14.632 ns  ; Unidade_Controle:UC|ESTADO.INTERRUPCAO        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 14.628 ns  ; Unidade_Controle:UC|ESTADO.MEM_READ           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 14.628 ns  ; Instr_Reg:InsReg|Instr31_26[5]                ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 14.626 ns  ; Unidade_Controle:UC|ESTADO.SH                 ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 14.615 ns  ; Instr_Reg:InsReg|Instr31_26[4]                ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 14.614 ns  ; Registrador:B|Saida[1]                        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 14.614 ns  ; Instr_Reg:InsReg|Instr15_0[2]                 ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 14.610 ns  ; Instr_Reg:InsReg|Instr15_0[3]                 ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 14.609 ns  ; Instr_Reg:InsReg|Instr31_26[0]                ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 14.607 ns  ; Instr_Reg:InsReg|Instr31_26[4]                ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 14.604 ns  ; Registrador:B|Saida[2]                        ; Alu[18] ; clock      ;
; N/A                                     ; None                                                ; 14.598 ns  ; Instr_Reg:InsReg|Instr31_26[1]                ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 14.589 ns  ; Unidade_Controle:UC|ESTADO.MEM_READ~DUPLICATE ; Alu[29] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                               ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 09 17:40:40 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cinpaticos3etapa -c Cinpaticos3etapa --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 86.36 MHz between source register "Instr_Reg:InsReg|Instr31_26[0]" and destination register "Registrador:PC_reg|Saida[15]" (period= 11.58 ns)
    Info: + Longest register to register delay is 11.382 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y13_N13; Fanout = 24; REG Node = 'Instr_Reg:InsReg|Instr31_26[0]'
        Info: 2: + IC(0.604 ns) + CELL(0.357 ns) = 0.961 ns; Loc. = LCCOMB_X29_Y13_N22; Fanout = 2; COMB Node = 'CONTROLE_ULA:ControleUla|Mux1~0'
        Info: 3: + IC(0.784 ns) + CELL(0.053 ns) = 1.798 ns; Loc. = LCCOMB_X25_Y14_N8; Fanout = 104; COMB Node = 'CONTROLE_ULA:ControleUla|Mux1~1'
        Info: 4: + IC(0.821 ns) + CELL(0.225 ns) = 2.844 ns; Loc. = LCCOMB_X27_Y13_N20; Fanout = 3; COMB Node = 'Ula32:ALU_componente|Mux62~0'
        Info: 5: + IC(0.626 ns) + CELL(0.225 ns) = 3.695 ns; Loc. = LCCOMB_X27_Y14_N10; Fanout = 3; COMB Node = 'Ula32:ALU_componente|carry_temp[1]~2'
        Info: 6: + IC(0.214 ns) + CELL(0.053 ns) = 3.962 ns; Loc. = LCCOMB_X27_Y14_N8; Fanout = 4; COMB Node = 'Ula32:ALU_componente|carry_temp[3]~3'
        Info: 7: + IC(0.314 ns) + CELL(0.053 ns) = 4.329 ns; Loc. = LCCOMB_X27_Y14_N30; Fanout = 4; COMB Node = 'Ula32:ALU_componente|carry_temp[5]~5'
        Info: 8: + IC(0.211 ns) + CELL(0.053 ns) = 4.593 ns; Loc. = LCCOMB_X27_Y14_N16; Fanout = 5; COMB Node = 'Ula32:ALU_componente|carry_temp[7]~6'
        Info: 9: + IC(0.228 ns) + CELL(0.053 ns) = 4.874 ns; Loc. = LCCOMB_X27_Y14_N4; Fanout = 5; COMB Node = 'Ula32:ALU_componente|carry_temp[9]~8'
        Info: 10: + IC(0.234 ns) + CELL(0.053 ns) = 5.161 ns; Loc. = LCCOMB_X27_Y14_N24; Fanout = 7; COMB Node = 'Ula32:ALU_componente|carry_temp[11]~9'
        Info: 11: + IC(0.636 ns) + CELL(0.053 ns) = 5.850 ns; Loc. = LCCOMB_X26_Y16_N22; Fanout = 1; COMB Node = 'Ula32:ALU_componente|carry_temp[14]~12DUPLICATE'
        Info: 12: + IC(0.210 ns) + CELL(0.154 ns) = 6.214 ns; Loc. = LCCOMB_X26_Y16_N26; Fanout = 5; COMB Node = 'Ula32:ALU_componente|carry_temp[17]~14'
        Info: 13: + IC(0.215 ns) + CELL(0.053 ns) = 6.482 ns; Loc. = LCCOMB_X26_Y16_N28; Fanout = 2; COMB Node = 'Ula32:ALU_componente|carry_temp[18]~15'
        Info: 14: + IC(0.214 ns) + CELL(0.154 ns) = 6.850 ns; Loc. = LCCOMB_X26_Y16_N4; Fanout = 5; COMB Node = 'Ula32:ALU_componente|carry_temp[21]~18'
        Info: 15: + IC(0.222 ns) + CELL(0.053 ns) = 7.125 ns; Loc. = LCCOMB_X26_Y16_N8; Fanout = 2; COMB Node = 'Ula32:ALU_componente|carry_temp[22]~20'
        Info: 16: + IC(0.210 ns) + CELL(0.225 ns) = 7.560 ns; Loc. = LCCOMB_X26_Y16_N2; Fanout = 3; COMB Node = 'Ula32:ALU_componente|carry_temp[23]~21'
        Info: 17: + IC(0.305 ns) + CELL(0.053 ns) = 7.918 ns; Loc. = LCCOMB_X27_Y16_N18; Fanout = 5; COMB Node = 'Ula32:ALU_componente|Mux7~1'
        Info: 18: + IC(0.605 ns) + CELL(0.154 ns) = 8.677 ns; Loc. = LCCOMB_X26_Y15_N28; Fanout = 1; COMB Node = 'Ula32:ALU_componente|Equal0~6'
        Info: 19: + IC(0.214 ns) + CELL(0.154 ns) = 9.045 ns; Loc. = LCCOMB_X26_Y15_N18; Fanout = 2; COMB Node = 'Ula32:ALU_componente|Equal0~3'
        Info: 20: + IC(0.247 ns) + CELL(0.228 ns) = 9.520 ns; Loc. = LCCOMB_X26_Y15_N26; Fanout = 1; COMB Node = 'Ula32:ALU_componente|Equal0~4'
        Info: 21: + IC(0.201 ns) + CELL(0.053 ns) = 9.774 ns; Loc. = LCCOMB_X26_Y15_N6; Fanout = 28; COMB Node = 'CIRCUITO_PC:circuito1|saida'
        Info: 22: + IC(0.862 ns) + CELL(0.746 ns) = 11.382 ns; Loc. = LCFF_X29_Y17_N15; Fanout = 3; REG Node = 'Registrador:PC_reg|Saida[15]'
        Info: Total cell delay = 3.205 ns ( 28.16 % )
        Info: Total interconnect delay = 8.177 ns ( 71.84 % )
    Info: - Smallest clock skew is -0.014 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.467 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1449; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X29_Y17_N15; Fanout = 3; REG Node = 'Registrador:PC_reg|Saida[15]'
            Info: Total cell delay = 1.472 ns ( 59.67 % )
            Info: Total interconnect delay = 0.995 ns ( 40.33 % )
        Info: - Longest clock path from clock "clock" to source register is 2.481 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1449; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X29_Y13_N13; Fanout = 24; REG Node = 'Instr_Reg:InsReg|Instr31_26[0]'
            Info: Total cell delay = 1.472 ns ( 59.33 % )
            Info: Total interconnect delay = 1.009 ns ( 40.67 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clock" to destination pin "Alu[29]" through register "Instr_Reg:InsReg|Instr31_26[0]" is 16.405 ns
    Info: + Longest clock path from clock "clock" to source register is 2.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1449; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X29_Y13_N13; Fanout = 24; REG Node = 'Instr_Reg:InsReg|Instr31_26[0]'
        Info: Total cell delay = 1.472 ns ( 59.33 % )
        Info: Total interconnect delay = 1.009 ns ( 40.67 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 13.830 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y13_N13; Fanout = 24; REG Node = 'Instr_Reg:InsReg|Instr31_26[0]'
        Info: 2: + IC(0.604 ns) + CELL(0.357 ns) = 0.961 ns; Loc. = LCCOMB_X29_Y13_N22; Fanout = 2; COMB Node = 'CONTROLE_ULA:ControleUla|Mux1~0'
        Info: 3: + IC(0.784 ns) + CELL(0.053 ns) = 1.798 ns; Loc. = LCCOMB_X25_Y14_N8; Fanout = 104; COMB Node = 'CONTROLE_ULA:ControleUla|Mux1~1'
        Info: 4: + IC(0.821 ns) + CELL(0.225 ns) = 2.844 ns; Loc. = LCCOMB_X27_Y13_N20; Fanout = 3; COMB Node = 'Ula32:ALU_componente|Mux62~0'
        Info: 5: + IC(0.626 ns) + CELL(0.225 ns) = 3.695 ns; Loc. = LCCOMB_X27_Y14_N10; Fanout = 3; COMB Node = 'Ula32:ALU_componente|carry_temp[1]~2'
        Info: 6: + IC(0.214 ns) + CELL(0.053 ns) = 3.962 ns; Loc. = LCCOMB_X27_Y14_N8; Fanout = 4; COMB Node = 'Ula32:ALU_componente|carry_temp[3]~3'
        Info: 7: + IC(0.314 ns) + CELL(0.053 ns) = 4.329 ns; Loc. = LCCOMB_X27_Y14_N30; Fanout = 4; COMB Node = 'Ula32:ALU_componente|carry_temp[5]~5'
        Info: 8: + IC(0.211 ns) + CELL(0.053 ns) = 4.593 ns; Loc. = LCCOMB_X27_Y14_N16; Fanout = 5; COMB Node = 'Ula32:ALU_componente|carry_temp[7]~6'
        Info: 9: + IC(0.228 ns) + CELL(0.053 ns) = 4.874 ns; Loc. = LCCOMB_X27_Y14_N4; Fanout = 5; COMB Node = 'Ula32:ALU_componente|carry_temp[9]~8'
        Info: 10: + IC(0.234 ns) + CELL(0.053 ns) = 5.161 ns; Loc. = LCCOMB_X27_Y14_N24; Fanout = 7; COMB Node = 'Ula32:ALU_componente|carry_temp[11]~9'
        Info: 11: + IC(0.636 ns) + CELL(0.053 ns) = 5.850 ns; Loc. = LCCOMB_X26_Y16_N22; Fanout = 1; COMB Node = 'Ula32:ALU_componente|carry_temp[14]~12DUPLICATE'
        Info: 12: + IC(0.210 ns) + CELL(0.154 ns) = 6.214 ns; Loc. = LCCOMB_X26_Y16_N26; Fanout = 5; COMB Node = 'Ula32:ALU_componente|carry_temp[17]~14'
        Info: 13: + IC(0.215 ns) + CELL(0.053 ns) = 6.482 ns; Loc. = LCCOMB_X26_Y16_N28; Fanout = 2; COMB Node = 'Ula32:ALU_componente|carry_temp[18]~15'
        Info: 14: + IC(0.214 ns) + CELL(0.154 ns) = 6.850 ns; Loc. = LCCOMB_X26_Y16_N4; Fanout = 5; COMB Node = 'Ula32:ALU_componente|carry_temp[21]~18'
        Info: 15: + IC(0.222 ns) + CELL(0.053 ns) = 7.125 ns; Loc. = LCCOMB_X26_Y16_N8; Fanout = 2; COMB Node = 'Ula32:ALU_componente|carry_temp[22]~20'
        Info: 16: + IC(0.210 ns) + CELL(0.154 ns) = 7.489 ns; Loc. = LCCOMB_X26_Y16_N14; Fanout = 5; COMB Node = 'Ula32:ALU_componente|carry_temp[25]~22'
        Info: 17: + IC(0.609 ns) + CELL(0.053 ns) = 8.151 ns; Loc. = LCCOMB_X26_Y15_N24; Fanout = 3; COMB Node = 'Ula32:ALU_componente|carry_temp[26]~23'
        Info: 18: + IC(0.225 ns) + CELL(0.225 ns) = 8.601 ns; Loc. = LCCOMB_X26_Y15_N14; Fanout = 3; COMB Node = 'Ula32:ALU_componente|carry_temp[27]~25'
        Info: 19: + IC(0.322 ns) + CELL(0.053 ns) = 8.976 ns; Loc. = LCCOMB_X25_Y15_N20; Fanout = 6; COMB Node = 'Ula32:ALU_componente|Mux2~1'
        Info: 20: + IC(2.902 ns) + CELL(1.952 ns) = 13.830 ns; Loc. = PIN_Y18; Fanout = 0; PIN Node = 'Alu[29]'
        Info: Total cell delay = 4.029 ns ( 29.13 % )
        Info: Total interconnect delay = 9.801 ns ( 70.87 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Wed Nov 09 17:40:41 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


