
5. Printing statistics.

=== $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           1321
   Number of public wires:           9
   Number of public wire bits:     531
   Number of memories:               1
   Number of memory bits:          262
   Number of processes:              0
   Number of cells:                 12
     $dffe_131                       2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_131                        2
     $mux_2                          2

=== SizedFIFO_x ===

   Number of wires:                 17
   Number of wire bits:            278
   Number of public wires:          17
   Number of public wire bits:     278
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_x               1

=== generic_fifo_sc_x ===

   Number of wires:                 93
   Number of wire bits:            629
   Number of public wires:          27
   Number of public wire bits:     555
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add_2                          3
     $add_3                          2
     $and_1                         25
     $eq_2                           4
     $ge_32                          2
     $le_32                          2
     $logic_not_1                    5
     $lt_32                          2
     $mux_1                         12
     $mux_3                          2
     $ne_2                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram      1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_2                        2
     $sdffe_3                        1

=== design hierarchy ===

   SizedFIFO_x                       1
     generic_fifo_sc_x               1
       $paramod$8362091736f44a56020a5546c34621742906a62a\dual_port_ram      1

   Number of wires:                127
   Number of wire bits:           2228
   Number of public wires:          53
   Number of public wire bits:    1364
   Number of memories:               1
   Number of memory bits:          262
   Number of processes:              0
   Number of cells:                 95
     $add_2                          3
     $add_3                          2
     $and_1                         25
     $dffe_131                       2
     $eq_2                           4
     $ge_32                          2
     $le_32                          2
     $logic_not_1                    5
     $lt_32                          2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                         14
     $mux_131                        2
     $mux_2                          2
     $mux_3                          2
     $ne_2                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_2                        2
     $sdffe_3                        1

