{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@107:117@HdlIdDef", "\nwire cgs_beat_is_cgs = &char_is_cgs;\nwire cgs_beat_has_error = |char_is_error;\n\nreg ifs_ready = 1'b0;\nreg [2:0] frame_align = 'h00;\nreg [2:0] frame_align_int;\n\nwire [DATA_PATH_WIDTH*8-1:0] phy_data_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@104:114", "\nreg [DATA_PATH_WIDTH-1:0] char_is_error = 1'b0;\nreg [DATA_PATH_WIDTH-1:0] charisk28 = 4'b0000;\n\nwire cgs_beat_is_cgs = &char_is_cgs;\nwire cgs_beat_has_error = |char_is_error;\n\nreg ifs_ready = 1'b0;\nreg [2:0] frame_align = 'h00;\nreg [2:0] frame_align_int;\n\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@106:116", "reg [DATA_PATH_WIDTH-1:0] charisk28 = 4'b0000;\n\nwire cgs_beat_is_cgs = &char_is_cgs;\nwire cgs_beat_has_error = |char_is_error;\n\nreg ifs_ready = 1'b0;\nreg [2:0] frame_align = 'h00;\nreg [2:0] frame_align_int;\n\nwire [DATA_PATH_WIDTH*8-1:0] phy_data_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@103:113", "reg [DATA_PATH_WIDTH-1:0] char_is_cgs = 1'b0;        // K28.5 /K/\n\nreg [DATA_PATH_WIDTH-1:0] char_is_error = 1'b0;\nreg [DATA_PATH_WIDTH-1:0] charisk28 = 4'b0000;\n\nwire cgs_beat_is_cgs = &char_is_cgs;\nwire cgs_beat_has_error = |char_is_error;\n\nreg ifs_ready = 1'b0;\nreg [2:0] frame_align = 'h00;\nreg [2:0] frame_align_int;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@110:120", "\nreg ifs_ready = 1'b0;\nreg [2:0] frame_align = 'h00;\nreg [2:0] frame_align_int;\n\nwire [DATA_PATH_WIDTH*8-1:0] phy_data_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned;\nwire [DATA_PATH_WIDTH*8-1:0] data_replaced;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_lane.v@108:118", "wire cgs_beat_is_cgs = &char_is_cgs;\nwire cgs_beat_has_error = |char_is_error;\n\nreg ifs_ready = 1'b0;\nreg [2:0] frame_align = 'h00;\nreg [2:0] frame_align_int;\n\nwire [DATA_PATH_WIDTH*8-1:0] phy_data_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned_s;\nwire [DATA_PATH_WIDTH*8-1:0] data_aligned_s;\nwire [DATA_PATH_WIDTH-1:0] charisk28_aligned;\n"]], "Diff Content": {"Delete": [[112, "reg [2:0] frame_align = 'h00;\n"]], "Add": []}}