[['cleaning brush', 'comprise', 'carrier'], ['cleaning brush', 'comprise', 'cleaning unit']]
[['cleaning unit', 'comprise', 'plurality of cleaning beans'], ['plurality of cleaning beans', 'set_on', 'surface of the carrier'], ['plurality of cleaning beans', 'arranged_in', 'spiral arrangement']]
[['spiral', 'coiling_around', 'carrier'], ['spiral', 'coiling_around', 'end of the carrier'], ['spiral', 'coiling_around', 'other end']]
[['spiral curve path', 'formed_to', 'coil the carrier'], ['cleaning beans', 'arranged_in', 'spiral curve path']]
[['present invention', 'use', 'cleaning beans'], ['cleaning beans', 'comprise', 'cleaning unit'], ['cleaning beans', 'set_on', 'surface of the carrier']]
[['spiral cleaning unit', 'generate', 'flow field'], ['flow field', 'comprise', 'vertical flow'], ['flow field', 'comprise', 'horizontal flow'], ['vertical flow', 'formed_to', 'object to be cleaned'], ['horizontal flow', 'generate', 'parallel stream']]
[['dirt', 'removed_by', 'traditional matrix cleaning device']]
[['dilute chemical solution producing apparatus', 'comprise', 'supply line of ultrapure water'], ['supply line of ultrapure water', 'comprise', 'platinum group metal carrying resin column'], ['supply line of ultrapure water', 'comprise', 'membrane-type deaeration apparatus'], ['supply line of ultrapure water', 'comprise', 'gas dissolving membrane apparatus'], ['washing chemical solution injection apparatus', 'arranged_in', 'platinum group metal carrying resin column'], ['washing chemical solution injection apparatus', 'arranged_in', 'membrane-type deaeration apparatus']]
[['inert gas source', 'connected_to', 'gas phase side of the membrane-type deaeration apparatus'], ['inert gas source', 'connected_to', 'gas phase side of the gas dissolving membrane apparatus']]
[['discharge line', 'connected_to', 'gas dissolving membrane apparatus']]
[['dilute chemical solution producing apparatus', 'generate', 'dilute chemical solution'], ['dilute chemical solution', 'have', 'dissolved oxygen'], ['dilute chemical solution', 'have', 'dissolved hydrogen peroxide'], ['dissolved oxygen', 'removed_from', 'dilute chemical solution'], ['dissolved hydrogen peroxide', 'removed_from', 'dilute chemical solution'], ['dilute chemical solution', 'used_in', 'washing step'], ['washing step', 'used_for', 'semiconductor washing']]
[['semiconductor structures', 'used_for', 'wafer flatness control'], ['methods', 'used_for', 'wafer flatness control'], ['methods', 'used_for', 'forming semiconductor structures']]
[['model', 'indicative_of', 'flatness difference'], ['flatness difference', 'indicative_of', 'wafer'], ['flatness difference', 'between', 'first direction'], ['flatness difference', 'between', 'second direction']]
[['flatness difference', 'associated_with', 'fabrication stages'], ['fabrication stages', 'part_of', 'semiconductor devices'], ['semiconductor devices', 'located_on', 'front side of the wafer']]
[['compensation pattern', 'formed_to', 'reducing flatness difference'], ['reducing flatness difference', 'based_on', 'model']]
[['compensation structure', 'formed_on', 'backside'], ['backside', 'opposite_to', 'front side'], ['compensation structure', 'based_on', 'compensation pattern'], ['compensation structure', 'reduce', 'flatness difference'], ['compensation structure', 'formed_on', 'fabrication stages']]
[['present invention', 'associated_with', 'supported silica bilayer'], ['supported silica bilayer', 'also_known_as', 'SiO2 bilayer film']]
[['silica bilayer film', 'supported_in', 'silica bilayer film'], ['silica bilayer film', 'comprise', 'two atomic layers'], ['two atomic layers', 'comprise', 'corner-sharing SiO4 tetrahedra'], ['silica bilayer film', 'formed_to', 'chemically saturated structure'], ['silica bilayer film', 'comprise', 'pores']]
[['silica bilayer film', 'have', 'first side'], ['silica bilayer film', 'have', 'second side'], ['first side', 'supported_in', 'removable polymer film']]
[['invention', 'relates_to', 'process for producing supported silica bilayer film'], ['invention', 'relates_to', 'process for transferring silica bilayer film'], ['invention', 'relates_to', 'free-standing silica bilayer film'], ['invention', 'relates_to', 'stack comprising plurality of silica bilayer films'], ['invention', 'relates_to', 'filed-effect transistor'], ['filed-effect transistor', 'have', 'gate oxide'], ['gate oxide', 'comprise', 'silica bilayer film'], ['gate oxide', 'comprising', 'stack of silica bilayer films'], ['invention', 'relates_to', 'use of silica bilayer film']]
[['Methods', 'used_for', 'forming a differential layer'], ['differential layer', 'example_of', 'Contact Etch Stop Layer (CESL)'], ['differential layer', 'used_in', 'semiconductor device'], ['structures', 'formed_by', 'methods']]
[['structure', 'comprising', 'active area'], ['active area', 'located_on', 'substrate'], ['structure', 'comprising', 'gate structure'], ['gate structure', 'located_on', 'active area'], ['structure', 'comprising', 'gate spacer'], ['gate spacer', 'located_along', 'sidewall of the gate structure'], ['structure', 'comprising', 'differential etch stop layer']]
[['differential etch stop layer', 'have', 'first portion'], ['differential etch stop layer', 'have', 'second portion'], ['first portion', 'located_along', 'sidewall of the gate spacer'], ['second portion', 'located_on', 'upper surface of the source/drain region']]
[['first thickness', 'located_in', 'first portion'], ['first thickness', 'perpendicular_to', 'sidewall of the gate spacer'], ['second thickness', 'located_in', 'second portion'], ['second thickness', 'perpendicular_to', 'upper surface of the source/drain region']]
[['second thickness', 'greater_than', 'first thickness']]
[['methods', 'used_for', 'selective deposition'], ['selective deposition', 'applied_to', 'material'], ['material', 'set_on', 'sidewall surface'], ['sidewall surface', 'part_of', 'patterned feature']]
[['methods', 'comprising', 'providing a substrate'], ['substrate', 'have', 'feature'], ['feature', 'recessed_from', 'surface of the substrate']]
[['feature', 'comprising', 'bottom'], ['feature', 'comprising', 'sidewall'], ['sidewall', 'extends_from', 'bottom']]
[['conformal film', 'set_on', 'feature'], ['atomic layer deposition (ALD) process', 'used_for', 'deposited_on']]
[['conformal film', 'deposited_on', 'bottom'], ['substrate', 'exposed_to', 'directional plasma'], ['conformal film on the bottom', 'less dense than', 'conformal film on the sidewall']]
[['modified conformal film', 'deposited_on', 'bottom of the feature'], ['modified conformal film', 'etched', 'preferentially']]
[['methods', 'used_for', 'selective deposition'], ['selective deposition', 'located_on', 'horizontal surface'], ['horizontal surface', 'part_of', 'patterned feature']]
[['method', 'used_for', 'forming doped regions'], ['forming doped regions', 'by', 'diffusion'], ['forming doped regions', 'used_in', 'gallium nitride materials'], ['substrate structure', 'includes', 'gallium nitride layer'], ['method', 'includes', 'providing a substrate structure'], ['method', 'includes', 'forming a mask'], ['mask', 'located_on', 'gallium nitride layer']]
[['mask', 'located_on', 'portions'], ['portions', 'located_on', 'top surface'], ['top surface', 'part_of', 'gallium nitride layer']]
[['method', 'comprising', 'depositing magnesium-containing gallium nitride layer'], ['magnesium-containing gallium nitride layer', 'located_on', 'top surface of gallium nitride layer'], ['method', 'comprising', 'forming magnesium-doped regions'], ['magnesium-doped regions', 'located_in', 'gallium nitride layer'], ['magnesium', 'diffused_into', 'gallium nitride layer'], ['magnesium', 'diffused_through', 'one or more portions']]
[['magnesium-containing gallium nitride layer', 'provides', 'source of magnesium dopants']]
[['method', 'comprising', 'removing magnesium-containing gallium nitride layer'], ['method', 'comprising', 'removing mask']]
[['method for manufacturing a device', 'comprising', 'first process'], ['method for manufacturing a device', 'comprising', 'second process'], ['method for manufacturing a device', 'comprising', 'third process'], ['method for manufacturing a device', 'comprising', 'fourth process']]
[['first process', 'comprising', 'providing a structure body'], ['structure body', 'located_at', 'first surface'], ['first surface', 'part_of', 'substrate']]
[['substrate', 'have', 'light-transmissive'], ['substrate', 'includes', 'second surface']]
[['light transmissivity', 'lower_than', 'light transmissivity of the substrate'], ['light transmissivity', 'attribute_of', 'structure body']]
[['second process', 'comprising', 'providing a negative-type photoresist'], ['negative-type photoresist', 'located_at', 'second surface']]
[['third process', 'includes', 'irradiating the substrate'], ['irradiating the substrate', 'used_for', 'expose a portion of the photoresist']]
[['light', 'exposed_to', 'first direction'], ['first direction', 'from', 'first surface'], ['first direction', 'from', 'second surface']]
[['light', 'diffused_through', 'substrate']]
[['fourth process', 'comprising', 'developing the photoresist'], ['photoresist', 'adhere_to', 'second surface'], ['photoresist', 'etched', 'other portion']]
[['technique', 'used_for', 'patterning'], ['technique', 'used_for', 'workpiece'], ['workpiece', 'example_of', 'integrated circuit workpiece']]
[['method', 'comprising', 'receiving dataset'], ['dataset', 'specify', 'plurality features'], ['plurality features', 'formed_on', 'workpiece']]
[['first patterning', 'deposited_on', 'hard mask'], ['hard mask', 'part_of', 'workpiece'], ['first patterning', 'based_on', 'first set of features'], ['first set of features', 'part_of', 'plurality of features'], ['first spacer material', 'deposited_on', 'sidewall'], ['sidewall', 'part_of', 'patterned hard mask']]
[['second patterning', 'based_on', 'second set of features'], ['second spacer material', 'deposited_on', 'sidewall'], ['sidewall', 'part_of', 'first spacer material']]
[['third patterning', 'by', 'third set of features']]
[['portion of the workpiece', 'processed_using', 'pattern'], ['pattern', 'processed_using', 'remainder'], ['remainder', 'part_of', 'patterned hard mask layer'], ['remainder', 'part_of', 'first spacer material'], ['remainder', 'part_of', 'second spacer material']]
[['method', 'used_for', 'fabricating a semiconductor device'], ['method', 'comprising', 'forming a semiconductor fin'], ['semiconductor fin', 'comprise', 'channel region'], ['channel region', 'used_for', 'fin field effect transistor (finFET)']]
[['gate oxide layer', 'formed_on', 'channel']]
[['gate oxide layer', 'exposed_to', 'nitrogen containing agent'], ['nitrogen containing agent', 'formed_by', 'nitrogenous layer'], ['nitrogen containing agent', 'formed_by', 'interfacial layer']]
[]
[['high-k dielectric layer', 'formed_on', 'interfacial layer']]
[['metal gate', 'formed_on', 'high-k dielectric layer']]
[['nitrogenous layer', 'removed_by', 'rinsing'], ['rinsing', 'used_for', 'semiconductor fin'], ['rinsing', 'applied_to', 'deionized water']]
[['gate oxide', 'comprising', 'material'], ['interfacial layer', 'comprising', 'material']]
[['method', 'used_for', 'removing an oxide layer']]
[['metal layer', 'deposited_on', 'oxide layer'], ['oxide layer', 'deposited_on', 'top surface'], ['top surface', 'part_of', 'germanium substrate']]
[['metal oxide layer', 'deposited_on', 'metal layer']]
[['metal oxide layer', 'includes', 'metal material'], ['metal layer', 'includes', 'metal material']]
[['metal layer', 'processed_using', 'oxide layer'], ['metal layer', 'combine_with', 'metal oxide layer'], ['oxide layer', 'combine_with', 'metal oxide layer'], ['metal layer', 'formed_by', 'dielectric layer'], ['oxide layer', 'form', 'dielectric layer'], ['metal oxide layer', 'form', 'dielectric layer'], ['dielectric layer', 'formed_during', 'anneal process']]
[['oxide layer', 'etched', 'metal layer'], ['oxide layer', 'removed_during', 'anneal process']]
[['semiconductor construction', 'comprising', 'one or more openings'], ['one or more openings', 'extend_into', 'substrate']]
[['openings', 'filled_with', 'dielectric material'], ['dielectric material', 'comprising', 'silicon'], ['dielectric material', 'comprising', 'oxygen'], ['dielectric material', 'comprising', 'carbon']]
[['carbon', 'located_in', 'concentration'], ['concentration', 'within_range', '3 atomic percent'], ['concentration', 'within_range', '20 atomic percent']]
[['method', 'used_for', 'providing dielectric fill'], ['dielectric fill', 'located_in', 'semiconductor construction'], ['semiconductor construction', 'have', 'opening']]
[['semiconductor construction', 'have', 'upper surface'], ['upper surface', 'proximate_to', 'opening']]
[['method', 'include', 'forming photopatternable dielectric material'], ['forming photopatternable dielectric material', 'located_in', 'opening'], ['forming photopatternable dielectric material', 'located_on', 'upper surface'], ['method', 'include', 'exposing photopatternable dielectric material'], ['exposing photopatternable dielectric material', 'used_for', 'patterned actinic radiation']]
[['photopatternable dielectric material', 'etched', 'pattern'], ['photopatternable dielectric material', 'developed_to', 'first dielectric structure'], ['first dielectric structure', 'filled_with', 'opening'], ['photopatternable dielectric material', 'removed_from', 'upper surface']]
[['hybrid-bonded semiconductor structures', 'have', 'Embodiments'], ['methods', 'used_for', 'forming a hybrid-bonded semiconductor structure']]
[['method', 'include', 'providing a substrate'], ['method', 'include', 'forming a base dielectric layer'], ['base dielectric layer', 'located_on', 'substrate']]
[['method', 'include', 'forming first conductive structures'], ['method', 'include', 'forming second conductive structures'], ['first conductive structures', 'located_in', 'base dielectric layer'], ['second conductive structures', 'located_in', 'base dielectric layer'], ['method', 'include', 'disposing alternating dielectric layer stack']]
[['alternating dielectric layer stack', 'includes', 'first dielectric layer'], ['first dielectric layer', 'located_on', 'base dielectric layer'], ['first dielectric layer', 'located_on', 'first conductive structures'], ['first dielectric layer', 'located_on', 'second conductive structures'], ['alternating dielectric layer stack', 'includes', 'second dielectric layer'], ['alternating dielectric layer stack', 'includes', 'third dielectric layer'], ['alternating dielectric layer stack', 'includes', 'fourth dielectric layer']]
[['method', 'include', 'planarizing'], ['method', 'include', 'etching'], ['planarizing', 'processed_using', 'alternating dielectric layer stack'], ['etching', 'processed_using', 'alternating dielectric layer stack'], ['etching', 'form', 'first openings'], ['etching', 'form', 'second openings'], ['etching', 'use', 'preset etching rates'], ['preset etching rates', 'processed_using', 'first dielectric layers'], ['preset etching rates', 'processed_using', 'second dielectric layers'], ['preset etching rates', 'processed_using', 'third dielectric layers'], ['preset etching rates', 'processed_using', 'fourth dielectric layers']]
[['etching', 'continues_until', 'portions of the first conductive structures'], ['etching', 'continues_until', 'portions of the second conductive structures'], ['portions of the first conductive structures', 'are', 'exposed'], ['portions of the second conductive structures', 'are', 'exposed']]
[['conductive material', 'formed_by', 'first opening'], ['conductive material', 'formed_by', 'second opening'], ['conductive material', 'used_for', 'lead wires']]
[['Conformal hermetic dielectric films', 'suitable_for', 'dielectric diffusion barriers'], ['Conformal hermetic dielectric films', 'located_on', '3D topography']]
[['dielectric diffusion barrier', 'includes', 'dielectric layer'], ['dielectric layer', 'example_of', 'metal oxide'], ['dielectric layer', 'by', 'atomic layer deposition (ALD) techniques'], ['atomic layer deposition (ALD) techniques', 'by', 'conformality'], ['atomic layer deposition (ALD) techniques', 'by', 'density'], ['conformality', 'greater_than', 'conventional silicon dioxide-based film'], ['density', 'greater_than', 'conventional silicon dioxide-based film'], ['conventional silicon dioxide-based film', 'deposited_by', 'PECVD process'], ['dielectric diffusion barrier', 'used_for', 'thinner contiguous hermetic diffusion barrier']]
[['diffusion barrier', 'comprise', 'multi-layered film'], ['multi-layered film', 'include', 'high-k dielectric layer'], ['multi-layered film', 'include', 'low-k dielectric layer'], ['multi-layered film', 'include', 'intermediate-k dielectric layer'], ['multi-layered film', 'used_for', 'reduce dielectric constant']]
[['silicate', 'form', 'high-k dielectric layer'], ['silicate', 'lower', 'k-value of the diffusion barrier'], ['silicate', 'adjust', 'silicon content'], ['silicate', 'maintain', 'high film conformality'], ['silicate', 'maintain', 'density']]
[['method', 'include', 'forming'], ['forming', 'result_in', 'wide band gap (WBG) epitaxial layer'], ['wide band gap (WBG) epitaxial layer', 'located_on', 'engineered substrate']]
[['WBG epitaxial layer', 'includes', 'groups of epitaxial layers']]
[['engineered substrate', 'include', 'engineered layers'], ['engineered layers', 'formed_on', 'bulk material'], ['bulk material', 'have', 'coefficient of thermal expansion (CTE)'], ['coefficient of thermal expansion (CTE)', 'have', 'CTE of the WBG epitaxial layer']]
[['method', 'include', 'forming WBG devices'], ['WBG devices', 'based_on', 'groups of epitaxial layers'], ['WBG devices', 'include', 'internal interconnects'], ['WBG devices', 'include', 'electrodes'], ['internal interconnects', 'located_in', 'group of epitaxial layers'], ['electrodes', 'located_in', 'group of epitaxial layers']]
[['method', 'include', 'forming external interconnects'], ['external interconnects', 'between', 'electrodes'], ['electrodes', 'belong_to', 'different WBG devices'], ['different WBG devices', 'part_of', 'plurality of WBG devices'], ['plurality of WBG devices', 'form', 'integrated circuit']]
[['method', 'used_for', 'forming integrated thin film resistor (TFR)'], ['integrated thin film resistor (TFR)', 'located_in', 'semiconductor integrated circuit device']]
[['first dielectric layer', 'deposited_on', 'integrated circuit (IC) structure'], ['integrated circuit (IC) structure', 'include', 'conductive contacts'], ['resistive film', 'deposited_over', 'first dielectric layer'], ['resistive film', 'comprise', 'SiCCr'], ['resistive film', 'comprise', 'SiCr'], ['resistive film', 'comprise', 'CrSiN'], ['resistive film', 'comprise', 'TaN'], ['resistive film', 'comprise', 'Ta2Si'], ['resistive film', 'comprise', 'TiN'], ['resistive film', 'etched_to', 'define dimensions'], ['second dielectric layer', 'deposited_over', 'resistive film'], ['resistive film', 'sandwiched_between', 'first dielectric layer'], ['resistive film', 'sandwiched_between', 'second dielectric layer']]
[['interconnect trench layer', 'deposited_over', 'second dielectric layer'], ['interconnect trench layer', 'etched_using', 'single mask'], ['openings', 'expose', 'surfaces of the IC structure contacts'], ['openings', 'expose', 'resistive film']]
[['openings', 'filled_with', 'conductive interconnect material'], ['conductive interconnect material', 'example_of', 'copper'], ['conductive interconnect material', 'contact', 'exposed surfaces'], ['conductive interconnect material', 'contact', 'conductive contacts'], ['conductive interconnect material', 'contact', 'resistive film']]
[['method', 'used_for', 'forming semiconductor structure'], ['forming semiconductor structure', 'include', 'forming outer spacers'], ['outer spacers', 'surround', 'dummy gate'], ['dummy gate', 'disposed_over', 'channel stack'], ['channel stack', 'comprise', 'nanosheet channels'], ['channel stack', 'comprise', 'sacrificial layers'], ['nanosheet channels', 'include', 'two or more'], ['sacrificial layers', 'formed_above', 'nanosheet channels'], ['sacrificial layers', 'formed_below', 'nanosheet channels']]
[['method', 'include', 'forming an oxide'], ['oxide', 'surround', 'outer spacers'], ['oxide', 'disposed_over', 'source/drain regions'], ['source/drain regions', 'surround', 'channel stack']]
[['method', 'include', 'removing dummy gate'], ['method', 'include', 'removing outer spacers'], ['method', 'include', 'performing channel release'], ['channel release', 'remove', 'sacrificial layers'], ['sacrificial layers', 'located_in', 'channel stack'], ['channel release', 'follow', 'removal of outer spacers']]
[['method', 'include', 'performing conformal deposition'], ['performing conformal deposition', 'used_for', 'dielectric layer'], ['performing conformal deposition', 'used_for', 'work function metal'], ['dielectric layer', 'located_on', 'exposed portions of the oxide'], ['work function metal', 'located_on', 'exposed portions of the oxide'], ['gate metal', 'filled_with', 'channel stack'], ['gate metal', 'filled_with', 'work function metal']]
[['Structures', 'used_for', 'field-effect transistor'], ['methods', 'used_for', 'fabricating a structure'], ['fabricating a structure', 'used_for', 'field-effect transistor']]
[['first epitaxial layer', 'have', 'first surface'], ['first epitaxial layer', 'have', 'second surface'], ['second surface', 'inclined_relative_to', 'first surface']]
[['surface layer', 'deposited_on', 'first surface'], ['surface layer', 'deposited_on', 'second surface'], ['first surface', 'part_of', 'first epitaxial layer'], ['second surface', 'part_of', 'first epitaxial layer']]
[['second epitaxial layer', 'deposited_over', 'surface layer'], ['second epitaxial layer', 'deposited_over', 'first surface'], ['second epitaxial layer', 'deposited_over', 'second surface'], ['first surface', 'part_of', 'first epitaxial layer'], ['second surface', 'part_of', 'first epitaxial layer']]
[['portion of the first epitaxial layer', 'specify', 'interface'], ['interface', 'located_in', 'surface layer']]
[['portion of the first epitaxial layer', 'contains', 'first concentration of a dopant']]
[['surface layer', 'contains', 'second concentration of the dopant'], ['second concentration of the dopant', 'greater_than', 'first concentration of the dopant'], ['first concentration of the dopant', 'located_in', 'portion of the first epitaxial layer']]
[['nitride semiconductor device', 'comprise', 'p-type layer']]
[['nitride semiconductor device', 'comprise', 'first n-type voltage-blocking layer'], ['first n-type voltage-blocking layer', 'in contact with', 'p-type layer']]
[['nitride semiconductor device', 'comprise', 'second n-type voltage-blocking layer'], ['second n-type voltage-blocking layer', 'in_contact_with', 'first n-type voltage-blocking layer'], ['second n-type voltage-blocking layer', 'separated_from', 'p-type layer'], ['second n-type voltage-blocking layer', 'separated_by', 'first n-type voltage-blocking layer']]
[['donor concentration', 'located_in', 'first n-type voltage-blocking layer'], ['donor concentration', 'lower_than', 'donor concentration in the second n-type voltage-blocking layer']]
[['carbon concentration', 'located_in', 'first n-type voltage-blocking layer'], ['carbon concentration', 'located_in', 'second n-type voltage-blocking layer'], ['carbon concentration in first n-type voltage-blocking layer', 'lower_than', 'carbon concentration in second n-type voltage-blocking layer']]
[['semiconductor device', 'developed_to', 'manufacturing process'], ['semiconductor device', 'lower', 'width of separation'], ['width of separation', 'located_between', 'first MOS transistor area'], ['width of separation', 'located_between', 'second MOS transistor area'], ['method', 'used_for', 'manufacturing the semiconductor device']]
[['first MOS transistor', 'configure', 'bidirectional switch'], ['second MOS transistor', 'configure', 'bidirectional switch']]
[['first MOS transistor', 'have', 'vertical trench structure'], ['second MOS transistor', 'have', 'vertical trench structure']]
[['first impurity region', 'abuts_on', 'side wall'], ['side wall', 'part_of', 'first gate trench'], ['first gate trench', 'part_of', 'first MOS transistor element'], ['first MOS transistor element', 'located_outside', 'first MOS transistor area'], ['first impurity region', 'connected_to', 'first source region']]
[['silicide formation process', 'use', 'formation of an amorphous layer'], ['formation of an amorphous layer', 'located_in', 'SiGe S/D region'], ['formation of an amorphous layer', 'by', 'application of a substrate bias voltage'], ['application of a substrate bias voltage', 'occurs_during', 'metal deposition process']]
[['method', 'include', 'substrate'], ['gate structure', 'located_on', 'substrate'], ['source/drain region', 'adjacent_to', 'gate structure']]
[['dielectric', 'formed_over', 'gate structure'], ['dielectric', 'formed_over', 'source-drain region']]
[['contact opening', 'formed_during', 'dielectric'], ['contact opening', 'expose', 'portion of the gate structure'], ['contact opening', 'expose', 'portion of the source/drain region']]
[['amorphous layer', 'from', 'exposed portion'], ['exposed portion', 'located_in', 'source/drain region'], ['amorphous layer', 'have', 'thickness'], ['amorphous layer', 'have', 'composition'], ['thickness', 'based_on', 'adjustable bias voltage'], ['composition', 'based_on', 'adjustable bias voltage'], ['adjustable bias voltage', 'applied_to', 'substrate']]
[['anneal', 'developed_to', 'form silicide'], ['silicide', 'located_on', 'source/drain region']]
[['vertical transistor structure', 'include', 'bottom source/drain structure'], ['bottom source/drain structure', 'include', 'doped semiconductor buffer layer'], ['doped semiconductor buffer layer', 'includes', 'first dopant species'], ['first dopant species', 'have', 'first diffusion rate'], ['bottom source/drain structure', 'include', 'epitaxial doped semiconductor layer'], ['epitaxial doped semiconductor layer', 'includes', 'second dopant species'], ['second dopant species', 'have', 'second diffusion rate'], ['second diffusion rate', 'less_than', 'first diffusion rate']]
[['junction anneal', 'occur_during', 'diffusion'], ['first dopant species', 'diffuses_from', 'doped semiconductor buffer layer'], ['first dopant species', 'diffuses_into', 'pillar portion'], ['pillar portion', 'part_of', 'base semiconductor substrate'], ['diffusion', 'provides', 'bottom source/drain extension'], ['diffusion', 'provides', 'bottom source/drain junction']]
[['diffusion overrun', 'is', 'observed']]
[['junction anneal', 'occur_during', 'second dopant species'], ['second dopant species', 'remain_in', 'epitaxial doped semiconductor layer'], ['epitaxial doped semiconductor layer', 'provides', 'low resistance contact']]
[['second dopant species', 'not interfere with', 'bottom source/drain extension'], ['second dopant species', 'not interfere with', 'bottom source/drain junction'], ['second dopant species', 'have', 'limited diffusion']]
[['embodiment', 'is', 'method'], ['method', 'used_for', 'manufacturing'], ['manufacturing', 'used_for', 'semiconductor device']]
[['method', 'includes', 'forming a fin'], ['fin', 'located_on', 'substrate']]
[['gate structure', 'formed_over', 'fin']]
[['recess', 'located_in', 'fin'], ['recess', 'proximate_to', 'gate structure']]
[['gradient doped region', 'formed_in', 'fin'], ['gradient doped region', 'have', 'p-type dopant']]
[['gradient doped region', 'extends_from', 'bottom surface of the recess'], ['gradient doped region', 'extends_to', 'vertical depth below the recess'], ['gradient doped region', 'located_in', 'fin']]
[['source/drain region', 'formed_in', 'recess'], ['source/drain region', 'formed_on', 'gradient doped regions']]
[['display device', 'have', 'higher definition'], ['higher definition', 'increase', 'number of pixels'], ['higher definition', 'increase', 'gate lines'], ['higher definition', 'increase', 'signal lines']]
[['number of gate lines', 'increase', 'problem of higher manufacturing cost'], ['number of signal lines', 'increase', 'problem of higher manufacturing cost'], ['IC chip', 'include', 'driver circuit'], ['driver circuit', 'used_for', 'driving of gate lines'], ['driver circuit', 'used_for', 'driving of signal lines']]
[['pixel portion', 'provided_over', 'same substrate'], ['driver circuit', 'provided_over', 'same substrate'], ['driver circuit', 'used_for', 'driving pixel portion'], ['part of driver circuit', 'includes', 'thin film transistor'], ['thin film transistor', 'use', 'oxide semiconductor'], ['oxide semiconductor', 'interposed_between', 'gate electrodes'], ['gate electrodes', 'interposed_between', 'oxide semiconductor'], ['gate electrodes', 'interposed_between', 'oxide semiconductor']]
[['pixel portion', 'located_on', 'same substrate'], ['driver portion', 'located_on', 'same substrate'], ['same substrate', 'reduce', 'manufacturing cost']]
[['Methods', 'used_for', 'dicing semiconductor wafers']]
[['method', 'used_for', 'dicing wafer'], ['wafer', 'have', 'plurality of integrated circuits'], ['dicing wafer', 'result_in', 'plurality of singulated dies'], ['singulated dies', 'located_above', 'dicing tape']]
[['method', 'involve', 'forming a material layer'], ['material layer', 'interposed_between', 'plurality of singulated dies'], ['material layer', 'located_between', 'plurality of singulated dies'], ['plurality of singulated dies', 'located_above', 'dicing tape']]
[['method', 'include', 'expanding the dicing tape'], ['particles', 'collected_on', 'material layer'], ['particles', 'collected_during', 'expanding']]
[['semiconductor device', 'comprise', 'manifold'], ['manifold', 'used_for', 'uniform vapor deposition']]
[['semiconductor device', 'include', 'manifold'], ['manifold', 'comprise', 'bore'], ['manifold', 'have', 'inner wall']]
[['inner wall', 'specify', 'bore']]
[['first axial portion of the bore', 'located_along', 'longitudinal axis of the manifold']]
[['supply channel', 'provides', 'fluid communication'], ['fluid communication', 'between', 'gas source'], ['fluid communication', 'between', 'bore']]
[['supply channel', 'comprise', 'slit'], ['slit', 'specify', 'annular gap'], ['annular gap', 'located_in', 'inner wall of the manifold'], ['supply channel', 'include', 'gas'], ['gas', 'from', 'gas source'], ['gas', 'delivered_to', 'bore']]
[['at least partially annular gap', 'can be revolved about', 'longitudinal axis']]
[['method', 'used_in', 'forming array of elevationally-extending strings of memory cells'], ['forming array of elevationally-extending strings of memory cells', 'comprises', 'forming stack'], ['stack', 'comprising', 'vertically-alternating insulative tiers'], ['stack', 'comprising', 'wordline tiers']]
[['stack', 'comprises', 'etch-stop tier'], ['etch-stop tier', 'located_between', 'first tier'], ['etch-stop tier', 'located_between', 'second tier']]
[['etch-stop tier', 'separated_from', 'insulative tiers'], ['etch-stop tier', 'separated_from', 'wordline tiers']]
[['Etching', 'conducted_into', 'insulative tiers'], ['Etching', 'conducted_into', 'wordline tiers'], ['insulative tiers', 'located_above', 'etch-stop tier'], ['wordline tiers', 'located_above', 'etch-stop tier'], ['Etching', 'form', 'channel openings'], ['channel openings', 'have', 'individual bases'], ['individual bases', 'comprising', 'etch-stop tier']]
[['etch-stop tier', 'penetrated_through', 'channel openings']]
[['individual channel openings', 'extends_to', 'etch-stop tier'], ['etching', 'conducted_into', 'insulative tiers'], ['etching', 'conducted_into', 'wordline tiers'], ['wordline tiers', 'extends_to', 'etch-stop tier'], ['individual channel openings', 'extends_to', 'stack'], ['stack', 'extends_to', 'etch-stop tier']]
[['Transistor channel material', 'formed_in', 'individual channel openings'], ['individual channel openings', 'located_along', 'etch-stop tier'], ['individual channel openings', 'located_along', 'insulative tiers'], ['individual channel openings', 'located_along', 'wordline tiers'], ['wordline tiers', 'located_above', 'etch-stop tier'], ['wordline tiers', 'located_below', 'etch-stop tier']]
[['Arrays', 'separated_from', 'method']]
[['semiconductor device', 'associated_with', 'manufacturing method']]
[['manufacturing method', 'include', 'steps']]
[['core structure', 'formed_on', 'substrate'], ['first material layer', 'formed_on', 'substrate']]
[['top surface of the first material layer', 'lower_than', 'top surface of the core structure']]
[['second pattern', 'formed_on', 'exposed surface'], ['exposed surface', 'part_of', 'core structure']]
[['method', 'include', 'forming second pattern'], ['forming second pattern', 'include', 'forming second material layer'], ['second material layer', 'located_on', 'exposed surface of core structure'], ['second material layer', 'located_on', 'top surface of first material layer'], ['method', 'include', 'performing anisotropic etching'], ['anisotropic etching', 'involve', 'second material layer']]
[['first material layer', 'patterned_by', 'second pattern'], ['second pattern', 'patterned_by', 'mask'], ['first material layer', 'form', 'first pattern']]
[['forming the second material layer', 'performed_in', 'etching chamber'], ['performing an anisotropic etching', 'performed_in', 'etching chamber'], ['forming the second material layer', 'followed_by', 'performing an anisotropic etching'], ['performing an anisotropic etching', 'performed_in', 'second material layer']]
[['processing tool', 'used_for', 'processing'], ['processing tool', 'used_for', 'singulated semiconductor die']]
[['tool', 'includes', 'evaluation unit'], ['tool', 'includes', 'drying unit'], ['tool', 'includes', 'die wipe station']]
[['evaluation unit', 'configured_to', 'subject singulated semiconductor die to liquid'], ['evaluation unit', 'used_for', 'detect flaws'], ['flaws', 'located_in', 'singulated semiconductor die']]
[['drying unit', 'configured_to', 'dry liquid'], ['liquid', 'located_on', 'frontside'], ['frontside', 'part_of', 'singulated semiconductor die']]
[['die wipe station', 'includes', 'absorptive drying structure'], ['absorptive drying structure', 'configured_to', 'absorb liquid'], ['liquid', 'located_on', 'backside of singulated semiconductor die'], ['drying unit', 'configured_to', 'liquid'], ['liquid', 'located_on', 'frontside of singulated semiconductor die']]
[['spacer structure', 'associated_with', 'fabrication method']]
[['method', 'include', 'operations']]
[['First conductive structures', 'formed_over', 'substrate'], ['Second conductive structures', 'formed_over', 'substrate']]
[['Dielectric layer', 'formed_to', 'cover'], ['cover', 'formed_over', 'conductive structures'], ['cover', 'formed_over', 'conductive structures']]
[['Hard mask layer', 'formed_over', 'dielectric layer']]
[['hard mask layer', 'formed_over', 'dielectric layer'], ['dielectric layer', 'formed_over', 'first conductive structure'], ['hard mask layer', 'has', 'opening'], ['opening', 'exposes', 'dielectric layer'], ['dielectric layer', 'formed_over', 'second conductive structure']]
[['dielectric layer', 'exposed_by', 'hard mask layer'], ['dielectric layer', 'etched_to', 'reduce thickness']]
[['hard mask layer', 'is', 'removed']]
[['dielectric layer', 'etched_to_form', 'first main spacer'], ['first main spacer', 'located_on', 'sidewall of the first conductive structure'], ['dielectric layer', 'etched_to_form', 'second main spacer'], ['second main spacer', 'located_on', 'sidewall of the second conductive structure']]
[['first width', 'greater_than', 'second width'], ['first width', 'greater_than', 'first main spacer'], ['second width', 'greater_than', 'second main spacer']]
[['Semiconductor devices', 'comprising', 'semiconductor packages'], ['methods', 'used_for', 'forming semiconductor devices'], ['methods', 'used_for', 'forming semiconductor packages']]
[['semiconductor device', 'includes', 'dielectric layer'], ['semiconductor device', 'includes', 'connector']]
[['dielectric layer', 'includes', 'dielectric material'], ['dielectric layer', 'includes', 'additive'], ['additive', 'includes', 'compound'], ['compound', 'represented_by', 'Chemical Formula 1']]
[['connector', 'located_in', 'dielectric layer']]
[['structure of semiconductor device', 'includes', 'substrate'], ['substrate', 'has', 'dielectric layer']]
[['metal elements', 'formed_in', 'dielectric layer'], ['air gap', 'between', 'metal elements']]
[['cap layer', 'disposed_over', 'substrate'], ['portion of the cap layer', 'located_above', 'adjacent two of the metal elements'], ['portion of the cap layer', 'have', 'hydrophilic surface']]
[['inter-layer dielectric layer', 'deposited_over', 'cap layer']]
[['inter-layer dielectric layer', 'seals', 'air gap'], ['air gap', 'located_between', 'two metal elements']]
[['air gap', 'remains', 'higher than a top surface'], ['air gap', 'extends', 'higher than a top surface'], ['higher than a top surface', 'belongs_to', 'metal elements']]
[['method', 'used_for', 'forming power rail'], ['power rail', 'relates_to', 'semiconductor devices'], ['method', 'comprising', 'removing portion of gate structure'], ['removing portion of gate structure', 'forming', 'gate cut trench'], ['gate cut trench', 'separating', 'first active region of fin structures'], ['gate cut trench', 'separating', 'second active region of fin structures']]
[['conformal etch stop layer', 'formed_in', 'gate cut trench']]
[['fill material', 'formed_on', 'conformal etch stop layer'], ['fill material', 'formed_over', 'portion of the gate cut trench']]
[['fill material', 'have', 'composition'], ['composition', 'etched', 'conformal etch stop layer']]
[['power rail', 'formed_in', 'gate cut trench']]
[['conformal etch stop layer', 'obstructs', 'lateral etching'], ['lateral etching', 'occurs_during', 'forming the power rail'], ['conformal etch stop layer', 'remove', 'power rail to gate structure shorting']]
[['object', 'used_for', 'provide'], ['semiconductor device', 'have', 'large memory capacity']]
[['semiconductor device', 'include', 'first insulator'], ['semiconductor device', 'include', 'second insulator'], ['semiconductor device', 'include', 'third insulator'], ['semiconductor device', 'include', 'fourth insulator'], ['semiconductor device', 'include', 'fifth insulator'], ['semiconductor device', 'include', 'sixth insulator'], ['semiconductor device', 'include', 'seventh insulator'], ['semiconductor device', 'include', 'first conductor'], ['semiconductor device', 'include', 'first semiconductor']]
[['first conductor', 'set_on', 'first top surface'], ['first conductor', 'set_on', 'first insulator'], ['first conductor', 'set_on', 'first bottom surface'], ['first conductor', 'set_on', 'second insulator']]
[['third insulator', 'contains', 'region'], ['region', 'include', 'side surface of first insulator'], ['region', 'include', 'second top surface of first insulator'], ['region', 'include', 'side surface of first conductor'], ['region', 'include', 'second bottom surface of second insulator'], ['region', 'include', 'side surface of second insulator']]
[['fourth insulator', 'stacked_on', 'third insulator'], ['fifth insulator', 'stacked_on', 'fourth insulator'], ['first semiconductor', 'stacked_on', 'fifth insulator']]
[['sixth insulator', 'in_contact_with', 'fifth insulator'], ['sixth insulator', 'overlapping', 'first conductor'], ['fifth insulator', 'overlapping', 'first conductor']]
[['seventh insulator', 'located_in', 'region'], ['region', 'include', 'first semiconductor'], ['region', 'include', 'sixth insulator']]
[['method', 'used_for', 'forming'], ['forming', 'target', 'semiconductor structure']]
[['Trenches', 'formed_in', 'first dielectric layer'], ['first dielectric layer', 'have', 'first height'], ['first dielectric layer', 'located_on', 'substrate']]
[['III-V semiconductor patterns', 'include', 'aluminum'], ['III-V semiconductor patterns', 'formed_in', 'trenches'], ['III-V semiconductor patterns', 'have', 'second height'], ['second height', 'lower_than', 'first height']]
[['Second III-V semiconductor patterns', 'formed_on', 'first III-V semiconductor patterns'], ['Second III-V semiconductor patterns', 'have', 'third height'], ['third height', 'not_higher_than', 'first height'], ['fins', 'include', 'first III-V semiconductor patterns'], ['fins', 'include', 'Second III-V semiconductor patterns']]
[['first dielectric layer', 'removed', 'completely'], ['first dielectric layer', 'expose', 'fins']]
[['Selective oxidation', 'used_for', 'oxidize first III-V semiconductor patterns'], ['oxidize first III-V semiconductor patterns', 'form', 'oxidized first III-V semiconductor patterns']]
[]
[['second dielectric layer', 'formed_to', 'cover the fins']]
[['second dielectric layer', 'not_higher_than', 'level'], ['level', 'not_higher_than', 'top surfaces'], ['top surfaces', 'part_of', 'oxidized first III-V semiconductor patterns']]
[['semiconductor structure', 'is', 'provided']]
[['IC structure', 'includes', 'insulative structure'], ['insulative structure', 'overlying', 'substrate'], ['insulative structure', 'overlying', 'set of STIs']]
[['insulative structure', 'includes', 'isolation layer'], ['isolation layer', 'contact', 'upper surface of the substrate'], ['insulative structure', 'includes', 'diffusion break region'], ['diffusion break region', 'integral_with', 'isolation layer'], ['diffusion break region', 'extend_from', 'isolation layer'], ['diffusion break region', 'separate', 'pair of upper surfaces of the isolation layer']]
[['active semiconductor layers', 'positioned_on', 'upper surfaces of the isolation layer'], ['active semiconductor layers', 'adjacent_to', 'opposing sidewalls of the diffusion break region']]
[['isolation layer', 'separating', 'pair of active semiconductor layers'], ['isolation layer', 'separating', 'substrate'], ['diffusion break region', 'separating', 'pair of active semiconductor layers']]
[['integrated circuit (IC) device', 'include', 'semiconductor structure']]
[['semiconductor structure', 'include', 'source contact'], ['semiconductor structure', 'include', 'drain contact'], ['semiconductor structure', 'include', 'gate']]
[['first fluorocarbon spacer', 'located_between', 'gate'], ['first fluorocarbon spacer', 'located_between', 'source contact']]
[['second fluorocarbon spacer', 'located_between', 'gate'], ['second fluorocarbon spacer', 'located_between', 'drain contact']]
[['silicon carbide semiconductor assembly', 'provided_for', 'method of forming silicon carbide (SiC) semiconductor assembly']]
[['silicon carbide semiconductor assembly', 'includes', 'semiconductor substrate'], ['silicon carbide semiconductor assembly', 'includes', 'electrode']]
[['semiconductor substrate', 'comprises', 'silicon carbide'], ['semiconductor substrate', 'includes', 'first surface'], ['semiconductor substrate', 'includes', 'second surface'], ['first surface', 'opposes', 'second surface'], ['semiconductor substrate', 'has', 'thickness'], ['thickness', 'extends_between', 'first surface'], ['thickness', 'extends_between', 'second surface']]
[['method', 'include', 'forming electronic devices'], ['electronic devices', 'located_on', 'first surface'], ['method', 'include', 'thinning semiconductor substrate'], ['thinning', 'achieved_by', 'removing second surface'], ['second surface', 'removed_to', 'predetermined depth'], ['predetermined depth', 'part_of', 'semiconductor substrate'], ['third surface', 'opposing', 'first surface']]
[['method', 'include', 'forming non-ohmic alloy layer'], ['non-ohmic alloy layer', 'located_on', 'third surface'], ['forming non-ohmic alloy layer', 'occur_at', 'first temperature range'], ['method', 'include', 'annealing alloy layer'], ['annealing alloy layer', 'occur_at', 'second temperature range'], ['annealing alloy layer', 'form', 'ohmic layer'], ['second temperature range', 'greater_than', 'first temperature range']]
[['semiconductor structure', 'includes', 'substrate'], ['semiconductor structure', 'includes', 'fin'], ['semiconductor structure', 'includes', 'bottom capping structure'], ['semiconductor structure', 'includes', 'top capping structure']]
[['fin', 'located_on', 'substrate'], ['fin', 'have', 'lower portion'], ['fin', 'have', 'upper portion'], ['upper portion', 'extend_from', 'lower portion']]
[['bottom capping structure', 'covers', 'sidewall'], ['sidewall', 'part_of', 'lower portion'], ['lower portion', 'part_of', 'fin']]
[['top capping structure', 'covers', 'sidewall'], ['sidewall', 'part_of', 'upper portion'], ['upper portion', 'part_of', 'fin']]
[['method', 'used_for', 'forming'], ['forming', 'target', 'silicon structure']]
[['method', 'include', 'forming a trench silicide contact'], ['trench silicide contact', 'located_between', 'two spacers'], ['spacer', 'interposed_between', 'high-k metal gates']]
[['method', 'planarizes', 'trench silicide contact'], ['method', 'planarizes', 'spacers'], ['method', 'planarizes', 'high-k metal gates']]
[['inner layer dielectric', 'deposited_over', 'trench silicide contact'], ['inner layer dielectric', 'deposited_over', 'spacers'], ['inner layer dielectric', 'deposited_over', 'high-k metal gates']]
[['first opening', 'patterned_by', 'inner layer dielectric'], ['first opening', 'used_for', 'gate contact'], ['gate contact', 'patterned_by', 'high-k metal gate'], ['gate contact', 'located_over', 'one of the spacers'], ['gate contact', 'located_over', 'portion of the trench silicide contact']]
[['method', 'formed_over', 'portion of the trench silicide contact'], ['method', 'formed_over', 'liner'], ['liner', 'located_in', 'recessed portion of the trench silicide contact'], ['liner', 'located_on', 'sidewalls of the first opening of the inner layer dielectric']]
[['metallization layer', 'filled_with', 'opening'], ['opening', 'located_in', 'inner layer dielectric'], ['metallization layer', 'form', 'gate contact']]
[['Embodiments of the invention', 'formed_to', 'method'], ['method', 'used_for', 'forming semiconductor device']]
[['method', 'include', 'forming a channel region'], ['channel region', 'comprise', 'channel region semiconductor material'], ['channel region semiconductor material', 'have', 'first energy band gap characteristic']]
[['source region', 'connected_to', 'channel region']]
[['drain region', 'connected_to', 'channel region']]
[['gate region', 'connected_to', 'channel region']]
[['enhanced band gap region', 'interposed_between', 'interface'], ['interface', 'located_between', 'channel region'], ['interface', 'located_between', 'drain region']]
[['enhanced band gap region', 'includes', 'enhanced band gap region semiconductor material'], ['enhanced band gap region semiconductor material', 'have', 'second band gap energy characteristic']]
[['first energy band gap', 'less_than', 'second energy band gap']]
[['disclosure', 'relates_to', 'quantum device'], ['disclosure', 'relates_to', 'method of fabricating']]
[['device', 'comprises', 'semiconductor-superconductor nanowires'], ['semiconductor-superconductor nanowires', 'comprises', 'length of semiconductor material'], ['semiconductor-superconductor nanowires', 'comprises', 'coating of superconductor material'], ['coating of superconductor material', 'formed_over', 'semiconductor material']]
[['nanowires', 'formed_over', 'substrate']]
[['nanowires', 'are', 'full-shell nanowires'], ['superconductor material', 'filled_with', 'semiconductor material'], ['superconductor material', 'formed_over', 'full perimeter'], ['semiconductor material', 'located_along', 'length of the wire'], ['device', 'operable to induce', 'Majorana zero mode'], ['Majorana zero mode', 'located_in', 'full-shell nanowires']]
[['nanowires', 'arranged_in', 'vertically'], ['nanowires', 'arranged_in', 'plane of the substrate'], ['nanowires', 'located_in', 'finished device']]
[['bipolar transistor', 'includes', 'collector layer'], ['bipolar transistor', 'includes', 'base layer'], ['bipolar transistor', 'includes', 'emitter layer'], ['collector layer', 'formed_on', 'compound semiconductor substrate'], ['base layer', 'formed_on', 'collector layer'], ['emitter layer', 'formed_on', 'base layer']]
[['emitter layer', 'located_in', 'edge of the base layer'], ['edge of the base layer', 'located_in', 'plan view']]
[['base electrode', 'positioned_on', 'partial regions'], ['partial regions', 'located_in', 'emitter layer'], ['partial regions', 'located_in', 'base layer'], ['base electrode', 'extend_from', 'inside of the emitter layer'], ['base electrode', 'extend_to', 'outside of the base layer']]
[['insulating film', 'interposed_between', 'base electrode'], ['insulating film', 'interposed_between', 'portion of the base layer'], ['portion of the base layer', 'not_overlap', 'emitter layer']]
[['alloy layer', 'extends_from', 'base electrode'], ['alloy layer', 'extends_through', 'emitter layer'], ['alloy layer', 'extend_to', 'base layer']]
[['alloy layer', 'includes', 'element'], ['element', 'comprising', 'base electrode'], ['element', 'comprising', 'emitter layer'], ['element', 'comprising', 'base layer']]
[['Semiconductor devices', 'include', 'elevated doped crystalline structure'], ['elevated doped crystalline structure', 'extend_from', 'device layer']]
[['III-N transistors', 'include', 'raised crystalline n+ doped source/drain structures'], ['raised crystalline n+ doped source/drain structures', 'located_on', 'either side of a gate stack']]
[['amorphous material', 'used_for', 'limit growth of polycrystalline source/drain material'], ['high quality source/drain doped crystal', 'grow from', 'undamaged region'], ['high quality source/drain doped crystal', 'expand to form', 'low resistance interface'], ['low resistance interface', 'formed with', 'two-degree electron gas (2DEG)'], ['two-degree electron gas (2DEG)', 'formed within', 'device layer']]
[['regions of damaged GaN', 'filled_with', 'amorphous material'], ['regions of damaged GaN', 'spawn', 'competitive polycrystalline overgrowths'], ['amorphous material', 'used_before', 'raised source/drain growth']]
[['high-electron-mobility transistor (HEMT)', 'include', 'substrate layer'], ['substrate layer', 'comprising', 'silicon'], ['first contact', 'located_on', 'first surface'], ['first surface', 'part_of', 'substrate layer'], ['number of layers', 'located_on', 'second surface'], ['second surface', 'opposite_to', 'first surface'], ['second surface', 'part_of', 'substrate layer']]
[['second contact', 'positioned_on', 'layers'], ['gate contact', 'positioned_on', 'layers']]
[['trench', 'penetrated_through', 'conducting material'], ['trench', 'penetrated_through', 'layers'], ['trench', 'extend_into', 'substrate layer']]
[['HEMT', 'have', 'first contact'], ['HEMT', 'have', 'second contact'], ['first contact', 'is', 'drain contact'], ['second contact', 'is', 'source contact']]
[['HEMT', 'have', 'first contact'], ['HEMT', 'have', 'second contact'], ['first contact', 'is', 'source contact'], ['second contact', 'is', 'drain contact']]
[['semiconductor device', 'includes', 'semiconductor fin'], ['semiconductor fin', 'extends_from', 'first source/drain'], ['semiconductor fin', 'extends_to', 'second source/drain']]
[['semiconductor fin', 'includes', 'channel region'], ['channel region', 'located_between', 'first source/drains'], ['channel region', 'located_between', 'second source/drains']]
[['semiconductor device', 'include', 'spacer'], ['spacer', 'have', 'upper surface'], ['upper surface', 'have', 'second source/drain'], ['gate structure', 'wrap_around', 'channel region']]
[['gate structure', 'includes', 'tapered portion'], ['tapered portion', 'contacts', 'spacer']]
[['magnetically polarized photonic device', 'is', 'provided']]
[['magnetically polarized photonic device (100)', 'includes', 'substrate (102)'], ['magnetically polarized photonic device (100)', 'includes', 'annihilation layer (106)'], ['magnetically polarized photonic device (100)', 'includes', 'graded band gap layer (142)']]
[['annihilation layer (106)', 'set_on', 'surface (104)'], ['surface (104)', 'part_of', 'substrate (102)'], ['graded band gap layer (142)', 'stacked_on', 'annihilation layer (106)']]
[['Contacts', 'positioned_on', 'ends'], ['ends', 'part_of', 'magnetically polarized photonic device']]
[['magnetic field', 'applied_to', 'graded band gap layer'], ['magnetic field', 'applied_to', 'annihilation layer'], ['magnetic field', 'used_for', 'drive charges'], ['charges', 'driven_to', 'contacts']]
[['method', 'used_for', 'processing a substrate'], ['processing a substrate', 'located_in', 'semiconductor fabrication']]
[['method', 'includes', 'supplying a mixture'], ['supplying a mixture', 'to', 'process module']]
[['method', 'includes', 'detecting'], ['detecting', 'target', 'concentration'], ['concentration', 'located_in', 'substance'], ['substance', 'located_in', 'mixture']]
[['method', 'include', 'dispensing the mixture'], ['dispensing the mixture', 'filled_with', 'substrate'], ['dispensing the mixture', 'in', 'process module']]
[['method', 'include', 'supplying supply solution'], ['supply solution', 'include', 'substance'], ['supplying supply solution', 'to', 'process module'], ['supplying supply solution', 'over', 'substrate'], ['concentration of substance', 'in', 'mixture'], ['concentration of substance', 'less_than', 'desired value']]
[['cleaning apparatus', 'is', 'provided']]
[['cleaning apparatus', 'includes', 'inlet'], ['cleaning apparatus', 'includes', 'outlet'], ['cleaning apparatus', 'includes', 'first conveyance path'], ['cleaning apparatus', 'includes', 'second conveyance path'], ['cleaning unit', 'configured_to', 'first conveyance path'], ['cleaning unit', 'configured_to', 'clean target object'], ['cleaning unit', 'configured_in', 'non-contacting manner'], ['drying unit', 'disposed_on', 'first conveyance path'], ['drying unit', 'configured_to', 'dry target object'], ['drying unit', 'configured_in', 'non-contacting manner']]
[['first conveyance path', 'arranged', 'second conveyance path'], ['first conveyance path', 'arranged', 'vertically'], ['second conveyance path', 'arranged', 'vertically']]
[['second conveyance path', 'overlying', 'first conveyance path'], ['second conveyance path', 'overlying', 'outlet'], ['outlet', 'located_at', 'end point']]
[['second conveyance path', 'configured_to', 'stocker'], ['stocker', 'configured_to', 'temporarily store'], ['temporarily store', 'target', 'object']]
[['method', 'used_for', 'making a crack structure'], ['crack structure', 'located_on', 'substrate'], ['crack structure', 'used_for', 'tunneling junction structure'], ['tunneling junction structure', 'located_in', 'nanogap device'], ['method', 'include', 'controlled fracture'], ['method', 'include', 'release of a patterned layer'], ['patterned layer', 'undergo', 'built-in stress'], ['elements', 'separated_by', 'nanogaps'], ['elements', 'separated_by', 'crack-junctions']]
[['width', 'relates_to', 'crack-defined nanogap'], ['crack-defined nanogap', 'controlled_by', 'locally release-etching'], ['locally release-etching', 'applied_to', 'film'], ['notched bridge', 'patterned_by', 'film']]
[['built-in stress', 'result_in', 'forming the crack'], ['built-in stress', 'contributes_to', 'defining of the width'], ['width', 'contributes_to', 'crack-defined nanogap']]
[['length of the bridge', 'within_range', 'sub-μπι to >25μαι'], ['separation between the elements', 'specify', 'width of the crack-defined nanogaps'], ['width of the crack-defined nanogaps', 'within_range', 'each individual crack structure'], ['each individual crack structure', 'within_range', '<2 nm to >100 nm']]
[['nanogaps', 'used_for', 'tunneling devices'], ['nanogaps', 'used_for', 'nanopores'], ['nanopores', 'used_for', 'DNA sequencing'], ['nanopores', 'used_for', 'RNA sequencing'], ['nanopores', 'used_for', 'peptides sequencing']]
