
/*==================================================================================================
 * Copyright 2022-2024 NXP Semiconductors
 *
 * NXP Confidential and Proprietary. This software is owned or controlled by NXP and
 * may only be used strictly in accordance with the applicable license terms.  By
 * expressly accepting such terms or by downloading, installing, activating and/or
 * otherwise using the software, you are agreeing that you have read, and that you
 * agree to comply with and are bound by, such license terms.  If you do not agree to
 * be bound by the applicable license terms, then you may not retain, install, activate or
 * otherwise use the software.
==================================================================================================*/








/**
*   @file
*   @implements Cte.c_Artifact
*
*   @addtogroup CTE
*   @{
*
*   clang-format off
*
*/

#ifdef __cplusplus
extern "C"{
#endif

/*
* @page misra_violations MISRA-C:2012 violations
*
* @section Cte_c_REF_1
* Violates MISRA 2012 Advisory Directive 4.9,
*   #A function should be used in preference to a function-like macro where they are interchangeable
* Using a macro produce a smaller code; there is a clear distinction between functions and macros,
* which use only UPPERCASE
*
* @section Cte_c_REF_2
* Violates MISRA 2012 Required Directive 4.10,
*   #Precautions shall be taken in order to prevent the contents of a header file being included more than once.
* This violation is not fixed since the inclusion of <MA>_MemMap.h is as per AUTOSAR requirement [SWS_MemMap_00003].
*
* @section Cte_c_REF_3
* Violates MISRA C-2012 Advisory Rule 8.9,
*   #An object should be defined at block scope if its identifier only appears in a single function.
* To not mix code and data storage, for proper memory mapping,
* some of the static variables are not defined at block scope.
*
* @section Cte_c_REF_4
* Violates MISRA C-2012 Advisory Rule 11.4,
*   #A conversion should not be performed between a pointer to object and an integer type
* Some initialization need to be done for pointers.
*
* @section Cte_c_REF_5
* Violates MISRA C-2012 Required Rule 11.6,
*   #A cast shall not be performed between pointer to void and an arithmetic type
* In some contexts, is necessary to process pointers using arithmetic operations.
*
* @section Cte_c_REF_6
* Violates MISRA C-2012 Required Rule 18.1,
*   #A pointer resulting from arithmetic on a pointer operand shall address an element of the same array
*   as that pointer operand
* Some initialization need to be done for pointers.
*
* @section Cte_c_REF_7
* Violates MISRA C-2012 Required Rule 18.4,
*   #The +, -, += and -= operators should not be applied to an  expression of pointer type
* Necessary pointer operation, not possible to use normal pointer association.
*
* @section Cte_c_REF_8
* Violates MISRA 2012 Advisory Rule 20.1,
*   #Include directives should only be preceded by preprocessor directives or comments.
* <MA>_MemMap.h is included after each section define in order to set the current memory section as defined by AUTOSAR.
*
*/

/*==================================================================================================
*                                          INCLUDE FILES
* 1) system and project includes
* 2) needed interfaces from external units
* 3) internal and external interfaces from this unit
==================================================================================================*/
#include "CDD_Cte.h"
#include "Cte_Specific.h"

    #include "Det.h"
    #include "rsdk_version.h"










    #include "S32R41_SRC.h"
    #include "S32R41_CTE.h"











/*==================================================================================================
*                                 SOURCE FILE VERSION INFORMATION
==================================================================================================*/

    #define CTE_C_VENDOR_ID                     43
    #define CTE_C_AR_RELEASE_MAJOR_VERSION      RSDK_AR_MAJOR
    #define CTE_C_AR_RELEASE_MINOR_VERSION      RSDK_AR_MINOR
    #define CTE_C_AR_RELEASE_REVISION_VERSION   RSDK_AR_REV
    #define CTE_C_SW_MAJOR_VERSION              RSDK_SW_MAJOR
    #define CTE_C_SW_MINOR_VERSION              RSDK_SW_MINOR
    #define CTE_C_SW_PATCH_VERSION              RSDK_SW_PATCH


/*==================================================================================================
*                                       FILE VERSION CHECKS
==================================================================================================*/

    /* Check if CDD_Cte source file and CDD_Cte header file are of the same vendor */
    #if (CTE_C_VENDOR_ID != CTE_VENDOR_ID)
        #error "CDD_Cte.c and CDD_Cte.h have different vendor ids"
    #endif

    /* Check if CDD_Cte source file and CDD_Cte header file are of the same Autosar version */
    #if ((CTE_C_AR_RELEASE_MAJOR_VERSION    != CTE_AR_RELEASE_MAJOR_VERSION) || \
         (CTE_C_AR_RELEASE_MINOR_VERSION    != CTE_AR_RELEASE_MINOR_VERSION) || \
         (CTE_C_AR_RELEASE_REVISION_VERSION != CTE_AR_RELEASE_REVISION_VERSION) \
        )
        #error "AutoSar Version Numbers of CDD_Cte.c and CDD_Cte.h are different"
    #endif

    /* Check if CDD_Cte source file and CDD_Cte header file are of the same Software version */
    #if ((CTE_C_SW_MAJOR_VERSION != CTE_SW_MAJOR_VERSION) || \
         (CTE_C_SW_MINOR_VERSION != CTE_SW_MINOR_VERSION) || \
         (CTE_C_SW_PATCH_VERSION != CTE_SW_PATCH_VERSION)    \
        )
        #error "Software Version Numbers of CDD_Cte.c and CDD_Cte.h are different"
    #endif

    /* Check if CDD_Cte source file and Cte_Specific header file are of the same vendor */
    #if (CTE_C_VENDOR_ID != CTE_SPECIFIC_VENDOR_ID)
        #error "CDD_Cte.c and Cte_Specific.h have different vendor ids"
    #endif

    /* Check if CDD_Cte source file and Cte_Specific header file are of the same Autosar version */
    #if ((CTE_C_AR_RELEASE_MAJOR_VERSION    != CTE_SPECIFIC_AR_RELEASE_MAJOR_VERSION) || \
         (CTE_C_AR_RELEASE_MINOR_VERSION    != CTE_SPECIFIC_AR_RELEASE_MINOR_VERSION) || \
         (CTE_C_AR_RELEASE_REVISION_VERSION != CTE_SPECIFIC_AR_RELEASE_REVISION_VERSION) \
        )
        #error "AutoSar Version Numbers of CDD_Cte.c and Cte_Specific.h are different"
    #endif

    /* Check if CDD_Cte source file and Cte_Specific header file are of the same Software version */
    #if ((CTE_C_SW_MAJOR_VERSION != CTE_SPECIFIC_SW_MAJOR_VERSION) || \
         (CTE_C_SW_MINOR_VERSION != CTE_SPECIFIC_SW_MINOR_VERSION) || \
         (CTE_C_SW_PATCH_VERSION != CTE_SPECIFIC_SW_PATCH_VERSION)    \
        )
        #error "Software Version Numbers of CDD_Cte.c and Cte_Specific.h are different"
    #endif

    #if !defined(DISABLE_MCAL_INTERMODULE_ASR_CHECK)
        /* Check if CDD_Cte source file and Det types header file are of the same Autosar version */
        #if ((CTE_C_AR_RELEASE_MAJOR_VERSION    != DET_AR_RELEASE_MAJOR_VERSION) || \
             (CTE_C_AR_RELEASE_MINOR_VERSION    != DET_AR_RELEASE_MINOR_VERSION) || \
             (CTE_C_AR_RELEASE_REVISION_VERSION != DET_AR_RELEASE_REVISION_VERSION) \
            )
            #error "AutoSar Version Numbers of CDD_Cte.c and Det.h are different"
        #endif
    #endif


/*==================================================================================================
*                           LOCAL TYPEDEFS (STRUCTURES, UNIONS, ENUMS)
==================================================================================================*/
typedef struct LUT{
    __IO uint32 LSB[CTE_LUT_LUT_LSB_COUNT];        /**< TT 0 (LSB)..TT 1 (LSB), array */
    __IO uint32 MSB[CTE_LUT_LUT_MSB_COUNT];        /**< TT 0 (MSB)..TT 1 (MSB), array */
} LutType;

/*==================================================================================================
*                                          LOCAL MACROS
==================================================================================================*/

/*==================================================================================================
*                                         LOCAL CONSTANTS
==================================================================================================*/

/*==================================================================================================
*                                         LOCAL VARIABLES
==================================================================================================*/

#if (CTE_DEV_ERROR_DETECT == STD_ON)

    #define CTE_START_SEC_VAR_INIT_8
    #include "Cte_MemMap.h"


    #if (CTE_DEV_HALT_ON_ERROR == STD_ON)
    /* Loop exit signal.                                             */
    static volatile boolean gsCteLoopExit = FALSE;
    #endif


    #define CTE_STOP_SEC_VAR_INIT_8
    /*
    * @section Cte_c_REF_8
    * Violates MISRA 2012 Advisory Rule 20.1,
    * #Include directives should only be preceded by preprocessor directives or comments.
    * <MA>_MemMap.h is included after each section define to set the current memory section as defined by AUTOSAR.
    */
    #include "Cte_MemMap.h"

#endif  /* #if (CTE_DEV_ERROR_DETECT == STD_ON)                    */


/*==================================================================================================
 *                                      GLOBAL CONSTANTS
 ==================================================================================================*/

/*==================================================================================================
 *                                      GLOBAL VARIABLES
 ==================================================================================================*/

    #define CTE_START_SEC_VAR_NO_INIT_UNSPECIFIED
    #include "Cte_MemMap.h"


volatile CTE_Type *gspCTEPtr = NULL_PTR;                    /* the pointer to the CTE registry            */
Cte_DriverStateType gsDriverData = { 0u };              /* the driver necessary data                     */



    #define CTE_STOP_SEC_VAR_NO_INIT_UNSPECIFIED
    /*
    * @section Cte_REF_8
    * Violates MISRA 2012 Advisory Rule 20.1,
    * #Include directives should only be preceded by preprocessor directives or comments.
    * <MA>_MemMap.h is included after each section define to set the current memory section as defined by AUTOSAR.
    */
    #include "Cte_MemMap.h"


/*==================================================================================================
 *                                   LOCAL FUNCTION PROTOTYPES
 ==================================================================================================*/
#if (CTE_DEV_ERROR_DETECT == STD_ON)
static Std_ReturnType Cte_TtEventCheck(Cte_TimingEventType *eventPtr);
static Std_ReturnType Cte_TimeTableCheck(Cte_TimeTableDefType *tablePtr);
static Std_ReturnType Cte_SignalDefsCheck(Cte_SingleOutputDefType *signalsPtr);
static Std_ReturnType Cte_InitParamsCheck(const Cte_SetupParamsType *cteInitParamsPtr);
#endif

/*==================================================================================================
 *                                   LOCAL FUNCTION
 ==================================================================================================*/

#if (CTE_DEV_ERROR_DETECT == STD_ON)

/*==================================================================================================*/
/**
 * @brief   Procedure to check an event of the timing table.
 * @details Is checked the total number of defined actions, which must be less than the total signals number
 *
 * @param[in]   eventPtr            = pointer to the event
 * @return      E_OK/RSDK_SUCCESS = initialization succeeded
 *              other values      = initialization failed, use the appropriate tools to detect the issue
 *
 */
static Std_ReturnType Cte_TtEventCheck(Cte_TimingEventType *eventPtr)
{
    Std_ReturnType  rez = (Std_ReturnType)E_OK;
    Cte_ActionType  *actionPtr;
    uint32          n;

    if (eventPtr->eventActionsPtr == NULL_PTR)
    {
        /* no actions defined       */
        rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NULL_PTR_ACTIONS, CTE_E_PARAM_POINTER, CTE_SETUP_PARAM_CHECK);
        CTE_HALT_ON_ERROR;
    }
    else
    {
        actionPtr = eventPtr->eventActionsPtr;
        n = 0;
        while ((uint8)actionPtr->outputSignal < (uint8)CTE_OUTPUT_MAX)
        {
            actionPtr++;                               /* pass to the next action definition               */
            n++;                                    /* simple action count                              */
        }
        if (n > (uint32)CTE_OUTPUT_MAX)
        {
            /* too many actions defined                         */
            rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_TOO_MANY_ACTIONS, CTE_E_PARAM_VALUE, CTE_SETUP_PARAM_CHECK);
            CTE_HALT_ON_ERROR;
        }
    }
    return rez;
}
/*=== Cte_TtEventCheck ===========================*/

/*==================================================================================================*/
/**
 * @brief   Procedure to check the timing table.
 * @details The check is only syntactic, not semantic.
 *
 * @param[in]   tablePtr            = pointer to the time table
 * @return      E_OK/RSDK_SUCCESS = initialization succeeded
 *              other values      = initialization failed, use the appropriate tools to detect the issue
 *
 */
static Std_ReturnType Cte_TimeTableCheck(Cte_TimeTableDefType *tablePtr)
{
    uint32          i;
    Std_ReturnType  rez = (Std_ReturnType)E_OK;

    /* check the table length, single table supposed; if double table used, the length will be checked later        */
    if (tablePtr->tableLength > CTE_MAX_LARGE_TIME_TABLE_LEN)
    {
        /* table has more than 64 events specified      */
        rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_TABLE_TOO_LONG, CTE_E_PARAM_VALUE, CTE_SETUP_PARAM_CHECK);
        CTE_HALT_ON_ERROR;
    }
    else
    {
        if (tablePtr->eventsPtr == NULL_PTR)
        {
            /* the events pointer is NULL_PTR       */
            rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NULL_PTR_EVENTS, CTE_E_PARAM_POINTER, CTE_SETUP_PARAM_CHECK);
            CTE_HALT_ON_ERROR;
        }
        else
        {
            for (i = 0; i < tablePtr->tableLength; i++)
            {
                rez = Cte_TtEventCheck(&tablePtr->eventsPtr[i]);    /* check each event definition      */
                if (rez != (Std_ReturnType)E_OK)
                {
                    break;                                      /* error detected, so stop the loop */
                }
            }
        }
    }
    return rez;
}
/*=== Cte_TimeTableCheck ===========================*/

/*==================================================================================================*/
/**
 * @brief   Procedure to check the signals definitions table.
 * @details Are checked the types for SPT and FLEX outputs.
 *
 * @param[in]   signalsPtr          = pointer to the signals table
 * @return      E_OK/RSDK_SUCCESS = initialization succeeded
 *              other values      = initialization failed, use the appropriate tools to detect the issue
 *
 */
static Std_ReturnType Cte_SignalDefsCheck(Cte_SingleOutputDefType *signalsPtr)
{
    uint8                       defSPT;
    Cte_SingleOutputDefType     *pwSignals;
    Std_ReturnType              rez = (Std_ReturnType)E_OK;

    pwSignals = signalsPtr;
    defSPT = 0xffu;            /* the signals/outputs not defined       */
    while ((uint8)pwSignals->outputSignal < (uint8)CTE_OUTPUT_MAX)
    {
        if ((uint8)pwSignals->outputSignal < (uint8)CTE_OUTPUT_CTEP_0)
        {                       /* SPT event type                       */
            if ((pwSignals->signalType != CTE_OUT_LOGIC) && (pwSignals->signalType != CTE_OUT_TOGGLE))
            {
                /* not accepted type        */
                rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_SIG_OUT_WRG_TYPE, CTE_E_PARAM_VALUE, CTE_SETUP_PARAM_CHECK);
                CTE_HALT_ON_ERROR;
            }
            else
            {
                if (defSPT == 0xffu)
                {               /* SPT type not defined yet     */
                    defSPT = (uint8)pwSignals->signalType;
                }
                else
                {

                    rez = (defSPT != (uint8)pwSignals->signalType) ? (uint8)E_NOT_OK : (uint8)E_OK;



                }
            }
        }
        if ((uint8)pwSignals->outputSignal > (uint8)CTE_OUTPUT_SPT_RFS)
        {                       /* FLEX event type      */
            if (pwSignals->signalType != CTE_OUT_LOGIC)
            {
                /* not accepted type        */
                rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_SIG_OUT_WRG_TYPE, CTE_E_PARAM_VALUE, CTE_SETUP_PARAM_CHECK);
                CTE_HALT_ON_ERROR;
            }
        }
        if(rez != (Std_ReturnType)E_OK)
        {
            break;
        }
        pwSignals++;
    } /* while ((uint8)pwSignals->outputSignal < (uint8)CTE_OUTPUT_MAX)    */
    return rez;
}
/*=== Cte_SignalDefsCheck ===========================*/

/*==================================================================================================*/
/**
 * @brief   Procedure to check the initialization parameters.
 * @details All necessary checks are done, to assure correct initialization flow.
 *          If many error occurs, only one is reported.
 *
 * @param[in]   cteInitParamsPtr    = pointer to the initialization structure
 * @return      E_OK/RSDK_SUCCESS = initialization succeeded
 *              other values      = initialization failed, use the appropriate tools to detect the issue
 *
 */
static Std_ReturnType Cte_InitParamsCheck(const Cte_SetupParamsType *cteInitParamsPtr)
{
    Std_ReturnType rez = (Std_ReturnType)E_OK;

    /* check the requested input mode       */
    if ((uint8)cteInitParamsPtr->cteMode.workingMode >= (uint8)CTE_MODE_MAX)
    {
        rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_WRG_MODE, CTE_E_PARAM_VALUE, CTE_SETUP_PARAM_CHECK);
        CTE_HALT_ON_ERROR;
    }
    else if (((uint8)cteInitParamsPtr->cteMode.workingMode == (uint8)CTE_SLAVE_CSI2) &&
            ((uint8)cteInitParamsPtr->cteMode.cteWorkingParam0.cteCsi2Unit >= (uint8)CTE_CSI2_UNIT_MAX))
    {
        rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_WRG_CSI2_UNIT, CTE_E_PARAM_VALUE, CTE_SETUP_PARAM_CHECK);
        CTE_HALT_ON_ERROR;
    }
    else
    {
        if (((uint8)cteInitParamsPtr->cteMode.workingMode == (uint8)CTE_SLAVE_CSI2) &&
                ((uint8)cteInitParamsPtr->cteMode.cteWorkingParam1.cteCsi2Vc >= (uint8)CTE_CSI2_VC_MAX))
        {
            rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_WRG_CSI2_VC, CTE_E_PARAM_VALUE, CTE_SETUP_PARAM_CHECK);
            CTE_HALT_ON_ERROR;
        }
    }
    /* check the specified CTE clock frequency      */
    if ((rez == (Std_ReturnType)E_OK) && (cteInitParamsPtr->cteClockFrecq == 0u))
    {
        rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_ZERO_FREQ, CTE_E_PARAM_VALUE, CTE_SETUP_PARAM_CHECK);
        CTE_HALT_ON_ERROR;
    }
    if (rez == (Std_ReturnType)E_OK)
    {
        /* check the first time table pointer       */
        if (cteInitParamsPtr->timeTable0Ptr == NULL_PTR)
        {
            rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NULL_PTR_TABLE0, CTE_E_PARAM_POINTER, CTE_SETUP_PARAM_CHECK);
            CTE_HALT_ON_ERROR;
        }
        else
        {
            /* good table pointer, check the table content      */
            rez = Cte_TimeTableCheck(cteInitParamsPtr->timeTable0Ptr);
            if (rez == (Std_ReturnType)E_OK)
            {
                /* check the output signal definitions      */
                if (cteInitParamsPtr->signalDef0Ptr == NULL_PTR)
                {
                    rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NULL_PTR_SIG_DEF, CTE_E_PARAM_POINTER, CTE_SETUP_PARAM_CHECK);
                    CTE_HALT_ON_ERROR;
                }
                else
                {
                    rez = Cte_SignalDefsCheck(cteInitParamsPtr->signalDef0Ptr);
                }
            }
        }
    }
    /* check the second time table if specified     */
    if (rez == (Std_ReturnType)E_OK)
    {
        if (cteInitParamsPtr->timeTable1Ptr != NULL_PTR)
        {
            /* good table pointer, the table 0 has a correct length ?       */
            if ((cteInitParamsPtr->timeTable0Ptr->tableLength > CTE_MAX_SMALL_TIME_TABLE_LEN) ||
                    (cteInitParamsPtr->timeTable1Ptr->tableLength > CTE_MAX_SMALL_TIME_TABLE_LEN))
            {
                rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_TABLE_TOO_LONG, CTE_E_PARAM_VALUE, CTE_SETUP_PARAM_CHECK);
                CTE_HALT_ON_ERROR;
            }
            if (rez == (Std_ReturnType)E_OK)
            {
                if (cteInitParamsPtr->signalDef1Ptr == NULL_PTR)
                {
                    rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NULL_PTR_SIG_DEF, CTE_E_PARAM_POINTER, CTE_SETUP_PARAM_CHECK);
                    CTE_HALT_ON_ERROR;
                }
                else
                {
                    /* check the table 2 content        */
                    rez = Cte_TimeTableCheck(cteInitParamsPtr->timeTable1Ptr);
                }
            }
        }
        else
        {   /* second table not defined     */
            if (cteInitParamsPtr->signalDef1Ptr != NULL_PTR)
            {
                /* misfit TimeTable/Output signal table     */
                rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NOT_NULL_PTR_SIG_DEF, CTE_E_PARAM_POINTER, CTE_SETUP_PARAM_CHECK);
                CTE_HALT_ON_ERROR;
            }
        }
    }







    return rez;
}
/*=== Cte_InitParamsCheck ===========================*/

#endif  /* #if (CTE_DEV_ERROR_DETECT == STD_ON)     */

/*==================================================================================================*/
/**
 * @brief   Procedure to find the appropriate CTE clock divider.
 * @details The smallest divider which ensure the full table execution is selected
 *
 * @param[in]   pointers to the required time tables, in the correct order
 * @return      The necessary clock divider
 * @pre         The CTE clock frequency must be set before
 *
 */
static uint32 Cte_64BitCounting(uint32 initialValue, uint32 mul1, uint32 mul2, uint32 div1, uint32 div2)
{
    uint64 val = (uint64)initialValue;
    val *= (uint64)mul1;
    val *= (uint64)mul2;
    val /= (uint64)div1;
    val /= (uint64)div2;
    return ((uint32)val);
}
/*=== Cte_64BitCounting ===========================*/

/*==================================================================================================*/
/**
 * @brief   Procedure to find the appropriate CTE clock divider.
 * @details The smallest divider which ensure the full table execution is selected
 *
 * @param[in]   pointers to the required time tables, in the correct order
 * @return      The necessary clock divider
 * @pre         The CTE clock frequency must be set before
 *
 */
static uint8 Cte_ClockDividerGet(Cte_TimeTableDefType *timeTable0Ptr, Cte_TimeTableDefType *timeTable1Ptr)
{
    uint8  i;
    uint8  clockDivider;            /* final clock divider                                  */
    uint32 tableTimeMax;            /* max time value inside the time table [ns]            */
    uint32 tableTimeMax1;           /* max time value inside the time table 1 [ns]          */
    uint32 maxDelay;                /* max delay between consecutive events                 */
    uint32 maxDelay1;               /* max delay between consecutive events for table 1     */
    uint32 largeIntCount;           /* special value to get correct uint32 computing        */

    tableTimeMax = 0;
    maxDelay = 0;
    /* check the first table        */
    for (i = 0; i < timeTable0Ptr->tableLength; i++)
    {
        if (tableTimeMax < timeTable0Ptr->eventsPtr[i].absTime)
        {
            if (maxDelay < (timeTable0Ptr->eventsPtr[i].absTime - tableTimeMax))
            {
                maxDelay = timeTable0Ptr->eventsPtr[i].absTime - tableTimeMax;  /* the maximum time difference between
                                                                               two consecutive events               */
            }
            tableTimeMax = timeTable0Ptr->eventsPtr[i].absTime;                 /* keep the maximum referred time       */
        }
        else
        {
            maxDelay = CTE_TOO_BIG_TIME_DELAY;          /* incorrect time sequence, so the delay is a very big number */
        }
    }
    /* check the second table       */
    if ((timeTable1Ptr != NULL_PTR) && (maxDelay != CTE_TOO_BIG_TIME_DELAY))
    {
        tableTimeMax1 = 0;
        maxDelay1 = 0;
        for (i = 0; i < timeTable1Ptr->tableLength; i++)
        {
            if (tableTimeMax1 < timeTable1Ptr->eventsPtr[i].absTime)
            {
                if (maxDelay1 < (timeTable1Ptr->eventsPtr[i].absTime - tableTimeMax1))
                {
                    maxDelay1 = timeTable1Ptr->eventsPtr[i].absTime - tableTimeMax1; /* the maximum time difference between
                                                                                    two consecutive events  */
                }
                tableTimeMax1 = timeTable1Ptr->eventsPtr[i].absTime;                 /* keep the maximum referred time  */
            }
            else
            {
                maxDelay1 = CTE_TOO_BIG_TIME_DELAY;     /* incorrect time sequence, so the delay is a very big number */
            }
        }
        /* analyze the maximum values for table 0 and 1     */
        if(maxDelay1 > maxDelay)
        {
            maxDelay = maxDelay1;
        }
    }
    largeIntCount = Cte_64BitCounting(maxDelay, gsDriverData.cteWorkingFreq, 1u, /* remember, maxDelay is in ns      */
            CTE_1G_FREQUENCY, CTE_MAX_TIME_COUNTER); /* divider is_equal to (maxDelay*CTE_clk_freq)/(1G*MAX_COUNTER) */
    largeIntCount++;
    if (largeIntCount > (uint32)CTE_CLOCK_DIVIDER_LIMIT)
    {
        clockDivider = CTE_CLOCK_DIVIDER_LIMIT;         /* divider limit exceeded       */
    }
    else
    {
        clockDivider = (uint8)largeIntCount;           /* the final divider            */
    }
    return clockDivider;
}
/*=== Cte_ClockDividerGet ===========================*/

/*==================================================================================================*/
/**
 * @brief   Procedure to set the mask for the new state required.
 * @details The value is set as 64 bits value, as for LSB/MSB registry values concatenated
 *
 * @param[in]   pointers to the signal definitions array
 * @param[in]   pointers to the action array
 * @param[in]   pointer to the result
 * @return      E_OK/RSDK_SUCCESS if successful, error if other
 *
 */
static Std_ReturnType Cte_SignalMaskSet(Cte_SingleOutputDefType *signalDefPtr, Cte_ActionType *actionPtr, uint64 *valPtr)
{
    Cte_SingleOutputDefType *pwSignalDef;   /* pointer to signal definitions to be used for process     */
    uint8                   shiftValue;     /* the left shift for the final value                       */
    uint64                  reqMask;        /* the mask, "initial" and "final"                          */
    Std_ReturnType          rez = (Std_ReturnType)E_OK;

    pwSignalDef = signalDefPtr;
    while (pwSignalDef->outputSignal < CTE_OUTPUT_MAX)
    {
        if (pwSignalDef->outputSignal == actionPtr->outputSignal)  /* find the required signal into defined table  */
        {
            break;
        }
        pwSignalDef++;                                          /* pass to next definition                      */
    }
    if (pwSignalDef->outputSignal == actionPtr->outputSignal)
    {
        /* get the mask according to the type/newState      */
        switch ((uint8)pwSignalDef->signalType)
        {
        case (uint8)CTE_OUT_TOGGLE:
            switch (actionPtr->cteOutputSignalType.newToggleState)
            {
            case CTE_TOGGLE_SET_TO_LOW:
                reqMask = (uint64)CTE_TOGGLE_MASK_TO_LOW;
                break;
            case CTE_TOGGLE_SET_TO_HIGH:
                reqMask = (uint64)CTE_TOGGLE_MASK_TO_HIGH;
                break;
            case CTE_TOGGLE_FLIP:
                reqMask = (uint64)CTE_TOGGLE_MASK_TOGGLE;
                break;
            case CTE_TOGGLE_DONT_CARE:
                reqMask = (uint64)CTE_TOGGLE_MASK_UNCHANGED;
                break;
            default:                                        /* wrong value, not in enum     */
                reqMask = 0;
                rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_SIG_OUT_STATE_WRG, CTE_E_PARAM_VALUE, CTE_SETUP_PARAM_CHECK);
                CTE_HALT_ON_ERROR;
                break;
            }
            break;
        case (uint8)CTE_OUT_CLOCK:
            switch (actionPtr->cteOutputSignalType.newClockState)
            {
            case CTE_CLOCK_SET_TO_LOW:
                reqMask = (uint64)CTE_CLOCK_MASK_TO_LOW;
                break;
            case CTE_CLOCK_ACTIVE_SYNC:
                reqMask = (uint64)CTE_CLOCK_MASK_SYNC_RISING;
                break;
            case CTE_CLOCK_ACTIVE:
                reqMask = (uint64_t)CTE_CLOCK_MASK_RUNNING;
                break;
            case CTE_CLOCK_SET_TO_HIGH:
                reqMask = (uint64)CTE_CLOCK_MASK_TO_HIGH;
                break;
            default:                                    /* wrong value, not in enum     */
                reqMask = 0;
                rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_SIG_OUT_STATE_WRG, CTE_E_PARAM_VALUE, CTE_SETUP_PARAM_CHECK);
                CTE_HALT_ON_ERROR;
                break;
            }
            break;
        case (uint8)CTE_OUT_LOGIC:
            switch (actionPtr->cteOutputSignalType.newLogicState)
            {
            case CTE_LOGIC_SET_TO_LOW:
                reqMask = (uint64)CTE_LOGIC_MASK_TO_LOW;
                break;
            case CTE_LOGIC_SET_TO_HIGH:
                reqMask = (uint64)CTE_LOGIC_MASK_TO_HIGH;
                break;
            case CTE_LOGIC_SET_TO_HIGH_Z:
                reqMask = (uint64)CTE_LOGIC_MASK_TO_HIZ;
                break;
            case CTE_LOGIC_UNCHANGED:               /* nothing to do                    */
                reqMask = (uint64)CTE_LOGIC_MASK_UNCHANGED;
                break;
            default:                                /* wrong value, not in enum         */
                reqMask = 0;
                rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_SIG_OUT_STATE_WRG, CTE_E_PARAM_VALUE, CTE_SETUP_PARAM_CHECK);
                CTE_HALT_ON_ERROR;
                break;
            }
            break;
        default:                                    /* HiZ is the default in this case  */
            reqMask = 0;                            /* nothing to do                    */
            break;
        } /* switch ((uint8)pwSignalDef->signalType)   */
        if (rez == (Std_ReturnType)E_OK)
        {   /* only if the result is good       */
            if ((uint8)pwSignalDef->outputSignal < (uint8)CTE_OUTPUT_CTEP_0)
            {   /* SPT events to be processed       */
                if (reqMask != 0u)
                {
                    reqMask = CTE_SPT0_SIG_MASK;    /* SPT events can be    */
                }
                shiftValue = (uint8)pwSignalDef->outputSignal;
            }
            else
            {   /* other signals, RFS/RCS/CTEP0...7     */
                shiftValue = (uint8)(CTE_OUTPUT_MASK_SHIFT_BASE
                        + (((uint8)pwSignalDef->outputSignal - (uint8)CTE_OUTPUT_CTEP_0) << 1u));
            } /* if((uint8)pwSignalDef->outputSignal < (uint8)CTE_OUTPUT_CTEP_0)    */
            *valPtr |= reqMask << shiftValue;
        }
    }
    else
    {
        rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_SIG_NOT_DEF, CTE_E_PARAM_VALUE, CTE_SETUP_PARAM_CHECK);
        CTE_HALT_ON_ERROR;
    } /* if(pwSignalDef->outputSignal == signal->outputSignal)  */
    return rez;
}
/*=== Cte_SignalMaskset ===========================*/

/*==================================================================================================*/
/**
 * @brief   Procedure to get the final mask value for time table.
 * @details The result is on 64 bits, for both
 *
 * @param[in]   pointers to the time table
 * @param[in]   pointers to the signal definitions array
 * @param[in]   pointer to the resulted mask
 * @return      E_OK/RSDK_SUCCESS if successful, error if other
 *
 */
static Std_ReturnType Cte_MaskValuesGet(Cte_ActionType *actionsPtr, Cte_SingleOutputDefType *signalDefPtr, uint64 *valPtr)
{
    Cte_ActionType  *pwActions;
    Std_ReturnType  rez = (Std_ReturnType)E_OK;

    *valPtr = 0u;
    pwActions = actionsPtr;
    while (((uint8)pwActions->outputSignal < (uint8)CTE_OUTPUT_MAX) && (rez == (Std_ReturnType)E_OK))
    {
        switch ((uint8)pwActions->outputSignal)
        {
        case (uint8)CTE_OUTPUT_FLEX_0:
            if (pwActions->cteOutputSignalType.newLogicState != CTE_LOGIC_SET_TO_LOW)
            {
                *valPtr |= CTE_FLEX_SIG_MASK;
            }
            break;
        case (uint8)CTE_OUTPUT_FLEX_1:
            if (pwActions->cteOutputSignalType.newLogicState != CTE_LOGIC_SET_TO_LOW)
            {
                *valPtr |= (CTE_FLEX_SIG_MASK << 1u);
            }
            break;
        default:                        /* for all remaining signals, RFS/RCS/SPT0...3/CTEP0...7    */
            rez = Cte_SignalMaskSet(signalDefPtr, pwActions, valPtr);
            break;
        }
        pwActions++;                    /* move to the next action      */
    }
    return rez;
}
/*=== Get_MaskValues ===========================*/

/*==================================================================================================*/
/**
 * @brief   Procedure to set the timing table.
 * @details One table at a time, depending the start of the table
 *
 * @param[in]   pointers to the required time tables, in the correct order
 * @return      The necessary clock divider
 * @pre         The CTE clock frequency must be set before
 *
 */
static Std_ReturnType Cte_TimingTableSet(Cte_TimeTableDefType *timeTablePtr, Cte_SingleOutputDefType *signalDefPtr,
        volatile void* lutPtr)
{
    uint64              longIntMask;                /* values for 64 bits computation       */
    uint32              i, j, tmpVal, lastTimeTick, work32U;
    volatile struct LUT *tmpLutPtr, *LutWPtr;
    Std_ReturnType rez = (Std_ReturnType)E_OK;

    if(timeTablePtr->eventsPtr == NULL_PTR)
    {
        rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NULL_PTR_EVENTS, CTE_E_PARAM_POINTER, CTE_SETUP_PARAM_CHECK);
        CTE_HALT_ON_ERROR;
    }
    else
    {
        tmpLutPtr = (volatile struct LUT *)lutPtr;
        LutWPtr = (volatile struct LUT *)lutPtr;
        /* for the first event set all output to low    */
        tmpLutPtr->LSB[0] = 0u;
        tmpLutPtr->MSB[0] = 0u;
        /* set all consecutive events to "unchanged" (respectively high for clocks and low for SPT events)  */
        for (i = 1; i < CTE_MAX_SMALL_TIME_TABLE_LEN; i++)
        {
            tmpLutPtr->LSB[i] = 0u;           /* SPT events to low                          */
            tmpLutPtr->MSB[i] = 0x6fffffu;    /* FlexTime to 0, all other to "unchanged"    */
        }
        /* set the new values       */
        i = 0;
        lastTimeTick = 0;
        while ((i < timeTablePtr->tableLength) && (i < CTE_MAX_SMALL_TIME_TABLE_LEN))
        {
            if(timeTablePtr->eventsPtr[i].eventActionsPtr == NULL_PTR)
            {
                rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NULL_PTR_ACTIONS, CTE_E_PARAM_POINTER, CTE_SETUP_PARAM_CHECK);
                CTE_HALT_ON_ERROR;
            }
            if(rez == (Std_ReturnType)E_OK)
            {
                rez = Cte_MaskValuesGet(timeTablePtr->eventsPtr[i].eventActionsPtr, signalDefPtr, &longIntMask);
            }
            if (rez != (Std_ReturnType)E_OK)
            {
                break;                              /* error to get the signals mask, stop here */
            }
            tmpVal = Cte_64BitCounting(timeTablePtr->eventsPtr[i].absTime, gsDriverData.cteWorkingFreq, 1u,
                    gsDriverData.cteMainClockDivider, CTE_1G_FREQUENCY);
            work32U = tmpVal - lastTimeTick;
            if (work32U == 0u)
            {
                work32U = 1;                        /* time table value must not be 0   */
            }
            lastTimeTick = tmpVal;
            LutWPtr->LSB[i] = work32U + (uint32)longIntMask;
            longIntMask >>= 32u;                    /* get the MSB of the mask          */
            LutWPtr->MSB[i] = (uint32)longIntMask;
            i++;
        }
        if(rez == (Std_ReturnType)E_OK)
        {
            tmpLutPtr++;                                /* go to next LUT, if necessary (more than 32 events)   */
            if (i < timeTablePtr->tableLength)
            {           /* second table must be used too        */
                /* erase the CTE time table first       */
                for (i = 0; i < CTE_MAX_SMALL_TIME_TABLE_LEN; i++)
                {
                    tmpLutPtr->LSB[i] = 0u;
                    tmpLutPtr->MSB[i] = 0u;
                }
            }
            j = 0;
            while (i < timeTablePtr->tableLength)
            {
                if(timeTablePtr->eventsPtr[i].eventActionsPtr == NULL_PTR)
                {
                    rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NULL_PTR_ACTIONS, CTE_E_PARAM_POINTER, CTE_SETUP_PARAM_CHECK);
                    CTE_HALT_ON_ERROR;
                }
                if(rez == (Std_ReturnType)E_OK)
                {
                    rez = Cte_MaskValuesGet(timeTablePtr->eventsPtr[i].eventActionsPtr, signalDefPtr, &longIntMask);
                }
                if(rez != (Std_ReturnType)E_OK)
                {
                    break;                              /* error to get the signals mask, stop here     */
                }
                tmpVal = Cte_64BitCounting(timeTablePtr->eventsPtr[i].absTime, gsDriverData.cteWorkingFreq, 1u,
                        gsDriverData.cteMainClockDivider, CTE_1G_FREQUENCY);
                work32U = (uint32_t)tmpVal;
                work32U -= lastTimeTick;
                if (work32U == 0u)
                {
                    work32U = 1;                        /* time table value must not be 0               */
                }
                lastTimeTick = tmpVal;
                tmpLutPtr->LSB[j] = work32U + (uint32)longIntMask;
                longIntMask >>= 32u;                    /* get the MSB of the mask                      */
                tmpLutPtr->MSB[j] = (uint32)longIntMask;
                i++;
                j++;
            }
        } /* if(rez == (Std_ReturnType)E_OK)    */
    } /* if(timeTablePtr->eventsPtr == NULL_PTR)        */
    return rez;
}
/*=== CteTimingTableSet ===========================*/

/*==================================================================================================*/
/**
 * @brief   Procedure to set the outputs.
 * @details One table at a time, depending the start of the table
 *
 * @param[in]   pointers to the output definitions
 * @param[in]   the table index [0,1]
 * @return      E_OK/RSDK_SUCCESS = success; other = error
 *
 */
static void Cte_OutputSetup(Cte_SingleOutputDefType *signalDefPtr, uint8 idx)
{
    uint32                  mask;
    Cte_SingleOutputDefType *pwSignalDef;

    pwSignalDef = signalDefPtr;
    gspCTEPtr->SIGTYPE0[idx] = 0u;            /* reset all the types to default after reset (HiZ)      */
    gspCTEPtr->SIGTYPE1[idx] = 0u;
    while ((uint8)pwSignalDef->outputSignal < (uint8)CTE_OUTPUT_MAX)
    {
        if ((uint8)pwSignalDef->outputSignal < (uint8)CTE_OUTPUT_CTEP_0)
        {                   /*  SPT events      */
            if (pwSignalDef->signalType == CTE_OUT_TOGGLE)
            {
                CTE_SET_REGISTRY32(&gspCTEPtr->SIGTYPE0[idx], CTE_SIGTYPE0_SPT_EVT_MASK, CTE_SIGTYPE0_SPT_EVT(1u));
            }
        }
        else
        {
            if ((uint8)pwSignalDef->outputSignal < (uint8)CTE_OUTPUT_SPT_RCS)
            {               /* CTEP events      */
                mask = ((uint32)pwSignalDef->signalType) <<
                        (16u + (uint8)pwSignalDef->outputSignal - (uint8)CTE_OUTPUT_CTEP_0);
                gspCTEPtr->SIGTYPE0[idx] |= mask;
            }
            else
            {               /* RCS/RFS      */
                if ((uint8)pwSignalDef->outputSignal < (uint8)CTE_OUTPUT_FLEX_0)
                {
                    mask = ((uint32)pwSignalDef->signalType) <<
                            (((uint8)pwSignalDef->outputSignal - (uint8)CTE_OUTPUT_SPT_RCS) * 2u);
                    gspCTEPtr->SIGTYPE1[idx] |= mask;
                }
            }
        }
        pwSignalDef++;
    }
}
/*=== Cte_OutputSetup ===========================*/

/*==================================================================================================*/
/**
 * @brief   Procedure to set the running mode, continuous one table or toggle.
 * @details The driver permit only three executions :
 *          - one table of max 32 events
 *          - one table of max 64 events
 *          - two tables in toggle mode
 *
 * @param[in]   pointers to the initialization params
 * @return      E_OK/RSDK_SUCCESS = success; other = error
 *
 */
static void Cte_RunModeSet(const Cte_SetupParamsType *cteInitParamsPtr)
{
    uint32 mask;

    if (cteInitParamsPtr->timeTable1Ptr == NULL_PTR)
    {                       /* only one table defined       */
        if (cteInitParamsPtr->timeTable0Ptr->tableLength > CTE_MAX_SMALL_TIME_TABLE_LEN)
        {
            mask = 3u;      /* "toggle", but with only one table, to be correlated with the timing      */
        }
        else
        {
            mask = 2u;      /* single table, table 0        */
        }
    }
    else
    {
        mask = 3u;          /* toggle with two tables       */
    }
    CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL, CTE_CNTRL_OPMOD_SL_MASK, CTE_CNTRL_OPMOD_SL(mask));
}
/*=== Cte_RunModeSet ===========================*/

/*==================================================================================================*/
/**
 * @brief   Procedure to set the appropriate timing limits.
 * @details The driver permit only three executions :
 *          - one table of max 32 events
 *          - one table of max 64 events
 *          - two tables in toggle mode
 *          and the procedure must complete the correct settings
 *
 * @param[in]   pointers to the initialization params
 * @return      E_OK/RSDK_SUCCESS = success; other = error
 *
 */
static void Cte_TableTimeLimitSet(const Cte_SetupParamsType *cteInitParamsPtr)
{
    uint32 lutDur0, lutDur1;

    lutDur0 = Cte_64BitCounting(cteInitParamsPtr->timeTable0Ptr->tableTimeExecLimit, gsDriverData.cteWorkingFreq, 1u,
            gsDriverData.cteMainClockDivider, CTE_1G_FREQUENCY);

    if((lutDur0 == 1u) && (cteInitParamsPtr->cteClockFrecq == CTE_DEFAULT_INPUT_CLOCK))
    {
        /* To avoid S32R41 errata #ERR011394, the table length must not be 1 for the default clock frequency.
         * It must be acceptable, as 1 clock at 80MHz is 12.5ns.
         * This must be enforced in the CTE driver documentation/User Manual.
         */
        lutDur0 = 2;
    }

    if (cteInitParamsPtr->timeTable1Ptr == NULL_PTR)
    {                       /* only one table defined       */
        if (cteInitParamsPtr->timeTable0Ptr->tableLength > CTE_MAX_SMALL_TIME_TABLE_LEN)
        {
            gspCTEPtr->LUT_DUR = 0u;               /* the first LUT duration must be 0     */
            /* use the appropriate value for LUTDUR1: table 0 duration (the normal solution)
               or the maximum table duration if all specified durations are 0       */
            if(lutDur0 != 0u)
            {
                gspCTEPtr->LUT_DUR1 = lutDur0;
            }
            else
            {
                gspCTEPtr->LUT_DUR1 = 0xffffffffu;
            }
        }
        else
        {
            /* single table, table 0        */
            gspCTEPtr->LUT_DUR = lutDur0;
        }
    }
    else
    {
        /* two tables usage             */
        lutDur1 = Cte_64BitCounting(cteInitParamsPtr->timeTable1Ptr->tableTimeExecLimit, gsDriverData.cteWorkingFreq, 1u,
                gsDriverData.cteMainClockDivider, CTE_1G_FREQUENCY);

        if((lutDur1 == 1u) && (cteInitParamsPtr->cteClockFrecq == CTE_DEFAULT_INPUT_CLOCK))
        {
            /* To avoid S32R41 errata #ERR011394, the table length must not be 1 for the default clock frequency.
             * It must be acceptable, as 1 clock at 80MHz is 12.5ns.    */
            lutDur1 = 2;
        }

        /* toggle with two tables       */
        gspCTEPtr->LUT_DUR = lutDur0;
        gspCTEPtr->LUT_DUR1 = lutDur1;
    }
}
/*=== Cte_TableTimeLimitSet ===========================*/

/*==================================================================================================*/
/**
 * @brief   Procedure to fill the array of requested periods
 * @details Simple output definitions parsing and clock period collect
 *
 * @param[in]   pointer to the initialization params, pointer to period array, filling start index
 * @return      E_OK/RSDK_SUCCESS = success; other = error
 *
 */
static Std_ReturnType Cte_PeriodArrayFill(Cte_SingleOutputDefType *defPtr, uint32 *arrayPtr, uint32 *firstPtr)
{
    uint32                  idx;
    Cte_SingleOutputDefType *pwDef;
    Std_ReturnType          rez = (Std_ReturnType)E_OK;

    pwDef = defPtr;
    idx = *firstPtr;
    while ((uint8)pwDef->outputSignal < (uint8)CTE_OUTPUT_MAX)
    {
        if (pwDef->signalType == CTE_OUT_CLOCK)
        {
            if (pwDef->clockPeriod == 0u)
            {
                /* the clock period can't be 0      */
                rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NULL_CLK_PEROD, CTE_E_PARAM_VALUE, CTE_SETUP_PARAM_CHECK);
                CTE_HALT_ON_ERROR;
                break;
            }
            arrayPtr[idx] = pwDef->clockPeriod;
            idx++;
        }
        pwDef++;
    }
    *firstPtr = idx;
    return rez;
}
/*=== Cte_PeriodArrayFill ===========================*/

/*==================================================================================================*/
/**
 * @brief   Procedure to fill the final periods array
 * @details All requested periods are processed and try to use up to 4 clocks.
 *          If not possible, an error is returned.
 *
 * @param[in]   array length, pointer to the initial periods array
 * @return      E_OK/RSDK_SUCCESS = success; other = error
 *
 */
static Std_ReturnType Cte_FinalPeriodProcess(uint32 reqClocks, uint32 *allReqPeriodsPtr)
{
    uint32          i, j, k;
    Std_ReturnType  rez = (Std_ReturnType)E_OK;

    gsDriverData.cteClocksPeriods[0] = allReqPeriodsPtr[0];    /* initialize the resulting period array        */
    j = 0u;                                                 /* the working final index                      */
    k = 1;                                                  /* number of clocks inside the limits           */
    for (i = 1; i < reqClocks; i++)                         /* process the rest of the array                */
    {
        if (allReqPeriodsPtr[i] < (2u * allReqPeriodsPtr[j]))
        {
            k++;                            /* is possible to have both periods inside 40% error                    */
        }
        else
        {                                   /* too different values, so step to next clock, closing the one before  */
            if (k > 1u)
            {                               /* more requested clocks were processed before                          */
                /* 80% coeficient applied       */
                allReqPeriodsPtr[j] = Cte_64BitCounting(allReqPeriodsPtr[j], allReqPeriodsPtr[i-1u], 8u, 10u, allReqPeriodsPtr[j]);
                k = 1u;
            }
            gsDriverData.cteClocksPeriods[j] = allReqPeriodsPtr[j];
            j++;
            if (j >= CTE_INTERNAL_CLOCKS)
            {
                rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_TOO_MANY_CLOCKS, CTE_E_PARAM_VALUE, CTE_SETUP_PARAM_CHECK);
                CTE_HALT_ON_ERROR;
                break;
            }
            allReqPeriodsPtr[j] = allReqPeriodsPtr[i];
        }
    }
    /* process the final values     */
    if (rez == (Std_ReturnType)E_OK)
    {
        if (k > 1u)
        {                       /* more requested clocks were processed before      */
            allReqPeriodsPtr[j] = Cte_64BitCounting(allReqPeriodsPtr[j], allReqPeriodsPtr[i - 1u], 8u, 10u, allReqPeriodsPtr[j]);
        }
        gsDriverData.cteClocksPeriods[j] = allReqPeriodsPtr[j];
        gsDriverData.cteUsedClockDividers = (uint8_t)j;
        gsDriverData.cteUsedClockDividers++;
    }
    return rez;
}
/*=== Cte_FinalPeriodProcess ===========================*/

/*==================================================================================================*/
/**
 * @brief   Procedure to define the necessary clock periods.
 * @details The hardware can use up to 4 clock dividers, so up to 4 periods available.
 *          If more clocks required, intermediate periods will be used, to reduce the deviation below 40%.
 *          If it is not possible to have up to 4 clocks and all the required periods to enter 40% deviation,
 *          an error will be returned.
 *
 * @param[in]   pointers to the initialization params
 * @return      E_OK/RSDK_SUCCESS = success; other = error
 *
 */
static Std_ReturnType Cte_ClockDividersSet(const Cte_SetupParamsType *cteInitParamsPtr)
{
    uint32          allReqPeriodsPtr[CTE_OUTPUT_MAX];
    uint32          reqClocks, i, j, k;
    uint32          computingVal;
    uint8           finalDivider;
    Std_ReturnType  rez;

    reqClocks = 0u;
    if(cteInitParamsPtr->signalDef0Ptr->outputSignal < CTE_OUTPUT_MAX)
    {
        rez = Cte_PeriodArrayFill(cteInitParamsPtr->signalDef0Ptr, allReqPeriodsPtr, &reqClocks);
    }
    else
    {
        rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_CLK_DIVIDER_ERROR, CTE_E_PARAM_VALUE, CTE_SETUP_PARAM_CHECK);
    }

    if ((rez == (Std_ReturnType)E_OK) && (cteInitParamsPtr->signalDef1Ptr != NULL_PTR))
    {
        rez = Cte_PeriodArrayFill(cteInitParamsPtr->signalDef1Ptr, allReqPeriodsPtr, &reqClocks);
    }
    if ((rez == (Std_ReturnType)E_OK) && (reqClocks != 0u))
    {
        /* if there are clocks defined      */
        /* sort the clocks      */
        j = 1;
        while ((j != 0u) && (reqClocks >= 2u))
        {
            j = 0u;
            for (i = 1; i < reqClocks; i++)
            {
                if (allReqPeriodsPtr[i - 1u] > allReqPeriodsPtr[i])
                {
                    j = 1;
                    k = allReqPeriodsPtr[i - 1u];
                    allReqPeriodsPtr[i - 1u] = allReqPeriodsPtr[i];
                    allReqPeriodsPtr[i] = k;
                }
            }
        }
        /* remove identical clocks      */
        k = 1u;
        while ((k != 0u) && (reqClocks >= 2u))
        {
            k = 0u;
            for (i = 1; i < reqClocks; i++)
            {
                if (allReqPeriodsPtr[i] == allReqPeriodsPtr[i - 1u])
                {
                    k = 1u;
                    break;
                }
            }
            if (k != 0u)
            {
                for (j = i + 1u; j < reqClocks; j++)
                {
                    allReqPeriodsPtr[j - 1u] = allReqPeriodsPtr[j];
                }
                reqClocks--;
            }
        }

        /* process further only if more than 4, compress to have    */
        if (reqClocks > CTE_INTERNAL_CLOCKS)
        {
            rez = Cte_FinalPeriodProcess(reqClocks, allReqPeriodsPtr);
        }
        else
        {
            for (i = 0; i < reqClocks; i++)
            {
                gsDriverData.cteClocksPeriods[i] = allReqPeriodsPtr[i];
            }
            gsDriverData.cteUsedClockDividers = (uint8)reqClocks;
        }
        if (rez == (Std_ReturnType)E_OK)
        {
            for (i = 0; i < gsDriverData.cteUsedClockDividers; i++)
            {
                computingVal = Cte_64BitCounting(gsDriverData.cteClocksPeriods[i], gsDriverData.cteWorkingFreq, 1u,
                        CTE_1G_FREQUENCY, 1u);
                if (computingVal > (uint32)CTE_MAX_REQ_CLK_DIVIDER)
                {
                    rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_CLK_DIVIDER_ERROR, CTE_E_PARAM_VALUE, CTE_SETUP_PARAM_CHECK);
                    CTE_HALT_ON_ERROR;
                    break;
                }
                finalDivider = (uint8)computingVal;
                j = 0u;
                k = 1u;
                computingVal = 1u;
                while(finalDivider > (uint8)computingVal)
                {
                    j++;
                    computingVal *= 2u;
                    computingVal += (k & 1u);
                    k <<= 2u;
                }

                if(j == 0UL)
                {
                    /*
                     * This is required by ERR051221: "CTE: Clock Divider by 1 option not working"
                     * As a result, it is not possible to have an external clock at CTEPn with a frequency equal to the
                     * one of the CTE input clock. The maximum frequency at the CTEPn pad is CTE_CLK/2.
                     * This must be enforced into the CTE driver documentation/User Manual.
                     */
                    j = 1UL;
                }

                switch (i)
                {
                case 0u:                    /* first clock      */
                    CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL1, CTE_CNTRL1_CLKDIV_1_MASK, CTE_CNTRL1_CLKDIV_1(j));
                    break;
                case 1u:                    /* second clock     */
                    CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL1, CTE_CNTRL1_CLKDIV_2_MASK, CTE_CNTRL1_CLKDIV_2(j));
                    break;
                case 2u:                    /* third clock      */
                    CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL1, CTE_CNTRL1_CLKDIV_3_MASK, CTE_CNTRL1_CLKDIV_3(j));
                    break;
                default:                    /* fourth clock     */
                    CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL1, CTE_CNTRL1_CLKDIV_4_MASK, CTE_CNTRL1_CLKDIV_4(j));
                    break;
                }
            }
        }
    } /* if ((rez == (Std_ReturnType)E_OK) && (reqClocks != 0u))    */
    return rez;
}
/*=== Cte_ClockDividersSet ===========================*/

/*==================================================================================================*/
/**
 * @brief   Procedure to define the necessary clock periods.
 * @details The hardware can use up to 4 clock dividers, so up to 4 periods available.
 *          If more clocks required, intermediate periods will be used, to reduce the deviation below 40%.
 *          If it is not possible to have up to 4 clocks and all the required periods to enter 40% deviation,
 *          an error will be returned.
 *
 * @param[in]   pointers to the initialization params
 * @return      E_OK/RSDK_SUCCESS = success; other = error
 *
 */
static void Cte_OutputClockSelect(const Cte_SetupParamsType *cteInitParamsPtr)
{
    Cte_SingleOutputDefType *defPtr;
    uint32                  i;
    uint32                  tstPeriodLow, tstPeriodHigh;

    defPtr = cteInitParamsPtr->signalDef0Ptr;
    while ((uint8)defPtr->outputSignal < (uint8)CTE_OUTPUT_MAX)
    {
        if (defPtr->signalType == CTE_OUT_CLOCK)
        {
            tstPeriodLow = defPtr->clockPeriod;
            tstPeriodHigh = tstPeriodLow + (tstPeriodLow / 2u);
            tstPeriodLow -= tstPeriodLow / 2u;
            for (i = 0; i < gsDriverData.cteUsedClockDividers; i++)
            {
                if ((gsDriverData.cteClocksPeriods[i] >= tstPeriodLow)
                        && (gsDriverData.cteClocksPeriods[i] <= tstPeriodHigh))
                {
                    break;
                }
            }
            i <<= ((uint8)defPtr->outputSignal - (uint8)CTE_OUTPUT_CTEP_0) * 2u;
            gspCTEPtr->CLKSEL |= i;
        }
        defPtr++;
    }
}
/*=== Cte_OutputClockSelect ===========================*/

/*==================================================================================================
 *                                       GLOBAL FUNCTIONS
 ==================================================================================================*/

#if (CTE_VERSION_INFO_API == STD_ON)
/*================================================================================================*/
/**
 * @brief       The function returns the version info for the module.
 * @details     The function returns the version info for the module.
 *
 * @param[in]   versionInfoPtr    - pointer to a version structure to receive the data
 *
 * @return      void
 *
 * @pre         It can be called when the reception need to be stopped. The unit must be in INITIALIZED state.
 *
 */
void Cte_GetVersionInfo(Std_VersionInfoType* versionInfoPtr)
{
#if(CTE_DEV_ERROR_DETECT == STD_ON)
    if (versionInfoPtr == (Std_VersionInfoType*)NULL_PTR)
    {
        (void)Det_ReportError((uint16)CTE_MODULE_ID, (uint8)CTE_INSTANCE_ID, (uint8)CTE_VERSION_INFO_CHECK,
                                                        (uint8)CTE_E_PARAM_POINTER);
        CTE_HALT_ON_ERROR;
    }
    else
#endif /* STD_ON == CTE_DEV_ERROR_DETECT */
    {
        versionInfoPtr->moduleID           = (uint16)CTE_MODULE_ID;
        versionInfoPtr->vendorID           = (uint16)CTE_VENDOR_ID;
        versionInfoPtr->sw_major_version   = (uint8)CTE_SW_MAJOR_VERSION;
        versionInfoPtr->sw_minor_version   = (uint8)CTE_SW_MINOR_VERSION;
        versionInfoPtr->sw_patch_version   = (uint8)CTE_SW_PATCH_VERSION;
    }
}
/* Cte_GetVersionInfo *************************/
#endif /* (CTE_VERSION_INFO_API == STD_ON)     */


/*================================================================================================*/
/**
 * @brief   Low level initialization procedure for CTE driver
 * @details If called, the CTE function is stopped.
 *          After initialization the CTE is not started, a specific Cte_Start call must be used for this.
 *          The operation can be done at any moment; if the CTE is working, it will be stopped.
 *
 * @param[in]   cteInitParamsPtr    = pointer to the initialization structure
 * @param[in]   lutChecksumPtr      = pointer to a uint64 value, which will receive the final LUT checksum;
 *                                  this value can be checked later using Cte_GetLutChecksum
 * @return      E_OK/RSDK_SUCCESS = initialization succeeded
 *              other values      = initialization failed, use the appropriate tools to detect the issue
 *
 */
Std_ReturnType Cte_Setup(const Cte_SetupParamsType *cteInitParamsPtr, uint64 *lutChecksumPtr)
{
    Std_ReturnType  rez;
    uint8           cteClockDivider;            /* the clock divider        */
    uint32          len;







    volatile SRC_Type * pSrc;


    /* set the driver status to NOT_INITIALIZED     */
    gsDriverData.cteDriverStatus = (uint8_t)CTE_DRIVER_STATE_NOT_INIT;
    /* check the initialization parameters          */
    if ((cteInitParamsPtr == NULL_PTR) || (lutChecksumPtr == NULL_PTR))
    {
        rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NULL_PTR_PARAMS, CTE_E_PARAM_POINTER, CTE_SETUP_PARAM_CHECK);
        CTE_HALT_ON_ERROR;
    }
    else
    {
        rez = Cte_InitParamsCheck(cteInitParamsPtr);
    }
    if (gspCTEPtr == NULL_PTR)
    {

        gspCTEPtr = IP_CTE;






    }
    if (rez == (Std_ReturnType)E_OK)
    {
        /* initialize the necessary data        */
        gsDriverData.cteWorkingFreq = cteInitParamsPtr->cteClockFrecq; /* the working frequency for further computing */
        cteClockDivider = Cte_ClockDividerGet(cteInitParamsPtr->timeTable0Ptr, cteInitParamsPtr->timeTable1Ptr);
        if (cteClockDivider >= CTE_CLOCK_DIVIDER_LIMIT)
        {
            rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_CLK_DIVIDER_ERROR, CTE_E_PARAM_VALUE, CTE_SETUP_PARAM_CHECK);
            CTE_HALT_ON_ERROR;
        }
        else
        {
            /* reset the CTE        */
            /* set the bit to reset CTE.
             * Initialization of CTE after reset
             *
             */
            CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL, CTE_CNTRL_CTE_RST_MASK, CTE_CNTRL_CTE_RST(1u));
            gsDriverData.cteMainClockDivider = cteClockDivider; /* keep the divider; simple delay to get the reset  */
            /* reset the bit to be able to use the registry     */
            CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL, CTE_CNTRL_CTE_RST_MASK, CTE_CNTRL_CTE_RST(0u));
            /* compute the LUT checksum, including the MSBit    */
            CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL, CTE_CNTRL1_CHKSM_MD_MASK, CTE_CNTRL1_CHKSM_MD(1u));

            /* CTE specific initialization              */
            /* 1. Configure time instances and corresponding signal states in the timing table register LUT_LSB_0.  */
            /* 2. Configure remaining signal states in the timing table register LUT_MSB_0.                         */
            rez = Cte_TimingTableSet(cteInitParamsPtr->timeTable0Ptr, cteInitParamsPtr->signalDef0Ptr,
                    (volatile void *)gspCTEPtr->LUT);
            /* 3. Configure time instances and corresponding signal states in the timing table register LUT_LSB_1.  */
            /* 4. Configure remaining signal states in the timing table register LUT_MSB_1.                         */
            if ((rez == (Std_ReturnType)E_OK) && (cteInitParamsPtr->timeTable1Ptr != NULL_PTR))
            {
                rez = Cte_TimingTableSet(cteInitParamsPtr->timeTable1Ptr, cteInitParamsPtr->signalDef1Ptr,
                        (volatile void *)&gspCTEPtr->LUT[1]);
            }
            *lutChecksumPtr = Cte_GetLutChecksum();
            /* 5. Configure signal types in signal type registers CTE_SIGTYPE0/1.                                   */
            if (rez == (Std_ReturnType)E_OK)
            {
                Cte_OutputSetup(cteInitParamsPtr->signalDef0Ptr, 0);
                if (cteInitParamsPtr->signalDef1Ptr != NULL_PTR)
                {
                    Cte_OutputSetup(cteInitParamsPtr->signalDef1Ptr, 1);
                }
                if(cteInitParamsPtr->timeTable0Ptr->tableLength > CTE_MAX_SMALL_TIME_TABLE_LEN)
                {
                    Cte_OutputSetup(cteInitParamsPtr->signalDef0Ptr, 1);
                }
            }
            if (rez == (Std_ReturnType)E_OK)
            {
                /* 6. Configure MA_SL_ST bit in control register CTE_CNTRL.                                         */
                if (cteInitParamsPtr->cteMode.workingMode == CTE_MASTER)
                {               /* Master mode used     */
                    /* normally the bit must be already 0 after reset       */
                    CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL, CTE_CNTRL_MA_SL_ST_MASK, CTE_CNTRL_MA_SL_ST(0u));
                }
                else
                {
                    /* set bit for Slave mode       */
                    CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL, CTE_CNTRL_MA_SL_ST_MASK, CTE_CNTRL_MA_SL_ST(1u));
                    /* set the appropriate registry values for the Slave mode       */

















                    pSrc = IP_SRC;
                    CTE_SET_REGISTRY32(&pSrc->CTE_CTRL_REG, SRC_CTE_CTRL_REG_IN_CTE_MASK,
                            SRC_CTE_CTRL_REG_IN_CTE(
                                    (uint32)cteInitParamsPtr->cteMode.workingMode - (uint32)CTE_SLAVE_EXTERNAL));
                    CTE_SET_REGISTRY32(&pSrc->CTE_CTRL_REG, SRC_CTE_CTRL_REG_MIPICSI2_ID_MASK,
                          SRC_CTE_CTRL_REG_MIPICSI2_ID((uint32)cteInitParamsPtr->cteMode.cteWorkingParam0.cteCsi2Unit));
                    CTE_SET_REGISTRY32(&pSrc->CTE_CTRL_REG, SRC_CTE_CTRL_REG_VC_ID_MASK,
                            SRC_CTE_CTRL_REG_VC_ID((uint32_t)cteInitParamsPtr->cteMode.cteWorkingParam1.cteCsi2Vc));


                    CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL, CTE_CNTRL_RFS_DLY_MASK,
                            CTE_CNTRL_RFS_DLY((uint32)cteInitParamsPtr->cteMode.cteWorkingParam0.cteInternalRfsDelay));
                    CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL, CTE_CNTRL_RCS_DLY_MASK,
                            CTE_CNTRL_RCS_DLY((uint32)cteInitParamsPtr->cteMode.cteWorkingParam1.cteInternalRcsDelay));
                } /* if (cteInitParamsPtr->cteMode.workingMode == CTE_MASTER) */
                /* 7. Configure REP_CNT value in control register CTE_CNTRL.                                        */
                CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL, CTE_CNTRL_REP_CNT_MASK,
                        CTE_CNTRL_REP_CNT((uint32)cteInitParamsPtr->repeatCount));
                /* 8. Configure OPMOD_SL bits in register CTE_CNTRL to define continuous run mode or toggle mode.   */
                Cte_RunModeSet(cteInitParamsPtr);
                /* 9. Configure the duration counter for TT0 and TT1 execution in registers CTE_LUT_DUR and
                 * CTE_LUT_DUR1 respectively.       */
                Cte_TableTimeLimitSet(cteInitParamsPtr);
                /* 10. Configure timemode bit in CTE_CNTRL1 for absolute/relative mode of timing table execution.   */
                /* only relative timing used        */
                CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL1, CTE_CNTRL1_TIMEMODE_MASK, CTE_CNTRL1_TIMEMODE(0u));
                /* 11. Configure CTECK_DV in CTE_CNTRL1 to define the CTE data path clock.                          */
                CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL1, CTE_CNTRL1_CTECK_DV_MASK,
                        CTE_CNTRL1_CTECK_DV(gsDriverData.cteMainClockDivider));
                /* 12. Configure CLKDIV_1-CLKDIV_4 in CTE_CNTRL1 to define clocks for external signals.             */
                rez = Cte_ClockDividersSet(cteInitParamsPtr);
            } /* if (rez == (Std_ReturnType)E_OK)   */
            /* 13. Configure CLK_SEL0-CLK_SEL9 in clock select register CTE_CLKSEL to select the clock divider
             * for the external signals.            */
            if (rez == (Std_ReturnType)E_OK)
            {
                Cte_OutputClockSelect(cteInitParamsPtr);
            }
            /* Other necessary setup : IRQ      */
            if (rez == (Std_ReturnType)E_OK)
            {
                rez = Cte_IrqInit(cteInitParamsPtr);
                gsDriverData.cteReqEvents = (uint32)cteInitParamsPtr->cteIrqEvents;



            }
            /* 14. Enable CTE by setting CTE_EN bit in CTE_CNTRL1.                                                  */
            /* this step will be done in a separate procedure       */
        } /* if (cteClockDivider >= CTE_CLOCK_DIVIDER_LIMIT)    */
    } /* if (rez == (Std_ReturnType)E_OK)   */
    if (rez == (Std_ReturnType)E_OK)
    {
        /* copy the outputs setup           */
        len = 0u;
        while (cteInitParamsPtr->signalDef0Ptr[len].outputSignal < CTE_OUTPUT_MAX)
        {
            gsDriverData.signalDef0Ptr[len] = cteInitParamsPtr->signalDef0Ptr[len];
            len++;
        }
        gsDriverData.signalDef0Ptr[len].outputSignal = CTE_OUTPUT_MAX;
        if (cteInitParamsPtr->signalDef1Ptr != NULL_PTR)
        {
            len = 0u;
            while (cteInitParamsPtr->signalDef1Ptr[len].outputSignal < CTE_OUTPUT_MAX)
            {
                gsDriverData.signalDef1Ptr[len] = cteInitParamsPtr->signalDef1Ptr[len];
                len++;
            }
            gsDriverData.signalDef1Ptr[len].outputSignal = CTE_OUTPUT_MAX;
        }
        else
        {
            gsDriverData.signalDef1Ptr[0].outputSignal = CTE_OUTPUT_MAX;      /* signal an empty table        */
        }
        /* set the driver status to NOT_INITIALIZED         */
        gsDriverData.cteDriverStatus = (uint8)CTE_DRIVER_STATE_INITIALIZED;
    }
    return rez;
}
/*=== Cte_Setup ===========================*/


#if (CTE_START_STOP_USAGE == STD_ON)
/*==================================================================================================*/
/**
 * @brief   Low level start procedure for CTE
 * @details After this call the CTE will start to work, if successful.
 *          The procedure could be unsuccessful only if the driver was not initialized before.
 *          Start after a Stop will use the previous initialization.
 *
 * @return  E_OK/RSDK_SUCCESS = start succeeded
 *          other values      = start failed, use the appropriate tools to detect the issue
 *
 */
Std_ReturnType Cte_Start(void)
{
    Std_ReturnType rez;

    switch ((uint8)gsDriverData.cteDriverStatus)
    {
    case (uint8)CTE_DRIVER_STATE_NOT_INIT:
        rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NOT_INITIALIZED, CTE_E_WRONG_STATE, CTE_SETUP_MODULE_INIT);
        CTE_HALT_ON_ERROR;
        break;
    case (uint8)CTE_DRIVER_STATE_RUNNING:
        if (CTE_GET_REGISTRY32(&gspCTEPtr->DBG_REG, CTE_DBG_REG_FSM_ST_MASK, CTE_DBG_REG_FSM_ST_SHIFT) == 0u)
        {                   /* the table execution finished         */
            /* set enable bit in according to the operational mode      */
            CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL1, CTE_CNTRL1_CTE_EN_MASK, CTE_CNTRL1_CTE_EN(0u));
            gsDriverData.cteDriverStatus = (uint8)CTE_DRIVER_STATE_RUNNING;    /* start CTE execution          */
            CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL1, CTE_CNTRL1_CTE_EN_MASK, CTE_CNTRL1_CTE_EN(1u));
            rez = (Std_ReturnType)E_OK;
        }
        else
        {
            /* CTE is really running, so it must be stopped first       */
            rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_RUNNING, CTE_E_WRONG_STATE, CTE_SETUP_MODULE_INIT);
            CTE_HALT_ON_ERROR;
        }
        break;
    default:
        gsDriverData.cteDriverStatus = (uint8)CTE_DRIVER_STATE_RUNNING;    /* start CTE execution          */
        CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL1, CTE_CNTRL1_CTE_EN_MASK, CTE_CNTRL1_CTE_EN(1u));
        rez = (Std_ReturnType)E_OK;
        break;
    }
    return rez;
}
/*=== Cte_Start ===========================*/

/*==================================================================================================*/
/**
 * @brief   Low level stop procedure for CTE
 * @details After this call the CTE will stop to work, if successful.
 *          The procedure could be unsuccessful only if the driver is not working at the call time.
 *
 * @return  E_OK/RSDK_SUCCESS = stop succeeded
 *          other values       = stop failed, use the appropriate tools to detect the issue
 *
 */
Std_ReturnType Cte_Stop(void)
{
    Std_ReturnType rez;

    switch ((uint8)gsDriverData.cteDriverStatus)
    {
    case (uint8)CTE_DRIVER_STATE_NOT_INIT:
        rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NOT_INITIALIZED, CTE_E_WRONG_STATE, CTE_SETUP_MODULE_INIT);
        CTE_HALT_ON_ERROR;
        break;
    case (uint8)CTE_DRIVER_STATE_INITIALIZED:
        rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NOT_RUNNING, CTE_E_WRONG_STATE, CTE_SETUP_MODULE_INIT);
        CTE_HALT_ON_ERROR;
        break;
    default:
        /* set enable bit in according to the operational mode      */
        CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL1, CTE_CNTRL1_CTE_EN_MASK, CTE_CNTRL1_CTE_EN(0u));
        gsDriverData.cteDriverStatus = (uint8)CTE_DRIVER_STATE_INITIALIZED;    /* stop CTE execution       */
        rez = (Std_ReturnType)E_OK;
        break;
    }
    return rez;
}
/*=== Cte_Stop ===========================*/

/*==================================================================================================*/
/**
 * @brief   Low level restart CTE.
 * @details This procedure is a single call for Cte_Stop and a Cte_Start.
 *
 * @param[out]  E_OK/RSDK_SUCCESS = restart succeeded
 *              other values      = restart failed, use the appropriate tools to detect the issue
 *
 */
Std_ReturnType Cte_Restart(void)
{
    Std_ReturnType rez;

    switch ((uint8)gsDriverData.cteDriverStatus)
    {
    case (uint8)CTE_DRIVER_STATE_NOT_INIT:             /* not initialized, nothing to do       */
        rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NOT_INITIALIZED, CTE_E_WRONG_STATE, CTE_SETUP_MODULE_INIT);
        CTE_HALT_ON_ERROR;
        break;
    default:
        (void)Cte_Stop();                 /* stop first           */
        rez = Cte_Start();                /* start if the CTE was initialized before      */
        break;
    }
    return rez;
}
/*=== Cte_Restart ===========================*/

#endif  /* #if defined (CTE_START_STOP_USAGE == STD_ON)   */

/*==================================================================================================*/
/**
 * @brief   Generate a RFS software signal.
 * @details The procedure can be used only in Slave mode, to reset the time table execution.
 *          The real CTE execution must be triggered by a RCS signal.
 *          The CTE must be started before, or an error will be reported
 *
 * @param[out]  E_OK/RSDK_SUCCESS = call succeeded
 *              other values      = call failed, use the appropriate tools to detect the issue
 *
 */
Std_ReturnType Cte_RfsGenerate(void)
{
    Std_ReturnType rez = (Std_ReturnType)E_OK;

    if (gsDriverData.cteDriverStatus == (uint8)CTE_DRIVER_STATE_NOT_INIT)
    {
        rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NOT_INITIALIZED, CTE_E_WRONG_STATE, CTE_SETUP_MODULE_INIT);
        CTE_HALT_ON_ERROR;
    }
    else
    {
        if (gsDriverData.cteDriverStatus == (uint8)CTE_DRIVER_STATE_INITIALIZED)
        {
            rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NOT_RUNNING, CTE_E_WRONG_STATE, CTE_SETUP_MODULE_INIT);
            CTE_HALT_ON_ERROR;
        }
    }
    if (rez == (Std_ReturnType)E_OK)
    {
        if (CTE_GET_REGISTRY32(&gspCTEPtr->DBG_REG, CTE_DBG_REG_FSM_ST_MASK, CTE_DBG_REG_FSM_ST_SHIFT) == 0u)
        {                           /* CTE in HALT      */
            rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NOT_RUNNING, CTE_E_WRONG_STATE, CTE_SETUP_MODULE_INIT);
            CTE_HALT_ON_ERROR;
            gsDriverData.cteDriverStatus = (uint8)CTE_DRIVER_STATE_INITIALIZED;
            CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL1, CTE_CNTRL1_CTE_EN_MASK, CTE_CNTRL1_CTE_EN (0u));
        }
        else
        {

            /*
             * To implement ERR050722: CTE: "Setting CNTRL[RFS_PGEN] or receiving external RFS signal during timing
             * table execution in slave mode can corrupt the CTE signal timing",
             * the RFS pulse will be generated only if TT0 is executed.
             * The result is checked after the pulse and an error is raised if TT1 is executed after.
             * To enforce this in CTE driver documentation/User Manual.
             */
            if (CTE_GET_REGISTRY32(&gspCTEPtr->DBG_REG, CTE_DBG_REG_FSM_ST_MASK, CTE_DBG_REG_FSM_ST_SHIFT) == 1u)
            {
                /* TT0 is executed, trigger RFS      */

                CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL, CTE_CNTRL_RFS_PGEN_MASK, CTE_CNTRL_RFS_PGEN(1u));
                CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL, CTE_CNTRL_RFS_PGEN_MASK, CTE_CNTRL_RFS_PGEN(0u));

                /* check the table execution after RFS      */
                if (CTE_GET_REGISTRY32(&gspCTEPtr->DBG_REG, CTE_DBG_REG_FSM_ST_MASK, CTE_DBG_REG_FSM_ST_SHIFT) != 1u)
                {
                    /* not TT0 executed after RFS       */
                    rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_ERR_SW_RFS_ERROR, CTE_E_SETUP_FAILED, CTE_SETUP_MODULE_INIT);
                    CTE_HALT_ON_ERROR;
                }
            }
            else
            {
                /* TT1 is executed or HALT get in this very short period of time        */
                rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_ERR_TT1_IN_EXECUTION, CTE_E_SETUP_FAILED, CTE_SETUP_MODULE_INIT);
                CTE_HALT_ON_ERROR;
            }

        }
    }
    return rez;
}
/*=== Cte_RfsGenerate ===========================*/

/*==================================================================================================*/
/**
 * @brief   Low level procedure to update only the timing tables.
 * @details The procedure can be used only after a previous successful CTE initialization.
 *          If the CTE is working, it will be stopped and restarted after table changed.
 *          If stopped, it will remains in the same state. It is recommendable to do like this.
 *
 * @param[in]   table0Ptr,table1Ptr     = pointer to the new table(s); first pointer must not be NULL_PTR;
                                          if second is NULL_PTR, only one table used, else two tables used
 * @param[in]   lutChecksumPtr          = pointer to a uint64 value, which will receive the final LUT checksum;
 *                                        this value can be checked later using Cte_GetLutChecksum
 * @param[out]  E_OK/RSDK_SUCCESS       = initialization succeeded
 *              other values            = initialization failed, use the appropriate tools to detect the issue
 *
 */
Std_ReturnType Cte_UpdateTables(Cte_TimeTableDefType *table0Ptr, Cte_TimeTableDefType *table1Ptr,
        uint64 *lutChecksumPtr)
{
    Std_ReturnType rez = (Std_ReturnType)E_OK;

    if (gsDriverData.cteDriverStatus == (uint8)CTE_DRIVER_STATE_NOT_INIT)
    {
        rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NOT_INITIALIZED, CTE_E_WRONG_STATE, CTE_SETUP_MODULE_INIT);
        CTE_HALT_ON_ERROR;
    }
    else
    {
        if (gsDriverData.cteDriverStatus == (uint8)CTE_DRIVER_STATE_RUNNING)
        {
            rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_RUNNING, CTE_E_WRONG_STATE, CTE_SETUP_MODULE_INIT);
            CTE_HALT_ON_ERROR;
        }
        else
        {
            if(lutChecksumPtr == NULL_PTR)
            {
                rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NULL_PTR_PARAMS, CTE_E_PARAM_POINTER, CTE_SETUP_PARAM_CHECK);
                CTE_HALT_ON_ERROR;
            }
        }
    }
    if (rez == (Std_ReturnType)E_OK)
    {               /* ok till here, check the pointer compatibility        */
        if (table0Ptr == NULL_PTR)
        {
            rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_NULL_PTR_TABLE0, CTE_E_PARAM_POINTER, CTE_SETUP_PARAM_CHECK);
            CTE_HALT_ON_ERROR;
        }
        else
        {
            if (((table1Ptr == NULL_PTR)              /* table1 was provided at init but is not required now          */
                    && ((uint8)gsDriverData.signalDef1Ptr[0].outputSignal < (uint8)CTE_OUTPUT_MAX))
                    ||
                    ((table1Ptr != NULL_PTR)          /* table1 was not provided at init and is required now          */
                            && ((uint8)gsDriverData.signalDef1Ptr[0].outputSignal >= (uint8)CTE_OUTPUT_MAX)))
            {
                rez = CTE_REPORT_ERROR(RSDK_CTE_DRV_WRG_PTR_TABLE1, CTE_E_PARAM_POINTER, CTE_SETUP_PARAM_CHECK);
                CTE_HALT_ON_ERROR;
            }
        }
    }
    if (rez == (Std_ReturnType)E_OK)
    {
        /* reset the LUT checksum       */
        CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL1, CTE_CNTRL1_CKSM_RST_MASK, CTE_CNTRL1_CKSM_RST(1u));
        /* enable the checksum computation      */
        CTE_SET_REGISTRY32(&gspCTEPtr->CNTRL1, CTE_CNTRL1_CKSM_RST_MASK, CTE_CNTRL1_CKSM_RST(0u));
        rez = Cte_TimingTableSet(table0Ptr, gsDriverData.signalDef0Ptr, (volatile void *)gspCTEPtr->LUT);
        if ((rez == (Std_ReturnType)E_OK) && (table1Ptr != NULL_PTR))
        {
            rez = Cte_TimingTableSet(table1Ptr, gsDriverData.signalDef1Ptr, (volatile void *)&gspCTEPtr->LUT[1]);
        }
        *lutChecksumPtr = Cte_GetLutChecksum();
    }
    return rez;
}
/*=== Cte_UpdateTables ===========================*/


/*==================================================================================================*/
/**
 * @brief   Get the checksum of the timing LUT.
 * @details This procedure returns the current checksum reported by the hardware, only 40 bits.
 *          The value can be compared to the previous values.
 *
 * @return  LUT checksum
 *
 */
uint64 Cte_GetLutChecksum(void)
{
    uint64 checkSum = (uint64)gspCTEPtr->CKSM_MSB;

    checkSum <<= 32u;
    checkSum += (uint64_t)gspCTEPtr->CKSM_LSB;
    return checkSum;
}
/*=== Cte_GetLutChecksum ===========================*/



#ifdef __cplusplus
}
#endif

