<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2800" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2800{left:336px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t2_2800{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t3_2800{left:69px;bottom:68px;letter-spacing:0.1px;}
#t4_2800{left:96px;bottom:68px;letter-spacing:0.1px;}
#t5_2800{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:-0.01px;}
#t6_2800{left:69px;bottom:1061px;letter-spacing:0.13px;}
#t7_2800{left:359px;bottom:806px;letter-spacing:0.12px;word-spacing:0.02px;}
#t8_2800{left:69px;bottom:723px;letter-spacing:-0.13px;}
#t9_2800{left:69px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#ta_2800{left:69px;bottom:683px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_2800{left:69px;bottom:660px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#tc_2800{left:69px;bottom:643px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#td_2800{left:69px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_2800{left:69px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tf_2800{left:69px;bottom:580px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tg_2800{left:69px;bottom:564px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#th_2800{left:69px;bottom:541px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#ti_2800{left:69px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tj_2800{left:69px;bottom:507px;letter-spacing:-0.13px;}
#tk_2800{left:69px;bottom:472px;letter-spacing:-0.13px;}
#tl_2800{left:69px;bottom:448px;letter-spacing:-0.11px;}
#tm_2800{left:69px;bottom:411px;letter-spacing:-0.11px;}
#tn_2800{left:90px;bottom:393px;letter-spacing:-0.11px;}
#to_2800{left:141px;bottom:392px;letter-spacing:0.02px;}
#tp_2800{left:157px;bottom:393px;letter-spacing:-0.12px;}
#tq_2800{left:90px;bottom:374px;letter-spacing:-0.11px;}
#tr_2800{left:90px;bottom:356px;letter-spacing:-0.11px;}
#ts_2800{left:117px;bottom:338px;letter-spacing:-0.1px;}
#tt_2800{left:151px;bottom:337px;letter-spacing:0.11px;}
#tu_2800{left:167px;bottom:338px;letter-spacing:-0.11px;}
#tv_2800{left:145px;bottom:319px;letter-spacing:-0.11px;}
#tw_2800{left:172px;bottom:301px;letter-spacing:-0.11px;}
#tx_2800{left:277px;bottom:300px;letter-spacing:0.12px;}
#ty_2800{left:292px;bottom:301px;letter-spacing:-0.11px;}
#tz_2800{left:145px;bottom:283px;letter-spacing:-0.1px;}
#t10_2800{left:172px;bottom:264px;letter-spacing:-0.11px;}
#t11_2800{left:277px;bottom:264px;letter-spacing:0.12px;}
#t12_2800{left:292px;bottom:264px;letter-spacing:-0.11px;}
#t13_2800{left:90px;bottom:246px;letter-spacing:-0.11px;}
#t14_2800{left:117px;bottom:228px;letter-spacing:-0.11px;}
#t15_2800{left:222px;bottom:227px;letter-spacing:0.02px;}
#t16_2800{left:237px;bottom:228px;}
#t17_2800{left:90px;bottom:209px;letter-spacing:-0.1px;}
#t18_2800{left:119px;bottom:209px;letter-spacing:0.02px;}
#t19_2800{left:134px;bottom:209px;letter-spacing:-0.13px;}
#t1a_2800{left:90px;bottom:191px;letter-spacing:-0.12px;}
#t1b_2800{left:207px;bottom:190px;letter-spacing:0.02px;}
#t1c_2800{left:223px;bottom:191px;}
#t1d_2800{left:78px;bottom:1043px;letter-spacing:-0.14px;}
#t1e_2800{left:78px;bottom:1028px;letter-spacing:-0.12px;}
#t1f_2800{left:309px;bottom:1043px;letter-spacing:-0.13px;}
#t1g_2800{left:309px;bottom:1028px;letter-spacing:-0.09px;}
#t1h_2800{left:353px;bottom:1043px;letter-spacing:-0.14px;}
#t1i_2800{left:353px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-1.04px;}
#t1j_2800{left:353px;bottom:1013px;letter-spacing:-0.13px;}
#t1k_2800{left:427px;bottom:1043px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1l_2800{left:427px;bottom:1028px;letter-spacing:-0.17px;}
#t1m_2800{left:551px;bottom:1043px;letter-spacing:-0.12px;}
#t1n_2800{left:78px;bottom:990px;letter-spacing:-0.13px;}
#t1o_2800{left:78px;bottom:973px;letter-spacing:-0.13px;}
#t1p_2800{left:78px;bottom:956px;letter-spacing:-0.15px;}
#t1q_2800{left:309px;bottom:990px;}
#t1r_2800{left:353px;bottom:990px;letter-spacing:-0.15px;}
#t1s_2800{left:427px;bottom:990px;letter-spacing:-0.16px;}
#t1t_2800{left:551px;bottom:990px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1u_2800{left:551px;bottom:973px;letter-spacing:-0.11px;}
#t1v_2800{left:551px;bottom:956px;letter-spacing:-0.12px;}
#t1w_2800{left:551px;bottom:940px;letter-spacing:-0.12px;}
#t1x_2800{left:78px;bottom:917px;letter-spacing:-0.12px;}
#t1y_2800{left:78px;bottom:900px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1z_2800{left:78px;bottom:883px;letter-spacing:-0.15px;}
#t20_2800{left:309px;bottom:917px;}
#t21_2800{left:353px;bottom:917px;letter-spacing:-0.17px;}
#t22_2800{left:427px;bottom:917px;letter-spacing:-0.16px;}
#t23_2800{left:551px;bottom:917px;letter-spacing:-0.11px;}
#t24_2800{left:551px;bottom:900px;letter-spacing:-0.11px;}
#t25_2800{left:551px;bottom:883px;letter-spacing:-0.12px;}
#t26_2800{left:551px;bottom:866px;letter-spacing:-0.12px;}
#t27_2800{left:81px;bottom:785px;letter-spacing:-0.15px;}
#t28_2800{left:161px;bottom:785px;letter-spacing:-0.13px;}
#t29_2800{left:264px;bottom:785px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2a_2800{left:415px;bottom:785px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2b_2800{left:577px;bottom:785px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2c_2800{left:737px;bottom:785px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2d_2800{left:96px;bottom:761px;}
#t2e_2800{left:146px;bottom:761px;letter-spacing:-0.14px;}
#t2f_2800{left:247px;bottom:761px;letter-spacing:-0.12px;}
#t2g_2800{left:408px;bottom:761px;letter-spacing:-0.12px;}
#t2h_2800{left:568px;bottom:761px;letter-spacing:-0.12px;}
#t2i_2800{left:758px;bottom:761px;letter-spacing:-0.13px;}

.s1_2800{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2800{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2800{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2800{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2800{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2800{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2800{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_2800{font-size:15px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_2800{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2800" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2800Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2800" style="-webkit-user-select: none;"><object width="935" height="1210" data="2800/2800.svg" type="image/svg+xml" id="pdf2800" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2800" class="t s1_2800">V4FMADDSS/V4FNMADDSS—Scalar Single Precision Floating-Point Fused Multiply-Add (4-Iterations) </span>
<span id="t2_2800" class="t s2_2800">INSTRUCTION SET REFERENCE UNIQUE TO INTEL® XEON PHI™ PROCESSORS </span>
<span id="t3_2800" class="t s1_2800">8-6 </span><span id="t4_2800" class="t s1_2800">Vol. 2D </span>
<span id="t5_2800" class="t s3_2800">V4FMADDSS/V4FNMADDSS—Scalar Single Precision Floating-Point Fused Multiply-Add </span>
<span id="t6_2800" class="t s3_2800">(4-Iterations) </span>
<span id="t7_2800" class="t s4_2800">Instruction Operand Encoding </span>
<span id="t8_2800" class="t s5_2800">Description </span>
<span id="t9_2800" class="t s6_2800">This instruction computes 4 sequential scalar fused single-precision floating-point multiply-add instructions with a </span>
<span id="ta_2800" class="t s6_2800">sequentially selected memory operand in each of the four steps. </span>
<span id="tb_2800" class="t s6_2800">In the above box, the notation of “+3” is used to denote that the instruction accesses 4 source registers based that </span>
<span id="tc_2800" class="t s6_2800">operand; sources are consecutive, start in a multiple of 4 boundary, and contain the encoded register operand. </span>
<span id="td_2800" class="t s6_2800">This instruction supports memory fault suppression. The entire memory operand is loaded if the least significant </span>
<span id="te_2800" class="t s6_2800">mask bit is set to 1 or if a “no masking” encoding is used. </span>
<span id="tf_2800" class="t s6_2800">The tuple type Tuple1_4X implies that four 32-bit elements (16 bytes) are referenced by the memory operation </span>
<span id="tg_2800" class="t s6_2800">portion of this instruction. </span>
<span id="th_2800" class="t s6_2800">Rounding is performed at every FMA boundary. Exceptions are also taken sequentially. Pre- and post-computa- </span>
<span id="ti_2800" class="t s6_2800">tional exceptions of the first FMA take priority over the pre- and post-computational exceptions of the second FMA, </span>
<span id="tj_2800" class="t s6_2800">etc. </span>
<span id="tk_2800" class="t s5_2800">Operation </span>
<span id="tl_2800" class="t s7_2800">src_reg_id is the 5 bit index of the vector register specified in the instruction as the src1 register. </span>
<span id="tm_2800" class="t s7_2800">define NFMA_SS(vl, dest, k1, msrc, regs_loaded, src_base, posneg): </span>
<span id="tn_2800" class="t s7_2800">tmpdest </span><span id="to_2800" class="t s8_2800">:= </span><span id="tp_2800" class="t s7_2800">dest </span>
<span id="tq_2800" class="t s7_2800">// reg[] is an array representing the SIMD register file. </span>
<span id="tr_2800" class="t s7_2800">IF k1[0] or *no writemask*: </span>
<span id="ts_2800" class="t s7_2800">FOR j </span><span id="tt_2800" class="t s8_2800">:= </span><span id="tu_2800" class="t s7_2800">0 to regs_loaded - 1: </span>
<span id="tv_2800" class="t s7_2800">IF posneg = 0: </span>
<span id="tw_2800" class="t s7_2800">tmpdest.single[0] </span><span id="tx_2800" class="t s8_2800">:= </span><span id="ty_2800" class="t s7_2800">RoundFPControl_MXCSR(tmpdest.single[0] - reg[src_base + j ].single[0] * msrc.single[j]) </span>
<span id="tz_2800" class="t s7_2800">ELSE: </span>
<span id="t10_2800" class="t s7_2800">tmpdest.single[0] </span><span id="t11_2800" class="t s8_2800">:= </span><span id="t12_2800" class="t s7_2800">RoundFPControl_MXCSR(tmpdest.single[0] + reg[src_base + j ].single[0] * msrc.single[j]) </span>
<span id="t13_2800" class="t s7_2800">ELSE IF *zeroing*: </span>
<span id="t14_2800" class="t s7_2800">tmpdest.single[0] </span><span id="t15_2800" class="t s8_2800">:= </span><span id="t16_2800" class="t s7_2800">0 </span>
<span id="t17_2800" class="t s7_2800">dest </span><span id="t18_2800" class="t s8_2800">:= </span><span id="t19_2800" class="t s7_2800">tmpdst </span>
<span id="t1a_2800" class="t s7_2800">dest[MAX_VL-1:VL] </span><span id="t1b_2800" class="t s8_2800">:= </span><span id="t1c_2800" class="t s7_2800">0 </span>
<span id="t1d_2800" class="t s9_2800">Opcode/ </span>
<span id="t1e_2800" class="t s9_2800">Instruction </span>
<span id="t1f_2800" class="t s9_2800">Op/ </span>
<span id="t1g_2800" class="t s9_2800">En </span>
<span id="t1h_2800" class="t s9_2800">64/32 </span>
<span id="t1i_2800" class="t s9_2800">bit Mode </span>
<span id="t1j_2800" class="t s9_2800">Support </span>
<span id="t1k_2800" class="t s9_2800">CPUID Feature </span>
<span id="t1l_2800" class="t s9_2800">Flag </span>
<span id="t1m_2800" class="t s9_2800">Description </span>
<span id="t1n_2800" class="t s7_2800">EVEX.LLIG.F2.0F38.W0 9B /r </span>
<span id="t1o_2800" class="t s7_2800">V4FMADDSS xmm1{k1}{z}, </span>
<span id="t1p_2800" class="t s7_2800">xmm2+3, m128 </span>
<span id="t1q_2800" class="t s7_2800">A </span><span id="t1r_2800" class="t s7_2800">V/V </span><span id="t1s_2800" class="t s7_2800">AVX512_4FMAPS </span><span id="t1t_2800" class="t s7_2800">Multiply scalar single-precision floating-point </span>
<span id="t1u_2800" class="t s7_2800">values from source register block indicated by </span>
<span id="t1v_2800" class="t s7_2800">xmm2 by values from m128 and accumulate the </span>
<span id="t1w_2800" class="t s7_2800">result in xmm1. </span>
<span id="t1x_2800" class="t s7_2800">EVEX.LLIG.F2.0F38.W0 AB /r </span>
<span id="t1y_2800" class="t s7_2800">V4FNMADDSS xmm1{k1}{z}, </span>
<span id="t1z_2800" class="t s7_2800">xmm2+3, m128 </span>
<span id="t20_2800" class="t s7_2800">A </span><span id="t21_2800" class="t s7_2800">V/V </span><span id="t22_2800" class="t s7_2800">AVX512_4FMAPS </span><span id="t23_2800" class="t s7_2800">Multiply and negate scalar single-precision </span>
<span id="t24_2800" class="t s7_2800">floating-point values from source register block </span>
<span id="t25_2800" class="t s7_2800">indicated by xmm2 by values from m128 and </span>
<span id="t26_2800" class="t s7_2800">accumulate the result in xmm1. </span>
<span id="t27_2800" class="t s9_2800">Op/En </span><span id="t28_2800" class="t s9_2800">Tuple </span><span id="t29_2800" class="t s9_2800">Operand 1 </span><span id="t2a_2800" class="t s9_2800">Operand 2 </span><span id="t2b_2800" class="t s9_2800">Operand 3 </span><span id="t2c_2800" class="t s9_2800">Operand 4 </span>
<span id="t2d_2800" class="t s7_2800">A </span><span id="t2e_2800" class="t s7_2800">Tuple1_4X </span><span id="t2f_2800" class="t s7_2800">ModRM:reg (r, w) </span><span id="t2g_2800" class="t s7_2800">EVEX.vvvv (r) </span><span id="t2h_2800" class="t s7_2800">ModRM:r/m (r) </span><span id="t2i_2800" class="t s7_2800">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
