[2025-09-16 21:40:59] START suite=cs trace=cloud9_phase1_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2887689 heartbeat IPC: 3.463 cumulative IPC: 3.463 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5296342 cumulative IPC: 3.776 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5296342 cumulative IPC: 3.776 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5296343 heartbeat IPC: 4.152 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 22895622 heartbeat IPC: 0.5682 cumulative IPC: 0.5682 (Simulation time: 00 hr 02 min 54 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 38742004 heartbeat IPC: 0.6311 cumulative IPC: 0.598 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 53102119 heartbeat IPC: 0.6964 cumulative IPC: 0.6275 (Simulation time: 00 hr 05 min 27 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 60937805 heartbeat IPC: 1.276 cumulative IPC: 0.7189 (Simulation time: 00 hr 06 min 14 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 69107628 heartbeat IPC: 1.224 cumulative IPC: 0.7836 (Simulation time: 00 hr 07 min 03 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 77391255 heartbeat IPC: 1.207 cumulative IPC: 0.8322 (Simulation time: 00 hr 08 min 01 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 86680267 heartbeat IPC: 1.077 cumulative IPC: 0.8601 (Simulation time: 00 hr 09 min 10 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000022 cycles: 97332425 heartbeat IPC: 0.9388 cumulative IPC: 0.8692 (Simulation time: 00 hr 10 min 22 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 113806339 heartbeat IPC: 0.607 cumulative IPC: 0.8294 (Simulation time: 00 hr 11 min 51 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 124548052 cumulative IPC: 0.8029 (Simulation time: 00 hr 13 min 24 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 124548052 cumulative IPC: 0.8029 (Simulation time: 00 hr 13 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase1_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8029 instructions: 100000002 cycles: 124548052
CPU 0 Branch Prediction Accuracy: 95.34% MPKI: 0.8961 Average ROB Occupancy at Mispredict: 1487
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.7692
BRANCH_INDIRECT: 0.1256
BRANCH_CONDITIONAL: 0.00128
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 854745
LQ_STALL: 51
SQ_STALL: 82628


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 142.03487
REPLAY_LOAD: 84.62955
NON_REPLAY_LOAD: 12.681082

== Total ==
ADDR_TRANS: 162914
REPLAY_LOAD: 218852
NON_REPLAY_LOAD: 472979

== Counts ==
ADDR_TRANS: 1147
REPLAY_LOAD: 2586
NON_REPLAY_LOAD: 37298

cpu0->cpu0_STLB TOTAL        ACCESS:     652788 HIT:     588388 MISS:      64400 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     652788 HIT:     588388 MISS:      64400 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 187.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1932040 HIT:    1289883 MISS:     642157 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     889929 HIT:     406092 MISS:     483837 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     207314 HIT:     164298 MISS:      43016 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     703561 HIT:     703305 MISS:        256 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     131236 HIT:      16188 MISS:     115048 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 91.89 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5554977 HIT:    5524080 MISS:      30897 MSHR_MERGE:       8327
cpu0->cpu0_L1I LOAD         ACCESS:    5554977 HIT:    5524080 MISS:      30897 MSHR_MERGE:       8327
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 33.05 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   20547402 HIT:   18489828 MISS:    2057574 MSHR_MERGE:     851655
cpu0->cpu0_L1D LOAD         ACCESS:   13045271 HIT:   11800637 MISS:    1244634 MSHR_MERGE:     377275
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    7364496 HIT:    6683089 MISS:     681407 MSHR_MERGE:     474083
cpu0->cpu0_L1D TRANSLATION  ACCESS:     137635 HIT:       6102 MISS:     131533 MSHR_MERGE:        297
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 59.02 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4639978 HIT:    4592417 MISS:      47561 MSHR_MERGE:      14247
cpu0->cpu0_ITLB LOAD         ACCESS:    4639978 HIT:    4592417 MISS:      47561 MSHR_MERGE:      14247
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 9.185 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   20111975 HIT:   19409186 MISS:     702789 MSHR_MERGE:      83315
cpu0->cpu0_DTLB LOAD         ACCESS:   20111975 HIT:   19409186 MISS:     702789 MSHR_MERGE:      83315
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 24.05 cycles
cpu0->LLC TOTAL        ACCESS:    1025089 HIT:     561812 MISS:     463277 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     483837 HIT:     121658 MISS:     362179 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      43016 HIT:      20813 MISS:      22203 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     383188 HIT:     379269 MISS:       3919 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     115048 HIT:      40072 MISS:      74976 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 96.48 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2455
  ROW_BUFFER_MISS:     456899
  AVG DBUS CONGESTED CYCLE: 9.169
Channel 0 WQ ROW_BUFFER_HIT:      66343
  ROW_BUFFER_MISS:     231279
  FULL:          0
Channel 0 REFRESHES ISSUED:      10379

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       123732       131504        49312       135712
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           42         1669         3925         5624
  STLB miss resolved @ L2C                0          279         2296         3758         9712
  STLB miss resolved @ LLC                0          112         3097         8254        24105
  STLB miss resolved @ MEM                0           62         7515        26097        53872

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              29139          134         1189          110          333
---------------------------------------------------------------
  STLB miss resolved @ L1D                9            1            3            8           89
  STLB miss resolved @ L2C                4            0            4            5           39
  STLB miss resolved @ LLC                8            0            5           22           40
  STLB miss resolved @ MEM               39            3            5           46          519
[2025-09-16 21:54:24] END   suite=cs trace=cloud9_phase1_core0 (rc=0)
