// Generated by CIRCT unknown git version
module aq_ifu_pre_decd(	// file.cleaned.mlir:2:3
  input  [31:0] ipack_pred_inst0,	// file.cleaned.mlir:2:33
  input         ipack_pred_inst0_vld,	// file.cleaned.mlir:2:61
  input  [15:0] ipack_pred_inst1,	// file.cleaned.mlir:2:92
  input         ipack_pred_inst1_vld,	// file.cleaned.mlir:2:120
  output        pred_br_vld0,	// file.cleaned.mlir:2:152
                pred_br_vld1,	// file.cleaned.mlir:2:175
                pred_br_vld1_raw,	// file.cleaned.mlir:2:198
  output [39:0] pred_imm0,	// file.cleaned.mlir:2:225
                pred_imm1,	// file.cleaned.mlir:2:246
  output        pred_inst0_32,	// file.cleaned.mlir:2:267
                pred_jmp_vld0,	// file.cleaned.mlir:2:291
                pred_jmp_vld1,	// file.cleaned.mlir:2:315
                pred_link_vld0,	// file.cleaned.mlir:2:339
                pred_link_vld1,	// file.cleaned.mlir:2:364
                pred_ret_vld0,	// file.cleaned.mlir:2:389
                pred_ret_vld1	// file.cleaned.mlir:2:413
);

  wire       btype_vld = ipack_pred_inst0[6:0] == 7'h63;	// file.cleaned.mlir:15:16, :17:10, :18:10
  wire       jtype_vld = ipack_pred_inst0[6:0] == 7'h6F;	// file.cleaned.mlir:14:16, :17:10, :25:10
  wire       _GEN = ipack_pred_inst0[6:0] == 7'h67;	// file.cleaned.mlir:13:16, :17:10, :31:11
  wire       _GEN_0 = ipack_pred_inst0[11:7] == 5'h1;	// file.cleaned.mlir:12:14, :34:11, :37:11
  wire [4:0] _GEN_1 = {ipack_pred_inst0[15:13], ipack_pred_inst0[1:0]};	// file.cleaned.mlir:40:11, :41:11, :42:11
  wire       cbtype_vld0 = _GEN_1 == 5'h19 | _GEN_1 == 5'h1D;	// file.cleaned.mlir:10:15, :11:15, :42:11, :43:11, :44:11, :45:11
  wire       cjtype_vld0 = _GEN_1 == 5'h15;	// file.cleaned.mlir:9:16, :42:11, :53:11
  wire       _GEN_2 = ipack_pred_inst0[6:0] == 7'h2;	// file.cleaned.mlir:8:14, :17:10, :61:11
  wire [4:0] _GEN_3 = {ipack_pred_inst1[15:13], ipack_pred_inst1[1:0]};	// file.cleaned.mlir:82:11, :83:11, :84:11
  wire       cbtype_vld1 = _GEN_3 == 5'h19 | _GEN_3 == 5'h1D;	// file.cleaned.mlir:10:15, :11:15, :84:11, :85:11, :86:11, :87:11
  wire       cjtype_vld1 = _GEN_3 == 5'h15;	// file.cleaned.mlir:9:16, :84:11, :95:11
  wire       _GEN_4 = ipack_pred_inst1[6:0] == 7'h2;	// file.cleaned.mlir:8:14, :80:11, :104:11
  wire       _GEN_5 = ipack_pred_inst1[6:0] == 7'h63 | cbtype_vld1;	// file.cleaned.mlir:15:16, :80:11, :81:11, :87:11, :129:12
  assign pred_br_vld0 = ipack_pred_inst0_vld & (btype_vld | cbtype_vld0);	// file.cleaned.mlir:18:10, :45:11, :120:12, :121:12, :135:5
  assign pred_br_vld1 = ipack_pred_inst1_vld & _GEN_5;	// file.cleaned.mlir:129:12, :130:12, :135:5
  assign pred_br_vld1_raw = _GEN_5;	// file.cleaned.mlir:129:12, :135:5
  assign pred_imm0 =
    {40{btype_vld}}
    & {{28{ipack_pred_inst0[31]}},
       ipack_pred_inst0[7],
       ipack_pred_inst0[30:25],
       ipack_pred_inst0[11:8],
       1'h0} | {40{jtype_vld}}
    & {{20{ipack_pred_inst0[31]}},
       ipack_pred_inst0[19:12],
       ipack_pred_inst0[20],
       ipack_pred_inst0[30:21],
       1'h0} | {40{cbtype_vld0}}
    & {{32{ipack_pred_inst0[12]}},
       ipack_pred_inst0[6:5],
       ipack_pred_inst0[2],
       ipack_pred_inst0[11:10],
       ipack_pred_inst0[4:3],
       1'h0} | {40{cjtype_vld0}}
    & {{29{ipack_pred_inst0[12]}},
       ipack_pred_inst0[8],
       ipack_pred_inst0[10:9],
       ipack_pred_inst0[6],
       ipack_pred_inst0[7],
       ipack_pred_inst0[2],
       ipack_pred_inst0[11],
       ipack_pred_inst0[5:3],
       1'h0};	// file.cleaned.mlir:16:14, :18:10, :19:10, :20:10, :21:10, :22:10, :23:10, :24:10, :25:10, :26:10, :27:11, :28:11, :29:11, :30:11, :45:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :59:11, :60:11, :65:11, :66:11, :67:11, :68:11, :69:11, :70:11, :71:11, :72:11, :73:11, :135:5
  assign pred_imm1 =
    {40{cbtype_vld1}}
    & {{32{ipack_pred_inst1[12]}},
       ipack_pred_inst1[6:5],
       ipack_pred_inst1[2],
       ipack_pred_inst1[11:10],
       ipack_pred_inst1[4:3],
       1'h0} | {40{cjtype_vld1}}
    & {{29{ipack_pred_inst1[12]}},
       ipack_pred_inst1[8],
       ipack_pred_inst1[10:9],
       ipack_pred_inst1[6],
       ipack_pred_inst1[7],
       ipack_pred_inst1[2],
       ipack_pred_inst1[11],
       ipack_pred_inst1[5:3],
       1'h0};	// file.cleaned.mlir:16:14, :87:11, :88:11, :89:11, :90:11, :91:11, :92:11, :93:11, :94:11, :95:11, :96:11, :97:11, :98:11, :99:11, :100:11, :101:11, :102:11, :103:11, :115:11, :116:11, :117:12, :118:12, :119:12, :135:5
  assign pred_inst0_32 = &(ipack_pred_inst0[1:0]);	// file.cleaned.mlir:41:11, :128:12, :135:5
  assign pred_jmp_vld0 = ipack_pred_inst0_vld & (jtype_vld | cjtype_vld0);	// file.cleaned.mlir:25:10, :53:11, :122:12, :123:12, :135:5
  assign pred_jmp_vld1 = ipack_pred_inst1_vld & cjtype_vld1;	// file.cleaned.mlir:95:11, :131:12, :135:5
  assign pred_link_vld0 =
    ipack_pred_inst0_vld
    & (jtype_vld & _GEN_0 | _GEN & _GEN_0 | cjtype_vld0 & ~(ipack_pred_inst0[15]) | _GEN_2
       & ipack_pred_inst0[15:12] == 4'h9 & (|(ipack_pred_inst0[11:7])));	// file.cleaned.mlir:6:15, :25:10, :31:11, :34:11, :37:11, :38:11, :39:11, :53:11, :61:11, :62:11, :74:11, :75:11, :76:11, :77:11, :78:11, :79:11, :124:12, :125:12, :135:5
  assign pred_link_vld1 =
    ipack_pred_inst1_vld
    & (cjtype_vld1 & ~(ipack_pred_inst1[15]) | _GEN_4 & ipack_pred_inst1[15:12] == 4'h9
       & (|(ipack_pred_inst1[11:7])));	// file.cleaned.mlir:6:15, :95:11, :104:11, :105:11, :107:11, :109:11, :110:11, :111:11, :112:11, :113:11, :114:11, :132:12, :133:12, :135:5
  assign pred_ret_vld0 =
    ipack_pred_inst0_vld
    & (_GEN & ipack_pred_inst0[19:15] == 5'h1 & ipack_pred_inst0[11:7] != 5'h1 | _GEN_2
       & ipack_pred_inst0[15:12] == 4'h8 & _GEN_0);	// file.cleaned.mlir:7:15, :12:14, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :61:11, :62:11, :63:11, :64:11, :126:12, :127:12, :135:5
  assign pred_ret_vld1 =
    ipack_pred_inst1_vld & _GEN_4 & ipack_pred_inst1[15:12] == 4'h8
    & ipack_pred_inst1[11:7] == 5'h1;	// file.cleaned.mlir:7:15, :12:14, :104:11, :105:11, :106:11, :107:11, :108:11, :134:12, :135:5
endmodule

