// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module memcachedPipeline_merger (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        valueStoreDram2merger_V_dout,
        valueStoreDram2merger_V_empty_n,
        valueStoreDram2merger_V_read,
        valueStoreFlash2merger_V_dout,
        valueStoreFlash2merger_V_empty_n,
        valueStoreFlash2merger_V_read,
        merger2responseFormatter_V_din,
        merger2responseFormatter_V_full_n,
        merger2responseFormatter_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_7F = 32'b1111111;
parameter    ap_const_lv256_lc_1 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] valueStoreDram2merger_V_dout;
input   valueStoreDram2merger_V_empty_n;
output   valueStoreDram2merger_V_read;
input  [255:0] valueStoreFlash2merger_V_dout;
input   valueStoreFlash2merger_V_empty_n;
output   valueStoreFlash2merger_V_read;
output  [255:0] merger2responseFormatter_V_din;
input   merger2responseFormatter_V_full_n;
output   merger2responseFormatter_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg valueStoreDram2merger_V_read;
reg valueStoreFlash2merger_V_read;
reg[255:0] merger2responseFormatter_V_din;
reg merger2responseFormatter_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [0:0] grp_nbreadreq_fu_120_p3;
wire   [0:0] grp_nbreadreq_fu_128_p3;
reg    ap_sig_bdd_76;
reg   [0:0] mergerState_load_reg_214 = 1'b0;
reg   [0:0] tmp_reg_222 = 1'b0;
reg   [0:0] tmp_1_reg_226 = 1'b0;
reg   [0:0] dramOrFlash_V_1_load_reg_218 = 1'b0;
reg   [0:0] tmp_3_reg_230 = 1'b0;
reg   [0:0] tmp_2_reg_238 = 1'b0;
reg    ap_sig_bdd_115;
reg   [0:0] mergerState = 1'b0;
reg   [0:0] dramOrFlash_V_1 = 1'b0;
reg   [255:0] reg_168 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
reg   [255:0] reg_173 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
wire   [0:0] tmp_EOP_V_1_fu_198_p3;
wire   [0:0] tmp_EOP_V_fu_206_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_205;
reg    ap_sig_bdd_204;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// dramOrFlash_V_1 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_dramOrFlash_V_1
    if (ap_rst == 1'b1) begin
        dramOrFlash_V_1 <= ap_const_lv1_0;
    end else begin
        if (ap_sig_bdd_204) begin
            if (~(ap_const_lv1_0 == grp_nbreadreq_fu_120_p3)) begin
                dramOrFlash_V_1 <= ap_const_lv1_0;
            end else if (ap_sig_bdd_205) begin
                dramOrFlash_V_1 <= ap_const_lv1_1;
            end
        end
    end
end

/// dramOrFlash_V_1_load_reg_218 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_dramOrFlash_V_1_load_reg_218
    if (ap_rst == 1'b1) begin
        dramOrFlash_V_1_load_reg_218 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            dramOrFlash_V_1_load_reg_218 <= dramOrFlash_V_1;
        end
    end
end

/// mergerState assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_mergerState
    if (ap_rst == 1'b1) begin
        mergerState <= ap_const_lv1_0;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_120_p3) & ~(mergerState == ap_const_lv1_0) & (ap_const_lv1_0 == dramOrFlash_V_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == tmp_EOP_V_1_fu_198_p3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_128_p3) & ~(mergerState == ap_const_lv1_0) & ~(ap_const_lv1_0 == dramOrFlash_V_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == tmp_EOP_V_fu_206_p3)))) begin
            mergerState <= ap_const_lv1_0;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mergerState == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_120_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_128_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mergerState == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
            mergerState <= ap_const_lv1_1;
        end
    end
end

/// mergerState_load_reg_214 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_mergerState_load_reg_214
    if (ap_rst == 1'b1) begin
        mergerState_load_reg_214 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            mergerState_load_reg_214 <= mergerState;
        end
    end
end

/// reg_168 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_reg_168
    if (ap_rst == 1'b1) begin
        reg_168 <= ap_const_lv256_lc_1;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mergerState == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_120_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_128_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_128_p3) & ~(mergerState == ap_const_lv1_0) & ~(ap_const_lv1_0 == dramOrFlash_V_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
            reg_168 <= valueStoreDram2merger_V_dout;
        end
    end
end

/// reg_173 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_reg_173
    if (ap_rst == 1'b1) begin
        reg_173 <= ap_const_lv256_lc_1;
    end else begin
        if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mergerState == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_120_p3) & ~(mergerState == ap_const_lv1_0) & (ap_const_lv1_0 == dramOrFlash_V_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
            reg_173 <= valueStoreFlash2merger_V_dout;
        end
    end
end

/// tmp_1_reg_226 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_1_reg_226
    if (ap_rst == 1'b1) begin
        tmp_1_reg_226 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mergerState == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            tmp_1_reg_226 <= grp_nbreadreq_fu_128_p3;
        end
    end
end

/// tmp_2_reg_238 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_2_reg_238
    if (ap_rst == 1'b1) begin
        tmp_2_reg_238 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(mergerState == ap_const_lv1_0) & ~(ap_const_lv1_0 == dramOrFlash_V_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            tmp_2_reg_238 <= grp_nbreadreq_fu_128_p3;
        end
    end
end

/// tmp_3_reg_230 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_3_reg_230
    if (ap_rst == 1'b1) begin
        tmp_3_reg_230 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(mergerState == ap_const_lv1_0) & (ap_const_lv1_0 == dramOrFlash_V_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            tmp_3_reg_230 <= grp_nbreadreq_fu_120_p3;
        end
    end
end

/// tmp_reg_222 assign process. ///
always @ (posedge ap_rst or posedge ap_clk)
begin : ap_ret_tmp_reg_222
    if (ap_rst == 1'b1) begin
        tmp_reg_222 <= ap_const_lv1_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (mergerState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            tmp_reg_222 <= grp_nbreadreq_fu_120_p3;
        end
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_76 or ap_sig_bdd_115)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_76 or ap_sig_bdd_115)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// merger2responseFormatter_V_din assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_76 or mergerState_load_reg_214 or tmp_reg_222 or tmp_1_reg_226 or dramOrFlash_V_1_load_reg_218 or tmp_3_reg_230 or tmp_2_reg_238 or ap_sig_bdd_115 or reg_168 or reg_173)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mergerState_load_reg_214) & ~(ap_const_lv1_0 == tmp_reg_222) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == mergerState_load_reg_214) & (ap_const_lv1_0 == dramOrFlash_V_1_load_reg_218) & ~(ap_const_lv1_0 == tmp_3_reg_230) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        merger2responseFormatter_V_din = reg_173;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mergerState_load_reg_214) & (ap_const_lv1_0 == tmp_reg_222) & ~(ap_const_lv1_0 == tmp_1_reg_226) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == mergerState_load_reg_214) & ~(ap_const_lv1_0 == dramOrFlash_V_1_load_reg_218) & ~(ap_const_lv1_0 == tmp_2_reg_238) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        merger2responseFormatter_V_din = reg_168;
    end else begin
        merger2responseFormatter_V_din = 'bx;
    end
end

/// merger2responseFormatter_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_76 or mergerState_load_reg_214 or tmp_reg_222 or tmp_1_reg_226 or dramOrFlash_V_1_load_reg_218 or tmp_3_reg_230 or tmp_2_reg_238 or ap_sig_bdd_115)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mergerState_load_reg_214) & (ap_const_lv1_0 == tmp_reg_222) & ~(ap_const_lv1_0 == tmp_1_reg_226) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == mergerState_load_reg_214) & ~(ap_const_lv1_0 == tmp_reg_222) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == mergerState_load_reg_214) & (ap_const_lv1_0 == dramOrFlash_V_1_load_reg_218) & ~(ap_const_lv1_0 == tmp_3_reg_230) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == mergerState_load_reg_214) & ~(ap_const_lv1_0 == dramOrFlash_V_1_load_reg_218) & ~(ap_const_lv1_0 == tmp_2_reg_238) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        merger2responseFormatter_V_write = ap_const_logic_1;
    end else begin
        merger2responseFormatter_V_write = ap_const_logic_0;
    end
end

/// valueStoreDram2merger_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or grp_nbreadreq_fu_120_p3 or grp_nbreadreq_fu_128_p3 or ap_sig_bdd_76 or ap_sig_bdd_115 or mergerState or dramOrFlash_V_1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mergerState == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_120_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_128_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_128_p3) & ~(mergerState == ap_const_lv1_0) & ~(ap_const_lv1_0 == dramOrFlash_V_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        valueStoreDram2merger_V_read = ap_const_logic_1;
    end else begin
        valueStoreDram2merger_V_read = ap_const_logic_0;
    end
end

/// valueStoreFlash2merger_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or grp_nbreadreq_fu_120_p3 or ap_sig_bdd_76 or ap_sig_bdd_115 or mergerState or dramOrFlash_V_1)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mergerState == ap_const_lv1_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_120_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_120_p3) & ~(mergerState == ap_const_lv1_0) & (ap_const_lv1_0 == dramOrFlash_V_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        valueStoreFlash2merger_V_read = ap_const_logic_1;
    end else begin
        valueStoreFlash2merger_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_76 or ap_sig_bdd_115 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_115 assign process. ///
always @ (merger2responseFormatter_V_full_n or mergerState_load_reg_214 or tmp_reg_222 or tmp_1_reg_226 or dramOrFlash_V_1_load_reg_218 or tmp_3_reg_230 or tmp_2_reg_238)
begin
    ap_sig_bdd_115 = (((merger2responseFormatter_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == mergerState_load_reg_214) & (ap_const_lv1_0 == tmp_reg_222) & ~(ap_const_lv1_0 == tmp_1_reg_226)) | ((merger2responseFormatter_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == mergerState_load_reg_214) & ~(ap_const_lv1_0 == tmp_reg_222)) | ((merger2responseFormatter_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == mergerState_load_reg_214) & (ap_const_lv1_0 == dramOrFlash_V_1_load_reg_218) & ~(ap_const_lv1_0 == tmp_3_reg_230)) | ((merger2responseFormatter_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == mergerState_load_reg_214) & ~(ap_const_lv1_0 == dramOrFlash_V_1_load_reg_218) & ~(ap_const_lv1_0 == tmp_2_reg_238)));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_204 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_76 or ap_sig_bdd_115 or mergerState)
begin
    ap_sig_bdd_204 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (mergerState == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_76) | (ap_sig_bdd_115 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_205 assign process. ///
always @ (grp_nbreadreq_fu_120_p3 or grp_nbreadreq_fu_128_p3)
begin
    ap_sig_bdd_205 = ((ap_const_lv1_0 == grp_nbreadreq_fu_120_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_128_p3));
end

/// ap_sig_bdd_76 assign process. ///
always @ (ap_start or ap_done_reg or valueStoreDram2merger_V_empty_n or grp_nbreadreq_fu_120_p3 or grp_nbreadreq_fu_128_p3 or valueStoreFlash2merger_V_empty_n or mergerState or dramOrFlash_V_1)
begin
    ap_sig_bdd_76 = (((valueStoreDram2merger_V_empty_n == ap_const_logic_0) & (mergerState == ap_const_lv1_0) & (ap_const_lv1_0 == grp_nbreadreq_fu_120_p3) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_128_p3)) | ((mergerState == ap_const_lv1_0) & (valueStoreFlash2merger_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_120_p3)) | ((valueStoreFlash2merger_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_120_p3) & ~(mergerState == ap_const_lv1_0) & (ap_const_lv1_0 == dramOrFlash_V_1)) | ((valueStoreDram2merger_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == grp_nbreadreq_fu_128_p3) & ~(mergerState == ap_const_lv1_0) & ~(ap_const_lv1_0 == dramOrFlash_V_1)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign grp_nbreadreq_fu_120_p3 = valueStoreFlash2merger_V_empty_n;
assign grp_nbreadreq_fu_128_p3 = valueStoreDram2merger_V_empty_n;
assign tmp_EOP_V_1_fu_198_p3 = valueStoreFlash2merger_V_dout[ap_const_lv32_7F];
assign tmp_EOP_V_fu_206_p3 = valueStoreDram2merger_V_dout[ap_const_lv32_7F];


endmodule //memcachedPipeline_merger

