{"vcs1":{"timestamp_begin":1681422667.475084700, "rt":0.79, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1681422668.303292163, "rt":0.98, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681422669.307077503, "rt":0.67, "ut":0.06, "st":0.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681422667.180344630}
{"VCS_COMP_START_TIME": 1681422667.180344630}
{"VCS_COMP_END_TIME": 1681422670.607600144}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 238984}}
