{
  "control_word_layout": {
    "comment": "Define la posición de los bits para cada señal de control en la palabra de control. Esto es para documentación y para un uso futuro en la generación de la lógica de control.",
    "fields": {
      "MemWr": {
        "position": 2,
        "width": 1,
        "description": "Escritura en la memoria de datos"
      },
      "BRwr": {
        "position": 3,
        "width": 1,
        "description": "Escritura en el banco de registros"
      },
      "ALUsrc": {
        "position": 4,
        "width": 1,
        "description": "Selector de fuente para la ALU (Registro vs Inmediato)"
      },
      "PCsrc": {
        "position": 6,
        "width": 2,
        "description": "Selector de fuente para el PC (PC+4, ALU, etc.)"
      },
      "ImmSrc": {
        "position": 8,
        "width": 3,
        "description": "Selector de fuente del inmediato"
      },
      "ResSrc": {
        "position": 11,
        "width": 2,
        "description": "Fuente del resultado para la escritura en registro (ALU vs Mem)"
      },
      "ALUctr": {
        "position": 13,
        "width": 3,
        "description": "Señal de control de la ALU"
      }
    }
  },
  "instructions": [
    {
      "instr": "add", "PCsrc": 0, "BRwr": true, "ALUsrc": 1, "ALUctr": 0, "MemWr": false, "ResSrc": 1, "ImmSrc": -1,
      "mask": 4261412991, "value": 51, "type": "R", "cycles": 4
    },
    {
      "instr": "sub", "PCsrc": 0, "BRwr": true, "ALUsrc": 1, "ALUctr": 1, "MemWr": false, "ResSrc": 1, "ImmSrc": -1,
      "mask": 4261412991, "value": 1073741875, "type": "R", "cycles": 4
    },
    {
      "instr": "and", "PCsrc": 0, "BRwr": true, "ALUsrc": 1, "ALUctr": 2, "MemWr": false, "ResSrc": 1, "ImmSrc": -1,
      "mask": 4261412991, "value": 28723, "type": "R", "cycles": 4
    },
    {
      "instr": "or", "PCsrc": 0, "BRwr": true, "ALUsrc": 1, "ALUctr": 3, "MemWr": false, "ResSrc": 1, "ImmSrc": -1,
      "mask": 4261412991, "value": 24627, "type": "R", "cycles": 4
    },
    {
      "instr": "addi", "PCsrc": 0, "BRwr": true, "ALUsrc": 0, "ALUctr": 0, "MemWr": false, "ResSrc": 1, "ImmSrc": 0,
      "mask": 28799, "value": 19, "type": "I", "cycles": 4
    },
    {
      "instr": "lw", "PCsrc": 0, "BRwr": true, "ALUsrc": 0, "ALUctr": 0, "MemWr": false, "ResSrc": 0, "ImmSrc": 0,
      "mask": 28799, "value": 8195, "type": "I", "cycles": 5
    },
    {
      "instr": "sw", "PCsrc": 0, "BRwr": false, "ALUsrc": 0, "ALUctr": 0, "MemWr": true, "ResSrc": -1, "ImmSrc": 1,
      "mask": 28799, "value": 8227, "type": "S", "cycles": 4
    },
    {
      "instr": "beq", "PCsrc": 1, "BRwr": false, "ALUsrc": 1, "ALUctr": 1, "MemWr": false, "ResSrc": -1, "ImmSrc": 2,
      "mask": 28799, "value": 99, "type": "B", "cycles": 3
    },
    {
      "instr": "bne", "PCsrc": 1, "BRwr": false, "ALUsrc": 1, "ALUctr": 1, "MemWr": false, "ResSrc": -1, "ImmSrc": 2,
      "mask": 28799, "value": 4195, "type": "B", "cycles": 3
    },
    {
      "instr": "jal", "PCsrc": 1, "BRwr": true, "ALUsrc": -1, "ALUctr": -1, "MemWr": false, "ResSrc": 2, "ImmSrc": 3,
      "mask": 127, "value": 111, "type": "J", "cycles": 4
    },
    {
      "instr": "sll", "PCsrc": 0, "BRwr": true, "ALUsrc": 1, "ALUctr": 6, "MemWr": false, "ResSrc": 1, "ImmSrc": -1,
      "mask": 4261412991, "value": 4147, "type": "R", "cycles": 4
    },
    {
      "instr": "ori", "PCsrc": 0, "BRwr": true, "ALUsrc": 0, "ALUctr": 3, "MemWr": false, "ResSrc": 1, "ImmSrc": 0,
      "mask": 28799, "value": 24595, "type": "I", "cycles": 4
    },
    {
      "instr": "lui", "PCsrc": 0, "BRwr": true, "ALUsrc": 0, "ALUctr": 0, "MemWr": false, "ResSrc": 1, "ImmSrc": 4,
      "mask": 127, "value": 55, "type": "U", "cycles": 4
    },
    {
      "instr": "jalr", "PCsrc": 2, "BRwr": true, "ALUsrc": 0, "ALUctr": 0, "MemWr": false, "ResSrc": 2, "ImmSrc": 0,
      "mask": 28799, "value": 103, "type": "I", "cycles": 4
    }
  ]
}