#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa7a6f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa4d040 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xa50a60 .functor NOT 1, L_0xaa62b0, C4<0>, C4<0>, C4<0>;
L_0xaa59c0 .functor XOR 2, L_0xaa5fa0, L_0xaa6060, C4<00>, C4<00>;
L_0xaa61a0 .functor XOR 2, L_0xaa59c0, L_0xaa6100, C4<00>, C4<00>;
v0xaa2ad0_0 .net *"_ivl_10", 1 0, L_0xaa6100;  1 drivers
v0xaa2bd0_0 .net *"_ivl_12", 1 0, L_0xaa61a0;  1 drivers
v0xaa2cb0_0 .net *"_ivl_2", 1 0, L_0xaa5f00;  1 drivers
v0xaa2d70_0 .net *"_ivl_4", 1 0, L_0xaa5fa0;  1 drivers
v0xaa2e50_0 .net *"_ivl_6", 1 0, L_0xaa6060;  1 drivers
v0xaa2f80_0 .net *"_ivl_8", 1 0, L_0xaa59c0;  1 drivers
v0xaa3060_0 .net "a", 0 0, v0xaa0ad0_0;  1 drivers
v0xaa3100_0 .net "b", 0 0, v0xaa0b70_0;  1 drivers
v0xaa31a0_0 .net "c", 0 0, v0xaa0c10_0;  1 drivers
v0xaa3240_0 .var "clk", 0 0;
v0xaa32e0_0 .net "d", 0 0, v0xaa0d50_0;  1 drivers
v0xaa3380_0 .net "out_pos_dut", 0 0, L_0xaa5d70;  1 drivers
v0xaa3420_0 .net "out_pos_ref", 0 0, L_0xaa4a60;  1 drivers
v0xaa34c0_0 .net "out_sop_dut", 0 0, L_0xaa52d0;  1 drivers
v0xaa3560_0 .net "out_sop_ref", 0 0, L_0xa7bc00;  1 drivers
v0xaa3600_0 .var/2u "stats1", 223 0;
v0xaa36a0_0 .var/2u "strobe", 0 0;
v0xaa3850_0 .net "tb_match", 0 0, L_0xaa62b0;  1 drivers
v0xaa3920_0 .net "tb_mismatch", 0 0, L_0xa50a60;  1 drivers
v0xaa39c0_0 .net "wavedrom_enable", 0 0, v0xaa1020_0;  1 drivers
v0xaa3a90_0 .net "wavedrom_title", 511 0, v0xaa10c0_0;  1 drivers
L_0xaa5f00 .concat [ 1 1 0 0], L_0xaa4a60, L_0xa7bc00;
L_0xaa5fa0 .concat [ 1 1 0 0], L_0xaa4a60, L_0xa7bc00;
L_0xaa6060 .concat [ 1 1 0 0], L_0xaa5d70, L_0xaa52d0;
L_0xaa6100 .concat [ 1 1 0 0], L_0xaa4a60, L_0xa7bc00;
L_0xaa62b0 .cmp/eeq 2, L_0xaa5f00, L_0xaa61a0;
S_0xa49320 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xa4d040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xa50e40 .functor AND 1, v0xaa0c10_0, v0xaa0d50_0, C4<1>, C4<1>;
L_0xa51220 .functor NOT 1, v0xaa0ad0_0, C4<0>, C4<0>, C4<0>;
L_0xa51600 .functor NOT 1, v0xaa0b70_0, C4<0>, C4<0>, C4<0>;
L_0xa51880 .functor AND 1, L_0xa51220, L_0xa51600, C4<1>, C4<1>;
L_0xa686a0 .functor AND 1, L_0xa51880, v0xaa0c10_0, C4<1>, C4<1>;
L_0xa7bc00 .functor OR 1, L_0xa50e40, L_0xa686a0, C4<0>, C4<0>;
L_0xaa3ee0 .functor NOT 1, v0xaa0b70_0, C4<0>, C4<0>, C4<0>;
L_0xaa3f50 .functor OR 1, L_0xaa3ee0, v0xaa0d50_0, C4<0>, C4<0>;
L_0xaa4060 .functor AND 1, v0xaa0c10_0, L_0xaa3f50, C4<1>, C4<1>;
L_0xaa4120 .functor NOT 1, v0xaa0ad0_0, C4<0>, C4<0>, C4<0>;
L_0xaa41f0 .functor OR 1, L_0xaa4120, v0xaa0b70_0, C4<0>, C4<0>;
L_0xaa4260 .functor AND 1, L_0xaa4060, L_0xaa41f0, C4<1>, C4<1>;
L_0xaa43e0 .functor NOT 1, v0xaa0b70_0, C4<0>, C4<0>, C4<0>;
L_0xaa4450 .functor OR 1, L_0xaa43e0, v0xaa0d50_0, C4<0>, C4<0>;
L_0xaa4370 .functor AND 1, v0xaa0c10_0, L_0xaa4450, C4<1>, C4<1>;
L_0xaa45e0 .functor NOT 1, v0xaa0ad0_0, C4<0>, C4<0>, C4<0>;
L_0xaa46e0 .functor OR 1, L_0xaa45e0, v0xaa0d50_0, C4<0>, C4<0>;
L_0xaa47a0 .functor AND 1, L_0xaa4370, L_0xaa46e0, C4<1>, C4<1>;
L_0xaa4950 .functor XNOR 1, L_0xaa4260, L_0xaa47a0, C4<0>, C4<0>;
v0xa50390_0 .net *"_ivl_0", 0 0, L_0xa50e40;  1 drivers
v0xa50790_0 .net *"_ivl_12", 0 0, L_0xaa3ee0;  1 drivers
v0xa50b70_0 .net *"_ivl_14", 0 0, L_0xaa3f50;  1 drivers
v0xa50f50_0 .net *"_ivl_16", 0 0, L_0xaa4060;  1 drivers
v0xa51330_0 .net *"_ivl_18", 0 0, L_0xaa4120;  1 drivers
v0xa51710_0 .net *"_ivl_2", 0 0, L_0xa51220;  1 drivers
v0xa51990_0 .net *"_ivl_20", 0 0, L_0xaa41f0;  1 drivers
v0xa9f040_0 .net *"_ivl_24", 0 0, L_0xaa43e0;  1 drivers
v0xa9f120_0 .net *"_ivl_26", 0 0, L_0xaa4450;  1 drivers
v0xa9f200_0 .net *"_ivl_28", 0 0, L_0xaa4370;  1 drivers
v0xa9f2e0_0 .net *"_ivl_30", 0 0, L_0xaa45e0;  1 drivers
v0xa9f3c0_0 .net *"_ivl_32", 0 0, L_0xaa46e0;  1 drivers
v0xa9f4a0_0 .net *"_ivl_36", 0 0, L_0xaa4950;  1 drivers
L_0x7f6e1a4a2018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xa9f560_0 .net *"_ivl_38", 0 0, L_0x7f6e1a4a2018;  1 drivers
v0xa9f640_0 .net *"_ivl_4", 0 0, L_0xa51600;  1 drivers
v0xa9f720_0 .net *"_ivl_6", 0 0, L_0xa51880;  1 drivers
v0xa9f800_0 .net *"_ivl_8", 0 0, L_0xa686a0;  1 drivers
v0xa9f8e0_0 .net "a", 0 0, v0xaa0ad0_0;  alias, 1 drivers
v0xa9f9a0_0 .net "b", 0 0, v0xaa0b70_0;  alias, 1 drivers
v0xa9fa60_0 .net "c", 0 0, v0xaa0c10_0;  alias, 1 drivers
v0xa9fb20_0 .net "d", 0 0, v0xaa0d50_0;  alias, 1 drivers
v0xa9fbe0_0 .net "out_pos", 0 0, L_0xaa4a60;  alias, 1 drivers
v0xa9fca0_0 .net "out_sop", 0 0, L_0xa7bc00;  alias, 1 drivers
v0xa9fd60_0 .net "pos0", 0 0, L_0xaa4260;  1 drivers
v0xa9fe20_0 .net "pos1", 0 0, L_0xaa47a0;  1 drivers
L_0xaa4a60 .functor MUXZ 1, L_0x7f6e1a4a2018, L_0xaa4260, L_0xaa4950, C4<>;
S_0xa9ffa0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xa4d040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xaa0ad0_0 .var "a", 0 0;
v0xaa0b70_0 .var "b", 0 0;
v0xaa0c10_0 .var "c", 0 0;
v0xaa0cb0_0 .net "clk", 0 0, v0xaa3240_0;  1 drivers
v0xaa0d50_0 .var "d", 0 0;
v0xaa0e40_0 .var/2u "fail", 0 0;
v0xaa0ee0_0 .var/2u "fail1", 0 0;
v0xaa0f80_0 .net "tb_match", 0 0, L_0xaa62b0;  alias, 1 drivers
v0xaa1020_0 .var "wavedrom_enable", 0 0;
v0xaa10c0_0 .var "wavedrom_title", 511 0;
E_0xa5c010/0 .event negedge, v0xaa0cb0_0;
E_0xa5c010/1 .event posedge, v0xaa0cb0_0;
E_0xa5c010 .event/or E_0xa5c010/0, E_0xa5c010/1;
S_0xaa02d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xa9ffa0;
 .timescale -12 -12;
v0xaa0510_0 .var/2s "i", 31 0;
E_0xa5beb0 .event posedge, v0xaa0cb0_0;
S_0xaa0610 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xa9ffa0;
 .timescale -12 -12;
v0xaa0810_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xaa08f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xa9ffa0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xaa12a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xa4d040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xaa4c10 .functor NOT 1, v0xaa0ad0_0, C4<0>, C4<0>, C4<0>;
L_0xaa4ca0 .functor NOT 1, v0xaa0b70_0, C4<0>, C4<0>, C4<0>;
L_0xaa4e40 .functor AND 1, L_0xaa4c10, L_0xaa4ca0, C4<1>, C4<1>;
L_0xaa4f50 .functor AND 1, L_0xaa4e40, v0xaa0c10_0, C4<1>, C4<1>;
L_0xaa5150 .functor AND 1, v0xaa0c10_0, v0xaa0d50_0, C4<1>, C4<1>;
L_0xaa52d0 .functor OR 1, L_0xaa4f50, L_0xaa5150, C4<0>, C4<0>;
L_0xaa5470 .functor NOT 1, v0xaa0b70_0, C4<0>, C4<0>, C4<0>;
L_0xaa54e0 .functor OR 1, L_0xaa5470, v0xaa0d50_0, C4<0>, C4<0>;
L_0xaa55f0 .functor AND 1, v0xaa0c10_0, L_0xaa54e0, C4<1>, C4<1>;
L_0xaa56b0 .functor NOT 1, v0xaa0ad0_0, C4<0>, C4<0>, C4<0>;
L_0xaa5890 .functor NOT 1, v0xaa0b70_0, C4<0>, C4<0>, C4<0>;
L_0xaa5900 .functor OR 1, L_0xaa56b0, L_0xaa5890, C4<0>, C4<0>;
L_0xaa5a30 .functor AND 1, v0xaa0c10_0, L_0xaa5900, C4<1>, C4<1>;
L_0xaa5d70 .functor BUFZ 1, L_0xaa5c30, C4<0>, C4<0>, C4<0>;
v0xaa1460_0 .net *"_ivl_0", 0 0, L_0xaa4c10;  1 drivers
v0xaa1540_0 .net *"_ivl_12", 0 0, L_0xaa5470;  1 drivers
v0xaa1620_0 .net *"_ivl_14", 0 0, L_0xaa54e0;  1 drivers
v0xaa1710_0 .net *"_ivl_18", 0 0, L_0xaa56b0;  1 drivers
v0xaa17f0_0 .net *"_ivl_2", 0 0, L_0xaa4ca0;  1 drivers
v0xaa1920_0 .net *"_ivl_20", 0 0, L_0xaa5890;  1 drivers
v0xaa1a00_0 .net *"_ivl_22", 0 0, L_0xaa5900;  1 drivers
v0xaa1ae0_0 .net *"_ivl_26", 0 0, L_0xaa5af0;  1 drivers
L_0x7f6e1a4a2060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xaa1ba0_0 .net *"_ivl_28", 0 0, L_0x7f6e1a4a2060;  1 drivers
v0xaa1d10_0 .net *"_ivl_4", 0 0, L_0xaa4e40;  1 drivers
v0xaa1df0_0 .net *"_ivl_6", 0 0, L_0xaa4f50;  1 drivers
v0xaa1ed0_0 .net *"_ivl_8", 0 0, L_0xaa5150;  1 drivers
v0xaa1fb0_0 .net "a", 0 0, v0xaa0ad0_0;  alias, 1 drivers
v0xaa2050_0 .net "b", 0 0, v0xaa0b70_0;  alias, 1 drivers
v0xaa2140_0 .net "c", 0 0, v0xaa0c10_0;  alias, 1 drivers
v0xaa2230_0 .net "d", 0 0, v0xaa0d50_0;  alias, 1 drivers
v0xaa2320_0 .net "out_pos", 0 0, L_0xaa5d70;  alias, 1 drivers
v0xaa24f0_0 .net "out_pos_reg", 0 0, L_0xaa5c30;  1 drivers
v0xaa25b0_0 .net "out_sop", 0 0, L_0xaa52d0;  alias, 1 drivers
v0xaa2670_0 .net "pos0", 0 0, L_0xaa55f0;  1 drivers
v0xaa2730_0 .net "pos1", 0 0, L_0xaa5a30;  1 drivers
L_0xaa5af0 .cmp/eeq 1, L_0xaa55f0, L_0xaa5a30;
L_0xaa5c30 .functor MUXZ 1, L_0x7f6e1a4a2060, L_0xaa55f0, L_0xaa5af0, C4<>;
S_0xaa28b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xa4d040;
 .timescale -12 -12;
E_0xa459f0 .event anyedge, v0xaa36a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xaa36a0_0;
    %nor/r;
    %assign/vec4 v0xaa36a0_0, 0;
    %wait E_0xa459f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa9ffa0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa0e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa0ee0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xa9ffa0;
T_4 ;
    %wait E_0xa5c010;
    %load/vec4 v0xaa0f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaa0e40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xa9ffa0;
T_5 ;
    %wait E_0xa5beb0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0b70_0, 0;
    %assign/vec4 v0xaa0ad0_0, 0;
    %wait E_0xa5beb0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0b70_0, 0;
    %assign/vec4 v0xaa0ad0_0, 0;
    %wait E_0xa5beb0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0b70_0, 0;
    %assign/vec4 v0xaa0ad0_0, 0;
    %wait E_0xa5beb0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0b70_0, 0;
    %assign/vec4 v0xaa0ad0_0, 0;
    %wait E_0xa5beb0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0b70_0, 0;
    %assign/vec4 v0xaa0ad0_0, 0;
    %wait E_0xa5beb0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0b70_0, 0;
    %assign/vec4 v0xaa0ad0_0, 0;
    %wait E_0xa5beb0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0b70_0, 0;
    %assign/vec4 v0xaa0ad0_0, 0;
    %wait E_0xa5beb0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0b70_0, 0;
    %assign/vec4 v0xaa0ad0_0, 0;
    %wait E_0xa5beb0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0b70_0, 0;
    %assign/vec4 v0xaa0ad0_0, 0;
    %wait E_0xa5beb0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0b70_0, 0;
    %assign/vec4 v0xaa0ad0_0, 0;
    %wait E_0xa5beb0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0b70_0, 0;
    %assign/vec4 v0xaa0ad0_0, 0;
    %wait E_0xa5beb0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xaa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0b70_0, 0;
    %assign/vec4 v0xaa0ad0_0, 0;
    %wait E_0xa5beb0;
    %load/vec4 v0xaa0e40_0;
    %store/vec4 v0xaa0ee0_0, 0, 1;
    %fork t_1, S_0xaa02d0;
    %jmp t_0;
    .scope S_0xaa02d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaa0510_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xaa0510_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xa5beb0;
    %load/vec4 v0xaa0510_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xaa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0b70_0, 0;
    %assign/vec4 v0xaa0ad0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaa0510_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xaa0510_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xa9ffa0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa5c010;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xaa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xaa0b70_0, 0;
    %assign/vec4 v0xaa0ad0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xaa0e40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xaa0ee0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xa4d040;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa3240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa36a0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xa4d040;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xaa3240_0;
    %inv;
    %store/vec4 v0xaa3240_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xa4d040;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xaa0cb0_0, v0xaa3920_0, v0xaa3060_0, v0xaa3100_0, v0xaa31a0_0, v0xaa32e0_0, v0xaa3560_0, v0xaa34c0_0, v0xaa3420_0, v0xaa3380_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xa4d040;
T_9 ;
    %load/vec4 v0xaa3600_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xaa3600_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xaa3600_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xaa3600_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xaa3600_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xaa3600_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xaa3600_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xaa3600_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xaa3600_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xaa3600_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xa4d040;
T_10 ;
    %wait E_0xa5c010;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaa3600_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa3600_0, 4, 32;
    %load/vec4 v0xaa3850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xaa3600_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa3600_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaa3600_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa3600_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xaa3560_0;
    %load/vec4 v0xaa3560_0;
    %load/vec4 v0xaa34c0_0;
    %xor;
    %load/vec4 v0xaa3560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xaa3600_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa3600_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xaa3600_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa3600_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xaa3420_0;
    %load/vec4 v0xaa3420_0;
    %load/vec4 v0xaa3380_0;
    %xor;
    %load/vec4 v0xaa3420_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xaa3600_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa3600_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xaa3600_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa3600_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/machine/ece241_2013_q2/iter4/response0/top_module.sv";
