-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    delta_2_cast : IN STD_LOGIC_VECTOR (15 downto 0);
    delta_2_cast2 : IN STD_LOGIC_VECTOR (15 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load : IN STD_LOGIC_VECTOR (2 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load : IN STD_LOGIC_VECTOR (2 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load : IN STD_LOGIC_VECTOR (7 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_we1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_we1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_we1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_we1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_we1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_we1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_we1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_we1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal icmp_ln104_reg_1720 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal LUT_B3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal LUT_B3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal LUT_B2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal LUT_B2_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal LUT_B1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal LUT_B1_q0 : STD_LOGIC_VECTOR (9 downto 0);
    signal LUT_B0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal LUT_B0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal delta_2_cast2_cast_fu_568_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal delta_2_cast2_cast_reg_1702 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal delta_2_cast_cast_fu_572_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal delta_2_cast_cast_reg_1708 : STD_LOGIC_VECTOR (23 downto 0);
    signal i_1_reg_1714 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln104_fu_584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_fu_590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln108_reg_1724 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_fu_596_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_reg_1732 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln108_fu_604_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln108_reg_1739 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln108_reg_1739_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_reg_1751 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln112_fu_647_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln112_reg_1776 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6_reg_1782 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6_reg_1788 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6_reg_1794 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6_reg_1800 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6_reg_1806 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6_reg_1812 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6_reg_1818 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6_reg_1824 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln113_fu_656_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln113_reg_1830 : STD_LOGIC_VECTOR (25 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5_reg_1836 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5_reg_1842 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5_reg_1848 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5_reg_1854 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5_reg_1860 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5_reg_1866 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5_reg_1872 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5_reg_1878 : STD_LOGIC_VECTOR (0 downto 0);
    signal LUT_B2_load_reg_1884 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4_reg_1889 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4_reg_1895 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4_reg_1901 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4_reg_1907 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4_reg_1913 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4_reg_1919 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4_reg_1925 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4_reg_1931 : STD_LOGIC_VECTOR (0 downto 0);
    signal LUT_B3_load_reg_1937 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_reg_1942 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_reg_1948 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_reg_1954 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_reg_1960 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_reg_1966 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_reg_1972 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_reg_1978 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_reg_1984 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln112_fu_812_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln112_reg_1990 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal icmp_ln112_1_fu_824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln112_1_reg_2003 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln113_fu_897_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln113_reg_2007 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln114_fu_985_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln114_reg_2020 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln115_fu_1078_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal sub_ln115_reg_2033 : STD_LOGIC_VECTOR (26 downto 0);
    signal and_ln112_1_fu_1215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln112_1_reg_2046 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln112_2_fu_1233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln112_2_reg_2050 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln112_2_fu_1239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln112_2_reg_2054 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_1_fu_1365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_1_reg_2058 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_2_fu_1383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_2_reg_2062 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_2_fu_1389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_2_reg_2066 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln114_1_fu_1515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln114_1_reg_2070 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln114_2_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln114_2_reg_2074 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_2_fu_1539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_2_reg_2078 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln115_1_fu_1665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln115_1_reg_2082 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln115_2_fu_1683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln115_2_reg_2086 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln115_2_fu_1689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln115_2_reg_2090 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal zext_ln112_1_fu_624_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln108_fu_632_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln113_fu_674_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln114_fu_699_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln115_fu_724_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_124 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal add_ln104_fu_736_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (1 downto 0);
    signal LUT_B0_ce0_local : STD_LOGIC;
    signal LUT_B1_ce0_local : STD_LOGIC;
    signal LUT_B2_ce0_local : STD_LOGIC;
    signal LUT_B3_ce0_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_we1_local : STD_LOGIC;
    signal icmp_ln112_fu_818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_fu_903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln114_fu_991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln115_fu_1084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln112_fu_1157_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln113_1_fu_1307_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln114_1_fu_1457_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln115_1_fu_1607_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_we1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_we1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_we1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_we1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_we1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_we1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_we1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal u_index_fu_616_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln112_fu_647_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln112_fu_647_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln113_fu_656_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln113_fu_656_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln113_fu_661_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_66_fu_666_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln114_fu_686_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_72_fu_691_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln115_fu_711_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_78_fu_716_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_741_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_fu_764_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_fu_764_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_741_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln112_fu_787_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_fu_794_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln112_fu_802_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln112_2_fu_809_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln112_1_fu_806_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_48_fu_829_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_fu_852_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_fu_852_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_fu_829_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln113_fu_875_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1_fu_882_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln113_fu_890_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln113_1_fu_894_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln114_fu_911_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln114_fu_911_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_fu_916_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_fu_939_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_fu_939_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_fu_916_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln114_fu_962_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln2_fu_969_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln114_fu_911_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln114_fu_977_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln114_1_fu_981_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal mul_ln115_fu_1000_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln115_fu_1000_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_fu_1005_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_53_fu_1028_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_53_fu_1028_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_fu_1005_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln115_fu_1051_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln3_fu_1058_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln115_fu_1000_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln115_fu_1066_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln115_2_fu_1074_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln115_1_fu_1070_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln112_fu_1118_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_64_fu_1134_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln112_3_fu_1121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln112_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_fu_1111_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln112_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln4_fu_1102_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln112_fu_1153_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_63_fu_1127_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_fu_1171_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln112_fu_1179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_1095_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln112_2_fu_1197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln112_3_fu_1185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln112_3_fu_1203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln112_1_fu_1209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln112_1_fu_1191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln112_4_fu_1221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln112_4_fu_1227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln113_fu_1268_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_70_fu_1284_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln113_1_fu_1271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_fu_1291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_1261_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln113_fu_1297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_fu_1252_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln113_1_fu_1303_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_69_fu_1277_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_fu_1321_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_fu_1329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_67_fu_1245_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_2_fu_1347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_3_fu_1335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_3_fu_1353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_1_fu_1359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_1_fu_1341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln113_4_fu_1371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln113_4_fu_1377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln114_fu_1418_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_76_fu_1434_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln114_1_fu_1421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_fu_1441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_1411_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln114_fu_1447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln6_fu_1402_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln114_1_fu_1453_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_75_fu_1427_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_1471_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln114_fu_1479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_1395_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln114_2_fu_1497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_3_fu_1485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln114_3_fu_1503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_1_fu_1509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln114_1_fu_1491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_4_fu_1521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln114_4_fu_1527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln115_fu_1568_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_82_fu_1584_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln115_1_fu_1571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln115_fu_1591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_80_fu_1561_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln115_fu_1597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln7_fu_1552_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln115_1_fu_1603_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_81_fu_1577_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_83_fu_1621_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln115_fu_1629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_fu_1545_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln115_2_fu_1647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln115_3_fu_1635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln115_3_fu_1653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln115_1_fu_1659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln115_1_fu_1641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln115_4_fu_1671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln115_4_fu_1677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal mul_ln112_fu_647_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln113_fu_656_p00 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln114_fu_911_p00 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln115_fu_1000_p00 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_condition_1904 : BOOLEAN;
    signal ap_condition_1907 : BOOLEAN;
    signal tmp_s_fu_741_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_741_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_741_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_741_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_fu_764_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_fu_764_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_fu_764_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_47_fu_764_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_48_fu_829_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_48_fu_829_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_48_fu_829_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_48_fu_829_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_fu_852_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_fu_852_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_fu_852_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_fu_852_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_fu_916_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_fu_916_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_fu_916_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_fu_916_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_fu_939_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_fu_939_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_fu_939_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_fu_939_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_fu_1005_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_fu_1005_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_fu_1005_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_fu_1005_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_53_fu_1028_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_53_fu_1028_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_53_fu_1028_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_53_fu_1028_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component eclair_mul_8ns_16s_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component eclair_mul_10ns_16s_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component eclair_sparsemux_9_2_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B3_ROM_1P_LUTRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B2_ROM_1P_LUTRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B1_ROM_1P_LUTRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B0_ROM_1P_LUTRAM_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component eclair_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    LUT_B3_U : component eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B3_ROM_1P_LUTRAM_1R
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => LUT_B3_address0,
        ce0 => LUT_B3_ce0_local,
        q0 => LUT_B3_q0);

    LUT_B2_U : component eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B2_ROM_1P_LUTRAM_1R
    generic map (
        DataWidth => 10,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => LUT_B2_address0,
        ce0 => LUT_B2_ce0_local,
        q0 => LUT_B2_q0);

    LUT_B1_U : component eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B1_ROM_1P_LUTRAM_1R
    generic map (
        DataWidth => 10,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => LUT_B1_address0,
        ce0 => LUT_B1_ce0_local,
        q0 => LUT_B1_q0);

    LUT_B0_U : component eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B0_ROM_1P_LUTRAM_1R
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => LUT_B0_address0,
        ce0 => LUT_B0_ce0_local,
        q0 => LUT_B0_q0);

    mul_8ns_16s_24_1_1_U1 : component eclair_mul_8ns_16s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln112_fu_647_p0,
        din1 => mul_ln112_fu_647_p1,
        dout => mul_ln112_fu_647_p2);

    mul_10ns_16s_26_1_1_U2 : component eclair_mul_10ns_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln113_fu_656_p0,
        din1 => mul_ln113_fu_656_p1,
        dout => mul_ln113_fu_656_p2);

    sparsemux_9_2_16_1_1_U3 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        CASE3 => "11",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_q0,
        din1 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_q0,
        din2 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_q0,
        din3 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_q0,
        def => tmp_s_fu_741_p9,
        sel => trunc_ln108_reg_1739,
        dout => tmp_s_fu_741_p11);

    sparsemux_9_2_16_1_1_U4 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        CASE3 => "11",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_q0,
        din1 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_q0,
        din2 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_q0,
        din3 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_q0,
        def => tmp_47_fu_764_p9,
        sel => trunc_ln108_reg_1739,
        dout => tmp_47_fu_764_p11);

    sparsemux_9_2_16_1_1_U5 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_q0,
        din1 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_q0,
        din2 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_q0,
        din3 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_q0,
        def => tmp_48_fu_829_p9,
        sel => trunc_ln108_reg_1739,
        dout => tmp_48_fu_829_p11);

    sparsemux_9_2_16_1_1_U6 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_q0,
        din1 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_q0,
        din2 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_q0,
        din3 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_q0,
        def => tmp_49_fu_852_p9,
        sel => trunc_ln108_reg_1739,
        dout => tmp_49_fu_852_p11);

    mul_10ns_16s_26_1_1_U7 : component eclair_mul_10ns_16s_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 16,
        dout_WIDTH => 26)
    port map (
        din0 => mul_ln114_fu_911_p0,
        din1 => mul_ln114_fu_911_p1,
        dout => mul_ln114_fu_911_p2);

    sparsemux_9_2_16_1_1_U8 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_q0,
        din1 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_q0,
        din2 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_q0,
        din3 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_q0,
        def => tmp_50_fu_916_p9,
        sel => trunc_ln108_reg_1739,
        dout => tmp_50_fu_916_p11);

    sparsemux_9_2_16_1_1_U9 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_q0,
        din1 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_q0,
        din2 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_q0,
        din3 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_q0,
        def => tmp_51_fu_939_p9,
        sel => trunc_ln108_reg_1739,
        dout => tmp_51_fu_939_p11);

    mul_8ns_16s_24_1_1_U10 : component eclair_mul_8ns_16s_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 16,
        dout_WIDTH => 24)
    port map (
        din0 => mul_ln115_fu_1000_p0,
        din1 => mul_ln115_fu_1000_p1,
        dout => mul_ln115_fu_1000_p2);

    sparsemux_9_2_16_1_1_U11 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_q0,
        din1 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_q0,
        din2 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_q0,
        din3 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_q0,
        def => tmp_52_fu_1005_p9,
        sel => trunc_ln108_reg_1739,
        dout => tmp_52_fu_1005_p11);

    sparsemux_9_2_16_1_1_U12 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_q0,
        din1 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_q0,
        din2 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_q0,
        din3 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_q0,
        def => tmp_53_fu_1028_p9,
        sel => trunc_ln108_reg_1739,
        dout => tmp_53_fu_1028_p11);

    flow_control_loop_pipe_sequential_init_U : component eclair_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_fu_124 <= ap_const_lv2_0;
            elsif (((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                i_fu_124 <= add_ln104_fu_736_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                LUT_B2_load_reg_1884 <= LUT_B2_q0;
                LUT_B3_load_reg_1937 <= LUT_B3_q0;
                mul_ln112_reg_1776 <= mul_ln112_fu_647_p2;
                mul_ln113_reg_1830 <= mul_ln113_fu_656_p2;
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4_reg_1889 <= zext_ln114_fu_699_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5_reg_1836 <= zext_ln113_fu_674_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6_reg_1782 <= zext_ln108_fu_632_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_reg_1942 <= zext_ln115_fu_724_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4_reg_1895 <= zext_ln114_fu_699_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5_reg_1842 <= zext_ln113_fu_674_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6_reg_1788 <= zext_ln108_fu_632_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_reg_1948 <= zext_ln115_fu_724_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4_reg_1901 <= zext_ln114_fu_699_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5_reg_1848 <= zext_ln113_fu_674_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6_reg_1794 <= zext_ln108_fu_632_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_reg_1954 <= zext_ln115_fu_724_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4_reg_1907 <= zext_ln114_fu_699_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5_reg_1854 <= zext_ln113_fu_674_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6_reg_1800 <= zext_ln108_fu_632_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_reg_1960 <= zext_ln115_fu_724_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4_reg_1913 <= zext_ln114_fu_699_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5_reg_1860 <= zext_ln113_fu_674_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6_reg_1806 <= zext_ln108_fu_632_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_reg_1966 <= zext_ln115_fu_724_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4_reg_1919 <= zext_ln114_fu_699_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5_reg_1866 <= zext_ln113_fu_674_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6_reg_1812 <= zext_ln108_fu_632_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_reg_1972 <= zext_ln115_fu_724_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4_reg_1925 <= zext_ln114_fu_699_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5_reg_1872 <= zext_ln113_fu_674_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6_reg_1818 <= zext_ln108_fu_632_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_reg_1978 <= zext_ln115_fu_724_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4_reg_1931 <= zext_ln114_fu_699_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5_reg_1878 <= zext_ln113_fu_674_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6_reg_1824 <= zext_ln108_fu_632_p1(1 - 1 downto 0);
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_reg_1984 <= zext_ln115_fu_724_p1(1 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln112_1_reg_2046 <= and_ln112_1_fu_1215_p2;
                and_ln112_2_reg_2050 <= and_ln112_2_fu_1233_p2;
                and_ln113_1_reg_2058 <= and_ln113_1_fu_1365_p2;
                and_ln113_2_reg_2062 <= and_ln113_2_fu_1383_p2;
                and_ln114_1_reg_2070 <= and_ln114_1_fu_1515_p2;
                and_ln114_2_reg_2074 <= and_ln114_2_fu_1533_p2;
                and_ln115_1_reg_2082 <= and_ln115_1_fu_1665_p2;
                and_ln115_2_reg_2086 <= and_ln115_2_fu_1683_p2;
                delta_2_cast2_cast_reg_1702 <= delta_2_cast2_cast_fu_568_p1;
                delta_2_cast_cast_reg_1708 <= delta_2_cast_cast_fu_572_p1;
                i_1_reg_1714 <= ap_sig_allocacmp_i_1;
                icmp_ln104_reg_1720 <= icmp_ln104_fu_584_p2;
                icmp_ln108_reg_1724 <= icmp_ln108_fu_590_p2;
                k_reg_1732 <= k_fu_596_p3;
                or_ln112_2_reg_2054 <= or_ln112_2_fu_1239_p2;
                or_ln113_2_reg_2066 <= or_ln113_2_fu_1389_p2;
                or_ln114_2_reg_2078 <= or_ln114_2_fu_1539_p2;
                or_ln115_2_reg_2090 <= or_ln115_2_fu_1689_p2;
                tmp_reg_1751 <= k_fu_596_p3(2 downto 2);
                trunc_ln108_reg_1739 <= trunc_ln108_fu_604_p1;
                trunc_ln108_reg_1739_pp0_iter1_reg <= trunc_ln108_reg_1739;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                icmp_ln112_1_reg_2003 <= icmp_ln112_1_fu_824_p2;
                sub_ln112_reg_1990 <= sub_ln112_fu_812_p2;
                sub_ln113_reg_2007 <= sub_ln113_fu_897_p2;
                sub_ln114_reg_2020 <= sub_ln114_fu_985_p2;
                sub_ln115_reg_2033 <= sub_ln115_fu_1078_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    LUT_B0_address0 <= zext_ln112_1_fu_624_p1(8 - 1 downto 0);

    LUT_B0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            LUT_B0_ce0_local <= ap_const_logic_1;
        else 
            LUT_B0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    LUT_B1_address0 <= zext_ln112_1_fu_624_p1(8 - 1 downto 0);

    LUT_B1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            LUT_B1_ce0_local <= ap_const_logic_1;
        else 
            LUT_B1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    LUT_B2_address0 <= zext_ln112_1_fu_624_p1(8 - 1 downto 0);

    LUT_B2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            LUT_B2_ce0_local <= ap_const_logic_1;
        else 
            LUT_B2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    LUT_B3_address0 <= zext_ln112_1_fu_624_p1(8 - 1 downto 0);

    LUT_B3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            LUT_B3_ce0_local <= ap_const_logic_1;
        else 
            LUT_B3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln104_fu_736_p2 <= std_logic_vector(unsigned(i_1_reg_1714) + unsigned(ap_const_lv2_1));
    add_ln112_fu_1157_p2 <= std_logic_vector(unsigned(trunc_ln4_fu_1102_p4) + unsigned(zext_ln112_fu_1153_p1));
    add_ln113_1_fu_1307_p2 <= std_logic_vector(unsigned(trunc_ln5_fu_1252_p4) + unsigned(zext_ln113_1_fu_1303_p1));
    add_ln113_fu_661_p2 <= std_logic_vector(unsigned(k_reg_1732) + unsigned(ap_const_lv3_1));
    add_ln114_1_fu_1457_p2 <= std_logic_vector(unsigned(trunc_ln6_fu_1402_p4) + unsigned(zext_ln114_1_fu_1453_p1));
    add_ln114_fu_686_p2 <= std_logic_vector(unsigned(k_reg_1732) + unsigned(ap_const_lv3_2));
    add_ln115_1_fu_1607_p2 <= std_logic_vector(unsigned(trunc_ln7_fu_1552_p4) + unsigned(zext_ln115_1_fu_1603_p1));
    add_ln115_fu_711_p2 <= std_logic_vector(unsigned(k_reg_1732) + unsigned(ap_const_lv3_3));
    and_ln112_1_fu_1215_p2 <= (xor_ln112_1_fu_1191_p2 and or_ln112_1_fu_1209_p2);
    and_ln112_2_fu_1233_p2 <= (xor_ln112_4_fu_1227_p2 and tmp_61_fu_1095_p3);
    and_ln112_fu_1147_p2 <= (tmp_62_fu_1111_p3 and or_ln112_fu_1141_p2);
    and_ln113_1_fu_1365_p2 <= (xor_ln113_1_fu_1341_p2 and or_ln113_1_fu_1359_p2);
    and_ln113_2_fu_1383_p2 <= (xor_ln113_4_fu_1377_p2 and tmp_67_fu_1245_p3);
    and_ln113_fu_1297_p2 <= (tmp_68_fu_1261_p3 and or_ln113_fu_1291_p2);
    and_ln114_1_fu_1515_p2 <= (xor_ln114_1_fu_1491_p2 and or_ln114_1_fu_1509_p2);
    and_ln114_2_fu_1533_p2 <= (xor_ln114_4_fu_1527_p2 and tmp_73_fu_1395_p3);
    and_ln114_fu_1447_p2 <= (tmp_74_fu_1411_p3 and or_ln114_fu_1441_p2);
    and_ln115_1_fu_1665_p2 <= (xor_ln115_1_fu_1641_p2 and or_ln115_1_fu_1659_p2);
    and_ln115_2_fu_1683_p2 <= (xor_ln115_4_fu_1677_p2 and tmp_79_fu_1545_p3);
    and_ln115_fu_1597_p2 <= (tmp_80_fu_1561_p3 and or_ln115_fu_1591_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1904_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln104_reg_1720, icmp_ln108_reg_1724, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_1904 <= ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln108_reg_1724 = ap_const_lv1_0));
    end process;


    ap_condition_1907_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln104_reg_1720, icmp_ln108_reg_1724, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_1907 <= ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln108_reg_1724 = ap_const_lv1_1));
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, icmp_ln104_reg_1720)
    begin
        if (((icmp_ln104_reg_1720 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_124, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv2_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_124;
        end if; 
    end process;

        delta_2_cast2_cast_fu_568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(delta_2_cast2),26));

        delta_2_cast_cast_fu_572_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(delta_2_cast),24));

    icmp_ln104_fu_584_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv2_2) else "0";
    icmp_ln108_fu_590_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv2_1) else "0";
    icmp_ln112_1_fu_824_p2 <= "1" when (i_1_reg_1714 = ap_const_lv2_0) else "0";
    icmp_ln112_3_fu_1121_p2 <= "0" when (trunc_ln112_fu_1118_p1 = ap_const_lv9_0) else "1";
    icmp_ln112_fu_818_p2 <= "1" when (shl_ln_fu_794_p3 = sext_ln112_1_fu_806_p1) else "0";
    icmp_ln113_1_fu_1271_p2 <= "0" when (trunc_ln113_fu_1268_p1 = ap_const_lv9_0) else "1";
    icmp_ln113_fu_903_p2 <= "1" when (shl_ln1_fu_882_p3 = mul_ln113_reg_1830) else "0";
    icmp_ln114_1_fu_1421_p2 <= "0" when (trunc_ln114_fu_1418_p1 = ap_const_lv9_0) else "1";
    icmp_ln114_fu_991_p2 <= "1" when (shl_ln2_fu_969_p3 = mul_ln114_fu_911_p2) else "0";
    icmp_ln115_1_fu_1571_p2 <= "0" when (trunc_ln115_fu_1568_p1 = ap_const_lv9_0) else "1";
    icmp_ln115_fu_1084_p2 <= "1" when (shl_ln3_fu_1058_p3 = sext_ln115_1_fu_1070_p1) else "0";
    k_fu_596_p3 <= 
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load when (icmp_ln108_fu_590_p2(0) = '1') else 
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load;
    mul_ln112_fu_647_p0 <= mul_ln112_fu_647_p00(8 - 1 downto 0);
    mul_ln112_fu_647_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LUT_B0_q0),24));
    mul_ln112_fu_647_p1 <= delta_2_cast_cast_reg_1708(16 - 1 downto 0);
    mul_ln113_fu_656_p0 <= mul_ln113_fu_656_p00(10 - 1 downto 0);
    mul_ln113_fu_656_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LUT_B1_q0),26));
    mul_ln113_fu_656_p1 <= delta_2_cast2_cast_reg_1702(16 - 1 downto 0);
    mul_ln114_fu_911_p0 <= mul_ln114_fu_911_p00(10 - 1 downto 0);
    mul_ln114_fu_911_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LUT_B2_load_reg_1884),26));
    mul_ln114_fu_911_p1 <= delta_2_cast2_cast_reg_1702(16 - 1 downto 0);
    mul_ln115_fu_1000_p0 <= mul_ln115_fu_1000_p00(8 - 1 downto 0);
    mul_ln115_fu_1000_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LUT_B3_load_reg_1937),24));
    mul_ln115_fu_1000_p1 <= delta_2_cast_cast_reg_1708(16 - 1 downto 0);
    or_ln112_1_fu_1209_p2 <= (xor_ln112_3_fu_1203_p2 or tmp_65_fu_1171_p3);
    or_ln112_2_fu_1239_p2 <= (and_ln112_2_fu_1233_p2 or and_ln112_1_fu_1215_p2);
    or_ln112_3_fu_1185_p2 <= (xor_ln112_fu_1179_p2 or tmp_65_fu_1171_p3);
    or_ln112_4_fu_1221_p2 <= (tmp_65_fu_1171_p3 or tmp_63_fu_1127_p3);
    or_ln112_fu_1141_p2 <= (tmp_64_fu_1134_p3 or icmp_ln112_3_fu_1121_p2);
    or_ln113_1_fu_1359_p2 <= (xor_ln113_3_fu_1353_p2 or tmp_71_fu_1321_p3);
    or_ln113_2_fu_1389_p2 <= (and_ln113_2_fu_1383_p2 or and_ln113_1_fu_1365_p2);
    or_ln113_3_fu_1335_p2 <= (xor_ln113_fu_1329_p2 or tmp_71_fu_1321_p3);
    or_ln113_4_fu_1371_p2 <= (tmp_71_fu_1321_p3 or tmp_69_fu_1277_p3);
    or_ln113_fu_1291_p2 <= (tmp_70_fu_1284_p3 or icmp_ln113_1_fu_1271_p2);
    or_ln114_1_fu_1509_p2 <= (xor_ln114_3_fu_1503_p2 or tmp_77_fu_1471_p3);
    or_ln114_2_fu_1539_p2 <= (and_ln114_2_fu_1533_p2 or and_ln114_1_fu_1515_p2);
    or_ln114_3_fu_1485_p2 <= (xor_ln114_fu_1479_p2 or tmp_77_fu_1471_p3);
    or_ln114_4_fu_1521_p2 <= (tmp_77_fu_1471_p3 or tmp_75_fu_1427_p3);
    or_ln114_fu_1441_p2 <= (tmp_76_fu_1434_p3 or icmp_ln114_1_fu_1421_p2);
    or_ln115_1_fu_1659_p2 <= (xor_ln115_3_fu_1653_p2 or tmp_83_fu_1621_p3);
    or_ln115_2_fu_1689_p2 <= (and_ln115_2_fu_1683_p2 or and_ln115_1_fu_1665_p2);
    or_ln115_3_fu_1635_p2 <= (xor_ln115_fu_1629_p2 or tmp_83_fu_1621_p3);
    or_ln115_4_fu_1671_p2 <= (tmp_83_fu_1621_p3 or tmp_81_fu_1577_p3);
    or_ln115_fu_1591_p2 <= (tmp_82_fu_1584_p3 or icmp_ln115_1_fu_1571_p2);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local_assign_proc : process(trunc_ln108_reg_1739, zext_ln108_fu_632_p1, zext_ln113_fu_674_p1, zext_ln114_fu_699_p1, zext_ln115_fu_724_p1, ap_condition_1904)
    begin
        if ((ap_const_boolean_1 = ap_condition_1904)) then
            if ((trunc_ln108_reg_1739 = ap_const_lv2_1)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local <= zext_ln115_fu_724_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_2)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local <= zext_ln114_fu_699_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_3)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local <= zext_ln113_fu_674_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_0)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local <= zext_ln108_fu_632_p1(1 - 1 downto 0);
            else 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local <= "X";
            end if;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6_reg_1782, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5_reg_1836, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4_reg_1889, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_reg_1942, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, ap_block_pp0_stage0, ap_block_pp0_stage1, icmp_ln112_fu_818_p2, ap_block_pp0_stage2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_reg_1942;
        elsif ((((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4_reg_1889;
        elsif ((((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5_reg_1836;
        elsif ((((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6_reg_1782;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln104_reg_1720, icmp_ln108_reg_1724, trunc_ln108_reg_1739, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_1) and (icmp_ln108_reg_1724 = ap_const_lv1_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_2) and (icmp_ln108_reg_1724 = ap_const_lv1_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_3) and (icmp_ln108_reg_1724 = ap_const_lv1_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) 
    and (trunc_ln108_reg_1739 = ap_const_lv2_0) and (icmp_ln108_reg_1724 = ap_const_lv1_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, ap_block_pp0_stage0_11001, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, icmp_ln112_fu_818_p2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg 
    = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and 
    (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, ap_block_pp0_stage0, ap_block_pp0_stage1, icmp_ln112_fu_818_p2, ap_block_pp0_stage2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2, add_ln112_fu_1157_p2, add_ln113_1_fu_1307_p2, add_ln114_1_fu_1457_p2, add_ln115_1_fu_1607_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) 
    and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local <= ap_const_lv16_7FFF;
        elsif ((((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local <= ap_const_lv16_8000;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local <= add_ln115_1_fu_1607_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local <= add_ln114_1_fu_1457_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local <= add_ln113_1_fu_1307_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local <= add_ln112_fu_1157_p2;
        elsif ((((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 
    = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local <= ap_const_lv16_0;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_we1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_we1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, ap_block_pp0_stage0_11001, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, icmp_ln112_fu_818_p2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg 
    = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and 
    (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_we1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local_assign_proc : process(trunc_ln108_reg_1739, zext_ln108_fu_632_p1, zext_ln113_fu_674_p1, zext_ln114_fu_699_p1, zext_ln115_fu_724_p1, ap_condition_1904)
    begin
        if ((ap_const_boolean_1 = ap_condition_1904)) then
            if ((trunc_ln108_reg_1739 = ap_const_lv2_2)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local <= zext_ln115_fu_724_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_3)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local <= zext_ln114_fu_699_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_0)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local <= zext_ln113_fu_674_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_1)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local <= zext_ln108_fu_632_p1(1 - 1 downto 0);
            else 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local <= "X";
            end if;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6_reg_1788, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5_reg_1842, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4_reg_1895, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_reg_1948, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, ap_block_pp0_stage0, ap_block_pp0_stage1, icmp_ln112_fu_818_p2, ap_block_pp0_stage2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_reg_1948;
        elsif ((((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4_reg_1895;
        elsif ((((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5_reg_1842;
        elsif ((((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6_reg_1788;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln104_reg_1720, icmp_ln108_reg_1724, trunc_ln108_reg_1739, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_1) and (icmp_ln108_reg_1724 = ap_const_lv1_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_2) and (icmp_ln108_reg_1724 = ap_const_lv1_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_3) and (icmp_ln108_reg_1724 = ap_const_lv1_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) 
    and (trunc_ln108_reg_1739 = ap_const_lv2_0) and (icmp_ln108_reg_1724 = ap_const_lv1_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, ap_block_pp0_stage0_11001, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, icmp_ln112_fu_818_p2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg 
    = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and 
    (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, ap_block_pp0_stage0, ap_block_pp0_stage1, icmp_ln112_fu_818_p2, ap_block_pp0_stage2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2, add_ln112_fu_1157_p2, add_ln113_1_fu_1307_p2, add_ln114_1_fu_1457_p2, add_ln115_1_fu_1607_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) 
    and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local <= ap_const_lv16_7FFF;
        elsif ((((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local <= ap_const_lv16_8000;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local <= add_ln115_1_fu_1607_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local <= add_ln114_1_fu_1457_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local <= add_ln113_1_fu_1307_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local <= add_ln112_fu_1157_p2;
        elsif ((((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 
    = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local <= ap_const_lv16_0;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_we1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_we1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, ap_block_pp0_stage0_11001, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, icmp_ln112_fu_818_p2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg 
    = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and 
    (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_we1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local_assign_proc : process(trunc_ln108_reg_1739, zext_ln108_fu_632_p1, zext_ln113_fu_674_p1, zext_ln114_fu_699_p1, zext_ln115_fu_724_p1, ap_condition_1904)
    begin
        if ((ap_const_boolean_1 = ap_condition_1904)) then
            if ((trunc_ln108_reg_1739 = ap_const_lv2_3)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local <= zext_ln115_fu_724_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_0)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local <= zext_ln114_fu_699_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_1)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local <= zext_ln113_fu_674_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_2)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local <= zext_ln108_fu_632_p1(1 - 1 downto 0);
            else 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local <= "X";
            end if;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6_reg_1794, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5_reg_1848, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4_reg_1901, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_reg_1954, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, ap_block_pp0_stage0, ap_block_pp0_stage1, icmp_ln112_fu_818_p2, ap_block_pp0_stage2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_reg_1954;
        elsif ((((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4_reg_1901;
        elsif ((((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5_reg_1848;
        elsif ((((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6_reg_1794;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln104_reg_1720, icmp_ln108_reg_1724, trunc_ln108_reg_1739, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_1) and (icmp_ln108_reg_1724 = ap_const_lv1_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_2) and (icmp_ln108_reg_1724 = ap_const_lv1_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_3) and (icmp_ln108_reg_1724 = ap_const_lv1_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) 
    and (trunc_ln108_reg_1739 = ap_const_lv2_0) and (icmp_ln108_reg_1724 = ap_const_lv1_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, ap_block_pp0_stage0_11001, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, icmp_ln112_fu_818_p2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg 
    = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and 
    (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, ap_block_pp0_stage0, ap_block_pp0_stage1, icmp_ln112_fu_818_p2, ap_block_pp0_stage2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2, add_ln112_fu_1157_p2, add_ln113_1_fu_1307_p2, add_ln114_1_fu_1457_p2, add_ln115_1_fu_1607_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) 
    and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local <= ap_const_lv16_7FFF;
        elsif ((((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local <= ap_const_lv16_8000;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local <= add_ln115_1_fu_1607_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local <= add_ln114_1_fu_1457_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local <= add_ln113_1_fu_1307_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local <= add_ln112_fu_1157_p2;
        elsif ((((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 
    = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local <= ap_const_lv16_0;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_we1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_we1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, ap_block_pp0_stage0_11001, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, icmp_ln112_fu_818_p2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg 
    = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and 
    (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_we1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local_assign_proc : process(trunc_ln108_reg_1739, zext_ln108_fu_632_p1, zext_ln113_fu_674_p1, zext_ln114_fu_699_p1, zext_ln115_fu_724_p1, ap_condition_1904)
    begin
        if ((ap_const_boolean_1 = ap_condition_1904)) then
            if ((trunc_ln108_reg_1739 = ap_const_lv2_0)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local <= zext_ln115_fu_724_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_1)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local <= zext_ln114_fu_699_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_2)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local <= zext_ln113_fu_674_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_3)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local <= zext_ln108_fu_632_p1(1 - 1 downto 0);
            else 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local <= "X";
            end if;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6_reg_1800, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5_reg_1854, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4_reg_1907, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_reg_1960, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, ap_block_pp0_stage0, ap_block_pp0_stage1, icmp_ln112_fu_818_p2, ap_block_pp0_stage2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_reg_1960;
        elsif ((((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4_reg_1907;
        elsif ((((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5_reg_1854;
        elsif ((((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6_reg_1800;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln104_reg_1720, icmp_ln108_reg_1724, trunc_ln108_reg_1739, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_1) and (icmp_ln108_reg_1724 = ap_const_lv1_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_2) and (icmp_ln108_reg_1724 = ap_const_lv1_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_3) and (icmp_ln108_reg_1724 = ap_const_lv1_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) 
    and (trunc_ln108_reg_1739 = ap_const_lv2_0) and (icmp_ln108_reg_1724 = ap_const_lv1_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, ap_block_pp0_stage0_11001, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, icmp_ln112_fu_818_p2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg 
    = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and 
    (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, ap_block_pp0_stage0, ap_block_pp0_stage1, icmp_ln112_fu_818_p2, ap_block_pp0_stage2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2, add_ln112_fu_1157_p2, add_ln113_1_fu_1307_p2, add_ln114_1_fu_1457_p2, add_ln115_1_fu_1607_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) 
    and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local <= ap_const_lv16_7FFF;
        elsif ((((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local <= ap_const_lv16_8000;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local <= add_ln115_1_fu_1607_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local <= add_ln114_1_fu_1457_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local <= add_ln113_1_fu_1307_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local <= add_ln112_fu_1157_p2;
        elsif ((((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 
    = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local <= ap_const_lv16_0;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_we1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_we1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, ap_block_pp0_stage0_11001, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, icmp_ln112_fu_818_p2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg 
    = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and 
    (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_we1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local_assign_proc : process(trunc_ln108_reg_1739, zext_ln108_fu_632_p1, zext_ln113_fu_674_p1, zext_ln114_fu_699_p1, zext_ln115_fu_724_p1, ap_condition_1907)
    begin
        if ((ap_const_boolean_1 = ap_condition_1907)) then
            if ((trunc_ln108_reg_1739 = ap_const_lv2_1)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local <= zext_ln115_fu_724_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_2)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local <= zext_ln114_fu_699_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_3)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local <= zext_ln113_fu_674_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_0)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local <= zext_ln108_fu_632_p1(1 - 1 downto 0);
            else 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local <= "X";
            end if;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6_reg_1806, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5_reg_1860, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4_reg_1913, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_reg_1966, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, ap_block_pp0_stage0, ap_block_pp0_stage1, icmp_ln112_fu_818_p2, ap_block_pp0_stage2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_reg_1966;
        elsif ((((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4_reg_1913;
        elsif ((((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5_reg_1860;
        elsif ((((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6_reg_1806;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln104_reg_1720, icmp_ln108_reg_1724, trunc_ln108_reg_1739, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_1) and (icmp_ln108_reg_1724 = ap_const_lv1_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_2) and (icmp_ln108_reg_1724 = ap_const_lv1_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_3) and (icmp_ln108_reg_1724 = ap_const_lv1_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) 
    and (trunc_ln108_reg_1739 = ap_const_lv2_0) and (icmp_ln108_reg_1724 = ap_const_lv1_1)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, ap_block_pp0_stage0_11001, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, icmp_ln112_fu_818_p2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg 
    = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and 
    (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, ap_block_pp0_stage0, ap_block_pp0_stage1, icmp_ln112_fu_818_p2, ap_block_pp0_stage2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2, add_ln112_fu_1157_p2, add_ln113_1_fu_1307_p2, add_ln114_1_fu_1457_p2, add_ln115_1_fu_1607_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) 
    and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local <= ap_const_lv16_7FFF;
        elsif ((((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local <= ap_const_lv16_8000;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local <= add_ln115_1_fu_1607_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local <= add_ln114_1_fu_1457_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local <= add_ln113_1_fu_1307_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local <= add_ln112_fu_1157_p2;
        elsif ((((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 
    = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local <= ap_const_lv16_0;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_we1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_we1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, ap_block_pp0_stage0_11001, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, icmp_ln112_fu_818_p2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg 
    = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and 
    (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_we1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local_assign_proc : process(trunc_ln108_reg_1739, zext_ln108_fu_632_p1, zext_ln113_fu_674_p1, zext_ln114_fu_699_p1, zext_ln115_fu_724_p1, ap_condition_1907)
    begin
        if ((ap_const_boolean_1 = ap_condition_1907)) then
            if ((trunc_ln108_reg_1739 = ap_const_lv2_2)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local <= zext_ln115_fu_724_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_3)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local <= zext_ln114_fu_699_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_0)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local <= zext_ln113_fu_674_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_1)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local <= zext_ln108_fu_632_p1(1 - 1 downto 0);
            else 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local <= "X";
            end if;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6_reg_1812, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5_reg_1866, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4_reg_1919, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_reg_1972, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, ap_block_pp0_stage0, ap_block_pp0_stage1, icmp_ln112_fu_818_p2, ap_block_pp0_stage2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_reg_1972;
        elsif ((((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4_reg_1919;
        elsif ((((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5_reg_1866;
        elsif ((((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6_reg_1812;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln104_reg_1720, icmp_ln108_reg_1724, trunc_ln108_reg_1739, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_1) and (icmp_ln108_reg_1724 = ap_const_lv1_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_2) and (icmp_ln108_reg_1724 = ap_const_lv1_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_3) and (icmp_ln108_reg_1724 = ap_const_lv1_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) 
    and (trunc_ln108_reg_1739 = ap_const_lv2_0) and (icmp_ln108_reg_1724 = ap_const_lv1_1)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, ap_block_pp0_stage0_11001, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, icmp_ln112_fu_818_p2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg 
    = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and 
    (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, ap_block_pp0_stage0, ap_block_pp0_stage1, icmp_ln112_fu_818_p2, ap_block_pp0_stage2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2, add_ln112_fu_1157_p2, add_ln113_1_fu_1307_p2, add_ln114_1_fu_1457_p2, add_ln115_1_fu_1607_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) 
    and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local <= ap_const_lv16_7FFF;
        elsif ((((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local <= ap_const_lv16_8000;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local <= add_ln115_1_fu_1607_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local <= add_ln114_1_fu_1457_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local <= add_ln113_1_fu_1307_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local <= add_ln112_fu_1157_p2;
        elsif ((((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 
    = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local <= ap_const_lv16_0;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_we1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_we1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, ap_block_pp0_stage0_11001, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, icmp_ln112_fu_818_p2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg 
    = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and 
    (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_we1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local_assign_proc : process(trunc_ln108_reg_1739, zext_ln108_fu_632_p1, zext_ln113_fu_674_p1, zext_ln114_fu_699_p1, zext_ln115_fu_724_p1, ap_condition_1907)
    begin
        if ((ap_const_boolean_1 = ap_condition_1907)) then
            if ((trunc_ln108_reg_1739 = ap_const_lv2_3)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local <= zext_ln115_fu_724_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_0)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local <= zext_ln114_fu_699_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_1)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local <= zext_ln113_fu_674_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_2)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local <= zext_ln108_fu_632_p1(1 - 1 downto 0);
            else 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local <= "X";
            end if;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6_reg_1818, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5_reg_1872, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4_reg_1925, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_reg_1978, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, ap_block_pp0_stage0, ap_block_pp0_stage1, icmp_ln112_fu_818_p2, ap_block_pp0_stage2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_reg_1978;
        elsif ((((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4_reg_1925;
        elsif ((((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5_reg_1872;
        elsif ((((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6_reg_1818;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln104_reg_1720, icmp_ln108_reg_1724, trunc_ln108_reg_1739, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_1) and (icmp_ln108_reg_1724 = ap_const_lv1_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_2) and (icmp_ln108_reg_1724 = ap_const_lv1_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_3) and (icmp_ln108_reg_1724 = ap_const_lv1_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) 
    and (trunc_ln108_reg_1739 = ap_const_lv2_0) and (icmp_ln108_reg_1724 = ap_const_lv1_1)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, ap_block_pp0_stage0_11001, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, icmp_ln112_fu_818_p2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg 
    = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and 
    (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, ap_block_pp0_stage0, ap_block_pp0_stage1, icmp_ln112_fu_818_p2, ap_block_pp0_stage2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2, add_ln112_fu_1157_p2, add_ln113_1_fu_1307_p2, add_ln114_1_fu_1457_p2, add_ln115_1_fu_1607_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) 
    and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local <= ap_const_lv16_7FFF;
        elsif ((((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local <= ap_const_lv16_8000;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local <= add_ln115_1_fu_1607_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local <= add_ln114_1_fu_1457_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local <= add_ln113_1_fu_1307_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local <= add_ln112_fu_1157_p2;
        elsif ((((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 
    = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local <= ap_const_lv16_0;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_we1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_we1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, ap_block_pp0_stage0_11001, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, icmp_ln112_fu_818_p2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg 
    = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and 
    (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_we1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local_assign_proc : process(trunc_ln108_reg_1739, zext_ln108_fu_632_p1, zext_ln113_fu_674_p1, zext_ln114_fu_699_p1, zext_ln115_fu_724_p1, ap_condition_1907)
    begin
        if ((ap_const_boolean_1 = ap_condition_1907)) then
            if ((trunc_ln108_reg_1739 = ap_const_lv2_0)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local <= zext_ln115_fu_724_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_1)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local <= zext_ln114_fu_699_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_2)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local <= zext_ln113_fu_674_p1(1 - 1 downto 0);
            elsif ((trunc_ln108_reg_1739 = ap_const_lv2_3)) then 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local <= zext_ln108_fu_632_p1(1 - 1 downto 0);
            else 
                p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local <= "X";
            end if;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6_reg_1824, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5_reg_1878, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4_reg_1931, p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_reg_1984, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, ap_block_pp0_stage0, ap_block_pp0_stage1, icmp_ln112_fu_818_p2, ap_block_pp0_stage2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_reg_1984;
        elsif ((((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4_reg_1931;
        elsif ((((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5_reg_1878;
        elsif ((((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1_local <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6_reg_1824;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln104_reg_1720, icmp_ln108_reg_1724, trunc_ln108_reg_1739, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_1) and (icmp_ln108_reg_1724 = ap_const_lv1_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_2) and (icmp_ln108_reg_1724 = ap_const_lv1_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739 = ap_const_lv2_3) and (icmp_ln108_reg_1724 = ap_const_lv1_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) 
    and (trunc_ln108_reg_1739 = ap_const_lv2_0) and (icmp_ln108_reg_1724 = ap_const_lv1_1)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, ap_block_pp0_stage0_11001, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, icmp_ln112_fu_818_p2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg 
    = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and 
    (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, ap_block_pp0_stage0, ap_block_pp0_stage1, icmp_ln112_fu_818_p2, ap_block_pp0_stage2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2, add_ln112_fu_1157_p2, add_ln113_1_fu_1307_p2, add_ln114_1_fu_1457_p2, add_ln115_1_fu_1607_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) 
    and (ap_const_boolean_0 = ap_block_pp0_stage1) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local <= ap_const_lv16_7FFF;
        elsif ((((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and 
    (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local <= ap_const_lv16_8000;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local <= add_ln115_1_fu_1607_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local <= add_ln114_1_fu_1457_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local <= add_ln113_1_fu_1307_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local <= add_ln112_fu_1157_p2;
        elsif ((((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 
    = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_3)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local <= ap_const_lv16_0;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_we1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_we1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, icmp_ln104_reg_1720, ap_block_pp0_stage0_11001, trunc_ln108_reg_1739, trunc_ln108_reg_1739_pp0_iter1_reg, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, icmp_ln112_1_fu_824_p2, icmp_ln112_1_reg_2003, and_ln112_1_reg_2046, and_ln112_2_reg_2050, or_ln112_2_reg_2054, and_ln113_1_reg_2058, and_ln113_2_reg_2062, or_ln113_2_reg_2066, and_ln114_1_reg_2070, and_ln114_2_reg_2074, or_ln114_2_reg_2078, and_ln115_1_reg_2082, and_ln115_2_reg_2086, or_ln115_2_reg_2090, icmp_ln112_fu_818_p2, icmp_ln113_fu_903_p2, icmp_ln114_fu_991_p2, icmp_ln115_fu_1084_p2)
    begin
        if ((((ap_const_lv1_1 = and_ln115_1_reg_2082) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln115_2_reg_2086) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln115_1_reg_2082) and (or_ln115_2_reg_2090 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_0)) or ((ap_const_lv1_1 = and_ln114_1_reg_2070) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg 
    = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln114_2_reg_2074) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln114_1_reg_2070) and (or_ln114_2_reg_2078 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_1)) or ((ap_const_lv1_1 = and_ln113_1_reg_2058) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln113_2_reg_2062) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln113_1_reg_2058) and (or_ln113_2_reg_2066 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_2)) or ((ap_const_lv1_1 = and_ln112_1_reg_2046) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((ap_const_lv1_1 = and_ln112_2_reg_2050) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln112_1_reg_2046) and (or_ln112_2_reg_2054 = ap_const_lv1_1) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (trunc_ln108_reg_1739_pp0_iter1_reg = ap_const_lv2_3)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln115_fu_1084_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_0)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln114_fu_991_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln113_fu_903_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((icmp_ln104_reg_1720 = ap_const_lv1_0) and (icmp_ln112_fu_818_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln112_1_fu_824_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and 
    (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln112_1_reg_2003 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln108_reg_1739 = ap_const_lv2_0)))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_we1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln112_fu_787_p3 <= 
        tmp_47_fu_764_p11 when (icmp_ln108_reg_1724(0) = '1') else 
        tmp_s_fu_741_p11;
    select_ln113_fu_875_p3 <= 
        tmp_49_fu_852_p11 when (icmp_ln108_reg_1724(0) = '1') else 
        tmp_48_fu_829_p11;
    select_ln114_fu_962_p3 <= 
        tmp_51_fu_939_p11 when (icmp_ln108_reg_1724(0) = '1') else 
        tmp_50_fu_916_p11;
    select_ln115_fu_1051_p3 <= 
        tmp_53_fu_1028_p11 when (icmp_ln108_reg_1724(0) = '1') else 
        tmp_52_fu_1005_p11;
        sext_ln112_1_fu_806_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln112_reg_1776),26));

        sext_ln112_2_fu_809_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln112_reg_1776),27));

        sext_ln112_fu_802_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_794_p3),27));

        sext_ln113_1_fu_894_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln113_reg_1830),27));

        sext_ln113_fu_890_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_882_p3),27));

        sext_ln114_1_fu_981_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln114_fu_911_p2),27));

        sext_ln114_fu_977_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln2_fu_969_p3),27));

        sext_ln115_1_fu_1070_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln115_fu_1000_p2),26));

        sext_ln115_2_fu_1074_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln115_fu_1000_p2),27));

        sext_ln115_fu_1066_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln3_fu_1058_p3),27));

    shl_ln1_fu_882_p3 <= (select_ln113_fu_875_p3 & ap_const_lv10_0);
    shl_ln2_fu_969_p3 <= (select_ln114_fu_962_p3 & ap_const_lv10_0);
    shl_ln3_fu_1058_p3 <= (select_ln115_fu_1051_p3 & ap_const_lv10_0);
    shl_ln_fu_794_p3 <= (select_ln112_fu_787_p3 & ap_const_lv10_0);
    sub_ln112_fu_812_p2 <= std_logic_vector(signed(sext_ln112_fu_802_p1) - signed(sext_ln112_2_fu_809_p1));
    sub_ln113_fu_897_p2 <= std_logic_vector(signed(sext_ln113_fu_890_p1) - signed(sext_ln113_1_fu_894_p1));
    sub_ln114_fu_985_p2 <= std_logic_vector(signed(sext_ln114_fu_977_p1) - signed(sext_ln114_1_fu_981_p1));
    sub_ln115_fu_1078_p2 <= std_logic_vector(signed(sext_ln115_fu_1066_p1) - signed(sext_ln115_2_fu_1074_p1));
    tmp_47_fu_764_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_48_fu_829_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_49_fu_852_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_50_fu_916_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_51_fu_939_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_52_fu_1005_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_53_fu_1028_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_61_fu_1095_p3 <= sub_ln112_reg_1990(26 downto 26);
    tmp_62_fu_1111_p3 <= sub_ln112_reg_1990(9 downto 9);
    tmp_63_fu_1127_p3 <= sub_ln112_reg_1990(25 downto 25);
    tmp_64_fu_1134_p3 <= sub_ln112_reg_1990(10 downto 10);
    tmp_65_fu_1171_p3 <= add_ln112_fu_1157_p2(15 downto 15);
    tmp_66_fu_666_p3 <= add_ln113_fu_661_p2(2 downto 2);
    tmp_67_fu_1245_p3 <= sub_ln113_reg_2007(26 downto 26);
    tmp_68_fu_1261_p3 <= sub_ln113_reg_2007(9 downto 9);
    tmp_69_fu_1277_p3 <= sub_ln113_reg_2007(25 downto 25);
    tmp_70_fu_1284_p3 <= sub_ln113_reg_2007(10 downto 10);
    tmp_71_fu_1321_p3 <= add_ln113_1_fu_1307_p2(15 downto 15);
    tmp_72_fu_691_p3 <= add_ln114_fu_686_p2(2 downto 2);
    tmp_73_fu_1395_p3 <= sub_ln114_reg_2020(26 downto 26);
    tmp_74_fu_1411_p3 <= sub_ln114_reg_2020(9 downto 9);
    tmp_75_fu_1427_p3 <= sub_ln114_reg_2020(25 downto 25);
    tmp_76_fu_1434_p3 <= sub_ln114_reg_2020(10 downto 10);
    tmp_77_fu_1471_p3 <= add_ln114_1_fu_1457_p2(15 downto 15);
    tmp_78_fu_716_p3 <= add_ln115_fu_711_p2(2 downto 2);
    tmp_79_fu_1545_p3 <= sub_ln115_reg_2033(26 downto 26);
    tmp_80_fu_1561_p3 <= sub_ln115_reg_2033(9 downto 9);
    tmp_81_fu_1577_p3 <= sub_ln115_reg_2033(25 downto 25);
    tmp_82_fu_1584_p3 <= sub_ln115_reg_2033(10 downto 10);
    tmp_83_fu_1621_p3 <= add_ln115_1_fu_1607_p2(15 downto 15);
    tmp_s_fu_741_p9 <= "XXXXXXXXXXXXXXXX";
    trunc_ln108_fu_604_p1 <= k_fu_596_p3(2 - 1 downto 0);
    trunc_ln112_fu_1118_p1 <= sub_ln112_reg_1990(9 - 1 downto 0);
    trunc_ln113_fu_1268_p1 <= sub_ln113_reg_2007(9 - 1 downto 0);
    trunc_ln114_fu_1418_p1 <= sub_ln114_reg_2020(9 - 1 downto 0);
    trunc_ln115_fu_1568_p1 <= sub_ln115_reg_2033(9 - 1 downto 0);
    trunc_ln4_fu_1102_p4 <= sub_ln112_reg_1990(25 downto 10);
    trunc_ln5_fu_1252_p4 <= sub_ln113_reg_2007(25 downto 10);
    trunc_ln6_fu_1402_p4 <= sub_ln114_reg_2020(25 downto 10);
    trunc_ln7_fu_1552_p4 <= sub_ln115_reg_2033(25 downto 10);
    u_index_fu_616_p3 <= 
        eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load when (icmp_ln108_fu_590_p2(0) = '1') else 
        eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load;
    xor_ln112_1_fu_1191_p2 <= (tmp_61_fu_1095_p3 xor ap_const_lv1_1);
    xor_ln112_2_fu_1197_p2 <= (tmp_61_fu_1095_p3 xor ap_const_lv1_1);
    xor_ln112_3_fu_1203_p2 <= (xor_ln112_2_fu_1197_p2 xor or_ln112_3_fu_1185_p2);
    xor_ln112_4_fu_1227_p2 <= (or_ln112_4_fu_1221_p2 xor ap_const_lv1_1);
    xor_ln112_fu_1179_p2 <= (tmp_63_fu_1127_p3 xor ap_const_lv1_1);
    xor_ln113_1_fu_1341_p2 <= (tmp_67_fu_1245_p3 xor ap_const_lv1_1);
    xor_ln113_2_fu_1347_p2 <= (tmp_67_fu_1245_p3 xor ap_const_lv1_1);
    xor_ln113_3_fu_1353_p2 <= (xor_ln113_2_fu_1347_p2 xor or_ln113_3_fu_1335_p2);
    xor_ln113_4_fu_1377_p2 <= (or_ln113_4_fu_1371_p2 xor ap_const_lv1_1);
    xor_ln113_fu_1329_p2 <= (tmp_69_fu_1277_p3 xor ap_const_lv1_1);
    xor_ln114_1_fu_1491_p2 <= (tmp_73_fu_1395_p3 xor ap_const_lv1_1);
    xor_ln114_2_fu_1497_p2 <= (tmp_73_fu_1395_p3 xor ap_const_lv1_1);
    xor_ln114_3_fu_1503_p2 <= (xor_ln114_2_fu_1497_p2 xor or_ln114_3_fu_1485_p2);
    xor_ln114_4_fu_1527_p2 <= (or_ln114_4_fu_1521_p2 xor ap_const_lv1_1);
    xor_ln114_fu_1479_p2 <= (tmp_75_fu_1427_p3 xor ap_const_lv1_1);
    xor_ln115_1_fu_1641_p2 <= (tmp_79_fu_1545_p3 xor ap_const_lv1_1);
    xor_ln115_2_fu_1647_p2 <= (tmp_79_fu_1545_p3 xor ap_const_lv1_1);
    xor_ln115_3_fu_1653_p2 <= (xor_ln115_2_fu_1647_p2 xor or_ln115_3_fu_1635_p2);
    xor_ln115_4_fu_1677_p2 <= (or_ln115_4_fu_1671_p2 xor ap_const_lv1_1);
    xor_ln115_fu_1629_p2 <= (tmp_81_fu_1577_p3 xor ap_const_lv1_1);
    zext_ln108_fu_632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_1751),64));
    zext_ln112_1_fu_624_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(u_index_fu_616_p3),64));
    zext_ln112_fu_1153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln112_fu_1147_p2),16));
    zext_ln113_1_fu_1303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln113_fu_1297_p2),16));
    zext_ln113_fu_674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_66_fu_666_p3),64));
    zext_ln114_1_fu_1453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln114_fu_1447_p2),16));
    zext_ln114_fu_699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_72_fu_691_p3),64));
    zext_ln115_1_fu_1603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln115_fu_1597_p2),16));
    zext_ln115_fu_724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_78_fu_716_p3),64));
end behav;
