<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="d7/da5/ip__tdp__ram__infer__tb_8vhd" kind="file" language="VHDL">
    <compoundname>ip_tdp_ram_infer_tb.vhd</compoundname>
    <innerclass refid="d3/df1/classip__tdp__ram__infer__tb" prot="public">ip_tdp_ram_infer_tb</innerclass>
    <innerclass refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL" prot="private">ip_tdp_ram_infer_tb::RTL</innerclass>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1" refid="d3/df1/classip__tdp__ram__infer__tb_1a7efdde7c2a31e6ef391de6d557b96b5d" refkind="member"><highlight class="vhdlkeyword">library<sp/></highlight><highlight class="keywordflow">ieee,<sp/>vunit_lib</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="2" refid="d3/df1/classip__tdp__ram__infer__tb_1acd03516902501cd1c7296a98e22c6fcb" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal"><ref refid="df/d38/classip__tdp__ram__infer_1a0a6af6eef40212dbaf130d57ce711256" kindref="member">ieee</ref>.std_logic_1164.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="3" refid="d3/df1/classip__tdp__ram__infer__tb_1a2edc34402b573437d5f25fa90ba4013e" refkind="member"><highlight class="vhdlkeyword">use<sp/></highlight><highlight class="normal"><ref refid="df/d38/classip__tdp__ram__infer_1a0a6af6eef40212dbaf130d57ce711256" kindref="member">ieee</ref>.numeric_std.</highlight><highlight class="keywordflow">all</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="4"><highlight class="keywordflow">context</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">vunit_lib</highlight><highlight class="vhdlchar">.</highlight><highlight class="vhdlchar">vunit_context</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="5"></codeline>
<codeline lineno="6" refid="d3/df1/classip__tdp__ram__infer__tb" refkind="compound"><highlight class="keywordflow">entity<sp/></highlight><highlight class="normal"><ref refid="d3/df1/classip__tdp__ram__infer__tb" kindref="compound">ip_tdp_ram_infer_tb</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="7"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="vhdlchar">(</highlight></codeline>
<codeline lineno="8"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d3/df1/classip__tdp__ram__infer__tb_1a5aedd21f81a3d972d8a0a2086defd815" kindref="member">runner_cfg</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">string</highlight></codeline>
<codeline lineno="9" refid="d3/df1/classip__tdp__ram__infer__tb_1a5aedd21f81a3d972d8a0a2086defd815" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="10"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">entity</highlight><highlight class="normal"><sp/><ref refid="d3/df1/classip__tdp__ram__infer__tb" kindref="compound">ip_tdp_ram_infer_tb</ref>;</highlight></codeline>
<codeline lineno="11"></codeline>
<codeline lineno="12" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL" refkind="compound"><highlight class="keywordflow">architecture</highlight><highlight class="normal"><sp/><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL" kindref="compound">RTL</ref><sp/></highlight><highlight class="keywordflow">of</highlight><highlight class="normal"><sp/><ref refid="d3/df1/classip__tdp__ram__infer__tb" kindref="compound">ip_tdp_ram_infer_tb</ref><sp/></highlight><highlight class="keywordflow">is</highlight></codeline>
<codeline lineno="13"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Component<sp/>Declaration<sp/>for<sp/>the<sp/>Unit<sp/>Under<sp/>Test<sp/>(UUT)</highlight></codeline>
<codeline lineno="14"></codeline>
<codeline lineno="15" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a57fdaa08dd507aa7a01a95a4ea506d49" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">component</highlight><highlight class="normal"><sp/><ref refid="df/d38/classip__tdp__ram__infer" kindref="compound">ip_tdp_ram_infer</ref></highlight></codeline>
<codeline lineno="16"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="17"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="df/d38/classip__tdp__ram__infer_1ae4b025a998de7b92b2c59bdec26058c2" kindref="member">addressWidth</ref><sp/>:<sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="18"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="df/d38/classip__tdp__ram__infer_1a2ae7134253ad361b6efbba2f65b5bc84" kindref="member">dataWidth</ref><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordtype">natural</highlight></codeline>
<codeline lineno="19"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>);</highlight></codeline>
<codeline lineno="20"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">port</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="21"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="df/d38/classip__tdp__ram__infer_1a1f0b654bbdf7433bd23c82cd15d29da6" kindref="member">addressA</ref>,<sp/><ref refid="df/d38/classip__tdp__ram__infer_1a357456656a6b5352f23de083fbb4eef7" kindref="member">addressB</ref><sp/>:<sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="normal">(<ref refid="df/d38/classip__tdp__ram__infer_1ae4b025a998de7b92b2c59bdec26058c2" kindref="member">addressWidth</ref></highlight><highlight class="keyword"><sp/>-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="22"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="df/d38/classip__tdp__ram__infer_1ada247f2b9ec64afa7588595ad1d36e4f" kindref="member">clockA</ref>,<sp/><ref refid="df/d38/classip__tdp__ram__infer_1aa4049acd51de114a047ef1382d37ab9d" kindref="member">clockB</ref><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="23"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="df/d38/classip__tdp__ram__infer_1ab559c2727f371aa515eafe08c93e41f6" kindref="member">dataA</ref>,<sp/><ref refid="df/d38/classip__tdp__ram__infer_1a291010c0b5b8a762aba7286296400e54" kindref="member">dataB</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="normal">(<ref refid="df/d38/classip__tdp__ram__infer_1a2ae7134253ad361b6efbba2f65b5bc84" kindref="member">dataWidth</ref></highlight><highlight class="keyword"><sp/>-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">);</highlight></codeline>
<codeline lineno="24"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>enableA,<sp/>enableB<sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="25"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>wrenA,<sp/>wrenB<sp/><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">in</highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="26"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="df/d38/classip__tdp__ram__infer_1a462c446219f58ad2a9cf0afe00e9f852" kindref="member">qA</ref>,<sp/><ref refid="df/d38/classip__tdp__ram__infer_1ad796e3bcc8477c346db5cb89aac510f1" kindref="member">qB</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/></highlight><highlight class="keywordflow">out</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="normal">(<ref refid="df/d38/classip__tdp__ram__infer_1a2ae7134253ad361b6efbba2f65b5bc84" kindref="member">dataWidth</ref></highlight><highlight class="keyword"><sp/>-</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="normal">)</highlight></codeline>
<codeline lineno="27"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>);</highlight></codeline>
<codeline lineno="28"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">component</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a57fdaa08dd507aa7a01a95a4ea506d49" kindref="member">ip_tdp_ram_infer</ref></highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="29"></codeline>
<codeline lineno="30"><highlight class="comment"><sp/><sp/><sp/><sp/>--Inputs</highlight></codeline>
<codeline lineno="31" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1aeb1937f86b74ebeaed6170cd100d80f3" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1aeb1937f86b74ebeaed6170cd100d80f3" kindref="member">addressA</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">4</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="32" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a2e1891ca600553a69197f1b44448f380" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a2e1891ca600553a69197f1b44448f380" kindref="member">addressB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">4</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="33" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a346e642dec63a1a7c7f6ef24804f5b21" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a346e642dec63a1a7c7f6ef24804f5b21" kindref="member">clockA</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="34" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1af038c23a13a470b0c598abc665620ef2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1af038c23a13a470b0c598abc665620ef2" kindref="member">clockB</ref></highlight><highlight class="normal"><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="35" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a7ad059dfe5e8e0be19c53f9a3f9e3eb7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a7ad059dfe5e8e0be19c53f9a3f9e3eb7" kindref="member">dataA</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">7</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="36" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a0bf3ba724028e5bf957a0f64e8a80256" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a0bf3ba724028e5bf957a0f64e8a80256" kindref="member">dataB</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">7</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">(</highlight><highlight class="keywordflow">others</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="vhdlchar">&gt;</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="37" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a7b5d241b14e9e2f422617ba9e9cb240e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a7b5d241b14e9e2f422617ba9e9cb240e" kindref="member">enableA</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="38" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a546d04e053babdec60f164801a0295b4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a546d04e053babdec60f164801a0295b4" kindref="member">enableB</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="39" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a4f2f04ae85c8488a381348370b03f6ec" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a4f2f04ae85c8488a381348370b03f6ec" kindref="member">wrenA</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="40" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a36b57a3e4df13f488556ab809ba12e6d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a36b57a3e4df13f488556ab809ba12e6d" kindref="member">wrenB</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic</highlight><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="41"></codeline>
<codeline lineno="42"><highlight class="comment"><sp/><sp/><sp/><sp/>--Outputs</highlight></codeline>
<codeline lineno="43" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a5ba3ab1f4054bf1f30764c93d960b5ed" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a5ba3ab1f4054bf1f30764c93d960b5ed" kindref="member">qA</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">7</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="44" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1aa2b8ae0e53fa6ca4d14f29db6cea80e0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">signal</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1aa2b8ae0e53fa6ca4d14f29db6cea80e0" kindref="member">qB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">std_logic_vector</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">7</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">downto</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="45"></codeline>
<codeline lineno="46"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Clock<sp/>period<sp/>definitions</highlight></codeline>
<codeline lineno="47" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a8d250697f44b91ef72eded24caf31e98" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a8d250697f44b91ef72eded24caf31e98" kindref="member">clockA_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">time</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">10</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">ns</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="48" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a8af2eeb8f156e2114107b99c39bdd614" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a8af2eeb8f156e2114107b99c39bdd614" kindref="member">clockB_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">time</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">10</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">ns</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="49"></codeline>
<codeline lineno="50" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a97b005ecc1f1a5e4c3d7c7c9e72e8c74" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a97b005ecc1f1a5e4c3d7c7c9e72e8c74" kindref="member">add_w</ref></highlight><highlight class="normal"><sp/><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">5</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="51" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a308378e9b3df69b19e74a289ab41042a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">constant</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a308378e9b3df69b19e74a289ab41042a" kindref="member">data_w</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">natural</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">:=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">8</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="52"></codeline>
<codeline lineno="53"><highlight class="vhdlkeyword">BEGIN</highlight></codeline>
<codeline lineno="54"></codeline>
<codeline lineno="55"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Instantiate<sp/>the<sp/>Unit<sp/>Under<sp/>Test<sp/>(UUT)</highlight></codeline>
<codeline lineno="56"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a1619316ad715601eb5d3559db829ac05" kindref="member">uut</ref><sp/>:<sp/><ref refid="df/d38/classip__tdp__ram__infer" kindref="compound">ip_tdp_ram_infer</ref></highlight></codeline>
<codeline lineno="57"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">generic</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">map</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="58"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="df/d38/classip__tdp__ram__infer_1ae4b025a998de7b92b2c59bdec26058c2" kindref="member">addressWidth</ref><sp/>=&gt;<sp/><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a97b005ecc1f1a5e4c3d7c7c9e72e8c74" kindref="member">add_w</ref>,</highlight></codeline>
<codeline lineno="59"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="df/d38/classip__tdp__ram__infer_1a2ae7134253ad361b6efbba2f65b5bc84" kindref="member">dataWidth</ref><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a308378e9b3df69b19e74a289ab41042a" kindref="member">data_w</ref></highlight></codeline>
<codeline lineno="60"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight></codeline>
<codeline lineno="61"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">PORT</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">MAP</highlight><highlight class="normal">(</highlight></codeline>
<codeline lineno="62"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="df/d38/classip__tdp__ram__infer_1a1f0b654bbdf7433bd23c82cd15d29da6" kindref="member">addressA</ref><sp/>=&gt;<sp/><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1aeb1937f86b74ebeaed6170cd100d80f3" kindref="member">addressA</ref>,</highlight></codeline>
<codeline lineno="63"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="df/d38/classip__tdp__ram__infer_1a357456656a6b5352f23de083fbb4eef7" kindref="member">addressB</ref><sp/>=&gt;<sp/><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a2e1891ca600553a69197f1b44448f380" kindref="member">addressB</ref>,</highlight></codeline>
<codeline lineno="64"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="df/d38/classip__tdp__ram__infer_1ada247f2b9ec64afa7588595ad1d36e4f" kindref="member">clockA</ref><sp/><sp/><sp/>=&gt;<sp/><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a346e642dec63a1a7c7f6ef24804f5b21" kindref="member">clockA</ref>,</highlight></codeline>
<codeline lineno="65"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="df/d38/classip__tdp__ram__infer_1aa4049acd51de114a047ef1382d37ab9d" kindref="member">clockB</ref><sp/><sp/><sp/>=&gt;<sp/><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1af038c23a13a470b0c598abc665620ef2" kindref="member">clockB</ref>,</highlight></codeline>
<codeline lineno="66"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="df/d38/classip__tdp__ram__infer_1ab559c2727f371aa515eafe08c93e41f6" kindref="member">dataA</ref><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a7ad059dfe5e8e0be19c53f9a3f9e3eb7" kindref="member">dataA</ref>,</highlight></codeline>
<codeline lineno="67"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="df/d38/classip__tdp__ram__infer_1a291010c0b5b8a762aba7286296400e54" kindref="member">dataB</ref><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a0bf3ba724028e5bf957a0f64e8a80256" kindref="member">dataB</ref>,</highlight></codeline>
<codeline lineno="68"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>enableA<sp/><sp/>=&gt;<sp/><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a7b5d241b14e9e2f422617ba9e9cb240e" kindref="member">enableA</ref>,</highlight></codeline>
<codeline lineno="69"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>enableB<sp/><sp/>=&gt;<sp/><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a546d04e053babdec60f164801a0295b4" kindref="member">enableB</ref>,</highlight></codeline>
<codeline lineno="70"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>wrenA<sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a4f2f04ae85c8488a381348370b03f6ec" kindref="member">wrenA</ref>,</highlight></codeline>
<codeline lineno="71"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>wrenB<sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a36b57a3e4df13f488556ab809ba12e6d" kindref="member">wrenB</ref>,</highlight></codeline>
<codeline lineno="72"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="df/d38/classip__tdp__ram__infer_1a462c446219f58ad2a9cf0afe00e9f852" kindref="member">qA</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a5ba3ab1f4054bf1f30764c93d960b5ed" kindref="member">qA</ref>,</highlight></codeline>
<codeline lineno="73"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="df/d38/classip__tdp__ram__infer_1ad796e3bcc8477c346db5cb89aac510f1" kindref="member">qB</ref><sp/><sp/><sp/><sp/><sp/><sp/><sp/>=&gt;<sp/><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1aa2b8ae0e53fa6ca4d14f29db6cea80e0" kindref="member">qB</ref></highlight></codeline>
<codeline lineno="74"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="75"></codeline>
<codeline lineno="76"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Clock<sp/>process<sp/>definitions</highlight></codeline>
<codeline lineno="77" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a0e33d982e3ca4be4bfb5445c7cc58da5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>clockA_process<sp/>:<sp/></highlight><highlight class="keywordflow">process</highlight></codeline>
<codeline lineno="78"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">begin</highlight></codeline>
<codeline lineno="79"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a346e642dec63a1a7c7f6ef24804f5b21" kindref="member">clockA</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="80"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a8d250697f44b91ef72eded24caf31e98" kindref="member">clockA_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">/</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="81"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a346e642dec63a1a7c7f6ef24804f5b21" kindref="member">clockA</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="82"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a8d250697f44b91ef72eded24caf31e98" kindref="member">clockA_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">/</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="83"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="84"></codeline>
<codeline lineno="85" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a9e9c04f82f6af38c4d824ee936d6f718" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>clockB_process<sp/>:<sp/></highlight><highlight class="keywordflow">process</highlight></codeline>
<codeline lineno="86"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">begin</highlight></codeline>
<codeline lineno="87"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1af038c23a13a470b0c598abc665620ef2" kindref="member">clockB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="88"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a8af2eeb8f156e2114107b99c39bdd614" kindref="member">clockB_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">/</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="89"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1af038c23a13a470b0c598abc665620ef2" kindref="member">clockB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="90"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a8af2eeb8f156e2114107b99c39bdd614" kindref="member">clockB_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">/</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="91"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="92"></codeline>
<codeline lineno="93"><highlight class="comment"><sp/><sp/><sp/><sp/>--<sp/>Stimulus<sp/>process</highlight></codeline>
<codeline lineno="94" refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1ad2efa6785cff833c341e27596b21aeb5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>stim_proc<sp/>:<sp/></highlight><highlight class="keywordflow">process</highlight></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">begin</highlight></codeline>
<codeline lineno="96"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">test_runner_setup</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">runner</highlight><highlight class="vhdlchar">,</highlight><highlight class="vhdlchar"><ref refid="d3/df1/classip__tdp__ram__infer__tb_1a5aedd21f81a3d972d8a0a2086defd815" kindref="member">runner_cfg</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="97"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>hold<sp/>reset<sp/>state<sp/>for<sp/>100<sp/>ns.</highlight></codeline>
<codeline lineno="98"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">100</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">ns</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="99"></codeline>
<codeline lineno="100"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a8d250697f44b91ef72eded24caf31e98" kindref="member">clockA_period</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">*</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">10</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="101"></codeline>
<codeline lineno="102"><highlight class="comment"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>--<sp/>insert<sp/>stimulus<sp/>here<sp/></highlight></codeline>
<codeline lineno="103"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a7b5d241b14e9e2f422617ba9e9cb240e" kindref="member">enableA</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="104"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a546d04e053babdec60f164801a0295b4" kindref="member">enableB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="105"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1aeb1937f86b74ebeaed6170cd100d80f3" kindref="member">addressA</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic">&quot;00000&quot;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="106"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a2e1891ca600553a69197f1b44448f380" kindref="member">addressB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic">&quot;00001&quot;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="107"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a7ad059dfe5e8e0be19c53f9a3f9e3eb7" kindref="member">dataA</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic">&quot;10101010&quot;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="108"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a0bf3ba724028e5bf957a0f64e8a80256" kindref="member">dataB</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdllogic">&quot;11110000&quot;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="109"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a8d250697f44b91ef72eded24caf31e98" kindref="member">clockA_period</ref></highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="110"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a4f2f04ae85c8488a381348370b03f6ec" kindref="member">wrenA</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="111"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a36b57a3e4df13f488556ab809ba12e6d" kindref="member">wrenB</ref></highlight><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">1</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="112"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a8af2eeb8f156e2114107b99c39bdd614" kindref="member">clockB_period</ref></highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="113"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a4f2f04ae85c8488a381348370b03f6ec" kindref="member">wrenA</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="114"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a36b57a3e4df13f488556ab809ba12e6d" kindref="member">wrenB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">0</highlight><highlight class="vhdlchar">&apos;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="115"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a8d250697f44b91ef72eded24caf31e98" kindref="member">clockA_period</ref></highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="116"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1aeb1937f86b74ebeaed6170cd100d80f3" kindref="member">addressA</ref></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="vhdllogic">&quot;00001&quot;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="117"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a2e1891ca600553a69197f1b44448f380" kindref="member">addressB</ref></highlight><highlight class="vhdlchar">&lt;=</highlight><highlight class="vhdllogic">&quot;00000&quot;</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="118"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">wait</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">for</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a8d250697f44b91ef72eded24caf31e98" kindref="member">clockA_period</ref></highlight><highlight class="vhdlchar">*</highlight><highlight class="vhdllogic"></highlight><highlight class="vhdllogic">2</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="119"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">check</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a5ba3ab1f4054bf1f30764c93d960b5ed" kindref="member">qA</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a0bf3ba724028e5bf957a0f64e8a80256" kindref="member">dataB</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">&quot;data<sp/>not<sp/>read<sp/>correctly<sp/>from<sp/>port<sp/>A,<sp/>got<sp/>&quot;</highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="vhdlchar">to_hstring</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a5ba3ab1f4054bf1f30764c93d960b5ed" kindref="member">qA</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="keyword">&quot;<sp/>not<sp/>&quot;</highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="vhdlchar">to_hstring</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a0bf3ba724028e5bf957a0f64e8a80256" kindref="member">dataB</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="120"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">check</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1aa2b8ae0e53fa6ca4d14f29db6cea80e0" kindref="member">qB</ref></highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar">=</highlight><highlight class="normal"><sp/></highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a7ad059dfe5e8e0be19c53f9a3f9e3eb7" kindref="member">dataA</ref></highlight><highlight class="vhdlchar">,</highlight><highlight class="keyword">&quot;data<sp/>not<sp/>read<sp/>correctly<sp/>from<sp/>port<sp/>B,<sp/>got<sp/>&quot;</highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="vhdlchar">to_hstring</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1aa2b8ae0e53fa6ca4d14f29db6cea80e0" kindref="member">qB</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="keyword">&quot;<sp/>not<sp/>&quot;</highlight><highlight class="vhdlchar">&amp;</highlight><highlight class="vhdlchar">to_hstring</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar"><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a7ad059dfe5e8e0be19c53f9a3f9e3eb7" kindref="member">dataA</ref></highlight><highlight class="vhdlchar">)</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="121"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="vhdlchar">test_runner_cleanup</highlight><highlight class="vhdlchar">(</highlight><highlight class="vhdlchar">runner</highlight><highlight class="vhdlchar">)</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="122"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">process</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="123"></codeline>
<codeline lineno="124"><highlight class="keywordflow">end</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordflow">architecture</highlight><highlight class="normal"><sp/><ref refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL" kindref="compound">RTL</ref>;</highlight></codeline>
    </programlisting>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd"/>
  </compounddef>
</doxygen>
