@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_In because it is equivalent to instance controller.SPI_Out. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Out because it is equivalent to instance controller.SPI_In. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 115 sequential elements including controller.SPI_Out. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
