{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556715261338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556715261338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 13:54:21 2019 " "Processing started: Wed May 01 13:54:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556715261338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556715261338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556715261338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556715262116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556715262117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatb.v 1 1 " "Found 1 design units, including 1 entities, in source file vgatb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGATest_tb " "Found entity 1: VGATest_tb" {  } { { "VGATB.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGATB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715272096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556715272096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "altera_up_avalon_adv_adc.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715272102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556715272102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ip_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_IP_Top " "Found entity 1: VGA_IP_Top" {  } { { "VGA_IP_Top.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715272107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556715272107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip.v 4 4 " "Found 4 design units, including 4 entities, in source file vga_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 vsync " "Found entity 1: vsync" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715272113 ""} { "Info" "ISGN_ENTITY_NAME" "2 hsync " "Found entity 2: hsync" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715272113 ""} { "Info" "ISGN_ENTITY_NAME" "3 color " "Found entity 3: color" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715272113 ""} { "Info" "ISGN_ENTITY_NAME" "4 gridandwave " "Found entity 4: gridandwave" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715272113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556715272113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adda_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file adda_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDA " "Found entity 1: ADDA" {  } { { "ADDA_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/ADDA_IP.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715272118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556715272118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "testwave testWave FPGA_MiniProject.v(48) " "Verilog HDL Declaration information at FPGA_MiniProject.v(48): object \"testwave\" differs only in case from object \"testWave\" in the same scope" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556715272123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "slClock slclock FPGA_MiniProject.v(167) " "Verilog HDL Declaration information at FPGA_MiniProject.v(167): object \"slClock\" differs only in case from object \"slclock\" in the same scope" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556715272123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_miniproject.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_miniproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_MiniProject " "Found entity 1: FPGA_MiniProject" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715272124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556715272124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinegen.v 1 1 " "Found 1 design units, including 1 entities, in source file sinegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_wave_gen " "Found entity 1: sine_wave_gen" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715272129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556715272129 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sample_IP.v(42) " "Verilog HDL information at Sample_IP.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Sample_IP.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556715272133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file sample_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sample " "Found entity 1: Sample" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Sample_IP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715272135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556715272135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ada_generated.v 1 1 " "Found 1 design units, including 1 entities, in source file ada_generated.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCV2_adc_mega_0 " "Found entity 1: ADCV2_adc_mega_0" {  } { { "ADA_Generated.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/ADA_Generated.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715272139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556715272139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_ip.v 3 3 " "Found 3 design units, including 3 entities, in source file sevenseg_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "SevenSeg_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/SevenSeg_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715272146 ""} { "Info" "ISGN_ENTITY_NAME" "2 numbersplit " "Found entity 2: numbersplit" {  } { { "SevenSeg_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/SevenSeg_IP.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715272146 ""} { "Info" "ISGN_ENTITY_NAME" "3 generateSevenSegOutput " "Found entity 3: generateSevenSegOutput" {  } { { "SevenSeg_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/SevenSeg_IP.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715272146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556715272146 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Controls_IP.v(186) " "Verilog HDL information at Controls_IP.v(186): always construct contains both blocking and non-blocking assignments" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 186 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556715272150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file controls_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls " "Found entity 1: controls" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715272152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556715272152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockcounter " "Found entity 1: clockcounter" {  } { { "Counter_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Counter_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715272156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556715272156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/measure.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/measure.v" { { "Info" "ISGN_ENTITY_NAME" "1 Measure " "Found entity 1: Measure" {  } { { "output_files/Measure.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/output_files/Measure.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715272162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556715272162 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R VGATB.v(28) " "Verilog HDL Implicit Net warning at VGATB.v(28): created implicit net for \"R\"" {  } { { "VGATB.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGATB.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556715272162 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_MiniProject " "Elaborating entity \"FPGA_MiniProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556715272246 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg0 FPGA_MiniProject.v(41) " "Output port \"seg0\" at FPGA_MiniProject.v(41) has no driver" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556715272248 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg1 FPGA_MiniProject.v(42) " "Output port \"seg1\" at FPGA_MiniProject.v(42) has no driver" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556715272248 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg2 FPGA_MiniProject.v(43) " "Output port \"seg2\" at FPGA_MiniProject.v(43) has no driver" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556715272249 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg3 FPGA_MiniProject.v(45) " "Output port \"seg3\" at FPGA_MiniProject.v(45) has no driver" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556715272249 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADDAClock FPGA_MiniProject.v(38) " "Output port \"ADDAClock\" at FPGA_MiniProject.v(38) has no driver" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556715272249 "|FPGA_MiniProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_wave_gen sine_wave_gen:testWave " "Elaborating entity \"sine_wave_gen\" for hierarchy \"sine_wave_gen:testWave\"" {  } { { "FPGA_MiniProject.v" "testWave" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556715272250 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(32) " "Verilog HDL assignment warning at sineGen.v(32): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272252 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(33) " "Verilog HDL assignment warning at sineGen.v(33): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272252 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(34) " "Verilog HDL assignment warning at sineGen.v(34): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272252 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(35) " "Verilog HDL assignment warning at sineGen.v(35): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272252 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(36) " "Verilog HDL assignment warning at sineGen.v(36): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272252 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(37) " "Verilog HDL assignment warning at sineGen.v(37): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272252 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(38) " "Verilog HDL assignment warning at sineGen.v(38): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272252 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(39) " "Verilog HDL assignment warning at sineGen.v(39): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272252 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(40) " "Verilog HDL assignment warning at sineGen.v(40): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272252 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(41) " "Verilog HDL assignment warning at sineGen.v(41): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272252 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(42) " "Verilog HDL assignment warning at sineGen.v(42): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272252 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(43) " "Verilog HDL assignment warning at sineGen.v(43): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272252 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(44) " "Verilog HDL assignment warning at sineGen.v(44): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272252 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(45) " "Verilog HDL assignment warning at sineGen.v(45): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272252 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sineGen.v(51) " "Verilog HDL assignment warning at sineGen.v(51): truncated value with size 32 to match size of target (14)" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272252 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.data_a 0 sineGen.v(9) " "Net \"sine.data_a\" at sineGen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556715272252 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.waddr_a 0 sineGen.v(9) " "Net \"sine.waddr_a\" at sineGen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556715272252 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.we_a 0 sineGen.v(9) " "Net \"sine.we_a\" at sineGen.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "sineGen.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1556715272252 "|FPGA_MiniProject|sine_wave_gen:testWave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_IP_Top VGA_IP_Top:VGA " "Elaborating entity \"VGA_IP_Top\" for hierarchy \"VGA_IP_Top:VGA\"" {  } { { "FPGA_MiniProject.v" "VGA" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556715272254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync VGA_IP_Top:VGA\|hsync:hs " "Elaborating entity \"hsync\" for hierarchy \"VGA_IP_Top:VGA\|hsync:hs\"" {  } { { "VGA_IP_Top.v" "hs" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP_Top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556715272256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(53) " "Verilog HDL assignment warning at VGA_IP.v(53): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272257 "|FPGA_MiniProject|VGA_IP_Top:VGA|hsync:hs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync VGA_IP_Top:VGA\|vsync:vs " "Elaborating entity \"vsync\" for hierarchy \"VGA_IP_Top:VGA\|vsync:vs\"" {  } { { "VGA_IP_Top.v" "vs" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP_Top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556715272259 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(13) " "Verilog HDL assignment warning at VGA_IP.v(13): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272260 "|FPGA_MiniProject|VGA_IP_Top:VGA|vsync:vs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gridandwave VGA_IP_Top:VGA\|gridandwave:gaw " "Elaborating entity \"gridandwave\" for hierarchy \"VGA_IP_Top:VGA\|gridandwave:gaw\"" {  } { { "VGA_IP_Top.v" "gaw" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP_Top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556715272261 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 11 VGA_IP.v(146) " "Verilog HDL assignment warning at VGA_IP.v(146): truncated value with size 20 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272264 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 11 VGA_IP.v(147) " "Verilog HDL assignment warning at VGA_IP.v(147): truncated value with size 20 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272264 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_IP.v(157) " "Verilog HDL assignment warning at VGA_IP.v(157): truncated value with size 32 to match size of target (20)" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272264 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_IP.v(290) " "Verilog HDL assignment warning at VGA_IP.v(290): truncated value with size 32 to match size of target (20)" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272264 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(293) " "Verilog HDL assignment warning at VGA_IP.v(293): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272264 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(294) " "Verilog HDL assignment warning at VGA_IP.v(294): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272264 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(295) " "Verilog HDL assignment warning at VGA_IP.v(295): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/VGA_IP.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272264 "|FPGA_MiniProject|VGA_IP_Top:VGA|gridandwave:gaw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sample Sample:sample " "Elaborating entity \"Sample\" for hierarchy \"Sample:sample\"" {  } { { "FPGA_MiniProject.v" "sample" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556715272266 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outputcounter Sample_IP.v(18) " "Verilog HDL or VHDL warning at Sample_IP.v(18): object \"outputcounter\" assigned a value but never read" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Sample_IP.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556715272268 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "randomreg1 Sample_IP.v(20) " "Verilog HDL or VHDL warning at Sample_IP.v(20): object \"randomreg1\" assigned a value but never read" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Sample_IP.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556715272268 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "randomreg2 Sample_IP.v(21) " "Verilog HDL or VHDL warning at Sample_IP.v(21): object \"randomreg2\" assigned a value but never read" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Sample_IP.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556715272268 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Sample_IP.v(53) " "Verilog HDL assignment warning at Sample_IP.v(53): truncated value with size 32 to match size of target (12)" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Sample_IP.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272268 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Sample_IP.v(54) " "Verilog HDL assignment warning at Sample_IP.v(54): truncated value with size 32 to match size of target (12)" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Sample_IP.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272268 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Sample_IP.v(58) " "Verilog HDL assignment warning at Sample_IP.v(58): truncated value with size 32 to match size of target (12)" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Sample_IP.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272268 "|FPGA_MiniProject|Sample:sample"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Sample_IP.v(59) " "Verilog HDL assignment warning at Sample_IP.v(59): truncated value with size 32 to match size of target (12)" {  } { { "Sample_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Sample_IP.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272268 "|FPGA_MiniProject|Sample:sample"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockcounter clockcounter:slclock " "Elaborating entity \"clockcounter\" for hierarchy \"clockcounter:slclock\"" {  } { { "FPGA_MiniProject.v" "slclock" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556715272271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Counter_IP.v(11) " "Verilog HDL assignment warning at Counter_IP.v(11): truncated value with size 32 to match size of target (26)" {  } { { "Counter_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Counter_IP.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272272 "|FPGA_MiniProject|clockcounter:slclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls controls:Ctrl " "Elaborating entity \"controls\" for hierarchy \"controls:Ctrl\"" {  } { { "FPGA_MiniProject.v" "Ctrl" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556715272274 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "num Controls_IP.v(55) " "Verilog HDL or VHDL warning at Controls_IP.v(55): object \"num\" assigned a value but never read" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556715272277 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(41) " "Verilog HDL assignment warning at Controls_IP.v(41): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272277 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(42) " "Verilog HDL assignment warning at Controls_IP.v(42): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272277 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(43) " "Verilog HDL assignment warning at Controls_IP.v(43): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272277 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(44) " "Verilog HDL assignment warning at Controls_IP.v(44): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272277 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controls_IP.v(92) " "Verilog HDL assignment warning at Controls_IP.v(92): truncated value with size 32 to match size of target (6)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272277 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(96) " "Verilog HDL assignment warning at Controls_IP.v(96): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272277 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(100) " "Verilog HDL assignment warning at Controls_IP.v(100): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272277 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(104) " "Verilog HDL assignment warning at Controls_IP.v(104): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272277 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(108) " "Verilog HDL assignment warning at Controls_IP.v(108): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272277 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(113) " "Verilog HDL assignment warning at Controls_IP.v(113): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272277 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(117) " "Verilog HDL assignment warning at Controls_IP.v(117): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272277 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(121) " "Verilog HDL assignment warning at Controls_IP.v(121): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272277 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(125) " "Verilog HDL assignment warning at Controls_IP.v(125): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(130) " "Verilog HDL assignment warning at Controls_IP.v(130): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(131) " "Verilog HDL assignment warning at Controls_IP.v(131): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(132) " "Verilog HDL assignment warning at Controls_IP.v(132): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(136) " "Verilog HDL assignment warning at Controls_IP.v(136): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(137) " "Verilog HDL assignment warning at Controls_IP.v(137): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(138) " "Verilog HDL assignment warning at Controls_IP.v(138): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(143) " "Verilog HDL assignment warning at Controls_IP.v(143): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(144) " "Verilog HDL assignment warning at Controls_IP.v(144): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(145) " "Verilog HDL assignment warning at Controls_IP.v(145): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(149) " "Verilog HDL assignment warning at Controls_IP.v(149): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(150) " "Verilog HDL assignment warning at Controls_IP.v(150): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(151) " "Verilog HDL assignment warning at Controls_IP.v(151): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(167) " "Verilog HDL assignment warning at Controls_IP.v(167): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(171) " "Verilog HDL assignment warning at Controls_IP.v(171): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(176) " "Verilog HDL assignment warning at Controls_IP.v(176): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 Controls_IP.v(180) " "Verilog HDL assignment warning at Controls_IP.v(180): truncated value with size 32 to match size of target (11)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Controls_IP.v(193) " "Verilog HDL assignment warning at Controls_IP.v(193): truncated value with size 32 to match size of target (4)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Controls_IP.v(198) " "Verilog HDL assignment warning at Controls_IP.v(198): truncated value with size 32 to match size of target (4)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Controls_IP.v(203) " "Verilog HDL assignment warning at Controls_IP.v(203): truncated value with size 32 to match size of target (4)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Controls_IP.v(208) " "Verilog HDL assignment warning at Controls_IP.v(208): truncated value with size 32 to match size of target (4)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controls_IP.v(246) " "Verilog HDL assignment warning at Controls_IP.v(246): truncated value with size 32 to match size of target (6)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controls_IP.v(251) " "Verilog HDL assignment warning at Controls_IP.v(251): truncated value with size 32 to match size of target (6)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controls_IP.v(256) " "Verilog HDL assignment warning at Controls_IP.v(256): truncated value with size 32 to match size of target (6)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Controls_IP.v(261) " "Verilog HDL assignment warning at Controls_IP.v(261): truncated value with size 32 to match size of target (6)" {  } { { "Controls_IP.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/Controls_IP.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556715272278 "|FPGA_MiniProject|controls:Ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCV2_adc_mega_0 ADCV2_adc_mega_0:adc_mega_0 " "Elaborating entity \"ADCV2_adc_mega_0\" for hierarchy \"ADCV2_adc_mega_0:adc_mega_0\"" {  } { { "FPGA_MiniProject.v" "adc_mega_0" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556715272280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc ADCV2_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"ADCV2_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "ADA_Generated.v" "ADC_CTRL" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/ADA_Generated.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556715272283 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux1 " "Found clock multiplexer Mux1" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 78 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1556715272622 "|FPGA_MiniProject|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 77 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1556715272622 "|FPGA_MiniProject|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1556715272622 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Sample:sample2\|sampleData_rtl_0 " "Inferred dual-clock RAM node \"Sample:sample2\|sampleData_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1556715272812 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Sample:sample\|sampleData_rtl_0 " "Inferred dual-clock RAM node \"Sample:sample\|sampleData_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1556715272813 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sine_wave_gen:testWave\|sine " "RAM logic \"sine_wave_gen:testWave\|sine\" is uninferred due to inappropriate RAM size" {  } { { "sineGen.v" "sine" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/sineGen.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556715272813 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1556715272813 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/db/FPGA_MiniProject.ram0_sine_wave_gen_630b7358.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/db/FPGA_MiniProject.ram0_sine_wave_gen_630b7358.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1556715272815 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Sample:sample2\|sampleData_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Sample:sample2\|sampleData_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 801 " "Parameter NUMWORDS_A set to 801" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 801 " "Parameter NUMWORDS_B set to 801" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Sample:sample\|sampleData_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Sample:sample\|sampleData_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 801 " "Parameter NUMWORDS_A set to 801" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 801 " "Parameter NUMWORDS_B set to 801" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1556715273066 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1556715273066 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1556715273066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sample:sample2\|altsyncram:sampleData_rtl_0 " "Elaborated megafunction instantiation \"Sample:sample2\|altsyncram:sampleData_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556715273156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sample:sample2\|altsyncram:sampleData_rtl_0 " "Instantiated megafunction \"Sample:sample2\|altsyncram:sampleData_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556715273156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556715273156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556715273156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 801 " "Parameter \"NUMWORDS_A\" = \"801\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556715273156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556715273156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556715273156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 801 " "Parameter \"NUMWORDS_B\" = \"801\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556715273156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556715273156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556715273156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556715273156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556715273156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556715273156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556715273156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1556715273156 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1556715273156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0cj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0cj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0cj1 " "Found entity 1: altsyncram_0cj1" {  } { { "db/altsyncram_0cj1.tdf" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/db/altsyncram_0cj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556715273212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556715273212 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556715273397 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADDAClock GND " "Pin \"ADDAClock\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|ADDAClock"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[0\] GND " "Pin \"seg0\[0\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[1\] GND " "Pin \"seg0\[1\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[2\] GND " "Pin \"seg0\[2\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[3\] GND " "Pin \"seg0\[3\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[4\] GND " "Pin \"seg0\[4\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[5\] GND " "Pin \"seg0\[5\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[6\] GND " "Pin \"seg0\[6\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[0\] GND " "Pin \"seg1\[0\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[1\] GND " "Pin \"seg1\[1\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[2\] GND " "Pin \"seg1\[2\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[3\] GND " "Pin \"seg1\[3\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[4\] GND " "Pin \"seg1\[4\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[5\] GND " "Pin \"seg1\[5\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[6\] GND " "Pin \"seg1\[6\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[0\] GND " "Pin \"seg2\[0\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[1\] GND " "Pin \"seg2\[1\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[2\] GND " "Pin \"seg2\[2\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[3\] GND " "Pin \"seg2\[3\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[4\] GND " "Pin \"seg2\[4\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[5\] GND " "Pin \"seg2\[5\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[6\] GND " "Pin \"seg2\[6\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[0\] GND " "Pin \"seg3\[0\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[1\] GND " "Pin \"seg3\[1\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[2\] GND " "Pin \"seg3\[2\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[3\] GND " "Pin \"seg3\[3\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[4\] GND " "Pin \"seg3\[4\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[5\] GND " "Pin \"seg3\[5\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[6\] GND " "Pin \"seg3\[6\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556715273683 "|FPGA_MiniProject|seg3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556715273683 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556715273816 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1556715274376 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg " "Generated suppressed messages file C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556715274443 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556715274641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556715274641 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch6 " "No output dependent on input pin \"switch6\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556715274782 "|FPGA_MiniProject|switch6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch7 " "No output dependent on input pin \"switch7\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556715274782 "|FPGA_MiniProject|switch7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[0\] " "No output dependent on input pin \"ADCin\[0\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556715274782 "|FPGA_MiniProject|ADCin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[1\] " "No output dependent on input pin \"ADCin\[1\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556715274782 "|FPGA_MiniProject|ADCin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[2\] " "No output dependent on input pin \"ADCin\[2\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556715274782 "|FPGA_MiniProject|ADCin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[3\] " "No output dependent on input pin \"ADCin\[3\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556715274782 "|FPGA_MiniProject|ADCin[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[4\] " "No output dependent on input pin \"ADCin\[4\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556715274782 "|FPGA_MiniProject|ADCin[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[5\] " "No output dependent on input pin \"ADCin\[5\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556715274782 "|FPGA_MiniProject|ADCin[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[6\] " "No output dependent on input pin \"ADCin\[6\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556715274782 "|FPGA_MiniProject|ADCin[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[7\] " "No output dependent on input pin \"ADCin\[7\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556715274782 "|FPGA_MiniProject|ADCin[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[8\] " "No output dependent on input pin \"ADCin\[8\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556715274782 "|FPGA_MiniProject|ADCin[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[9\] " "No output dependent on input pin \"ADCin\[9\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556715274782 "|FPGA_MiniProject|ADCin[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[10\] " "No output dependent on input pin \"ADCin\[10\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556715274782 "|FPGA_MiniProject|ADCin[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[11\] " "No output dependent on input pin \"ADCin\[11\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556715274782 "|FPGA_MiniProject|ADCin[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[12\] " "No output dependent on input pin \"ADCin\[12\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556715274782 "|FPGA_MiniProject|ADCin[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADCin\[13\] " "No output dependent on input pin \"ADCin\[13\]\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556715274782 "|FPGA_MiniProject|ADCin[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OutOfRange " "No output dependent on input pin \"OutOfRange\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/Users/el18hs/FPGA_Git/FPGA_MiniProject/FPGA_MiniProject.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556715274782 "|FPGA_MiniProject|OutOfRange"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556715274782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "900 " "Implemented 900 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556715274786 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556715274786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "785 " "Implemented 785 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556715274786 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1556715274786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556715274786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "708 " "Peak virtual memory: 708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556715274824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 13:54:34 2019 " "Processing ended: Wed May 01 13:54:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556715274824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556715274824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556715274824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556715274824 ""}
