extDirs ".v"
viewName "module"
libDirs ""
langName "Verilog"
libName ""
libFiles ""
