Timing Analyzer report for ANSITerm1
Mon Jul 05 20:58:58 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 14. Slow 1200mV 85C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'
 15. Slow 1200mV 85C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 16. Slow 1200mV 85C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 17. Slow 1200mV 85C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'
 18. Slow 1200mV 85C Model Hold: 'i_CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 20. Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 22. Slow 1200mV 85C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 23. Slow 1200mV 85C Model Removal: 'i_CLOCK_50'
 24. Slow 1200mV 85C Model Metastability Summary
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'i_CLOCK_50'
 32. Slow 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 33. Slow 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'
 34. Slow 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 35. Slow 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 36. Slow 1200mV 0C Model Hold: 'i_CLOCK_50'
 37. Slow 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'
 38. Slow 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 39. Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'
 40. Slow 1200mV 0C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 41. Slow 1200mV 0C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 42. Slow 1200mV 0C Model Removal: 'i_CLOCK_50'
 43. Slow 1200mV 0C Model Metastability Summary
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'i_CLOCK_50'
 50. Fast 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 51. Fast 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'
 52. Fast 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 53. Fast 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 54. Fast 1200mV 0C Model Hold: 'i_CLOCK_50'
 55. Fast 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 56. Fast 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'
 57. Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'
 58. Fast 1200mV 0C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 59. Fast 1200mV 0C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 60. Fast 1200mV 0C Model Removal: 'i_CLOCK_50'
 61. Fast 1200mV 0C Model Metastability Summary
 62. Multicorner Timing Analysis Summary
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Recovery Transfers
 71. Removal Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths Summary
 75. Clock Status Summary
 76. Unconstrained Input Ports
 77. Unconstrained Output Ports
 78. Unconstrained Input Ports
 79. Unconstrained Output Ports
 80. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ANSITerm1                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.7%      ;
;     Processor 3            ;  11.8%      ;
;     Processor 4            ;  10.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+
; i_CLOCK_50                                                                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CLOCK_50 }                                                                                                            ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IOP16:IOP16|GrayCounter:greyLow|Currstate[0] }                                                                          ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IOP16:IOP16|GrayCounter:greyLow|Currstate[1] }                                                                          ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result } ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 65.88 MHz  ; 65.88 MHz       ; i_CLOCK_50                                                                                                            ;                                                ;
; 173.1 MHz  ; 173.1 MHz       ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ;                                                ;
; 401.61 MHz ; 401.61 MHz      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ;                                                ;
; 826.45 MHz ; 402.09 MHz      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; i_CLOCK_50                                                                                                            ; -14.180 ; -3038.394     ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -8.084  ; -239.425      ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -7.635  ; -158.913      ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.453  ; -1.247        ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -0.254 ; -1.650        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 0.418  ; 0.000         ;
; i_CLOCK_50                                                                                                            ; 0.433  ; 0.000         ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.513  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; i_CLOCK_50                                   ; -1.455 ; -39.715       ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.183  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                 ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.318 ; -1.754        ;
; i_CLOCK_50                                   ; 0.914  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                            ; -3.201 ; -774.737      ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.201 ; -62.681       ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -1.487 ; -34.201       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                    ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.180 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 15.501     ;
; -14.178 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 15.499     ;
; -14.171 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 15.492     ;
; -14.169 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 15.490     ;
; -14.144 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.272      ; 15.464     ;
; -14.142 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.272      ; 15.462     ;
; -14.138 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.272      ; 15.458     ;
; -14.089 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 15.410     ;
; -14.080 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 15.401     ;
; -14.053 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.272      ; 15.373     ;
; -14.051 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.272      ; 15.371     ;
; -13.957 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 15.279     ;
; -13.948 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 15.269     ;
; -13.948 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 15.270     ;
; -13.948 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.272      ; 15.268     ;
; -13.928 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.100     ; 14.829     ;
; -13.928 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 15.247     ;
; -13.927 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.100     ; 14.828     ;
; -13.921 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 15.242     ;
; -13.908 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.272      ; 15.228     ;
; -13.896 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 15.217     ;
; -13.887 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 15.208     ;
; -13.881 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.087     ; 14.795     ;
; -13.881 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.087     ; 14.795     ;
; -13.871 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 15.193     ;
; -13.868 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.099     ; 14.770     ;
; -13.862 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 15.184     ;
; -13.861 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 15.182     ;
; -13.860 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.272      ; 15.180     ;
; -13.855 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 15.176     ;
; -13.846 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 15.167     ;
; -13.841 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 15.160     ;
; -13.835 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 15.156     ;
; -13.819 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.272      ; 15.139     ;
; -13.758 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 15.079     ;
; -13.738 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 15.057     ;
; -13.736 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 15.100     ;
; -13.736 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 15.058     ;
; -13.734 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 15.056     ;
; -13.725 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 15.047     ;
; -13.718 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 15.039     ;
; -13.716 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 15.038     ;
; -13.708 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 15.030     ;
; -13.699 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 15.021     ;
; -13.698 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.271      ; 15.017     ;
; -13.689 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 15.010     ;
; -13.672 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 14.993     ;
; -13.665 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 15.029     ;
; -13.661 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 14.982     ;
; -13.659 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.087     ; 14.573     ;
; -13.658 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.087     ; 14.572     ;
; -13.652 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 14.973     ;
; -13.645 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 14.967     ;
; -13.625 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.272      ; 14.945     ;
; -13.606 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.100     ; 14.507     ;
; -13.605 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.100     ; 14.506     ;
; -13.601 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.059     ; 14.543     ;
; -13.581 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.272      ; 14.901     ;
; -13.571 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.059     ; 14.513     ;
; -13.571 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.059     ; 14.513     ;
; -13.558 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.272      ; 14.878     ;
; -13.550 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 14.871     ;
; -13.546 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.317      ; 14.911     ;
; -13.546 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 14.910     ;
; -13.541 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 14.862     ;
; -13.540 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 14.861     ;
; -13.531 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 14.852     ;
; -13.526 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 14.889     ;
; -13.515 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.272      ; 14.835     ;
; -13.514 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.272      ; 14.834     ;
; -13.513 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.275      ; 14.836     ;
; -13.504 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.272      ; 14.824     ;
; -13.498 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.220     ; 14.326     ;
; -13.489 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.220     ; 14.317     ;
; -13.475 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 14.839     ;
; -13.475 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.317      ; 14.840     ;
; -13.471 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.272      ; 14.791     ;
; -13.467 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.316      ; 14.831     ;
; -13.462 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.221     ; 14.289     ;
; -13.455 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 14.818     ;
; -13.452 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 14.774     ;
; -13.450 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.059     ; 14.392     ;
; -13.448 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.088     ; 14.361     ;
; -13.427 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.275      ; 14.750     ;
; -13.411 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 14.733     ;
; -13.409 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.087     ; 14.323     ;
; -13.409 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.087     ; 14.323     ;
; -13.381 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.087     ; 14.295     ;
; -13.379 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.087     ; 14.293     ;
; -13.375 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 14.696     ;
; -13.368 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.272      ; 14.688     ;
; -13.366 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 14.687     ;
; -13.358 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.315      ; 14.721     ;
; -13.356 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.317      ; 14.721     ;
; -13.344 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.100     ; 14.245     ;
; -13.342 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.100     ; 14.243     ;
; -13.341 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.100     ; 14.242     ;
; -13.340 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.100     ; 14.241     ;
; -13.340 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.087     ; 14.254     ;
; -13.339 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.087     ; 14.253     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -8.084 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.995      ; 10.570     ;
; -8.082 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.995      ; 10.568     ;
; -7.900 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.780      ; 10.171     ;
; -7.863 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.995      ; 10.349     ;
; -7.799 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.780      ; 10.070     ;
; -7.792 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.780      ; 10.063     ;
; -7.714 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.780      ; 9.985      ;
; -7.711 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.780      ; 9.982      ;
; -7.697 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.780      ; 9.968      ;
; -7.656 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.780      ; 9.927      ;
; -7.634 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.995      ; 10.120     ;
; -7.594 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.780      ; 9.865      ;
; -7.411 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.995      ; 9.897      ;
; -7.301 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.990      ; 9.782      ;
; -7.265 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.995      ; 9.751      ;
; -7.264 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.995      ; 9.750      ;
; -7.262 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.995      ; 9.748      ;
; -7.155 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.195      ; 9.841      ;
; -7.151 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.995      ; 9.637      ;
; -7.034 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.780      ; 9.305      ;
; -7.006 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.777      ; 9.274      ;
; -6.989 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.990      ; 9.470      ;
; -6.985 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.195      ; 9.671      ;
; -6.885 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.410      ; 9.786      ;
; -6.883 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.410      ; 9.784      ;
; -6.847 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.195      ; 9.533      ;
; -6.627 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.410      ; 9.528      ;
; -6.582 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.410      ; 9.483      ;
; -6.515 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.195      ; 9.201      ;
; -6.512 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.195      ; 9.198      ;
; -6.438 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.195      ; 9.124      ;
; -6.414 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.410      ; 9.315      ;
; -6.411 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.410      ; 9.312      ;
; -6.353 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.410      ; 9.254      ;
; -6.313 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.195      ; 8.999      ;
; -6.265 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.410      ; 9.166      ;
; -6.191 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.405      ; 9.087      ;
; -6.155 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.195      ; 8.841      ;
; -6.155 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.195      ; 8.841      ;
; -6.106 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.410      ; 9.007      ;
; -5.725 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.192      ; 8.408      ;
; -5.622 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.780      ; 7.893      ;
; -5.409 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.995      ; 7.895      ;
; -5.356 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.405      ; 8.252      ;
; -4.792 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.195      ; 7.478      ;
; -4.777 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.396     ; 5.382      ;
; -4.708 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.148      ; 7.347      ;
; -4.596 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[6]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.393     ; 5.204      ;
; -4.590 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.410      ; 7.491      ;
; -4.494 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[2]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.394     ; 5.101      ;
; -4.488 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[5]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.394     ; 5.095      ;
; -4.419 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[4]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.394     ; 5.026      ;
; -4.376 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[1]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.396     ; 4.981      ;
; -4.157 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.147      ; 6.795      ;
; -4.150 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.678      ; 7.819      ;
; -4.150 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[3]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.401     ; 4.750      ;
; -4.149 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.678      ; 7.818      ;
; -4.149 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.678      ; 7.818      ;
; -4.149 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.678      ; 7.818      ;
; -4.133 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.678      ; 7.802      ;
; -4.106 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.149      ; 6.746      ;
; -4.082 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.998      ; 8.118      ;
; -4.073 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.363      ; 6.927      ;
; -4.070 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.363      ; 6.924      ;
; -4.050 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.393     ; 4.658      ;
; -4.050 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.076     ; 4.975      ;
; -4.012 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.936      ;
; -4.012 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.936      ;
; -4.011 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.935      ;
; -4.011 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.935      ;
; -4.009 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.077     ; 4.933      ;
; -3.986 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.191      ; 6.668      ;
; -3.971 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.894      ;
; -3.969 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.892      ;
; -3.932 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.147      ; 6.570      ;
; -3.901 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.363      ; 6.755      ;
; -3.896 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.393      ; 6.780      ;
; -3.894 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.393      ; 6.778      ;
; -3.888 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.688      ; 7.567      ;
; -3.884 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.192      ; 6.567      ;
; -3.876 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.192      ; 6.559      ;
; -3.850 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.772      ;
; -3.850 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.772      ;
; -3.849 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.771      ;
; -3.849 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.771      ;
; -3.847 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.769      ;
; -3.837 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.679      ; 7.507      ;
; -3.797 ; bufferedUART:UART|rxReadPointer[4]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.720      ;
; -3.755 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.243      ; 5.046      ;
; -3.753 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.147      ; 6.391      ;
; -3.743 ; bufferedUART:UART|rxReadPointer[4]                                                                                                           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.665      ;
; -3.743 ; bufferedUART:UART|rxReadPointer[4]                                                                                                           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.665      ;
; -3.742 ; bufferedUART:UART|rxReadPointer[4]                                                                                                           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.664      ;
; -3.742 ; bufferedUART:UART|rxReadPointer[4]                                                                                                           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.664      ;
; -3.740 ; bufferedUART:UART|rxReadPointer[4]                                                                                                           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.662      ;
; -3.729 ; bufferedUART:UART|rxReadPointer[0]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.652      ;
; -3.727 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.145      ; 6.363      ;
; -3.672 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.363      ; 6.526      ;
; -3.652 ; bufferedUART:UART|rxReadPointer[3]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.575      ;
; -3.646 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.147      ; 6.284      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                     ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -7.635 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.444      ; 10.570     ;
; -7.633 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.444      ; 10.568     ;
; -7.451 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.229      ; 10.171     ;
; -7.414 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.444      ; 10.349     ;
; -7.350 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.229      ; 10.070     ;
; -7.343 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.229      ; 10.063     ;
; -7.265 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.229      ; 9.985      ;
; -7.262 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.229      ; 9.982      ;
; -7.248 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.229      ; 9.968      ;
; -7.207 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.229      ; 9.927      ;
; -7.185 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.444      ; 10.120     ;
; -7.145 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.229      ; 9.865      ;
; -6.962 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.444      ; 9.897      ;
; -6.852 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.439      ; 9.782      ;
; -6.816 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.444      ; 9.751      ;
; -6.815 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.444      ; 9.750      ;
; -6.813 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.444      ; 9.748      ;
; -6.706 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.644      ; 9.841      ;
; -6.702 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.444      ; 9.637      ;
; -6.585 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.229      ; 9.305      ;
; -6.557 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.226      ; 9.274      ;
; -6.540 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.439      ; 9.470      ;
; -6.536 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.644      ; 9.671      ;
; -6.436 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.859      ; 9.786      ;
; -6.434 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.859      ; 9.784      ;
; -6.398 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.644      ; 9.533      ;
; -6.178 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.859      ; 9.528      ;
; -6.133 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.859      ; 9.483      ;
; -6.066 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.644      ; 9.201      ;
; -6.063 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.644      ; 9.198      ;
; -5.989 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.644      ; 9.124      ;
; -5.965 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.859      ; 9.315      ;
; -5.962 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.859      ; 9.312      ;
; -5.904 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.859      ; 9.254      ;
; -5.864 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.644      ; 8.999      ;
; -5.816 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.859      ; 9.166      ;
; -5.742 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.854      ; 9.087      ;
; -5.706 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.644      ; 8.841      ;
; -5.706 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.644      ; 8.841      ;
; -5.657 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.859      ; 9.007      ;
; -5.276 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.641      ; 8.408      ;
; -5.173 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.229      ; 7.893      ;
; -4.960 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteWritten             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.444      ; 7.895      ;
; -4.907 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.854      ; 8.252      ;
; -4.343 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.644      ; 7.478      ;
; -4.259 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.597      ; 7.347      ;
; -4.141 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteWritten             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.859      ; 7.491      ;
; -3.708 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.596      ; 6.795      ;
; -3.657 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.598      ; 6.746      ;
; -3.624 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.812      ; 6.927      ;
; -3.621 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.812      ; 6.924      ;
; -3.537 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.640      ; 6.668      ;
; -3.483 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.596      ; 6.570      ;
; -3.452 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.812      ; 6.755      ;
; -3.447 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.842      ; 6.780      ;
; -3.445 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.842      ; 6.778      ;
; -3.435 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.641      ; 6.567      ;
; -3.427 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.641      ; 6.559      ;
; -3.304 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.596      ; 6.391      ;
; -3.278 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.594      ; 6.363      ;
; -3.223 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.812      ; 6.526      ;
; -3.197 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.596      ; 6.284      ;
; -3.183 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.597      ; 6.271      ;
; -3.179 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.613      ; 6.283      ;
; -3.174 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.813      ; 6.478      ;
; -3.172 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.813      ; 6.476      ;
; -3.129 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.813      ; 6.433      ;
; -3.123 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.811      ; 6.425      ;
; -3.121 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                   ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.811      ; 6.423      ;
; -3.108 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.836      ; 6.435      ;
; -3.077 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.627      ; 6.195      ;
; -3.074 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.627      ; 6.192      ;
; -3.073 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                                   ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.811      ; 6.375      ;
; -3.070 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                                   ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.811      ; 6.372      ;
; -3.058 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.828      ; 6.377      ;
; -3.056 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                   ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.828      ; 6.375      ;
; -2.955 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.811      ; 6.257      ;
; -2.893 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                   ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.828      ; 6.212      ;
; -2.889 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                   ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.855      ; 6.235      ;
; -2.839 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.597      ; 5.927      ;
; -2.831 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.640      ; 5.962      ;
; -2.804 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.598      ; 5.893      ;
; -2.801 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.598      ; 5.890      ;
; -2.787 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                                                   ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.856      ; 6.134      ;
; -2.779 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.856      ; 6.126      ;
; -2.776 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.811      ; 6.078      ;
; -2.753 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.596      ; 5.840      ;
; -2.750 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.596      ; 5.837      ;
; -2.747 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.598      ; 5.836      ;
; -2.744 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.626      ; 5.861      ;
; -2.712 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.598      ; 5.801      ;
; -2.709 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0]                                                                                                   ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.835      ; 6.035      ;
; -2.703 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.596      ; 5.790      ;
; -2.688 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.613      ; 5.792      ;
; -2.685 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.613      ; 5.789      ;
; -2.648 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.598      ; 5.737      ;
; -2.643 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.809      ; 5.943      ;
; -2.640 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.809      ; 5.940      ;
; -2.633 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                   ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.855      ; 5.979      ;
; -2.601 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.598      ; 5.690      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.453 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.593      ; 1.537      ;
; -0.210 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.133      ;
; -0.210 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.133      ;
; -0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.111      ;
; -0.186 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.109      ;
; 0.000  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.923      ;
; 0.001  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.922      ;
; 0.004  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.919      ;
; 0.005  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.918      ;
; 0.026  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.897      ;
; 0.029  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.894      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                              ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.254 ; bufferedUART:UART|rxBuffer~14              ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.497      ; 3.485      ;
; -0.242 ; bufferedUART:UART|rxBuffer~15              ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.497      ; 3.497      ;
; -0.209 ; bufferedUART:UART|rxBuffer~20              ; bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.500      ; 3.533      ;
; -0.209 ; bufferedUART:UART|rxBuffer~17              ; bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.496      ; 3.529      ;
; -0.181 ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.484      ; 3.545      ;
; -0.159 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.524      ; 3.607      ;
; -0.159 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.524      ; 3.607      ;
; -0.157 ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.484      ; 3.569      ;
; -0.148 ; bufferedUART:UART|rxBuffer~19              ; bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.499      ; 3.593      ;
; -0.136 ; bufferedUART:UART|rxBuffer~18              ; bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.499      ; 3.605      ;
; -0.114 ; bufferedUART:UART|rxBuffer~16              ; bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.499      ; 3.627      ;
; -0.054 ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.484      ; 3.672      ;
; -0.030 ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.484      ; 3.696      ;
; 0.004  ; bufferedUART:UART|rxBuffer~21              ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.487      ; 3.733      ;
; 0.117  ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.484      ; 3.843      ;
; 0.146  ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.484      ; 3.872      ;
; 0.153  ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.484      ; 3.879      ;
; 0.177  ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.484      ; 3.903      ;
; 0.178  ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.484      ; 3.904      ;
; 0.202  ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.484      ; 3.928      ;
; 0.240  ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.527      ; 4.009      ;
; 0.267  ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.527      ; 4.036      ;
; 0.294  ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.526      ; 4.062      ;
; 0.294  ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.526      ; 4.062      ;
; 0.294  ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.526      ; 4.062      ;
; 0.311  ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.484      ; 4.037      ;
; 0.354  ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.536      ; 4.132      ;
; 0.379  ; bufferedUART:UART|txByteSent               ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.054      ; 3.675      ;
; 0.455  ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; bufferedUART:UART|rxReadPointer[5]         ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; bufferedUART:UART|rxReadPointer[2]         ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; bufferedUART:UART|rxReadPointer[1]         ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; bufferedUART:UART|rxReadPointer[0]         ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; bufferedUART:UART|rxReadPointer[3]         ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; bufferedUART:UART|rxReadPointer[4]         ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.484  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.484      ; 4.210      ;
; 0.485  ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.484      ; 4.211      ;
; 0.487  ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.484      ; 4.213      ;
; 0.494  ; bufferedUART:UART|txByteSent               ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.057      ; 3.793      ;
; 0.508  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.484      ; 4.234      ;
; 0.511  ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.484      ; 4.237      ;
; 0.519  ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[1]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.810      ;
; 0.520  ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.811      ;
; 0.530  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.484      ; 4.256      ;
; 0.589  ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.484      ; 4.315      ;
; 0.624  ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.801      ; 4.709      ;
; 0.636  ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.364      ;
; 0.651  ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.379      ;
; 0.651  ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.379      ;
; 0.651  ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.379      ;
; 0.652  ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.380      ;
; 0.751  ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.801      ; 4.836      ;
; 0.763  ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.491      ;
; 0.778  ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.506      ;
; 0.778  ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.506      ;
; 0.778  ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.506      ;
; 0.779  ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.507      ;
; 0.808  ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.412      ; 3.462      ;
; 0.916  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.748      ; 3.406      ;
; 0.944  ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.801      ; 5.029      ;
; 0.956  ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dataOut[1]                                                                      ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.410      ; 3.608      ;
; 0.970  ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.698      ;
; 0.973  ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.801      ; 5.058      ;
; 0.974  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.753      ; 3.469      ;
; 0.985  ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.713      ;
; 0.985  ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.713      ;
; 0.985  ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.713      ;
; 0.986  ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.714      ;
; 0.995  ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.723      ;
; 1.010  ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.738      ;
; 1.010  ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.738      ;
; 1.010  ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.738      ;
; 1.011  ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 4.739      ;
; 1.101  ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.487      ; 4.830      ;
; 1.111  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.735      ; 3.588      ;
; 1.130  ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.487      ; 4.859      ;
; 1.153  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dataOut[1]                                                                      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.533      ; 1.418      ;
; 1.161  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.752      ; 3.655      ;
; 1.164  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.752      ; 3.658      ;
; 1.185  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.753      ; 3.680      ;
; 1.196  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.535      ; 1.463      ;
; 1.248  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.753      ; 3.743      ;
; 1.263  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.801      ; 5.348      ;
; 1.292  ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.801      ; 5.377      ;
; 1.295  ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.487      ; 5.024      ;
; 1.295  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.748      ; 3.785      ;
; 1.298  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]   ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.535      ; 1.565      ;
; 1.301  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 5.029      ;
; 1.304  ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 5.032      ;
; 1.306  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.531      ; 3.579      ;
; 1.316  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 5.044      ;
; 1.316  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 5.044      ;
; 1.316  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 5.044      ;
; 1.317  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 5.045      ;
; 1.319  ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 5.047      ;
; 1.319  ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 5.047      ;
; 1.319  ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 5.047      ;
; 1.320  ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.486      ; 5.048      ;
; 1.327  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]   ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.538      ; 1.597      ;
; 1.347  ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[3]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.108      ; 1.667      ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'                                                                                                                                                              ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                     ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.418 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.246      ; 3.406      ;
; 0.476 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.251      ; 3.469      ;
; 0.613 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.233      ; 3.588      ;
; 0.663 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.250      ; 3.655      ;
; 0.666 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.250      ; 3.658      ;
; 0.687 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.251      ; 3.680      ;
; 0.750 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.251      ; 3.743      ;
; 0.797 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.246      ; 3.785      ;
; 0.808 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.029      ; 3.579      ;
; 0.856 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.251      ; 3.849      ;
; 0.886 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.589      ; 3.217      ;
; 0.886 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.589      ; 3.217      ;
; 0.898 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.590      ; 3.230      ;
; 0.898 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.590      ; 3.230      ;
; 0.898 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.590      ; 3.230      ;
; 0.898 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.590      ; 3.230      ;
; 0.898 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.590      ; 3.230      ;
; 0.932 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.011      ; 3.685      ;
; 0.935 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.014      ; 3.691      ;
; 0.938 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.014      ; 3.694      ;
; 0.970 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.023      ; 3.735      ;
; 0.981 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.238      ; 3.961      ;
; 0.990 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.233      ; 3.965      ;
; 0.991 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.238      ; 3.971      ;
; 1.040 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.250      ; 4.032      ;
; 1.043 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.250      ; 4.035      ;
; 1.044 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.247      ; 4.033      ;
; 1.057 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.238      ; 4.037      ;
; 1.060 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.238      ; 4.040      ;
; 1.066 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.251      ; 4.059      ;
; 1.067 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.015      ; 3.824      ;
; 1.069 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.028      ; 3.839      ;
; 1.075 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.027      ; 3.844      ;
; 1.078 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.027      ; 3.847      ;
; 1.090 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.732      ; 2.054      ;
; 1.090 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.732      ; 2.054      ;
; 1.102 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.733      ; 2.067      ;
; 1.102 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.733      ; 2.067      ;
; 1.102 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.733      ; 2.067      ;
; 1.102 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.733      ; 2.067      ;
; 1.102 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.733      ; 2.067      ;
; 1.113 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.028      ; 3.883      ;
; 1.115 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.590      ; 3.447      ;
; 1.130 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.251      ; 4.123      ;
; 1.133 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.239      ; 4.114      ;
; 1.135 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.027      ; 3.904      ;
; 1.137 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.028      ; 3.907      ;
; 1.174 ; bufferedUART:UART|txByteSent               ; bufferedUART:UART|txByteWritten             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.777      ; 3.693      ;
; 1.211 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.238      ; 4.191      ;
; 1.213 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.238      ; 4.193      ;
; 1.257 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.028      ; 4.027      ;
; 1.303 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.233      ; 4.278      ;
; 1.308 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.015      ; 4.065      ;
; 1.311 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.011      ; 4.064      ;
; 1.316 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.026      ; 4.084      ;
; 1.319 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.733      ; 2.284      ;
; 1.351 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.251      ; 4.344      ;
; 1.353 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.251      ; 4.346      ;
; 1.359 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.238      ; 4.339      ;
; 1.363 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.987      ; 4.092      ;
; 1.369 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.238      ; 4.349      ;
; 1.371 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.245      ; 4.358      ;
; 1.400 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.238      ; 4.380      ;
; 1.434 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.238      ; 4.414      ;
; 1.437 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.238      ; 4.417      ;
; 1.438 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.250      ; 4.430      ;
; 1.439 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.025      ; 4.206      ;
; 1.449 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.028      ; 4.219      ;
; 1.452 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.016      ; 4.210      ;
; 1.453 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.027      ; 4.222      ;
; 1.454 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.015      ; 4.211      ;
; 1.456 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.027      ; 4.225      ;
; 1.492 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.028      ; 4.262      ;
; 1.492 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.027      ; 4.261      ;
; 1.511 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.239      ; 4.492      ;
; 1.517 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.028      ; 4.287      ;
; 1.519 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.012      ; 4.273      ;
; 1.551 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.015      ; 4.308      ;
; 1.599 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.205      ; 4.546      ;
; 1.636 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.028      ; 4.406      ;
; 1.639 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.014      ; 4.395      ;
; 1.646 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.238      ; 4.626      ;
; 1.652 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.015      ; 4.409      ;
; 1.664 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.014      ; 4.420      ;
; 1.667 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.014      ; 4.423      ;
; 1.684 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.250      ; 4.676      ;
; 1.685 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.015      ; 4.442      ;
; 1.692 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.238      ; 4.672      ;
; 1.693 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.026      ; 4.461      ;
; 1.696 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.024      ; 4.462      ;
; 1.710 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.014      ; 4.466      ;
; 1.729 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.251      ; 4.722      ;
; 1.731 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.251      ; 4.724      ;
; 1.763 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.079      ; 2.054      ;
; 1.763 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.079      ; 2.054      ;
; 1.775 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.080      ; 2.067      ;
; 1.775 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.080      ; 2.067      ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; bufferedUART:UART|txBuffer[7]                                                                                                  ; bufferedUART:UART|txBuffer[7]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; bufferedUART:UART|txByteSent                                                                                                   ; bufferedUART:UART|txByteSent                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.099      ; 0.746      ;
; 0.436 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.098      ; 0.746      ;
; 0.452 ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.082      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                             ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txBitCount[3]                                                                                                ; bufferedUART:UART|txBitCount[3]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txBitCount[2]                                                                                                ; bufferedUART:UART|txBitCount[2]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txBitCount[1]                                                                                                ; bufferedUART:UART|txBitCount[1]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; bufferedUART:UART|txBitCount[0]                                                                                                ; bufferedUART:UART|txBitCount[0]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxBitCount[3]                                                                                                ; bufferedUART:UART|rxBitCount[3]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxBitCount[2]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxBitCount[1]                                                                                                ; bufferedUART:UART|rxBitCount[1]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; bufferedUART:UART|rxdFiltered                                                                                                  ; bufferedUART:UART|rxdFiltered                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.746      ;
; 0.459 ; bufferedUART:UART|rxInPointer[3]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.474      ; 1.187      ;
; 0.464 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[1]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.480      ; 1.198      ;
; 0.466 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[2]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.480      ; 1.200      ;
; 0.467 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[0]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                      ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.758      ;
; 0.473 ; bufferedUART:UART|rxInPointer[1]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.474      ; 1.201      ;
; 0.486 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[3]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.480      ; 1.220      ;
; 0.486 ; Debouncer:debounceReset|w_dly1                                                                                                 ; Debouncer:debounceReset|w_dly2                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.097      ; 0.795      ;
; 0.494 ; bufferedUART:UART|rxBitCount[1]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.785      ;
; 0.501 ; ANSIDisplayVGA:ANSIDisplay|cursBlinkCount[25]                                                                                  ; ANSIDisplayVGA:ANSIDisplay|cursorOn                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; bufferedUART:UART|rxInPointer[2]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.474      ; 1.229      ;
; 0.512 ; Debouncer:debounceReset|w_dly3                                                                                                 ; Debouncer:debounceReset|w_dly4                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.803      ;
; 0.513 ; bufferedUART:UART|rxInPointer[0]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.474      ; 1.241      ;
; 0.527 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearLine                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearL2                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.820      ;
; 0.536 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.828      ;
; 0.537 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.829      ;
; 0.555 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.847      ;
; 0.641 ; bufferedUART:UART|txBuffer[4]                                                                                                  ; bufferedUART:UART|txBuffer[3]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.933      ;
; 0.643 ; Debouncer:debounceReset|w_dly4                                                                                                 ; Debouncer:debounceReset|o_PinOut                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.934      ;
; 0.643 ; bufferedUART:UART|txBuffer[1]                                                                                                  ; bufferedUART:UART|txBuffer[0]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; bufferedUART:UART|txBuffer[6]                                                                                                  ; bufferedUART:UART|txBuffer[5]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.935      ;
; 0.644 ; bufferedUART:UART|txBuffer[2]                                                                                                  ; bufferedUART:UART|txBuffer[1]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.936      ;
; 0.658 ; ANSIDisplayVGA:ANSIDisplay|cursBlinkCount[24]                                                                                  ; ANSIDisplayVGA:ANSIDisplay|cursorOn                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.950      ;
; 0.677 ; ANSIDisplayVGA:ANSIDisplay|vertLineCount[2]                                                                                    ; ANSIDisplayVGA:ANSIDisplay|vSync                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 0.968      ;
; 0.694 ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                     ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.987      ;
; 0.700 ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                     ; BaudRate6850:BAUDRATEGEN|o_serialEn                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 0.993      ;
; 0.702 ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.538      ; 1.494      ;
; 0.707 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 0.999      ;
; 0.713 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                         ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.004      ;
; 0.718 ; ANSIDisplayVGA:ANSIDisplay|dispState.ins2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.ins3                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.009      ;
; 0.719 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.538      ; 1.511      ;
; 0.724 ; bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.016      ;
; 0.725 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearChar                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearC2                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.016      ;
; 0.725 ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.017      ;
; 0.727 ; bufferedUART:UART|rxClockCount[1]                                                                                              ; bufferedUART:UART|rxClockCount[1]                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.099      ; 1.038      ;
; 0.727 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[3]                                                                                      ; ANSIDisplayVGA:ANSIDisplay|savedCursorHoriz[3]                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.019      ;
; 0.729 ; bufferedUART:UART|rxClockCount[2]                                                                                              ; bufferedUART:UART|rxClockCount[2]                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.099      ; 1.040      ;
; 0.731 ; bufferedUART:UART|rxClockCount[4]                                                                                              ; bufferedUART:UART|rxClockCount[4]                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.099      ; 1.042      ;
; 0.734 ; ANSIDisplayVGA:ANSIDisplay|dispState.del2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.del3                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.079      ; 1.025      ;
; 0.736 ; BaudRate6850:BAUDRATEGEN|w_serialCount[8]                                                                                      ; BaudRate6850:BAUDRATEGEN|w_serialCount[8]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.081      ; 1.029      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.513 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.803      ;
; 0.513 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.803      ;
; 0.537 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.827      ;
; 0.537 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.827      ;
; 0.537 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.827      ;
; 0.538 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.828      ;
; 0.679 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.969      ;
; 0.682 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.972      ;
; 0.735 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.025      ;
; 0.736 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.026      ;
; 0.817 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.866      ; 1.425      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_CLOCK_50'                                                                                                                  ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.455 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.046     ; 2.410      ;
; -1.455 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.046     ; 2.410      ;
; -1.263 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.109     ; 2.155      ;
; -1.263 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.109     ; 2.155      ;
; -1.263 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.109     ; 2.155      ;
; -1.263 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.109     ; 2.155      ;
; -1.263 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.109     ; 2.155      ;
; -1.263 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.109     ; 2.155      ;
; -1.263 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.109     ; 2.155      ;
; -1.211 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.057     ; 2.155      ;
; -1.211 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.057     ; 2.155      ;
; -1.211 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.057     ; 2.155      ;
; -1.211 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.057     ; 2.155      ;
; -1.211 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.057     ; 2.155      ;
; -1.211 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.057     ; 2.155      ;
; -0.965 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.356      ; 2.322      ;
; -0.965 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.356      ; 2.322      ;
; -0.965 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.356      ; 2.322      ;
; -0.965 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.356      ; 2.322      ;
; -0.965 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.356      ; 2.322      ;
; -0.965 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.356      ; 2.322      ;
; -0.965 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.356      ; 2.322      ;
; -0.965 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.356      ; 2.322      ;
; -0.890 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.811      ;
; -0.890 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.811      ;
; -0.890 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.811      ;
; -0.683 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.604      ;
; -0.683 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.604      ;
; -0.683 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.604      ;
; -0.683 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.604      ;
; -0.683 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.604      ;
; -0.683 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.604      ;
; -0.683 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.604      ;
; -0.683 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.604      ;
; -0.683 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.604      ;
; -0.683 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 1.604      ;
; -0.646 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.390      ; 2.037      ;
; -0.472 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.363      ; 1.836      ;
; -0.472 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.363      ; 1.836      ;
; -0.472 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.363      ; 1.836      ;
; -0.472 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.363      ; 1.836      ;
; -0.472 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.363      ; 1.836      ;
; -0.472 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.363      ; 1.836      ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                   ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; 0.183 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.082      ; 3.890      ;
; 0.183 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.082      ; 3.890      ;
; 0.435 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.084      ; 3.640      ;
; 0.435 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.084      ; 3.640      ;
; 0.435 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.084      ; 3.640      ;
; 0.435 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.084      ; 3.640      ;
; 0.462 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.084      ; 3.613      ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                     ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -0.318 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.526      ; 3.450      ;
; -0.290 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.526      ; 3.478      ;
; -0.290 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.526      ; 3.478      ;
; -0.290 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.526      ; 3.478      ;
; -0.290 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.526      ; 3.478      ;
; -0.138 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.524      ; 3.628      ;
; -0.138 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.524      ; 3.628      ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_CLOCK_50'                                                                                                                  ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.914 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.576      ; 1.702      ;
; 0.914 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.576      ; 1.702      ;
; 0.914 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.576      ; 1.702      ;
; 0.914 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.576      ; 1.702      ;
; 0.914 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.576      ; 1.702      ;
; 0.914 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.576      ; 1.702      ;
; 1.154 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.569      ; 1.935      ;
; 1.160 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.160 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.452      ;
; 1.407 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.699      ;
; 1.407 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.699      ;
; 1.407 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.080      ; 1.699      ;
; 1.453 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.533      ; 2.198      ;
; 1.453 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.533      ; 2.198      ;
; 1.453 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.533      ; 2.198      ;
; 1.453 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.533      ; 2.198      ;
; 1.453 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.533      ; 2.198      ;
; 1.453 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.533      ; 2.198      ;
; 1.453 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.533      ; 2.198      ;
; 1.453 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.533      ; 2.198      ;
; 1.689 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.138      ; 2.039      ;
; 1.689 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.138      ; 2.039      ;
; 1.689 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.138      ; 2.039      ;
; 1.689 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.138      ; 2.039      ;
; 1.689 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.138      ; 2.039      ;
; 1.689 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.138      ; 2.039      ;
; 1.767 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.084      ; 2.063      ;
; 1.767 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.084      ; 2.063      ;
; 1.767 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.084      ; 2.063      ;
; 1.767 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.084      ; 2.063      ;
; 1.767 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.084      ; 2.063      ;
; 1.767 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.084      ; 2.063      ;
; 1.767 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.084      ; 2.063      ;
; 1.927 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.149      ; 2.288      ;
; 1.927 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.149      ; 2.288      ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                     ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 71.31 MHz  ; 71.31 MHz       ; i_CLOCK_50                                                                                                            ;                                                ;
; 187.86 MHz ; 187.86 MHz      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ;                                                ;
; 429.18 MHz ; 402.09 MHz      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; limit due to minimum period restriction (tmin) ;
; 905.8 MHz  ; 402.09 MHz      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+
; i_CLOCK_50                                                                                                            ; -13.023 ; -2801.293     ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -7.645  ; -222.676      ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -7.238  ; -149.764      ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.479  ; -0.826        ;
+-----------------------------------------------------------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -0.418 ; -3.447        ;
; i_CLOCK_50                                                                                                            ; 0.383  ; 0.000         ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 0.403  ; 0.000         ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.483  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                 ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; i_CLOCK_50                                   ; -1.296 ; -33.005       ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.265  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                  ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.450 ; -2.784        ;
; i_CLOCK_50                                   ; 0.840  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                            ; -3.201 ; -774.784      ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.201 ; -65.867       ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -1.487 ; -34.201       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                    ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.023 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.238      ; 14.300     ;
; -12.981 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.238      ; 14.258     ;
; -12.951 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.238      ; 14.228     ;
; -12.949 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.238      ; 14.226     ;
; -12.944 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.243      ; 14.226     ;
; -12.942 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.243      ; 14.224     ;
; -12.913 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.238      ; 14.190     ;
; -12.911 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.242      ; 14.192     ;
; -12.909 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.106     ; 13.805     ;
; -12.909 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.242      ; 14.190     ;
; -12.908 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.106     ; 13.804     ;
; -12.906 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.243      ; 14.188     ;
; -12.894 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.238      ; 14.171     ;
; -12.873 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.242      ; 14.154     ;
; -12.867 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.105     ; 13.764     ;
; -12.862 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.097     ; 13.767     ;
; -12.861 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.097     ; 13.766     ;
; -12.853 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.241      ; 14.133     ;
; -12.820 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.237      ; 14.096     ;
; -12.813 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.242      ; 14.094     ;
; -12.812 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.238      ; 14.089     ;
; -12.811 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.241      ; 14.091     ;
; -12.808 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.242      ; 14.089     ;
; -12.780 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.241      ; 14.060     ;
; -12.766 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.242      ; 14.047     ;
; -12.724 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.241      ; 14.004     ;
; -12.713 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.238      ; 13.990     ;
; -12.706 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.243      ; 13.988     ;
; -12.700 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.238      ; 13.977     ;
; -12.693 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.243      ; 13.975     ;
; -12.679 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.242      ; 13.960     ;
; -12.673 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.242      ; 13.954     ;
; -12.669 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.097     ; 13.574     ;
; -12.668 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.097     ; 13.573     ;
; -12.660 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.242      ; 13.941     ;
; -12.651 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.237      ; 13.927     ;
; -12.650 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 13.963     ;
; -12.644 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.242      ; 13.925     ;
; -12.642 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.241      ; 13.922     ;
; -12.641 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 13.954     ;
; -12.630 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.106     ; 13.526     ;
; -12.629 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.106     ; 13.525     ;
; -12.620 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 13.551     ;
; -12.611 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.241      ; 13.891     ;
; -12.597 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.242      ; 13.878     ;
; -12.590 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.237      ; 13.866     ;
; -12.587 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 13.519     ;
; -12.586 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 13.518     ;
; -12.583 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.242      ; 13.864     ;
; -12.550 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.241      ; 13.830     ;
; -12.534 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.238      ; 13.811     ;
; -12.525 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.241      ; 13.805     ;
; -12.523 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.241      ; 13.803     ;
; -12.516 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.238      ; 13.793     ;
; -12.513 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.237      ; 13.789     ;
; -12.509 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.243      ; 13.791     ;
; -12.506 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.242      ; 13.787     ;
; -12.497 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 13.429     ;
; -12.487 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.241      ; 13.767     ;
; -12.482 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.243      ; 13.764     ;
; -12.480 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.796     ;
; -12.476 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.097     ; 13.381     ;
; -12.476 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 13.789     ;
; -12.476 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.242      ; 13.757     ;
; -12.473 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.241      ; 13.753     ;
; -12.471 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.787     ;
; -12.465 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 13.778     ;
; -12.448 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.097     ; 13.353     ;
; -12.448 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.097     ; 13.353     ;
; -12.440 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.243      ; 13.722     ;
; -12.435 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.278      ; 13.752     ;
; -12.426 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.278      ; 13.743     ;
; -12.424 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.097     ; 13.329     ;
; -12.422 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.097     ; 13.327     ;
; -12.413 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.238      ; 13.690     ;
; -12.406 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.243      ; 13.688     ;
; -12.402 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.274      ; 13.715     ;
; -12.399 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.238      ; 13.676     ;
; -12.394 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.240      ; 13.673     ;
; -12.392 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.238      ; 13.669     ;
; -12.388 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.223     ; 13.204     ;
; -12.385 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.243      ; 13.667     ;
; -12.382 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.106     ; 13.278     ;
; -12.381 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.097     ; 13.286     ;
; -12.381 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.218     ; 13.202     ;
; -12.380 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.097     ; 13.285     ;
; -12.380 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.106     ; 13.276     ;
; -12.378 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.106     ; 13.274     ;
; -12.377 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.106     ; 13.273     ;
; -12.373 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.242      ; 13.654     ;
; -12.364 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.241      ; 13.644     ;
; -12.353 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.243      ; 13.635     ;
; -12.352 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.242      ; 13.633     ;
; -12.348 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.219     ; 13.168     ;
; -12.319 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.242      ; 13.600     ;
; -12.306 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.622     ;
; -12.295 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.273      ; 13.607     ;
; -12.295 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.277      ; 13.611     ;
; -12.292 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.070     ; 13.224     ;
; -12.287 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.241      ; 13.567     ;
+---------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -7.645 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.816      ; 9.953      ;
; -7.643 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.816      ; 9.951      ;
; -7.398 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.632      ; 9.522      ;
; -7.396 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.816      ; 9.704      ;
; -7.354 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.632      ; 9.478      ;
; -7.316 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.632      ; 9.440      ;
; -7.255 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.632      ; 9.379      ;
; -7.253 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.632      ; 9.377      ;
; -7.232 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.632      ; 9.356      ;
; -7.186 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.632      ; 9.310      ;
; -7.182 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.816      ; 9.490      ;
; -7.112 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.632      ; 9.236      ;
; -6.987 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.816      ; 9.295      ;
; -6.926 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.811      ; 9.229      ;
; -6.850 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.816      ; 9.158      ;
; -6.805 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.816      ; 9.113      ;
; -6.802 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.816      ; 9.110      ;
; -6.744 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.816      ; 9.052      ;
; -6.626 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.978      ; 9.096      ;
; -6.614 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.632      ; 8.738      ;
; -6.552 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.811      ; 8.855      ;
; -6.540 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.629      ; 8.661      ;
; -6.535 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.162      ; 9.189      ;
; -6.533 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.162      ; 9.187      ;
; -6.402 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.978      ; 8.872      ;
; -6.287 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.978      ; 8.757      ;
; -6.145 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.978      ; 8.615      ;
; -6.143 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.978      ; 8.613      ;
; -6.120 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.162      ; 8.774      ;
; -6.059 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.162      ; 8.713      ;
; -6.042 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.978      ; 8.512      ;
; -5.936 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.162      ; 8.590      ;
; -5.933 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.162      ; 8.587      ;
; -5.878 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.157      ; 8.527      ;
; -5.845 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.162      ; 8.499      ;
; -5.805 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.162      ; 8.459      ;
; -5.797 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.162      ; 8.451      ;
; -5.775 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.978      ; 8.245      ;
; -5.685 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.978      ; 8.155      ;
; -5.685 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.978      ; 8.155      ;
; -5.292 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.975      ; 7.759      ;
; -5.256 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.632      ; 7.380      ;
; -5.077 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.816      ; 7.385      ;
; -5.039 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.157      ; 7.688      ;
; -4.587 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.954      ; 7.033      ;
; -4.427 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.978      ; 6.897      ;
; -4.323 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.348     ; 4.977      ;
; -4.253 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.162      ; 6.907      ;
; -4.159 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[6]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.345     ; 4.816      ;
; -4.057 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[2]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.345     ; 4.714      ;
; -4.055 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[5]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.345     ; 4.712      ;
; -4.047 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.954      ; 6.493      ;
; -4.019 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.955      ; 6.466      ;
; -3.994 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.138      ; 6.624      ;
; -3.992 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[4]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.345     ; 4.649      ;
; -3.991 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.138      ; 6.621      ;
; -3.940 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[1]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.348     ; 4.594      ;
; -3.920 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.991      ; 6.403      ;
; -3.849 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.166      ; 6.507      ;
; -3.847 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.166      ; 6.505      ;
; -3.842 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.138      ; 6.472      ;
; -3.823 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.954      ; 6.269      ;
; -3.809 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.067     ; 4.744      ;
; -3.809 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.992      ; 6.293      ;
; -3.795 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.068     ; 4.729      ;
; -3.794 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.068     ; 4.728      ;
; -3.794 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.068     ; 4.728      ;
; -3.794 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.068     ; 4.728      ;
; -3.794 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.992      ; 6.278      ;
; -3.793 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.068     ; 4.727      ;
; -3.729 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[3]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.354     ; 4.377      ;
; -3.721 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.653      ;
; -3.707 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.639      ;
; -3.667 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.954      ; 6.113      ;
; -3.654 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.872      ; 7.555      ;
; -3.640 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.345     ; 4.297      ;
; -3.633 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.589      ; 7.214      ;
; -3.633 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.589      ; 7.214      ;
; -3.632 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.589      ; 7.213      ;
; -3.632 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.589      ; 7.213      ;
; -3.628 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.138      ; 6.258      ;
; -3.626 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.589      ; 7.207      ;
; -3.625 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.556      ;
; -3.624 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.555      ;
; -3.624 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.555      ;
; -3.624 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.555      ;
; -3.623 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.554      ;
; -3.618 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.951      ; 6.061      ;
; -3.568 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.139      ; 6.199      ;
; -3.566 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.139      ; 6.197      ;
; -3.558 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.954      ; 6.004      ;
; -3.553 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.139      ; 6.184      ;
; -3.538 ; bufferedUART:UART|rxReadPointer[4]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.470      ;
; -3.538 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.970      ; 6.000      ;
; -3.535 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.954      ; 5.981      ;
; -3.530 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.138      ; 6.160      ;
; -3.528 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                   ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.138      ; 6.158      ;
; -3.524 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.160      ; 6.176      ;
; -3.523 ; bufferedUART:UART|rxReadPointer[4]                                                                                                           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.454      ;
; -3.522 ; bufferedUART:UART|rxReadPointer[4]                                                                                                           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.453      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                     ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -7.238 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.223      ; 9.953      ;
; -7.236 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.223      ; 9.951      ;
; -6.991 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.039      ; 9.522      ;
; -6.989 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.223      ; 9.704      ;
; -6.947 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.039      ; 9.478      ;
; -6.909 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.039      ; 9.440      ;
; -6.848 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.039      ; 9.379      ;
; -6.846 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.039      ; 9.377      ;
; -6.825 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.039      ; 9.356      ;
; -6.779 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.039      ; 9.310      ;
; -6.775 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.223      ; 9.490      ;
; -6.705 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.039      ; 9.236      ;
; -6.580 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.223      ; 9.295      ;
; -6.519 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.218      ; 9.229      ;
; -6.443 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.223      ; 9.158      ;
; -6.398 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.223      ; 9.113      ;
; -6.395 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.223      ; 9.110      ;
; -6.337 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.223      ; 9.052      ;
; -6.219 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.385      ; 9.096      ;
; -6.207 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.039      ; 8.738      ;
; -6.145 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.218      ; 8.855      ;
; -6.133 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.036      ; 8.661      ;
; -6.128 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.569      ; 9.189      ;
; -6.126 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.569      ; 9.187      ;
; -5.995 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.385      ; 8.872      ;
; -5.880 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.385      ; 8.757      ;
; -5.738 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.385      ; 8.615      ;
; -5.736 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.385      ; 8.613      ;
; -5.713 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.569      ; 8.774      ;
; -5.652 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.569      ; 8.713      ;
; -5.635 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.385      ; 8.512      ;
; -5.529 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.569      ; 8.590      ;
; -5.526 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.569      ; 8.587      ;
; -5.471 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.564      ; 8.527      ;
; -5.438 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.569      ; 8.499      ;
; -5.398 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.569      ; 8.459      ;
; -5.390 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.569      ; 8.451      ;
; -5.368 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.385      ; 8.245      ;
; -5.278 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.385      ; 8.155      ;
; -5.278 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.385      ; 8.155      ;
; -4.885 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.382      ; 7.759      ;
; -4.849 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.039      ; 7.380      ;
; -4.670 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteWritten             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.223      ; 7.385      ;
; -4.632 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.564      ; 7.688      ;
; -4.180 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.361      ; 7.033      ;
; -4.020 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.385      ; 6.897      ;
; -3.846 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteWritten             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.569      ; 6.907      ;
; -3.640 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.361      ; 6.493      ;
; -3.612 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.362      ; 6.466      ;
; -3.587 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.545      ; 6.624      ;
; -3.584 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.545      ; 6.621      ;
; -3.513 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.398      ; 6.403      ;
; -3.442 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.573      ; 6.507      ;
; -3.440 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.573      ; 6.505      ;
; -3.435 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.545      ; 6.472      ;
; -3.416 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.361      ; 6.269      ;
; -3.402 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.399      ; 6.293      ;
; -3.387 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.399      ; 6.278      ;
; -3.260 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.361      ; 6.113      ;
; -3.221 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.545      ; 6.258      ;
; -3.211 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.358      ; 6.061      ;
; -3.161 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.546      ; 6.199      ;
; -3.159 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.546      ; 6.197      ;
; -3.151 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.361      ; 6.004      ;
; -3.146 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.546      ; 6.184      ;
; -3.131 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.377      ; 6.000      ;
; -3.128 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.361      ; 5.981      ;
; -3.123 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.545      ; 6.160      ;
; -3.121 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                   ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.545      ; 6.158      ;
; -3.117 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.567      ; 6.176      ;
; -3.072 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.561      ; 6.125      ;
; -3.070 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                   ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.561      ; 6.123      ;
; -3.052 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.389      ; 5.933      ;
; -3.050 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.389      ; 5.931      ;
; -3.047 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                                   ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.545      ; 6.084      ;
; -3.044 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                                   ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.545      ; 6.081      ;
; -2.950 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.545      ; 5.987      ;
; -2.903 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                   ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.582      ; 5.977      ;
; -2.886 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                   ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.561      ; 5.939      ;
; -2.832 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.398      ; 5.722      ;
; -2.820 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.361      ; 5.673      ;
; -2.794 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.545      ; 5.831      ;
; -2.792 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                                                   ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.583      ; 5.867      ;
; -2.777 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.583      ; 5.852      ;
; -2.771 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.362      ; 5.625      ;
; -2.769 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.362      ; 5.623      ;
; -2.741 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0]                                                                                                   ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.567      ; 5.800      ;
; -2.733 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.361      ; 5.586      ;
; -2.731 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.361      ; 5.584      ;
; -2.727 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.388      ; 5.607      ;
; -2.715 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.363      ; 5.570      ;
; -2.682 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.362      ; 5.536      ;
; -2.682 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.377      ; 5.551      ;
; -2.680 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.377      ; 5.549      ;
; -2.650 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.361      ; 5.503      ;
; -2.631 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                   ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.582      ; 5.705      ;
; -2.618 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.542      ; 5.652      ;
; -2.615 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.362      ; 5.469      ;
; -2.615 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.542      ; 5.649      ;
; -2.579 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.358      ; 5.429      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.479 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.490      ; 1.461      ;
; -0.104 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 1.039      ;
; -0.104 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 1.039      ;
; -0.071 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 1.006      ;
; -0.068 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 1.003      ;
; 0.104  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.831      ;
; 0.104  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.831      ;
; 0.107  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.828      ;
; 0.108  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.827      ;
; 0.125  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.810      ;
; 0.129  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.067     ; 0.806      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.418 ; bufferedUART:UART|rxBuffer~14              ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.331      ; 3.138      ;
; -0.408 ; bufferedUART:UART|rxBuffer~15              ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.331      ; 3.148      ;
; -0.392 ; bufferedUART:UART|rxBuffer~20              ; bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.334      ; 3.167      ;
; -0.380 ; bufferedUART:UART|rxBuffer~17              ; bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.326      ; 3.171      ;
; -0.371 ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.316      ; 3.170      ;
; -0.344 ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.316      ; 3.197      ;
; -0.327 ; bufferedUART:UART|rxBuffer~19              ; bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.334      ; 3.232      ;
; -0.316 ; bufferedUART:UART|rxBuffer~18              ; bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.334      ; 3.243      ;
; -0.314 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.351      ; 3.262      ;
; -0.314 ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.351      ; 3.262      ;
; -0.301 ; bufferedUART:UART|rxBuffer~16              ; bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.334      ; 3.258      ;
; -0.262 ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.316      ; 3.279      ;
; -0.235 ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.316      ; 3.306      ;
; -0.190 ; bufferedUART:UART|rxBuffer~21              ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 3.354      ;
; -0.067 ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.316      ; 3.474      ;
; -0.054 ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.316      ; 3.487      ;
; -0.051 ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.316      ; 3.490      ;
; -0.040 ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.316      ; 3.501      ;
; -0.036 ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.316      ; 3.505      ;
; -0.024 ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.316      ; 3.517      ;
; 0.042  ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.354      ; 3.621      ;
; 0.067  ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.354      ; 3.646      ;
; 0.086  ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.354      ; 3.665      ;
; 0.086  ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.354      ; 3.665      ;
; 0.086  ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.354      ; 3.665      ;
; 0.130  ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.316      ; 3.671      ;
; 0.162  ; bufferedUART:UART|func_reset               ; bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.361      ; 3.748      ;
; 0.168  ; bufferedUART:UART|txByteSent               ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.904      ; 3.297      ;
; 0.223  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.316      ; 3.764      ;
; 0.227  ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.316      ; 3.768      ;
; 0.250  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.316      ; 3.791      ;
; 0.254  ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.316      ; 3.795      ;
; 0.268  ; bufferedUART:UART|txByteSent               ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.907      ; 3.400      ;
; 0.273  ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.316      ; 3.814      ;
; 0.298  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.316      ; 3.839      ;
; 0.352  ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.316      ; 3.893      ;
; 0.358  ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.318      ; 3.901      ;
; 0.363  ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 3.907      ;
; 0.363  ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 3.907      ;
; 0.364  ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 3.908      ;
; 0.364  ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 3.908      ;
; 0.403  ; bufferedUART:UART|rxReadPointer[2]         ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; bufferedUART:UART|rxReadPointer[1]         ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; bufferedUART:UART|rxReadPointer[0]         ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; bufferedUART:UART|rxReadPointer[4]         ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404  ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; bufferedUART:UART|rxReadPointer[5]         ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; bufferedUART:UART|rxReadPointer[3]         ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.426  ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.594      ; 4.280      ;
; 0.467  ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.318      ; 4.010      ;
; 0.472  ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.016      ;
; 0.472  ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.016      ;
; 0.473  ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.017      ;
; 0.473  ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.017      ;
; 0.479  ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[1]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.744      ;
; 0.480  ; bufferedUART:UART|rxBuffer~13              ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.745      ;
; 0.535  ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.594      ; 4.389      ;
; 0.578  ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.299      ; 3.102      ;
; 0.662  ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.318      ; 4.205      ;
; 0.667  ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.211      ;
; 0.667  ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.211      ;
; 0.668  ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.212      ;
; 0.668  ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.212      ;
; 0.678  ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.318      ; 4.221      ;
; 0.683  ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.227      ;
; 0.683  ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.227      ;
; 0.684  ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.228      ;
; 0.684  ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.228      ;
; 0.709  ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dataOut[1]                                                                      ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.300      ; 3.234      ;
; 0.730  ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.594      ; 4.584      ;
; 0.746  ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.594      ; 4.600      ;
; 0.818  ; bufferedUART:UART|rxInPointer[4]           ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.362      ;
; 0.836  ; bufferedUART:UART|rxInPointer[5]           ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.380      ;
; 0.856  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.482      ; 3.063      ;
; 0.882  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.488      ; 3.095      ;
; 0.951  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dataOut[1]                                                                      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.605      ; 1.271      ;
; 0.952  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.318      ; 4.495      ;
; 0.956  ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.318      ; 4.499      ;
; 0.957  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.501      ;
; 0.957  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.501      ;
; 0.958  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.502      ;
; 0.958  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.502      ;
; 0.961  ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.505      ;
; 0.961  ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.505      ;
; 0.962  ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.506      ;
; 0.962  ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.506      ;
; 0.997  ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.604      ; 1.316      ;
; 1.002  ; bufferedUART:UART|rxInPointer[3]           ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.546      ;
; 1.020  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.594      ; 4.874      ;
; 1.024  ; bufferedUART:UART|rxInPointer[0]           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.594      ; 4.878      ;
; 1.029  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.473      ; 3.227      ;
; 1.072  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.487      ; 3.284      ;
; 1.073  ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]   ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.604      ; 1.392      ;
; 1.075  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.487      ; 3.287      ;
; 1.084  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.488      ; 3.297      ;
; 1.106  ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]   ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 0.607      ; 1.428      ;
; 1.145  ; bufferedUART:UART|rxInPointer[2]           ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.689      ;
; 1.151  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.488      ; 3.364      ;
; 1.170  ; bufferedUART:UART|rxInPointer[1]           ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.319      ; 4.714      ;
; 1.180  ; bufferedUART:UART|controlReg[7]            ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.072      ; 1.967      ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; bufferedUART:UART|txBuffer[7]                                                                                                  ; bufferedUART:UART|txBuffer[7]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; bufferedUART:UART|txByteSent                                                                                                   ; bufferedUART:UART|txByteSent                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.669      ;
; 0.386 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.088      ; 0.669      ;
; 0.386 ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.088      ; 0.669      ;
; 0.401 ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.073      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                             ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxBitCount[3]                                                                                                ; bufferedUART:UART|rxBitCount[3]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxBitCount[2]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxBitCount[1]                                                                                                ; bufferedUART:UART|rxBitCount[1]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txBitCount[3]                                                                                                ; bufferedUART:UART|txBitCount[3]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txBitCount[2]                                                                                                ; bufferedUART:UART|txBitCount[2]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txBitCount[1]                                                                                                ; bufferedUART:UART|txBitCount[1]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|txBitCount[0]                                                                                                ; bufferedUART:UART|txBitCount[0]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; bufferedUART:UART|rxdFiltered                                                                                                  ; bufferedUART:UART|rxdFiltered                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[0]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                      ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.684      ;
; 0.436 ; bufferedUART:UART|rxInPointer[3]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.418      ; 1.084      ;
; 0.440 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[1]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.423      ; 1.093      ;
; 0.446 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[2]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.423      ; 1.099      ;
; 0.451 ; bufferedUART:UART|rxInPointer[1]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.418      ; 1.099      ;
; 0.456 ; Debouncer:debounceReset|w_dly1                                                                                                 ; Debouncer:debounceReset|w_dly2                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.088      ; 0.739      ;
; 0.459 ; bufferedUART:UART|rxBitCount[1]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.725      ;
; 0.461 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[3]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.423      ; 1.114      ;
; 0.465 ; ANSIDisplayVGA:ANSIDisplay|cursBlinkCount[25]                                                                                  ; ANSIDisplayVGA:ANSIDisplay|cursorOn                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.731      ;
; 0.471 ; bufferedUART:UART|rxInPointer[2]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.418      ; 1.119      ;
; 0.481 ; Debouncer:debounceReset|w_dly3                                                                                                 ; Debouncer:debounceReset|w_dly4                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.747      ;
; 0.484 ; bufferedUART:UART|rxInPointer[0]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.418      ; 1.132      ;
; 0.492 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearLine                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearL2                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.759      ;
; 0.494 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.760      ;
; 0.494 ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.760      ;
; 0.495 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.761      ;
; 0.517 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.782      ;
; 0.599 ; Debouncer:debounceReset|w_dly4                                                                                                 ; Debouncer:debounceReset|o_PinOut                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.865      ;
; 0.599 ; bufferedUART:UART|txBuffer[4]                                                                                                  ; bufferedUART:UART|txBuffer[3]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.865      ;
; 0.600 ; bufferedUART:UART|txBuffer[1]                                                                                                  ; bufferedUART:UART|txBuffer[0]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; bufferedUART:UART|txBuffer[6]                                                                                                  ; bufferedUART:UART|txBuffer[5]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.866      ;
; 0.602 ; bufferedUART:UART|txBuffer[2]                                                                                                  ; bufferedUART:UART|txBuffer[1]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.868      ;
; 0.610 ; ANSIDisplayVGA:ANSIDisplay|cursBlinkCount[24]                                                                                  ; ANSIDisplayVGA:ANSIDisplay|cursorOn                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.876      ;
; 0.622 ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                     ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.888      ;
; 0.630 ; ANSIDisplayVGA:ANSIDisplay|vertLineCount[2]                                                                                    ; ANSIDisplayVGA:ANSIDisplay|vSync                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.896      ;
; 0.637 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.902      ;
; 0.642 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                         ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.070      ; 0.907      ;
; 0.655 ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                     ; BaudRate6850:BAUDRATEGEN|o_serialEn                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.921      ;
; 0.656 ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.474      ; 1.360      ;
; 0.663 ; bufferedUART:UART|rxState.dataBit                                                                                              ; bufferedUART:UART|rxBitCount[1]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.929      ;
; 0.666 ; bufferedUART:UART|rxState.dataBit                                                                                              ; bufferedUART:UART|rxBitCount[3]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.932      ;
; 0.667 ; ANSIDisplayVGA:ANSIDisplay|dispState.ins2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.ins3                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.933      ;
; 0.667 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearChar                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearC2                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.933      ;
; 0.667 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.474      ; 1.371      ;
; 0.667 ; bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.933      ;
; 0.668 ; bufferedUART:UART|rxState.dataBit                                                                                              ; bufferedUART:UART|rxBitCount[0]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.934      ;
; 0.669 ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.935      ;
; 0.671 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[3]                                                                                      ; ANSIDisplayVGA:ANSIDisplay|savedCursorHoriz[3]                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.937      ;
; 0.676 ; ANSIDisplayVGA:ANSIDisplay|dispState.del2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.del3                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 0.942      ;
; 0.677 ; bufferedUART:UART|rxClockCount[1]                                                                                              ; bufferedUART:UART|rxClockCount[1]                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.090      ; 0.962      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'                                                                                                                                                               ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                     ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.403 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.935      ; 3.063      ;
; 0.429 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.941      ; 3.095      ;
; 0.576 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.926      ; 3.227      ;
; 0.619 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.940      ; 3.284      ;
; 0.622 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.940      ; 3.287      ;
; 0.631 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.941      ; 3.297      ;
; 0.698 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.941      ; 3.364      ;
; 0.744 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.935      ; 3.404      ;
; 0.755 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.749      ; 3.229      ;
; 0.771 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.941      ; 3.437      ;
; 0.838 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.341      ; 2.904      ;
; 0.838 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.341      ; 2.904      ;
; 0.840 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.737      ; 3.302      ;
; 0.851 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.342      ; 2.918      ;
; 0.851 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.342      ; 2.918      ;
; 0.851 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.342      ; 2.918      ;
; 0.851 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.342      ; 2.918      ;
; 0.851 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.342      ; 2.918      ;
; 0.855 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.739      ; 3.319      ;
; 0.858 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.739      ; 3.322      ;
; 0.876 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.932      ; 3.533      ;
; 0.891 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.745      ; 3.361      ;
; 0.899 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.932      ; 3.556      ;
; 0.915 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.926      ; 3.566      ;
; 0.956 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.932      ; 3.613      ;
; 0.957 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.935      ; 3.617      ;
; 0.958 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.940      ; 3.623      ;
; 0.959 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.932      ; 3.616      ;
; 0.961 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.940      ; 3.626      ;
; 0.965 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.740      ; 3.430      ;
; 0.972 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.941      ; 3.638      ;
; 0.974 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.748      ; 3.447      ;
; 0.977 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.748      ; 3.450      ;
; 0.984 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.749      ; 3.458      ;
; 1.004 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.664      ; 1.883      ;
; 1.004 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.664      ; 1.883      ;
; 1.017 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.665      ; 1.897      ;
; 1.017 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.665      ; 1.897      ;
; 1.017 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.665      ; 1.897      ;
; 1.017 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.665      ; 1.897      ;
; 1.017 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.665      ; 1.897      ;
; 1.026 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.749      ; 3.500      ;
; 1.031 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.749      ; 3.505      ;
; 1.033 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.748      ; 3.506      ;
; 1.034 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.932      ; 3.691      ;
; 1.040 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.342      ; 3.107      ;
; 1.040 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.941      ; 3.706      ;
; 1.107 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.932      ; 3.764      ;
; 1.109 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.932      ; 3.766      ;
; 1.158 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.749      ; 3.632      ;
; 1.167 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.926      ; 3.818      ;
; 1.181 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.737      ; 3.643      ;
; 1.199 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.740      ; 3.664      ;
; 1.206 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.665      ; 2.086      ;
; 1.208 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.747      ; 3.680      ;
; 1.213 ; bufferedUART:UART|txByteSent               ; bufferedUART:UART|txByteWritten             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.490      ; 3.428      ;
; 1.216 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.932      ; 3.873      ;
; 1.226 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.941      ; 3.892      ;
; 1.228 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.941      ; 3.894      ;
; 1.235 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.934      ; 3.894      ;
; 1.239 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.932      ; 3.896      ;
; 1.256 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.713      ; 3.694      ;
; 1.260 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.932      ; 3.917      ;
; 1.295 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.932      ; 3.952      ;
; 1.298 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.932      ; 3.955      ;
; 1.301 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.746      ; 3.772      ;
; 1.311 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.940      ; 3.976      ;
; 1.314 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.740      ; 3.779      ;
; 1.314 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.748      ; 3.787      ;
; 1.317 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.748      ; 3.790      ;
; 1.320 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.740      ; 3.785      ;
; 1.326 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.749      ; 3.800      ;
; 1.365 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.748      ; 3.838      ;
; 1.367 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.749      ; 3.841      ;
; 1.372 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.737      ; 3.834      ;
; 1.373 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.749      ; 3.847      ;
; 1.374 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.932      ; 4.031      ;
; 1.403 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.740      ; 3.868      ;
; 1.458 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.899      ; 4.082      ;
; 1.487 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.739      ; 3.951      ;
; 1.499 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.749      ; 3.973      ;
; 1.501 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.740      ; 3.966      ;
; 1.502 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.932      ; 4.159      ;
; 1.529 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.932      ; 4.186      ;
; 1.535 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.746      ; 4.006      ;
; 1.538 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.740      ; 4.003      ;
; 1.545 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.739      ; 4.009      ;
; 1.547 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.747      ; 4.019      ;
; 1.553 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.739      ; 4.017      ;
; 1.553 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.940      ; 4.218      ;
; 1.556 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.739      ; 4.020      ;
; 1.566 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.941      ; 4.232      ;
; 1.568 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.941      ; 4.234      ;
; 1.601 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.932      ; 4.258      ;
; 1.618 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.070      ; 1.883      ;
; 1.618 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.070      ; 1.883      ;
; 1.630 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.746      ; 4.101      ;
; 1.631 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.071      ; 1.897      ;
; 1.631 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.071      ; 1.897      ;
; 1.631 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.071      ; 1.897      ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.483 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.745      ;
; 0.485 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.747      ;
; 0.503 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.765      ;
; 0.504 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.766      ;
; 0.505 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.767      ;
; 0.506 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.768      ;
; 0.635 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.897      ;
; 0.637 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.899      ;
; 0.681 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.943      ;
; 0.682 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.067      ; 0.944      ;
; 0.828 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.731      ; 1.284      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                   ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.296 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.042     ; 2.256      ;
; -1.296 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.042     ; 2.256      ;
; -1.107 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.097     ; 2.012      ;
; -1.107 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.097     ; 2.012      ;
; -1.107 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.097     ; 2.012      ;
; -1.107 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.097     ; 2.012      ;
; -1.107 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.097     ; 2.012      ;
; -1.107 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.097     ; 2.012      ;
; -1.107 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.097     ; 2.012      ;
; -1.027 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.051     ; 1.978      ;
; -1.027 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.051     ; 1.978      ;
; -1.027 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.051     ; 1.978      ;
; -1.027 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.051     ; 1.978      ;
; -1.027 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.051     ; 1.978      ;
; -1.027 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.051     ; 1.978      ;
; -0.851 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.330      ; 2.183      ;
; -0.851 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.330      ; 2.183      ;
; -0.851 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.330      ; 2.183      ;
; -0.851 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.330      ; 2.183      ;
; -0.851 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.330      ; 2.183      ;
; -0.851 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.330      ; 2.183      ;
; -0.851 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.330      ; 2.183      ;
; -0.851 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.330      ; 2.183      ;
; -0.707 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.638      ;
; -0.707 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.638      ;
; -0.707 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.638      ;
; -0.520 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.451      ;
; -0.520 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.451      ;
; -0.520 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.451      ;
; -0.520 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.451      ;
; -0.520 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.451      ;
; -0.520 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.451      ;
; -0.520 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.451      ;
; -0.520 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.451      ;
; -0.520 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.451      ;
; -0.520 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.071     ; 1.451      ;
; -0.507 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.376      ; 1.885      ;
; -0.311 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.346      ; 1.659      ;
; -0.311 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.346      ; 1.659      ;
; -0.311 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.346      ; 1.659      ;
; -0.311 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.346      ; 1.659      ;
; -0.311 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.346      ; 1.659      ;
; -0.311 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.346      ; 1.659      ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                    ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; 0.265 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.942      ; 3.669      ;
; 0.265 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.942      ; 3.669      ;
; 0.540 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.944      ; 3.396      ;
; 0.540 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.944      ; 3.396      ;
; 0.540 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.944      ; 3.396      ;
; 0.540 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.944      ; 3.396      ;
; 0.560 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.944      ; 3.376      ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                      ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -0.450 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.353      ; 3.128      ;
; -0.429 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.354      ; 3.150      ;
; -0.429 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.354      ; 3.150      ;
; -0.429 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.354      ; 3.150      ;
; -0.429 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.354      ; 3.150      ;
; -0.309 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.351      ; 3.267      ;
; -0.309 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.351      ; 3.267      ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                   ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.840 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.537      ; 1.572      ;
; 0.840 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.537      ; 1.572      ;
; 0.840 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.537      ; 1.572      ;
; 0.840 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.537      ; 1.572      ;
; 0.840 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.537      ; 1.572      ;
; 0.840 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.537      ; 1.572      ;
; 1.014 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.537      ; 1.746      ;
; 1.060 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.060 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.326      ;
; 1.301 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.488      ; 1.984      ;
; 1.301 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.488      ; 1.984      ;
; 1.301 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.488      ; 1.984      ;
; 1.301 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.488      ; 1.984      ;
; 1.301 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.488      ; 1.984      ;
; 1.301 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.488      ; 1.984      ;
; 1.301 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.488      ; 1.984      ;
; 1.301 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.488      ; 1.984      ;
; 1.301 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.567      ;
; 1.301 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.567      ;
; 1.301 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.071      ; 1.567      ;
; 1.545 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.122      ; 1.862      ;
; 1.545 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.122      ; 1.862      ;
; 1.545 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.122      ; 1.862      ;
; 1.545 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.122      ; 1.862      ;
; 1.545 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.122      ; 1.862      ;
; 1.545 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.122      ; 1.862      ;
; 1.589 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.075      ; 1.859      ;
; 1.589 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.075      ; 1.859      ;
; 1.589 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.075      ; 1.859      ;
; 1.589 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.075      ; 1.859      ;
; 1.589 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.075      ; 1.859      ;
; 1.589 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.075      ; 1.859      ;
; 1.589 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.075      ; 1.859      ;
; 1.733 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.132      ; 2.060      ;
; 1.733 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.132      ; 2.060      ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                            ; -5.618 ; -1067.975     ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -2.954 ; -81.122       ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -2.761 ; -56.405       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.265  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -0.083 ; -0.267        ;
; i_CLOCK_50                                                                                                            ; 0.166  ; 0.000         ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.197  ; 0.000         ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 0.263  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                 ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; i_CLOCK_50                                   ; -0.145 ; -0.820        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.393  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                  ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.072 ; -0.355        ;
; i_CLOCK_50                                   ; 0.406  ; 0.000         ;
+----------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; i_CLOCK_50                                                                                                            ; -3.000 ; -629.695      ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -1.000 ; -41.000       ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -1.000 ; -23.000       ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.000 ; -11.000       ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.618 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.113      ; 6.740      ;
; -5.576 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.117      ; 6.702      ;
; -5.576 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.117      ; 6.702      ;
; -5.565 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.689      ;
; -5.565 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.689      ;
; -5.564 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.116      ; 6.689      ;
; -5.564 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.116      ; 6.689      ;
; -5.557 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.117      ; 6.683      ;
; -5.551 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.113      ; 6.673      ;
; -5.546 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.670      ;
; -5.545 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.116      ; 6.670      ;
; -5.529 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.113      ; 6.651      ;
; -5.506 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.119      ; 6.634      ;
; -5.495 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.117      ; 6.621      ;
; -5.494 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.113      ; 6.616      ;
; -5.494 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.118      ; 6.621      ;
; -5.474 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.117      ; 6.600      ;
; -5.468 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.117      ; 6.594      ;
; -5.463 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.587      ;
; -5.462 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.116      ; 6.587      ;
; -5.457 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.581      ;
; -5.456 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.116      ; 6.581      ;
; -5.443 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.589      ;
; -5.435 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.113      ; 6.557      ;
; -5.424 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.570      ;
; -5.424 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.114      ; 6.547      ;
; -5.422 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.119      ; 6.550      ;
; -5.411 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.117      ; 6.537      ;
; -5.411 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.117      ; 6.537      ;
; -5.410 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.118      ; 6.537      ;
; -5.407 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.119      ; 6.535      ;
; -5.401 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.117      ; 6.527      ;
; -5.400 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.524      ;
; -5.399 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.116      ; 6.524      ;
; -5.396 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.117      ; 6.522      ;
; -5.395 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.118      ; 6.522      ;
; -5.390 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.514      ;
; -5.389 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.116      ; 6.514      ;
; -5.373 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.113      ; 6.495      ;
; -5.369 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.493      ;
; -5.369 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.493      ;
; -5.368 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.113      ; 6.490      ;
; -5.357 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.114      ; 6.480      ;
; -5.350 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.474      ;
; -5.348 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.494      ;
; -5.346 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.113      ; 6.468      ;
; -5.345 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.117      ; 6.471      ;
; -5.344 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.490      ;
; -5.343 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.489      ;
; -5.342 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.119      ; 6.470      ;
; -5.339 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.113      ; 6.461      ;
; -5.335 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.114      ; 6.458      ;
; -5.334 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.458      ;
; -5.333 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.116      ; 6.458      ;
; -5.331 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.117      ; 6.457      ;
; -5.330 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.118      ; 6.457      ;
; -5.311 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.113      ; 6.433      ;
; -5.300 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.114      ; 6.423      ;
; -5.299 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.117      ; 6.425      ;
; -5.295 ; ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.419      ;
; -5.267 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.391      ;
; -5.261 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.385      ;
; -5.260 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.406      ;
; -5.257 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.078     ; 6.188      ;
; -5.249 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.396      ;
; -5.246 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.080     ; 6.175      ;
; -5.245 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.079     ; 6.175      ;
; -5.241 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.387      ;
; -5.230 ; ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.377      ;
; -5.228 ; ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.352      ;
; -5.224 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.136      ; 6.369      ;
; -5.215 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.117      ; 6.341      ;
; -5.208 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.117      ; 6.334      ;
; -5.206 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.330      ;
; -5.204 ; ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.328      ;
; -5.200 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.117      ; 6.326      ;
; -5.197 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.321      ;
; -5.196 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.116      ; 6.321      ;
; -5.194 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.318      ;
; -5.190 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.113      ; 6.312      ;
; -5.186 ; ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.113      ; 6.308      ;
; -5.180 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.136      ; 6.325      ;
; -5.179 ; ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.114      ; 6.302      ;
; -5.171 ; ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.295      ;
; -5.165 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.311      ;
; -5.161 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.307      ;
; -5.160 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 6.306      ;
; -5.156 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.113      ; 6.278      ;
; -5.154 ; ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.301      ;
; -5.150 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.297      ;
; -5.149 ; ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 6.296      ;
; -5.145 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.114      ; 6.268      ;
; -5.141 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.058     ; 6.070      ;
; -5.140 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.058     ; 6.069      ;
; -5.138 ; ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.115      ; 6.262      ;
; -5.135 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.117      ; 6.261      ;
; -5.126 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.052     ; 6.061      ;
; -5.124 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.052     ; 6.059      ;
; -5.120 ; ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0   ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.139      ; 6.268      ;
; -5.118 ; ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.136      ; 6.263      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -2.954 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.936      ; 4.367      ;
; -2.952 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.936      ; 4.365      ;
; -2.879 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.828      ; 4.184      ;
; -2.857 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.936      ; 4.270      ;
; -2.836 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.828      ; 4.141      ;
; -2.809 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.828      ; 4.114      ;
; -2.796 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.828      ; 4.101      ;
; -2.794 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.828      ; 4.099      ;
; -2.792 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.828      ; 4.097      ;
; -2.785 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.936      ; 4.198      ;
; -2.783 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.828      ; 4.088      ;
; -2.739 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.828      ; 4.044      ;
; -2.631 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.936      ; 4.044      ;
; -2.629 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.936      ; 4.042      ;
; -2.621 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.936      ; 4.034      ;
; -2.598 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.930      ; 4.005      ;
; -2.588 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.936      ; 4.001      ;
; -2.574 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.012      ; 4.063      ;
; -2.551 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.936      ; 3.964      ;
; -2.515 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.930      ; 3.922      ;
; -2.511 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.828      ; 3.816      ;
; -2.496 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.825      ; 3.798      ;
; -2.490 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.120      ; 4.087      ;
; -2.488 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.120      ; 4.085      ;
; -2.460 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.012      ; 3.949      ;
; -2.395 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.012      ; 3.884      ;
; -2.334 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.120      ; 3.931      ;
; -2.332 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.012      ; 3.821      ;
; -2.330 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.012      ; 3.819      ;
; -2.276 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.012      ; 3.765      ;
; -2.252 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.120      ; 3.849      ;
; -2.208 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.114      ; 3.799      ;
; -2.202 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.120      ; 3.799      ;
; -2.199 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.120      ; 3.796      ;
; -2.171 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.120      ; 3.768      ;
; -2.162 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.012      ; 3.651      ;
; -2.127 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.120      ; 3.724      ;
; -2.105 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.120      ; 3.702      ;
; -2.101 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.012      ; 3.590      ;
; -2.083 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.012      ; 3.572      ;
; -1.930 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.009      ; 3.416      ;
; -1.919 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.828      ; 3.224      ;
; -1.833 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.114      ; 3.424      ;
; -1.809 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.936      ; 3.222      ;
; -1.706 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.000      ; 3.183      ;
; -1.521 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.999      ; 2.997      ;
; -1.497 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.012      ; 2.986      ;
; -1.480 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.001      ; 2.958      ;
; -1.458 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.108      ; 3.043      ;
; -1.456 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.108      ; 3.041      ;
; -1.382 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteWritten                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.120      ; 2.979      ;
; -1.375 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.022      ; 2.874      ;
; -1.373 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.123      ; 2.973      ;
; -1.372 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.021      ; 2.870      ;
; -1.371 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.123      ; 2.971      ;
; -1.370 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.999      ; 2.846      ;
; -1.357 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; bufferedUART:UART|txByteLatch[5]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.108      ; 2.942      ;
; -1.345 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.996      ; 2.818      ;
; -1.337 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.022      ; 2.836      ;
; -1.318 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.179     ; 2.126      ;
; -1.315 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.033     ; 2.269      ;
; -1.315 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.033     ; 2.269      ;
; -1.315 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.999      ; 2.791      ;
; -1.314 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.033     ; 2.268      ;
; -1.314 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.033     ; 2.268      ;
; -1.304 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.034     ; 2.257      ;
; -1.297 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 0.999      ; 2.773      ;
; -1.285 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; bufferedUART:UART|controlReg[5]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.108      ; 2.870      ;
; -1.273 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                                   ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.107      ; 2.857      ;
; -1.272 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.008      ; 2.757      ;
; -1.271 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                                   ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.107      ; 2.855      ;
; -1.264 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.033     ; 2.218      ;
; -1.258 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.109      ; 2.844      ;
; -1.256 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.109      ; 2.842      ;
; -1.250 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; bufferedUART:UART|txByteLatch[0]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.116      ; 2.843      ;
; -1.239 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.000      ; 2.716      ;
; -1.237 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[6]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.176     ; 2.048      ;
; -1.232 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.109      ; 2.818      ;
; -1.217 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.116      ; 2.810      ;
; -1.215 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                   ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.116      ; 2.808      ;
; -1.215 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 2.707      ;
; -1.213 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.015      ; 2.705      ;
; -1.203 ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.110      ; 2.322      ;
; -1.202 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.107      ; 2.786      ;
; -1.200 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                   ; bufferedUART:UART|controlReg[6]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.107      ; 2.784      ;
; -1.198 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.150      ;
; -1.198 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.150      ;
; -1.197 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.149      ;
; -1.197 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.149      ;
; -1.187 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.138      ;
; -1.182 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[2]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.176     ; 1.993      ;
; -1.170 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[5]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.176     ; 1.981      ;
; -1.168 ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.120      ;
; -1.164 ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|dataOut[7]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.116      ;
; -1.154 ; bufferedUART:UART|rxReadPointer[4]                                                                                                           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.106      ;
; -1.154 ; bufferedUART:UART|rxReadPointer[4]                                                                                                           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.106      ;
; -1.153 ; bufferedUART:UART|rxReadPointer[4]                                                                                                           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.105      ;
; -1.153 ; bufferedUART:UART|rxReadPointer[4]                                                                                                           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.035     ; 2.105      ;
; -1.144 ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; bufferedUART:UART|dataOut[4]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.176     ; 1.955      ;
; -1.143 ; bufferedUART:UART|rxReadPointer[4]                                                                                                           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.094      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                     ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -2.761 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.129      ; 4.367      ;
; -2.759 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.129      ; 4.365      ;
; -2.686 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.021      ; 4.184      ;
; -2.664 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.129      ; 4.270      ;
; -2.643 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.021      ; 4.141      ;
; -2.616 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.021      ; 4.114      ;
; -2.603 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.021      ; 4.101      ;
; -2.601 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.021      ; 4.099      ;
; -2.599 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.021      ; 4.097      ;
; -2.592 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.129      ; 4.198      ;
; -2.590 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.021      ; 4.088      ;
; -2.546 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.021      ; 4.044      ;
; -2.438 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.129      ; 4.044      ;
; -2.436 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.129      ; 4.042      ;
; -2.428 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.129      ; 4.034      ;
; -2.405 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.123      ; 4.005      ;
; -2.395 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.129      ; 4.001      ;
; -2.381 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.205      ; 4.063      ;
; -2.358 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.129      ; 3.964      ;
; -2.322 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.123      ; 3.922      ;
; -2.318 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.021      ; 3.816      ;
; -2.303 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.018      ; 3.798      ;
; -2.297 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.313      ; 4.087      ;
; -2.295 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.313      ; 4.085      ;
; -2.267 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.205      ; 3.949      ;
; -2.202 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.205      ; 3.884      ;
; -2.141 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.313      ; 3.931      ;
; -2.139 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.205      ; 3.821      ;
; -2.137 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.205      ; 3.819      ;
; -2.083 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.205      ; 3.765      ;
; -2.059 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.313      ; 3.849      ;
; -2.015 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.307      ; 3.799      ;
; -2.009 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.313      ; 3.799      ;
; -2.006 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.313      ; 3.796      ;
; -1.978 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.313      ; 3.768      ;
; -1.969 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.205      ; 3.651      ;
; -1.934 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.313      ; 3.724      ;
; -1.912 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.313      ; 3.702      ;
; -1.908 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.205      ; 3.590      ;
; -1.890 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.205      ; 3.572      ;
; -1.737 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.202      ; 3.416      ;
; -1.726 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.021      ; 3.224      ;
; -1.640 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.307      ; 3.424      ;
; -1.616 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a0~porta_address_reg0 ; bufferedUART:UART|txByteWritten             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.129      ; 3.222      ;
; -1.513 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.193      ; 3.183      ;
; -1.328 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.192      ; 2.997      ;
; -1.304 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.205      ; 2.986      ;
; -1.287 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.194      ; 2.958      ;
; -1.265 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.301      ; 3.043      ;
; -1.263 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                                   ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.301      ; 3.041      ;
; -1.189 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|txByteWritten             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.313      ; 2.979      ;
; -1.182 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.215      ; 2.874      ;
; -1.180 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.316      ; 2.973      ;
; -1.179 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.214      ; 2.870      ;
; -1.178 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.316      ; 2.971      ;
; -1.177 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.192      ; 2.846      ;
; -1.164 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.301      ; 2.942      ;
; -1.152 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.189      ; 2.818      ;
; -1.144 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.215      ; 2.836      ;
; -1.122 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.192      ; 2.791      ;
; -1.104 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.192      ; 2.773      ;
; -1.092 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.301      ; 2.870      ;
; -1.080 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                                   ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.300      ; 2.857      ;
; -1.079 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.201      ; 2.757      ;
; -1.078 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                                   ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.300      ; 2.855      ;
; -1.065 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.302      ; 2.844      ;
; -1.063 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.302      ; 2.842      ;
; -1.057 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.309      ; 2.843      ;
; -1.046 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.193      ; 2.716      ;
; -1.039 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.302      ; 2.818      ;
; -1.024 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.309      ; 2.810      ;
; -1.022 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                   ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.309      ; 2.808      ;
; -1.022 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.208      ; 2.707      ;
; -1.020 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.208      ; 2.705      ;
; -1.009 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                   ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.300      ; 2.786      ;
; -1.007 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                   ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.300      ; 2.784      ;
; -0.929 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.300      ; 2.706      ;
; -0.924 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.323      ; 2.724      ;
; -0.921 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                   ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.322      ; 2.720      ;
; -0.913 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.214      ; 2.604      ;
; -0.908 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                   ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.309      ; 2.694      ;
; -0.907 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.194      ; 2.578      ;
; -0.905 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.193      ; 2.575      ;
; -0.905 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.194      ; 2.576      ;
; -0.904 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.297      ; 2.678      ;
; -0.902 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.297      ; 2.676      ;
; -0.886 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                                                   ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.323      ; 2.686      ;
; -0.883 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.194      ; 2.554      ;
; -0.878 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.194      ; 2.549      ;
; -0.878 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.207      ; 2.562      ;
; -0.866 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.201      ; 2.544      ;
; -0.865 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.194      ; 2.536      ;
; -0.864 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.201      ; 2.542      ;
; -0.856 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.300      ; 2.633      ;
; -0.854 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.192      ; 2.523      ;
; -0.854 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                   ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.294      ; 2.625      ;
; -0.851 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.192      ; 2.520      ;
; -0.849 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.192      ; 2.518      ;
; -0.848 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0]                                                                                                   ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.309      ; 2.634      ;
; -0.819 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.194      ; 2.490      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.265 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.444      ; 0.656      ;
; 0.479 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.471      ;
; 0.483 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.467      ;
; 0.490 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.460      ;
; 0.492 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.458      ;
; 0.557 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.393      ;
; 0.558 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.392      ;
; 0.560 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.390      ;
; 0.560 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.390      ;
; 0.569 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.381      ;
; 0.570 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.380      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                    ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.083 ; bufferedUART:UART|rxInPointer[3]                                                                                                             ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.445      ; 1.476      ;
; -0.079 ; bufferedUART:UART|rxInPointer[3]                                                                                                             ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.445      ; 1.480      ;
; -0.037 ; bufferedUART:UART|rxBuffer~15                                                                                                                ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.451      ; 1.528      ;
; -0.027 ; bufferedUART:UART|rxBuffer~20                                                                                                                ; bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.454      ; 1.541      ;
; -0.026 ; bufferedUART:UART|rxInPointer[2]                                                                                                             ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.445      ; 1.533      ;
; -0.023 ; bufferedUART:UART|rxBuffer~14                                                                                                                ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.451      ; 1.542      ;
; -0.022 ; bufferedUART:UART|rxInPointer[2]                                                                                                             ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.445      ; 1.537      ;
; -0.016 ; bufferedUART:UART|func_reset                                                                                                                 ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.464      ; 1.562      ;
; -0.016 ; bufferedUART:UART|func_reset                                                                                                                 ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.464      ; 1.562      ;
; -0.015 ; bufferedUART:UART|rxBuffer~17                                                                                                                ; bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.449      ; 1.548      ;
; -0.003 ; bufferedUART:UART|rxBuffer~16                                                                                                                ; bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.454      ; 1.565      ;
; 0.003  ; bufferedUART:UART|rxBuffer~18                                                                                                                ; bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.454      ; 1.571      ;
; 0.019  ; bufferedUART:UART|rxBuffer~19                                                                                                                ; bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.454      ; 1.587      ;
; 0.039  ; bufferedUART:UART|rxInPointer[4]                                                                                                             ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.445      ; 1.598      ;
; 0.045  ; bufferedUART:UART|rxInPointer[5]                                                                                                             ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.445      ; 1.604      ;
; 0.048  ; bufferedUART:UART|rxInPointer[4]                                                                                                             ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.445      ; 1.607      ;
; 0.049  ; bufferedUART:UART|rxInPointer[5]                                                                                                             ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.445      ; 1.608      ;
; 0.052  ; bufferedUART:UART|rxInPointer[4]                                                                                                             ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.445      ; 1.611      ;
; 0.057  ; bufferedUART:UART|rxInPointer[5]                                                                                                             ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.445      ; 1.616      ;
; 0.083  ; bufferedUART:UART|rxBuffer~21                                                                                                                ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 1.644      ;
; 0.129  ; bufferedUART:UART|rxInPointer[3]                                                                                                             ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.445      ; 1.688      ;
; 0.136  ; bufferedUART:UART|txByteSent                                                                                                                 ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.274      ; 1.524      ;
; 0.144  ; bufferedUART:UART|txByteSent                                                                                                                 ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.276      ; 1.534      ;
; 0.146  ; bufferedUART:UART|func_reset                                                                                                                 ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.466      ; 1.726      ;
; 0.159  ; bufferedUART:UART|func_reset                                                                                                                 ; bufferedUART:UART|dataOut[6]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.467      ; 1.740      ;
; 0.162  ; bufferedUART:UART|func_reset                                                                                                                 ; bufferedUART:UART|dataOut[5]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.467      ; 1.743      ;
; 0.162  ; bufferedUART:UART|func_reset                                                                                                                 ; bufferedUART:UART|dataOut[4]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.467      ; 1.743      ;
; 0.162  ; bufferedUART:UART|func_reset                                                                                                                 ; bufferedUART:UART|dataOut[2]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.467      ; 1.743      ;
; 0.174  ; bufferedUART:UART|rxInPointer[1]                                                                                                             ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.445      ; 1.733      ;
; 0.178  ; bufferedUART:UART|rxInPointer[1]                                                                                                             ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.445      ; 1.737      ;
; 0.187  ; bufferedUART:UART|rxInPointer[0]                                                                                                             ; bufferedUART:UART|rxReadPointer[5]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.445      ; 1.746      ;
; 0.188  ; bufferedUART:UART|rxBuffer~13                                                                                                                ; bufferedUART:UART|rxBuffer~13                                                                              ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[5]                                                                                                           ; bufferedUART:UART|rxReadPointer[5]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[2]                                                                                                           ; bufferedUART:UART|rxReadPointer[2]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[1]                                                                                                           ; bufferedUART:UART|rxReadPointer[1]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[0]                                                                                                           ; bufferedUART:UART|rxReadPointer[0]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[3]                                                                                                           ; bufferedUART:UART|rxReadPointer[3]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; bufferedUART:UART|rxReadPointer[4]                                                                                                           ; bufferedUART:UART|rxReadPointer[4]                                                                         ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.191  ; bufferedUART:UART|rxInPointer[0]                                                                                                             ; bufferedUART:UART|rxBuffer~13                                                                              ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.445      ; 1.750      ;
; 0.200  ; bufferedUART:UART|rxInPointer[1]                                                                                                             ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.445      ; 1.759      ;
; 0.207  ; bufferedUART:UART|rxInPointer[2]                                                                                                             ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.445      ; 1.766      ;
; 0.210  ; bufferedUART:UART|rxBuffer~13                                                                                                                ; bufferedUART:UART|dataOut[1]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.329      ;
; 0.211  ; bufferedUART:UART|rxBuffer~13                                                                                                                ; bufferedUART:UART|dataOut[0]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.330      ;
; 0.229  ; bufferedUART:UART|func_reset                                                                                                                 ; bufferedUART:UART|dataOut[3]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.468      ; 1.811      ;
; 0.233  ; bufferedUART:UART|rxInPointer[0]                                                                                                             ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.445      ; 1.792      ;
; 0.259  ; bufferedUART:UART|rxInPointer[3]                                                                                                             ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.589      ; 1.982      ;
; 0.290  ; bufferedUART:UART|rxInPointer[3]                                                                                                             ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.446      ; 1.850      ;
; 0.292  ; bufferedUART:UART|rxInPointer[3]                                                                                                             ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 1.853      ;
; 0.292  ; bufferedUART:UART|rxInPointer[3]                                                                                                             ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 1.853      ;
; 0.293  ; bufferedUART:UART|rxInPointer[3]                                                                                                             ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 1.854      ;
; 0.293  ; bufferedUART:UART|rxInPointer[3]                                                                                                             ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 1.854      ;
; 0.316  ; bufferedUART:UART|rxInPointer[2]                                                                                                             ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.589      ; 2.039      ;
; 0.347  ; bufferedUART:UART|rxInPointer[2]                                                                                                             ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.446      ; 1.907      ;
; 0.349  ; bufferedUART:UART|rxInPointer[2]                                                                                                             ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 1.910      ;
; 0.349  ; bufferedUART:UART|rxInPointer[2]                                                                                                             ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 1.910      ;
; 0.350  ; bufferedUART:UART|rxInPointer[2]                                                                                                             ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 1.911      ;
; 0.350  ; bufferedUART:UART|rxInPointer[2]                                                                                                             ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 1.911      ;
; 0.387  ; bufferedUART:UART|rxInPointer[5]                                                                                                             ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.589      ; 2.110      ;
; 0.390  ; bufferedUART:UART|rxInPointer[4]                                                                                                             ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.589      ; 2.113      ;
; 0.398  ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.006      ; 1.518      ;
; 0.418  ; bufferedUART:UART|rxInPointer[5]                                                                                                             ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.446      ; 1.978      ;
; 0.420  ; bufferedUART:UART|rxInPointer[5]                                                                                                             ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 1.981      ;
; 0.420  ; bufferedUART:UART|rxInPointer[5]                                                                                                             ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 1.981      ;
; 0.421  ; bufferedUART:UART|rxInPointer[5]                                                                                                             ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 1.982      ;
; 0.421  ; bufferedUART:UART|rxInPointer[5]                                                                                                             ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 1.982      ;
; 0.421  ; bufferedUART:UART|rxInPointer[4]                                                                                                             ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.446      ; 1.981      ;
; 0.423  ; bufferedUART:UART|rxInPointer[4]                                                                                                             ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 1.984      ;
; 0.423  ; bufferedUART:UART|rxInPointer[4]                                                                                                             ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 1.984      ;
; 0.424  ; bufferedUART:UART|rxInPointer[4]                                                                                                             ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 1.985      ;
; 0.424  ; bufferedUART:UART|rxInPointer[4]                                                                                                             ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 1.985      ;
; 0.432  ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dataOut[1]                                                                      ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.007      ; 1.553      ;
; 0.433  ; bufferedUART:UART|rxInPointer[4]                                                                                                             ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 1.994      ;
; 0.451  ; bufferedUART:UART|rxInPointer[5]                                                                                                             ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 2.012      ;
; 0.479  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                                   ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.282      ; 1.375      ;
; 0.507  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                                   ; bufferedUART:UART|txByteLatch[3]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.287      ; 1.408      ;
; 0.516  ; bufferedUART:UART|rxInPointer[1]                                                                                                             ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.589      ; 2.239      ;
; 0.523  ; bufferedUART:UART|rxInPointer[3]                                                                                                             ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 2.084      ;
; 0.529  ; bufferedUART:UART|rxInPointer[0]                                                                                                             ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.589      ; 2.252      ;
; 0.542  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                                   ; bufferedUART:UART|txByteLatch[2]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.276      ; 1.432      ;
; 0.547  ; bufferedUART:UART|rxInPointer[1]                                                                                                             ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.446      ; 2.107      ;
; 0.549  ; bufferedUART:UART|rxInPointer[1]                                                                                                             ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 2.110      ;
; 0.549  ; bufferedUART:UART|rxInPointer[1]                                                                                                             ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 2.110      ;
; 0.550  ; bufferedUART:UART|rxInPointer[1]                                                                                                             ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 2.111      ;
; 0.550  ; bufferedUART:UART|rxInPointer[1]                                                                                                             ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 2.111      ;
; 0.553  ; bufferedUART:UART|rxBuffer~13                                                                                                                ; bufferedUART:UART|dataOut[2]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.038      ; 0.675      ;
; 0.553  ; bufferedUART:UART|rxBuffer~13                                                                                                                ; bufferedUART:UART|dataOut[4]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.038      ; 0.675      ;
; 0.554  ; bufferedUART:UART|rxBuffer~13                                                                                                                ; bufferedUART:UART|dataOut[3]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.049      ; 0.687      ;
; 0.559  ; bufferedUART:UART|rxBuffer~13                                                                                                                ; bufferedUART:UART|dataOut[5]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.038      ; 0.681      ;
; 0.560  ; bufferedUART:UART|rxInPointer[0]                                                                                                             ; bufferedUART:UART|rxReadPointer[3]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.446      ; 2.120      ;
; 0.562  ; bufferedUART:UART|rxInPointer[0]                                                                                                             ; bufferedUART:UART|rxReadPointer[0]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 2.123      ;
; 0.562  ; bufferedUART:UART|rxInPointer[0]                                                                                                             ; bufferedUART:UART|rxReadPointer[4]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 2.123      ;
; 0.563  ; bufferedUART:UART|rxInPointer[0]                                                                                                             ; bufferedUART:UART|rxReadPointer[1]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 2.124      ;
; 0.563  ; bufferedUART:UART|rxInPointer[0]                                                                                                             ; bufferedUART:UART|rxReadPointer[2]                                                                         ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 2.124      ;
; 0.567  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|dataOut[0]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.460      ; 2.141      ;
; 0.567  ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_sfu3:auto_generated|ram_block1a1~porta_address_reg0 ; bufferedUART:UART|dataOut[1]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.460      ; 2.141      ;
; 0.570  ; bufferedUART:UART|rxBuffer~13                                                                                                                ; bufferedUART:UART|dataOut[6]                                                                               ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.038      ; 0.692      ;
; 0.578  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                                   ; bufferedUART:UART|txByteLatch[7]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.286      ; 1.478      ;
; 0.581  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                                   ; bufferedUART:UART|controlReg[7]                                                                            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.286      ; 1.481      ;
; 0.592  ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1]                                                                                                   ; bufferedUART:UART|txByteLatch[1]                                                                           ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.287      ; 1.493      ;
; 0.594  ; bufferedUART:UART|rxInPointer[1]                                                                                                             ; bufferedUART:UART|dataOut[7]                                                                               ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.447      ; 2.155      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CLOCK_50'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.166 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[1]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.220      ; 0.490      ;
; 0.166 ; bufferedUART:UART|rxInPointer[3]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.489      ;
; 0.174 ; bufferedUART:UART|rxInPointer[1]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.497      ;
; 0.175 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[2]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.220      ; 0.499      ;
; 0.177 ; ANSIDisplayVGA:ANSIDisplay|dispCharWRData[3]                                                                                   ; ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_datain_reg0 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.220      ; 0.501      ;
; 0.179 ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; bufferedUART:UART|txBuffer[7]                                                                                                  ; bufferedUART:UART|txBuffer[7]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bufferedUART:UART|txByteSent                                                                                                   ; bufferedUART:UART|txByteSent                                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                        ; ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                      ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[2]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; bufferedUART:UART|rxInPointer[2]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.504      ;
; 0.186 ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                          ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|pixelCount[1]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[2]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[3]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[5]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[6]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[7]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param2[0]                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                       ; ANSIDisplayVGA:ANSIDisplay|paramCount[1]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param1[0]                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bufferedUART:UART|rxdFiltered                                                                                                  ; bufferedUART:UART|rxdFiltered                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                             ; ANSIDisplayVGA:ANSIDisplay|attBold                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                          ; ANSIDisplayVGA:ANSIDisplay|attInverse                                                                                                                        ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                              ; ANSIDisplayVGA:ANSIDisplay|dispWR                                                                                                                            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[3]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[2]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxBitCount[3]                                                                                                ; bufferedUART:UART|rxBitCount[3]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxBitCount[2]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|rxBitCount[1]                                                                                                ; bufferedUART:UART|rxBitCount[1]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|hActive                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                             ; ANSIDisplayVGA:ANSIDisplay|vActive                                                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|caps_lock                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_l                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                               ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|shift_r                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                             ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[1]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4] ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[4]                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|txBitCount[3]                                                                                                ; bufferedUART:UART|txBitCount[3]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|txBitCount[2]                                                                                                ; bufferedUART:UART|txBitCount[2]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|txBitCount[1]                                                                                                ; bufferedUART:UART|txBitCount[1]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; bufferedUART:UART|txBitCount[0]                                                                                                ; bufferedUART:UART|txBitCount[0]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param3[0]                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                           ; ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                         ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; Debouncer:debounceReset|w_dly1                                                                                                 ; Debouncer:debounceReset|w_dly2                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.042      ; 0.315      ;
; 0.191 ; bufferedUART:UART|rxInPointer[0]                                                                                               ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.219      ; 0.514      ;
; 0.195 ; bufferedUART:UART|rxBitCount[0]                                                                                                ; bufferedUART:UART|rxBitCount[0]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                      ; BaudRate6850:BAUDRATEGEN|w_serialCount[4]                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.314      ;
; 0.199 ; Debouncer:debounceReset|w_dly3                                                                                                 ; Debouncer:debounceReset|w_dly4                                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; bufferedUART:UART|rxBitCount[1]                                                                                                ; bufferedUART:UART|rxBitCount[2]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.319      ;
; 0.205 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearLine                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearL2                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; ANSIDisplayVGA:ANSIDisplay|cursBlinkCount[25]                                                                                  ; ANSIDisplayVGA:ANSIDisplay|cursorOn                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; bufferedUART:UART|rxCurrentByteBuffer[2]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[5]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.326      ;
; 0.219 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[0]    ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|flipflops[1]                                  ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.339      ;
; 0.223 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_r                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.342      ;
; 0.224 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|control_l                                                                                           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.343      ;
; 0.252 ; Debouncer:debounceReset|w_dly4                                                                                                 ; Debouncer:debounceReset|o_PinOut                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; bufferedUART:UART|txBuffer[4]                                                                                                  ; bufferedUART:UART|txBuffer[3]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; bufferedUART:UART|txBuffer[1]                                                                                                  ; bufferedUART:UART|txBuffer[0]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; bufferedUART:UART|txBuffer[6]                                                                                                  ; bufferedUART:UART|txBuffer[5]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; bufferedUART:UART|txBuffer[2]                                                                                                  ; bufferedUART:UART|txBuffer[1]                                                                                                                                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.375      ;
; 0.263 ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                     ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.383      ;
; 0.267 ; bufferedUART:UART|rxCurrentByteBuffer[0]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.250      ; 0.621      ;
; 0.268 ; ANSIDisplayVGA:ANSIDisplay|cursBlinkCount[24]                                                                                  ; ANSIDisplayVGA:ANSIDisplay|cursorOn                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; ANSIDisplayVGA:ANSIDisplay|vertLineCount[2]                                                                                    ; ANSIDisplayVGA:ANSIDisplay|vSync                                                                                                                             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.390      ;
; 0.272 ; BaudRate6850:BAUDRATEGEN|w_serialCount[15]                                                                                     ; BaudRate6850:BAUDRATEGEN|o_serialEn                                                                                                                          ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.250      ; 0.626      ;
; 0.273 ; ANSIDisplayVGA:ANSIDisplay|charScanLine[0]                                                                                     ; ANSIDisplayVGA:ANSIDisplay|charScanLine[1]                                                                                                                   ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.392      ;
; 0.275 ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                         ; ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                                       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.395      ;
; 0.278 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearChar                                                                                 ; ANSIDisplayVGA:ANSIDisplay|dispState.clearC2                                                                                                                 ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.397      ;
; 0.278 ; bufferedUART:UART|rxCurrentByteBuffer[7]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[6]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.397      ;
; 0.279 ; bufferedUART:UART|rxCurrentByteBuffer[4]                                                                                       ; bufferedUART:UART|rxCurrentByteBuffer[3]                                                                                                                     ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.398      ;
; 0.280 ; ANSIDisplayVGA:ANSIDisplay|dispState.ins2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.ins3                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.399      ;
; 0.281 ; ANSIDisplayVGA:ANSIDisplay|cursorHoriz[3]                                                                                      ; ANSIDisplayVGA:ANSIDisplay|savedCursorHoriz[3]                                                                                                               ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; bufferedUART:UART|rxState.dataBit                                                                                              ; bufferedUART:UART|rxBitCount[1]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.401      ;
; 0.284 ; ANSIDisplayVGA:ANSIDisplay|dispState.del2                                                                                      ; ANSIDisplayVGA:ANSIDisplay|dispState.del3                                                                                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.403      ;
; 0.285 ; bufferedUART:UART|rxState.dataBit                                                                                              ; bufferedUART:UART|rxBitCount[3]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.404      ;
; 0.287 ; bufferedUART:UART|rxState.dataBit                                                                                              ; bufferedUART:UART|rxBitCount[0]                                                                                                                              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; bufferedUART:UART|rxCurrentByteBuffer[1]                                                                                       ; bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.250      ; 0.643      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                           ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.197 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.319      ;
; 0.208 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.331      ;
; 0.270 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.391      ;
; 0.272 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.393      ;
; 0.283 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.404      ;
; 0.284 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.405      ;
; 0.374 ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.576      ; 0.564      ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'                                                                                                                                                               ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                     ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.263 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.498      ; 1.375      ;
; 0.291 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.503      ; 1.408      ;
; 0.326 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.492      ; 1.432      ;
; 0.362 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.502      ; 1.478      ;
; 0.365 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.502      ; 1.481      ;
; 0.376 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.503      ; 1.493      ;
; 0.415 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.498      ; 1.527      ;
; 0.429 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.503      ; 1.546      ;
; 0.429 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.320      ; 0.853      ;
; 0.429 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.320      ; 0.853      ;
; 0.432 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.320      ; 0.856      ;
; 0.432 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.320      ; 0.856      ;
; 0.432 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.320      ; 0.856      ;
; 0.432 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.320      ; 0.856      ;
; 0.432 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.320      ; 0.856      ;
; 0.437 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.391      ; 1.442      ;
; 0.444 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.503      ; 1.561      ;
; 0.477 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; bufferedUART:UART|txByteLatch[2]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.492      ; 1.583      ;
; 0.492 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.212      ; 1.318      ;
; 0.492 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.212      ; 1.318      ;
; 0.494 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.386      ; 1.494      ;
; 0.495 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.212      ; 1.321      ;
; 0.495 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.212      ; 1.321      ;
; 0.495 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.212      ; 1.321      ;
; 0.495 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.212      ; 1.321      ;
; 0.495 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.212      ; 1.321      ;
; 0.508 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.384      ; 1.506      ;
; 0.508 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.381      ; 1.503      ;
; 0.509 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.497      ; 1.620      ;
; 0.510 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.384      ; 1.508      ;
; 0.513 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.502      ; 1.629      ;
; 0.516 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.502      ; 1.632      ;
; 0.516 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.497      ; 1.627      ;
; 0.528 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.503      ; 1.645      ;
; 0.534 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.320      ; 0.958      ;
; 0.546 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.497      ; 1.657      ;
; 0.549 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.499      ; 1.662      ;
; 0.549 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.497      ; 1.660      ;
; 0.569 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.384      ; 1.567      ;
; 0.570 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.390      ; 1.574      ;
; 0.582 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.503      ; 1.699      ;
; 0.583 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.498      ; 1.695      ;
; 0.587 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.390      ; 1.591      ;
; 0.588 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.390      ; 1.592      ;
; 0.590 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.390      ; 1.594      ;
; 0.597 ; ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.212      ; 1.423      ;
; 0.597 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.390      ; 1.601      ;
; 0.602 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.389      ; 1.605      ;
; 0.620 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.497      ; 1.731      ;
; 0.621 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.390      ; 1.625      ;
; 0.622 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.497      ; 1.733      ;
; 0.633 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.384      ; 1.631      ;
; 0.660 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; bufferedUART:UART|txByteLatch[3]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.497      ; 1.771      ;
; 0.661 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.389      ; 1.664      ;
; 0.661 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.381      ; 1.656      ;
; 0.667 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; bufferedUART:UART|txByteLatch[1]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.497      ; 1.778      ;
; 0.668 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.370      ; 1.652      ;
; 0.668 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.388      ; 1.670      ;
; 0.677 ; bufferedUART:UART|txByteSent               ; bufferedUART:UART|txByteWritten             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.309      ; 1.600      ;
; 0.681 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.492      ; 1.787      ;
; 0.697 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; bufferedUART:UART|txByteLatch[7]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.497      ; 1.808      ;
; 0.700 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; bufferedUART:UART|controlReg[7]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.497      ; 1.811      ;
; 0.700 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; bufferedUART:UART|controlReg[6]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.503      ; 1.817      ;
; 0.702 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6] ; bufferedUART:UART|txByteLatch[6]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.503      ; 1.819      ;
; 0.705 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.382      ; 1.701      ;
; 0.714 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.497      ; 1.825      ;
; 0.716 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.502      ; 1.832      ;
; 0.721 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.389      ; 1.724      ;
; 0.722 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.390      ; 1.726      ;
; 0.730 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; bufferedUART:UART|controlReg[5]             ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.497      ; 1.841      ;
; 0.734 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.498      ; 1.846      ;
; 0.734 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.035      ; 0.853      ;
; 0.734 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.035      ; 0.853      ;
; 0.735 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.384      ; 1.733      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.035      ; 0.856      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.035      ; 0.856      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.035      ; 0.856      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.035      ; 0.856      ;
; 0.737 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.035      ; 0.856      ;
; 0.740 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.390      ; 1.744      ;
; 0.740 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.390      ; 1.744      ;
; 0.741 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.385      ; 1.740      ;
; 0.742 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.390      ; 1.746      ;
; 0.750 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.390      ; 1.754      ;
; 0.761 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.384      ; 1.759      ;
; 0.773 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; bufferedUART:UART|txByteLatch[4]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.497      ; 1.884      ;
; 0.773 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.390      ; 1.777      ;
; 0.780 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; bufferedUART:UART|txByteLatch[0]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.478      ; 1.872      ;
; 0.781 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.387      ; 1.782      ;
; 0.784 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.384      ; 1.782      ;
; 0.784 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.383      ; 1.781      ;
; 0.795 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.384      ; 1.793      ;
; 0.797 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.384      ; 1.795      ;
; 0.798 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.502      ; 1.914      ;
; 0.812 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.389      ; 1.815      ;
; 0.812 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; bufferedUART:UART|txByteLatch[5]            ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.497      ; 1.923      ;
; 0.815 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.384      ; 1.813      ;
; 0.818 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.388      ; 1.820      ;
; 0.839 ; ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.035      ; 0.958      ;
; 0.845 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; i_CLOCK_50                                   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.384      ; 1.843      ;
+-------+--------------------------------------------+---------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_CLOCK_50'                                                                                                                   ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.145 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.021     ; 1.111      ;
; -0.145 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.021     ; 1.111      ;
; -0.050 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.051     ; 0.986      ;
; -0.050 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.051     ; 0.986      ;
; -0.050 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.051     ; 0.986      ;
; -0.050 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.051     ; 0.986      ;
; -0.050 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.051     ; 0.986      ;
; -0.050 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.051     ; 0.986      ;
; -0.050 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.051     ; 0.986      ;
; -0.030 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.026     ; 0.991      ;
; -0.030 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.026     ; 0.991      ;
; -0.030 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.026     ; 0.991      ;
; -0.030 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.026     ; 0.991      ;
; -0.030 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.026     ; 0.991      ;
; -0.030 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.026     ; 0.991      ;
; 0.069  ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 1.055      ;
; 0.069  ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 1.055      ;
; 0.069  ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 1.055      ;
; 0.069  ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 1.055      ;
; 0.069  ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 1.055      ;
; 0.069  ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 1.055      ;
; 0.069  ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 1.055      ;
; 0.069  ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.137      ; 1.055      ;
; 0.146  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.806      ;
; 0.146  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.806      ;
; 0.146  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.806      ;
; 0.232  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.155      ; 0.910      ;
; 0.247  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.705      ;
; 0.247  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.705      ;
; 0.247  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.705      ;
; 0.247  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.705      ;
; 0.247  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.705      ;
; 0.247  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.705      ;
; 0.247  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.705      ;
; 0.247  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.705      ;
; 0.247  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.705      ;
; 0.247  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; -0.035     ; 0.705      ;
; 0.301  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 0.824      ;
; 0.301  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 0.824      ;
; 0.301  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 0.824      ;
; 0.301  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 0.824      ;
; 0.301  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 0.824      ;
; 0.301  ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 1.000        ; 0.138      ; 0.824      ;
+--------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                    ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; 0.393 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.273      ; 1.857      ;
; 0.393 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.273      ; 1.857      ;
; 0.476 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.275      ; 1.776      ;
; 0.476 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.275      ; 1.776      ;
; 0.476 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.275      ; 1.776      ;
; 0.476 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.275      ; 1.776      ;
; 0.477 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.274      ; 1.774      ;
+-------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                      ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+
; -0.072 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[0] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.466      ; 1.508      ;
; -0.072 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[1] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.466      ; 1.508      ;
; -0.072 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[4] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.466      ; 1.508      ;
; -0.072 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[2] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.466      ; 1.508      ;
; -0.067 ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[3] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.465      ; 1.512      ;
; 0.005  ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxReadPointer[5] ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.464      ; 1.583      ;
; 0.005  ; bufferedUART:UART|func_reset ; bufferedUART:UART|rxBuffer~13      ; i_CLOCK_50   ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.464      ; 1.583      ;
+--------+------------------------------+------------------------------------+--------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_CLOCK_50'                                                                                                                   ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.406 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.236      ; 0.726      ;
; 0.406 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.236      ; 0.726      ;
; 0.406 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.236      ; 0.726      ;
; 0.406 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.236      ; 0.726      ;
; 0.406 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.236      ; 0.726      ;
; 0.406 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.236      ; 0.726      ;
; 0.502 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txByteSent                ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.233      ; 0.819      ;
; 0.510 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[2]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[5]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[4]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[3]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[1]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txClockCount[0]           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.629      ;
; 0.595 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.714      ;
; 0.595 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.714      ;
; 0.595 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|txState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.035      ; 0.714      ;
; 0.638 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[3] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.215      ; 0.937      ;
; 0.638 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[7] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.215      ; 0.937      ;
; 0.638 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[0] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.215      ; 0.937      ;
; 0.638 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[4] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.215      ; 0.937      ;
; 0.638 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[1] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.215      ; 0.937      ;
; 0.638 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[5] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.215      ; 0.937      ;
; 0.638 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[6] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.215      ; 0.937      ;
; 0.638 ; Debouncer:debounceReset|o_PinOut ; ANSIDisplayVGA:ANSIDisplay|dispAttWRData[2] ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.215      ; 0.937      ;
; 0.719 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[3]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.066      ; 0.869      ;
; 0.719 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[5]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.066      ; 0.869      ;
; 0.719 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[4]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.066      ; 0.869      ;
; 0.719 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[2]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.066      ; 0.869      ;
; 0.719 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[1]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.066      ; 0.869      ;
; 0.719 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxInPointer[0]            ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.066      ; 0.869      ;
; 0.738 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.stopBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.039      ; 0.861      ;
; 0.738 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[3]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.039      ; 0.861      ;
; 0.738 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[2]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.039      ; 0.861      ;
; 0.738 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[1]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.039      ; 0.861      ;
; 0.738 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxBitCount[0]             ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.039      ; 0.861      ;
; 0.738 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.dataBit           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.039      ; 0.861      ;
; 0.738 ; bufferedUART:UART|func_reset     ; bufferedUART:UART|rxState.idle              ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.039      ; 0.861      ;
; 0.817 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_kbdStatus[0]       ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.973      ;
; 0.817 ; Debouncer:debounceReset|o_PinOut ; Wrap_Keyboard:KEYBOARD|w_latKbDV1           ; i_CLOCK_50   ; i_CLOCK_50  ; 0.000        ; 0.072      ; 0.973      ;
+-------+----------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                                                                                  ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                       ; -14.180   ; -0.418 ; -1.455   ; -0.450  ; -3.201              ;
;  IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -7.635    ; 0.263  ; N/A      ; N/A     ; -1.487              ;
;  IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -8.084    ; -0.418 ; 0.183    ; -0.450  ; -3.201              ;
;  Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.479    ; 0.197  ; N/A      ; N/A     ; -1.487              ;
;  i_CLOCK_50                                                                                                            ; -14.180   ; 0.166  ; -1.455   ; 0.406   ; -3.201              ;
; Design-wide TNS                                                                                                        ; -3437.979 ; -3.447 ; -39.715  ; -2.784  ; -891.209            ;
;  IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -158.913  ; 0.000  ; N/A      ; N/A     ; -34.201             ;
;  IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -239.425  ; -3.447 ; 0.000    ; -2.784  ; -65.867             ;
;  Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.247    ; 0.000  ; N/A      ; N/A     ; -16.357             ;
;  i_CLOCK_50                                                                                                            ; -3038.394 ; 0.000  ; -39.715  ; 0.000   ; -774.784            ;
+------------------------------------------------------------------------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; utxd1           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; urts1           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_hSync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vSync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdDI            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdDO                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdCD                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_CLK              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_DAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ucts1                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_CLOCK_50              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; urxd1                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; utxd1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; urts1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; utxd1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; urts1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; utxd1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; urts1           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; i_CLOCK_50                                                                                                            ; i_CLOCK_50                                                                                                            ; 20611415 ; 0        ; 0        ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; i_CLOCK_50                                                                                                            ; 120      ; 11508    ; 0        ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; i_CLOCK_50                                                                                                            ; 279      ; 11509    ; 0        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; i_CLOCK_50                                                                                                            ; 25       ; 132      ; 0        ; 0        ;
; i_CLOCK_50                                                                                                            ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 0        ; 0        ; 623      ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 0        ; 0        ; 0        ; 8        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 0        ; 0        ; 0        ; 8        ;
; i_CLOCK_50                                                                                                            ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 144      ; 0        ; 623      ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 0        ; 9        ; 0        ; 8        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 174      ; 9        ; 0        ; 8        ;
; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; i_CLOCK_50                                                                                                            ; i_CLOCK_50                                                                                                            ; 20611415 ; 0        ; 0        ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; i_CLOCK_50                                                                                                            ; 120      ; 11508    ; 0        ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; i_CLOCK_50                                                                                                            ; 279      ; 11509    ; 0        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; i_CLOCK_50                                                                                                            ; 25       ; 132      ; 0        ; 0        ;
; i_CLOCK_50                                                                                                            ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 0        ; 0        ; 623      ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 0        ; 0        ; 0        ; 8        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 0        ; 0        ; 0        ; 8        ;
; i_CLOCK_50                                                                                                            ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 144      ; 0        ; 623      ; 0        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 0        ; 9        ; 0        ; 8        ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 174      ; 9        ; 0        ; 8        ;
; i_CLOCK_50                                                                                                            ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                    ;
+------------+----------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------+----------+----------+----------+----------+
; i_CLOCK_50 ; i_CLOCK_50                                   ; 43       ; 0        ; 0        ; 0        ;
; i_CLOCK_50 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 7        ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                     ;
+------------+----------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------+----------+----------+----------+----------+
; i_CLOCK_50 ; i_CLOCK_50                                   ; 43       ; 0        ; 0        ; 0        ;
; i_CLOCK_50 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 7        ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 34    ; 34   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                                                ; Clock                                                                                                                 ; Type ; Status      ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+-------------+
; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; Base ; Constrained ;
; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; Base ; Constrained ;
; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; Constrained ;
; i_CLOCK_50                                                                                                            ; i_CLOCK_50                                                                                                            ; Base ; Constrained ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ucts1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urxd1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_hSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urts1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; utxd1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ucts1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urxd1      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_hSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; urts1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; utxd1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Jul 05 20:58:52 2021
Info: Command: quartus_sta ANSITerm1 -c ANSITerm1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ANSITerm1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_CLOCK_50 i_CLOCK_50
    Info (332105): create_clock -period 1.000 -name IOP16:IOP16|GrayCounter:greyLow|Currstate[0] IOP16:IOP16|GrayCounter:greyLow|Currstate[0]
    Info (332105): create_clock -period 1.000 -name IOP16:IOP16|GrayCounter:greyLow|Currstate[1] IOP16:IOP16|GrayCounter:greyLow|Currstate[1]
    Info (332105): create_clock -period 1.000 -name Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.180           -3038.394 i_CLOCK_50 
    Info (332119):    -8.084            -239.425 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -7.635            -158.913 IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):    -0.453              -1.247 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -0.254
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.254              -1.650 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.418               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):     0.433               0.000 i_CLOCK_50 
    Info (332119):     0.513               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case recovery slack is -1.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.455             -39.715 i_CLOCK_50 
    Info (332119):     0.183               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is -0.318
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.318              -1.754 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.914               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -774.737 i_CLOCK_50 
    Info (332119):    -3.201             -62.681 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.487             -34.201 IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):    -1.487             -16.357 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.023
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.023           -2801.293 i_CLOCK_50 
    Info (332119):    -7.645            -222.676 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -7.238            -149.764 IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):    -0.479              -0.826 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -0.418
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.418              -3.447 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.383               0.000 i_CLOCK_50 
    Info (332119):     0.403               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):     0.483               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case recovery slack is -1.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.296             -33.005 i_CLOCK_50 
    Info (332119):     0.265               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is -0.450
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.450              -2.784 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.840               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -774.784 i_CLOCK_50 
    Info (332119):    -3.201             -65.867 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.487             -34.201 IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):    -1.487             -16.357 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.618
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.618           -1067.975 i_CLOCK_50 
    Info (332119):    -2.954             -81.122 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -2.761             -56.405 IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):     0.265               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -0.083
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.083              -0.267 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.166               0.000 i_CLOCK_50 
    Info (332119):     0.197               0.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.263               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
Info (332146): Worst-case recovery slack is -0.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.145              -0.820 i_CLOCK_50 
    Info (332119):     0.393               0.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is -0.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.072              -0.355 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.406               0.000 i_CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -629.695 i_CLOCK_50 
    Info (332119):    -1.000             -41.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.000             -23.000 IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):    -1.000             -11.000 Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4800 megabytes
    Info: Processing ended: Mon Jul 05 20:58:58 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


