





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-79656.html">
    <link rel="next" href="x86-81786.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-79656.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-81786.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">LGDT            Load Global Descriptor Table Reg.     Flags: Not altered</span></span><br /><span class="line"><span class="ngb">LIDT            Load Interrupt Descriptor Table Reg.</span></span><br /><span class="line"></span><br /><span class="line"><span class="ngb">LGDT</span> source                                           CPU: 286+ <span class="ngu">Priv</span></span><br /><span class="line"><span class="ngb">LIDT</span> source                                           CPU: 286+ <span class="ngu">Priv</span></span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Logic</span>   GDTR ← base:limit</span><br /><span class="line">            or  IDTR ← base:limit</span><br /><span class="line"></span><br /><span class="line">    The LGDT and LIDT instructions load a limit value and linear base</span><br /><span class="line">    address from a six-byte (48-bit) data operand in memory</span><br /><span class="line">    (pseudo-descriptor) into the global descriptor table register</span><br /><span class="line">    (GDTR) or the interrupt descriptor table register (IDTR),</span><br /><span class="line">    respectively. The 16-bit limit is stored at the low word and the</span><br /><span class="line">    32-bit base at the high doubleword of the operand.</span><br /><span class="line"></span><br /><span class="line">    If a 16-bit operand-size attribute is used with LGDT or LIDT, the</span><br /><span class="line">    register is loaded with a 16-bit limit and a 24-bit base (80286),</span><br /><span class="line">    and the high-order 8 bits of the 48-bit operand are not used. If a</span><br /><span class="line">    32-bit operand-size attribute is used, the register is loaded with</span><br /><span class="line">    a 16-bit limit and a 32-bit base (80386+); the high-order 8 bits</span><br /><span class="line">    of the 48-bit operand are used as high-order base address bits.</span><br /><span class="line"></span><br /><span class="line">    The <span class="ngu">SGDT</span> and <span class="ngu">SIDT</span> instructions always store all 48 bits of the</span><br /><span class="line">    data operand. With the 80286, the upper 8 bits are undefined after</span><br /><span class="line">    SGDT or SIDT is executed. With the 80386+, the upper 8 bits are</span><br /><span class="line">    written with the high-order 8 address bits, for both a 16-bit and</span><br /><span class="line">    a 32-bit operand-size attribute. If LGDT or LIDT are used with a</span><br /><span class="line">    16-bit operand to load the register stored by SGDT or SIDT, the</span><br /><span class="line">    upper 8 bits are stored as zeros.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    LIDT tells the hardware where to go in case of interrupts. </span><br /><span class="line"></span><br /><span class="line">    LGDT and LIDT appear in operating system software; they are not</span><br /><span class="line">    used in application programs. They are the only instructions that</span><br /><span class="line">    directly load a linear address (i.e. not a segment relative</span><br /><span class="line">    address) in protected mode.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Opcode      Format</span></span><br /><span class="line">    0F 01 /2    LGDT m16&amp;32</span><br /><span class="line">    0F 01 /3    LIDT m16&amp;32</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Length and timing</span></span><br /><span class="line">    Operands    Bytes   8088    186     286     386     486     Pentium</span><br /><span class="line">LGDT  mem48       5                     11      11      11       6   NP</span><br /><span class="line">LIDT  mem48       5                     12      11      11       6   NP</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="x86-197219.html">Descriptors</a></li>
        
          <li><a href="x86-185529.html">System address</a></li>
        
          <li><a href="x86-144694.html">SGDT</a></li>
        
          <li><a href="x86-152229.html">SIDT</a></li>
        
          <li><a href="x86-81903.html">LLDT</a></li>
        
          <li><a href="x86-59870.html">INT</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

