// Seed: 3720004147
`default_nettype id_2 `timescale 1ps / 1 ps
module module_0 (
    input reg id_0,
    output id_1,
    input id_2,
    input logic id_3,
    output reg id_4
);
  always @(posedge 1'b0 or 1) begin
    id_4 = id_2;
    SystemTFIdentifier(id_2, id_0);
    id_4 <= id_2;
  end
endmodule
