Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "toplevel"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/daniel/coding/obscuremicros/hardware/m68kintglue/shiftreg.vhd" in Library work.
Entity <shiftreg> compiled.
Entity <shiftreg> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/daniel/coding/obscuremicros/hardware/m68kintglue/toplevel.vhd" in Library work.
Architecture behavioral of Entity toplevel is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <toplevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <shiftreg> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <toplevel> in library <work> (Architecture <behavioral>).
Entity <toplevel> analyzed. Unit <toplevel> generated.

Analyzing Entity <shiftreg> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <clear> in unit <shiftreg> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <clear> in unit <shiftreg> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <shiftreg> analyzed. Unit <shiftreg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <shiftreg>.
    Related source file is "/home/daniel/coding/obscuremicros/hardware/m68kintglue/shiftreg.vhd".
    Found 1-bit tristate buffer for signal <output>.
    Found 3-bit register for signal <index>.
    Found 3-bit adder for signal <index$add0000> created at line 64.
    Found 1-bit register for signal <serialout>.
    Found 1-bit 8-to-1 multiplexer for signal <serialout$mux0000> created at line 63.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Tristate(s).
Unit <shiftreg> synthesized.


Synthesizing Unit <toplevel>.
    Related source file is "/home/daniel/coding/obscuremicros/hardware/m68kintglue/toplevel.vhd".
Unit <toplevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 3-bit adder                                           : 3
# Registers                                            : 6
 1-bit register                                        : 3
 3-bit register                                        : 3
# Multiplexers                                         : 3
 1-bit 8-to-1 multiplexer                              : 3
# Tristates                                            : 3
 1-bit tristate buffer                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 3-bit adder                                           : 3
# Registers                                            : 3
 Flip-Flops                                            : 3
# Multiplexers                                         : 3
 1-bit 8-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

ERROR:Xst:528 - Multi-source in Unit <shiftreg> on signal <clear>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <Inst_shiftregh/clear> in Unit <shiftreg> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <shiftreg> on signal <clear>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <Inst_shiftregm/clear> in Unit <shiftreg> is assigned to GND

ERROR:Xst:528 - Multi-source in Unit <shiftreg> on signal <clear>; this signal is connected to multiple drivers.
Drivers are: 
   Signal <Inst_shiftreg/clear> in Unit <shiftreg> is assigned to GND


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.75 secs
 
--> 


Total memory usage is 511676 kilobytes

Number of errors   :    3 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

