# RISC-V-Soc-Tapeout-Program
This program provides hands-on training in System-on-Chip (SoC) design, covering the full flow from RTL to GDSII with open-source tools. As part of India’s largest collaborative RISC-V tapeout initiative, it engages 3,500+ participants in advancing the nation’s semiconductor ecosystem.
