#BLIF generated by VPR  from post-place-and-route implementation
.model design3_5_5_top
.inputs clk rst in[31] in[30] in[29] in[28] in[27] in[26] in[25] in[24] in[23] in[22] in[21] in[20] in[19] in[18] in[17] in[16] in[15] in[14] in[13] in[12] in[11] in[10] in[9] in[8] in[7] in[6] in[5] in[4] in[3] in[2] in[1] in[0] 
.outputs out[22] out[21] out[20] out[19] out[18] out[17] out[16] out[23] out[31] out[30] out[29] out[28] out[27] out[26] out[25] out[24] out[15] out[14] out[13] out[12] out[11] out[10] out[9] out[8] out[7] out[6] out[5] out[4] out[3] out[2] out[1] out[0] 

#IO assignments
.names out[22]_input_0_0 out[22]
1 1
.names out[21]_input_0_0 out[21]
1 1
.names out[20]_input_0_0 out[20]
1 1
.names out[19]_input_0_0 out[19]
1 1
.names out[18]_input_0_0 out[18]
1 1
.names out[17]_input_0_0 out[17]
1 1
.names out[16]_input_0_0 out[16]
1 1
.names out[23]_input_0_0 out[23]
1 1
.names out[31]_input_0_0 out[31]
1 1
.names out[30]_input_0_0 out[30]
1 1
.names out[29]_input_0_0 out[29]
1 1
.names out[28]_input_0_0 out[28]
1 1
.names out[27]_input_0_0 out[27]
1 1
.names out[26]_input_0_0 out[26]
1 1
.names out[25]_input_0_0 out[25]
1 1
.names out[24]_input_0_0 out[24]
1 1
.names out[15]_input_0_0 out[15]
1 1
.names out[14]_input_0_0 out[14]
1 1
.names out[13]_input_0_0 out[13]
1 1
.names out[12]_input_0_0 out[12]
1 1
.names out[11]_input_0_0 out[11]
1 1
.names out[10]_input_0_0 out[10]
1 1
.names out[9]_input_0_0 out[9]
1 1
.names out[8]_input_0_0 out[8]
1 1
.names out[7]_input_0_0 out[7]
1 1
.names out[6]_input_0_0 out[6]
1 1
.names out[5]_input_0_0 out[5]
1 1
.names out[4]_input_0_0 out[4]
1 1
.names out[3]_input_0_0 out[3]
1 1
.names out[2]_input_0_0 out[2]
1 1
.names out[1]_input_0_0 out[1]
1 1
.names out[0]_input_0_0 out[0]
1 1
.names clk clk_output_0_0
1 1
.names rst rst_output_0_0
1 1
.names in[31] in[31]_output_0_0
1 1
.names in[30] in[30]_output_0_0
1 1
.names in[29] in[29]_output_0_0
1 1
.names in[28] in[28]_output_0_0
1 1
.names in[27] in[27]_output_0_0
1 1
.names in[26] in[26]_output_0_0
1 1
.names in[25] in[25]_output_0_0
1 1
.names in[24] in[24]_output_0_0
1 1
.names in[23] in[23]_output_0_0
1 1
.names in[22] in[22]_output_0_0
1 1
.names in[21] in[21]_output_0_0
1 1
.names in[20] in[20]_output_0_0
1 1
.names in[19] in[19]_output_0_0
1 1
.names in[18] in[18]_output_0_0
1 1
.names in[17] in[17]_output_0_0
1 1
.names in[16] in[16]_output_0_0
1 1
.names in[15] in[15]_output_0_0
1 1
.names in[14] in[14]_output_0_0
1 1
.names in[13] in[13]_output_0_0
1 1
.names in[12] in[12]_output_0_0
1 1
.names in[11] in[11]_output_0_0
1 1
.names in[10] in[10]_output_0_0
1 1
.names in[9] in[9]_output_0_0
1 1
.names in[8] in[8]_output_0_0
1 1
.names in[7] in[7]_output_0_0
1 1
.names in[6] in[6]_output_0_0
1 1
.names in[5] in[5]_output_0_0
1 1
.names in[4] in[4]_output_0_0
1 1
.names in[3] in[3]_output_0_0
1 1
.names in[2] in[2]_output_0_0
1 1
.names in[1] in[1]_output_0_0
1 1
.names in[0] in[0]_output_0_0
1 1

#Interconnect
.names clk_output_0_0 dffre_d_in4[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[23]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[21]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[27]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[25]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.encoder_instance12.data_out[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.encoder_instance12.data_out[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.encoder_instance12.data_out[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[24]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.encoder_instance01.data_out[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[29]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[28]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[21]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[23]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[30]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[27]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[26]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[26]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[27]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[30]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[29]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[21]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[28]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[25]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[23]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[46]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[78]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[110]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[142]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in1[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance13.data_out_reg[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.encoder_instance02.data_out[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.encoder_instance01.data_out[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[123]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[91]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[59]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[155]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance42.data_out_reg[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[25]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[26]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[24]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.encoder_instance01.data_out[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[24]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[105]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[41]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[130]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[73]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[137]_clock_0_0
1 1
.names clk_output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[98]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[66]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[125]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[157]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[97]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[129]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[61]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[132]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[36]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[68]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[100]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[93]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[29]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[33]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[65]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[42]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[74]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[106]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[138]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[39]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[86]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[47]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[150]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[118]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in0[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[34]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[54]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[58]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[26]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[122]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[90]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[50]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[154]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[51]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[62]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[147]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[82]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[146]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[114]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[115]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[83]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[30]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[52]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[84]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[148]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[116]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[126]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[158]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[94]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[27]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[127]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[95]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[63]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[159]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[25]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[57]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[121]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[89]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[49]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[153]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[113]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[145]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[44]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[151]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[81]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[23]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[55]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[119]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[87]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[40]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[104]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[72]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[37]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[136]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[101]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[133]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[67]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[141]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[69]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[45]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[109]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[77]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[43]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[107]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[75]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[35]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[139]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[38]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[70]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[124]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[92]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[134]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[102]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[28]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[60]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[32]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[96]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[64]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[48]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[128]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[112]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[144]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[140]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[149]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[80]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[21]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[53]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[117]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[85]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[71]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[103]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[152]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[135]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[88]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[120]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[131]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[99]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[156]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[143]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[24]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[56]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[111]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[79]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[76]_clock_0_0
1 1
.names clk_output_0_0 dffre_tmp[108]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[28]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[30]_clock_0_0
1 1
.names clk_output_0_0 dffre_d_in4[29]_clock_0_0
1 1
.names rst_output_0_0 lut__1242__input_0_2
1 1
.names rst_output_0_0 lut__1156__input_0_3
1 1
.names rst_output_0_0 lut__1152__input_0_3
1 1
.names rst_output_0_0 lut__1157__input_0_1
1 1
.names rst_output_0_0 lut__1212__input_0_2
1 1
.names rst_output_0_0 lut__1166__input_0_2
1 1
.names rst_output_0_0 lut__1202__input_0_0
1 1
.names rst_output_0_0 lut__1158__input_0_2
1 1
.names rst_output_0_0 lut__1155__input_0_2
1 1
.names rst_output_0_0 lut__1164__input_0_0
1 1
.names rst_output_0_0 lut__1163__input_0_2
1 1
.names rst_output_0_0 lut__1248__input_0_4
1 1
.names rst_output_0_0 lut__1160__input_0_3
1 1
.names rst_output_0_0 lut__1233__input_0_0
1 1
.names rst_output_0_0 lut__1159__input_0_2
1 1
.names rst_output_0_0 lut__1147__input_0_1
1 1
.names rst_output_0_0 lut__1150__input_0_3
1 1
.names rst_output_0_0 lut__1149__input_0_3
1 1
.names rst_output_0_0 lut__1208__input_0_3
1 1
.names rst_output_0_0 lut__1179__input_0_0
1 1
.names rst_output_0_0 lut__1148__input_0_3
1 1
.names rst_output_0_0 lut__1162__input_0_3
1 1
.names rst_output_0_0 lut__1165__input_0_3
1 1
.names rst_output_0_0 lut__1161__input_0_2
1 1
.names rst_output_0_0 lut__1151__input_0_0
1 1
.names rst_output_0_0 lut__1127__input_0_0
1 1
.names rst_output_0_0 lut__1145__input_0_2
1 1
.names rst_output_0_0 lut__1167__input_0_2
1 1
.names rst_output_0_0 lut__1153__input_0_4
1 1
.names rst_output_0_0 lut__1154__input_0_4
1 1
.names rst_output_0_0 lut__1146__input_0_2
1 1
.names rst_output_0_0 lut__1144__input_0_4
1 1
.names rst_output_0_0 lut__1169__input_0_4
1 1
.names rst_output_0_0 lut__1143__input_0_3
1 1
.names rst_output_0_0 lut__1173__input_0_3
1 1
.names in[31]_output_0_0 dffre_tmp[31]_input_0_0
1 1
.names in[30]_output_0_0 dffre_tmp[30]_input_0_0
1 1
.names in[29]_output_0_0 dffre_tmp[29]_input_0_0
1 1
.names in[28]_output_0_0 dffre_tmp[28]_input_0_0
1 1
.names in[27]_output_0_0 dffre_tmp[27]_input_0_0
1 1
.names in[26]_output_0_0 dffre_tmp[26]_input_0_0
1 1
.names in[25]_output_0_0 dffre_tmp[25]_input_0_0
1 1
.names in[24]_output_0_0 dffre_tmp[24]_input_0_0
1 1
.names in[23]_output_0_0 dffre_tmp[23]_input_0_0
1 1
.names in[22]_output_0_0 dffre_tmp[22]_input_0_0
1 1
.names in[21]_output_0_0 dffre_tmp[21]_input_0_0
1 1
.names in[20]_output_0_0 dffre_tmp[20]_input_0_0
1 1
.names in[19]_output_0_0 dffre_tmp[19]_input_0_0
1 1
.names in[18]_output_0_0 dffre_tmp[18]_input_0_0
1 1
.names in[17]_output_0_0 dffre_tmp[17]_input_0_0
1 1
.names in[16]_output_0_0 dffre_tmp[16]_input_0_0
1 1
.names in[15]_output_0_0 dffre_tmp[15]_input_0_0
1 1
.names in[14]_output_0_0 dffre_tmp[14]_input_0_0
1 1
.names in[13]_output_0_0 dffre_tmp[13]_input_0_0
1 1
.names in[12]_output_0_0 dffre_tmp[12]_input_0_0
1 1
.names in[11]_output_0_0 dffre_tmp[11]_input_0_0
1 1
.names in[10]_output_0_0 dffre_tmp[10]_input_0_0
1 1
.names in[9]_output_0_0 dffre_tmp[9]_input_0_0
1 1
.names in[8]_output_0_0 dffre_tmp[8]_input_0_0
1 1
.names in[7]_output_0_0 dffre_tmp[7]_input_0_0
1 1
.names in[6]_output_0_0 dffre_tmp[6]_input_0_0
1 1
.names in[5]_output_0_0 dffre_tmp[5]_input_0_0
1 1
.names in[4]_output_0_0 dffre_tmp[4]_input_0_0
1 1
.names in[3]_output_0_0 dffre_tmp[3]_input_0_0
1 1
.names in[2]_output_0_0 dffre_tmp[2]_input_0_0
1 1
.names in[1]_output_0_0 dffre_tmp[1]_input_0_0
1 1
.names in[0]_output_0_0 dffre_tmp[0]_input_0_0
1 1
.names lut_out[31]_output_0_0 out[31]_input_0_0
1 1
.names lut_out[30]_output_0_0 out[30]_input_0_0
1 1
.names lut_out[29]_output_0_0 out[29]_input_0_0
1 1
.names lut_out[28]_output_0_0 out[28]_input_0_0
1 1
.names lut_out[27]_output_0_0 out[27]_input_0_0
1 1
.names lut_out[26]_output_0_0 out[26]_input_0_0
1 1
.names lut_out[25]_output_0_0 out[25]_input_0_0
1 1
.names lut_out[24]_output_0_0 out[24]_input_0_0
1 1
.names lut_out[23]_output_0_0 lut_out[19]_input_0_2
1 1
.names lut_out[23]_output_0_0 lut_out[20]_input_0_2
1 1
.names lut_out[23]_output_0_0 lut_out[18]_input_0_2
1 1
.names lut_out[23]_output_0_0 lut_out[17]_input_0_2
1 1
.names lut_out[23]_output_0_0 lut_out[21]_input_0_2
1 1
.names lut_out[23]_output_0_0 lut_out[22]_input_0_2
1 1
.names lut_out[23]_output_0_0 out[23]_input_0_0
1 1
.names lut_out[22]_output_0_0 out[22]_input_0_0
1 1
.names lut_out[21]_output_0_0 out[21]_input_0_0
1 1
.names lut_out[20]_output_0_0 out[20]_input_0_0
1 1
.names lut_out[19]_output_0_0 out[19]_input_0_0
1 1
.names lut_out[18]_output_0_0 out[18]_input_0_0
1 1
.names lut_out[17]_output_0_0 out[17]_input_0_0
1 1
.names lut_out[16]_output_0_0 out[16]_input_0_0
1 1
.names lut_out[15]_output_0_0 out[15]_input_0_0
1 1
.names lut_out[14]_output_0_0 out[14]_input_0_0
1 1
.names lut_out[13]_output_0_0 out[13]_input_0_0
1 1
.names lut_out[12]_output_0_0 out[12]_input_0_0
1 1
.names lut_out[11]_output_0_0 out[11]_input_0_0
1 1
.names lut_out[10]_output_0_0 out[10]_input_0_0
1 1
.names lut_out[9]_output_0_0 out[9]_input_0_0
1 1
.names lut_out[8]_output_0_0 out[8]_input_0_0
1 1
.names lut_out[7]_output_0_0 out[7]_input_0_0
1 1
.names lut_out[6]_output_0_0 out[6]_input_0_0
1 1
.names lut_out[5]_output_0_0 out[5]_input_0_0
1 1
.names lut_out[4]_output_0_0 out[4]_input_0_0
1 1
.names lut_out[3]_output_0_0 out[3]_input_0_0
1 1
.names lut_out[2]_output_0_0 out[2]_input_0_0
1 1
.names lut_out[1]_output_0_0 out[1]_input_0_0
1 1
.names lut_out[0]_output_0_0 out[0]_input_0_0
1 1
.names lut_$false_output_0_0 lut_out[9]_input_0_1
1 1
.names lut_$false_output_0_0 lut_out[8]_input_0_1
1 1
.names lut_$false_output_0_0 lut_out[11]_input_0_1
1 1
.names lut_$false_output_0_0 lut_out[10]_input_0_1
1 1
.names lut_$false_output_0_0 lut_out[15]_input_0_1
1 1
.names lut_$false_output_0_0 lut_out[13]_input_0_1
1 1
.names lut_$false_output_0_0 lut_out[12]_input_0_1
1 1
.names lut_$false_output_0_0 lut_out[14]_input_0_1
1 1
.names lut_$true_output_0_0 dffre_d_in4[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance12.data_out[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance12.data_out[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance12.data_out[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance12.data_out[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance12.data_out[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance12.data_out[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance01.data_out[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance01.data_out[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[46]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[78]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[110]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[142]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in1[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance13.data_out_reg[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance13.data_out_reg[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance02.data_out[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance02.data_out[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance01.data_out[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance01.data_out[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[123]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[91]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[59]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[155]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance42.data_out_reg[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance42.data_out_reg[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance01.data_out[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance01.data_out[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[105]_input_2_0
1 1
.names lut_$true_output_0_0 lut_out[31]_input_0_2
1 1
.names lut_$true_output_0_0 dffre_tmp[41]_input_2_0
1 1
.names lut_$true_output_0_0 lut_out[27]_input_0_4
1 1
.names lut_$true_output_0_0 dffre_tmp[9]_input_2_0
1 1
.names lut_$true_output_0_0 lut_out[28]_input_0_4
1 1
.names lut_$true_output_0_0 dffre_tmp[130]_input_2_0
1 1
.names lut_$true_output_0_0 lut_out[26]_input_0_2
1 1
.names lut_$true_output_0_0 dffre_tmp[73]_input_2_0
1 1
.names lut_$true_output_0_0 lut_out[30]_input_0_4
1 1
.names lut_$true_output_0_0 dffre_tmp[137]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[98]_input_2_0
1 1
.names lut_$true_output_0_0 lut_out[25]_input_0_2
1 1
.names lut_$true_output_0_0 dffre_tmp[66]_input_2_0
1 1
.names lut_$true_output_0_0 lut_out[29]_input_0_0
1 1
.names lut_$true_output_0_0 dffre_tmp[125]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[157]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[97]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[129]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[61]_input_2_0
1 1
.names lut_$true_output_0_0 lut_out[24]_input_0_1
1 1
.names lut_$true_output_0_0 dffre_tmp[132]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[68]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[100]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[93]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[65]_input_2_0
1 1
.names lut_$true_output_0_0 lut_out[7]_input_0_2
1 1
.names lut_$true_output_0_0 dffre_tmp[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[42]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[74]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[106]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[138]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[39]_input_2_0
1 1
.names lut_$true_output_0_0 lut_out[4]_input_0_4
1 1
.names lut_$true_output_0_0 dffre_tmp[86]_input_2_0
1 1
.names lut_$true_output_0_0 lut_out[6]_input_0_0
1 1
.names lut_$true_output_0_0 dffre_tmp[2]_input_2_0
1 1
.names lut_$true_output_0_0 lut_out[5]_input_0_2
1 1
.names lut_$true_output_0_0 dffre_tmp[47]_input_2_0
1 1
.names lut_$true_output_0_0 lut_out[3]_input_0_2
1 1
.names lut_$true_output_0_0 dffre_tmp[150]_input_2_0
1 1
.names lut_$true_output_0_0 lut_out[2]_input_0_4
1 1
.names lut_$true_output_0_0 dffre_tmp[118]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in0[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[34]_input_2_0
1 1
.names lut_$true_output_0_0 lut_out[0]_input_0_0
1 1
.names lut_$true_output_0_0 dffre_tmp[22]_input_2_0
1 1
.names lut_$true_output_0_0 lut_out[1]_input_0_0
1 1
.names lut_$true_output_0_0 dffre_tmp[54]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[58]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[122]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[90]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[50]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[154]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[51]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[62]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[147]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[82]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[146]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[114]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[115]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[83]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[52]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[84]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[148]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[116]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[126]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[158]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[94]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[127]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[95]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[63]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[159]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[57]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[121]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[89]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[49]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[153]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[113]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[145]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[44]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[151]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[81]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[55]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[119]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[87]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[40]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[104]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[72]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[136]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[101]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[133]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[67]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[141]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[69]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[45]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[109]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[77]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[43]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[107]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[75]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[139]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[70]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[124]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[92]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[134]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[102]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[60]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[96]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[64]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[48]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[128]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[112]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[144]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[140]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[149]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[80]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[53]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[117]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[85]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[71]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[103]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[152]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[135]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[88]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[120]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[131]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[99]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[156]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[143]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[56]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[111]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[79]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[76]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_tmp[108]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_d_in4[29]_input_2_0
1 1
.names lut__1173__output_0_0 dffre_tmp[46]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[78]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[110]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[142]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[14]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[123]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[91]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[59]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[155]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[105]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[41]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[9]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[130]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[73]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[137]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[98]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[66]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[125]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[157]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[97]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[129]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[61]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[132]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[36]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[68]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[100]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[93]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[29]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[4]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[1]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[33]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[65]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[10]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[42]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[74]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[106]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[138]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[39]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[86]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[2]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[47]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[150]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[118]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[34]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[22]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[54]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[58]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[26]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[122]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[90]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[50]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[154]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[19]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[51]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[62]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[147]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[82]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[18]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[146]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[114]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[115]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[83]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[30]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[52]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[84]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[20]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[148]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[116]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[126]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[158]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[6]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[31]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[94]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[27]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[127]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[95]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[63]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[159]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[25]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[57]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[121]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[89]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[49]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[153]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[113]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[145]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[44]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[151]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[81]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[17]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[23]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[55]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[119]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[87]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[8]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[40]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[104]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[72]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[37]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[136]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[101]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[133]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[67]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[141]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[69]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[5]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[13]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[45]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[109]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[77]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[11]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[43]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[107]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[75]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[35]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[139]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[38]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[70]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[124]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[92]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[12]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[3]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[134]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[102]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[28]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[60]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[32]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[0]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[96]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[64]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[48]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[128]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[112]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[144]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[140]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[149]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[80]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[16]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[21]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[53]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[117]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[85]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[71]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[103]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[152]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[135]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[88]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[120]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[131]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[99]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[156]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[143]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[24]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[56]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[15]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[7]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[111]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[79]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[76]_input_1_0
1 1
.names lut__1173__output_0_0 dffre_tmp[108]_input_1_0
1 1
.names lut__1247__output_0_0 lut__1140__input_0_4
1 1
.names lut__1247__output_0_0 lut__1139__input_0_2
1 1
.names lut__1241__output_0_0 lut__1141__input_0_0
1 1
.names lut__1241__output_0_0 lut__1140__input_0_0
1 1
.names lut__1241__output_0_0 lut__1139__input_0_1
1 1
.names lut__1241__output_0_0 lut__1136__input_0_3
1 1
.names lut__1241__output_0_0 lut__1142__input_0_4
1 1
.names lut__1253__output_0_0 lut__1139__input_0_3
1 1
.names lut__1249__output_0_0 lut__1140__input_0_2
1 1
.names lut__1249__output_0_0 lut__1139__input_0_0
1 1
.names lut__1245__output_0_0 lut__1140__input_0_5
1 1
.names lut__1245__output_0_0 lut__1139__input_0_4
1 1
.names lut__1245__output_0_0 lut__1136__input_0_5
1 1
.names lut__1245__output_0_0 lut__1142__input_0_5
1 1
.names lut__1139__output_0_0 lut__1136__input_0_0
1 1
.names lut__1139__output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[10]_input_0_0
1 1
.names lut__1251__output_0_0 lut__1141__input_0_4
1 1
.names lut__1251__output_0_0 lut__1136__input_0_4
1 1
.names lut__1251__output_0_0 lut__1142__input_0_0
1 1
.names lut__1244__output_0_0 lut__1141__input_0_3
1 1
.names lut__1244__output_0_0 lut__1140__input_0_3
1 1
.names lut__1244__output_0_0 lut__1136__input_0_2
1 1
.names lut__1244__output_0_0 lut__1142__input_0_3
1 1
.names lut__1252__output_0_0 lut__1136__input_0_1
1 1
.names lut__1252__output_0_0 lut__1142__input_0_1
1 1
.names lut__1246__output_0_0 lut__1140__input_0_1
1 1
.names lut__1246__output_0_0 lut__1253__input_0_5
1 1
.names lut__1246__output_0_0 lut__1142__input_0_2
1 1
.names lut__1142__output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[31]_input_0_0
1 1
.names lut__1140__output_0_0 lut__1141__input_0_2
1 1
.names lut__1140__output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[11]_input_0_0
1 1
.names lut__1136__output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[2]_input_0_0
1 1
.names lut__1141__output_0_0 dffre_design3_5_5_inst.encoder_instance40.data_out[22]_input_0_0
1 1
.names dffre_d_in4[2]_output_0_0 lut__1242__input_0_3
1 1
.names dffre_d_in4[2]_output_0_0 lut__1248__input_0_1
1 1
.names dffre_d_in4[8]_output_0_0 lut__1246__input_0_4
1 1
.names dffre_d_in4[8]_output_0_0 lut__1248__input_0_3
1 1
.names dffre_d_in4[8]_output_0_0 lut__1250__input_0_4
1 1
.names dffre_d_in4[9]_output_0_0 lut__1246__input_0_2
1 1
.names dffre_d_in4[9]_output_0_0 lut__1248__input_0_2
1 1
.names dffre_d_in4[9]_output_0_0 lut__1250__input_0_2
1 1
.names dffre_d_in4[12]_output_0_0 lut__1246__input_0_0
1 1
.names dffre_d_in4[12]_output_0_0 lut__1248__input_0_0
1 1
.names dffre_d_in4[12]_output_0_0 lut__1250__input_0_0
1 1
.names dffre_d_in4[11]_output_0_0 lut__1246__input_0_1
1 1
.names dffre_d_in4[11]_output_0_0 lut__1248__input_0_5
1 1
.names dffre_d_in4[11]_output_0_0 lut__1250__input_0_1
1 1
.names lut__1248__output_0_0 lut__1249__input_0_2
1 1
.names lut__1248__output_0_0 lut__1252__input_0_3
1 1
.names dffre_d_in4[13]_output_0_0 lut__1243__input_0_4
1 1
.names dffre_d_in4[13]_output_0_0 lut__1249__input_0_4
1 1
.names dffre_d_in4[10]_output_0_0 lut__1243__input_0_1
1 1
.names dffre_d_in4[10]_output_0_0 lut__1249__input_0_1
1 1
.names dffre_d_in4[15]_output_0_0 lut__1243__input_0_0
1 1
.names dffre_d_in4[15]_output_0_0 lut__1249__input_0_0
1 1
.names dffre_d_in4[14]_output_0_0 lut__1243__input_0_2
1 1
.names dffre_d_in4[14]_output_0_0 lut__1249__input_0_5
1 1
.names dffre_d_in4[7]_output_0_0 lut__1242__input_0_1
1 1
.names dffre_d_in4[7]_output_0_0 lut__1249__input_0_3
1 1
.names dffre_d_in4[7]_output_0_0 lut__1252__input_0_1
1 1
.names lut__1243__output_0_0 lut__1244__input_0_4
1 1
.names lut__1243__output_0_0 lut__1253__input_0_4
1 1
.names lut__1243__output_0_0 lut__1252__input_0_2
1 1
.names lut__1242__output_0_0 lut__1244__input_0_1
1 1
.names lut__1242__output_0_0 lut__1253__input_0_1
1 1
.names dffre_d_in4[5]_output_0_0 lut__1253__input_0_0
1 1
.names dffre_d_in4[5]_output_0_0 lut__1251__input_0_0
1 1
.names dffre_d_in4[5]_output_0_0 lut__1245__input_0_0
1 1
.names dffre_d_in4[1]_output_0_0 lut__1253__input_0_3
1 1
.names dffre_d_in4[1]_output_0_0 lut__1251__input_0_4
1 1
.names dffre_d_in4[1]_output_0_0 lut__1245__input_0_4
1 1
.names dffre_d_in4[0]_output_0_0 lut__1253__input_0_2
1 1
.names dffre_d_in4[0]_output_0_0 lut__1251__input_0_3
1 1
.names dffre_d_in4[0]_output_0_0 lut__1245__input_0_3
1 1
.names dffre_d_in4[6]_output_0_0 lut__1247__input_0_2
1 1
.names dffre_d_in4[6]_output_0_0 lut__1244__input_0_2
1 1
.names dffre_d_in4[6]_output_0_0 lut__1252__input_0_5
1 1
.names dffre_d_in4[3]_output_0_0 lut__1247__input_0_3
1 1
.names dffre_d_in4[3]_output_0_0 lut__1244__input_0_3
1 1
.names dffre_d_in4[3]_output_0_0 lut__1252__input_0_0
1 1
.names dffre_d_in4[4]_output_0_0 lut__1247__input_0_0
1 1
.names dffre_d_in4[4]_output_0_0 lut__1244__input_0_0
1 1
.names dffre_d_in4[4]_output_0_0 lut__1252__input_0_4
1 1
.names lut__1221__output_0_0 lut__1229__input_0_2
1 1
.names lut__1221__output_0_0 lut__1166__input_0_3
1 1
.names lut__1221__output_0_0 lut__1164__input_0_1
1 1
.names lut__1221__output_0_0 lut__1163__input_0_3
1 1
.names lut__1221__output_0_0 lut__1160__input_0_4
1 1
.names lut__1221__output_0_0 lut__1159__input_0_0
1 1
.names lut__1221__output_0_0 lut__1162__input_0_4
1 1
.names lut__1221__output_0_0 lut__1165__input_0_2
1 1
.names lut__1221__output_0_0 lut__1161__input_0_4
1 1
.names lut__1199__output_0_0 lut__1229__input_0_4
1 1
.names lut__1199__output_0_0 lut__1159__input_0_3
1 1
.names lut__1151__output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[0]_input_0_0
1 1
.names lut__1151__output_0_0 lut__1159__input_0_4
1 1
.names lut__1159__output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[0]_input_0_0
1 1
.names dffre_d_in1[24]_output_0_0 lut__1198__input_0_2
1 1
.names dffre_d_in1[24]_output_0_0 lut__1219__input_0_2
1 1
.names dffre_d_in1[24]_output_0_0 lut__1151__input_0_4
1 1
.names dffre_d_in1[16]_output_0_0 lut__1198__input_0_1
1 1
.names dffre_d_in1[16]_output_0_0 lut__1216__input_0_1
1 1
.names dffre_d_in1[16]_output_0_0 lut__1151__input_0_1
1 1
.names dffre_d_in1[31]_output_0_0 lut__1158__input_0_1
1 1
.names dffre_d_in1[31]_output_0_0 lut__1196__input_0_4
1 1
.names dffre_d_in1[31]_output_0_0 lut__1218__input_0_0
1 1
.names dffre_d_in1[23]_output_0_0 lut__1158__input_0_3
1 1
.names dffre_d_in1[23]_output_0_0 lut__1220__input_0_5
1 1
.names dffre_d_in1[23]_output_0_0 lut__1196__input_0_0
1 1
.names lut__1158__output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[7]_input_0_0
1 1
.names dffre_d_in1[30]_output_0_0 lut__1157__input_0_3
1 1
.names dffre_d_in1[30]_output_0_0 lut__1196__input_0_2
1 1
.names dffre_d_in1[30]_output_0_0 lut__1219__input_0_1
1 1
.names dffre_d_in1[22]_output_0_0 lut__1157__input_0_2
1 1
.names dffre_d_in1[22]_output_0_0 lut__1196__input_0_1
1 1
.names dffre_d_in1[22]_output_0_0 lut__1218__input_0_1
1 1
.names lut__1157__output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[6]_input_0_0
1 1
.names dffre_d_in1[29]_output_0_0 lut__1156__input_0_1
1 1
.names dffre_d_in1[29]_output_0_0 lut__1197__input_0_1
1 1
.names dffre_d_in1[29]_output_0_0 lut__1220__input_0_3
1 1
.names dffre_d_in1[21]_output_0_0 lut__1156__input_0_2
1 1
.names dffre_d_in1[21]_output_0_0 lut__1197__input_0_4
1 1
.names dffre_d_in1[21]_output_0_0 lut__1220__input_0_4
1 1
.names lut__1156__output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[5]_input_0_0
1 1
.names dffre_d_in1[28]_output_0_0 lut__1155__input_0_4
1 1
.names dffre_d_in1[28]_output_0_0 lut__1197__input_0_3
1 1
.names dffre_d_in1[28]_output_0_0 lut__1218__input_0_4
1 1
.names dffre_d_in1[20]_output_0_0 lut__1155__input_0_0
1 1
.names dffre_d_in1[20]_output_0_0 lut__1197__input_0_0
1 1
.names dffre_d_in1[20]_output_0_0 lut__1216__input_0_0
1 1
.names lut__1155__output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[4]_input_0_0
1 1
.names dffre_d_in1[27]_output_0_0 lut__1217__input_0_1
1 1
.names dffre_d_in1[27]_output_0_0 lut__1195__input_0_2
1 1
.names dffre_d_in1[27]_output_0_0 lut__1154__input_0_2
1 1
.names dffre_d_in1[19]_output_0_0 lut__1195__input_0_1
1 1
.names dffre_d_in1[19]_output_0_0 lut__1215__input_0_3
1 1
.names dffre_d_in1[19]_output_0_0 lut__1154__input_0_1
1 1
.names lut__1154__output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[3]_input_0_0
1 1
.names dffre_d_in1[26]_output_0_0 lut__1217__input_0_3
1 1
.names dffre_d_in1[26]_output_0_0 lut__1195__input_0_3
1 1
.names dffre_d_in1[26]_output_0_0 lut__1153__input_0_0
1 1
.names dffre_d_in1[18]_output_0_0 lut__1195__input_0_0
1 1
.names dffre_d_in1[18]_output_0_0 lut__1219__input_0_0
1 1
.names dffre_d_in1[18]_output_0_0 lut__1153__input_0_3
1 1
.names lut__1153__output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[2]_input_0_0
1 1
.names dffre_d_in1[25]_output_0_0 lut__1198__input_0_0
1 1
.names dffre_d_in1[25]_output_0_0 lut__1152__input_0_1
1 1
.names dffre_d_in1[25]_output_0_0 lut__1215__input_0_0
1 1
.names dffre_d_in1[17]_output_0_0 lut__1198__input_0_4
1 1
.names dffre_d_in1[17]_output_0_0 lut__1152__input_0_4
1 1
.names dffre_d_in1[17]_output_0_0 lut__1215__input_0_4
1 1
.names lut__1152__output_0_0 dffre_design3_5_5_inst.invertion_instance10.data_out_reg[1]_input_0_0
1 1
.names dffre_d_in0[23]_output_0_0 lut__1188__input_0_1
1 1
.names dffre_d_in0[23]_output_0_0 lut__1175__input_0_4
1 1
.names dffre_d_in0[23]_output_0_0 lut__1150__input_0_0
1 1
.names dffre_d_in0[31]_output_0_0 lut__1191__input_0_0
1 1
.names dffre_d_in0[31]_output_0_0 lut__1175__input_0_2
1 1
.names dffre_d_in0[31]_output_0_0 lut__1150__input_0_1
1 1
.names lut__1150__output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[7]_input_0_0
1 1
.names dffre_d_in0[30]_output_0_0 lut__1176__input_0_4
1 1
.names dffre_d_in0[30]_output_0_0 lut__1188__input_0_4
1 1
.names dffre_d_in0[30]_output_0_0 lut__1149__input_0_4
1 1
.names dffre_d_in0[22]_output_0_0 lut__1176__input_0_1
1 1
.names dffre_d_in0[22]_output_0_0 lut__1192__input_0_2
1 1
.names dffre_d_in0[22]_output_0_0 lut__1149__input_0_1
1 1
.names lut__1149__output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[6]_input_0_0
1 1
.names dffre_d_in0[29]_output_0_0 lut__1189__input_0_1
1 1
.names dffre_d_in0[29]_output_0_0 lut__1174__input_0_1
1 1
.names dffre_d_in0[29]_output_0_0 lut__1148__input_0_2
1 1
.names dffre_d_in0[21]_output_0_0 lut__1189__input_0_4
1 1
.names dffre_d_in0[21]_output_0_0 lut__1174__input_0_4
1 1
.names dffre_d_in0[21]_output_0_0 lut__1148__input_0_0
1 1
.names lut__1148__output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[5]_input_0_0
1 1
.names dffre_d_in0[28]_output_0_0 lut__1177__input_0_3
1 1
.names dffre_d_in0[28]_output_0_0 lut__1191__input_0_2
1 1
.names dffre_d_in0[28]_output_0_0 lut__1147__input_0_3
1 1
.names dffre_d_in0[20]_output_0_0 lut__1177__input_0_0
1 1
.names dffre_d_in0[20]_output_0_0 lut__1192__input_0_0
1 1
.names dffre_d_in0[20]_output_0_0 lut__1147__input_0_0
1 1
.names lut__1147__output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[4]_input_0_0
1 1
.names dffre_d_in0[19]_output_0_0 lut__1176__input_0_2
1 1
.names dffre_d_in0[19]_output_0_0 lut__1190__input_0_2
1 1
.names dffre_d_in0[19]_output_0_0 lut__1146__input_0_0
1 1
.names dffre_d_in0[27]_output_0_0 lut__1176__input_0_0
1 1
.names dffre_d_in0[27]_output_0_0 lut__1192__input_0_4
1 1
.names dffre_d_in0[27]_output_0_0 lut__1146__input_0_3
1 1
.names lut__1146__output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[3]_input_0_0
1 1
.names dffre_d_in0[26]_output_0_0 lut__1177__input_0_1
1 1
.names dffre_d_in0[26]_output_0_0 lut__1193__input_0_1
1 1
.names dffre_d_in0[26]_output_0_0 lut__1145__input_0_1
1 1
.names dffre_d_in0[18]_output_0_0 lut__1177__input_0_4
1 1
.names dffre_d_in0[18]_output_0_0 lut__1193__input_0_0
1 1
.names dffre_d_in0[18]_output_0_0 lut__1145__input_0_4
1 1
.names lut__1145__output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[2]_input_0_0
1 1
.names dffre_d_in0[25]_output_0_0 lut__1190__input_0_0
1 1
.names dffre_d_in0[25]_output_0_0 lut__1175__input_0_0
1 1
.names dffre_d_in0[25]_output_0_0 lut__1144__input_0_2
1 1
.names dffre_d_in0[17]_output_0_0 lut__1191__input_0_5
1 1
.names dffre_d_in0[17]_output_0_0 lut__1175__input_0_1
1 1
.names dffre_d_in0[17]_output_0_0 lut__1144__input_0_1
1 1
.names lut__1144__output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[1]_input_0_0
1 1
.names dffre_d_in0[16]_output_0_0 lut__1189__input_0_5
1 1
.names dffre_d_in0[16]_output_0_0 lut__1174__input_0_3
1 1
.names dffre_d_in0[16]_output_0_0 lut__1143__input_0_1
1 1
.names dffre_d_in0[24]_output_0_0 lut__1193__input_0_3
1 1
.names dffre_d_in0[24]_output_0_0 lut__1174__input_0_2
1 1
.names dffre_d_in0[24]_output_0_0 lut__1143__input_0_0
1 1
.names lut__1143__output_0_0 dffre_design3_5_5_inst.invertion_instance00.data_out_reg[0]_input_0_0
1 1
.names dffre_d_in1[15]_output_0_0 lut__1166__input_0_0
1 1
.names dffre_d_in1[15]_output_0_0 lut__1201__input_0_5
1 1
.names dffre_d_in1[15]_output_0_0 lut__1226__input_0_5
1 1
.names dffre_d_in1[15]_output_0_0 lut__1218__input_0_2
1 1
.names dffre_d_in1[15]_output_0_0 lut__1231__input_0_0
1 1
.names dffre_d_in1[7]_output_0_0 lut__1166__input_0_1
1 1
.names dffre_d_in1[7]_output_0_0 lut__1201__input_0_4
1 1
.names dffre_d_in1[7]_output_0_0 lut__1226__input_0_2
1 1
.names dffre_d_in1[7]_output_0_0 lut__1222__input_0_5
1 1
.names dffre_d_in1[7]_output_0_0 lut__1220__input_0_1
1 1
.names dffre_d_in1[7]_output_0_0 lut__1231__input_0_4
1 1
.names lut__1166__output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[7]_input_0_0
1 1
.names dffre_d_in1[6]_output_0_0 lut__1225__input_0_0
1 1
.names dffre_d_in1[6]_output_0_0 lut__1222__input_0_2
1 1
.names dffre_d_in1[6]_output_0_0 lut__1218__input_0_5
1 1
.names dffre_d_in1[6]_output_0_0 lut__1165__input_0_4
1 1
.names dffre_d_in1[6]_output_0_0 lut__1204__input_0_2
1 1
.names dffre_d_in1[6]_output_0_0 lut__1235__input_0_5
1 1
.names dffre_d_in1[14]_output_0_0 lut__1227__input_0_1
1 1
.names dffre_d_in1[14]_output_0_0 lut__1225__input_0_5
1 1
.names dffre_d_in1[14]_output_0_0 lut__1219__input_0_4
1 1
.names dffre_d_in1[14]_output_0_0 lut__1165__input_0_1
1 1
.names dffre_d_in1[14]_output_0_0 lut__1204__input_0_1
1 1
.names dffre_d_in1[14]_output_0_0 lut__1235__input_0_1
1 1
.names lut__1165__output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[6]_input_0_0
1 1
.names dffre_d_in1[5]_output_0_0 lut__1227__input_0_2
1 1
.names dffre_d_in1[5]_output_0_0 lut__1164__input_0_4
1 1
.names dffre_d_in1[5]_output_0_0 lut__1222__input_0_0
1 1
.names dffre_d_in1[5]_output_0_0 lut__1220__input_0_0
1 1
.names dffre_d_in1[5]_output_0_0 lut__1204__input_0_0
1 1
.names dffre_d_in1[5]_output_0_0 lut__1235__input_0_2
1 1
.names dffre_d_in1[13]_output_0_0 lut__1227__input_0_5
1 1
.names dffre_d_in1[13]_output_0_0 lut__1224__input_0_1
1 1
.names dffre_d_in1[13]_output_0_0 lut__1164__input_0_2
1 1
.names dffre_d_in1[13]_output_0_0 lut__1220__input_0_2
1 1
.names dffre_d_in1[13]_output_0_0 lut__1204__input_0_4
1 1
.names dffre_d_in1[13]_output_0_0 lut__1235__input_0_4
1 1
.names lut__1164__output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[5]_input_0_0
1 1
.names dffre_d_in1[4]_output_0_0 lut__1226__input_0_3
1 1
.names dffre_d_in1[4]_output_0_0 lut__1163__input_0_1
1 1
.names dffre_d_in1[4]_output_0_0 lut__1216__input_0_3
1 1
.names dffre_d_in1[4]_output_0_0 lut__1222__input_0_3
1 1
.names dffre_d_in1[4]_output_0_0 lut__1203__input_0_4
1 1
.names dffre_d_in1[4]_output_0_0 lut__1234__input_0_2
1 1
.names dffre_d_in1[12]_output_0_0 lut__1226__input_0_0
1 1
.names dffre_d_in1[12]_output_0_0 lut__1163__input_0_0
1 1
.names dffre_d_in1[12]_output_0_0 lut__1218__input_0_3
1 1
.names dffre_d_in1[12]_output_0_0 lut__1203__input_0_3
1 1
.names dffre_d_in1[12]_output_0_0 lut__1234__input_0_5
1 1
.names lut__1163__output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[4]_input_0_0
1 1
.names dffre_d_in1[3]_output_0_0 lut__1223__input_0_1
1 1
.names dffre_d_in1[3]_output_0_0 lut__1227__input_0_4
1 1
.names dffre_d_in1[3]_output_0_0 lut__1215__input_0_5
1 1
.names dffre_d_in1[3]_output_0_0 lut__1162__input_0_1
1 1
.names dffre_d_in1[3]_output_0_0 lut__1203__input_0_2
1 1
.names dffre_d_in1[3]_output_0_0 lut__1234__input_0_3
1 1
.names dffre_d_in1[11]_output_0_0 lut__1227__input_0_3
1 1
.names dffre_d_in1[11]_output_0_0 lut__1225__input_0_3
1 1
.names dffre_d_in1[11]_output_0_0 lut__1217__input_0_4
1 1
.names dffre_d_in1[11]_output_0_0 lut__1162__input_0_2
1 1
.names dffre_d_in1[11]_output_0_0 lut__1203__input_0_0
1 1
.names dffre_d_in1[11]_output_0_0 lut__1234__input_0_4
1 1
.names lut__1162__output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[3]_input_0_0
1 1
.names dffre_d_in1[10]_output_0_0 lut__1228__input_0_2
1 1
.names dffre_d_in1[10]_output_0_0 lut__1201__input_0_2
1 1
.names dffre_d_in1[10]_output_0_0 lut__1217__input_0_2
1 1
.names dffre_d_in1[10]_output_0_0 lut__1231__input_0_1
1 1
.names dffre_d_in1[10]_output_0_0 lut__1161__input_0_1
1 1
.names dffre_d_in1[2]_output_0_0 lut__1228__input_0_0
1 1
.names dffre_d_in1[2]_output_0_0 lut__1223__input_0_2
1 1
.names dffre_d_in1[2]_output_0_0 lut__1201__input_0_0
1 1
.names dffre_d_in1[2]_output_0_0 lut__1219__input_0_5
1 1
.names dffre_d_in1[2]_output_0_0 lut__1231__input_0_3
1 1
.names dffre_d_in1[2]_output_0_0 lut__1161__input_0_3
1 1
.names lut__1161__output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[2]_input_0_0
1 1
.names dffre_d_in1[9]_output_0_0 lut__1224__input_0_3
1 1
.names dffre_d_in1[9]_output_0_0 lut__1160__input_0_0
1 1
.names dffre_d_in1[9]_output_0_0 lut__1230__input_0_2
1 1
.names dffre_d_in1[9]_output_0_0 lut__1215__input_0_2
1 1
.names dffre_d_in1[9]_output_0_0 lut__1205__input_0_0
1 1
.names dffre_d_in1[1]_output_0_0 lut__1222__input_0_4
1 1
.names dffre_d_in1[1]_output_0_0 lut__1160__input_0_1
1 1
.names dffre_d_in1[1]_output_0_0 lut__1230__input_0_1
1 1
.names dffre_d_in1[1]_output_0_0 lut__1215__input_0_1
1 1
.names dffre_d_in1[1]_output_0_0 lut__1205__input_0_1
1 1
.names lut__1160__output_0_0 dffre_design3_5_5_inst.invertion_instance11.data_out_reg[1]_input_0_0
1 1
.names dffre_design3_5_5_inst.encoder_instance40.data_out[2]_output_0_0 lut__1169__input_0_1
1 1
.names dffre_design3_5_5_inst.encoder_instance40.data_out[11]_output_0_0 lut__1169__input_0_0
1 1
.names dffre_design3_5_5_inst.encoder_instance40.data_out[10]_output_0_0 lut__1169__input_0_3
1 1
.names lut__1169__output_0_0 dffre_design3_5_5_inst.invertion_instance42.data_out_reg[7]_input_0_0
1 1
.names lut__1250__output_0_0 lut__1251__input_0_1
1 1
.names dffre_design3_5_5_inst.encoder_instance40.data_out[22]_output_0_0 lut_out[16]_input_0_0
1 1
.names dffre_design3_5_5_inst.encoder_instance40.data_out[31]_output_0_0 lut_out[16]_input_0_1
1 1
.names dffre_design3_5_5_inst.encoder_instance12.data_out[31]_output_0_0 lut__1214__input_0_2
1 1
.names dffre_design3_5_5_inst.encoder_instance12.data_out[31]_output_0_0 lut__1167__input_0_3
1 1
.names dffre_design3_5_5_inst.encoder_instance12.data_out[22]_output_0_0 lut__1214__input_0_4
1 1
.names dffre_design3_5_5_inst.encoder_instance12.data_out[22]_output_0_0 lut_out[23]_input_0_4
1 1
.names dffre_design3_5_5_inst.encoder_instance12.data_out[22]_output_0_0 lut__1167__input_0_0
1 1
.names lut__1167__output_0_0 dffre_design3_5_5_inst.invertion_instance13.data_out_reg[6]_input_0_0
1 1
.names lut__1229__output_0_0 lut__1130__input_0_3
1 1
.names lut__1229__output_0_0 lut__1131__input_0_3
1 1
.names lut__1229__output_0_0 lut__1128__input_0_3
1 1
.names lut__1233__output_0_0 lut__1130__input_0_4
1 1
.names lut__1233__output_0_0 lut__1128__input_0_2
1 1
.names lut__1236__output_0_0 lut__1130__input_0_0
1 1
.names lut__1236__output_0_0 lut__1131__input_0_0
1 1
.names lut__1130__output_0_0 dffre_design3_5_5_inst.encoder_instance12.data_out[31]_input_0_0
1 1
.names lut__1202__output_0_0 lut__1128__input_0_4
1 1
.names lut__1202__output_0_0 lut__1236__input_0_0
1 1
.names lut__1205__output_0_0 lut__1128__input_0_0
1 1
.names lut__1204__output_0_0 lut__1128__input_0_5
1 1
.names lut__1203__output_0_0 lut__1128__input_0_1
1 1
.names lut__1128__output_0_0 dffre_design3_5_5_inst.encoder_instance12.data_out[2]_input_0_0
1 1
.names lut__1232__output_0_0 lut__1233__input_0_1
1 1
.names lut__1231__output_0_0 lut__1233__input_0_5
1 1
.names lut__1230__output_0_0 lut__1236__input_0_2
1 1
.names lut__1230__output_0_0 lut__1233__input_0_3
1 1
.names lut__1200__output_0_0 lut__1202__input_0_2
1 1
.names lut__1200__output_0_0 lut__1233__input_0_2
1 1
.names dffre_design3_5_5_inst.invertion_instance11.data_out_reg[2]_output_0_0 lut__1202__input_0_4
1 1
.names dffre_design3_5_5_inst.invertion_instance11.data_out_reg[2]_output_0_0 lut__1233__input_0_4
1 1
.names dffre_d_in1[0]_output_0_0 lut__1216__input_0_4
1 1
.names dffre_d_in1[0]_output_0_0 lut__1222__input_0_1
1 1
.names dffre_d_in1[0]_output_0_0 lut__1230__input_0_5
1 1
.names dffre_d_in1[0]_output_0_0 lut__1205__input_0_3
1 1
.names dffre_d_in1[8]_output_0_0 lut__1224__input_0_4
1 1
.names dffre_d_in1[8]_output_0_0 lut__1219__input_0_3
1 1
.names dffre_d_in1[8]_output_0_0 lut__1230__input_0_3
1 1
.names dffre_d_in1[8]_output_0_0 lut__1205__input_0_4
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[1]_output_0_0 lut__1224__input_0_2
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[1]_output_0_0 lut__1230__input_0_0
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[1]_output_0_0 lut__1205__input_0_5
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[0]_output_0_0 lut__1224__input_0_5
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[0]_output_0_0 lut__1230__input_0_4
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[0]_output_0_0 lut__1205__input_0_2
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[7]_output_0_0 lut__1201__input_0_1
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[7]_output_0_0 lut__1226__input_0_4
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[7]_output_0_0 lut__1231__input_0_5
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[2]_output_0_0 lut__1228__input_0_1
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[2]_output_0_0 lut__1201__input_0_3
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[2]_output_0_0 lut__1231__input_0_2
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[3]_output_0_0 lut__1225__input_0_1
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[3]_output_0_0 lut__1203__input_0_1
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[3]_output_0_0 lut__1234__input_0_1
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[4]_output_0_0 lut__1226__input_0_1
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[4]_output_0_0 lut__1203__input_0_5
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[4]_output_0_0 lut__1234__input_0_0
1 1
.names lut__1234__output_0_0 lut__1236__input_0_4
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[5]_output_0_0 lut__1224__input_0_0
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[5]_output_0_0 lut__1204__input_0_3
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[5]_output_0_0 lut__1235__input_0_0
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[6]_output_0_0 lut__1227__input_0_0
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[6]_output_0_0 lut__1225__input_0_4
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[6]_output_0_0 lut__1204__input_0_5
1 1
.names dffre_design3_5_5_inst.invertion_instance10.data_out_reg[6]_output_0_0 lut__1235__input_0_3
1 1
.names lut__1235__output_0_0 lut__1236__input_0_1
1 1
.names lut__1225__output_0_0 lut__1229__input_0_3
1 1
.names lut__1228__output_0_0 lut__1229__input_0_0
1 1
.names lut__1223__output_0_0 lut__1229__input_0_1
1 1
.names lut__1227__output_0_0 lut__1228__input_0_3
1 1
.names lut__1226__output_0_0 lut__1228__input_0_4
1 1
.names lut__1224__output_0_0 lut__1225__input_0_2
1 1
.names dffre_design3_5_5_inst.encoder_instance02.data_out[10]_output_0_0 lut__1214__input_0_1
1 1
.names dffre_design3_5_5_inst.encoder_instance02.data_out[10]_output_0_0 lut_out[23]_input_0_1
1 1
.names dffre_design3_5_5_inst.invertion_instance13.data_out_reg[6]_output_0_0 lut__1214__input_0_0
1 1
.names dffre_design3_5_5_inst.invertion_instance13.data_out_reg[6]_output_0_0 lut_out[23]_input_0_0
1 1
.names dffre_design3_5_5_inst.encoder_instance12.data_out[2]_output_0_0 lut__1214__input_0_3
1 1
.names dffre_design3_5_5_inst.encoder_instance12.data_out[2]_output_0_0 lut_out[23]_input_0_3
1 1
.names lut__1214__output_0_0 lut_out[16]_input_0_2
1 1
.names dffre_design3_5_5_inst.invertion_instance42.data_out_reg[7]_output_0_0 lut_out[16]_input_0_4
1 1
.names lut__1194__output_0_0 lut__1122__input_0_1
1 1
.names lut__1194__output_0_0 lut__1126__input_0_3
1 1
.names lut__1194__output_0_0 lut__1123__input_0_5
1 1
.names lut__1194__output_0_0 lut__1124__input_0_3
1 1
.names lut__1178__output_0_0 lut__1122__input_0_0
1 1
.names lut__1178__output_0_0 lut__1126__input_0_2
1 1
.names lut__1178__output_0_0 lut__1123__input_0_4
1 1
.names lut__1178__output_0_0 lut__1124__input_0_1
1 1
.names lut__1123__output_0_0 dffre_design3_5_5_inst.encoder_instance01.data_out[10]_input_0_0
1 1
.names lut__1187__output_0_0 lut__1126__input_0_0
1 1
.names lut__1213__output_0_0 lut__1126__input_0_4
1 1
.names lut__1211__output_0_0 lut__1126__input_0_5
1 1
.names lut__1211__output_0_0 lut__1124__input_0_0
1 1
.names lut__1182__output_0_0 lut__1126__input_0_1
1 1
.names lut__1182__output_0_0 lut__1123__input_0_2
1 1
.names lut__1182__output_0_0 lut__1124__input_0_2
1 1
.names lut__1210__output_0_0 lut__1122__input_0_3
1 1
.names lut__1210__output_0_0 lut__1123__input_0_1
1 1
.names lut__1210__output_0_0 lut__1124__input_0_4
1 1
.names lut__1126__output_0_0 lut__1122__input_0_4
1 1
.names lut__1122__output_0_0 dffre_design3_5_5_inst.encoder_instance01.data_out[4]_input_0_0
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[5]_output_0_0 lut__1212__input_0_0
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[5]_output_0_0 lut__1208__input_0_2
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[5]_output_0_0 lut__1179__input_0_2
1 1
.names dffre_d_in0[15]_output_0_0 lut__1212__input_0_1
1 1
.names dffre_d_in0[15]_output_0_0 lut__1191__input_0_3
1 1
.names dffre_d_in0[15]_output_0_0 lut__1180__input_0_2
1 1
.names dffre_d_in0[15]_output_0_0 lut__1207__input_0_1
1 1
.names dffre_d_in0[7]_output_0_0 lut__1212__input_0_3
1 1
.names dffre_d_in0[7]_output_0_0 lut__1188__input_0_3
1 1
.names dffre_d_in0[7]_output_0_0 lut__1180__input_0_0
1 1
.names dffre_d_in0[7]_output_0_0 lut__1207__input_0_2
1 1
.names lut__1212__output_0_0 lut__1213__input_0_3
1 1
.names lut__1124__output_0_0 dffre_design3_5_5_inst.encoder_instance01.data_out[11]_input_0_0
1 1
.names lut__1209__output_0_0 lut__1211__input_0_4
1 1
.names lut__1209__output_0_0 lut__1210__input_0_1
1 1
.names lut__1185__output_0_0 lut__1187__input_0_4
1 1
.names lut__1185__output_0_0 lut__1211__input_0_3
1 1
.names dffre_design3_5_5_inst.invertion_instance11.data_out_reg[1]_output_0_0 lut__1202__input_0_1
1 1
.names dffre_design3_5_5_inst.invertion_instance11.data_out_reg[1]_output_0_0 lut__1232__input_0_1
1 1
.names dffre_design3_5_5_inst.invertion_instance11.data_out_reg[0]_output_0_0 lut__1202__input_0_5
1 1
.names dffre_design3_5_5_inst.invertion_instance11.data_out_reg[0]_output_0_0 lut__1232__input_0_0
1 1
.names lut__1131__output_0_0 dffre_design3_5_5_inst.encoder_instance12.data_out[22]_input_0_0
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[2]_output_0_0 lut__1186__input_0_2
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[2]_output_0_0 lut__1181__input_0_2
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[2]_output_0_0 lut__1213__input_0_2
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[2]_output_0_0 lut__1208__input_0_0
1 1
.names lut__1208__output_0_0 lut__1210__input_0_2
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[1]_output_0_0 lut__1186__input_0_1
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[1]_output_0_0 lut__1181__input_0_1
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[1]_output_0_0 lut__1213__input_0_1
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[1]_output_0_0 lut__1207__input_0_3
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[0]_output_0_0 lut__1186__input_0_4
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[0]_output_0_0 lut__1181__input_0_4
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[0]_output_0_0 lut__1213__input_0_4
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[0]_output_0_0 lut__1207__input_0_4
1 1
.names lut__1207__output_0_0 lut__1210__input_0_3
1 1
.names lut__1240__output_0_0 lut__1241__input_0_0
1 1
.names lut__1239__output_0_0 lut__1241__input_0_1
1 1
.names lut__1238__output_0_0 lut__1241__input_0_3
1 1
.names lut__1237__output_0_0 lut__1241__input_0_4
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[6]_output_0_0 lut__1180__input_0_3
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[6]_output_0_0 lut__1206__input_0_1
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[3]_output_0_0 lut__1186__input_0_3
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[3]_output_0_0 lut__1181__input_0_3
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[3]_output_0_0 lut__1206__input_0_2
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[4]_output_0_0 lut__1186__input_0_0
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[4]_output_0_0 lut__1181__input_0_0
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[4]_output_0_0 lut__1206__input_0_0
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[7]_output_0_0 lut__1180__input_0_1
1 1
.names dffre_design3_5_5_inst.invertion_instance00.data_out_reg[7]_output_0_0 lut__1206__input_0_5
1 1
.names dffre_d_in0[10]_output_0_0 lut__1193__input_0_4
1 1
.names dffre_d_in0[10]_output_0_0 lut__1179__input_0_3
1 1
.names dffre_d_in0[10]_output_0_0 lut__1206__input_0_3
1 1
.names dffre_d_in0[2]_output_0_0 lut__1193__input_0_2
1 1
.names dffre_d_in0[2]_output_0_0 lut__1179__input_0_1
1 1
.names dffre_d_in0[2]_output_0_0 lut__1206__input_0_4
1 1
.names lut__1206__output_0_0 lut__1213__input_0_0
1 1
.names lut__1206__output_0_0 lut__1210__input_0_4
1 1
.names dffre_design3_5_5_inst.encoder_instance01.data_out[11]_output_0_0 lut__1127__input_0_2
1 1
.names dffre_design3_5_5_inst.encoder_instance01.data_out[10]_output_0_0 lut__1127__input_0_1
1 1
.names dffre_design3_5_5_inst.encoder_instance01.data_out[4]_output_0_0 lut__1127__input_0_3
1 1
.names lut__1127__output_0_0 dffre_design3_5_5_inst.encoder_instance02.data_out[10]_input_0_0
1 1
.names dffre_d_in4[26]_output_0_0 lut__1237__input_0_2
1 1
.names dffre_d_in4[25]_output_0_0 lut__1237__input_0_1
1 1
.names dffre_d_in4[24]_output_0_0 lut__1237__input_0_4
1 1
.names dffre_d_in4[31]_output_0_0 lut__1237__input_0_0
1 1
.names dffre_d_in4[27]_output_0_0 lut__1238__input_0_4
1 1
.names dffre_d_in4[30]_output_0_0 lut__1238__input_0_2
1 1
.names dffre_d_in4[29]_output_0_0 lut__1238__input_0_1
1 1
.names dffre_d_in4[28]_output_0_0 lut__1238__input_0_3
1 1
.names dffre_d_in4[19]_output_0_0 lut__1239__input_0_2
1 1
.names dffre_d_in4[22]_output_0_0 lut__1239__input_0_0
1 1
.names dffre_d_in4[21]_output_0_0 lut__1239__input_0_4
1 1
.names dffre_d_in4[20]_output_0_0 lut__1239__input_0_3
1 1
.names dffre_d_in4[16]_output_0_0 lut__1240__input_0_4
1 1
.names dffre_d_in4[18]_output_0_0 lut__1240__input_0_0
1 1
.names dffre_d_in4[17]_output_0_0 lut__1240__input_0_3
1 1
.names dffre_d_in4[23]_output_0_0 lut__1240__input_0_1
1 1
.names lut__1201__output_0_0 lut__1202__input_0_3
1 1
.names lut__1184__output_0_0 lut__1210__input_0_0
1 1
.names lut__1184__output_0_0 lut__1123__input_0_3
1 1
.names lut__1183__output_0_0 lut__1187__input_0_1
1 1
.names lut__1183__output_0_0 lut__1123__input_0_0
1 1
.names dffre_d_in0[13]_output_0_0 lut__1189__input_0_2
1 1
.names dffre_d_in0[13]_output_0_0 lut__1183__input_0_2
1 1
.names dffre_d_in0[13]_output_0_0 lut__1209__input_0_2
1 1
.names dffre_d_in0[5]_output_0_0 lut__1189__input_0_0
1 1
.names dffre_d_in0[5]_output_0_0 lut__1183__input_0_5
1 1
.names dffre_d_in0[5]_output_0_0 lut__1209__input_0_5
1 1
.names dffre_d_in0[0]_output_0_0 lut__1189__input_0_3
1 1
.names dffre_d_in0[0]_output_0_0 lut__1183__input_0_3
1 1
.names dffre_d_in0[0]_output_0_0 lut__1209__input_0_3
1 1
.names lut__1189__output_0_0 lut__1194__input_0_3
1 1
.names dffre_d_in0[12]_output_0_0 lut__1191__input_0_4
1 1
.names dffre_d_in0[12]_output_0_0 lut__1185__input_0_4
1 1
.names dffre_d_in0[12]_output_0_0 lut__1184__input_0_4
1 1
.names dffre_d_in0[1]_output_0_0 lut__1183__input_0_4
1 1
.names dffre_d_in0[1]_output_0_0 lut__1209__input_0_4
1 1
.names dffre_d_in0[1]_output_0_0 lut__1191__input_0_1
1 1
.names lut__1191__output_0_0 lut__1194__input_0_0
1 1
.names dffre_d_in0[11]_output_0_0 lut__1192__input_0_1
1 1
.names dffre_d_in0[11]_output_0_0 lut__1185__input_0_0
1 1
.names dffre_d_in0[11]_output_0_0 lut__1184__input_0_5
1 1
.names dffre_d_in0[4]_output_0_0 lut__1192__input_0_3
1 1
.names dffre_d_in0[4]_output_0_0 lut__1185__input_0_3
1 1
.names dffre_d_in0[4]_output_0_0 lut__1184__input_0_0
1 1
.names dffre_d_in0[6]_output_0_0 lut__1192__input_0_5
1 1
.names dffre_d_in0[6]_output_0_0 lut__1185__input_0_1
1 1
.names dffre_d_in0[6]_output_0_0 lut__1184__input_0_3
1 1
.names lut__1192__output_0_0 lut__1194__input_0_5
1 1
.names dffre_d_in0[8]_output_0_0 lut__1193__input_0_5
1 1
.names dffre_d_in0[8]_output_0_0 lut__1183__input_0_0
1 1
.names dffre_d_in0[8]_output_0_0 lut__1209__input_0_0
1 1
.names lut__1193__output_0_0 lut__1194__input_0_4
1 1
.names lut__1215__output_0_0 lut__1221__input_0_3
1 1
.names lut__1218__output_0_0 lut__1221__input_0_1
1 1
.names lut__1219__output_0_0 lut__1221__input_0_2
1 1
.names lut__1220__output_0_0 lut__1221__input_0_5
1 1
.names dffre_d_in0[14]_output_0_0 lut__1188__input_0_2
1 1
.names dffre_d_in0[14]_output_0_0 lut__1185__input_0_5
1 1
.names dffre_d_in0[14]_output_0_0 lut__1184__input_0_2
1 1
.names lut__1188__output_0_0 lut__1194__input_0_2
1 1
.names dffre_d_in0[3]_output_0_0 lut__1190__input_0_1
1 1
.names dffre_d_in0[3]_output_0_0 lut__1185__input_0_2
1 1
.names dffre_d_in0[3]_output_0_0 lut__1184__input_0_1
1 1
.names dffre_d_in0[9]_output_0_0 lut__1190__input_0_4
1 1
.names dffre_d_in0[9]_output_0_0 lut__1183__input_0_1
1 1
.names dffre_d_in0[9]_output_0_0 lut__1209__input_0_1
1 1
.names lut__1190__output_0_0 lut__1194__input_0_1
1 1
.names lut__1216__output_0_0 lut__1221__input_0_0
1 1
.names lut__1217__output_0_0 lut__1221__input_0_4
1 1
.names lut__1186__output_0_0 lut__1187__input_0_2
1 1
.names lut__1180__output_0_0 lut__1187__input_0_0
1 1
.names lut__1180__output_0_0 lut__1182__input_0_0
1 1
.names lut__1179__output_0_0 lut__1187__input_0_3
1 1
.names lut__1179__output_0_0 lut__1182__input_0_1
1 1
.names lut__1222__output_0_0 lut__1223__input_0_0
1 1
.names lut__1181__output_0_0 lut__1182__input_0_2
1 1
.names dffre_design3_5_5_inst.invertion_instance11.data_out_reg[3]_output_0_0 lut__1200__input_0_3
1 1
.names dffre_design3_5_5_inst.invertion_instance11.data_out_reg[7]_output_0_0 lut__1200__input_0_0
1 1
.names dffre_design3_5_5_inst.invertion_instance11.data_out_reg[6]_output_0_0 lut__1200__input_0_4
1 1
.names dffre_design3_5_5_inst.invertion_instance11.data_out_reg[5]_output_0_0 lut__1200__input_0_2
1 1
.names dffre_design3_5_5_inst.invertion_instance11.data_out_reg[4]_output_0_0 lut__1200__input_0_1
1 1
.names lut__1174__output_0_0 lut__1178__input_0_0
1 1
.names lut__1175__output_0_0 lut__1178__input_0_4
1 1
.names lut__1176__output_0_0 lut__1178__input_0_1
1 1
.names lut__1177__output_0_0 lut__1178__input_0_2
1 1
.names lut__1195__output_0_0 lut__1199__input_0_2
1 1
.names lut__1196__output_0_0 lut__1199__input_0_1
1 1
.names lut__1197__output_0_0 lut__1199__input_0_3
1 1
.names lut__1198__output_0_0 lut__1199__input_0_0
1 1
.names dffre_tmp[4]_output_0_0 dffre_d_in0[4]_input_0_0
1 1
.names dffre_tmp[4]_output_0_0 dffre_tmp[36]_input_0_0
1 1
.names dffre_tmp[36]_output_0_0 dffre_d_in1[4]_input_0_0
1 1
.names dffre_tmp[36]_output_0_0 dffre_tmp[68]_input_0_0
1 1
.names dffre_tmp[68]_output_0_0 dffre_tmp[100]_input_0_0
1 1
.names dffre_tmp[100]_output_0_0 dffre_tmp[132]_input_0_0
1 1
.names dffre_tmp[132]_output_0_0 dffre_d_in4[4]_input_0_0
1 1
.names dffre_tmp[26]_output_0_0 dffre_d_in0[26]_input_0_0
1 1
.names dffre_tmp[26]_output_0_0 dffre_tmp[58]_input_0_0
1 1
.names dffre_tmp[58]_output_0_0 dffre_d_in1[26]_input_0_0
1 1
.names dffre_tmp[58]_output_0_0 dffre_tmp[90]_input_0_0
1 1
.names dffre_tmp[90]_output_0_0 dffre_tmp[122]_input_0_0
1 1
.names dffre_tmp[29]_output_0_0 dffre_d_in0[29]_input_0_0
1 1
.names dffre_tmp[29]_output_0_0 dffre_tmp[61]_input_0_0
1 1
.names dffre_tmp[61]_output_0_0 dffre_d_in1[29]_input_0_0
1 1
.names dffre_tmp[61]_output_0_0 dffre_tmp[93]_input_0_0
1 1
.names dffre_tmp[93]_output_0_0 dffre_tmp[125]_input_0_0
1 1
.names dffre_tmp[125]_output_0_0 dffre_tmp[157]_input_0_0
1 1
.names dffre_tmp[30]_output_0_0 dffre_d_in0[30]_input_0_0
1 1
.names dffre_tmp[30]_output_0_0 dffre_tmp[62]_input_0_0
1 1
.names dffre_tmp[62]_output_0_0 dffre_d_in1[30]_input_0_0
1 1
.names dffre_tmp[62]_output_0_0 dffre_tmp[94]_input_0_0
1 1
.names dffre_tmp[94]_output_0_0 dffre_tmp[126]_input_0_0
1 1
.names dffre_tmp[126]_output_0_0 dffre_tmp[158]_input_0_0
1 1
.names dffre_tmp[10]_output_0_0 dffre_d_in0[10]_input_0_0
1 1
.names dffre_tmp[10]_output_0_0 dffre_tmp[42]_input_0_0
1 1
.names dffre_tmp[42]_output_0_0 dffre_d_in1[10]_input_0_0
1 1
.names dffre_tmp[42]_output_0_0 dffre_tmp[74]_input_0_0
1 1
.names dffre_tmp[1]_output_0_0 dffre_d_in0[1]_input_0_0
1 1
.names dffre_tmp[1]_output_0_0 dffre_tmp[33]_input_0_0
1 1
.names dffre_tmp[33]_output_0_0 dffre_d_in1[1]_input_0_0
1 1
.names dffre_tmp[33]_output_0_0 dffre_tmp[65]_input_0_0
1 1
.names dffre_tmp[25]_output_0_0 dffre_d_in0[25]_input_0_0
1 1
.names dffre_tmp[25]_output_0_0 dffre_tmp[57]_input_0_0
1 1
.names dffre_tmp[2]_output_0_0 dffre_d_in0[2]_input_0_0
1 1
.names dffre_tmp[2]_output_0_0 dffre_tmp[34]_input_0_0
1 1
.names dffre_tmp[34]_output_0_0 dffre_d_in1[2]_input_0_0
1 1
.names dffre_tmp[34]_output_0_0 dffre_tmp[66]_input_0_0
1 1
.names dffre_tmp[66]_output_0_0 dffre_tmp[98]_input_0_0
1 1
.names dffre_tmp[31]_output_0_0 dffre_d_in0[31]_input_0_0
1 1
.names dffre_tmp[31]_output_0_0 dffre_tmp[63]_input_0_0
1 1
.names dffre_tmp[63]_output_0_0 dffre_d_in1[31]_input_0_0
1 1
.names dffre_tmp[63]_output_0_0 dffre_tmp[95]_input_0_0
1 1
.names dffre_tmp[95]_output_0_0 dffre_tmp[127]_input_0_0
1 1
.names dffre_tmp[127]_output_0_0 dffre_tmp[159]_input_0_0
1 1
.names dffre_tmp[8]_output_0_0 dffre_d_in0[8]_input_0_0
1 1
.names dffre_tmp[8]_output_0_0 dffre_tmp[40]_input_0_0
1 1
.names dffre_tmp[40]_output_0_0 dffre_d_in1[8]_input_0_0
1 1
.names dffre_tmp[40]_output_0_0 dffre_tmp[72]_input_0_0
1 1
.names dffre_tmp[72]_output_0_0 dffre_tmp[104]_input_0_0
1 1
.names dffre_tmp[104]_output_0_0 dffre_tmp[136]_input_0_0
1 1
.names dffre_tmp[17]_output_0_0 dffre_d_in0[17]_input_0_0
1 1
.names dffre_tmp[17]_output_0_0 dffre_tmp[49]_input_0_0
1 1
.names dffre_tmp[49]_output_0_0 dffre_d_in1[17]_input_0_0
1 1
.names dffre_tmp[49]_output_0_0 dffre_tmp[81]_input_0_0
1 1
.names dffre_tmp[81]_output_0_0 dffre_tmp[113]_input_0_0
1 1
.names dffre_tmp[6]_output_0_0 dffre_d_in0[6]_input_0_0
1 1
.names dffre_tmp[6]_output_0_0 dffre_tmp[38]_input_0_0
1 1
.names dffre_tmp[11]_output_0_0 dffre_d_in0[11]_input_0_0
1 1
.names dffre_tmp[11]_output_0_0 dffre_tmp[43]_input_0_0
1 1
.names dffre_tmp[43]_output_0_0 dffre_d_in1[11]_input_0_0
1 1
.names dffre_tmp[43]_output_0_0 dffre_tmp[75]_input_0_0
1 1
.names dffre_tmp[75]_output_0_0 dffre_tmp[107]_input_0_0
1 1
.names dffre_tmp[28]_output_0_0 dffre_d_in0[28]_input_0_0
1 1
.names dffre_tmp[28]_output_0_0 dffre_tmp[60]_input_0_0
1 1
.names dffre_tmp[60]_output_0_0 dffre_d_in1[28]_input_0_0
1 1
.names dffre_tmp[60]_output_0_0 dffre_tmp[92]_input_0_0
1 1
.names dffre_tmp[92]_output_0_0 dffre_tmp[124]_input_0_0
1 1
.names dffre_tmp[124]_output_0_0 dffre_tmp[156]_input_0_0
1 1
.names dffre_tmp[38]_output_0_0 dffre_d_in1[6]_input_0_0
1 1
.names dffre_tmp[38]_output_0_0 dffre_tmp[70]_input_0_0
1 1
.names dffre_tmp[0]_output_0_0 dffre_d_in0[0]_input_0_0
1 1
.names dffre_tmp[0]_output_0_0 dffre_tmp[32]_input_0_0
1 1
.names dffre_tmp[32]_output_0_0 dffre_d_in1[0]_input_0_0
1 1
.names dffre_tmp[32]_output_0_0 dffre_tmp[64]_input_0_0
1 1
.names dffre_tmp[64]_output_0_0 dffre_tmp[96]_input_0_0
1 1
.names dffre_tmp[96]_output_0_0 dffre_tmp[128]_input_0_0
1 1
.names dffre_tmp[128]_output_0_0 dffre_d_in4[0]_input_0_0
1 1
.names dffre_tmp[21]_output_0_0 dffre_d_in0[21]_input_0_0
1 1
.names dffre_tmp[21]_output_0_0 dffre_tmp[53]_input_0_0
1 1
.names dffre_tmp[53]_output_0_0 dffre_d_in1[21]_input_0_0
1 1
.names dffre_tmp[53]_output_0_0 dffre_tmp[85]_input_0_0
1 1
.names dffre_tmp[158]_output_0_0 dffre_d_in4[30]_input_0_0
1 1
.names dffre_tmp[7]_output_0_0 dffre_d_in0[7]_input_0_0
1 1
.names dffre_tmp[7]_output_0_0 dffre_tmp[39]_input_0_0
1 1
.names dffre_tmp[39]_output_0_0 dffre_d_in1[7]_input_0_0
1 1
.names dffre_tmp[39]_output_0_0 dffre_tmp[71]_input_0_0
1 1
.names dffre_tmp[71]_output_0_0 dffre_tmp[103]_input_0_0
1 1
.names dffre_tmp[103]_output_0_0 dffre_tmp[135]_input_0_0
1 1
.names dffre_tmp[135]_output_0_0 dffre_d_in4[7]_input_0_0
1 1
.names dffre_tmp[27]_output_0_0 dffre_d_in0[27]_input_0_0
1 1
.names dffre_tmp[27]_output_0_0 dffre_tmp[59]_input_0_0
1 1
.names dffre_tmp[59]_output_0_0 dffre_d_in1[27]_input_0_0
1 1
.names dffre_tmp[59]_output_0_0 dffre_tmp[91]_input_0_0
1 1
.names dffre_tmp[91]_output_0_0 dffre_tmp[123]_input_0_0
1 1
.names dffre_tmp[123]_output_0_0 dffre_tmp[155]_input_0_0
1 1
.names dffre_tmp[155]_output_0_0 dffre_d_in4[27]_input_0_0
1 1
.names dffre_tmp[159]_output_0_0 dffre_d_in4[31]_input_0_0
1 1
.names dffre_tmp[3]_output_0_0 dffre_d_in0[3]_input_0_0
1 1
.names dffre_tmp[3]_output_0_0 dffre_tmp[35]_input_0_0
1 1
.names dffre_tmp[19]_output_0_0 dffre_d_in0[19]_input_0_0
1 1
.names dffre_tmp[19]_output_0_0 dffre_tmp[51]_input_0_0
1 1
.names dffre_tmp[51]_output_0_0 dffre_d_in1[19]_input_0_0
1 1
.names dffre_tmp[51]_output_0_0 dffre_tmp[83]_input_0_0
1 1
.names dffre_tmp[83]_output_0_0 dffre_tmp[115]_input_0_0
1 1
.names dffre_tmp[16]_output_0_0 dffre_d_in0[16]_input_0_0
1 1
.names dffre_tmp[16]_output_0_0 dffre_tmp[48]_input_0_0
1 1
.names dffre_tmp[48]_output_0_0 dffre_d_in1[16]_input_0_0
1 1
.names dffre_tmp[48]_output_0_0 dffre_tmp[80]_input_0_0
1 1
.names dffre_tmp[80]_output_0_0 dffre_tmp[112]_input_0_0
1 1
.names dffre_tmp[35]_output_0_0 dffre_d_in1[3]_input_0_0
1 1
.names dffre_tmp[35]_output_0_0 dffre_tmp[67]_input_0_0
1 1
.names dffre_tmp[67]_output_0_0 dffre_tmp[99]_input_0_0
1 1
.names dffre_tmp[22]_output_0_0 dffre_d_in0[22]_input_0_0
1 1
.names dffre_tmp[22]_output_0_0 dffre_tmp[54]_input_0_0
1 1
.names dffre_tmp[54]_output_0_0 dffre_d_in1[22]_input_0_0
1 1
.names dffre_tmp[54]_output_0_0 dffre_tmp[86]_input_0_0
1 1
.names dffre_tmp[86]_output_0_0 dffre_tmp[118]_input_0_0
1 1
.names dffre_tmp[57]_output_0_0 dffre_d_in1[25]_input_0_0
1 1
.names dffre_tmp[57]_output_0_0 dffre_tmp[89]_input_0_0
1 1
.names dffre_tmp[89]_output_0_0 dffre_tmp[121]_input_0_0
1 1
.names dffre_tmp[121]_output_0_0 dffre_tmp[153]_input_0_0
1 1
.names dffre_tmp[122]_output_0_0 dffre_tmp[154]_input_0_0
1 1
.names dffre_tmp[20]_output_0_0 dffre_d_in0[20]_input_0_0
1 1
.names dffre_tmp[20]_output_0_0 dffre_tmp[52]_input_0_0
1 1
.names dffre_tmp[52]_output_0_0 dffre_d_in1[20]_input_0_0
1 1
.names dffre_tmp[52]_output_0_0 dffre_tmp[84]_input_0_0
1 1
.names dffre_tmp[84]_output_0_0 dffre_tmp[116]_input_0_0
1 1
.names dffre_tmp[13]_output_0_0 dffre_d_in0[13]_input_0_0
1 1
.names dffre_tmp[13]_output_0_0 dffre_tmp[45]_input_0_0
1 1
.names dffre_tmp[45]_output_0_0 dffre_d_in1[13]_input_0_0
1 1
.names dffre_tmp[45]_output_0_0 dffre_tmp[77]_input_0_0
1 1
.names dffre_tmp[24]_output_0_0 dffre_d_in0[24]_input_0_0
1 1
.names dffre_tmp[24]_output_0_0 dffre_tmp[56]_input_0_0
1 1
.names dffre_tmp[113]_output_0_0 dffre_tmp[145]_input_0_0
1 1
.names dffre_tmp[145]_output_0_0 dffre_d_in4[17]_input_0_0
1 1
.names dffre_tmp[112]_output_0_0 dffre_tmp[144]_input_0_0
1 1
.names dffre_tmp[118]_output_0_0 dffre_tmp[150]_input_0_0
1 1
.names dffre_tmp[56]_output_0_0 dffre_d_in1[24]_input_0_0
1 1
.names dffre_tmp[56]_output_0_0 dffre_tmp[88]_input_0_0
1 1
.names dffre_tmp[88]_output_0_0 dffre_tmp[120]_input_0_0
1 1
.names dffre_tmp[14]_output_0_0 dffre_d_in0[14]_input_0_0
1 1
.names dffre_tmp[14]_output_0_0 dffre_tmp[46]_input_0_0
1 1
.names dffre_tmp[5]_output_0_0 dffre_d_in0[5]_input_0_0
1 1
.names dffre_tmp[5]_output_0_0 dffre_tmp[37]_input_0_0
1 1
.names dffre_tmp[37]_output_0_0 dffre_d_in1[5]_input_0_0
1 1
.names dffre_tmp[37]_output_0_0 dffre_tmp[69]_input_0_0
1 1
.names dffre_tmp[69]_output_0_0 dffre_tmp[101]_input_0_0
1 1
.names dffre_tmp[9]_output_0_0 dffre_d_in0[9]_input_0_0
1 1
.names dffre_tmp[9]_output_0_0 dffre_tmp[41]_input_0_0
1 1
.names dffre_tmp[41]_output_0_0 dffre_d_in1[9]_input_0_0
1 1
.names dffre_tmp[41]_output_0_0 dffre_tmp[73]_input_0_0
1 1
.names dffre_tmp[65]_output_0_0 dffre_tmp[97]_input_0_0
1 1
.names dffre_tmp[97]_output_0_0 dffre_tmp[129]_input_0_0
1 1
.names dffre_tmp[129]_output_0_0 dffre_d_in4[1]_input_0_0
1 1
.names dffre_tmp[70]_output_0_0 dffre_tmp[102]_input_0_0
1 1
.names dffre_tmp[18]_output_0_0 dffre_d_in0[18]_input_0_0
1 1
.names dffre_tmp[18]_output_0_0 dffre_tmp[50]_input_0_0
1 1
.names dffre_tmp[50]_output_0_0 dffre_d_in1[18]_input_0_0
1 1
.names dffre_tmp[50]_output_0_0 dffre_tmp[82]_input_0_0
1 1
.names dffre_tmp[82]_output_0_0 dffre_tmp[114]_input_0_0
1 1
.names dffre_tmp[107]_output_0_0 dffre_tmp[139]_input_0_0
1 1
.names dffre_tmp[139]_output_0_0 dffre_d_in4[11]_input_0_0
1 1
.names dffre_tmp[46]_output_0_0 dffre_tmp[78]_input_0_0
1 1
.names dffre_tmp[46]_output_0_0 dffre_d_in1[14]_input_0_0
1 1
.names dffre_tmp[78]_output_0_0 dffre_tmp[110]_input_0_0
1 1
.names dffre_tmp[12]_output_0_0 dffre_d_in0[12]_input_0_0
1 1
.names dffre_tmp[12]_output_0_0 dffre_tmp[44]_input_0_0
1 1
.names dffre_tmp[44]_output_0_0 dffre_d_in1[12]_input_0_0
1 1
.names dffre_tmp[44]_output_0_0 dffre_tmp[76]_input_0_0
1 1
.names dffre_tmp[76]_output_0_0 dffre_tmp[108]_input_0_0
1 1
.names dffre_tmp[136]_output_0_0 dffre_d_in4[8]_input_0_0
1 1
.names dffre_tmp[99]_output_0_0 dffre_tmp[131]_input_0_0
1 1
.names dffre_tmp[131]_output_0_0 dffre_d_in4[3]_input_0_0
1 1
.names dffre_tmp[116]_output_0_0 dffre_tmp[148]_input_0_0
1 1
.names dffre_tmp[148]_output_0_0 dffre_d_in4[20]_input_0_0
1 1
.names dffre_tmp[108]_output_0_0 dffre_tmp[140]_input_0_0
1 1
.names dffre_tmp[140]_output_0_0 dffre_d_in4[12]_input_0_0
1 1
.names dffre_tmp[15]_output_0_0 dffre_d_in0[15]_input_0_0
1 1
.names dffre_tmp[15]_output_0_0 dffre_tmp[47]_input_0_0
1 1
.names dffre_tmp[47]_output_0_0 dffre_d_in1[15]_input_0_0
1 1
.names dffre_tmp[47]_output_0_0 dffre_tmp[79]_input_0_0
1 1
.names dffre_tmp[74]_output_0_0 dffre_tmp[106]_input_0_0
1 1
.names dffre_tmp[106]_output_0_0 dffre_tmp[138]_input_0_0
1 1
.names dffre_tmp[138]_output_0_0 dffre_d_in4[10]_input_0_0
1 1
.names dffre_tmp[154]_output_0_0 dffre_d_in4[26]_input_0_0
1 1
.names dffre_tmp[23]_output_0_0 dffre_d_in0[23]_input_0_0
1 1
.names dffre_tmp[23]_output_0_0 dffre_tmp[55]_input_0_0
1 1
.names dffre_tmp[55]_output_0_0 dffre_d_in1[23]_input_0_0
1 1
.names dffre_tmp[55]_output_0_0 dffre_tmp[87]_input_0_0
1 1
.names dffre_tmp[73]_output_0_0 dffre_tmp[105]_input_0_0
1 1
.names dffre_tmp[105]_output_0_0 dffre_tmp[137]_input_0_0
1 1
.names dffre_tmp[85]_output_0_0 dffre_tmp[117]_input_0_0
1 1
.names dffre_tmp[102]_output_0_0 dffre_tmp[134]_input_0_0
1 1
.names dffre_tmp[134]_output_0_0 dffre_d_in4[6]_input_0_0
1 1
.names dffre_tmp[98]_output_0_0 dffre_tmp[130]_input_0_0
1 1
.names dffre_tmp[79]_output_0_0 dffre_tmp[111]_input_0_0
1 1
.names dffre_tmp[111]_output_0_0 dffre_tmp[143]_input_0_0
1 1
.names dffre_tmp[101]_output_0_0 dffre_tmp[133]_input_0_0
1 1
.names dffre_tmp[133]_output_0_0 dffre_d_in4[5]_input_0_0
1 1
.names dffre_tmp[114]_output_0_0 dffre_tmp[146]_input_0_0
1 1
.names dffre_tmp[117]_output_0_0 dffre_tmp[149]_input_0_0
1 1
.names dffre_tmp[87]_output_0_0 dffre_tmp[119]_input_0_0
1 1
.names dffre_tmp[119]_output_0_0 dffre_tmp[151]_input_0_0
1 1
.names dffre_tmp[156]_output_0_0 dffre_d_in4[28]_input_0_0
1 1
.names dffre_tmp[144]_output_0_0 dffre_d_in4[16]_input_0_0
1 1
.names dffre_tmp[151]_output_0_0 dffre_d_in4[23]_input_0_0
1 1
.names dffre_tmp[110]_output_0_0 dffre_tmp[142]_input_0_0
1 1
.names dffre_tmp[142]_output_0_0 dffre_d_in4[14]_input_0_0
1 1
.names dffre_tmp[150]_output_0_0 dffre_d_in4[22]_input_0_0
1 1
.names dffre_tmp[120]_output_0_0 dffre_tmp[152]_input_0_0
1 1
.names dffre_tmp[152]_output_0_0 dffre_d_in4[24]_input_0_0
1 1
.names dffre_tmp[130]_output_0_0 dffre_d_in4[2]_input_0_0
1 1
.names dffre_tmp[153]_output_0_0 dffre_d_in4[25]_input_0_0
1 1
.names dffre_tmp[146]_output_0_0 dffre_d_in4[18]_input_0_0
1 1
.names dffre_tmp[115]_output_0_0 dffre_tmp[147]_input_0_0
1 1
.names dffre_tmp[147]_output_0_0 dffre_d_in4[19]_input_0_0
1 1
.names dffre_tmp[143]_output_0_0 dffre_d_in4[15]_input_0_0
1 1
.names dffre_tmp[137]_output_0_0 dffre_d_in4[9]_input_0_0
1 1
.names dffre_tmp[77]_output_0_0 dffre_tmp[109]_input_0_0
1 1
.names dffre_tmp[109]_output_0_0 dffre_tmp[141]_input_0_0
1 1
.names dffre_tmp[141]_output_0_0 dffre_d_in4[13]_input_0_0
1 1
.names dffre_tmp[157]_output_0_0 dffre_d_in4[29]_input_0_0
1 1
.names dffre_tmp[149]_output_0_0 dffre_d_in4[21]_input_0_0
1 1

#Cell instances
.names lut__1241__input_0_0 lut__1241__input_0_1 __vpr__unconn0 lut__1241__input_0_3 lut__1241__input_0_4 lut__1241__output_0_0 
11011 1

.subckt dffre \
    C=dffre_d_in4[18]_clock_0_0 \
    D=dffre_d_in4[18]_input_0_0 \
    E=dffre_d_in4[18]_input_2_0 \
    R=dffre_d_in4[18]_input_1_0 \
    Q=dffre_d_in4[18]_output_0_0

.names lut__1240__input_0_0 lut__1240__input_0_1 __vpr__unconn1 lut__1240__input_0_3 lut__1240__input_0_4 lut__1240__output_0_0 
00000 1

.subckt dffre \
    C=dffre_d_in4[17]_clock_0_0 \
    D=dffre_d_in4[17]_input_0_0 \
    E=dffre_d_in4[17]_input_2_0 \
    R=dffre_d_in4[17]_input_1_0 \
    Q=dffre_d_in4[17]_output_0_0

.subckt dffre \
    C=dffre_d_in4[23]_clock_0_0 \
    D=dffre_d_in4[23]_input_0_0 \
    E=dffre_d_in4[23]_input_2_0 \
    R=dffre_d_in4[23]_input_1_0 \
    Q=dffre_d_in4[23]_output_0_0

.names lut__1239__input_0_0 __vpr__unconn2 lut__1239__input_0_2 lut__1239__input_0_3 lut__1239__input_0_4 lut__1239__output_0_0 
00000 1

.subckt dffre \
    C=dffre_d_in4[19]_clock_0_0 \
    D=dffre_d_in4[19]_input_0_0 \
    E=dffre_d_in4[19]_input_2_0 \
    R=dffre_d_in4[19]_input_1_0 \
    Q=dffre_d_in4[19]_output_0_0

.subckt dffre \
    C=dffre_d_in4[22]_clock_0_0 \
    D=dffre_d_in4[22]_input_0_0 \
    E=dffre_d_in4[22]_input_2_0 \
    R=dffre_d_in4[22]_input_1_0 \
    Q=dffre_d_in4[22]_output_0_0

.subckt dffre \
    C=dffre_d_in4[21]_clock_0_0 \
    D=dffre_d_in4[21]_input_0_0 \
    E=dffre_d_in4[21]_input_2_0 \
    R=dffre_d_in4[21]_input_1_0 \
    Q=dffre_d_in4[21]_output_0_0

.subckt dffre \
    C=dffre_d_in4[20]_clock_0_0 \
    D=dffre_d_in4[20]_input_0_0 \
    E=dffre_d_in4[20]_input_2_0 \
    R=dffre_d_in4[20]_input_1_0 \
    Q=dffre_d_in4[20]_output_0_0

.names __vpr__unconn3 lut__1238__input_0_1 lut__1238__input_0_2 lut__1238__input_0_3 lut__1238__input_0_4 lut__1238__output_0_0 
00000 1

.subckt dffre \
    C=dffre_d_in4[27]_clock_0_0 \
    D=dffre_d_in4[27]_input_0_0 \
    E=dffre_d_in4[27]_input_2_0 \
    R=dffre_d_in4[27]_input_1_0 \
    Q=dffre_d_in4[27]_output_0_0

.subckt dffre \
    C=dffre_d_in4[16]_clock_0_0 \
    D=dffre_d_in4[16]_input_0_0 \
    E=dffre_d_in4[16]_input_2_0 \
    R=dffre_d_in4[16]_input_1_0 \
    Q=dffre_d_in4[16]_output_0_0

.names lut__1141__input_0_0 __vpr__unconn4 lut__1141__input_0_2 lut__1141__input_0_3 lut__1141__input_0_4 lut__1141__output_0_0 
00100 1
10100 1
00110 1
10110 1
00101 1
10101 1
10011 1
00111 1
10111 1

.subckt dffre \
    C=dffre_design3_5_5_inst.encoder_instance40.data_out[22]_clock_0_0 \
    D=dffre_design3_5_5_inst.encoder_instance40.data_out[22]_input_0_0 \
    E=dffre_design3_5_5_inst.encoder_instance40.data_out[22]_input_2_0 \
    R=dffre_design3_5_5_inst.encoder_instance40.data_out[22]_input_1_0 \
    Q=dffre_design3_5_5_inst.encoder_instance40.data_out[22]_output_0_0

.names lut__1140__input_0_0 lut__1140__input_0_1 lut__1140__input_0_2 lut__1140__input_0_3 lut__1140__input_0_4 lut__1140__input_0_5 lut__1140__output_0_0 
110101 1
111101 1
101011 1
111011 1
110111 1
101111 1
111111 1

.names lut__1198__input_0_0 lut__1198__input_0_1 lut__1198__input_0_2 __vpr__unconn5 lut__1198__input_0_4 lut__1198__output_0_0 
10000 1
01000 1
00100 1
11100 1
00001 1
11001 1
10101 1
01101 1

.subckt dffre \
    C=dffre_d_in1[25]_clock_0_0 \
    D=dffre_d_in1[25]_input_0_0 \
    E=dffre_d_in1[25]_input_2_0 \
    R=dffre_d_in1[25]_input_1_0 \
    Q=dffre_d_in1[25]_output_0_0

.names lut__1228__input_0_0 lut__1228__input_0_1 lut__1228__input_0_2 lut__1228__input_0_3 lut__1228__input_0_4 lut__1228__output_0_0 
01011 1
00111 1
10111 1

.subckt dffre \
    C=dffre_design3_5_5_inst.encoder_instance12.data_out[2]_clock_0_0 \
    D=dffre_design3_5_5_inst.encoder_instance12.data_out[2]_input_0_0 \
    E=dffre_design3_5_5_inst.encoder_instance12.data_out[2]_input_2_0 \
    R=dffre_design3_5_5_inst.encoder_instance12.data_out[2]_input_1_0 \
    Q=dffre_design3_5_5_inst.encoder_instance12.data_out[2]_output_0_0

.names lut__1223__input_0_0 lut__1223__input_0_1 lut__1223__input_0_2 __vpr__unconn6 __vpr__unconn7 lut__1223__output_0_0 
11100 1

.names lut__1130__input_0_0 __vpr__unconn8 __vpr__unconn9 lut__1130__input_0_3 lut__1130__input_0_4 lut__1130__output_0_0 
10010 1
00011 1
10011 1

.subckt dffre \
    C=dffre_design3_5_5_inst.encoder_instance12.data_out[31]_clock_0_0 \
    D=dffre_design3_5_5_inst.encoder_instance12.data_out[31]_input_0_0 \
    E=dffre_design3_5_5_inst.encoder_instance12.data_out[31]_input_2_0 \
    R=dffre_design3_5_5_inst.encoder_instance12.data_out[31]_input_1_0 \
    Q=dffre_design3_5_5_inst.encoder_instance12.data_out[31]_output_0_0

.names lut__1131__input_0_0 __vpr__unconn10 __vpr__unconn11 lut__1131__input_0_3 __vpr__unconn12 lut__1131__output_0_0 
10010 1

.subckt dffre \
    C=dffre_design3_5_5_inst.encoder_instance12.data_out[22]_clock_0_0 \
    D=dffre_design3_5_5_inst.encoder_instance12.data_out[22]_input_0_0 \
    E=dffre_design3_5_5_inst.encoder_instance12.data_out[22]_input_2_0 \
    R=dffre_design3_5_5_inst.encoder_instance12.data_out[22]_input_1_0 \
    Q=dffre_design3_5_5_inst.encoder_instance12.data_out[22]_output_0_0

.names lut__1229__input_0_0 lut__1229__input_0_1 lut__1229__input_0_2 lut__1229__input_0_3 lut__1229__input_0_4 lut__1229__output_0_0 
00000 1
10000 1
01000 1
11000 1
00100 1
10100 1
01100 1
11100 1
00010 1
10010 1
01010 1
00110 1
01110 1

.names __vpr__unconn13 __vpr__unconn14 __vpr__unconn15 __vpr__unconn16 __vpr__unconn17 lut_$true_output_0_0 
00000 1

.names lut__1128__input_0_0 lut__1128__input_0_1 lut__1128__input_0_2 lut__1128__input_0_3 lut__1128__input_0_4 lut__1128__input_0_5 lut__1128__output_0_0 
001100 1
101100 1
011100 1
111100 1
001110 1
101110 1
011110 1
111110 1
001101 1
101101 1
011101 1
111101 1
110111 1
001111 1
101111 1
011111 1
111111 1

.subckt dffre \
    C=dffre_d_in1[17]_clock_0_0 \
    D=dffre_d_in1[17]_input_0_0 \
    E=dffre_d_in1[17]_input_2_0 \
    R=dffre_d_in1[17]_input_1_0 \
    Q=dffre_d_in1[17]_output_0_0

.names lut__1199__input_0_0 lut__1199__input_0_1 lut__1199__input_0_2 lut__1199__input_0_3 __vpr__unconn18 lut__1199__output_0_0 
10000 1
01000 1
00100 1
11100 1
00010 1
11010 1
10110 1
01110 1

.subckt dffre \
    C=dffre_d_in1[24]_clock_0_0 \
    D=dffre_d_in1[24]_input_0_0 \
    E=dffre_d_in1[24]_input_2_0 \
    R=dffre_d_in1[24]_input_1_0 \
    Q=dffre_d_in1[24]_output_0_0

.names lut__1236__input_0_0 lut__1236__input_0_1 lut__1236__input_0_2 __vpr__unconn19 lut__1236__input_0_4 lut__1236__output_0_0 
11101 1

.subckt dffre \
    C=dffre_d_in4[15]_clock_0_0 \
    D=dffre_d_in4[15]_input_0_0 \
    E=dffre_d_in4[15]_input_2_0 \
    R=dffre_d_in4[15]_input_1_0 \
    Q=dffre_d_in4[15]_output_0_0

.subckt dffre \
    C=dffre_d_in4[10]_clock_0_0 \
    D=dffre_d_in4[10]_input_0_0 \
    E=dffre_d_in4[10]_input_2_0 \
    R=dffre_d_in4[10]_input_1_0 \
    Q=dffre_d_in4[10]_output_0_0

.names lut__1139__input_0_0 lut__1139__input_0_1 lut__1139__input_0_2 lut__1139__input_0_3 lut__1139__input_0_4 lut__1139__output_0_0 
01110 1
11110 1
11101 1
01111 1
11111 1

.subckt dffre \
    C=dffre_design3_5_5_inst.encoder_instance40.data_out[2]_clock_0_0 \
    D=dffre_design3_5_5_inst.encoder_instance40.data_out[2]_input_0_0 \
    E=dffre_design3_5_5_inst.encoder_instance40.data_out[2]_input_2_0 \
    R=dffre_design3_5_5_inst.encoder_instance40.data_out[2]_input_1_0 \
    Q=dffre_design3_5_5_inst.encoder_instance40.data_out[2]_output_0_0

.names __vpr__unconn20 lut__1242__input_0_1 lut__1242__input_0_2 lut__1242__input_0_3 __vpr__unconn21 lut__1242__output_0_0 
00000 1

.names lut__1247__input_0_0 __vpr__unconn22 lut__1247__input_0_2 lut__1247__input_0_3 __vpr__unconn23 lut__1247__output_0_0 
00000 1

.names lut__1244__input_0_0 lut__1244__input_0_1 lut__1244__input_0_2 lut__1244__input_0_3 lut__1244__input_0_4 lut__1244__output_0_0 
11111 1

.names lut__1253__input_0_0 lut__1253__input_0_1 lut__1253__input_0_2 lut__1253__input_0_3 lut__1253__input_0_4 lut__1253__input_0_5 lut__1253__output_0_0 
010011 1

.names lut__1136__input_0_0 lut__1136__input_0_1 lut__1136__input_0_2 lut__1136__input_0_3 lut__1136__input_0_4 lut__1136__input_0_5 lut__1136__output_0_0 
000000 0
010000 0
001000 0
011000 0
000100 0
010100 0
001100 0
011100 0
000010 0
010010 0
001010 0
011010 0
000110 0
010110 0
000001 0
010001 0
001001 0
011001 0
000101 0
001101 0
000011 0
010011 0
001011 0
011011 0
000111 0

.names lut__1243__input_0_0 lut__1243__input_0_1 lut__1243__input_0_2 __vpr__unconn24 lut__1243__input_0_4 lut__1243__output_0_0 
00000 1

.subckt dffre \
    C=dffre_d_in4[13]_clock_0_0 \
    D=dffre_d_in4[13]_input_0_0 \
    E=dffre_d_in4[13]_input_2_0 \
    R=dffre_d_in4[13]_input_1_0 \
    Q=dffre_d_in4[13]_output_0_0

.names lut__1249__input_0_0 lut__1249__input_0_1 lut__1249__input_0_2 lut__1249__input_0_3 lut__1249__input_0_4 lut__1249__input_0_5 lut__1249__output_0_0 
011010 1

.names __vpr__unconn25 lut__1156__input_0_1 lut__1156__input_0_2 lut__1156__input_0_3 __vpr__unconn26 lut__1156__output_0_0 
01000 1
00100 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[5]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[5]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[5]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[5]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[5]_output_0_0

.subckt dffre \
    C=dffre_d_in1[8]_clock_0_0 \
    D=dffre_d_in1[8]_input_0_0 \
    E=dffre_d_in1[8]_input_2_0 \
    R=dffre_d_in1[8]_input_1_0 \
    Q=dffre_d_in1[8]_output_0_0

.names lut__1227__input_0_0 lut__1227__input_0_1 lut__1227__input_0_2 lut__1227__input_0_3 lut__1227__input_0_4 lut__1227__input_0_5 lut__1227__output_0_0 
000000 1
100000 1
010000 1
000100 1
100100 1
010100 1
000110 1
100110 1
010110 1
000001 1
100001 1
010001 1
001001 1
101001 1
011001 1
000101 1
100101 1
010101 1
001101 1
101101 1
011101 1
000111 1
100111 1
010111 1
001111 1
101111 1
011111 1

.names lut__1224__input_0_0 lut__1224__input_0_1 lut__1224__input_0_2 lut__1224__input_0_3 lut__1224__input_0_4 lut__1224__input_0_5 lut__1224__output_0_0 
100110 1
010110 1

.subckt dffre \
    C=dffre_d_in1[5]_clock_0_0 \
    D=dffre_d_in1[5]_input_0_0 \
    E=dffre_d_in1[5]_input_2_0 \
    R=dffre_d_in1[5]_input_1_0 \
    Q=dffre_d_in1[5]_output_0_0

.names __vpr__unconn27 lut__1152__input_0_1 __vpr__unconn28 lut__1152__input_0_3 lut__1152__input_0_4 lut__1152__output_0_0 
01000 1
00001 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[1]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[1]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[1]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[1]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[1]_output_0_0

.subckt dffre \
    C=dffre_d_in1[9]_clock_0_0 \
    D=dffre_d_in1[9]_input_0_0 \
    E=dffre_d_in1[9]_input_2_0 \
    R=dffre_d_in1[9]_input_1_0 \
    Q=dffre_d_in1[9]_output_0_0

.subckt dffre \
    C=dffre_d_in1[11]_clock_0_0 \
    D=dffre_d_in1[11]_input_0_0 \
    E=dffre_d_in1[11]_input_2_0 \
    R=dffre_d_in1[11]_input_1_0 \
    Q=dffre_d_in1[11]_output_0_0

.names lut__1225__input_0_0 lut__1225__input_0_1 lut__1225__input_0_2 lut__1225__input_0_3 lut__1225__input_0_4 lut__1225__input_0_5 lut__1225__output_0_0 
011010 1
001110 1
011001 1
111001 1
001101 1
101101 1
011011 1
111011 1
001111 1
101111 1

.subckt dffre \
    C=dffre_d_in1[3]_clock_0_0 \
    D=dffre_d_in1[3]_input_0_0 \
    E=dffre_d_in1[3]_input_2_0 \
    R=dffre_d_in1[3]_input_1_0 \
    Q=dffre_d_in1[3]_output_0_0

.names __vpr__unconn29 lut__1157__input_0_1 lut__1157__input_0_2 lut__1157__input_0_3 __vpr__unconn30 lut__1157__output_0_0 
00100 1
00010 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[6]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[6]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[6]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[6]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[6]_output_0_0

.subckt dffre \
    C=dffre_d_in1[13]_clock_0_0 \
    D=dffre_d_in1[13]_input_0_0 \
    E=dffre_d_in1[13]_input_2_0 \
    R=dffre_d_in1[13]_input_1_0 \
    Q=dffre_d_in1[13]_output_0_0

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[0]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[0]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[0]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[0]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[0]_output_0_0

.names lut__1187__input_0_0 lut__1187__input_0_1 lut__1187__input_0_2 lut__1187__input_0_3 lut__1187__input_0_4 lut__1187__output_0_0 
11111 1

.names __vpr__unconn31 __vpr__unconn32 __vpr__unconn33 lut__1211__input_0_3 lut__1211__input_0_4 lut__1211__output_0_0 
00011 1

.names lut__1182__input_0_0 lut__1182__input_0_1 lut__1182__input_0_2 __vpr__unconn34 __vpr__unconn35 lut__1182__output_0_0 
11100 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[1]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[1]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[1]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[1]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[1]_output_0_0

.names lut__1122__input_0_0 lut__1122__input_0_1 __vpr__unconn36 lut__1122__input_0_3 lut__1122__input_0_4 lut__1122__output_0_0 
00010 1
00001 1
00011 1

.subckt dffre \
    C=dffre_design3_5_5_inst.encoder_instance01.data_out[4]_clock_0_0 \
    D=dffre_design3_5_5_inst.encoder_instance01.data_out[4]_input_0_0 \
    E=dffre_design3_5_5_inst.encoder_instance01.data_out[4]_input_2_0 \
    R=dffre_design3_5_5_inst.encoder_instance01.data_out[4]_input_1_0 \
    Q=dffre_design3_5_5_inst.encoder_instance01.data_out[4]_output_0_0

.names lut__1186__input_0_0 lut__1186__input_0_1 lut__1186__input_0_2 lut__1186__input_0_3 lut__1186__input_0_4 lut__1186__output_0_0 
11011 1

.names lut__1181__input_0_0 lut__1181__input_0_1 lut__1181__input_0_2 lut__1181__input_0_3 lut__1181__input_0_4 lut__1181__output_0_0 
00000 1

.names lut__1212__input_0_0 lut__1212__input_0_1 lut__1212__input_0_2 lut__1212__input_0_3 __vpr__unconn37 lut__1212__output_0_0 
00000 1
01000 1
00010 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[3]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[3]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[3]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[3]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[3]_output_0_0

.names lut__1126__input_0_0 lut__1126__input_0_1 lut__1126__input_0_2 lut__1126__input_0_3 lut__1126__input_0_4 lut__1126__input_0_5 lut__1126__output_0_0 
100000 1
110000 1
100010 1
110010 1
100001 1
010001 1
110001 1
000011 1
100011 1
010011 1
110011 1

.names lut__1213__input_0_0 lut__1213__input_0_1 lut__1213__input_0_2 lut__1213__input_0_3 lut__1213__input_0_4 lut__1213__output_0_0 
11011 1

.names lut__1178__input_0_0 lut__1178__input_0_1 lut__1178__input_0_2 __vpr__unconn38 lut__1178__input_0_4 lut__1178__output_0_0 
10000 1
01000 1
00100 1
11100 1
00001 1
11001 1
10101 1
01101 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[2]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[2]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[2]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[2]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[2]_output_0_0

.names lut__1166__input_0_0 lut__1166__input_0_1 lut__1166__input_0_2 lut__1166__input_0_3 __vpr__unconn39 lut__1166__output_0_0 
10010 1
01010 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[7]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[7]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[7]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[7]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[7]_output_0_0

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[3]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[3]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[3]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[3]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[3]_output_0_0

.names lut__1202__input_0_0 lut__1202__input_0_1 lut__1202__input_0_2 lut__1202__input_0_3 lut__1202__input_0_4 lut__1202__input_0_5 lut__1202__output_0_0 
001100 1

.names __vpr__unconn40 lut__1158__input_0_1 lut__1158__input_0_2 lut__1158__input_0_3 __vpr__unconn41 lut__1158__output_0_0 
01000 1
00010 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[7]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[7]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[7]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[7]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[7]_output_0_0

.names lut__1155__input_0_0 __vpr__unconn42 lut__1155__input_0_2 __vpr__unconn43 lut__1155__input_0_4 lut__1155__output_0_0 
10000 1
00001 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[4]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[4]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[4]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[4]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[4]_output_0_0

.names lut__1200__input_0_0 lut__1200__input_0_1 lut__1200__input_0_2 lut__1200__input_0_3 lut__1200__input_0_4 lut__1200__output_0_0 
00000 1

.names lut__1201__input_0_0 lut__1201__input_0_1 lut__1201__input_0_2 lut__1201__input_0_3 lut__1201__input_0_4 lut__1201__input_0_5 lut__1201__output_0_0 
010100 1
110100 1
011100 1
010110 1
110110 1
011110 1
010101 1
110101 1
011101 1

.names lut__1226__input_0_0 lut__1226__input_0_1 lut__1226__input_0_2 lut__1226__input_0_3 lut__1226__input_0_4 lut__1226__input_0_5 lut__1226__output_0_0 
100010 1
010010 1
100110 1
100001 1
010001 1
101001 1
011001 1
100101 1
101101 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[6]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[6]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[6]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[6]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[6]_output_0_0

.names lut__1164__input_0_0 lut__1164__input_0_1 lut__1164__input_0_2 __vpr__unconn44 lut__1164__input_0_4 lut__1164__output_0_0 
01100 1
01001 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[5]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[5]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[5]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[5]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[5]_output_0_0

.subckt dffre \
    C=dffre_d_in1[15]_clock_0_0 \
    D=dffre_d_in1[15]_input_0_0 \
    E=dffre_d_in1[15]_input_2_0 \
    R=dffre_d_in1[15]_input_1_0 \
    Q=dffre_d_in1[15]_output_0_0

.names lut__1163__input_0_0 lut__1163__input_0_1 lut__1163__input_0_2 lut__1163__input_0_3 __vpr__unconn45 lut__1163__output_0_0 
10010 1
01010 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[4]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[4]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[4]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[4]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[4]_output_0_0

.names lut__1197__input_0_0 lut__1197__input_0_1 __vpr__unconn46 lut__1197__input_0_3 lut__1197__input_0_4 lut__1197__output_0_0 
10000 1
01000 1
00010 1
11010 1
00001 1
11001 1
10011 1
01011 1

.subckt dffre \
    C=dffre_d_in1[20]_clock_0_0 \
    D=dffre_d_in1[20]_input_0_0 \
    E=dffre_d_in1[20]_input_2_0 \
    R=dffre_d_in1[20]_input_1_0 \
    Q=dffre_d_in1[20]_output_0_0

.names lut__1216__input_0_0 lut__1216__input_0_1 __vpr__unconn47 lut__1216__input_0_3 lut__1216__input_0_4 lut__1216__output_0_0 
00000 1
10010 1
01001 1
11011 1

.subckt dffre \
    C=dffre_d_in1[16]_clock_0_0 \
    D=dffre_d_in1[16]_input_0_0 \
    E=dffre_d_in1[16]_input_2_0 \
    R=dffre_d_in1[16]_input_1_0 \
    Q=dffre_d_in1[16]_output_0_0

.subckt dffre \
    C=dffre_d_in1[4]_clock_0_0 \
    D=dffre_d_in1[4]_input_0_0 \
    E=dffre_d_in1[4]_input_2_0 \
    R=dffre_d_in1[4]_input_1_0 \
    Q=dffre_d_in1[4]_output_0_0

.subckt dffre \
    C=dffre_d_in1[0]_clock_0_0 \
    D=dffre_d_in1[0]_input_0_0 \
    E=dffre_d_in1[0]_input_2_0 \
    R=dffre_d_in1[0]_input_1_0 \
    Q=dffre_d_in1[0]_output_0_0

.names lut__1221__input_0_0 lut__1221__input_0_1 lut__1221__input_0_2 lut__1221__input_0_3 lut__1221__input_0_4 lut__1221__input_0_5 lut__1221__output_0_0 
111111 1

.subckt dffre \
    C=dffre_d_in1[29]_clock_0_0 \
    D=dffre_d_in1[29]_input_0_0 \
    E=dffre_d_in1[29]_input_2_0 \
    R=dffre_d_in1[29]_input_1_0 \
    Q=dffre_d_in1[29]_output_0_0

.subckt dffre \
    C=dffre_d_in1[28]_clock_0_0 \
    D=dffre_d_in1[28]_input_0_0 \
    E=dffre_d_in1[28]_input_2_0 \
    R=dffre_d_in1[28]_input_1_0 \
    Q=dffre_d_in1[28]_output_0_0

.names lut__1222__input_0_0 lut__1222__input_0_1 lut__1222__input_0_2 lut__1222__input_0_3 lut__1222__input_0_4 lut__1222__input_0_5 lut__1222__output_0_0 
111111 1

.subckt dffre \
    C=dffre_d_in1[21]_clock_0_0 \
    D=dffre_d_in1[21]_input_0_0 \
    E=dffre_d_in1[21]_input_2_0 \
    R=dffre_d_in1[21]_input_1_0 \
    Q=dffre_d_in1[21]_output_0_0

.names __vpr__unconn48 lut__1217__input_0_1 lut__1217__input_0_2 lut__1217__input_0_3 lut__1217__input_0_4 lut__1217__output_0_0 
00000 1
00110 1
01001 1
01111 1

.names lut__1220__input_0_0 lut__1220__input_0_1 lut__1220__input_0_2 lut__1220__input_0_3 lut__1220__input_0_4 lut__1220__input_0_5 lut__1220__output_0_0 
000000 1
001100 1
100010 1
101110 1
010001 1
011101 1
110011 1
111111 1

.subckt dffre \
    C=dffre_d_in1[18]_clock_0_0 \
    D=dffre_d_in1[18]_input_0_0 \
    E=dffre_d_in1[18]_input_2_0 \
    R=dffre_d_in1[18]_input_1_0 \
    Q=dffre_d_in1[18]_output_0_0

.subckt dffre \
    C=dffre_d_in1[31]_clock_0_0 \
    D=dffre_d_in1[31]_input_0_0 \
    E=dffre_d_in1[31]_input_2_0 \
    R=dffre_d_in1[31]_input_1_0 \
    Q=dffre_d_in1[31]_output_0_0

.subckt dffre \
    C=dffre_d_in1[23]_clock_0_0 \
    D=dffre_d_in1[23]_input_0_0 \
    E=dffre_d_in1[23]_input_2_0 \
    R=dffre_d_in1[23]_input_1_0 \
    Q=dffre_d_in1[23]_output_0_0

.subckt dffre \
    C=dffre_d_in1[22]_clock_0_0 \
    D=dffre_d_in1[22]_input_0_0 \
    E=dffre_d_in1[22]_input_2_0 \
    R=dffre_d_in1[22]_input_1_0 \
    Q=dffre_d_in1[22]_output_0_0

.names lut__1196__input_0_0 lut__1196__input_0_1 lut__1196__input_0_2 __vpr__unconn49 lut__1196__input_0_4 lut__1196__output_0_0 
10000 1
01000 1
00100 1
11100 1
00001 1
11001 1
10101 1
01101 1

.subckt dffre \
    C=dffre_d_in1[30]_clock_0_0 \
    D=dffre_d_in1[30]_input_0_0 \
    E=dffre_d_in1[30]_input_2_0 \
    R=dffre_d_in1[30]_input_1_0 \
    Q=dffre_d_in1[30]_output_0_0

.names lut__1195__input_0_0 lut__1195__input_0_1 lut__1195__input_0_2 lut__1195__input_0_3 __vpr__unconn50 lut__1195__output_0_0 
10000 1
01000 1
00100 1
11100 1
00010 1
11010 1
10110 1
01110 1

.subckt dffre \
    C=dffre_d_in1[27]_clock_0_0 \
    D=dffre_d_in1[27]_input_0_0 \
    E=dffre_d_in1[27]_input_2_0 \
    R=dffre_d_in1[27]_input_1_0 \
    Q=dffre_d_in1[27]_output_0_0

.subckt dffre \
    C=dffre_d_in1[26]_clock_0_0 \
    D=dffre_d_in1[26]_input_0_0 \
    E=dffre_d_in1[26]_input_2_0 \
    R=dffre_d_in1[26]_input_1_0 \
    Q=dffre_d_in1[26]_output_0_0

.subckt dffre \
    C=dffre_d_in1[19]_clock_0_0 \
    D=dffre_d_in1[19]_input_0_0 \
    E=dffre_d_in1[19]_input_2_0 \
    R=dffre_d_in1[19]_input_1_0 \
    Q=dffre_d_in1[19]_output_0_0

.names lut__1219__input_0_0 lut__1219__input_0_1 lut__1219__input_0_2 lut__1219__input_0_3 lut__1219__input_0_4 lut__1219__input_0_5 lut__1219__output_0_0 
000000 1
001100 1
010010 1
011110 1
100001 1
101101 1
110011 1
111111 1

.names lut__1218__input_0_0 lut__1218__input_0_1 lut__1218__input_0_2 lut__1218__input_0_3 lut__1218__input_0_4 lut__1218__input_0_5 lut__1218__output_0_0 
000000 1
101000 1
000110 1
101110 1
010001 1
111001 1
010111 1
111111 1

.subckt dffre \
    C=dffre_d_in1[6]_clock_0_0 \
    D=dffre_d_in1[6]_input_0_0 \
    E=dffre_d_in1[6]_input_2_0 \
    R=dffre_d_in1[6]_input_1_0 \
    Q=dffre_d_in1[6]_output_0_0

.subckt dffre \
    C=dffre_d_in1[12]_clock_0_0 \
    D=dffre_d_in1[12]_input_0_0 \
    E=dffre_d_in1[12]_input_2_0 \
    R=dffre_d_in1[12]_input_1_0 \
    Q=dffre_d_in1[12]_output_0_0

.names lut__1251__input_0_0 lut__1251__input_0_1 __vpr__unconn51 lut__1251__input_0_3 lut__1251__input_0_4 lut__1251__output_0_0 
01000 1

.subckt dffre \
    C=dffre_d_in4[5]_clock_0_0 \
    D=dffre_d_in4[5]_input_0_0 \
    E=dffre_d_in4[5]_input_2_0 \
    R=dffre_d_in4[5]_input_1_0 \
    Q=dffre_d_in4[5]_output_0_0

.subckt dffre \
    C=dffre_d_in4[12]_clock_0_0 \
    D=dffre_d_in4[12]_input_0_0 \
    E=dffre_d_in4[12]_input_2_0 \
    R=dffre_d_in4[12]_input_1_0 \
    Q=dffre_d_in4[12]_output_0_0

.subckt dffre \
    C=dffre_d_in4[11]_clock_0_0 \
    D=dffre_d_in4[11]_input_0_0 \
    E=dffre_d_in4[11]_input_2_0 \
    R=dffre_d_in4[11]_input_1_0 \
    Q=dffre_d_in4[11]_output_0_0

.subckt dffre \
    C=dffre_d_in4[8]_clock_0_0 \
    D=dffre_d_in4[8]_input_0_0 \
    E=dffre_d_in4[8]_input_2_0 \
    R=dffre_d_in4[8]_input_1_0 \
    Q=dffre_d_in4[8]_output_0_0

.subckt dffre \
    C=dffre_d_in4[2]_clock_0_0 \
    D=dffre_d_in4[2]_input_0_0 \
    E=dffre_d_in4[2]_input_2_0 \
    R=dffre_d_in4[2]_input_1_0 \
    Q=dffre_d_in4[2]_output_0_0

.names lut__1246__input_0_0 lut__1246__input_0_1 lut__1246__input_0_2 __vpr__unconn52 lut__1246__input_0_4 lut__1246__output_0_0 
00000 1

.subckt dffre \
    C=dffre_d_in4[9]_clock_0_0 \
    D=dffre_d_in4[9]_input_0_0 \
    E=dffre_d_in4[9]_input_2_0 \
    R=dffre_d_in4[9]_input_1_0 \
    Q=dffre_d_in4[9]_output_0_0

.names lut__1142__input_0_0 lut__1142__input_0_1 lut__1142__input_0_2 lut__1142__input_0_3 lut__1142__input_0_4 lut__1142__input_0_5 lut__1142__output_0_0 
100110 1
110110 1
101110 1
111110 1
010011 1
110011 1
011011 1
111011 1
100111 1
010111 1
110111 1
001111 1
101111 1
011111 1
111111 1

.names lut__1248__input_0_0 lut__1248__input_0_1 lut__1248__input_0_2 lut__1248__input_0_3 lut__1248__input_0_4 lut__1248__input_0_5 lut__1248__output_0_0 
011100 1

.names lut__1250__input_0_0 lut__1250__input_0_1 lut__1250__input_0_2 __vpr__unconn53 lut__1250__input_0_4 lut__1250__output_0_0 
11101 1

.subckt dffre \
    C=dffre_d_in4[1]_clock_0_0 \
    D=dffre_d_in4[1]_input_0_0 \
    E=dffre_d_in4[1]_input_2_0 \
    R=dffre_d_in4[1]_input_1_0 \
    Q=dffre_d_in4[1]_output_0_0

.subckt dffre \
    C=dffre_d_in4[0]_clock_0_0 \
    D=dffre_d_in4[0]_input_0_0 \
    E=dffre_d_in4[0]_input_2_0 \
    R=dffre_d_in4[0]_input_1_0 \
    Q=dffre_d_in4[0]_output_0_0

.names lut__1245__input_0_0 __vpr__unconn54 __vpr__unconn55 lut__1245__input_0_3 lut__1245__input_0_4 lut__1245__output_0_0 
10011 1

.names lut__1176__input_0_0 lut__1176__input_0_1 lut__1176__input_0_2 __vpr__unconn56 lut__1176__input_0_4 lut__1176__output_0_0 
10000 1
01000 1
00100 1
11100 1
00001 1
11001 1
10101 1
01101 1

.subckt dffre \
    C=dffre_d_in0[20]_clock_0_0 \
    D=dffre_d_in0[20]_input_0_0 \
    E=dffre_d_in0[20]_input_2_0 \
    R=dffre_d_in0[20]_input_1_0 \
    Q=dffre_d_in0[20]_output_0_0

.subckt dffre \
    C=dffre_d_in0[18]_clock_0_0 \
    D=dffre_d_in0[18]_input_0_0 \
    E=dffre_d_in0[18]_input_2_0 \
    R=dffre_d_in0[18]_input_1_0 \
    Q=dffre_d_in0[18]_output_0_0

.names lut__1190__input_0_0 lut__1190__input_0_1 lut__1190__input_0_2 __vpr__unconn57 lut__1190__input_0_4 lut__1190__output_0_0 
00000 1
01100 1
10001 1
11101 1

.names lut__1177__input_0_0 lut__1177__input_0_1 __vpr__unconn58 lut__1177__input_0_3 lut__1177__input_0_4 lut__1177__output_0_0 
10000 1
01000 1
00010 1
11010 1
00001 1
11001 1
10011 1
01011 1

.subckt dffre \
    C=dffre_d_in0[26]_clock_0_0 \
    D=dffre_d_in0[26]_input_0_0 \
    E=dffre_d_in0[26]_input_2_0 \
    R=dffre_d_in0[26]_input_1_0 \
    Q=dffre_d_in0[26]_output_0_0

.names __vpr__unconn59 lut__1188__input_0_1 lut__1188__input_0_2 lut__1188__input_0_3 lut__1188__input_0_4 lut__1188__output_0_0 
00000 1
01010 1
00101 1
01111 1

.subckt dffre \
    C=dffre_d_in0[19]_clock_0_0 \
    D=dffre_d_in0[19]_input_0_0 \
    E=dffre_d_in0[19]_input_2_0 \
    R=dffre_d_in0[19]_input_1_0 \
    Q=dffre_d_in0[19]_output_0_0

.names lut__1194__input_0_0 lut__1194__input_0_1 lut__1194__input_0_2 lut__1194__input_0_3 lut__1194__input_0_4 lut__1194__input_0_5 lut__1194__output_0_0 
111111 1

.names lut__1193__input_0_0 lut__1193__input_0_1 lut__1193__input_0_2 lut__1193__input_0_3 lut__1193__input_0_4 lut__1193__input_0_5 lut__1193__output_0_0 
000000 1
101000 1
010010 1
111010 1
000101 1
101101 1
010111 1
111111 1

.subckt dffre \
    C=dffre_d_in0[27]_clock_0_0 \
    D=dffre_d_in0[27]_input_0_0 \
    E=dffre_d_in0[27]_input_2_0 \
    R=dffre_d_in0[27]_input_1_0 \
    Q=dffre_d_in0[27]_output_0_0

.subckt dffre \
    C=dffre_d_in0[30]_clock_0_0 \
    D=dffre_d_in0[30]_input_0_0 \
    E=dffre_d_in0[30]_input_2_0 \
    R=dffre_d_in0[30]_input_1_0 \
    Q=dffre_d_in0[30]_output_0_0

.names lut__1192__input_0_0 lut__1192__input_0_1 lut__1192__input_0_2 lut__1192__input_0_3 lut__1192__input_0_4 lut__1192__input_0_5 lut__1192__output_0_0 
000000 1
100100 1
010010 1
110110 1
001001 1
101101 1
011011 1
111111 1

.subckt dffre \
    C=dffre_d_in0[8]_clock_0_0 \
    D=dffre_d_in0[8]_input_0_0 \
    E=dffre_d_in0[8]_input_2_0 \
    R=dffre_d_in0[8]_input_1_0 \
    Q=dffre_d_in0[8]_output_0_0

.subckt dffre \
    C=dffre_d_in0[5]_clock_0_0 \
    D=dffre_d_in0[5]_input_0_0 \
    E=dffre_d_in0[5]_input_2_0 \
    R=dffre_d_in0[5]_input_1_0 \
    Q=dffre_d_in0[5]_output_0_0

.subckt dffre \
    C=dffre_d_in0[0]_clock_0_0 \
    D=dffre_d_in0[0]_input_0_0 \
    E=dffre_d_in0[0]_input_2_0 \
    R=dffre_d_in0[0]_input_1_0 \
    Q=dffre_d_in0[0]_output_0_0

.subckt dffre \
    C=dffre_d_in0[13]_clock_0_0 \
    D=dffre_d_in0[13]_input_0_0 \
    E=dffre_d_in0[13]_input_2_0 \
    R=dffre_d_in0[13]_input_1_0 \
    Q=dffre_d_in0[13]_output_0_0

.subckt dffre \
    C=dffre_d_in0[9]_clock_0_0 \
    D=dffre_d_in0[9]_input_0_0 \
    E=dffre_d_in0[9]_input_2_0 \
    R=dffre_d_in0[9]_input_1_0 \
    Q=dffre_d_in0[9]_output_0_0

.subckt dffre \
    C=dffre_d_in0[1]_clock_0_0 \
    D=dffre_d_in0[1]_input_0_0 \
    E=dffre_d_in0[1]_input_2_0 \
    R=dffre_d_in0[1]_input_1_0 \
    Q=dffre_d_in0[1]_output_0_0

.names lut__1189__input_0_0 lut__1189__input_0_1 lut__1189__input_0_2 lut__1189__input_0_3 lut__1189__input_0_4 lut__1189__input_0_5 lut__1189__output_0_0 
000000 1
011000 1
100010 1
111010 1
000101 1
011101 1
100111 1
111111 1

.names lut__1183__input_0_0 lut__1183__input_0_1 lut__1183__input_0_2 lut__1183__input_0_3 lut__1183__input_0_4 lut__1183__input_0_5 lut__1183__output_0_0 
111111 1

.names lut__1209__input_0_0 lut__1209__input_0_1 lut__1209__input_0_2 lut__1209__input_0_3 lut__1209__input_0_4 lut__1209__input_0_5 lut__1209__output_0_0 
000000 1
100000 1
010000 1
110000 1
001000 1
101000 1
011000 1
111000 1
000100 1
010100 1
001100 1
011100 1
000010 1
100010 1
001010 1
101010 1
000110 1
001110 1
000001 1
100001 1
010001 1
110001 1
000101 1
010101 1
000011 1
100011 1
000111 1

.subckt dffre \
    C=dffre_d_in0[29]_clock_0_0 \
    D=dffre_d_in0[29]_input_0_0 \
    E=dffre_d_in0[29]_input_2_0 \
    R=dffre_d_in0[29]_input_1_0 \
    Q=dffre_d_in0[29]_output_0_0

.subckt dffre \
    C=dffre_d_in0[21]_clock_0_0 \
    D=dffre_d_in0[21]_input_0_0 \
    E=dffre_d_in0[21]_input_2_0 \
    R=dffre_d_in0[21]_input_1_0 \
    Q=dffre_d_in0[21]_output_0_0

.subckt dffre \
    C=dffre_d_in0[16]_clock_0_0 \
    D=dffre_d_in0[16]_input_0_0 \
    E=dffre_d_in0[16]_input_2_0 \
    R=dffre_d_in0[16]_input_1_0 \
    Q=dffre_d_in0[16]_output_0_0

.names __vpr__unconn60 lut__1174__input_0_1 lut__1174__input_0_2 lut__1174__input_0_3 lut__1174__input_0_4 lut__1174__output_0_0 
01000 1
00100 1
00010 1
01110 1
00001 1
01101 1
01011 1
00111 1

.subckt dffre \
    C=dffre_d_in0[4]_clock_0_0 \
    D=dffre_d_in0[4]_input_0_0 \
    E=dffre_d_in0[4]_input_2_0 \
    R=dffre_d_in0[4]_input_1_0 \
    Q=dffre_d_in0[4]_output_0_0

.subckt dffre \
    C=dffre_d_in0[12]_clock_0_0 \
    D=dffre_d_in0[12]_input_0_0 \
    E=dffre_d_in0[12]_input_2_0 \
    R=dffre_d_in0[12]_input_1_0 \
    Q=dffre_d_in0[12]_output_0_0

.subckt dffre \
    C=dffre_d_in0[11]_clock_0_0 \
    D=dffre_d_in0[11]_input_0_0 \
    E=dffre_d_in0[11]_input_2_0 \
    R=dffre_d_in0[11]_input_1_0 \
    Q=dffre_d_in0[11]_output_0_0

.subckt dffre \
    C=dffre_d_in0[6]_clock_0_0 \
    D=dffre_d_in0[6]_input_0_0 \
    E=dffre_d_in0[6]_input_2_0 \
    R=dffre_d_in0[6]_input_1_0 \
    Q=dffre_d_in0[6]_output_0_0

.subckt dffre \
    C=dffre_d_in0[3]_clock_0_0 \
    D=dffre_d_in0[3]_input_0_0 \
    E=dffre_d_in0[3]_input_2_0 \
    R=dffre_d_in0[3]_input_1_0 \
    Q=dffre_d_in0[3]_output_0_0

.subckt dffre \
    C=dffre_d_in0[14]_clock_0_0 \
    D=dffre_d_in0[14]_input_0_0 \
    E=dffre_d_in0[14]_input_2_0 \
    R=dffre_d_in0[14]_input_1_0 \
    Q=dffre_d_in0[14]_output_0_0

.subckt dffre \
    C=dffre_d_in0[31]_clock_0_0 \
    D=dffre_d_in0[31]_input_0_0 \
    E=dffre_d_in0[31]_input_2_0 \
    R=dffre_d_in0[31]_input_1_0 \
    Q=dffre_d_in0[31]_output_0_0

.subckt dffre \
    C=dffre_d_in0[28]_clock_0_0 \
    D=dffre_d_in0[28]_input_0_0 \
    E=dffre_d_in0[28]_input_2_0 \
    R=dffre_d_in0[28]_input_1_0 \
    Q=dffre_d_in0[28]_output_0_0

.names lut__1191__input_0_0 lut__1191__input_0_1 lut__1191__input_0_2 lut__1191__input_0_3 lut__1191__input_0_4 lut__1191__input_0_5 lut__1191__output_0_0 
000000 1
100100 1
001010 1
101110 1
010001 1
110101 1
011011 1
111111 1

.names lut__1185__input_0_0 lut__1185__input_0_1 lut__1185__input_0_2 lut__1185__input_0_3 lut__1185__input_0_4 lut__1185__input_0_5 lut__1185__output_0_0 
000000 1
100000 1
010000 1
110000 1
001000 1
011000 1
000100 1
100100 1
010100 1
110100 1
001100 1
011100 1
000010 1
100010 1
010010 1
110010 1
001010 1
011010 1
000001 1
100001 1
001001 1
000101 1
100101 1
001101 1
000011 1
100011 1
001011 1

.subckt dffre \
    C=dffre_d_in0[25]_clock_0_0 \
    D=dffre_d_in0[25]_input_0_0 \
    E=dffre_d_in0[25]_input_2_0 \
    R=dffre_d_in0[25]_input_1_0 \
    Q=dffre_d_in0[25]_output_0_0

.subckt dffre \
    C=dffre_d_in0[23]_clock_0_0 \
    D=dffre_d_in0[23]_input_0_0 \
    E=dffre_d_in0[23]_input_2_0 \
    R=dffre_d_in0[23]_input_1_0 \
    Q=dffre_d_in0[23]_output_0_0

.subckt dffre \
    C=dffre_d_in0[17]_clock_0_0 \
    D=dffre_d_in0[17]_input_0_0 \
    E=dffre_d_in0[17]_input_2_0 \
    R=dffre_d_in0[17]_input_1_0 \
    Q=dffre_d_in0[17]_output_0_0

.names lut__1175__input_0_0 lut__1175__input_0_1 lut__1175__input_0_2 __vpr__unconn61 lut__1175__input_0_4 lut__1175__output_0_0 
10000 1
01000 1
00100 1
11100 1
00001 1
11001 1
10101 1
01101 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[0]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[0]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[0]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[0]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[0]_output_0_0

.names lut__1160__input_0_0 lut__1160__input_0_1 __vpr__unconn62 lut__1160__input_0_3 lut__1160__input_0_4 lut__1160__output_0_0 
10001 1
01001 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[1]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[1]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[1]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[1]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[1]_output_0_0

.names lut__1233__input_0_0 lut__1233__input_0_1 lut__1233__input_0_2 lut__1233__input_0_3 lut__1233__input_0_4 lut__1233__input_0_5 lut__1233__output_0_0 
011101 1

.names lut__1232__input_0_0 lut__1232__input_0_1 __vpr__unconn63 __vpr__unconn64 __vpr__unconn65 lut__1232__output_0_0 
11000 1

.subckt dffre \
    C=dffre_d_in1[1]_clock_0_0 \
    D=dffre_d_in1[1]_input_0_0 \
    E=dffre_d_in1[1]_input_2_0 \
    R=dffre_d_in1[1]_input_1_0 \
    Q=dffre_d_in1[1]_output_0_0

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[2]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[2]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[2]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[2]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[2]_output_0_0

.names lut__1159__input_0_0 __vpr__unconn66 lut__1159__input_0_2 lut__1159__input_0_3 lut__1159__input_0_4 lut__1159__output_0_0 
00010 1
10001 1
00011 1
10011 1

.names lut__1230__input_0_0 lut__1230__input_0_1 lut__1230__input_0_2 lut__1230__input_0_3 lut__1230__input_0_4 lut__1230__input_0_5 lut__1230__output_0_0 
000000 1
010000 1
001000 1
011000 1
111000 1
000100 1
010100 1
001100 1
011100 1
111100 1
000001 1
010001 1
001001 1
011001 1
111001 1
000101 1
010101 1
001101 1
011101 1
111101 1
000111 1
010111 1
001111 1
011111 1
111111 1

.names lut__1215__input_0_0 lut__1215__input_0_1 lut__1215__input_0_2 lut__1215__input_0_3 lut__1215__input_0_4 lut__1215__input_0_5 lut__1215__output_0_0 
000000 1
101000 1
010010 1
111010 1
000101 1
101101 1
010111 1
111111 1

.subckt dffre \
    C=dffre_d_in1[10]_clock_0_0 \
    D=dffre_d_in1[10]_input_0_0 \
    E=dffre_d_in1[10]_input_2_0 \
    R=dffre_d_in1[10]_input_1_0 \
    Q=dffre_d_in1[10]_output_0_0

.subckt dffre \
    C=dffre_d_in1[7]_clock_0_0 \
    D=dffre_d_in1[7]_input_0_0 \
    E=dffre_d_in1[7]_input_2_0 \
    R=dffre_d_in1[7]_input_1_0 \
    Q=dffre_d_in1[7]_output_0_0

.names lut__1231__input_0_0 lut__1231__input_0_1 lut__1231__input_0_2 lut__1231__input_0_3 lut__1231__input_0_4 lut__1231__input_0_5 lut__1231__output_0_0 
000000 1
100000 1
010000 1
110000 1
000100 1
100100 1
010100 1
110100 1
011100 1
111100 1
000010 1
100010 1
010010 1
110010 1
000110 1
100110 1
010110 1
110110 1
011110 1
111110 1
100011 1
110011 1
100111 1
110111 1
111111 1

.names lut__1147__input_0_0 lut__1147__input_0_1 __vpr__unconn67 lut__1147__input_0_3 __vpr__unconn68 lut__1147__output_0_0 
10000 1
00010 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[4]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[4]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[4]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[4]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[4]_output_0_0

.subckt dffre \
    C=dffre_d_in0[7]_clock_0_0 \
    D=dffre_d_in0[7]_input_0_0 \
    E=dffre_d_in0[7]_input_2_0 \
    R=dffre_d_in0[7]_input_1_0 \
    Q=dffre_d_in0[7]_output_0_0

.names lut__1180__input_0_0 lut__1180__input_0_1 lut__1180__input_0_2 lut__1180__input_0_3 __vpr__unconn69 lut__1180__output_0_0 
10100 1

.subckt dffre \
    C=dffre_d_in0[2]_clock_0_0 \
    D=dffre_d_in0[2]_input_0_0 \
    E=dffre_d_in0[2]_input_2_0 \
    R=dffre_d_in0[2]_input_1_0 \
    Q=dffre_d_in0[2]_output_0_0

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[6]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[6]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[6]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[6]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[6]_output_0_0

.names lut__1150__input_0_0 lut__1150__input_0_1 __vpr__unconn70 lut__1150__input_0_3 __vpr__unconn71 lut__1150__output_0_0 
10000 1
01000 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[7]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[7]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[7]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[7]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[7]_output_0_0

.names __vpr__unconn72 lut__1149__input_0_1 __vpr__unconn73 lut__1149__input_0_3 lut__1149__input_0_4 lut__1149__output_0_0 
01000 1
00001 1

.names lut__1208__input_0_0 __vpr__unconn74 lut__1208__input_0_2 lut__1208__input_0_3 __vpr__unconn75 lut__1208__output_0_0 
10100 1

.subckt dffre \
    C=dffre_d_in0[10]_clock_0_0 \
    D=dffre_d_in0[10]_input_0_0 \
    E=dffre_d_in0[10]_input_2_0 \
    R=dffre_d_in0[10]_input_1_0 \
    Q=dffre_d_in0[10]_output_0_0

.names lut__1179__input_0_0 lut__1179__input_0_1 lut__1179__input_0_2 lut__1179__input_0_3 __vpr__unconn76 lut__1179__output_0_0 
01010 1

.names lut__1206__input_0_0 lut__1206__input_0_1 lut__1206__input_0_2 lut__1206__input_0_3 lut__1206__input_0_4 lut__1206__input_0_5 lut__1206__output_0_0 
000000 1
000100 1
000010 1

.names lut__1210__input_0_0 lut__1210__input_0_1 lut__1210__input_0_2 lut__1210__input_0_3 lut__1210__input_0_4 lut__1210__output_0_0 
11111 1

.names lut__1148__input_0_0 __vpr__unconn77 lut__1148__input_0_2 lut__1148__input_0_3 __vpr__unconn78 lut__1148__output_0_0 
10000 1
00100 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[5]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[5]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[5]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[5]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[5]_output_0_0

.subckt dffre \
    C=dffre_d_in0[15]_clock_0_0 \
    D=dffre_d_in0[15]_input_0_0 \
    E=dffre_d_in0[15]_input_2_0 \
    R=dffre_d_in0[15]_input_1_0 \
    Q=dffre_d_in0[15]_output_0_0

.subckt dffre \
    C=dffre_tmp[46]_clock_0_0 \
    D=dffre_tmp[46]_input_0_0 \
    E=dffre_tmp[46]_input_2_0 \
    R=dffre_tmp[46]_input_1_0 \
    Q=dffre_tmp[46]_output_0_0

.subckt dffre \
    C=dffre_d_in4[14]_clock_0_0 \
    D=dffre_d_in4[14]_input_0_0 \
    E=dffre_d_in4[14]_input_2_0 \
    R=dffre_d_in4[14]_input_1_0 \
    Q=dffre_d_in4[14]_output_0_0

.subckt dffre \
    C=dffre_tmp[78]_clock_0_0 \
    D=dffre_tmp[78]_input_0_0 \
    E=dffre_tmp[78]_input_2_0 \
    R=dffre_tmp[78]_input_1_0 \
    Q=dffre_tmp[78]_output_0_0

.names __vpr__unconn79 lut__1162__input_0_1 lut__1162__input_0_2 lut__1162__input_0_3 lut__1162__input_0_4 lut__1162__output_0_0 
01001 1
00101 1

.names __vpr__unconn80 lut__1165__input_0_1 lut__1165__input_0_2 lut__1165__input_0_3 lut__1165__input_0_4 lut__1165__output_0_0 
01100 1
00101 1

.subckt dffre \
    C=dffre_d_in1[14]_clock_0_0 \
    D=dffre_d_in1[14]_input_0_0 \
    E=dffre_d_in1[14]_input_2_0 \
    R=dffre_d_in1[14]_input_1_0 \
    Q=dffre_d_in1[14]_output_0_0

.subckt dffre \
    C=dffre_tmp[110]_clock_0_0 \
    D=dffre_tmp[110]_input_0_0 \
    E=dffre_tmp[110]_input_2_0 \
    R=dffre_tmp[110]_input_1_0 \
    Q=dffre_tmp[110]_output_0_0

.names __vpr__unconn81 lut__1161__input_0_1 lut__1161__input_0_2 lut__1161__input_0_3 lut__1161__input_0_4 lut__1161__output_0_0 
01001 1
00011 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[2]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[2]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[2]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[2]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance11.data_out_reg[2]_output_0_0

.names lut__1204__input_0_0 lut__1204__input_0_1 lut__1204__input_0_2 lut__1204__input_0_3 lut__1204__input_0_4 lut__1204__input_0_5 lut__1204__output_0_0 
000101 1
100101 1
010101 1
110101 1
001101 1
101101 1
000111 1
010111 1
001111 1

.names lut__1235__input_0_0 lut__1235__input_0_1 lut__1235__input_0_2 lut__1235__input_0_3 lut__1235__input_0_4 lut__1235__input_0_5 lut__1235__output_0_0 
000000 1
010000 1
001000 1
011000 1
000010 1
010010 1
001010 1
101010 1
011010 1
111010 1
000001 1
010001 1
001001 1
011001 1
010101 1
011101 1
000011 1
010011 1
001011 1
101011 1
011011 1
111011 1
010111 1
011111 1
111111 1

.subckt dffre \
    C=dffre_tmp[142]_clock_0_0 \
    D=dffre_tmp[142]_input_0_0 \
    E=dffre_tmp[142]_input_2_0 \
    R=dffre_tmp[142]_input_1_0 \
    Q=dffre_tmp[142]_output_0_0

.names lut__1151__input_0_0 lut__1151__input_0_1 __vpr__unconn82 __vpr__unconn83 lut__1151__input_0_4 lut__1151__output_0_0 
01000 1
00001 1

.subckt dffre \
    C=dffre_tmp[14]_clock_0_0 \
    D=dffre_tmp[14]_input_0_0 \
    E=dffre_tmp[14]_input_2_0 \
    R=dffre_tmp[14]_input_1_0 \
    Q=dffre_tmp[14]_output_0_0

.subckt dffre \
    C=dffre_d_in1[2]_clock_0_0 \
    D=dffre_d_in1[2]_input_0_0 \
    E=dffre_d_in1[2]_input_2_0 \
    R=dffre_d_in1[2]_input_1_0 \
    Q=dffre_d_in1[2]_output_0_0

.names __vpr__unconn84 __vpr__unconn85 lut_out[19]_input_0_2 __vpr__unconn86 __vpr__unconn87 lut_out[19]_output_0_0 
00100 1

.names __vpr__unconn88 __vpr__unconn89 lut_out[20]_input_0_2 __vpr__unconn90 __vpr__unconn91 lut_out[20]_output_0_0 
00100 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance13.data_out_reg[6]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance13.data_out_reg[6]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance13.data_out_reg[6]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance13.data_out_reg[6]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance13.data_out_reg[6]_output_0_0

.names lut_out[16]_input_0_0 lut_out[16]_input_0_1 lut_out[16]_input_0_2 __vpr__unconn92 lut_out[16]_input_0_4 lut_out[16]_output_0_0 
00000 1
10000 1
11000 1
01100 1
00001 1
10001 1
01001 1
11001 1

.names lut__1127__input_0_0 lut__1127__input_0_1 lut__1127__input_0_2 lut__1127__input_0_3 __vpr__unconn93 lut__1127__output_0_0 
00000 1

.subckt dffre \
    C=dffre_design3_5_5_inst.encoder_instance02.data_out[10]_clock_0_0 \
    D=dffre_design3_5_5_inst.encoder_instance02.data_out[10]_input_0_0 \
    E=dffre_design3_5_5_inst.encoder_instance02.data_out[10]_input_2_0 \
    R=dffre_design3_5_5_inst.encoder_instance02.data_out[10]_input_1_0 \
    Q=dffre_design3_5_5_inst.encoder_instance02.data_out[10]_output_0_0

.subckt dffre \
    C=dffre_design3_5_5_inst.encoder_instance01.data_out[10]_clock_0_0 \
    D=dffre_design3_5_5_inst.encoder_instance01.data_out[10]_input_0_0 \
    E=dffre_design3_5_5_inst.encoder_instance01.data_out[10]_input_2_0 \
    R=dffre_design3_5_5_inst.encoder_instance01.data_out[10]_input_1_0 \
    Q=dffre_design3_5_5_inst.encoder_instance01.data_out[10]_output_0_0

.names lut__1214__input_0_0 lut__1214__input_0_1 lut__1214__input_0_2 lut__1214__input_0_3 lut__1214__input_0_4 lut__1214__output_0_0 
00000 0
11000 0
00100 0
11100 0
01010 0
11010 0
00110 0
11110 0
01001 0
11001 0
01101 0
11101 0
01011 0
11011 0
01111 0
11111 0

.names lut_out[23]_input_0_0 lut_out[23]_input_0_1 __vpr__unconn94 lut_out[23]_input_0_3 lut_out[23]_input_0_4 lut_out[23]_output_0_0 
00000 1
11000 1
01010 1
11010 1
01001 1
11001 1
01011 1
11011 1

.names lut__1184__input_0_0 lut__1184__input_0_1 lut__1184__input_0_2 lut__1184__input_0_3 lut__1184__input_0_4 lut__1184__input_0_5 lut__1184__output_0_0 
111111 1

.names lut__1123__input_0_0 lut__1123__input_0_1 lut__1123__input_0_2 lut__1123__input_0_3 lut__1123__input_0_4 lut__1123__input_0_5 lut__1123__output_0_0 
010000 1
110000 1
011000 1
111000 1
010100 1
110100 1
101100 1
011100 1
111100 1
101101 1
111101 1

.names __vpr__unconn95 __vpr__unconn96 lut_out[18]_input_0_2 __vpr__unconn97 __vpr__unconn98 lut_out[18]_output_0_0 
00100 1

.names __vpr__unconn99 __vpr__unconn100 lut_out[17]_input_0_2 __vpr__unconn101 __vpr__unconn102 lut_out[17]_output_0_0 
00100 1

.names __vpr__unconn103 __vpr__unconn104 lut_out[21]_input_0_2 __vpr__unconn105 __vpr__unconn106 lut_out[21]_output_0_0 
00100 1

.names __vpr__unconn107 __vpr__unconn108 lut_out[22]_input_0_2 __vpr__unconn109 __vpr__unconn110 lut_out[22]_output_0_0 
00100 1

.subckt dffre \
    C=dffre_tmp[123]_clock_0_0 \
    D=dffre_tmp[123]_input_0_0 \
    E=dffre_tmp[123]_input_2_0 \
    R=dffre_tmp[123]_input_1_0 \
    Q=dffre_tmp[123]_output_0_0

.names __vpr__unconn111 lut__1145__input_0_1 lut__1145__input_0_2 __vpr__unconn112 lut__1145__input_0_4 lut__1145__output_0_0 
01000 1
00001 1

.subckt dffre \
    C=dffre_tmp[91]_clock_0_0 \
    D=dffre_tmp[91]_input_0_0 \
    E=dffre_tmp[91]_input_2_0 \
    R=dffre_tmp[91]_input_1_0 \
    Q=dffre_tmp[91]_output_0_0

.names lut__1167__input_0_0 __vpr__unconn113 lut__1167__input_0_2 lut__1167__input_0_3 __vpr__unconn114 lut__1167__output_0_0 
00010 1

.names lut__1153__input_0_0 __vpr__unconn115 __vpr__unconn116 lut__1153__input_0_3 lut__1153__input_0_4 lut__1153__output_0_0 
10000 1
00010 1

.names __vpr__unconn117 lut__1154__input_0_1 lut__1154__input_0_2 __vpr__unconn118 lut__1154__input_0_4 lut__1154__output_0_0 
01000 1
00100 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[3]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[3]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[3]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[3]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance10.data_out_reg[3]_output_0_0

.names lut__1205__input_0_0 lut__1205__input_0_1 lut__1205__input_0_2 lut__1205__input_0_3 lut__1205__input_0_4 lut__1205__input_0_5 lut__1205__output_0_0 
001001 1
101001 1
011001 1
001101 1
101101 1
011101 1
001011 1
101011 1
011011 1

.names lut__1203__input_0_0 lut__1203__input_0_1 lut__1203__input_0_2 lut__1203__input_0_3 lut__1203__input_0_4 lut__1203__input_0_5 lut__1203__output_0_0 
010001 1
110001 1
011001 1
010101 1
110101 1
011101 1
010011 1
110011 1
011011 1

.names lut__1234__input_0_0 lut__1234__input_0_1 lut__1234__input_0_2 lut__1234__input_0_3 lut__1234__input_0_4 lut__1234__input_0_5 lut__1234__output_0_0 
000000 1
001000 1
000100 1
001100 1
000010 1
001010 1
000110 1
010110 1
001110 1
011110 1
000001 1
001001 1
101001 1
000101 1
001101 1
101101 1
000011 1
001011 1
101011 1
000111 1
010111 1
001111 1
101111 1
011111 1
111111 1

.subckt dffre \
    C=dffre_tmp[59]_clock_0_0 \
    D=dffre_tmp[59]_input_0_0 \
    E=dffre_tmp[59]_input_2_0 \
    R=dffre_tmp[59]_input_1_0 \
    Q=dffre_tmp[59]_output_0_0

.names lut__1146__input_0_0 __vpr__unconn119 lut__1146__input_0_2 lut__1146__input_0_3 __vpr__unconn120 lut__1146__output_0_0 
10000 1
00010 1

.subckt dffre \
    C=dffre_tmp[155]_clock_0_0 \
    D=dffre_tmp[155]_input_0_0 \
    E=dffre_tmp[155]_input_2_0 \
    R=dffre_tmp[155]_input_1_0 \
    Q=dffre_tmp[155]_output_0_0

.names __vpr__unconn121 lut__1144__input_0_1 lut__1144__input_0_2 __vpr__unconn122 lut__1144__input_0_4 lut__1144__output_0_0 
01000 1
00100 1

.subckt dffre \
    C=dffre_design3_5_5_inst.encoder_instance40.data_out[11]_clock_0_0 \
    D=dffre_design3_5_5_inst.encoder_instance40.data_out[11]_input_0_0 \
    E=dffre_design3_5_5_inst.encoder_instance40.data_out[11]_input_2_0 \
    R=dffre_design3_5_5_inst.encoder_instance40.data_out[11]_input_1_0 \
    Q=dffre_design3_5_5_inst.encoder_instance40.data_out[11]_output_0_0

.names lut__1169__input_0_0 lut__1169__input_0_1 __vpr__unconn123 lut__1169__input_0_3 lut__1169__input_0_4 lut__1169__output_0_0 
01000 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance42.data_out_reg[7]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance42.data_out_reg[7]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance42.data_out_reg[7]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance42.data_out_reg[7]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance42.data_out_reg[7]_output_0_0

.subckt dffre \
    C=dffre_d_in4[3]_clock_0_0 \
    D=dffre_d_in4[3]_input_0_0 \
    E=dffre_d_in4[3]_input_2_0 \
    R=dffre_d_in4[3]_input_1_0 \
    Q=dffre_d_in4[3]_output_0_0

.subckt dffre \
    C=dffre_d_in4[4]_clock_0_0 \
    D=dffre_d_in4[4]_input_0_0 \
    E=dffre_d_in4[4]_input_2_0 \
    R=dffre_d_in4[4]_input_1_0 \
    Q=dffre_d_in4[4]_output_0_0

.subckt dffre \
    C=dffre_d_in4[6]_clock_0_0 \
    D=dffre_d_in4[6]_input_0_0 \
    E=dffre_d_in4[6]_input_2_0 \
    R=dffre_d_in4[6]_input_1_0 \
    Q=dffre_d_in4[6]_output_0_0

.subckt dffre \
    C=dffre_d_in4[7]_clock_0_0 \
    D=dffre_d_in4[7]_input_0_0 \
    E=dffre_d_in4[7]_input_2_0 \
    R=dffre_d_in4[7]_input_1_0 \
    Q=dffre_d_in4[7]_output_0_0

.subckt dffre \
    C=dffre_d_in4[25]_clock_0_0 \
    D=dffre_d_in4[25]_input_0_0 \
    E=dffre_d_in4[25]_input_2_0 \
    R=dffre_d_in4[25]_input_1_0 \
    Q=dffre_d_in4[25]_output_0_0

.subckt dffre \
    C=dffre_d_in4[26]_clock_0_0 \
    D=dffre_d_in4[26]_input_0_0 \
    E=dffre_d_in4[26]_input_2_0 \
    R=dffre_d_in4[26]_input_1_0 \
    Q=dffre_d_in4[26]_output_0_0

.subckt dffre \
    C=dffre_design3_5_5_inst.encoder_instance40.data_out[10]_clock_0_0 \
    D=dffre_design3_5_5_inst.encoder_instance40.data_out[10]_input_0_0 \
    E=dffre_design3_5_5_inst.encoder_instance40.data_out[10]_input_2_0 \
    R=dffre_design3_5_5_inst.encoder_instance40.data_out[10]_input_1_0 \
    Q=dffre_design3_5_5_inst.encoder_instance40.data_out[10]_output_0_0

.names lut__1237__input_0_0 lut__1237__input_0_1 lut__1237__input_0_2 __vpr__unconn124 lut__1237__input_0_4 lut__1237__output_0_0 
00000 1

.names lut__1252__input_0_0 lut__1252__input_0_1 lut__1252__input_0_2 lut__1252__input_0_3 lut__1252__input_0_4 lut__1252__input_0_5 lut__1252__output_0_0 
111111 1

.subckt dffre \
    C=dffre_d_in4[24]_clock_0_0 \
    D=dffre_d_in4[24]_input_0_0 \
    E=dffre_d_in4[24]_input_2_0 \
    R=dffre_d_in4[24]_input_1_0 \
    Q=dffre_d_in4[24]_output_0_0

.subckt dffre \
    C=dffre_d_in4[31]_clock_0_0 \
    D=dffre_d_in4[31]_input_0_0 \
    E=dffre_d_in4[31]_input_2_0 \
    R=dffre_d_in4[31]_input_1_0 \
    Q=dffre_d_in4[31]_output_0_0

.names lut__1124__input_0_0 lut__1124__input_0_1 lut__1124__input_0_2 lut__1124__input_0_3 lut__1124__input_0_4 lut__1124__output_0_0 
10100 1
00001 1
10001 1
00101 1
10101 1

.subckt dffre \
    C=dffre_design3_5_5_inst.encoder_instance01.data_out[11]_clock_0_0 \
    D=dffre_design3_5_5_inst.encoder_instance01.data_out[11]_input_0_0 \
    E=dffre_design3_5_5_inst.encoder_instance01.data_out[11]_input_2_0 \
    R=dffre_design3_5_5_inst.encoder_instance01.data_out[11]_input_1_0 \
    Q=dffre_design3_5_5_inst.encoder_instance01.data_out[11]_output_0_0

.subckt dffre \
    C=dffre_d_in0[24]_clock_0_0 \
    D=dffre_d_in0[24]_input_0_0 \
    E=dffre_d_in0[24]_input_2_0 \
    R=dffre_d_in0[24]_input_1_0 \
    Q=dffre_d_in0[24]_output_0_0

.names lut__1143__input_0_0 lut__1143__input_0_1 __vpr__unconn125 lut__1143__input_0_3 __vpr__unconn126 lut__1143__output_0_0 
10000 1
01000 1

.names __vpr__unconn127 __vpr__unconn128 __vpr__unconn129 lut__1173__input_0_3 __vpr__unconn130 lut__1173__output_0_0 
00000 1

.names __vpr__unconn131 lut__1207__input_0_1 lut__1207__input_0_2 lut__1207__input_0_3 lut__1207__input_0_4 lut__1207__output_0_0 
01111 1

.subckt dffre \
    C=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[0]_clock_0_0 \
    D=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[0]_input_0_0 \
    E=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[0]_input_2_0 \
    R=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[0]_input_1_0 \
    Q=dffre_design3_5_5_inst.invertion_instance00.data_out_reg[0]_output_0_0

.subckt dffre \
    C=dffre_tmp[105]_clock_0_0 \
    D=dffre_tmp[105]_input_0_0 \
    E=dffre_tmp[105]_input_2_0 \
    R=dffre_tmp[105]_input_1_0 \
    Q=dffre_tmp[105]_output_0_0

.names __vpr__unconn132 __vpr__unconn133 lut_out[31]_input_0_2 __vpr__unconn134 __vpr__unconn135 lut_out[31]_output_0_0 
00100 1

.subckt dffre \
    C=dffre_tmp[41]_clock_0_0 \
    D=dffre_tmp[41]_input_0_0 \
    E=dffre_tmp[41]_input_2_0 \
    R=dffre_tmp[41]_input_1_0 \
    Q=dffre_tmp[41]_output_0_0

.names __vpr__unconn136 __vpr__unconn137 __vpr__unconn138 __vpr__unconn139 lut_out[27]_input_0_4 lut_out[27]_output_0_0 
00001 1

.subckt dffre \
    C=dffre_tmp[9]_clock_0_0 \
    D=dffre_tmp[9]_input_0_0 \
    E=dffre_tmp[9]_input_2_0 \
    R=dffre_tmp[9]_input_1_0 \
    Q=dffre_tmp[9]_output_0_0

.names __vpr__unconn140 __vpr__unconn141 __vpr__unconn142 __vpr__unconn143 lut_out[28]_input_0_4 lut_out[28]_output_0_0 
00001 1

.subckt dffre \
    C=dffre_tmp[130]_clock_0_0 \
    D=dffre_tmp[130]_input_0_0 \
    E=dffre_tmp[130]_input_2_0 \
    R=dffre_tmp[130]_input_1_0 \
    Q=dffre_tmp[130]_output_0_0

.names __vpr__unconn144 __vpr__unconn145 lut_out[26]_input_0_2 __vpr__unconn146 __vpr__unconn147 lut_out[26]_output_0_0 
00100 1

.subckt dffre \
    C=dffre_tmp[73]_clock_0_0 \
    D=dffre_tmp[73]_input_0_0 \
    E=dffre_tmp[73]_input_2_0 \
    R=dffre_tmp[73]_input_1_0 \
    Q=dffre_tmp[73]_output_0_0

.names __vpr__unconn148 __vpr__unconn149 __vpr__unconn150 __vpr__unconn151 lut_out[30]_input_0_4 lut_out[30]_output_0_0 
00001 1

.subckt dffre \
    C=dffre_tmp[137]_clock_0_0 \
    D=dffre_tmp[137]_input_0_0 \
    E=dffre_tmp[137]_input_2_0 \
    R=dffre_tmp[137]_input_1_0 \
    Q=dffre_tmp[137]_output_0_0

.subckt dffre \
    C=dffre_design3_5_5_inst.encoder_instance40.data_out[31]_clock_0_0 \
    D=dffre_design3_5_5_inst.encoder_instance40.data_out[31]_input_0_0 \
    E=dffre_design3_5_5_inst.encoder_instance40.data_out[31]_input_2_0 \
    R=dffre_design3_5_5_inst.encoder_instance40.data_out[31]_input_1_0 \
    Q=dffre_design3_5_5_inst.encoder_instance40.data_out[31]_output_0_0

.subckt dffre \
    C=dffre_tmp[98]_clock_0_0 \
    D=dffre_tmp[98]_input_0_0 \
    E=dffre_tmp[98]_input_2_0 \
    R=dffre_tmp[98]_input_1_0 \
    Q=dffre_tmp[98]_output_0_0

.names __vpr__unconn152 __vpr__unconn153 lut_out[25]_input_0_2 __vpr__unconn154 __vpr__unconn155 lut_out[25]_output_0_0 
00100 1

.subckt dffre \
    C=dffre_tmp[66]_clock_0_0 \
    D=dffre_tmp[66]_input_0_0 \
    E=dffre_tmp[66]_input_2_0 \
    R=dffre_tmp[66]_input_1_0 \
    Q=dffre_tmp[66]_output_0_0

.names lut_out[29]_input_0_0 __vpr__unconn156 __vpr__unconn157 __vpr__unconn158 __vpr__unconn159 lut_out[29]_output_0_0 
10000 1

.subckt dffre \
    C=dffre_tmp[125]_clock_0_0 \
    D=dffre_tmp[125]_input_0_0 \
    E=dffre_tmp[125]_input_2_0 \
    R=dffre_tmp[125]_input_1_0 \
    Q=dffre_tmp[125]_output_0_0

.subckt dffre \
    C=dffre_tmp[157]_clock_0_0 \
    D=dffre_tmp[157]_input_0_0 \
    E=dffre_tmp[157]_input_2_0 \
    R=dffre_tmp[157]_input_1_0 \
    Q=dffre_tmp[157]_output_0_0

.subckt dffre \
    C=dffre_tmp[97]_clock_0_0 \
    D=dffre_tmp[97]_input_0_0 \
    E=dffre_tmp[97]_input_2_0 \
    R=dffre_tmp[97]_input_1_0 \
    Q=dffre_tmp[97]_output_0_0

.subckt dffre \
    C=dffre_tmp[129]_clock_0_0 \
    D=dffre_tmp[129]_input_0_0 \
    E=dffre_tmp[129]_input_2_0 \
    R=dffre_tmp[129]_input_1_0 \
    Q=dffre_tmp[129]_output_0_0

.subckt dffre \
    C=dffre_tmp[61]_clock_0_0 \
    D=dffre_tmp[61]_input_0_0 \
    E=dffre_tmp[61]_input_2_0 \
    R=dffre_tmp[61]_input_1_0 \
    Q=dffre_tmp[61]_output_0_0

.names __vpr__unconn160 lut_out[24]_input_0_1 __vpr__unconn161 __vpr__unconn162 __vpr__unconn163 lut_out[24]_output_0_0 
01000 1

.subckt dffre \
    C=dffre_tmp[132]_clock_0_0 \
    D=dffre_tmp[132]_input_0_0 \
    E=dffre_tmp[132]_input_2_0 \
    R=dffre_tmp[132]_input_1_0 \
    Q=dffre_tmp[132]_output_0_0

.subckt dffre \
    C=dffre_tmp[36]_clock_0_0 \
    D=dffre_tmp[36]_input_0_0 \
    E=dffre_tmp[36]_input_2_0 \
    R=dffre_tmp[36]_input_1_0 \
    Q=dffre_tmp[36]_output_0_0

.subckt dffre \
    C=dffre_tmp[68]_clock_0_0 \
    D=dffre_tmp[68]_input_0_0 \
    E=dffre_tmp[68]_input_2_0 \
    R=dffre_tmp[68]_input_1_0 \
    Q=dffre_tmp[68]_output_0_0

.subckt dffre \
    C=dffre_tmp[100]_clock_0_0 \
    D=dffre_tmp[100]_input_0_0 \
    E=dffre_tmp[100]_input_2_0 \
    R=dffre_tmp[100]_input_1_0 \
    Q=dffre_tmp[100]_output_0_0

.subckt dffre \
    C=dffre_tmp[93]_clock_0_0 \
    D=dffre_tmp[93]_input_0_0 \
    E=dffre_tmp[93]_input_2_0 \
    R=dffre_tmp[93]_input_1_0 \
    Q=dffre_tmp[93]_output_0_0

.subckt dffre \
    C=dffre_tmp[29]_clock_0_0 \
    D=dffre_tmp[29]_input_0_0 \
    E=dffre_tmp[29]_input_2_0 \
    R=dffre_tmp[29]_input_1_0 \
    Q=dffre_tmp[29]_output_0_0

.subckt dffre \
    C=dffre_tmp[4]_clock_0_0 \
    D=dffre_tmp[4]_input_0_0 \
    E=dffre_tmp[4]_input_2_0 \
    R=dffre_tmp[4]_input_1_0 \
    Q=dffre_tmp[4]_output_0_0

.subckt dffre \
    C=dffre_tmp[1]_clock_0_0 \
    D=dffre_tmp[1]_input_0_0 \
    E=dffre_tmp[1]_input_2_0 \
    R=dffre_tmp[1]_input_1_0 \
    Q=dffre_tmp[1]_output_0_0

.subckt dffre \
    C=dffre_tmp[33]_clock_0_0 \
    D=dffre_tmp[33]_input_0_0 \
    E=dffre_tmp[33]_input_2_0 \
    R=dffre_tmp[33]_input_1_0 \
    Q=dffre_tmp[33]_output_0_0

.subckt dffre \
    C=dffre_tmp[65]_clock_0_0 \
    D=dffre_tmp[65]_input_0_0 \
    E=dffre_tmp[65]_input_2_0 \
    R=dffre_tmp[65]_input_1_0 \
    Q=dffre_tmp[65]_output_0_0

.names __vpr__unconn164 lut_out[9]_input_0_1 __vpr__unconn165 __vpr__unconn166 __vpr__unconn167 lut_out[9]_output_0_0 
01000 1

.names __vpr__unconn168 lut_out[8]_input_0_1 __vpr__unconn169 __vpr__unconn170 __vpr__unconn171 lut_out[8]_output_0_0 
01000 1

.names __vpr__unconn172 lut_out[11]_input_0_1 __vpr__unconn173 __vpr__unconn174 __vpr__unconn175 lut_out[11]_output_0_0 
01000 1

.names __vpr__unconn176 lut_out[10]_input_0_1 __vpr__unconn177 __vpr__unconn178 __vpr__unconn179 lut_out[10]_output_0_0 
01000 1

.names __vpr__unconn180 __vpr__unconn181 __vpr__unconn182 __vpr__unconn183 __vpr__unconn184 lut_$false_output_0_0 
----- 0

.names __vpr__unconn185 lut_out[15]_input_0_1 __vpr__unconn186 __vpr__unconn187 __vpr__unconn188 lut_out[15]_output_0_0 
01000 1

.names __vpr__unconn189 lut_out[13]_input_0_1 __vpr__unconn190 __vpr__unconn191 __vpr__unconn192 lut_out[13]_output_0_0 
01000 1

.names __vpr__unconn193 lut_out[12]_input_0_1 __vpr__unconn194 __vpr__unconn195 __vpr__unconn196 lut_out[12]_output_0_0 
01000 1

.names __vpr__unconn197 __vpr__unconn198 lut_out[7]_input_0_2 __vpr__unconn199 __vpr__unconn200 lut_out[7]_output_0_0 
00100 1

.names __vpr__unconn201 lut_out[14]_input_0_1 __vpr__unconn202 __vpr__unconn203 __vpr__unconn204 lut_out[14]_output_0_0 
01000 1

.subckt dffre \
    C=dffre_tmp[10]_clock_0_0 \
    D=dffre_tmp[10]_input_0_0 \
    E=dffre_tmp[10]_input_2_0 \
    R=dffre_tmp[10]_input_1_0 \
    Q=dffre_tmp[10]_output_0_0

.subckt dffre \
    C=dffre_tmp[42]_clock_0_0 \
    D=dffre_tmp[42]_input_0_0 \
    E=dffre_tmp[42]_input_2_0 \
    R=dffre_tmp[42]_input_1_0 \
    Q=dffre_tmp[42]_output_0_0

.subckt dffre \
    C=dffre_tmp[74]_clock_0_0 \
    D=dffre_tmp[74]_input_0_0 \
    E=dffre_tmp[74]_input_2_0 \
    R=dffre_tmp[74]_input_1_0 \
    Q=dffre_tmp[74]_output_0_0

.subckt dffre \
    C=dffre_tmp[106]_clock_0_0 \
    D=dffre_tmp[106]_input_0_0 \
    E=dffre_tmp[106]_input_2_0 \
    R=dffre_tmp[106]_input_1_0 \
    Q=dffre_tmp[106]_output_0_0

.subckt dffre \
    C=dffre_tmp[138]_clock_0_0 \
    D=dffre_tmp[138]_input_0_0 \
    E=dffre_tmp[138]_input_2_0 \
    R=dffre_tmp[138]_input_1_0 \
    Q=dffre_tmp[138]_output_0_0

.subckt dffre \
    C=dffre_tmp[39]_clock_0_0 \
    D=dffre_tmp[39]_input_0_0 \
    E=dffre_tmp[39]_input_2_0 \
    R=dffre_tmp[39]_input_1_0 \
    Q=dffre_tmp[39]_output_0_0

.names __vpr__unconn205 __vpr__unconn206 __vpr__unconn207 __vpr__unconn208 lut_out[4]_input_0_4 lut_out[4]_output_0_0 
00001 1

.subckt dffre \
    C=dffre_tmp[86]_clock_0_0 \
    D=dffre_tmp[86]_input_0_0 \
    E=dffre_tmp[86]_input_2_0 \
    R=dffre_tmp[86]_input_1_0 \
    Q=dffre_tmp[86]_output_0_0

.names lut_out[6]_input_0_0 __vpr__unconn209 __vpr__unconn210 __vpr__unconn211 __vpr__unconn212 lut_out[6]_output_0_0 
10000 1

.subckt dffre \
    C=dffre_tmp[2]_clock_0_0 \
    D=dffre_tmp[2]_input_0_0 \
    E=dffre_tmp[2]_input_2_0 \
    R=dffre_tmp[2]_input_1_0 \
    Q=dffre_tmp[2]_output_0_0

.names __vpr__unconn213 __vpr__unconn214 lut_out[5]_input_0_2 __vpr__unconn215 __vpr__unconn216 lut_out[5]_output_0_0 
00100 1

.subckt dffre \
    C=dffre_tmp[47]_clock_0_0 \
    D=dffre_tmp[47]_input_0_0 \
    E=dffre_tmp[47]_input_2_0 \
    R=dffre_tmp[47]_input_1_0 \
    Q=dffre_tmp[47]_output_0_0

.names __vpr__unconn217 __vpr__unconn218 lut_out[3]_input_0_2 __vpr__unconn219 __vpr__unconn220 lut_out[3]_output_0_0 
00100 1

.subckt dffre \
    C=dffre_tmp[150]_clock_0_0 \
    D=dffre_tmp[150]_input_0_0 \
    E=dffre_tmp[150]_input_2_0 \
    R=dffre_tmp[150]_input_1_0 \
    Q=dffre_tmp[150]_output_0_0

.names __vpr__unconn221 __vpr__unconn222 __vpr__unconn223 __vpr__unconn224 lut_out[2]_input_0_4 lut_out[2]_output_0_0 
00001 1

.subckt dffre \
    C=dffre_tmp[118]_clock_0_0 \
    D=dffre_tmp[118]_input_0_0 \
    E=dffre_tmp[118]_input_2_0 \
    R=dffre_tmp[118]_input_1_0 \
    Q=dffre_tmp[118]_output_0_0

.subckt dffre \
    C=dffre_d_in0[22]_clock_0_0 \
    D=dffre_d_in0[22]_input_0_0 \
    E=dffre_d_in0[22]_input_2_0 \
    R=dffre_d_in0[22]_input_1_0 \
    Q=dffre_d_in0[22]_output_0_0

.subckt dffre \
    C=dffre_tmp[34]_clock_0_0 \
    D=dffre_tmp[34]_input_0_0 \
    E=dffre_tmp[34]_input_2_0 \
    R=dffre_tmp[34]_input_1_0 \
    Q=dffre_tmp[34]_output_0_0

.names lut_out[0]_input_0_0 __vpr__unconn225 __vpr__unconn226 __vpr__unconn227 __vpr__unconn228 lut_out[0]_output_0_0 
10000 1

.subckt dffre \
    C=dffre_tmp[22]_clock_0_0 \
    D=dffre_tmp[22]_input_0_0 \
    E=dffre_tmp[22]_input_2_0 \
    R=dffre_tmp[22]_input_1_0 \
    Q=dffre_tmp[22]_output_0_0

.names lut_out[1]_input_0_0 __vpr__unconn229 __vpr__unconn230 __vpr__unconn231 __vpr__unconn232 lut_out[1]_output_0_0 
10000 1

.subckt dffre \
    C=dffre_tmp[54]_clock_0_0 \
    D=dffre_tmp[54]_input_0_0 \
    E=dffre_tmp[54]_input_2_0 \
    R=dffre_tmp[54]_input_1_0 \
    Q=dffre_tmp[54]_output_0_0

.subckt dffre \
    C=dffre_tmp[58]_clock_0_0 \
    D=dffre_tmp[58]_input_0_0 \
    E=dffre_tmp[58]_input_2_0 \
    R=dffre_tmp[58]_input_1_0 \
    Q=dffre_tmp[58]_output_0_0

.subckt dffre \
    C=dffre_tmp[26]_clock_0_0 \
    D=dffre_tmp[26]_input_0_0 \
    E=dffre_tmp[26]_input_2_0 \
    R=dffre_tmp[26]_input_1_0 \
    Q=dffre_tmp[26]_output_0_0

.subckt dffre \
    C=dffre_tmp[122]_clock_0_0 \
    D=dffre_tmp[122]_input_0_0 \
    E=dffre_tmp[122]_input_2_0 \
    R=dffre_tmp[122]_input_1_0 \
    Q=dffre_tmp[122]_output_0_0

.subckt dffre \
    C=dffre_tmp[90]_clock_0_0 \
    D=dffre_tmp[90]_input_0_0 \
    E=dffre_tmp[90]_input_2_0 \
    R=dffre_tmp[90]_input_1_0 \
    Q=dffre_tmp[90]_output_0_0

.subckt dffre \
    C=dffre_tmp[50]_clock_0_0 \
    D=dffre_tmp[50]_input_0_0 \
    E=dffre_tmp[50]_input_2_0 \
    R=dffre_tmp[50]_input_1_0 \
    Q=dffre_tmp[50]_output_0_0

.subckt dffre \
    C=dffre_tmp[154]_clock_0_0 \
    D=dffre_tmp[154]_input_0_0 \
    E=dffre_tmp[154]_input_2_0 \
    R=dffre_tmp[154]_input_1_0 \
    Q=dffre_tmp[154]_output_0_0

.subckt dffre \
    C=dffre_tmp[19]_clock_0_0 \
    D=dffre_tmp[19]_input_0_0 \
    E=dffre_tmp[19]_input_2_0 \
    R=dffre_tmp[19]_input_1_0 \
    Q=dffre_tmp[19]_output_0_0

.subckt dffre \
    C=dffre_tmp[51]_clock_0_0 \
    D=dffre_tmp[51]_input_0_0 \
    E=dffre_tmp[51]_input_2_0 \
    R=dffre_tmp[51]_input_1_0 \
    Q=dffre_tmp[51]_output_0_0

.subckt dffre \
    C=dffre_tmp[62]_clock_0_0 \
    D=dffre_tmp[62]_input_0_0 \
    E=dffre_tmp[62]_input_2_0 \
    R=dffre_tmp[62]_input_1_0 \
    Q=dffre_tmp[62]_output_0_0

.subckt dffre \
    C=dffre_tmp[147]_clock_0_0 \
    D=dffre_tmp[147]_input_0_0 \
    E=dffre_tmp[147]_input_2_0 \
    R=dffre_tmp[147]_input_1_0 \
    Q=dffre_tmp[147]_output_0_0

.subckt dffre \
    C=dffre_tmp[82]_clock_0_0 \
    D=dffre_tmp[82]_input_0_0 \
    E=dffre_tmp[82]_input_2_0 \
    R=dffre_tmp[82]_input_1_0 \
    Q=dffre_tmp[82]_output_0_0

.subckt dffre \
    C=dffre_tmp[18]_clock_0_0 \
    D=dffre_tmp[18]_input_0_0 \
    E=dffre_tmp[18]_input_2_0 \
    R=dffre_tmp[18]_input_1_0 \
    Q=dffre_tmp[18]_output_0_0

.subckt dffre \
    C=dffre_tmp[146]_clock_0_0 \
    D=dffre_tmp[146]_input_0_0 \
    E=dffre_tmp[146]_input_2_0 \
    R=dffre_tmp[146]_input_1_0 \
    Q=dffre_tmp[146]_output_0_0

.subckt dffre \
    C=dffre_tmp[114]_clock_0_0 \
    D=dffre_tmp[114]_input_0_0 \
    E=dffre_tmp[114]_input_2_0 \
    R=dffre_tmp[114]_input_1_0 \
    Q=dffre_tmp[114]_output_0_0

.subckt dffre \
    C=dffre_tmp[115]_clock_0_0 \
    D=dffre_tmp[115]_input_0_0 \
    E=dffre_tmp[115]_input_2_0 \
    R=dffre_tmp[115]_input_1_0 \
    Q=dffre_tmp[115]_output_0_0

.subckt dffre \
    C=dffre_tmp[83]_clock_0_0 \
    D=dffre_tmp[83]_input_0_0 \
    E=dffre_tmp[83]_input_2_0 \
    R=dffre_tmp[83]_input_1_0 \
    Q=dffre_tmp[83]_output_0_0

.subckt dffre \
    C=dffre_tmp[30]_clock_0_0 \
    D=dffre_tmp[30]_input_0_0 \
    E=dffre_tmp[30]_input_2_0 \
    R=dffre_tmp[30]_input_1_0 \
    Q=dffre_tmp[30]_output_0_0

.subckt dffre \
    C=dffre_tmp[52]_clock_0_0 \
    D=dffre_tmp[52]_input_0_0 \
    E=dffre_tmp[52]_input_2_0 \
    R=dffre_tmp[52]_input_1_0 \
    Q=dffre_tmp[52]_output_0_0

.subckt dffre \
    C=dffre_tmp[84]_clock_0_0 \
    D=dffre_tmp[84]_input_0_0 \
    E=dffre_tmp[84]_input_2_0 \
    R=dffre_tmp[84]_input_1_0 \
    Q=dffre_tmp[84]_output_0_0

.subckt dffre \
    C=dffre_tmp[20]_clock_0_0 \
    D=dffre_tmp[20]_input_0_0 \
    E=dffre_tmp[20]_input_2_0 \
    R=dffre_tmp[20]_input_1_0 \
    Q=dffre_tmp[20]_output_0_0

.subckt dffre \
    C=dffre_tmp[148]_clock_0_0 \
    D=dffre_tmp[148]_input_0_0 \
    E=dffre_tmp[148]_input_2_0 \
    R=dffre_tmp[148]_input_1_0 \
    Q=dffre_tmp[148]_output_0_0

.subckt dffre \
    C=dffre_tmp[116]_clock_0_0 \
    D=dffre_tmp[116]_input_0_0 \
    E=dffre_tmp[116]_input_2_0 \
    R=dffre_tmp[116]_input_1_0 \
    Q=dffre_tmp[116]_output_0_0

.subckt dffre \
    C=dffre_tmp[126]_clock_0_0 \
    D=dffre_tmp[126]_input_0_0 \
    E=dffre_tmp[126]_input_2_0 \
    R=dffre_tmp[126]_input_1_0 \
    Q=dffre_tmp[126]_output_0_0

.subckt dffre \
    C=dffre_tmp[158]_clock_0_0 \
    D=dffre_tmp[158]_input_0_0 \
    E=dffre_tmp[158]_input_2_0 \
    R=dffre_tmp[158]_input_1_0 \
    Q=dffre_tmp[158]_output_0_0

.subckt dffre \
    C=dffre_tmp[6]_clock_0_0 \
    D=dffre_tmp[6]_input_0_0 \
    E=dffre_tmp[6]_input_2_0 \
    R=dffre_tmp[6]_input_1_0 \
    Q=dffre_tmp[6]_output_0_0

.subckt dffre \
    C=dffre_tmp[31]_clock_0_0 \
    D=dffre_tmp[31]_input_0_0 \
    E=dffre_tmp[31]_input_2_0 \
    R=dffre_tmp[31]_input_1_0 \
    Q=dffre_tmp[31]_output_0_0

.subckt dffre \
    C=dffre_tmp[94]_clock_0_0 \
    D=dffre_tmp[94]_input_0_0 \
    E=dffre_tmp[94]_input_2_0 \
    R=dffre_tmp[94]_input_1_0 \
    Q=dffre_tmp[94]_output_0_0

.subckt dffre \
    C=dffre_tmp[27]_clock_0_0 \
    D=dffre_tmp[27]_input_0_0 \
    E=dffre_tmp[27]_input_2_0 \
    R=dffre_tmp[27]_input_1_0 \
    Q=dffre_tmp[27]_output_0_0

.subckt dffre \
    C=dffre_tmp[127]_clock_0_0 \
    D=dffre_tmp[127]_input_0_0 \
    E=dffre_tmp[127]_input_2_0 \
    R=dffre_tmp[127]_input_1_0 \
    Q=dffre_tmp[127]_output_0_0

.subckt dffre \
    C=dffre_tmp[95]_clock_0_0 \
    D=dffre_tmp[95]_input_0_0 \
    E=dffre_tmp[95]_input_2_0 \
    R=dffre_tmp[95]_input_1_0 \
    Q=dffre_tmp[95]_output_0_0

.subckt dffre \
    C=dffre_tmp[63]_clock_0_0 \
    D=dffre_tmp[63]_input_0_0 \
    E=dffre_tmp[63]_input_2_0 \
    R=dffre_tmp[63]_input_1_0 \
    Q=dffre_tmp[63]_output_0_0

.subckt dffre \
    C=dffre_tmp[159]_clock_0_0 \
    D=dffre_tmp[159]_input_0_0 \
    E=dffre_tmp[159]_input_2_0 \
    R=dffre_tmp[159]_input_1_0 \
    Q=dffre_tmp[159]_output_0_0

.subckt dffre \
    C=dffre_tmp[25]_clock_0_0 \
    D=dffre_tmp[25]_input_0_0 \
    E=dffre_tmp[25]_input_2_0 \
    R=dffre_tmp[25]_input_1_0 \
    Q=dffre_tmp[25]_output_0_0

.subckt dffre \
    C=dffre_tmp[57]_clock_0_0 \
    D=dffre_tmp[57]_input_0_0 \
    E=dffre_tmp[57]_input_2_0 \
    R=dffre_tmp[57]_input_1_0 \
    Q=dffre_tmp[57]_output_0_0

.subckt dffre \
    C=dffre_tmp[121]_clock_0_0 \
    D=dffre_tmp[121]_input_0_0 \
    E=dffre_tmp[121]_input_2_0 \
    R=dffre_tmp[121]_input_1_0 \
    Q=dffre_tmp[121]_output_0_0

.subckt dffre \
    C=dffre_tmp[89]_clock_0_0 \
    D=dffre_tmp[89]_input_0_0 \
    E=dffre_tmp[89]_input_2_0 \
    R=dffre_tmp[89]_input_1_0 \
    Q=dffre_tmp[89]_output_0_0

.subckt dffre \
    C=dffre_tmp[49]_clock_0_0 \
    D=dffre_tmp[49]_input_0_0 \
    E=dffre_tmp[49]_input_2_0 \
    R=dffre_tmp[49]_input_1_0 \
    Q=dffre_tmp[49]_output_0_0

.subckt dffre \
    C=dffre_tmp[153]_clock_0_0 \
    D=dffre_tmp[153]_input_0_0 \
    E=dffre_tmp[153]_input_2_0 \
    R=dffre_tmp[153]_input_1_0 \
    Q=dffre_tmp[153]_output_0_0

.subckt dffre \
    C=dffre_tmp[113]_clock_0_0 \
    D=dffre_tmp[113]_input_0_0 \
    E=dffre_tmp[113]_input_2_0 \
    R=dffre_tmp[113]_input_1_0 \
    Q=dffre_tmp[113]_output_0_0

.subckt dffre \
    C=dffre_tmp[145]_clock_0_0 \
    D=dffre_tmp[145]_input_0_0 \
    E=dffre_tmp[145]_input_2_0 \
    R=dffre_tmp[145]_input_1_0 \
    Q=dffre_tmp[145]_output_0_0

.subckt dffre \
    C=dffre_tmp[44]_clock_0_0 \
    D=dffre_tmp[44]_input_0_0 \
    E=dffre_tmp[44]_input_2_0 \
    R=dffre_tmp[44]_input_1_0 \
    Q=dffre_tmp[44]_output_0_0

.subckt dffre \
    C=dffre_tmp[151]_clock_0_0 \
    D=dffre_tmp[151]_input_0_0 \
    E=dffre_tmp[151]_input_2_0 \
    R=dffre_tmp[151]_input_1_0 \
    Q=dffre_tmp[151]_output_0_0

.subckt dffre \
    C=dffre_tmp[81]_clock_0_0 \
    D=dffre_tmp[81]_input_0_0 \
    E=dffre_tmp[81]_input_2_0 \
    R=dffre_tmp[81]_input_1_0 \
    Q=dffre_tmp[81]_output_0_0

.subckt dffre \
    C=dffre_tmp[17]_clock_0_0 \
    D=dffre_tmp[17]_input_0_0 \
    E=dffre_tmp[17]_input_2_0 \
    R=dffre_tmp[17]_input_1_0 \
    Q=dffre_tmp[17]_output_0_0

.subckt dffre \
    C=dffre_tmp[23]_clock_0_0 \
    D=dffre_tmp[23]_input_0_0 \
    E=dffre_tmp[23]_input_2_0 \
    R=dffre_tmp[23]_input_1_0 \
    Q=dffre_tmp[23]_output_0_0

.subckt dffre \
    C=dffre_tmp[55]_clock_0_0 \
    D=dffre_tmp[55]_input_0_0 \
    E=dffre_tmp[55]_input_2_0 \
    R=dffre_tmp[55]_input_1_0 \
    Q=dffre_tmp[55]_output_0_0

.subckt dffre \
    C=dffre_tmp[119]_clock_0_0 \
    D=dffre_tmp[119]_input_0_0 \
    E=dffre_tmp[119]_input_2_0 \
    R=dffre_tmp[119]_input_1_0 \
    Q=dffre_tmp[119]_output_0_0

.subckt dffre \
    C=dffre_tmp[87]_clock_0_0 \
    D=dffre_tmp[87]_input_0_0 \
    E=dffre_tmp[87]_input_2_0 \
    R=dffre_tmp[87]_input_1_0 \
    Q=dffre_tmp[87]_output_0_0

.subckt dffre \
    C=dffre_tmp[8]_clock_0_0 \
    D=dffre_tmp[8]_input_0_0 \
    E=dffre_tmp[8]_input_2_0 \
    R=dffre_tmp[8]_input_1_0 \
    Q=dffre_tmp[8]_output_0_0

.subckt dffre \
    C=dffre_tmp[40]_clock_0_0 \
    D=dffre_tmp[40]_input_0_0 \
    E=dffre_tmp[40]_input_2_0 \
    R=dffre_tmp[40]_input_1_0 \
    Q=dffre_tmp[40]_output_0_0

.subckt dffre \
    C=dffre_tmp[104]_clock_0_0 \
    D=dffre_tmp[104]_input_0_0 \
    E=dffre_tmp[104]_input_2_0 \
    R=dffre_tmp[104]_input_1_0 \
    Q=dffre_tmp[104]_output_0_0

.subckt dffre \
    C=dffre_tmp[72]_clock_0_0 \
    D=dffre_tmp[72]_input_0_0 \
    E=dffre_tmp[72]_input_2_0 \
    R=dffre_tmp[72]_input_1_0 \
    Q=dffre_tmp[72]_output_0_0

.subckt dffre \
    C=dffre_tmp[37]_clock_0_0 \
    D=dffre_tmp[37]_input_0_0 \
    E=dffre_tmp[37]_input_2_0 \
    R=dffre_tmp[37]_input_1_0 \
    Q=dffre_tmp[37]_output_0_0

.subckt dffre \
    C=dffre_tmp[136]_clock_0_0 \
    D=dffre_tmp[136]_input_0_0 \
    E=dffre_tmp[136]_input_2_0 \
    R=dffre_tmp[136]_input_1_0 \
    Q=dffre_tmp[136]_output_0_0

.subckt dffre \
    C=dffre_tmp[101]_clock_0_0 \
    D=dffre_tmp[101]_input_0_0 \
    E=dffre_tmp[101]_input_2_0 \
    R=dffre_tmp[101]_input_1_0 \
    Q=dffre_tmp[101]_output_0_0

.subckt dffre \
    C=dffre_tmp[133]_clock_0_0 \
    D=dffre_tmp[133]_input_0_0 \
    E=dffre_tmp[133]_input_2_0 \
    R=dffre_tmp[133]_input_1_0 \
    Q=dffre_tmp[133]_output_0_0

.subckt dffre \
    C=dffre_tmp[67]_clock_0_0 \
    D=dffre_tmp[67]_input_0_0 \
    E=dffre_tmp[67]_input_2_0 \
    R=dffre_tmp[67]_input_1_0 \
    Q=dffre_tmp[67]_output_0_0

.subckt dffre \
    C=dffre_tmp[141]_clock_0_0 \
    D=dffre_tmp[141]_input_0_0 \
    E=dffre_tmp[141]_input_2_0 \
    R=dffre_tmp[141]_input_1_0 \
    Q=dffre_tmp[141]_output_0_0

.subckt dffre \
    C=dffre_tmp[69]_clock_0_0 \
    D=dffre_tmp[69]_input_0_0 \
    E=dffre_tmp[69]_input_2_0 \
    R=dffre_tmp[69]_input_1_0 \
    Q=dffre_tmp[69]_output_0_0

.subckt dffre \
    C=dffre_tmp[5]_clock_0_0 \
    D=dffre_tmp[5]_input_0_0 \
    E=dffre_tmp[5]_input_2_0 \
    R=dffre_tmp[5]_input_1_0 \
    Q=dffre_tmp[5]_output_0_0

.subckt dffre \
    C=dffre_tmp[13]_clock_0_0 \
    D=dffre_tmp[13]_input_0_0 \
    E=dffre_tmp[13]_input_2_0 \
    R=dffre_tmp[13]_input_1_0 \
    Q=dffre_tmp[13]_output_0_0

.subckt dffre \
    C=dffre_tmp[45]_clock_0_0 \
    D=dffre_tmp[45]_input_0_0 \
    E=dffre_tmp[45]_input_2_0 \
    R=dffre_tmp[45]_input_1_0 \
    Q=dffre_tmp[45]_output_0_0

.subckt dffre \
    C=dffre_tmp[109]_clock_0_0 \
    D=dffre_tmp[109]_input_0_0 \
    E=dffre_tmp[109]_input_2_0 \
    R=dffre_tmp[109]_input_1_0 \
    Q=dffre_tmp[109]_output_0_0

.subckt dffre \
    C=dffre_tmp[77]_clock_0_0 \
    D=dffre_tmp[77]_input_0_0 \
    E=dffre_tmp[77]_input_2_0 \
    R=dffre_tmp[77]_input_1_0 \
    Q=dffre_tmp[77]_output_0_0

.subckt dffre \
    C=dffre_tmp[11]_clock_0_0 \
    D=dffre_tmp[11]_input_0_0 \
    E=dffre_tmp[11]_input_2_0 \
    R=dffre_tmp[11]_input_1_0 \
    Q=dffre_tmp[11]_output_0_0

.subckt dffre \
    C=dffre_tmp[43]_clock_0_0 \
    D=dffre_tmp[43]_input_0_0 \
    E=dffre_tmp[43]_input_2_0 \
    R=dffre_tmp[43]_input_1_0 \
    Q=dffre_tmp[43]_output_0_0

.subckt dffre \
    C=dffre_tmp[107]_clock_0_0 \
    D=dffre_tmp[107]_input_0_0 \
    E=dffre_tmp[107]_input_2_0 \
    R=dffre_tmp[107]_input_1_0 \
    Q=dffre_tmp[107]_output_0_0

.subckt dffre \
    C=dffre_tmp[75]_clock_0_0 \
    D=dffre_tmp[75]_input_0_0 \
    E=dffre_tmp[75]_input_2_0 \
    R=dffre_tmp[75]_input_1_0 \
    Q=dffre_tmp[75]_output_0_0

.subckt dffre \
    C=dffre_tmp[35]_clock_0_0 \
    D=dffre_tmp[35]_input_0_0 \
    E=dffre_tmp[35]_input_2_0 \
    R=dffre_tmp[35]_input_1_0 \
    Q=dffre_tmp[35]_output_0_0

.subckt dffre \
    C=dffre_tmp[139]_clock_0_0 \
    D=dffre_tmp[139]_input_0_0 \
    E=dffre_tmp[139]_input_2_0 \
    R=dffre_tmp[139]_input_1_0 \
    Q=dffre_tmp[139]_output_0_0

.subckt dffre \
    C=dffre_tmp[38]_clock_0_0 \
    D=dffre_tmp[38]_input_0_0 \
    E=dffre_tmp[38]_input_2_0 \
    R=dffre_tmp[38]_input_1_0 \
    Q=dffre_tmp[38]_output_0_0

.subckt dffre \
    C=dffre_tmp[70]_clock_0_0 \
    D=dffre_tmp[70]_input_0_0 \
    E=dffre_tmp[70]_input_2_0 \
    R=dffre_tmp[70]_input_1_0 \
    Q=dffre_tmp[70]_output_0_0

.subckt dffre \
    C=dffre_tmp[124]_clock_0_0 \
    D=dffre_tmp[124]_input_0_0 \
    E=dffre_tmp[124]_input_2_0 \
    R=dffre_tmp[124]_input_1_0 \
    Q=dffre_tmp[124]_output_0_0

.subckt dffre \
    C=dffre_tmp[92]_clock_0_0 \
    D=dffre_tmp[92]_input_0_0 \
    E=dffre_tmp[92]_input_2_0 \
    R=dffre_tmp[92]_input_1_0 \
    Q=dffre_tmp[92]_output_0_0

.subckt dffre \
    C=dffre_tmp[12]_clock_0_0 \
    D=dffre_tmp[12]_input_0_0 \
    E=dffre_tmp[12]_input_2_0 \
    R=dffre_tmp[12]_input_1_0 \
    Q=dffre_tmp[12]_output_0_0

.subckt dffre \
    C=dffre_tmp[3]_clock_0_0 \
    D=dffre_tmp[3]_input_0_0 \
    E=dffre_tmp[3]_input_2_0 \
    R=dffre_tmp[3]_input_1_0 \
    Q=dffre_tmp[3]_output_0_0

.subckt dffre \
    C=dffre_tmp[134]_clock_0_0 \
    D=dffre_tmp[134]_input_0_0 \
    E=dffre_tmp[134]_input_2_0 \
    R=dffre_tmp[134]_input_1_0 \
    Q=dffre_tmp[134]_output_0_0

.subckt dffre \
    C=dffre_tmp[102]_clock_0_0 \
    D=dffre_tmp[102]_input_0_0 \
    E=dffre_tmp[102]_input_2_0 \
    R=dffre_tmp[102]_input_1_0 \
    Q=dffre_tmp[102]_output_0_0

.subckt dffre \
    C=dffre_tmp[28]_clock_0_0 \
    D=dffre_tmp[28]_input_0_0 \
    E=dffre_tmp[28]_input_2_0 \
    R=dffre_tmp[28]_input_1_0 \
    Q=dffre_tmp[28]_output_0_0

.subckt dffre \
    C=dffre_tmp[60]_clock_0_0 \
    D=dffre_tmp[60]_input_0_0 \
    E=dffre_tmp[60]_input_2_0 \
    R=dffre_tmp[60]_input_1_0 \
    Q=dffre_tmp[60]_output_0_0

.subckt dffre \
    C=dffre_tmp[32]_clock_0_0 \
    D=dffre_tmp[32]_input_0_0 \
    E=dffre_tmp[32]_input_2_0 \
    R=dffre_tmp[32]_input_1_0 \
    Q=dffre_tmp[32]_output_0_0

.subckt dffre \
    C=dffre_tmp[0]_clock_0_0 \
    D=dffre_tmp[0]_input_0_0 \
    E=dffre_tmp[0]_input_2_0 \
    R=dffre_tmp[0]_input_1_0 \
    Q=dffre_tmp[0]_output_0_0

.subckt dffre \
    C=dffre_tmp[96]_clock_0_0 \
    D=dffre_tmp[96]_input_0_0 \
    E=dffre_tmp[96]_input_2_0 \
    R=dffre_tmp[96]_input_1_0 \
    Q=dffre_tmp[96]_output_0_0

.subckt dffre \
    C=dffre_tmp[64]_clock_0_0 \
    D=dffre_tmp[64]_input_0_0 \
    E=dffre_tmp[64]_input_2_0 \
    R=dffre_tmp[64]_input_1_0 \
    Q=dffre_tmp[64]_output_0_0

.subckt dffre \
    C=dffre_tmp[48]_clock_0_0 \
    D=dffre_tmp[48]_input_0_0 \
    E=dffre_tmp[48]_input_2_0 \
    R=dffre_tmp[48]_input_1_0 \
    Q=dffre_tmp[48]_output_0_0

.subckt dffre \
    C=dffre_tmp[128]_clock_0_0 \
    D=dffre_tmp[128]_input_0_0 \
    E=dffre_tmp[128]_input_2_0 \
    R=dffre_tmp[128]_input_1_0 \
    Q=dffre_tmp[128]_output_0_0

.subckt dffre \
    C=dffre_tmp[112]_clock_0_0 \
    D=dffre_tmp[112]_input_0_0 \
    E=dffre_tmp[112]_input_2_0 \
    R=dffre_tmp[112]_input_1_0 \
    Q=dffre_tmp[112]_output_0_0

.subckt dffre \
    C=dffre_tmp[144]_clock_0_0 \
    D=dffre_tmp[144]_input_0_0 \
    E=dffre_tmp[144]_input_2_0 \
    R=dffre_tmp[144]_input_1_0 \
    Q=dffre_tmp[144]_output_0_0

.subckt dffre \
    C=dffre_tmp[140]_clock_0_0 \
    D=dffre_tmp[140]_input_0_0 \
    E=dffre_tmp[140]_input_2_0 \
    R=dffre_tmp[140]_input_1_0 \
    Q=dffre_tmp[140]_output_0_0

.subckt dffre \
    C=dffre_tmp[149]_clock_0_0 \
    D=dffre_tmp[149]_input_0_0 \
    E=dffre_tmp[149]_input_2_0 \
    R=dffre_tmp[149]_input_1_0 \
    Q=dffre_tmp[149]_output_0_0

.subckt dffre \
    C=dffre_tmp[80]_clock_0_0 \
    D=dffre_tmp[80]_input_0_0 \
    E=dffre_tmp[80]_input_2_0 \
    R=dffre_tmp[80]_input_1_0 \
    Q=dffre_tmp[80]_output_0_0

.subckt dffre \
    C=dffre_tmp[16]_clock_0_0 \
    D=dffre_tmp[16]_input_0_0 \
    E=dffre_tmp[16]_input_2_0 \
    R=dffre_tmp[16]_input_1_0 \
    Q=dffre_tmp[16]_output_0_0

.subckt dffre \
    C=dffre_tmp[21]_clock_0_0 \
    D=dffre_tmp[21]_input_0_0 \
    E=dffre_tmp[21]_input_2_0 \
    R=dffre_tmp[21]_input_1_0 \
    Q=dffre_tmp[21]_output_0_0

.subckt dffre \
    C=dffre_tmp[53]_clock_0_0 \
    D=dffre_tmp[53]_input_0_0 \
    E=dffre_tmp[53]_input_2_0 \
    R=dffre_tmp[53]_input_1_0 \
    Q=dffre_tmp[53]_output_0_0

.subckt dffre \
    C=dffre_tmp[117]_clock_0_0 \
    D=dffre_tmp[117]_input_0_0 \
    E=dffre_tmp[117]_input_2_0 \
    R=dffre_tmp[117]_input_1_0 \
    Q=dffre_tmp[117]_output_0_0

.subckt dffre \
    C=dffre_tmp[85]_clock_0_0 \
    D=dffre_tmp[85]_input_0_0 \
    E=dffre_tmp[85]_input_2_0 \
    R=dffre_tmp[85]_input_1_0 \
    Q=dffre_tmp[85]_output_0_0

.subckt dffre \
    C=dffre_tmp[71]_clock_0_0 \
    D=dffre_tmp[71]_input_0_0 \
    E=dffre_tmp[71]_input_2_0 \
    R=dffre_tmp[71]_input_1_0 \
    Q=dffre_tmp[71]_output_0_0

.subckt dffre \
    C=dffre_tmp[103]_clock_0_0 \
    D=dffre_tmp[103]_input_0_0 \
    E=dffre_tmp[103]_input_2_0 \
    R=dffre_tmp[103]_input_1_0 \
    Q=dffre_tmp[103]_output_0_0

.subckt dffre \
    C=dffre_tmp[152]_clock_0_0 \
    D=dffre_tmp[152]_input_0_0 \
    E=dffre_tmp[152]_input_2_0 \
    R=dffre_tmp[152]_input_1_0 \
    Q=dffre_tmp[152]_output_0_0

.subckt dffre \
    C=dffre_tmp[135]_clock_0_0 \
    D=dffre_tmp[135]_input_0_0 \
    E=dffre_tmp[135]_input_2_0 \
    R=dffre_tmp[135]_input_1_0 \
    Q=dffre_tmp[135]_output_0_0

.subckt dffre \
    C=dffre_tmp[88]_clock_0_0 \
    D=dffre_tmp[88]_input_0_0 \
    E=dffre_tmp[88]_input_2_0 \
    R=dffre_tmp[88]_input_1_0 \
    Q=dffre_tmp[88]_output_0_0

.subckt dffre \
    C=dffre_tmp[120]_clock_0_0 \
    D=dffre_tmp[120]_input_0_0 \
    E=dffre_tmp[120]_input_2_0 \
    R=dffre_tmp[120]_input_1_0 \
    Q=dffre_tmp[120]_output_0_0

.subckt dffre \
    C=dffre_tmp[131]_clock_0_0 \
    D=dffre_tmp[131]_input_0_0 \
    E=dffre_tmp[131]_input_2_0 \
    R=dffre_tmp[131]_input_1_0 \
    Q=dffre_tmp[131]_output_0_0

.subckt dffre \
    C=dffre_tmp[99]_clock_0_0 \
    D=dffre_tmp[99]_input_0_0 \
    E=dffre_tmp[99]_input_2_0 \
    R=dffre_tmp[99]_input_1_0 \
    Q=dffre_tmp[99]_output_0_0

.subckt dffre \
    C=dffre_tmp[156]_clock_0_0 \
    D=dffre_tmp[156]_input_0_0 \
    E=dffre_tmp[156]_input_2_0 \
    R=dffre_tmp[156]_input_1_0 \
    Q=dffre_tmp[156]_output_0_0

.subckt dffre \
    C=dffre_tmp[143]_clock_0_0 \
    D=dffre_tmp[143]_input_0_0 \
    E=dffre_tmp[143]_input_2_0 \
    R=dffre_tmp[143]_input_1_0 \
    Q=dffre_tmp[143]_output_0_0

.subckt dffre \
    C=dffre_tmp[24]_clock_0_0 \
    D=dffre_tmp[24]_input_0_0 \
    E=dffre_tmp[24]_input_2_0 \
    R=dffre_tmp[24]_input_1_0 \
    Q=dffre_tmp[24]_output_0_0

.subckt dffre \
    C=dffre_tmp[56]_clock_0_0 \
    D=dffre_tmp[56]_input_0_0 \
    E=dffre_tmp[56]_input_2_0 \
    R=dffre_tmp[56]_input_1_0 \
    Q=dffre_tmp[56]_output_0_0

.subckt dffre \
    C=dffre_tmp[15]_clock_0_0 \
    D=dffre_tmp[15]_input_0_0 \
    E=dffre_tmp[15]_input_2_0 \
    R=dffre_tmp[15]_input_1_0 \
    Q=dffre_tmp[15]_output_0_0

.subckt dffre \
    C=dffre_tmp[7]_clock_0_0 \
    D=dffre_tmp[7]_input_0_0 \
    E=dffre_tmp[7]_input_2_0 \
    R=dffre_tmp[7]_input_1_0 \
    Q=dffre_tmp[7]_output_0_0

.subckt dffre \
    C=dffre_tmp[111]_clock_0_0 \
    D=dffre_tmp[111]_input_0_0 \
    E=dffre_tmp[111]_input_2_0 \
    R=dffre_tmp[111]_input_1_0 \
    Q=dffre_tmp[111]_output_0_0

.subckt dffre \
    C=dffre_tmp[79]_clock_0_0 \
    D=dffre_tmp[79]_input_0_0 \
    E=dffre_tmp[79]_input_2_0 \
    R=dffre_tmp[79]_input_1_0 \
    Q=dffre_tmp[79]_output_0_0

.subckt dffre \
    C=dffre_tmp[76]_clock_0_0 \
    D=dffre_tmp[76]_input_0_0 \
    E=dffre_tmp[76]_input_2_0 \
    R=dffre_tmp[76]_input_1_0 \
    Q=dffre_tmp[76]_output_0_0

.subckt dffre \
    C=dffre_tmp[108]_clock_0_0 \
    D=dffre_tmp[108]_input_0_0 \
    E=dffre_tmp[108]_input_2_0 \
    R=dffre_tmp[108]_input_1_0 \
    Q=dffre_tmp[108]_output_0_0

.subckt dffre \
    C=dffre_d_in4[28]_clock_0_0 \
    D=dffre_d_in4[28]_input_0_0 \
    E=dffre_d_in4[28]_input_2_0 \
    R=dffre_d_in4[28]_input_1_0 \
    Q=dffre_d_in4[28]_output_0_0

.subckt dffre \
    C=dffre_d_in4[30]_clock_0_0 \
    D=dffre_d_in4[30]_input_0_0 \
    E=dffre_d_in4[30]_input_2_0 \
    R=dffre_d_in4[30]_input_1_0 \
    Q=dffre_d_in4[30]_output_0_0

.subckt dffre \
    C=dffre_d_in4[29]_clock_0_0 \
    D=dffre_d_in4[29]_input_0_0 \
    E=dffre_d_in4[29]_input_2_0 \
    R=dffre_d_in4[29]_input_1_0 \
    Q=dffre_d_in4[29]_output_0_0


.end
