|bohemian
Speaker <= Tonetest:inst.clock_out
CLK => tempotestblock:inst7.clock_in
TEMPO[0] => tempotestblock:inst7.tempo[5]
TEMPO[1] => tempotestblock:inst7.tempo[6]
TEMPO[2] => tempotestblock:inst7.tempo[7]
Switch2 => Tonetest:inst.on_off_switch
Switch2 => inst2[4].IN0
Switch2 => inst2[3].IN0
Switch2 => inst2[2].IN0
Switch2 => inst2[1].IN0
Switch2 => inst2[0].IN0
Switch2 => inst40[4].IN1
Switch2 => inst40[3].IN1
Switch2 => inst40[2].IN1
Switch2 => inst40[1].IN1
Switch2 => inst40[0].IN1
Switch2 => inst3[4].IN0
Switch2 => inst3[3].IN0
Switch2 => inst3[2].IN0
Switch2 => inst3[1].IN0
Switch2 => inst3[0].IN0
Switch2 => inst41[4].IN1
Switch2 => inst41[3].IN1
Switch2 => inst41[2].IN1
Switch2 => inst41[1].IN1
Switch2 => inst41[0].IN1
Switch2 => inst4[4].IN0
Switch2 => inst4[3].IN0
Switch2 => inst4[2].IN0
Switch2 => inst4[1].IN0
Switch2 => inst4[0].IN0
Switch2 => inst42[4].IN1
Switch2 => inst42[3].IN1
Switch2 => inst42[2].IN1
Switch2 => inst42[1].IN1
Switch2 => inst42[0].IN1
Switch2 => inst5[4].IN0
Switch2 => inst5[3].IN0
Switch2 => inst5[2].IN0
Switch2 => inst5[1].IN0
Switch2 => inst5[0].IN0
Switch2 => inst43[4].IN1
Switch2 => inst43[3].IN1
Switch2 => inst43[2].IN1
Switch2 => inst43[1].IN1
Switch2 => inst43[0].IN1
Switch2 => inst6[4].IN0
Switch2 => inst6[3].IN0
Switch2 => inst6[2].IN0
Switch2 => inst6[1].IN0
Switch2 => inst6[0].IN0
Switch2 => inst44[4].IN1
Switch2 => inst44[3].IN1
Switch2 => inst44[2].IN1
Switch2 => inst44[1].IN1
Switch2 => inst44[0].IN1
Switch2 => inst8[4].IN0
Switch2 => inst8[3].IN0
Switch2 => inst8[2].IN0
Switch2 => inst8[1].IN0
Switch2 => inst8[0].IN0
Switch2 => inst45[4].IN1
Switch2 => inst45[3].IN1
Switch2 => inst45[2].IN1
Switch2 => inst45[1].IN1
Switch2 => inst45[0].IN1
Switch2 => inst9[4].IN0
Switch2 => inst9[3].IN0
Switch2 => inst9[2].IN0
Switch2 => inst9[1].IN0
Switch2 => inst9[0].IN0
Switch2 => inst46[4].IN1
Switch2 => inst46[3].IN1
Switch2 => inst46[2].IN1
Switch2 => inst46[1].IN1
Switch2 => inst46[0].IN1
Switch2 => inst11[4].IN0
Switch2 => inst11[3].IN0
Switch2 => inst11[2].IN0
Switch2 => inst11[1].IN0
Switch2 => inst11[0].IN0
Switch2 => inst47[4].IN1
Switch2 => inst47[3].IN1
Switch2 => inst47[2].IN1
Switch2 => inst47[1].IN1
Switch2 => inst47[0].IN1
Switch2 => inst12[4].IN0
Switch2 => inst12[3].IN0
Switch2 => inst12[2].IN0
Switch2 => inst12[1].IN0
Switch2 => inst12[0].IN0
Switch2 => inst48[4].IN1
Switch2 => inst48[3].IN1
Switch2 => inst48[2].IN1
Switch2 => inst48[1].IN1
Switch2 => inst48[0].IN1
Switch2 => inst13[4].IN0
Switch2 => inst13[3].IN0
Switch2 => inst13[2].IN0
Switch2 => inst13[1].IN0
Switch2 => inst13[0].IN0
Switch2 => inst49[4].IN1
Switch2 => inst49[3].IN1
Switch2 => inst49[2].IN1
Switch2 => inst49[1].IN1
Switch2 => inst49[0].IN1
Switch2 => inst14[4].IN0
Switch2 => inst14[3].IN0
Switch2 => inst14[2].IN0
Switch2 => inst14[1].IN0
Switch2 => inst14[0].IN0
Switch2 => inst50[4].IN1
Switch2 => inst50[3].IN1
Switch2 => inst50[2].IN1
Switch2 => inst50[1].IN1
Switch2 => inst50[0].IN1
Switch2 => inst15[4].IN0
Switch2 => inst15[3].IN0
Switch2 => inst15[2].IN0
Switch2 => inst15[1].IN0
Switch2 => inst15[0].IN0
Switch2 => inst51[4].IN1
Switch2 => inst51[3].IN1
Switch2 => inst51[2].IN1
Switch2 => inst51[1].IN1
Switch2 => inst51[0].IN1
Switch2 => inst16[4].IN0
Switch2 => inst16[3].IN0
Switch2 => inst16[2].IN0
Switch2 => inst16[1].IN0
Switch2 => inst16[0].IN0
Switch2 => inst52[4].IN1
Switch2 => inst52[3].IN1
Switch2 => inst52[2].IN1
Switch2 => inst52[1].IN1
Switch2 => inst52[0].IN1
Switch2 => inst17[4].IN0
Switch2 => inst17[3].IN0
Switch2 => inst17[2].IN0
Switch2 => inst17[1].IN0
Switch2 => inst17[0].IN0
Switch2 => inst53[4].IN1
Switch2 => inst53[3].IN1
Switch2 => inst53[2].IN1
Switch2 => inst53[1].IN1
Switch2 => inst53[0].IN1
Switch2 => inst18[4].IN0
Switch2 => inst18[3].IN0
Switch2 => inst18[2].IN0
Switch2 => inst18[1].IN0
Switch2 => inst18[0].IN0
Switch2 => inst54[4].IN1
Switch2 => inst54[3].IN1
Switch2 => inst54[2].IN1
Switch2 => inst54[1].IN1
Switch2 => inst54[0].IN1
Switch2 => inst19[4].IN0
Switch2 => inst19[3].IN0
Switch2 => inst19[2].IN0
Switch2 => inst19[1].IN0
Switch2 => inst19[0].IN0
Switch2 => inst55[4].IN1
Switch2 => inst55[3].IN1
Switch2 => inst55[2].IN1
Switch2 => inst55[1].IN1
Switch2 => inst55[0].IN1
Switch2 => inst20[4].IN0
Switch2 => inst20[3].IN0
Switch2 => inst20[2].IN0
Switch2 => inst20[1].IN0
Switch2 => inst20[0].IN0
Switch2 => inst56[4].IN1
Switch2 => inst56[3].IN1
Switch2 => inst56[2].IN1
Switch2 => inst56[1].IN1
Switch2 => inst56[0].IN1
Switch2 => inst21[4].IN0
Switch2 => inst21[3].IN0
Switch2 => inst21[2].IN0
Switch2 => inst21[1].IN0
Switch2 => inst21[0].IN0
Switch2 => inst57[4].IN1
Switch2 => inst57[3].IN1
Switch2 => inst57[2].IN1
Switch2 => inst57[1].IN1
Switch2 => inst57[0].IN1
Switch2 => inst22[4].IN0
Switch2 => inst22[3].IN0
Switch2 => inst22[2].IN0
Switch2 => inst22[1].IN0
Switch2 => inst22[0].IN0
Switch2 => inst58[4].IN1
Switch2 => inst58[3].IN1
Switch2 => inst58[2].IN1
Switch2 => inst58[1].IN1
Switch2 => inst58[0].IN1
Switch2 => inst23[4].IN0
Switch2 => inst23[3].IN0
Switch2 => inst23[2].IN0
Switch2 => inst23[1].IN0
Switch2 => inst23[0].IN0
Switch2 => inst59[4].IN1
Switch2 => inst59[3].IN1
Switch2 => inst59[2].IN1
Switch2 => inst59[1].IN1
Switch2 => inst59[0].IN1
Switch2 => inst24[4].IN0
Switch2 => inst24[3].IN0
Switch2 => inst24[2].IN0
Switch2 => inst24[1].IN0
Switch2 => inst24[0].IN0
Switch2 => inst60[4].IN1
Switch2 => inst60[3].IN1
Switch2 => inst60[2].IN1
Switch2 => inst60[1].IN1
Switch2 => inst60[0].IN1
Switch2 => inst25[4].IN0
Switch2 => inst25[3].IN0
Switch2 => inst25[2].IN0
Switch2 => inst25[1].IN0
Switch2 => inst25[0].IN0
Switch2 => inst61[4].IN1
Switch2 => inst61[3].IN1
Switch2 => inst61[2].IN1
Switch2 => inst61[1].IN1
Switch2 => inst61[0].IN1
Switch2 => inst26[4].IN0
Switch2 => inst26[3].IN0
Switch2 => inst26[2].IN0
Switch2 => inst26[1].IN0
Switch2 => inst26[0].IN0
Switch2 => inst62[4].IN1
Switch2 => inst62[3].IN1
Switch2 => inst62[2].IN1
Switch2 => inst62[1].IN1
Switch2 => inst62[0].IN1
Switch2 => inst27[4].IN0
Switch2 => inst27[3].IN0
Switch2 => inst27[2].IN0
Switch2 => inst27[1].IN0
Switch2 => inst27[0].IN0
Switch2 => inst63[4].IN1
Switch2 => inst63[3].IN1
Switch2 => inst63[2].IN1
Switch2 => inst63[1].IN1
Switch2 => inst63[0].IN1
Switch2 => inst28[4].IN0
Switch2 => inst28[3].IN0
Switch2 => inst28[2].IN0
Switch2 => inst28[1].IN0
Switch2 => inst28[0].IN0
Switch2 => inst64[4].IN1
Switch2 => inst64[3].IN1
Switch2 => inst64[2].IN1
Switch2 => inst64[1].IN1
Switch2 => inst64[0].IN1
Switch2 => inst29[4].IN0
Switch2 => inst29[3].IN0
Switch2 => inst29[2].IN0
Switch2 => inst29[1].IN0
Switch2 => inst29[0].IN0
Switch2 => inst65[4].IN1
Switch2 => inst65[3].IN1
Switch2 => inst65[2].IN1
Switch2 => inst65[1].IN1
Switch2 => inst65[0].IN1
Switch2 => inst30[4].IN0
Switch2 => inst30[3].IN0
Switch2 => inst30[2].IN0
Switch2 => inst30[1].IN0
Switch2 => inst30[0].IN0
Switch2 => inst66[4].IN1
Switch2 => inst66[3].IN1
Switch2 => inst66[2].IN1
Switch2 => inst66[1].IN1
Switch2 => inst66[0].IN1
Switch2 => inst31[4].IN0
Switch2 => inst31[3].IN0
Switch2 => inst31[2].IN0
Switch2 => inst31[1].IN0
Switch2 => inst31[0].IN0
Switch2 => inst67[4].IN1
Switch2 => inst67[3].IN1
Switch2 => inst67[2].IN1
Switch2 => inst67[1].IN1
Switch2 => inst67[0].IN1
Switch2 => inst32[4].IN0
Switch2 => inst32[3].IN0
Switch2 => inst32[2].IN0
Switch2 => inst32[1].IN0
Switch2 => inst32[0].IN0
Switch2 => inst68[4].IN1
Switch2 => inst68[3].IN1
Switch2 => inst68[2].IN1
Switch2 => inst68[1].IN1
Switch2 => inst68[0].IN1
Switch2 => inst33[4].IN0
Switch2 => inst33[3].IN0
Switch2 => inst33[2].IN0
Switch2 => inst33[1].IN0
Switch2 => inst33[0].IN0
Switch2 => inst69[4].IN1
Switch2 => inst69[3].IN1
Switch2 => inst69[2].IN1
Switch2 => inst69[1].IN1
Switch2 => inst69[0].IN1
Switch2 => inst34[4].IN0
Switch2 => inst34[3].IN0
Switch2 => inst34[2].IN0
Switch2 => inst34[1].IN0
Switch2 => inst34[0].IN0
Switch2 => inst70[4].IN1
Switch2 => inst70[3].IN1
Switch2 => inst70[2].IN1
Switch2 => inst70[1].IN1
Switch2 => inst70[0].IN1
Switch2 => inst35[4].IN0
Switch2 => inst35[3].IN0
Switch2 => inst35[2].IN0
Switch2 => inst35[1].IN0
Switch2 => inst35[0].IN0
Switch2 => inst71[4].IN1
Switch2 => inst71[3].IN1
Switch2 => inst71[2].IN1
Switch2 => inst71[1].IN1
Switch2 => inst71[0].IN1
NOTE0[0] => inst40[0].IN0
NOTE0[1] => inst40[1].IN0
NOTE0[2] => inst40[2].IN0
NOTE0[3] => inst40[3].IN0
NOTE0[4] => inst40[4].IN0
NOTE14 => inst41[4].IN0
NOTE13 => inst41[3].IN0
NOTE12 => inst41[2].IN0
NOTE11 => inst41[1].IN0
NOTE10 => inst41[0].IN0
NOTE24 => inst42[4].IN0
NOTE23 => inst42[3].IN0
NOTE22 => inst42[2].IN0
NOTE21 => inst42[1].IN0
NOTE20 => inst42[0].IN0
NOTE34 => inst43[4].IN0
NOTE33 => inst43[3].IN0
NOTE32 => inst43[2].IN0
NOTE31 => inst43[1].IN0
NOTE30 => inst43[0].IN0
NOTE4[0] => inst44[0].IN0
NOTE4[1] => inst44[1].IN0
NOTE4[2] => inst44[2].IN0
NOTE4[3] => inst44[3].IN0
NOTE4[4] => inst44[4].IN0
NOTE5[0] => inst45[0].IN0
NOTE5[1] => inst45[1].IN0
NOTE5[2] => inst45[2].IN0
NOTE5[3] => inst45[3].IN0
NOTE5[4] => inst45[4].IN0
NOTE6[0] => inst46[0].IN0
NOTE6[1] => inst46[1].IN0
NOTE6[2] => inst46[2].IN0
NOTE6[3] => inst46[3].IN0
NOTE6[4] => inst46[4].IN0
NOTE7[0] => inst47[0].IN0
NOTE7[1] => inst47[1].IN0
NOTE7[2] => inst47[2].IN0
NOTE7[3] => inst47[3].IN0
NOTE7[4] => inst47[4].IN0
NOTE8[0] => inst48[0].IN0
NOTE8[1] => inst48[1].IN0
NOTE8[2] => inst48[2].IN0
NOTE8[3] => inst48[3].IN0
NOTE8[4] => inst48[4].IN0
NOTE9[0] => inst49[0].IN0
NOTE9[1] => inst49[1].IN0
NOTE9[2] => inst49[2].IN0
NOTE9[3] => inst49[3].IN0
NOTE9[4] => inst49[4].IN0
NOTE104 => inst50[4].IN0
NOTE103 => inst50[3].IN0
NOTE102 => inst50[2].IN0
NOTE101 => inst50[1].IN0
NOTE100 => inst50[0].IN0
NOTE114 => inst51[4].IN0
NOTE113 => inst51[3].IN0
NOTE112 => inst51[2].IN0
NOTE111 => inst51[1].IN0
NOTE110 => inst51[0].IN0
NOTE124 => inst52[4].IN0
NOTE123 => inst52[3].IN0
NOTE122 => inst52[2].IN0
NOTE121 => inst52[1].IN0
NOTE120 => inst52[0].IN0
NOTE134 => inst53[4].IN0
NOTE133 => inst53[3].IN0
NOTE132 => inst53[2].IN0
NOTE131 => inst53[1].IN0
NOTE130 => inst53[0].IN0
NOTE144 => inst54[4].IN0
NOTE143 => inst54[3].IN0
NOTE142 => inst54[2].IN0
NOTE141 => inst54[1].IN0
NOTE140 => inst54[0].IN0
NOTE15[0] => inst55[0].IN0
NOTE15[1] => inst55[1].IN0
NOTE15[2] => inst55[2].IN0
NOTE15[3] => inst55[3].IN0
NOTE15[4] => inst55[4].IN0
NOTE16[0] => inst56[0].IN0
NOTE16[1] => inst56[1].IN0
NOTE16[2] => inst56[2].IN0
NOTE16[3] => inst56[3].IN0
NOTE16[4] => inst56[4].IN0
NOTE17[0] => inst57[0].IN0
NOTE17[1] => inst57[1].IN0
NOTE17[2] => inst57[2].IN0
NOTE17[3] => inst57[3].IN0
NOTE17[4] => inst57[4].IN0
NOTE18[0] => inst58[0].IN0
NOTE18[1] => inst58[1].IN0
NOTE18[2] => inst58[2].IN0
NOTE18[3] => inst58[3].IN0
NOTE18[4] => inst58[4].IN0
NOTE19[0] => inst59[0].IN0
NOTE19[1] => inst59[1].IN0
NOTE19[2] => inst59[2].IN0
NOTE19[3] => inst59[3].IN0
NOTE19[4] => inst59[4].IN0
NOTE204 => inst60[4].IN0
NOTE203 => inst60[3].IN0
NOTE202 => inst60[2].IN0
NOTE201 => inst60[1].IN0
NOTE200 => inst60[0].IN0
NOTE214 => inst61[4].IN0
NOTE213 => inst61[3].IN0
NOTE212 => inst61[2].IN0
NOTE211 => inst61[1].IN0
NOTE210 => inst61[0].IN0
NOTE224 => inst62[4].IN0
NOTE223 => inst62[3].IN0
NOTE222 => inst62[2].IN0
NOTE221 => inst62[1].IN0
NOTE220 => inst62[0].IN0
NOTE234 => inst63[4].IN0
NOTE233 => inst63[3].IN0
NOTE232 => inst63[2].IN0
NOTE231 => inst63[1].IN0
NOTE230 => inst63[0].IN0
NOTE244 => inst64[4].IN0
NOTE243 => inst64[3].IN0
NOTE242 => inst64[2].IN0
NOTE241 => inst64[1].IN0
NOTE240 => inst64[0].IN0
NOTE25[0] => inst65[0].IN0
NOTE25[1] => inst65[1].IN0
NOTE25[2] => inst65[2].IN0
NOTE25[3] => inst65[3].IN0
NOTE25[4] => inst65[4].IN0
NOTE26[0] => inst66[0].IN0
NOTE26[1] => inst66[1].IN0
NOTE26[2] => inst66[2].IN0
NOTE26[3] => inst66[3].IN0
NOTE26[4] => inst66[4].IN0
NOTE27[0] => inst67[0].IN0
NOTE27[1] => inst67[1].IN0
NOTE27[2] => inst67[2].IN0
NOTE27[3] => inst67[3].IN0
NOTE27[4] => inst67[4].IN0
NOTE28[0] => inst68[0].IN0
NOTE28[1] => inst68[1].IN0
NOTE28[2] => inst68[2].IN0
NOTE28[3] => inst68[3].IN0
NOTE28[4] => inst68[4].IN0
NOTE29[0] => inst69[0].IN0
NOTE29[1] => inst69[1].IN0
NOTE29[2] => inst69[2].IN0
NOTE29[3] => inst69[3].IN0
NOTE29[4] => inst69[4].IN0
NOTE304 => inst70[4].IN0
NOTE303 => inst70[3].IN0
NOTE302 => inst70[2].IN0
NOTE301 => inst70[1].IN0
NOTE300 => inst70[0].IN0
NOTE314 => inst71[4].IN0
NOTE313 => inst71[3].IN0
NOTE312 => inst71[2].IN0
NOTE311 => inst71[1].IN0
NOTE310 => inst71[0].IN0
LED0 <= Tonetest:inst.clock_out
LED1 <= INTERNAL_CLOCK.DB_MAX_OUTPUT_PORT_TYPE
LEDS[0] <= inst195.DB_MAX_OUTPUT_PORT_TYPE
LEDS[1] <= inst196.DB_MAX_OUTPUT_PORT_TYPE
LEDS[2] <= inst197.DB_MAX_OUTPUT_PORT_TYPE
LEDS[3] <= inst198.DB_MAX_OUTPUT_PORT_TYPE
LEDS[4] <= inst199.DB_MAX_OUTPUT_PORT_TYPE


|bohemian|Tonetest:inst
clock_in => clock_out~reg0.CLK
clock_in => ctr[0].CLK
clock_in => ctr[1].CLK
clock_in => ctr[2].CLK
clock_in => ctr[3].CLK
clock_in => ctr[4].CLK
clock_in => ctr[5].CLK
clock_in => ctr[6].CLK
clock_in => ctr[7].CLK
clock_in => ctr[8].CLK
clock_in => ctr[9].CLK
clock_in => ctr[10].CLK
clock_in => ctr[11].CLK
clock_in => ctr[12].CLK
clock_in => ctr[13].CLK
clock_in => ctr[14].CLK
clock_in => ctr[15].CLK
clock_in => ctr[16].CLK
clock_in => ctr[17].CLK
clock_in => ctr[18].CLK
clock_in => oldpitch[0].CLK
clock_in => oldpitch[1].CLK
clock_in => oldpitch[2].CLK
clock_in => oldpitch[3].CLK
clock_in => oldpitch[4].CLK
clock_in => oldpitch[5].CLK
clock_in => oldpitch[6].CLK
clock_in => oldpitch[7].CLK
clock_in => oldpitch[8].CLK
clock_in => oldpitch[9].CLK
clock_in => oldpitch[10].CLK
clock_in => oldpitch[11].CLK
clock_in => oldpitch[12].CLK
clock_in => oldpitch[13].CLK
clock_in => oldpitch[14].CLK
clock_in => oldpitch[15].CLK
clock_in => oldpitch[16].CLK
clock_in => oldpitch[17].CLK
clock_in => oldpitch[18].CLK
clock_in => delay[0].CLK
clock_in => delay[1].CLK
clock_in => delay[2].CLK
clock_in => delay[3].CLK
clock_in => delay[4].CLK
clock_in => delay[5].CLK
clock_in => delay[6].CLK
clock_in => delay[7].CLK
clock_in => delay[8].CLK
clock_in => delay[9].CLK
clock_in => delay[10].CLK
clock_in => delay[11].CLK
clock_in => delay[12].CLK
clock_in => delay[13].CLK
clock_in => delay[14].CLK
clock_in => delay[15].CLK
clock_in => delay[16].CLK
clock_in => delay[17].CLK
clock_in => delay[18].CLK
clock_in => delay[19].CLK
clock_in => delay[20].CLK
clock_in => delay[21].CLK
clock_in => delay[22].CLK
clock_in => pitch[0].CLK
clock_in => pitch[1].CLK
clock_in => pitch[2].CLK
clock_in => pitch[3].CLK
clock_in => pitch[4].CLK
clock_in => pitch[5].CLK
clock_in => pitch[6].CLK
clock_in => pitch[7].CLK
clock_in => pitch[8].CLK
clock_in => pitch[9].CLK
clock_in => pitch[10].CLK
clock_in => pitch[11].CLK
clock_in => pitch[12].CLK
clock_in => pitch[13].CLK
clock_in => pitch[14].CLK
clock_in => pitch[15].CLK
clock_in => pitch[16].CLK
clock_in => pitch[17].CLK
clock_in => pitch[18].CLK
on_off_switch => always0.IN1
note[0] => Equal0.IN4
note[0] => Equal1.IN2
note[0] => Equal2.IN4
note[0] => Equal3.IN1
note[0] => Equal4.IN4
note[0] => Equal5.IN2
note[0] => Equal6.IN4
note[0] => Equal7.IN2
note[0] => Equal8.IN4
note[0] => Equal9.IN3
note[0] => Equal10.IN4
note[0] => Equal11.IN1
note[0] => Equal12.IN4
note[0] => Equal13.IN2
note[0] => Equal14.IN4
note[0] => Equal15.IN2
note[0] => Equal16.IN4
note[0] => Equal17.IN3
note[0] => Equal18.IN4
note[0] => Equal19.IN2
note[0] => Equal20.IN4
note[1] => Equal0.IN3
note[1] => Equal1.IN1
note[1] => Equal2.IN3
note[1] => Equal3.IN4
note[1] => Equal4.IN1
note[1] => Equal5.IN1
note[1] => Equal6.IN3
note[1] => Equal7.IN4
note[1] => Equal8.IN2
note[1] => Equal9.IN2
note[1] => Equal10.IN3
note[1] => Equal11.IN4
note[1] => Equal12.IN1
note[1] => Equal13.IN1
note[1] => Equal14.IN3
note[1] => Equal15.IN4
note[1] => Equal16.IN2
note[1] => Equal17.IN2
note[1] => Equal18.IN3
note[1] => Equal19.IN4
note[1] => Equal20.IN3
note[2] => Equal0.IN2
note[2] => Equal1.IN0
note[2] => Equal2.IN2
note[2] => Equal3.IN3
note[2] => Equal4.IN3
note[2] => Equal5.IN4
note[2] => Equal6.IN1
note[2] => Equal7.IN1
note[2] => Equal8.IN1
note[2] => Equal9.IN1
note[2] => Equal10.IN2
note[2] => Equal11.IN3
note[2] => Equal12.IN3
note[2] => Equal13.IN4
note[2] => Equal14.IN1
note[2] => Equal15.IN1
note[2] => Equal16.IN1
note[2] => Equal17.IN1
note[2] => Equal18.IN2
note[2] => Equal19.IN3
note[2] => Equal20.IN2
note[3] => Equal0.IN1
note[3] => Equal1.IN4
note[3] => Equal2.IN0
note[3] => Equal3.IN0
note[3] => Equal4.IN0
note[3] => Equal5.IN0
note[3] => Equal6.IN0
note[3] => Equal7.IN0
note[3] => Equal8.IN0
note[3] => Equal9.IN0
note[3] => Equal10.IN1
note[3] => Equal11.IN2
note[3] => Equal12.IN2
note[3] => Equal13.IN3
note[3] => Equal14.IN2
note[3] => Equal15.IN3
note[3] => Equal16.IN3
note[3] => Equal17.IN4
note[3] => Equal18.IN1
note[3] => Equal19.IN1
note[3] => Equal20.IN1
note[4] => Equal0.IN0
note[4] => Equal1.IN3
note[4] => Equal2.IN1
note[4] => Equal3.IN2
note[4] => Equal4.IN2
note[4] => Equal5.IN3
note[4] => Equal6.IN2
note[4] => Equal7.IN3
note[4] => Equal8.IN3
note[4] => Equal9.IN4
note[4] => Equal10.IN0
note[4] => Equal11.IN0
note[4] => Equal12.IN0
note[4] => Equal13.IN0
note[4] => Equal14.IN0
note[4] => Equal15.IN0
note[4] => Equal16.IN0
note[4] => Equal17.IN0
note[4] => Equal18.IN0
note[4] => Equal19.IN0
note[4] => Equal20.IN0
clock_out <= clock_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|bohemian|tempotestblock:inst7
clock_in => clock_out~reg0.CLK
clock_in => ctr[0].CLK
clock_in => ctr[1].CLK
clock_in => ctr[2].CLK
clock_in => ctr[3].CLK
clock_in => ctr[4].CLK
clock_in => ctr[5].CLK
clock_in => ctr[6].CLK
clock_in => ctr[7].CLK
clock_in => ctr[8].CLK
clock_in => ctr[9].CLK
clock_in => ctr[10].CLK
clock_in => ctr[11].CLK
clock_in => ctr[12].CLK
clock_in => ctr[13].CLK
clock_in => ctr[14].CLK
clock_in => ctr[15].CLK
clock_in => ctr[16].CLK
clock_in => ctr[17].CLK
clock_in => ctr[18].CLK
clock_in => ctr[19].CLK
clock_in => ctr[20].CLK
clock_in => ctr[21].CLK
clock_in => ctr[22].CLK
clock_in => ctr[23].CLK
clock_in => ctr[24].CLK
clock_in => ctr[25].CLK
tempo[0] => Div0.IN41
tempo[1] => Add0.IN14
tempo[2] => Add0.IN13
tempo[3] => Add0.IN12
tempo[4] => Add0.IN11
tempo[5] => Add0.IN10
tempo[6] => Add0.IN9
tempo[7] => Add0.IN8
clock_out <= clock_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


