Release 12.2 - xst M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: d_usb_epp_dstm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "d_usb_epp_dstm.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "d_usb_epp_dstm"
Output Format                      : NGC
Target Device                      : xc6slx45-2-csg324

---- Source Options
Top Module Name                    : d_usb_epp_dstm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : NO
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST\pcores\d_usb_epp_dstm_v1_00_a\devl\projnav\../../hdl/verilog/usb_epp_dstm.v\" into library work
Parsing module <usb_epp_dstm>.
Analyzing Verilog file \"\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST\pcores\d_usb_epp_dstm_v1_00_a\devl\projnav\../../hdl/verilog/usb_epp.v\" into library work
Parsing module <usb_epp>.
Analyzing Verilog file \"\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST\pcores\d_usb_epp_dstm_v1_00_a\devl\projnav\../../hdl/verilog/fifo.v\" into library work
Parsing module <fifo>.
Analyzing Verilog file \"\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST\pcores\d_usb_epp_dstm_v1_00_a\devl\projnav\../../hdl/verilog/epp_dstm_mux.v\" into library work
Parsing module <epp_dstm_mux>.
Analyzing Verilog file \"\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST\pcores\d_usb_epp_dstm_v1_00_a\devl\projnav\../../hdl/verilog/dstm.v\" into library work
Parsing module <dstm>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" into library proc_common_v3_00_a
Parsing package <proc_common_pkg>.
Parsing package body <proc_common_pkg>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd" into library proc_common_v3_00_a
Parsing entity <or_muxcy>.
Parsing architecture <implementation> of entity <or_muxcy>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/family_support.vhd" into library proc_common_v3_00_a
Parsing package <family_support>.
Parsing package body <family_support>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd" into library proc_common_v3_00_a
Parsing entity <pselect_f>.
Parsing architecture <imp> of entity <pselect_f>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd" into library proc_common_v3_00_a
Parsing entity <or_gate128>.
Parsing architecture <imp> of entity <or_gate128>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/ipif_pkg.vhd" into library proc_common_v3_00_a
Parsing package <ipif_pkg>.
Parsing package body <ipif_pkg>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd" into library proc_common_v3_00_a
Parsing entity <counter_f>.
Parsing architecture <imp> of entity <counter_f>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_address_decoder>.
Parsing architecture <IMP> of entity <plb_address_decoder>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plb_slave_attachment>.
Parsing architecture <implementation> of entity <plb_slave_attachment>.
Parsing VHDL file "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd" into library plbv46_slave_single_v1_01_a
Parsing entity <plbv46_slave_single>.
Parsing architecture <implementation> of entity <plbv46_slave_single>.
Parsing VHDL file "\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST\pcores\d_usb_epp_dstm_v1_00_a\devl\projnav\../../hdl/vhdl/d_usb_imp.vhd" into library d_usb_epp_dstm_v1_00_a
Parsing entity <d_usb_imp>.
Parsing architecture <IMP> of entity <d_usb_imp>.
Parsing VHDL file "\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST\pcores\d_usb_epp_dstm_v1_00_a\devl\projnav\../../hdl/vhdl/d_usb_epp_dstm.vhd" into library d_usb_epp_dstm_v1_00_a
Parsing entity <d_usb_epp_dstm>.
Parsing architecture <IMP> of entity <d_usb_epp_dstm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <d_usb_epp_dstm> (architecture <IMP>) with generics from library <d_usb_epp_dstm_v1_00_a>.

Elaborating entity <plbv46_slave_single> (architecture <implementation>) with generics from library <plbv46_slave_single_v1_01_a>.
INFO:HDLCompiler:679 - Case statement is complete. Others clause is never selected and therefore discarded.

Elaborating entity <plb_slave_attachment> (architecture <implementation>) with generics from library <plbv46_slave_single_v1_01_a>.

Elaborating entity <plb_address_decoder> (architecture <IMP>) with generics from library <plbv46_slave_single_v1_01_a>.
WARNING:HDLCompiler:1127 - "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" Line 319: Assignment to cs_s_h_clr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd" Line 323: Assignment to addr_match_clr ignored, since the identifier is never used

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <pselect_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <or_gate128> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <or_muxcy> (architecture <implementation>) with generics from library <proc_common_v3_00_a>.
INFO:HDLCompiler:679 - Case statement is complete. Others clause is never selected and therefore discarded.
WARNING:HDLCompiler:1127 - "M:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" Line 1025: Assignment to start_data_phase ignored, since the identifier is never used

Elaborating entity <counter_f> (architecture <imp>) with generics from library <proc_common_v3_00_a>.

Elaborating entity <d_usb_imp> (architecture <IMP>) with generics from library <d_usb_epp_dstm_v1_00_a>.
WARNING:HDLCompiler:89 - "\Digilent\Projects\Atlys\Atlys_12_2_RevC_BIST\pcores\d_usb_epp_dstm_v1_00_a\devl\projnav\../../hdl/vhdl/d_usb_imp.vhd" Line 177: <usb_epp_dstm> remains a black-box since it has no binding entity.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <d_usb_epp_dstm>.
    Related source file is "/digilent/projects/atlys/atlys_12_2_revc_bist/pcores/d_usb_epp_dstm_v1_00_a/hdl/vhdl/d_usb_epp_dstm.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_NUM_USER_REGS = 256
        FIFO_ADDR_WIDTH = 11
        C_BASEADDR = "11111111111111111111111111111111"
        C_HIGHADDR = "00000000000000000000000000000000"
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 128
        C_SPLB_NUM_MASTERS = 8
        C_SPLB_MID_WIDTH = 3
        C_SPLB_NATIVE_DWIDTH = 32
        C_SPLB_P2P = 0
        C_SPLB_SUPPORT_BURSTS = 0
        C_SPLB_SMALLEST_MASTER = 32
        C_SPLB_CLK_PERIOD_PS = 10000
        C_INCLUDE_DPHASE_TIMER = 1
        C_FAMILY = "virtex5"
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:3010 - "/digilent/projects/atlys/atlys_12_2_revc_bist/pcores/d_usb_epp_dstm_v1_00_a/hdl/vhdl/d_usb_epp_dstm.vhd" line 324: Output port <Bus2IP_Addr> of the instance <PLBV46_SLAVE_SINGLE_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/digilent/projects/atlys/atlys_12_2_revc_bist/pcores/d_usb_epp_dstm_v1_00_a/hdl/vhdl/d_usb_epp_dstm.vhd" line 324: Output port <Bus2IP_CS> of the instance <PLBV46_SLAVE_SINGLE_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/digilent/projects/atlys/atlys_12_2_revc_bist/pcores/d_usb_epp_dstm_v1_00_a/hdl/vhdl/d_usb_epp_dstm.vhd" line 324: Output port <Bus2IP_RNW> of the instance <PLBV46_SLAVE_SINGLE_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/digilent/projects/atlys/atlys_12_2_revc_bist/pcores/d_usb_epp_dstm_v1_00_a/hdl/vhdl/d_usb_epp_dstm.vhd" line 401: Output port <IRQ_DSTM> of the instance <D_USB_EPP_DSTM_I> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/digilent/projects/atlys/atlys_12_2_revc_bist/pcores/d_usb_epp_dstm_v1_00_a/hdl/vhdl/d_usb_epp_dstm.vhd" line 401: Output port <IRQ_EPP> of the instance <D_USB_EPP_DSTM_I> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <d_usb_epp_dstm> synthesized.

Synthesizing Unit <plbv46_slave_single>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plbv46_slave_single.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000000000")
        C_ARD_NUM_CE_ARRAY = (16)
        C_SPLB_P2P = 0
        C_BUS2CORE_CLK_RATIO = 1
        C_INCLUDE_DPHASE_TIMER = 1
        C_SPLB_MID_WIDTH = 3
        C_SPLB_NUM_MASTERS = 8
        C_SPLB_AWIDTH = 32
        C_SPLB_DWIDTH = 128
        C_SIPIF_DWIDTH = 32
        C_FAMILY = "virtex5"
WARNING:Xst:647 - Input <PLB_MSize<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri<0:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit 4-to-1 multiplexer for signal <plb_be_muxed> created at line 524.
    Summary:
	inferred   1 Multiplexer(s).
Unit <plbv46_slave_single> synthesized.

Synthesizing Unit <plb_slave_attachment>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd".
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000000000")
        C_ARD_NUM_CE_ARRAY = (16)
        C_PLB_NUM_MASTERS = 8
        C_PLB_MID_WIDTH = 3
        C_SPLB_P2P = 0
        C_BUS2CORE_CLK_RATIO = 1
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_DPHASE_TIMEOUT = 128
        C_INCLUDE_DPHASE_TIMER = 1
        C_FAMILY = "virtex5"
WARNING:Xst:647 - Input <PLB_UABus<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3010 - "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_slave_attachment.vhd" line 1201: Output port <Count_Out> of the instance <INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER> is unconnected or connected to loadless signal.
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrdack_i> has been removed
    Register <sl_wrcomp_i> equivalent to <sl_wrdack_i> has been removed
    Register <set_sl_busy> equivalent to <sl_addrack_i> has been removed
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 3-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 1-bit register for signal <GEN_FOR_SHARED.addr_cntl_cs>.
    Found 1-bit register for signal <sl_addrack_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <master_id>.
    Found 1-bit register for signal <sl_busy>.
    Found 8-bit register for signal <sl_mbusy_i>.
    Found 8-bit register for signal <sl_mrderr_i>.
    Found 8-bit register for signal <sl_mwrerr_i>.
    Found 1-bit register for signal <sl_wrdack_i>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 1-bit register for signal <data_timeout>.
    Found 4-bit register for signal <plb_be_reg>.
    Summary:
	inferred 213 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
Unit <plb_slave_attachment> synthesized.

Synthesizing Unit <plb_address_decoder>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/plbv46_slave_single_v1_01_a/hdl/vhdl/plb_address_decoder.vhd".
        C_BUS_AWIDTH = 32
        C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111","0000000000000000000000000000000000000000000000000000000000000000")
        C_ARD_NUM_CE_ARRAY = (16)
        C_SPLB_P2P = 0
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Address_In_Erly<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <addr_out_s_h>.
    Found 1-bit register for signal <MEM_DECODE_GEN[0].GEN_PLB_SHARED.cs_out_s_h>.
    Found 1-bit register for signal <cs_out_i>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 1-bit register for signal <rdce_out_i<0>>.
    Found 1-bit register for signal <wrce_out_i<0>>.
    Found 1-bit register for signal <rdce_out_i<1>>.
    Found 1-bit register for signal <wrce_out_i<1>>.
    Found 1-bit register for signal <rdce_out_i<2>>.
    Found 1-bit register for signal <wrce_out_i<2>>.
    Found 1-bit register for signal <rdce_out_i<3>>.
    Found 1-bit register for signal <wrce_out_i<3>>.
    Found 1-bit register for signal <rdce_out_i<4>>.
    Found 1-bit register for signal <wrce_out_i<4>>.
    Found 1-bit register for signal <rdce_out_i<5>>.
    Found 1-bit register for signal <wrce_out_i<5>>.
    Found 1-bit register for signal <rdce_out_i<6>>.
    Found 1-bit register for signal <wrce_out_i<6>>.
    Found 1-bit register for signal <rdce_out_i<7>>.
    Found 1-bit register for signal <wrce_out_i<7>>.
    Found 1-bit register for signal <rdce_out_i<8>>.
    Found 1-bit register for signal <wrce_out_i<8>>.
    Found 1-bit register for signal <rdce_out_i<9>>.
    Found 1-bit register for signal <wrce_out_i<9>>.
    Found 1-bit register for signal <rdce_out_i<10>>.
    Found 1-bit register for signal <wrce_out_i<10>>.
    Found 1-bit register for signal <rdce_out_i<11>>.
    Found 1-bit register for signal <wrce_out_i<11>>.
    Found 1-bit register for signal <rdce_out_i<12>>.
    Found 1-bit register for signal <wrce_out_i<12>>.
    Found 1-bit register for signal <rdce_out_i<13>>.
    Found 1-bit register for signal <wrce_out_i<13>>.
    Found 1-bit register for signal <rdce_out_i<14>>.
    Found 1-bit register for signal <wrce_out_i<14>>.
    Found 1-bit register for signal <rdce_out_i<15>>.
    Found 1-bit register for signal <wrce_out_i<15>>.
    Found 1-bit register for signal <rnw_s_h>.
    Summary:
	inferred  42 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.

Synthesizing Unit <pselect_f_1>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 0
        C_AW = 32
        C_BAR = "11111111111111111111111111111111"
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <A<0:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <pselect_f_1> synthesized.

Synthesizing Unit <pselect_f_2>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0000"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_2> synthesized.

Synthesizing Unit <pselect_f_3>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0001"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_3> synthesized.

Synthesizing Unit <pselect_f_4>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0010"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_4> synthesized.

Synthesizing Unit <pselect_f_5>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0011"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_5> synthesized.

Synthesizing Unit <pselect_f_6>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0100"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_6> synthesized.

Synthesizing Unit <pselect_f_7>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0101"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_7> synthesized.

Synthesizing Unit <pselect_f_8>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0110"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_8> synthesized.

Synthesizing Unit <pselect_f_9>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "0111"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_9> synthesized.

Synthesizing Unit <pselect_f_10>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1000"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_10> synthesized.

Synthesizing Unit <pselect_f_11>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1001"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_11> synthesized.

Synthesizing Unit <pselect_f_12>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1010"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_12> synthesized.

Synthesizing Unit <pselect_f_13>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1011"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_13> synthesized.

Synthesizing Unit <pselect_f_14>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1100"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_14> synthesized.

Synthesizing Unit <pselect_f_15>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1101"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_15> synthesized.

Synthesizing Unit <pselect_f_16>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1110"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_16> synthesized.

Synthesizing Unit <pselect_f_17>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/pselect_f.vhd".
        C_AB = 4
        C_AW = 4
        C_BAR = "1111"
        C_FAMILY = "nofamily"
    Summary:
	inferred   1 Multiplexer(s).
Unit <pselect_f_17> synthesized.

Synthesizing Unit <or_gate128>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/or_gate128.vhd".
        C_OR_WIDTH = 1
        C_BUS_WIDTH = 1
        C_USE_LUT_OR = false
    Summary:
	no macro.
Unit <or_gate128> synthesized.

Synthesizing Unit <or_muxcy>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/or_muxcy.vhd".
        C_NUM_BITS = 1
    Summary:
	no macro.
Unit <or_muxcy> synthesized.

Synthesizing Unit <counter_f>.
    Related source file is "m:/xilinx/12.2/ise_ds/edk/hw/xilinxprocessoriplib/pcores/proc_common_v3_00_a/hdl/vhdl/counter_f.vhd".
        C_NUM_BITS = 8
        C_FAMILY = "nofamily"
    Found 9-bit register for signal <INFERRED_GEN.icount_out>.
    Found 9-bit adder for signal <INFERRED_GEN.icount_out_x[8]_GND_34_o_add_3_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_34_o_GND_34_o_sub_3_OUT<8:0>>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_f> synthesized.

Synthesizing Unit <d_usb_imp>.
    Related source file is "/digilent/projects/atlys/atlys_12_2_revc_bist/pcores/d_usb_epp_dstm_v1_00_a/hdl/vhdl/d_usb_imp.vhd".
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
        C_NUM_USER_REGS = 256
        FIFO_ADDR_WIDTH = 11
        C_SLV_DWIDTH = 32
        C_NUM_REG = 12
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "sigis". This constraint/property is not supported by the current software release and will be ignored.
    Found 2-bit register for signal <Write_Epp_Data_Mem>.
    Found 3-bit register for signal <rden_fifo_from_proc>.
    Found 2-bit register for signal <wen_fifo_from_proc>.
    Found 32-bit register for signal <EPP_DATA_REG>.
    Found 32-bit register for signal <EPP_ADDRESS_REG>.
    Found 32-bit register for signal <EPP_STATUS_REG>.
    Found 32-bit register for signal <EPP_CONTROL_REG>.
    Found 32-bit register for signal <DSTM_DOUT_REG>.
    Found 32-bit register for signal <DSTM_DIN_REG>.
    Found 32-bit register for signal <DSTM_STATUS_REG>.
    Found 32-bit register for signal <FIFO_TO_PROC_STATUS_REG>.
    Found 32-bit register for signal <FIFO_FROM_PROC_STATUS_REG>.
    Found 32-bit register for signal <DSTM_CONTROL_REG>.
    Found 32-bit register for signal <slv_reg10>.
    Found 32-bit register for signal <slv_reg11>.
    Found 3-bit register for signal <Read_Epp_Data_Mem>.
    Summary:
	inferred 394 D-type flip-flop(s).
	inferred 412 Multiplexer(s).
Unit <d_usb_imp> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 9-bit addsub                                          : 1
# Registers                                            : 48
 1-bit register                                        : 15
 16-bit register                                       : 2
 2-bit register                                        : 2
 3-bit register                                        : 4
 32-bit register                                       : 17
 4-bit register                                        : 3
 6-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 1
# Multiplexers                                         : 466
 1-bit 2-to-1 multiplexer                              : 453
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 7
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <master_id_3> in Unit <I_SLAVE_ATTACHMENT> is equivalent to the following 27 FFs/Latches, which will be removed : <master_id_4> <master_id_5> <master_id_6> <master_id_7> <master_id_8> <master_id_9> <master_id_10> <master_id_11> <master_id_12> <master_id_13> <master_id_14> <master_id_15> <master_id_16> <master_id_17> <master_id_18> <master_id_19> <master_id_20> <master_id_21> <master_id_22> <master_id_23> <master_id_24> <master_id_25> <master_id_26> <master_id_27> <master_id_28> <master_id_29> <master_id_30> 
INFO:Xst:2261 - The FF/Latch <GEN_FOR_SHARED.addr_cntl_cs> in Unit <I_SLAVE_ATTACHMENT> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
WARNING:Xst:1426 - The value init of the FF/Latch master_id_31 hinder the constant cleaning in the block I_SLAVE_ATTACHMENT.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <master_id_3> has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <addr_out_s_h_5> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <addr_out_s_h_4> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <rdce_out_i_15> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <rdce_out_i_14> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <rdce_out_i_13> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <rdce_out_i_12> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <wrce_out_i_15> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <wrce_out_i_14> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <wrce_out_i_13> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <wrce_out_i_12> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <plb_abus_reg_31> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_30> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_25> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_24> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_23> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_22> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_21> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_20> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_19> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_18> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_17> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_16> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_15> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_14> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_13> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_12> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_11> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_10> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_9> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_8> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_7> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_6> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_5> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_4> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_3> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_2> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_1> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_0> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <addr_out_s_h_5> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_4> of sequential type is unconnected in block <plb_address_decoder>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 9-bit addsub                                          : 1
# Registers                                            : 656
 Flip-Flops                                            : 656
# Multiplexers                                         : 450
 1-bit 2-to-1 multiplexer                              : 437
 32-bit 2-to-1 multiplexer                             : 4
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 7
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch master_id_31 hinder the constant cleaning in the block plb_slave_attachment.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <master_id_30> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_29> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_28> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_27> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_26> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_25> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_24> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_23> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_22> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_21> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_20> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_19> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_18> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_17> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_16> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_15> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_14> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_13> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_12> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_11> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_10> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_9> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_8> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_7> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_6> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_5> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_4> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <master_id_3> has a constant value of 0 in block <plb_slave_attachment>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <GEN_FOR_SHARED.addr_cntl_cs> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 

Optimizing unit <d_usb_epp_dstm> ...

Optimizing unit <d_usb_imp> ...

Optimizing unit <plbv46_slave_single> ...

Optimizing unit <plb_slave_attachment> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <pselect_f_1> ...

Optimizing unit <pselect_f_2> ...

Optimizing unit <pselect_f_3> ...

Optimizing unit <pselect_f_4> ...

Optimizing unit <pselect_f_5> ...

Optimizing unit <pselect_f_6> ...

Optimizing unit <pselect_f_7> ...

Optimizing unit <pselect_f_8> ...

Optimizing unit <pselect_f_9> ...

Optimizing unit <pselect_f_10> ...

Optimizing unit <pselect_f_11> ...

Optimizing unit <pselect_f_12> ...

Optimizing unit <pselect_f_13> ...

Optimizing unit <pselect_f_14> ...

Optimizing unit <pselect_f_15> ...

Optimizing unit <pselect_f_16> ...

Optimizing unit <pselect_f_17> ...

Optimizing unit <or_gate128> ...

Optimizing unit <or_muxcy> ...

Optimizing unit <counter_f> ...
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_7> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_6> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_5> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_4> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_3> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_2> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_1> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_0> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_7> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_6> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_5> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_4> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_3> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_2> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_1> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_0> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <plb_abus_reg_31> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_30> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_25> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_24> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_23> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_22> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_21> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_20> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_19> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_18> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_17> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_16> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_15> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_14> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_13> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_12> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_11> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_10> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_9> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_8> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_7> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_6> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_5> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_4> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_3> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_2> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_1> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_abus_reg_0> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_31> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_30> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_29> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_28> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_27> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_26> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_25> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_24> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_23> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_22> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_21> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_20> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_19> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_18> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_17> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_16> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_15> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_14> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_13> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_12> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_11> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_10> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_9> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_8> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_7> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_6> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_5> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_4> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_3> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_2> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_1> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_0> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <MEM_DECODE_GEN<0>.GEN_PLB_SHARED.cs_out_s_h_0> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <cs_out_i_0> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <rdce_out_i_15> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <rdce_out_i_14> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <rdce_out_i_13> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <rdce_out_i_12> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <wrce_out_i_15> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <wrce_out_i_14> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <wrce_out_i_13> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:2677 - Node <wrce_out_i_12> of sequential type is unconnected in block <I_DECODER>.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <MEM_DECODE_GEN[0].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I> is unconnected in block <I_DECODER>.
   It will be removed from the design.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block d_usb_epp_dstm, actual ratio is 1.
FlipFlop D_USB_EPP_DSTM_I/rden_fifo_from_proc_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 542
 Flip-Flops                                            : 542

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : d_usb_epp_dstm.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1014
#      GND                         : 2
#      LUT2                        : 12
#      LUT3                        : 257
#      LUT4                        : 179
#      LUT5                        : 84
#      LUT6                        : 479
#      VCC                         : 1
# FlipFlops/Latches                : 542
#      FD                          : 28
#      FDR                         : 333
#      FDRE                        : 181
# Others                           : 1
#      usb_epp_dstm                : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             542  out of  54576     0%  
 Number of Slice LUTs:                 1011  out of  27288     3%  
    Number used as Logic:              1011  out of  27288     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1119
   Number with an unused Flip Flop:     577  out of   1119    51%  
   Number with an unused LUT:           108  out of   1119     9%  
   Number of fully used LUT-FF pairs:   434  out of   1119    38%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                         470
 Number of bonded IOBs:                   0  out of    218     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                      | Load  |
-----------------------------------+--------------------------------------------+-------+
SPLB_Clk                           | NONE(D_USB_EPP_DSTM_I/Write_Epp_Data_Mem_0)| 542   |
-----------------------------------+--------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.230ns (Maximum Frequency: 108.345MHz)
   Minimum input arrival time before clock: 5.302ns
   Maximum output required time after clock: 1.870ns
   Maximum combinational path delay: 0.000ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 9.230ns (frequency: 108.345MHz)
  Total number of paths / destination ports: 56065 / 716
-------------------------------------------------------------------------
Delay:               9.230ns (Levels of Logic = 7)
  Source:            PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0 (FF)
  Destination:       D_USB_EPP_DSTM_I/EPP_STATUS_REG_19 (FF)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0 to D_USB_EPP_DSTM_I/EPP_STATUS_REG_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.633   1.354  wrce_out_i_0 (wrce_out_i_0)
     end scope: 'I_DECODER'
     end scope: 'I_SLAVE_ATTACHMENT'
     end scope: 'PLBV46_SLAVE_SINGLE_I'
     begin scope: 'D_USB_EPP_DSTM_I'
     LUT4:I0->O           14   0.364   1.127  GND_38_o_slv_reg_write_sel[0]_equal_23_o<0>11 (N41)
     LUT6:I5->O           51   0.373   1.967  GND_38_o_slv_reg_write_sel[0]_equal_22_o<0>1 (GND_38_o_slv_reg_write_sel[0]_equal_22_o)
     LUT6:I4->O            4   0.373   0.804  _n0648_SW0_SW0 (N124)
     LUT6:I5->O           17   0.373   1.347  _n0648 (_n0648)
     LUT6:I4->O            1   0.373   0.000  PWR_43_o_EPP_STATUS_REG[0]_select_29_OUT<3>1 (PWR_43_o_EPP_STATUS_REG[0]_select_29_OUT<28>)
     FDR:D                     0.142          EPP_STATUS_REG_3
    ----------------------------------------
    Total                      9.230ns (2.631ns logic, 6.599ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 741 / 689
-------------------------------------------------------------------------
Offset:              5.302ns (Levels of Logic = 3)
  Source:            D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0:update_current_address_EPP (PAD)
  Destination:       D_USB_EPP_DSTM_I/EPP_STATUS_REG_31 (FF)
  Destination Clock: SPLB_Clk rising

  Data Path: D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0:update_current_address_EPP to D_USB_EPP_DSTM_I/EPP_STATUS_REG_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    usb_epp_dstm:update_current_address_EPP   25   0.000   1.781  usb_epp_dstm_inst_0 (update_current_address_EPP)
     LUT5:I1->O            1   0.364   1.299  out13_SW0 (N346)
     LUT6:I0->O            1   0.373   0.970  PWR_43_o_EPP_ADDRESS_REG[0]_select_28_OUT<24>21 (N47)
     LUT6:I3->O            1   0.373   0.000  PWR_43_o_EPP_STATUS_REG[0]_select_29_OUT<24>1 (PWR_43_o_EPP_STATUS_REG[0]_select_29_OUT<7>)
     FDR:D                     0.142          EPP_STATUS_REG_24
    ----------------------------------------
    Total                      5.302ns (1.252ns logic, 4.050ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 177 / 176
-------------------------------------------------------------------------
Offset:              1.870ns (Levels of Logic = 1)
  Source:            D_USB_EPP_DSTM_I/Read_Epp_Data_Mem_0 (FF)
  Destination:       D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0:EN_Mem_EPP (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: D_USB_EPP_DSTM_I/Read_Epp_Data_Mem_0 to D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0:EN_Mem_EPP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.633   0.864  Read_Epp_Data_Mem_0 (Read_Epp_Data_Mem_0)
     LUT2:I0->O            0   0.373   0.000  EN_Mem_EPP1 (EN_Mem_EPP)
    usb_epp_dstm:EN_Mem_EPP        0.000          usb_epp_dstm_inst_0
    ----------------------------------------
    Total                      1.870ns (1.006ns logic, 0.864ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 39 / 39
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 1)
  Source:            D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0:FIFOADR<1> (PAD)
  Destination:       FIFOADR<1> (PAD)

  Data Path: D_USB_EPP_DSTM_I/usb_epp_dstm_inst_0:FIFOADR<1> to FIFOADR<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    usb_epp_dstm:FIFOADR<1>    0   0.000   0.000  usb_epp_dstm_inst_0 (FIFOADR<1>)
     end scope: 'D_USB_EPP_DSTM_I'
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.27 secs
 
--> 

Total memory usage is 216544 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  194 (   0 filtered)
Number of infos    :   12 (   0 filtered)

