
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.080135                       # Number of seconds simulated
sim_ticks                                 80134594000                       # Number of ticks simulated
final_tick                                80134594000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 377550                       # Simulator instruction rate (inst/s)
host_op_rate                                   437729                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              152554106                       # Simulator tick rate (ticks/s)
host_mem_usage                                 688644                       # Number of bytes of host memory used
host_seconds                                   525.29                       # Real time elapsed on the host
sim_insts                                   198321984                       # Number of instructions simulated
sim_ops                                     229933311                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          264448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          338240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       851648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1454336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       264448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        264448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         8064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            8064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        13307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           126                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                126                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            3300048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4220899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      10627720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              18148666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       3300048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3300048                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          100631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               100631                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          100631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           3300048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4220899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     10627720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             18249297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22724                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        126                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22724                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      126                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1451840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1454336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 8064                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     39                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   80134522500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22724                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  126                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5579                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.265460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.561625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.921333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2937     52.64%     52.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1180     21.15%     73.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          301      5.40%     79.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          132      2.37%     81.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          112      2.01%     83.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           82      1.47%     85.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           47      0.84%     85.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           49      0.88%     86.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          739     13.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5579                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3759.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    440.475828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8380.860664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            5     83.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.650097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.816497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     16.67%     16.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5     83.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1694065257                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2119409007                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  113425000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     74677.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                93427.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        18.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     18.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.14                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17145                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      61                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3506981.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 22505280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 11954250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                90492360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 553320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2696425680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            622281540                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            170088000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5469046830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4236789600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      13982602305                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            27303535695                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            340.720954                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          78325180764                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    350449000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1148414000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  55298415000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  11033339606                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     310510486                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11993465908                       # Time in different power states
system.mem_ctrls_1.actEnergy                 17371620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9218055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                71478540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1725294480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            406205940                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            107146560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3622132260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2669313600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      15818252190                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            24446901495                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            305.073002                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          78963537589                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    218598000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     734638000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  64069070250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   6951350596                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     217638661                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   7943298493                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                46237455                       # Number of BP lookups
system.cpu.branchPred.condPredicted          26684750                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2395647                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             23883817                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                20826207                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.197984                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6890739                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             179828                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2277665                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2205350                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            72315                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        94695                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     80134594000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        160269189                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3711002                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      265925932                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    46237455                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           29922296                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     153538398                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4813558                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 5396                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           277                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         7634                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  90377806                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 34638                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          159669486                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.923437                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.041660                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 12435043      7.79%      7.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 55900435     35.01%     42.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 22788309     14.27%     57.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 68545699     42.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            159669486                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.288499                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.659246                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 10834503                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              17899828                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 122185054                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6402794                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2347307                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             19496706                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 61681                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              282485266                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               9998724                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2347307                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 20926685                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 9222935                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         430785                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 118212496                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8529278                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              272882467                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               4708589                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2223938                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2388137                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 301622                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1385806                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           364622685                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1287231704                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        360613696                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305748753                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 58873932                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9197                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6208                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  12758610                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             31079829                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24372389                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1148484                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5815507                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  268305717                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               11956                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 247251900                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2657671                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        38384361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    117692513                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            441                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     159669486                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.548523                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.030826                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            33499113     20.98%     20.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            35188225     22.04%     43.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            62345527     39.05%     82.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27174415     17.02%     99.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1461654      0.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 552      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       159669486                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                37942024     74.67%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1325      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8176158     16.09%     90.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4695215      9.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             192294696     77.77%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1831012      0.74%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30296354     12.25%     90.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            22826866      9.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              247251900                       # Type of FU issued
system.cpu.iq.rate                           1.542729                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    50814736                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.205518                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          707645647                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         306713864                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    241979032                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              298066606                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           712645                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5468690                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         3818                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11910                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2571119                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1024892                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         64407                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2347307                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3359617                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                127537                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           268317702                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              31079829                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24372389                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6205                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  20270                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 89512                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11910                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1393286                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1053209                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2446495                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             244116914                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              29264381                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3134986                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            29                       # number of nop insts executed
system.cpu.iew.exec_refs                     51714855                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 36306108                       # Number of branches executed
system.cpu.iew.exec_stores                   22450474                       # Number of stores executed
system.cpu.iew.exec_rate                     1.523168                       # Inst execution rate
system.cpu.iew.wb_sent                      242168106                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     241979048                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 156502773                       # num instructions producing a value
system.cpu.iew.wb_consumers                 362282886                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.509829                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.431991                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        33832505                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2336175                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    154338771                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.489796                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.799067                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     51205520     33.18%     33.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     50501794     32.72%     65.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     24970847     16.18%     82.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9664664      6.26%     88.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6535996      4.23%     92.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3573820      2.32%     94.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2593312      1.68%     96.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1419669      0.92%     97.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3873149      2.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    154338771                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198321984                       # Number of instructions committed
system.cpu.commit.committedOps              229933311                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412409                       # Number of memory references committed
system.cpu.commit.loads                      25611139                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34642987                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213034987                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279490                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180896944     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621002      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611139     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801254      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933311                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3873149                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    414230476                       # The number of ROB reads
system.cpu.rob.rob_writes                   532869546                       # The number of ROB writes
system.cpu.timesIdled                           12261                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          599703                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198321984                       # Number of Instructions Simulated
system.cpu.committedOps                     229933311                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.808126                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.808126                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.237431                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.237431                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                301878153                       # number of integer regfile reads
system.cpu.int_regfile_writes               172926141                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 833321321                       # number of cc regfile reads
system.cpu.cc_regfile_writes                144347755                       # number of cc regfile writes
system.cpu.misc_regfile_reads                49076471                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  11379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            690410                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.304044                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46942189                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            691434                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.891063                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          76911500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.304044                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          389                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          539                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97367090                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97367090                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     26221004                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26221004                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20709561                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20709561                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5908                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5908                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      46930565                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46930565                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46930565                       # number of overall hits
system.cpu.dcache.overall_hits::total        46930565                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       692768                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        692768                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       702731                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       702731                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          167                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          167                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1395499                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1395499                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1395499                       # number of overall misses
system.cpu.dcache.overall_misses::total       1395499                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7054917000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7054917000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   6190732007                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6190732007                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       964000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       964000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13245649007                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13245649007                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13245649007                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13245649007                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26913772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26913772                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412292                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412292                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6075                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6075                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     48326064                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48326064                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     48326064                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48326064                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.025740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025740                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032819                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032819                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.027490                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027490                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.028877                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028877                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028877                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028877                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10183.664661                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10183.664661                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8809.533103                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8809.533103                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  5772.455090                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5772.455090                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9491.693657                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9491.693657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9491.693657                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9491.693657                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          986                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       439988                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               246                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           55929                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.008130                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.866903                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       690410                       # number of writebacks
system.cpu.dcache.writebacks::total            690410                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       186476                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       186476                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       517578                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       517578                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          167                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          167                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       704054                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       704054                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       704054                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       704054                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       506292                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       506292                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       185153                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       185153                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       691445                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       691445                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       691445                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       691445                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5058524500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5058524500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1764674152                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1764674152                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6823198652                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6823198652                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6823198652                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6823198652                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018812                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018812                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008647                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008647                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014308                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014308                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014308                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014308                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data  9991.318251                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9991.318251                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9530.896891                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9530.896891                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  9868.028046                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9868.028046                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  9868.028046                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9868.028046                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            106683                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.651542                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            90264064                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            107195                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            842.054797                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         935470500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.651542                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         180862708                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        180862708                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     90264064                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        90264064                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      90264064                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         90264064                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     90264064                       # number of overall hits
system.cpu.icache.overall_hits::total        90264064                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       113687                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        113687                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       113687                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         113687                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       113687                       # number of overall misses
system.cpu.icache.overall_misses::total        113687                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1404367222                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1404367222                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1404367222                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1404367222                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1404367222                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1404367222                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     90377751                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     90377751                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     90377751                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     90377751                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     90377751                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     90377751                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001258                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001258                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001258                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001258                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001258                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001258                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12352.927089                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12352.927089                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12352.927089                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12352.927089                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12352.927089                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12352.927089                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       156521                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          906                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              7051                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.198412                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          906                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       106683                       # number of writebacks
system.cpu.icache.writebacks::total            106683                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         6480                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6480                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         6480                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6480                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         6480                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6480                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       107207                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       107207                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       107207                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       107207                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       107207                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       107207                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1242314238                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1242314238                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1242314238                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1242314238                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1242314238                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1242314238                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001186                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001186                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001186                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001186                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11587.995541                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11587.995541                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11587.995541                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11587.995541                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11587.995541                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11587.995541                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1436434                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1436763                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  285                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                175525                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       193                       # number of replacements
system.l2.tags.tagsinuse                 14511.728018                       # Cycle average of tags in use
system.l2.tags.total_refs                      714964                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18032                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     39.649734                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14084.847360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   426.880658                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.429835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.013027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.442863                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           484                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17355                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          451                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          754                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3237                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8712                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.014771                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.529633                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13547564                       # Number of tag accesses
system.l2.tags.data_accesses                 13547564                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       678585                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           678585                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       115319                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           115319                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             181756                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                181756                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          103058                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             103058                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         503166                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            503166                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                103058                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                684922                       # number of demand (read+write) hits
system.l2.demand_hits::total                   787980                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               103058                       # number of overall hits
system.l2.overall_hits::cpu.data               684922                       # number of overall hits
system.l2.overall_hits::total                  787980                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 11                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3398                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3398                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4137                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4137                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3114                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4137                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6512                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10649                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4137                       # number of overall misses
system.l2.overall_misses::cpu.data               6512                       # number of overall misses
system.l2.overall_misses::total                 10649                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    278381000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     278381000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    457632000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    457632000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1005691500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1005691500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     457632000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1284072500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1741704500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    457632000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1284072500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1741704500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       678585                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       678585                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       115319                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       115319                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               11                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         185154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            185154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       107195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         107195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       506280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        506280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            107195                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            691434                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               798629                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           107195                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           691434                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              798629                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.018352                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018352                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.038593                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.038593                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.006151                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006151                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.038593                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009418                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013334                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.038593                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009418                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013334                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 81924.955856                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81924.955856                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 110619.289340                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 110619.289340                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 322958.092486                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 322958.092486                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 110619.289340                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 197185.580467                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 163555.685980                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 110619.289340                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 197185.580467                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 163555.685980                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         4                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  126                       # number of writebacks
system.l2.writebacks::total                       126                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          1196                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1196                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           32                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           32                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             1228                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1233                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            1228                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1233                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       196792                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         196792                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            11                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2202                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2202                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4132                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4132                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3082                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3082                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9416                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       196792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           206208                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1239587236                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1239587236                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       172000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       172000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    231553000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    231553000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    432517500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    432517500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    984727500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    984727500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    432517500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1216280500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1648798000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    432517500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1216280500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1239587236                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2888385236                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.011893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.011893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.038547                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.038547                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.006088                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006088                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.038547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007642                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011790                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.038547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007642                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.258202                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  6298.971686                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  6298.971686                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15636.363636                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15636.363636                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 105155.767484                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105155.767484                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 104675.096805                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 104675.096805                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 319509.247242                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 319509.247242                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 104675.096805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 230181.775170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 175105.989805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 104675.096805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 230181.775170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  6298.971686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 14007.144417                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         22928                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3384                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20521                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          126                       # Transaction distribution
system.membus.trans_dist::CleanEvict               67                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2203                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2203                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20521                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        45652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1462400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1462400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22735                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22735    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22735                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33168258                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          119305216                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1595745                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       797118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3211                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         183485                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       183485                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  80134594000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            613486                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       678711                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       118508                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              67                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           199872                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           185154                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          185154                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        107207                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       506280                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       321084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2073300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2394384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     13688128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88438016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              102126144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          200077                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           998717                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.186961                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.389880                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 811996     81.30%     81.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 186721     18.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             998717                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1594965500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         160864888                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1037236340                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
