Source Block: hdl/projects/daq2/a10gx/system_top.v@169:179@HdlIdDef
  reg               phy_rst_reg = 0;


  // internal clocks and resets

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;

Diff Content:
- 174   wire              sys_125m_clk;

Clone Blocks:
Clone Blocks 1:
hdl/projects/usdrx1/a5gt/system_top.v@231:241

  // internal clocks and resets

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc_clk;

  // internal signals

Clone Blocks 2:
hdl/projects/daq2/a10gx/system_top.v@173:183

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals


Clone Blocks 3:
hdl/projects/daq2/a10gx/system_top.v@174:184
  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals

  wire              sys_pll_locked_s;

Clone Blocks 4:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@169:179
  reg               phy_rst_reg = 0;


  // internal clocks and resets

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;

Clone Blocks 5:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@170:180


  // internal clocks and resets

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

Clone Blocks 6:
hdl/projects/usdrx1/a5gt/system_top.v@230:240
  reg               phy_rst_reg = 0;

  // internal clocks and resets

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc_clk;


Clone Blocks 7:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@174:184
  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals

  wire              sys_pll_locked_s;

Clone Blocks 8:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@172:182
  // internal clocks and resets

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals

Clone Blocks 9:
hdl/projects/usdrx1/a5gt/system_top.v@233:243

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc_clk;

  // internal signals

  wire              sys_pll_locked_s;

Clone Blocks 10:
hdl/projects/usdrx1/a5gt/system_top.v@232:242
  // internal clocks and resets

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc_clk;

  // internal signals


Clone Blocks 11:
hdl/projects/daq2/a10gx/system_top.v@170:180


  // internal clocks and resets

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

Clone Blocks 12:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@173:183

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals


Clone Blocks 13:
hdl/projects/fmcjesdadc1/a5gt/system_top.v@171:181

  // internal clocks and resets

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;


Clone Blocks 14:
hdl/projects/daq2/a10gx/system_top.v@172:182
  // internal clocks and resets

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;

  // internal signals

Clone Blocks 15:
hdl/projects/usdrx1/a5gt/system_top.v@229:239
  reg     [  3:0]   phy_rst_cnt = 0;
  reg               phy_rst_reg = 0;

  // internal clocks and resets

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc_clk;

Clone Blocks 16:
hdl/projects/daq2/a10gx/system_top.v@171:181

  // internal clocks and resets

  wire              sys_125m_clk;
  wire              sys_25m_clk;
  wire              sys_2m5_clk;
  wire              eth_tx_clk;
  wire              rx_clk;
  wire              adc0_clk;
  wire              adc1_clk;


