<node description="Dynamic Reconfiguration Port (DRP) common registers within the GTH Quad" fwinfo="endpoint;width=9">
	<node id="qpll_cfg_15to00" address="0x32" mask="0xffff" />
	<node id="qpll_refclk_div" address="0x33" mask="0xf800" />
	<node id="qpll_cfg_26to16" address="0x33" mask="0x7ff" />
	<node id="qpll_lock_cfg" address="0x34" mask="0xffff" />
	<node id="qpll_fbdiv" address="0x36" mask="0x3ff" />
	<node id="qpll_fbdiv_ratio" address="0x37" mask="0x40" />
	<node id="qpll_clkout_cfg" address="0x37" mask="0x3c" />
</node>



