# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
do run_vis.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 15:29:44 on Dec 02,2025
# vlog -reportprogress 300 list.svh "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 15:29:46 on Dec 02,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8689) Ignoring plusarg '+acc'.  Did you mean '-voptargs=+acc'?
# vsim -gui "+acc" "+viz" top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 15:29:46 on Dec 02,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_4380\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3812) Design is being optimized...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: ../sbd/mac_sbd.sv(23): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(13): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_4380\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_4380\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 30892
#           Attempting to use alternate WLF file "./wlftk8b1iw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk8b1iw
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_rx_test             -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 22945: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 22945: uvm_test_top [STATUS] mac_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 22945: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 22945 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
do run_vis.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 15:41:06 on Dec 02,2025
# vlog -reportprogress 300 list.svh "+incdir+C:/uvm-1.2/src" "+define+ETH_WISHBONE_B3" "+define+PHY_MODE_100MBPS" 
# -- Compiling package uvm_pkg
# -- Compiling package list_svh_unit
# -- Importing package uvm_pkg
# -- Compiling module eth_clockgen
# -- Compiling module eth_cop
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_top
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface proc_intf
# -- Compiling interface mem_intf
# -- Compiling interface tx_intf
# -- Compiling interface rx_intf
# -- Compiling interface miim_intf
# -- Compiling module top
# 
# Top level modules:
# 	eth_cop
# 	eth_top
# 	top
# End time: 15:41:07 on Dec 02,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:41:07 on Dec 02,2025, Elapsed time: 0:11:21
# Errors: 0, Warnings: 5
# vsim -gui -visualizer top -sv_lib C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi 
# Start time: 15:41:08 on Dec 02,2025
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_17728\win64_cl-19.44.35217\export_tramp.dll
# ** Note: (vsim-3812) Design is being optimized...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Warning: ../sbd/mac_sbd.sv(23): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# ** Warning: ../proc/proc_seq_lib.sv(13): (vopt-2240) Treating stand-alone use of function 'read_by_name' as an implicit VOID cast.
# viscom:
# VISCOM: Start time: 15:41:10 on Dec 02,2025
# 
# VISCOM: QuestaSim C:/questasim64_2024.1/win64/VisualizerRls/bin/viscom.exe 2024.1 at 2024.02 Feb  1 2024
# VISCOM: Writing C:/Users/arpit/OneDrive/Desktop/Project/ETHERNET_MAC_VERIFICATION/sim/work/@_opt2/design.bin
# VISCOM: Done writing C:/Users/arpit/OneDrive/Desktop/Project/ETHERNET_MAC_VERIFICATION/sim/work/@_opt2/design.bin
# VISCOM: End time: 15:41:10 on Dec 02,2025, Elapsed time: 0:00:00 (Process Size : 127MB, Peak Process Size : 3GB)
# 
# 
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.proc_intf(fast)
# Loading work.mem_intf(fast)
# Loading work.tx_intf(fast)
# Loading work.rx_intf(fast)
# Loading work.miim_intf(fast)
# Loading work.uvm_pkg(fast)
# Loading work.list_svh_unit(fast)
# Loading work.top(fast)
# Compiling C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_17728\win64_cl-19.44.35217\exportwrapper.c
# Loading C:/Users/arpit/AppData/Local/Temp\arpit@JEDI_dpi_17728\win64_cl-19.44.35217\vsim_auto_compile.dll
# Loading C:/questasim64_2024.1/uvm-1.2/win64/uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: arpit  Hostname: JEDI  ProcessID: 30892
#           Attempting to use alternate WLF file "./wlfte8r8e0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte8r8e0
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test mac_rx_test...
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean vif
# UVM_INFO C:/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               mac_rx_test             -     @356 
#   env                      mac_env                 -     @369 
#     mac_sbd_i              mac_sbd                 -     @423 
#       imp_mem              uvm_analysis_imp_mem    -     @578 
#       imp_rx               uvm_analysis_imp_rx     -     @598 
#       imp_tx               uvm_analysis_imp_tx     -     @588 
#     mem_agent_i            mem_agent               -     @414 
#       mem_model_i          mem_model               -     @608 
#       mon                  mem_mon                 -     @617 
#         ap_port            uvm_analysis_port       -     @627 
#     miim_agent_i           miim_agent              -     @405 
#     proc_agent_i           proc_agent              -     @378 
#       drv                  proc_drv                -     @639 
#         rsp_port           uvm_analysis_port       -     @658 
#         seq_item_port      uvm_seq_item_pull_port  -     @648 
#       sqr                  uvm_sequencer           -     @668 
#         rsp_export         uvm_analysis_export     -     @677 
#         seq_item_export    uvm_seq_item_pull_imp   -     @795 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     rx_agent_i             rx_agent                -     @396 
#       drv                  rx_drv                  -     @811 
#         rsp_port           uvm_analysis_port       -     @830 
#         seq_item_port      uvm_seq_item_pull_port  -     @820 
#       mon                  rx_mon                  -     @977 
#         ap_port            uvm_analysis_port       -     @987 
#       sqr                  uvm_sequencer           -     @840 
#         rsp_export         uvm_analysis_export     -     @849 
#         seq_item_export    uvm_seq_item_pull_imp   -     @967 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     tx_agent_i             tx_agent                -     @387 
#       mon                  tx_mon                  -     @1003
#         ap_port            uvm_analysis_port       -     @1012
# --------------------------------------------------------------
# 
# UVM_INFO C:/uvm-1.2/src/base/uvm_objection.svh(1270) @ 22945: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../top/test_lib.sv(24) @ 22945: uvm_test_top [STATUS] mac_rx_test TEST PASSING
# UVM_INFO C:/uvm-1.2/src/base/uvm_report_server.svh(847) @ 22945: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    8
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [STATUS]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     3
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 22945 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm-1.2/src/base/uvm_root.svh line 517
