\hypertarget{group___f_m_c___l_l___exported__typedef}{}\doxysection{FMC Low Layer Exported Types}
\label{group___f_m_c___l_l___exported__typedef}\index{FMC Low Layer Exported Types@{FMC Low Layer Exported Types}}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___init_type_def}{FMC\+\_\+\+NORSRAM\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FMC NORSRAM Configuration Structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___n_o_r_s_r_a_m___timing_type_def}{FMC\+\_\+\+NORSRAM\+\_\+\+Timing\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FMC NORSRAM Timing parameters structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___n_a_n_d___init_type_def}{FMC\+\_\+\+NAND\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FMC NAND Configuration Structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___n_a_n_d___p_c_c___timing_type_def}{FMC\+\_\+\+NAND\+\_\+\+PCC\+\_\+\+Timing\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FMC NAND Timing parameters structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___init_type_def}{FMC\+\_\+\+SDRAM\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FMC SDRAM Configuration Structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___timing_type_def}{FMC\+\_\+\+SDRAM\+\_\+\+Timing\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FMC SDRAM Timing parameters structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___s_d_r_a_m___command_type_def}{FMC\+\_\+\+SDRAM\+\_\+\+Command\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SDRAM command parameters structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def}}~\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}}
\item 
\#define \mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga622edd64de89d4a45a09947818be1082}{FMC\+\_\+\+NORSRAM\+\_\+\+EXTENDED\+\_\+\+Type\+Def}}~\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}
\item 
\#define \mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\+\_\+\+NAND\+\_\+\+Type\+Def}}~\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\item 
\#define \mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}{FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def}}~\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\item 
\#define \mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga9c2af2ebad5bc8404a246fa7b2f0b926}{FMC\+\_\+\+NORSRAM\+\_\+\+DEVICE}}~\mbox{\hyperlink{group___peripheral__declaration_ga409771490258e51aa189077b63e2711b}{FMC\+\_\+\+Bank1\+\_\+R}}
\item 
\#define \mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c82a799431ec0d711161bb1277c9a0b}{FMC\+\_\+\+NORSRAM\+\_\+\+EXTENDED\+\_\+\+DEVICE}}~\mbox{\hyperlink{group___peripheral__declaration_ga5cdcf9fcfd0b117ba4b6c204bda5f092}{FMC\+\_\+\+Bank1\+E\+\_\+R}}
\item 
\#define \mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga5cff4bb2c897afc003cc45726e1e959f}{FMC\+\_\+\+NAND\+\_\+\+DEVICE}}~\mbox{\hyperlink{group___peripheral__declaration_ga4fdf310e0faefc84189f27f4186c6712}{FMC\+\_\+\+Bank3\+\_\+R}}
\item 
\#define \mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga1071d01ea617b4dc4823a095e3670260}{FMC\+\_\+\+SDRAM\+\_\+\+DEVICE}}~\mbox{\hyperlink{group___peripheral__declaration_ga93cb69a454aa0da5150c7864260f1e14}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+R}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___f_m_c___l_l___exported__typedef_ga5cff4bb2c897afc003cc45726e1e959f}\label{group___f_m_c___l_l___exported__typedef_ga5cff4bb2c897afc003cc45726e1e959f}} 
\index{FMC Low Layer Exported Types@{FMC Low Layer Exported Types}!FMC\_NAND\_DEVICE@{FMC\_NAND\_DEVICE}}
\index{FMC\_NAND\_DEVICE@{FMC\_NAND\_DEVICE}!FMC Low Layer Exported Types@{FMC Low Layer Exported Types}}
\doxysubsubsection{\texorpdfstring{FMC\_NAND\_DEVICE}{FMC\_NAND\_DEVICE}}
{\footnotesize\ttfamily \#define FMC\+\_\+\+NAND\+\_\+\+DEVICE~\mbox{\hyperlink{group___peripheral__declaration_ga4fdf310e0faefc84189f27f4186c6712}{FMC\+\_\+\+Bank3\+\_\+R}}}



Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00185}{185}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}\label{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}} 
\index{FMC Low Layer Exported Types@{FMC Low Layer Exported Types}!FMC\_NAND\_TypeDef@{FMC\_NAND\_TypeDef}}
\index{FMC\_NAND\_TypeDef@{FMC\_NAND\_TypeDef}!FMC Low Layer Exported Types@{FMC Low Layer Exported Types}}
\doxysubsubsection{\texorpdfstring{FMC\_NAND\_TypeDef}{FMC\_NAND\_TypeDef}}
{\footnotesize\ttfamily \#define FMC\+\_\+\+NAND\+\_\+\+Type\+Def~\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}}}



Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00180}{180}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{group___f_m_c___l_l___exported__typedef_ga9c2af2ebad5bc8404a246fa7b2f0b926}\label{group___f_m_c___l_l___exported__typedef_ga9c2af2ebad5bc8404a246fa7b2f0b926}} 
\index{FMC Low Layer Exported Types@{FMC Low Layer Exported Types}!FMC\_NORSRAM\_DEVICE@{FMC\_NORSRAM\_DEVICE}}
\index{FMC\_NORSRAM\_DEVICE@{FMC\_NORSRAM\_DEVICE}!FMC Low Layer Exported Types@{FMC Low Layer Exported Types}}
\doxysubsubsection{\texorpdfstring{FMC\_NORSRAM\_DEVICE}{FMC\_NORSRAM\_DEVICE}}
{\footnotesize\ttfamily \#define FMC\+\_\+\+NORSRAM\+\_\+\+DEVICE~\mbox{\hyperlink{group___peripheral__declaration_ga409771490258e51aa189077b63e2711b}{FMC\+\_\+\+Bank1\+\_\+R}}}



Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00183}{183}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{group___f_m_c___l_l___exported__typedef_ga3c82a799431ec0d711161bb1277c9a0b}\label{group___f_m_c___l_l___exported__typedef_ga3c82a799431ec0d711161bb1277c9a0b}} 
\index{FMC Low Layer Exported Types@{FMC Low Layer Exported Types}!FMC\_NORSRAM\_EXTENDED\_DEVICE@{FMC\_NORSRAM\_EXTENDED\_DEVICE}}
\index{FMC\_NORSRAM\_EXTENDED\_DEVICE@{FMC\_NORSRAM\_EXTENDED\_DEVICE}!FMC Low Layer Exported Types@{FMC Low Layer Exported Types}}
\doxysubsubsection{\texorpdfstring{FMC\_NORSRAM\_EXTENDED\_DEVICE}{FMC\_NORSRAM\_EXTENDED\_DEVICE}}
{\footnotesize\ttfamily \#define FMC\+\_\+\+NORSRAM\+\_\+\+EXTENDED\+\_\+\+DEVICE~\mbox{\hyperlink{group___peripheral__declaration_ga5cdcf9fcfd0b117ba4b6c204bda5f092}{FMC\+\_\+\+Bank1\+E\+\_\+R}}}



Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00184}{184}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{group___f_m_c___l_l___exported__typedef_ga622edd64de89d4a45a09947818be1082}\label{group___f_m_c___l_l___exported__typedef_ga622edd64de89d4a45a09947818be1082}} 
\index{FMC Low Layer Exported Types@{FMC Low Layer Exported Types}!FMC\_NORSRAM\_EXTENDED\_TypeDef@{FMC\_NORSRAM\_EXTENDED\_TypeDef}}
\index{FMC\_NORSRAM\_EXTENDED\_TypeDef@{FMC\_NORSRAM\_EXTENDED\_TypeDef}!FMC Low Layer Exported Types@{FMC Low Layer Exported Types}}
\doxysubsubsection{\texorpdfstring{FMC\_NORSRAM\_EXTENDED\_TypeDef}{FMC\_NORSRAM\_EXTENDED\_TypeDef}}
{\footnotesize\ttfamily \#define FMC\+\_\+\+NORSRAM\+\_\+\+EXTENDED\+\_\+\+Type\+Def~\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}}



Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00179}{179}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}\label{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}} 
\index{FMC Low Layer Exported Types@{FMC Low Layer Exported Types}!FMC\_NORSRAM\_TypeDef@{FMC\_NORSRAM\_TypeDef}}
\index{FMC\_NORSRAM\_TypeDef@{FMC\_NORSRAM\_TypeDef}!FMC Low Layer Exported Types@{FMC Low Layer Exported Types}}
\doxysubsubsection{\texorpdfstring{FMC\_NORSRAM\_TypeDef}{FMC\_NORSRAM\_TypeDef}}
{\footnotesize\ttfamily \#define FMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def~\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}}}



Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00178}{178}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{group___f_m_c___l_l___exported__typedef_ga1071d01ea617b4dc4823a095e3670260}\label{group___f_m_c___l_l___exported__typedef_ga1071d01ea617b4dc4823a095e3670260}} 
\index{FMC Low Layer Exported Types@{FMC Low Layer Exported Types}!FMC\_SDRAM\_DEVICE@{FMC\_SDRAM\_DEVICE}}
\index{FMC\_SDRAM\_DEVICE@{FMC\_SDRAM\_DEVICE}!FMC Low Layer Exported Types@{FMC Low Layer Exported Types}}
\doxysubsubsection{\texorpdfstring{FMC\_SDRAM\_DEVICE}{FMC\_SDRAM\_DEVICE}}
{\footnotesize\ttfamily \#define FMC\+\_\+\+SDRAM\+\_\+\+DEVICE~\mbox{\hyperlink{group___peripheral__declaration_ga93cb69a454aa0da5150c7864260f1e14}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+R}}}



Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00186}{186}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

\mbox{\Hypertarget{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}\label{group___f_m_c___l_l___exported__typedef_gaba1c548ce7fd2d0d4da284ad845ab6f5}} 
\index{FMC Low Layer Exported Types@{FMC Low Layer Exported Types}!FMC\_SDRAM\_TypeDef@{FMC\_SDRAM\_TypeDef}}
\index{FMC\_SDRAM\_TypeDef@{FMC\_SDRAM\_TypeDef}!FMC Low Layer Exported Types@{FMC Low Layer Exported Types}}
\doxysubsubsection{\texorpdfstring{FMC\_SDRAM\_TypeDef}{FMC\_SDRAM\_TypeDef}}
{\footnotesize\ttfamily \#define FMC\+\_\+\+SDRAM\+\_\+\+Type\+Def~\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}}



Definition at line \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source_l00181}{181}} of file \mbox{\hyperlink{stm32h7xx__ll__fmc_8h_source}{stm32h7xx\+\_\+ll\+\_\+fmc.\+h}}.

