<!doctype html><html lang=en><head><meta charset=utf-8><meta name=description content="How to add instructions to the GNU Assembler  Instruction Example Using cv.starti as an example:
1  cv.starti Ln, uimmL    Ln: 0 for inner loop, 1 for outer loop."><title>ðŸª… Morioh</title><meta name=viewport content="width=device-width,initial-scale=1"><link rel="shortcut icon" type=ico href=https://pietraferreira.github.io/quartz//favicon.ico><link href=https://pietraferreira.github.io/quartz/styles.5c5e8e492b01ec554ac9a86fe1e7f16f.min.css rel=stylesheet><link href=https://pietraferreira.github.io/quartz/styles/_light_syntax.86a48a52faebeaaf42158b72922b1c90.min.css rel=stylesheet id=theme-link><script src=https://pietraferreira.github.io/quartz/js/darkmode.a93be4d36d657139e957880e320dd457.min.js></script>
<script src=https://pietraferreira.github.io/quartz/js/util.fa8e74b4065b97e6980a72cc472e436f.min.js></script>
<link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/katex.min.css integrity=sha384-R4558gYOUz8mP9YWpZJjofhk+zx0AS11p36HnD2ZKj/6JR5z27gSSULCNHIRReVs crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/katex.min.js integrity=sha384-z1fJDqw8ZApjGO3/unPWUPsIymfsJmyrDVWC8Tv/a1HeOtGmkwNd/7xUS0Xcnvsx crossorigin=anonymous></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/contrib/auto-render.min.js integrity=sha384-+XBljXPPiv+OzfbB3cVmLHf4hdUFHlWNZN5spNQ7rmHTXpd7WvJum6fIACpNNfIR crossorigin=anonymous></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.16.2/dist/contrib/copy-tex.min.js integrity=sha384-ww/583aHhxWkz5DEVn6OKtNiIaLi2iBRNZXfJRiY1Ai7tnJ9UXpEsyvOITVpTl4A crossorigin=anonymous></script>
<script src=https://unpkg.com/@floating-ui/core@0.7.3></script>
<script src=https://unpkg.com/@floating-ui/dom@0.5.4></script>
<script src=https://pietraferreira.github.io/quartz/js/popover.9b72b70bd35617d0635e9d15463662b2.min.js></script>
<script src=https://pietraferreira.github.io/quartz/js/code-title.b35124ad8db0ba37162b886afb711cbc.min.js></script>
<script src=https://pietraferreira.github.io/quartz/js/clipboard.c20857734e53a3fb733b7443879efa61.min.js></script>
<script src=https://pietraferreira.github.io/quartz/js/callouts.7723cac461d613d118ee8bb8216b9838.min.js></script>
<script>const SEARCH_ENABLED=!1,PRODUCTION=!0,BASE_URL="https://pietraferreira.github.io/quartz/",fetchData=Promise.all([fetch("https://pietraferreira.github.io/quartz/indices/linkIndex.3c7e142e22168f58480791f74b411955.min.json").then(e=>e.json()).then(e=>({index:e.index,links:e.links})),fetch("https://pietraferreira.github.io/quartz/indices/contentIndex.b9f79c2e3b636bd3e22ac7aed36f6ad9.min.json").then(e=>e.json())]).then(([{index:e,links:t},n])=>({index:e,links:t,content:n})),render=()=>{const e=new URL(BASE_URL),t=e.pathname,n=window.location.pathname,s=t==n;addCopyButtons(),addTitleToCodeBlocks(),addCollapsibleCallouts(),initPopover("https://pietraferreira.github.io/quartz",!0,!0);const o=document.getElementById("footer");if(o){const e=document.getElementById("graph-container");if(!e)return requestAnimationFrame(render);e.textContent="";const t=s&&!1;drawGraph("https://pietraferreira.github.io/quartz",t,[{"/moc":"#4388cc"}],t?{centerForce:1,depth:-1,enableDrag:!0,enableLegend:!1,enableZoom:!0,fontSize:.5,linkDistance:1,opacityScale:3,repelForce:1,scale:1.4}:{centerForce:1,depth:1,enableDrag:!0,enableLegend:!1,enableZoom:!0,fontSize:.6,linkDistance:1,opacityScale:3,repelForce:2,scale:1.2})}},init=(e=document)=>{addCopyButtons(),addTitleToCodeBlocks(),renderMathInElement(e.body,{delimiters:[{left:"$$",right:"$$",display:!0},{left:"$",right:"$",display:!1}],macros:{'â€™':"'"},throwOnError:!1})}</script><script type=module>
    import { attachSPARouting } from "https:\/\/pietraferreira.github.io\/quartz\/js\/router.9d4974281069e9ebb189f642ae1e3ca2.min.js"
    attachSPARouting(init, render)
  </script></head><script async src="https://www.googletagmanager.com/gtag/js?id=G-XYFD95KB4J"></script>
<script>var doNotTrack=!1;if(!doNotTrack){window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments)}gtag("js",new Date),gtag("config","G-XYFD95KB4J",{anonymize_ip:!1})}</script><body><div id=search-container><div id=search-space><input autocomplete=off id=search-bar name=search type=text aria-label=Search placeholder="Search for something..."><div id=results-container></div></div></div><script src=https://cdn.jsdelivr.net/npm/flexsearch@0.7.21/dist/flexsearch.bundle.js integrity="sha256-i3A0NZGkhsKjVMzFxv3ksk0DZh3aXqu0l49Bbh0MdjE=" crossorigin=anonymous defer></script>
<script defer src=https://pietraferreira.github.io/quartz/js/full-text-search.51f0b1753e9b30839d053f8a98cc20d1.min.js></script><div class=singlePage><header><h1 id=page-title><a href=https://pietraferreira.github.io/quartz/>ðŸª… Morioh</a></h1><div class=spacer></div><div id=search-icon><p>Search</p><svg tabindex="0" aria-labelledby="title desc" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 19.9 19.7"><title id="title">Search Icon</title><desc id="desc">Icon to open search</desc><g class="search-path" fill="none"><path stroke-linecap="square" d="M18.5 18.3l-5.4-5.4"/><circle cx="8" cy="8" r="7"/></g></svg></div><div class=darkmode><input class=toggle id=darkmode-toggle type=checkbox tabindex=-1>
<label id=toggle-label-light for=darkmode-toggle tabindex=-1><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" id="dayIcon" viewBox="0 0 35 35" style="enable-background:new 0 0 35 35"><title>Light Mode</title><path d="M6 17.5C6 16.672 5.328 16 4.5 16h-3C.672 16 0 16.672.0 17.5S.672 19 1.5 19h3C5.328 19 6 18.328 6 17.5zM7.5 26c-.414.0-.789.168-1.061.439l-2 2C4.168 28.711 4 29.086 4 29.5 4 30.328 4.671 31 5.5 31c.414.0.789-.168 1.06-.44l2-2C8.832 28.289 9 27.914 9 27.5 9 26.672 8.329 26 7.5 26zm10-20C18.329 6 19 5.328 19 4.5v-3C19 .672 18.329.0 17.5.0S16 .672 16 1.5v3C16 5.328 16.671 6 17.5 6zm10 3c.414.0.789-.168 1.06-.439l2-2C30.832 6.289 31 5.914 31 5.5 31 4.672 30.329 4 29.5 4c-.414.0-.789.168-1.061.44l-2 2C26.168 6.711 26 7.086 26 7.5 26 8.328 26.671 9 27.5 9zM6.439 8.561C6.711 8.832 7.086 9 7.5 9 8.328 9 9 8.328 9 7.5c0-.414-.168-.789-.439-1.061l-2-2C6.289 4.168 5.914 4 5.5 4 4.672 4 4 4.672 4 5.5c0 .414.168.789.439 1.06l2 2.001zM33.5 16h-3c-.828.0-1.5.672-1.5 1.5s.672 1.5 1.5 1.5h3c.828.0 1.5-.672 1.5-1.5S34.328 16 33.5 16zM28.561 26.439C28.289 26.168 27.914 26 27.5 26c-.828.0-1.5.672-1.5 1.5.0.414.168.789.439 1.06l2 2C28.711 30.832 29.086 31 29.5 31c.828.0 1.5-.672 1.5-1.5.0-.414-.168-.789-.439-1.061l-2-2zM17.5 29c-.829.0-1.5.672-1.5 1.5v3c0 .828.671 1.5 1.5 1.5s1.5-.672 1.5-1.5v-3C19 29.672 18.329 29 17.5 29zm0-22C11.71 7 7 11.71 7 17.5S11.71 28 17.5 28 28 23.29 28 17.5 23.29 7 17.5 7zm0 18c-4.136.0-7.5-3.364-7.5-7.5s3.364-7.5 7.5-7.5 7.5 3.364 7.5 7.5S21.636 25 17.5 25z"/></svg></label><label id=toggle-label-dark for=darkmode-toggle tabindex=-1><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" id="nightIcon" viewBox="0 0 100 100" style="enable-background='new 0 0 100 100'"><title>Dark Mode</title><path d="M96.76 66.458c-.853-.852-2.15-1.064-3.23-.534-6.063 2.991-12.858 4.571-19.655 4.571C62.022 70.495 50.88 65.88 42.5 57.5 29.043 44.043 25.658 23.536 34.076 6.47c.532-1.08.318-2.379-.534-3.23-.851-.852-2.15-1.064-3.23-.534-4.918 2.427-9.375 5.619-13.246 9.491-9.447 9.447-14.65 22.008-14.65 35.369.0 13.36 5.203 25.921 14.65 35.368s22.008 14.65 35.368 14.65c13.361.0 25.921-5.203 35.369-14.65 3.872-3.871 7.064-8.328 9.491-13.246C97.826 68.608 97.611 67.309 96.76 66.458z"/></svg></label></div></header><article><p class=meta>Last updated
Nov 24, 2022
<a href=https://github.com/jackyzha0/quartz/tree/hugo/content/notes/general/how-to-add-instructions-to-as-slides.md rel=noopener>Edit Source</a></p><ul class=tags><li><a href=https://pietraferreira.github.io/quartz/tags/help/>Help</a></li><li><a href=https://pietraferreira.github.io/quartz/tags/work/>Work</a></li><li><a href=https://pietraferreira.github.io/quartz/tags/slides/>Slides</a></li></ul><aside class=mainTOC><details><summary>Table of Contents</summary><nav id=TableOfContents><ol><li><a href=#instruction-example>Instruction Example</a></li><li><a href=#summary-of-changes>Summary of changes</a></li><li><a href=#encoding-riscv-opcc>Encoding (riscv-opc.c)</a></li><li><a href=#decoding>Decoding</a></li><li><a href=#testing-gas>Testing GAS</a></li><li><a href=#zc>Zc*</a><ol><li><a href=#zca>Zca</a></li><li><a href=#zcf-rv32-only>Zcf (RV32 only)</a></li><li><a href=#zcb>Zcb</a></li><li><a href=#zcmb>Zcmb</a></li></ol></li><li><a href=#example>Example</a></li></ol></nav></details></aside><a href=#how-to-add-instructions-to-the-gnu-assembler><h1 id=how-to-add-instructions-to-the-gnu-assembler><span class=hanchor arialabel=Anchor># </span>How to add instructions to the GNU Assembler</h1></a><hr><a href=#instruction-example><h2 id=instruction-example><span class=hanchor arialabel=Anchor># </span>Instruction Example</h2></a><p>Using <strong>cv.starti</strong> as an example:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>cv.starti Ln, uimmL
</span></span></code></pre></td></tr></table></div></div><ul><li><strong>Ln</strong>: 0 for inner loop, 1 for outer loop.</li><li><strong>uimmL</strong>: offset of the start of the loop.</li></ul><p><img src=https://pietraferreira.github.io/quartz//file///home/pietra/Pictures/starti-bits.png width=auto alt=Image></p><hr><a href=#summary-of-changes><h2 id=summary-of-changes><span class=hanchor arialabel=Anchor># </span>Summary of changes</h2></a><p>We mainly need to change the <strong>opcodes</strong> library.</p><ol><li>Table driven encoding and decoding of instructions (<strong>riscv-opc.c</strong> (encoding) and <strong>riscv-dis.c</strong> (decoding)).</li><li>Change the assembler (<strong>gas/config</strong>) to use the new tables (<strong>tc-riscv.c</strong> and <strong>tc-riscv.h</strong>).</li><li>Extend relocations: modify BFD in <strong>bfd/</strong>.</li></ol><hr><a href=#encoding-riscv-opcc><h2 id=encoding-riscv-opcc><span class=hanchor arialabel=Anchor># </span>Encoding (riscv-opc.c)</h2></a><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-c data-lang=c><span class=line><span class=cl><span class=p>{</span><span class=s>&#34;cv.starti&#34;</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=n>INSN_CLASS_COREV_HWLP</span><span class=p>,</span> <span class=s>&#34;di,b1&#34;</span><span class=p>,</span>  
</span></span><span class=line><span class=cl>  <span class=n>MATCH_CV_STARTI</span><span class=p>,</span> <span class=n>MASK_CV_STARTI</span><span class=p>,</span> <span class=n>match_opcode</span><span class=p>,</span> <span class=mi>0</span><span class=p>}</span>
</span></span></code></pre></td></tr></table></div></div><ul><li>Instruction mnemonic: <strong>cv.starti</strong></li><li>xlen: base ISA required for this, either <strong>32</strong> (RV32), <strong>64</strong> (RV64) or <strong>0</strong> (both).</li><li>Instruction class: defined in <strong>include/opcode/riscv.h:riscv_insn_class</strong>.</li><li>Instruction operands: <strong>di</strong> maps to the loop number and <strong>b1</strong> maps to the unsigned immediate value (<strong>cv.starti Ln(di), uimmL(b1)</strong>).</li></ul><hr><ul><li>Match and Mask: defined in <strong>include/opcode/riscv-opc.h</strong></li><li>Mask -> <strong>preset bits</strong>, hard code common encoding fields in the instruction, such as the opcode.</li><li>Match -> the <strong>opcode</strong>, mask preset bits with 1 in the operand encoding fields.</li></ul><hr><p>You can see that how it is calculated here. So if you exclusive OR something with the MATCH, and all bits are the same as MASK, then the return will be 0:</p><p><strong>((insn ^ MATCH) & MASK) <mark>0</strong>.</p><p><img src=https://pietraferreira.github.io/quartz//file///home/pietra/Pictures/starti-mask-match.png width=auto alt=file:///home/pietra/Pictures/starti-mask-match.png>
Here it hard codes the <strong>source register</strong>, <strong>function</strong>, the <strong>destination register</strong> and the <strong>opcode</strong>.</p><hr><p>We then have our match field checking the encoding.</p><ul><li><strong>Match function</strong>: determines if a word corresponds to this instruction, if the instruction doesn&rsquo;t require additional assistance then you can use <strong>match_opcode</strong>. It checks the logic behind mask and match:</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-c data-lang=c><span class=line><span class=cl><span class=k>static</span> <span class=kt>int</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=nf>match_opcode</span> <span class=p>(</span><span class=k>const</span> <span class=k>struct</span> <span class=n>riscv_opcode</span> <span class=o>*</span><span class=n>op</span><span class=p>,</span> <span class=n>insn_t</span> <span class=n>insn</span><span class=p>)</span>
</span></span><span class=line><span class=cl><span class=p>{</span>
</span></span><span class=line><span class=cl>  <span class=k>return</span> <span class=p>((</span><span class=n>insn</span> <span class=o>^</span> <span class=n>op</span><span class=o>-&gt;</span><span class=n>match</span><span class=p>)</span> <span class=o>&amp;</span> <span class=n>op</span><span class=o>-&gt;</span><span class=n>mask</span><span class=p>)</span> <span class=o></mark></span> <span class=mi>0</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=p>}</span>
</span></span></code></pre></td></tr></table></div></div><hr><ul><li>Pinfo: collection of bits describing the instruction, mainly any relevant hazard information.</li></ul><hr><a href=#decoding><h2 id=decoding><span class=hanchor arialabel=Anchor># </span>Decoding</h2></a><p>Add instructions to the <strong>print_insn_args</strong> function, which disassembles the bit stream:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-c data-lang=c><span class=line><span class=cl><span class=cm>/* CORE-V Specific.  */</span>                                                       
</span></span><span class=line><span class=cl>    <span class=k>case</span> <span class=sc>&#39;b&#39;</span><span class=o>:</span>                                                                                              
</span></span><span class=line><span class=cl>      <span class=k>if</span> <span class=p>(</span><span class=n>oparg</span><span class=p>[</span><span class=mi>1</span><span class=p>]</span> <span class=o><mark></span> <span class=sc>&#39;1&#39;</span><span class=p>)</span>                                                        
</span></span><span class=line><span class=cl>        <span class=p>{</span>                                                                                                  
</span></span><span class=line><span class=cl>          <span class=n>info</span><span class=o>-&gt;</span><span class=n>target</span> <span class=o>=</span> <span class=p>(</span><span class=n>EXTRACT_ITYPE_IMM</span> <span class=p>(</span><span class=n>l</span><span class=p>)</span><span class=o>&lt;&lt;</span><span class=mi>1</span><span class=p>)</span> <span class=o>+</span> <span class=n>pc</span><span class=p>;</span> <span class=o>++</span><span class=n>oparg</span><span class=p>;</span>                                         
</span></span><span class=line><span class=cl>          <span class=p>(</span><span class=o>*</span><span class=n>info</span><span class=o>-&gt;</span><span class=n>print_address_func</span><span class=p>)</span> <span class=p>(</span><span class=n>info</span><span class=o>-&gt;</span><span class=n>target</span><span class=p>,</span> <span class=n>info</span><span class=p>);</span>                                                
</span></span><span class=line><span class=cl>          <span class=k>break</span><span class=p>;</span>                                                                                           
</span></span><span class=line><span class=cl>         <span class=p>}</span> 
</span></span></code></pre></td></tr></table></div></div><hr><ul><li><strong>EXTRACT_ITYPE_UIMM (l)</strong>: extracts only the required bits from <strong>l</strong>, defined in <strong>include/opcode/riscv.h</strong>:</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-c data-lang=c><span class=line><span class=cl><span class=cp>#define EXTRACT_CV_HWLP_UIMM5(x) \                                                                       
</span></span></span><span class=line><span class=cl><span class=cp></span>    <span class=p>(</span><span class=n>RV_X</span><span class=p>(</span><span class=n>x</span><span class=p>,</span> <span class=mi>15</span><span class=p>,</span> <span class=mi>5</span><span class=p>))</span>
</span></span></code></pre></td></tr></table></div></div><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-c data-lang=c><span class=line><span class=cl> <span class=cp>#define RV_X(x, s, n)  (((x) &gt;&gt; (s)) &amp; ((1 &lt;&lt; (n)) - 1)) 
</span></span></span></code></pre></td></tr></table></div></div><hr><p>Then we go to <strong>gas/config/tc-riscv.c</strong> and add the instructions to the <strong>validate_riscv_insn</strong> function - which validates all bits in the instruction are set:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-c data-lang=c><span class=line><span class=cl><span class=k>case</span> <span class=sc>&#39;d&#39;</span><span class=o>:</span>                                                                                              
</span></span><span class=line><span class=cl>      <span class=k>if</span> <span class=p>(</span><span class=n>oparg</span><span class=p>[</span><span class=mi>1</span><span class=p>]</span> <span class=o></mark></span> <span class=sc>&#39;i&#39;</span><span class=p>)</span>                                                             
</span></span><span class=line><span class=cl>        <span class=p>{</span>                                                                              
</span></span><span class=line><span class=cl>          <span class=n>used_bits</span> <span class=o>|=</span> <span class=n>ENCODE_CV_HWLP_LN</span><span class=p>(</span><span class=o>-</span><span class=mi>1U</span><span class=p>);</span>                                         
</span></span><span class=line><span class=cl>          <span class=o>++</span><span class=n>oparg</span><span class=p>;</span>                                                                     
</span></span><span class=line><span class=cl>          <span class=k>break</span><span class=p>;</span>                                                                       
</span></span><span class=line><span class=cl>        <span class=p>}</span> 
</span></span></code></pre></td></tr></table></div></div><hr><p>You can see this <strong>ENCODE_CV_HWLP_LN</strong> macro in <strong>include/opcode/riscv.h</strong>:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-c data-lang=c><span class=line><span class=cl><span class=cp>#define ENCODE_CV_HWLP_LN(x) \                                                  
</span></span></span><span class=line><span class=cl><span class=cp></span>   <span class=p>(</span><span class=n>RV_X</span><span class=p>(</span><span class=n>x</span><span class=p>,</span> <span class=mi>0</span><span class=p>,</span> <span class=mi>1</span><span class=p>)</span> <span class=o>&lt;&lt;</span> <span class=mi>7</span><span class=p>)</span>  
</span></span></code></pre></td></tr></table></div></div><hr><p>Add the operand to the <code>riscv_ip</code> function - which assembles an instruction into its binary format:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-c data-lang=c><span class=line><span class=cl><span class=k>case</span> <span class=sc>&#39;d&#39;</span><span class=o>:</span> <span class=cm>/* Destination register.  */</span>                                                             
</span></span><span class=line><span class=cl>          <span class=k>if</span> <span class=p>(</span><span class=n>oparg</span><span class=p>[</span><span class=mi>1</span><span class=p>]</span> <span class=o>==</span> <span class=sc>&#39;i&#39;</span><span class=p>)</span>                                                    
</span></span><span class=line><span class=cl>      <span class=p>{</span>                                                                                                    
</span></span><span class=line><span class=cl>        <span class=o>++</span><span class=n>oparg</span><span class=p>;</span>                                                                  
</span></span><span class=line><span class=cl>        <span class=n>my_getExpression</span> <span class=p>(</span><span class=n>imm_expr</span><span class=p>,</span> <span class=n>asarg</span><span class=p>);</span>                                                                
</span></span><span class=line><span class=cl>        <span class=n>asarg</span> <span class=o>=</span> <span class=n>expr_end</span><span class=p>;</span>                                                         
</span></span><span class=line><span class=cl>        <span class=k>if</span> <span class=p>(</span><span class=n>imm_expr</span><span class=o>-&gt;</span><span class=n>X_op</span> <span class=o>!=</span> <span class=n>O_constant</span> <span class=o>||</span>                                       
</span></span><span class=line><span class=cl>            <span class=n>imm_expr</span><span class=o>-&gt;</span><span class=n>X_add_number</span> <span class=o>&lt;</span> <span class=mi>0</span> <span class=o>||</span> <span class=n>imm_expr</span><span class=o>-&gt;</span><span class=n>X_add_number</span> <span class=o>&gt;</span> <span class=mi>1</span><span class=p>)</span>             
</span></span><span class=line><span class=cl>          <span class=n>as_bad</span> <span class=p>(</span><span class=n>_</span><span class=p>(</span><span class=s>&#34;%s loop number must be 0 or 1&#34;</span><span class=p>),</span>                                                      
</span></span><span class=line><span class=cl>            <span class=n>ip</span><span class=o>-&gt;</span><span class=n>insn_mo</span><span class=o>-&gt;</span><span class=n>name</span><span class=p>);</span>                                                   
</span></span><span class=line><span class=cl>        <span class=n>INSERT_OPERAND</span> <span class=p>(</span><span class=n>LN</span><span class=p>,</span> <span class=o>*</span><span class=n>ip</span><span class=p>,</span> <span class=n>imm_expr</span><span class=o>-&gt;</span><span class=n>X_add_number</span><span class=p>);</span>                                                  
</span></span><span class=line><span class=cl>        <span class=k>continue</span><span class=p>;</span>                                                                                          
</span></span><span class=line><span class=cl>      <span class=p>}</span> 
</span></span></code></pre></td></tr></table></div></div><hr><p><strong>INSERT_OPERAND()</strong>: to ensure that the it works correctly (in the RISC-V header file) a <strong>mask</strong> for the bits encoded for the operand and the <strong>offset</strong> of the encoded bits must be defined.</p><p>These are used in the <strong>INSERT_OPERAND</strong> macro along with the instructions opcode, and the actual value of the operand, to produce the instructions binary representation.</p><hr><ul><li>Add masks to <code>include/opcode/riscv.h</code>:</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-c data-lang=c><span class=line><span class=cl><span class=cp>#define OP_MASK_LN              0x1                                                                      
</span></span></span><span class=line><span class=cl><span class=cp>#define OP_SH_LN                7
</span></span></span></code></pre></td></tr></table></div></div><ul><li><strong>OP_MASK_LN</strong>: bits encoded.</li><li><strong>OP_SH_LN</strong>: first bit encoded position.</li></ul><p>Used by:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-c data-lang=c><span class=line><span class=cl>  <span class=cm>/* Change INSN&#39;s opcode so that the operand given by FIELD has value VALUE.     
</span></span></span><span class=line><span class=cl><span class=cm>     INSN is a riscv_cl_insn structure and VALUE is evaluated exactly once.  */</span>   
</span></span><span class=line><span class=cl>  <span class=err>#</span><span class=n>define</span> <span class=n>INSERT_OPERAND</span><span class=p>(</span><span class=n>FIELD</span><span class=p>,</span> <span class=n>INSN</span><span class=p>,</span> <span class=n>VALUE</span><span class=p>)</span> <span class=err>\</span>                                                             
</span></span><span class=line><span class=cl>    <span class=n>INSERT_BITS</span> <span class=p>((</span><span class=n>INSN</span><span class=p>).</span><span class=n>insn_opcode</span><span class=p>,</span> <span class=n>VALUE</span><span class=p>,</span> <span class=n>OP_MASK_</span><span class=err>##</span><span class=n>FIELD</span><span class=p>,</span> <span class=n>OP_SH_</span><span class=err>##</span><span class=n>FIELD</span><span class=p>)</span>
</span></span></code></pre></td></tr></table></div></div><hr><p>Usage:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-c data-lang=c><span class=line><span class=cl><span class=n>INSERT_OPERAND</span> <span class=p>(</span><span class=n>LN</span><span class=p>,</span> <span class=o>*</span><span class=n>ip</span><span class=p>,</span> <span class=n>imm_expr</span><span class=o>-&gt;</span><span class=n>X_add_number</span><span class=p>);</span>
</span></span></code></pre></td></tr></table></div></div><hr><a href=#testing-gas><h2 id=testing-gas><span class=hanchor arialabel=Anchor># </span>Testing GAS</h2></a><ul><li><p>Input: <strong>&lt;filename>.s</strong></p></li><li><p>Output: <strong>&lt;filename>.d</strong></p></li><li><p>Error output: <strong>&lt;filename>.l</strong></p></li><li><p>Tests are in <strong>gas/testsuite/gas/riscv/</strong>.</p></li><li><p>Settings are in <strong>riscv.exp</strong>.</p></li></ul><hr><p>For example <code>cv-hwloop-starti.s</code>:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>target:
</span></span><span class=line><span class=cl>      cv.starti 0, 0
</span></span><span class=line><span class=cl>      cv.starti 1, 3020
</span></span><span class=line><span class=cl>      cv.starti 0, 4094
</span></span></code></pre></td></tr></table></div></div><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>#as: -march=rv32i_xcorev
</span></span><span class=line><span class=cl>#objdump: -d
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>.*:[ 	]+file format .*
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Disassembly of section .text:
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>0+000 &lt;target&gt;:
</span></span><span class=line><span class=cl>[ 	]+0:[ 	]+0000007b[ 	]+cv.starti[ 	]+0,0 &lt;target&gt;
</span></span><span class=line><span class=cl>[ 	]+4:[ 	]+5e6000fb[ 	]+cv.starti[ 	]+1,bd0 +&lt;target\+0xbd0&gt;
</span></span><span class=line><span class=cl>[ 	]+8:[ 	]+7ff0007b[ 	]+cv.starti[ 	]+0,1006 +&lt;target\+0x1006&gt;
</span></span></code></pre></td></tr></table></div></div><hr><p>Here you can see me assembling it manually:</p><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>pietraferreira@tom:~$ cat test-hwlp.s <span class=o>&amp;&amp;</span> riscv32-corev-elf-as -march<span class=o>=</span>rv32imc_xcorev1p0 test-hwlp.s <span class=o>&amp;&amp;</span> riscv32-corev-elf-objdump -rd a.out 
</span></span><span class=line><span class=cl>cv.starti 0, <span class=m>0</span>
</span></span><span class=line><span class=cl>cv.starti 1, <span class=m>3020</span>
</span></span><span class=line><span class=cl>cv.starti 0, <span class=m>4094</span> 
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>a.out:     file format elf32-littleriscv
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl>Disassembly of section .text:
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=m>00000000</span> &lt;.text&gt;:
</span></span><span class=line><span class=cl>   0:	0000007b          	cv.starti	0,0x0
</span></span><span class=line><span class=cl>   4:	5e6000fb          	cv.starti	1,0xbd0
</span></span><span class=line><span class=cl>   8:	7ff0007b          	cv.starti	0,0x1006
</span></span></code></pre></td></tr></table></div></div><hr><a href=#zc><h2 id=zc><span class=hanchor arialabel=Anchor># </span>Zc*</h2></a><p>Group of extensions which define subsets of the existing C extensions (<strong>Zca</strong>, <strong>Zcf</strong>) and new extensions which only contain 16-bit encodings.</p><p>There seems to be no tests for any <strong>Zc</strong> instructions.</p><hr><a href=#zca><h3 id=zca><span class=hanchor arialabel=Anchor># </span>Zca</h3></a><p>All of the existing C extension, <strong>excluding</strong> all 16-bit floating point loads and stores: c.flw, c.flwsp, c.fsw, c.fswsp, c.fld, c.fldsp, c.fsd, c.fsdsp.</p><p>It seems like it defines a subset of C with the floating point load/stores removed (<strong>excl.c.f</strong>).</p><hr><a href=#zcf-rv32-only><h3 id=zcf-rv32-only><span class=hanchor arialabel=Anchor># </span>Zcf (RV32 only)</h3></a><p>It is the existing set of single precision floating point loads and stores: c.flw, c.flwsp, c.fsw, c.fswsp.</p><p>It <strong>requires</strong> Zca.</p><hr><a href=#zcb><h3 id=zcb><span class=hanchor arialabel=Anchor># </span>Zcb</h3></a><p>Heavily depends on other extensions.</p><p>For example, <strong>c.mul</strong> is only implemented if <strong>M</strong> or <strong>Zmmul</strong> is implemented, <strong>c.sext.b</strong> is only implemented if <strong>Zbb</strong> is implemented.</p><p>Here we have loads, stores, zero/sign extend, not and multiply. All but <strong>c.not</strong> are compatible with <strong>RV32</strong> and <strong>RV64</strong>.</p><hr><a href=#zcmb><h3 id=zcmb><span class=hanchor arialabel=Anchor># </span>Zcmb</h3></a><p>This is <strong>incompatible</strong> with the full C-extension, however it is compatible with <strong>F</strong>, <strong>D</strong> and <strong>Zdinx</strong>.</p><p>It requires <strong>Zcb</strong>, which requires <strong>Zca</strong>.</p><hr><a href=#example><h2 id=example><span class=hanchor arialabel=Anchor># </span>Example</h2></a><p><strong>c.lbu</strong>: load unsigned byte, 16-bit encoding:</p><p><code>c.lbu rd', uimm(rs1')</code></p><p><img src=https://pietraferreira.github.io/quartz//file///home/pietra/Pictures/clbu-encoding.png width=auto alt=file:///home/pietra/Pictures/clbu-encoding.png></p><table><thead><tr><th>FUNCT3</th><th>&mdash;</th><th>rs1</th><th>uimm</th><th>rd</th><th>c0</th></tr></thead><tbody><tr><td>100</td><td>000</td><td>rrr</td><td>ii</td><td>ddd</td><td>00</td></tr></tbody></table><hr><p><strong>cm.lbu</strong>: load unsigned byte, 16-bit encoding:</p><p><code>cm.lbu rd', uimm(rs1')</code></p><p><img src=https://pietraferreira.github.io/quartz//file///home/pietra/Pictures/cmlbu-encoding.png width=auto alt=file:///home/pietra/Pictures/cmlbu-encoding.png></p><p>How is it different?</p><p><strong>cm.lbu</strong> can load longer immediates.</p><hr><p><strong>riscv-dis.c</strong> -> In this file there is a function called <strong>print_insn_args</strong> which disassembles a bit stream. All operands must be added to this function. We can use this to ensure that our instructions are being printed out correctly during assembly.</p><p>The example on this slide is the branch offset operand, b1. I would like to draw your attention to the EXTRACT macro, which must be defined in the include/opcode directory in the riscv header file. This macro extracts only the bits used for the b1 operand from the bit stream. The other operations are specific for this operand. The immediate field refers to a half word address, because instructions are on half word boundaries. We shift it left 1 bit to turn it into a full byte address and the PC is required as the offset is PC relative.</p></article><hr><div class=page-end id=footer><div class=backlinks-container><h3>Backlinks</h3><ul class=backlinks><li><a href=/quartz/notes/general/help/ data-ctx=Slides data-src=/notes/general/help class=internal-link>Help</a></li></ul></div><div><script src=https://cdn.jsdelivr.net/npm/d3@6.7.0/dist/d3.min.js integrity="sha256-+7jaYCp29O1JusNWHaYtgUn6EhuP0VaFuswhNV06MyI=" crossorigin=anonymous></script><h3>Interactive Graph</h3><div id=graph-container></div><style>:root{--g-node:var(--secondary);--g-node-active:var(--primary);--g-node-inactive:var(--visited);--g-link:var(--outlinegray);--g-link-active:#5a7282}</style><script src=https://pietraferreira.github.io/quartz/js/graph.abd4bc2af3869a96524d7d23b76152c7.js></script></div></div><div id=contact_buttons><footer><p>Made by Morioh using <a href=https://github.com/jackyzha0/quartz>Quartz</a>, Â© 2022</p><ul><li><a href=https://pietraferreira.github.io/quartz/>Home</a></li><li><a href=https://github.com/pietraferreira>Github</a></li></ul></footer></div></div></body></html>