###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Mon Dec 14 21:52:30 2020
#  Design:            riscv_top
#  Command:           place_opt_design
###############################################################
Path 1: MET (49.954 ps) Clock Gating Setup Check with Pin mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[5]/CLK
              Clock: (R) clk
           Endpoint: (F) mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   36.646
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  763.354
       Launch Clock:=    0.000
          Data Path:+  713.400
              Slack:=   49.954
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                  Flags  Arc        Edge  Cell                      Fanout   Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                           -      clk        R     (arrival)                     47   0.000    0.000     0.000  
  clk                                                           -      -          R     (net)                         47       -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R             15   4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                             -      -          R     (net)                         15       -        -         -  
  cpu/s2_to_s3_inst/register_reg[5]/Q                           -      CLK->Q     F     DFFHQx4_ASAP7_75t_SL           2   0.100   41.200    41.200  
  cpu/stage3_inst[5]                                            -      -          F     (net)                          2       -        -         -  
  cpu/stage3/ldsel/FE_OFC455_stage3_inst_5/Y                    -      A->Y       R     INVx2_ASAP7_75t_SL             1   7.700    3.900    45.100  
  cpu/stage3/ldsel/n_4                                          -      -          R     (net)                          1       -        -         -  
  cpu/stage3/ldsel/g215/Y                                       -      A->Y       R     AND3x2_ASAP7_75t_SL            1   4.800   17.700    62.800  
  cpu/stage3/ldsel/n_11                                         -      -          R     (net)                          1       -        -         -  
  cpu/stage3/ldsel/g213/Y                                       -      B->Y       F     NAND2x2_ASAP7_75t_SL           2  13.300    6.800    69.600  
  cpu/stage3/ldsel/n_14                                         -      -          F     (net)                          2       -        -         -  
  cpu/stage3/ldsel/g205/Y                                       -      A->Y       F     OR2x2_ASAP7_75t_SL             4  11.200   18.900    88.500  
  cpu/stage3/LdSelect[0]                                        -      -          F     (net)                          4       -        -         -  
  cpu/stage3/ldselmux/FE_OFC955_LdSelect_0/Y                    -      A->Y       R     INVx3_ASAP7_75t_SL             1  14.000    6.700    95.200  
  cpu/stage3/ldselmux/n_14                                      -      -          R     (net)                          1       -        -         -  
  cpu/stage3/ldselmux/FE_OFC956_LdSelect_0/Y                    -      A->Y       F     INVx4_ASAP7_75t_SL             5   9.400    6.600   101.800  
  cpu/stage3/ldselmux/FE_OFN759_LdSelect_0                      -      -          F     (net)                          5       -        -         -  
  cpu/stage3/ldselmux/g2421/Y                                   -      A->Y       R     NAND2x1p5_ASAP7_75t_SL         4   9.300   11.100   112.900  
  cpu/stage3/ldselmux/n_34                                      -      -          R     (net)                          4       -        -         -  
  cpu/stage3/ldselmux/g2401/Y                                   -      B->Y       R     OR2x2_ASAP7_75t_SL             1  18.600   14.600   127.500  
  cpu/stage3/ldselmux/n_46                                      -      -          R     (net)                          1       -        -         -  
  cpu/stage3/ldselmux/g2367/Y                                   -      A2->Y      F     AOI21x1_ASAP7_75t_SL           2   9.100    7.300   134.800  
  cpu/stage3/ldselmux/n_83                                      -      -          F     (net)                          2       -        -         -  
  cpu/stage3/ldselmux/FE_OFC1221_n_83/Y                         -      A->Y       R     INVx1_ASAP7_75t_SL             7  14.000   17.900   152.700  
  cpu/stage3/ldselmux/FE_OFN1221_n_83                           -      -          R     (net)                          7       -        -         -  
  cpu/stage3/ldselmux/g2318/Y                                   -      B1->Y      F     OAI221xp5_ASAP7_75t_SL         1  33.100   15.600   168.300  
  cpu/stage3/wb_dmem[0]                                         -      -          F     (net)                          1       -        -         -  
  cpu/stage3/wbselmux/g1103/Y                                   -      A1->Y      F     AO21x1_ASAP7_75t_SL            3  28.600   22.400   190.700  
  cpu/wb_data[0]                                                -      -          F     (net)                          3       -        -         -  
  cpu/stage2/rs2DataSel/g563/Y                                  -      A1->Y      F     AO21x2_ASAP7_75t_SL            8  17.700   29.600   220.300  
  cpu/stage2/stage2_rs2_data[0]                                 -      -          F     (net)                          8       -        -         -  
  cpu/stage2/bselmux/g583/Y                                     -      A->Y       R     NAND2xp5_ASAP7_75t_SL          1  31.200   12.400   232.700  
  cpu/stage2/bselmux/n_6                                        -      -          R     (net)                          1       -        -         -  
  cpu/stage2/bselmux/g559/Y                                     -      A->Y       R     AND2x2_ASAP7_75t_SL            2  23.400   23.000   255.700  
  cpu/stage2/stage2_alu_in2[0]                                  -      -          R     (net)                          2       -        -         -  
  cpu/stage2/alu/FE_OFC692_n_30/Y                               -      A->Y       F     INVx3_ASAP7_75t_SL            24  23.300   22.500   278.200  
  cpu/stage2/alu/FE_OFN867_n_30                                 -      -          F     (net)                         24       -        -         -  
  cpu/stage2/alu/FE_OFC696_n_30/Y                               -      A->Y       R     INVx1_ASAP7_75t_SL            14  39.300   38.900   317.100  
  cpu/stage2/alu/FE_OFN871_n_30                                 -      -          R     (net)                         14       -        -         -  
  cpu/stage2/alu/lt_29_31_g1474/Y                               -      A2->Y      F     OAI21xp5_ASAP7_75t_SL          1  70.300   11.700   328.800  
  cpu/stage2/alu/lt_29_31_n_55                                  -      -          F     (net)                          1       -        -         -  
  cpu/stage2/alu/lt_29_31_g1456/Y                               -      C->Y       R     A2O1A1Ixp33_ASAP7_75t_SL       1  39.000   15.000   343.800  
  cpu/stage2/alu/lt_29_31_n_73                                  -      -          R     (net)                          1       -        -         -  
  cpu/stage2/alu/lt_29_31_g1448/Y                               -      A->Y       F     MAJIxp5_ASAP7_75t_SL           1  39.100   11.600   355.400  
  cpu/stage2/alu/lt_29_31_n_81                                  -      -          F     (net)                          1       -        -         -  
  cpu/stage2/alu/lt_29_31_g1445/Y                               -      A->Y       R     MAJIxp5_ASAP7_75t_SL           1  42.100   18.000   373.400  
  cpu/stage2/alu/lt_29_31_n_84                                  -      -          R     (net)                          1       -        -         -  
  cpu/stage2/alu/lt_29_31_g1444/Y                               -      A1->Y      F     A2O1A1Ixp33_ASAP7_75t_SL       1  44.600   17.000   390.400  
  cpu/stage2/alu/lt_29_31_n_85                                  -      -          F     (net)                          1       -        -         -  
  cpu/stage2/alu/lt_29_31_g1443/Y                               -      A1->Y      R     A2O1A1Ixp33_ASAP7_75t_SL       1  33.000   33.100   423.500  
  cpu/stage2/alu/lt_29_31_n_86                                  -      -          R     (net)                          1       -        -         -  
  cpu/stage2/alu/lt_29_31_g1442/Y                               -      A1->Y      F     AOI321xp33_ASAP7_75t_SL        1  67.400   40.100   463.600  
  cpu/stage2/alu/n_324                                          -      -          F     (net)                          1       -        -         -  
  cpu/stage2/alu/g5667/Y                                        -      B1->Y      R     AOI33xp33_ASAP7_75t_SL         1  70.300   29.800   493.400  
  cpu/stage2/alu/n_54                                           -      -          R     (net)                          1       -        -         -  
  cpu/stage2/alu/g5520/Y                                        -      A2->Y      F     OAI211xp5_ASAP7_75t_SL         1  52.900   15.400   508.800  
  cpu/stage2/alu/n_192                                          -      -          F     (net)                          1       -        -         -  
  cpu/stage2/alu/g5502/Y                                        -      C->Y       F     AO221x1_ASAP7_75t_SL           9  37.700   65.900   574.700  
  cpu/stage2_alu_out[0]                                         -      -          F     (net)                          9       -        -         -  
  cpu/stage3/memrw/g428/Y                                       -      A->Y       F     OR3x1_ASAP7_75t_SL             2  91.900   34.800   609.500  
  cpu/stage3/memrw/n_10                                         -      -          F     (net)                          2       -        -         -  
  cpu/stage3/memrw/g424/Y                                       -      A2->Y      R     OAI211xp5_ASAP7_75t_SL         3  14.500   24.700   634.200  
  dcache_we[2]                                                  -      -          R     (net)                          3       -        -         -  
  mem/dcache/g13997/Y                                           -      C->Y       F     NOR4xp25_ASAP7_75t_SL          1  50.100   12.200   646.400  
  mem/dcache/n_119                                              -      -          F     (net)                          1       -        -         -  
  mem/dcache/FE_OFC480_n_119/Y                                  -      A->Y       R     INVx1_ASAP7_75t_SL             3  27.600   36.400   682.800  
  mem/dcache/n_321                                              -      -          R     (net)                          3       -        -         -  
  mem/dcache/FE_OFC481_n_119/Y                                  -      A->Y       F     INVx1_ASAP7_75t_SL             1  67.300    6.500   689.300  
  mem/dcache/FE_OFN727_n_119                                    -      -          F     (net)                          1       -        -         -  
  mem/dcache/g13731/Y                                           -      A1->Y      R     A2O1A1Ixp33_ASAP7_75t_SL       1  21.100   12.700   702.000  
  mem/dcache/n_195                                              -      -          R     (net)                          1       -        -         -  
  mem/dcache/g13600/Y                                           -      A1->Y      F     A2O1A1Ixp33_ASAP7_75t_SL       1  32.700   11.400   713.400  
  mem/dcache/n_323                                              -      -          F     (net)                          1       -        -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/ENA         -      ENA        F     ICGx1_ASAP7_75t_R              1  22.200    0.000   713.400  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                      (ps)    (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------
  clk                                                    -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                    -      -    R     (net)                  47      -       -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#----------------------------------------------------------------------------------------------------------------------------
Path 2: MET (473.564 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.636
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.364
       Launch Clock:=    0.000
          Data Path:+  280.800
              Slack:=  473.564
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.800   202.100  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77822/Y                                    -      A->Y       R     INVx1_ASAP7_75t_SL           4  146.300   30.200   232.300  
  cpu/stage1/regfile/n_1317                                      -      -          R     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77625/Y                                    -      A->Y       F     NAND3xp33_ASAP7_75t_SL       4   54.000   31.000   263.300  
  cpu/stage1/regfile/n_1704                                      -      -          F     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77202/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1   57.100   17.500   280.800  
  cpu/stage1/regfile/n_2195                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   34.400    0.100   280.800  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 3: MET (474.939 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.261
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.739
       Launch Clock:=    0.000
          Data Path:+  279.800
              Slack:=  474.939
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.800   202.100  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77822/Y                                    -      A->Y       R     INVx1_ASAP7_75t_SL           4  146.300   30.200   232.300  
  cpu/stage1/regfile/n_1317                                      -      -          R     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77625/Y                                    -      A->Y       F     NAND3xp33_ASAP7_75t_SL       4   54.000   31.000   263.300  
  cpu/stage1/regfile/n_1704                                      -      -          F     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77162/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1   57.100   16.500   279.800  
  cpu/stage1/regfile/n_2189                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   33.500    0.100   279.800  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 4: MET (476.457 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   44.843
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  755.157
       Launch Clock:=    0.000
          Data Path:+  278.700
              Slack:=  476.457
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.800   202.100  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77822/Y                                    -      A->Y       R     INVx1_ASAP7_75t_SL           4  146.300   30.200   232.300  
  cpu/stage1/regfile/n_1317                                      -      -          R     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77627/Y                                    -      A->Y       F     NAND3xp33_ASAP7_75t_SL       4   54.000   31.000   263.300  
  cpu/stage1/regfile/n_1702                                      -      -          F     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77178/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1   57.200   15.400   278.700  
  cpu/stage1/regfile/n_2194                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   32.500    0.100   278.700  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 5: MET (476.490 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.010
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.990
       Launch Clock:=    0.000
          Data Path:+  278.500
              Slack:=  476.490
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.800   202.100  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77822/Y                                    -      A->Y       R     INVx1_ASAP7_75t_SL           4  146.300   30.200   232.300  
  cpu/stage1/regfile/n_1317                                      -      -          R     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77626/Y                                    -      A->Y       F     NAND3xp33_ASAP7_75t_SL       4   54.000   30.600   262.900  
  cpu/stage1/regfile/n_1703                                      -      -          F     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77179/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1   56.600   15.600   278.500  
  cpu/stage1/regfile/n_2200                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   32.900    0.100   278.500  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 6: MET (476.515 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   44.885
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  755.115
       Launch Clock:=    0.000
          Data Path:+  278.600
              Slack:=  476.515
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.800   202.100  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77822/Y                                    -      A->Y       R     INVx1_ASAP7_75t_SL           4  146.300   30.200   232.300  
  cpu/stage1/regfile/n_1317                                      -      -          R     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77627/Y                                    -      A->Y       F     NAND3xp33_ASAP7_75t_SL       4   54.000   31.000   263.300  
  cpu/stage1/regfile/n_1702                                      -      -          F     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77172/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1   57.200   15.300   278.600  
  cpu/stage1/regfile/n_2186                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   32.600    0.000   278.600  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 7: MET (476.557 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   44.843
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  755.157
       Launch Clock:=    0.000
          Data Path:+  278.600
              Slack:=  476.557
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.800   202.100  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77822/Y                                    -      A->Y       R     INVx1_ASAP7_75t_SL           4  146.300   30.200   232.300  
  cpu/stage1/regfile/n_1317                                      -      -          R     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77625/Y                                    -      A->Y       F     NAND3xp33_ASAP7_75t_SL       4   54.000   31.000   263.300  
  cpu/stage1/regfile/n_1704                                      -      -          F     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77203/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1   57.100   15.300   278.600  
  cpu/stage1/regfile/n_2197                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   32.500    0.100   278.600  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 8: MET (476.606 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.094
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.906
       Launch Clock:=    0.000
          Data Path:+  278.300
              Slack:=  476.606
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.800   202.100  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77822/Y                                    -      A->Y       R     INVx1_ASAP7_75t_SL           4  146.300   30.200   232.300  
  cpu/stage1/regfile/n_1317                                      -      -          R     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77628/Y                                    -      A->Y       F     NAND3xp33_ASAP7_75t_SL       4   54.000   30.100   262.400  
  cpu/stage1/regfile/n_1701                                      -      -          F     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77201/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1   55.700   15.900   278.300  
  cpu/stage1/regfile/n_2201                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   33.100    0.100   278.300  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 9: MET (476.657 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   44.843
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  755.157
       Launch Clock:=    0.000
          Data Path:+  278.500
              Slack:=  476.657
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.800   202.100  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77822/Y                                    -      A->Y       R     INVx1_ASAP7_75t_SL           4  146.300   30.200   232.300  
  cpu/stage1/regfile/n_1317                                      -      -          R     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77627/Y                                    -      A->Y       F     NAND3xp33_ASAP7_75t_SL       4   54.000   31.000   263.300  
  cpu/stage1/regfile/n_1702                                      -      -          F     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77199/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1   57.200   15.200   278.500  
  cpu/stage1/regfile/n_2188                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   32.500    0.000   278.500  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 10: MET (476.706 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.094
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.906
       Launch Clock:=    0.000
          Data Path:+  278.200
              Slack:=  476.706
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.800   202.100  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77822/Y                                    -      A->Y       R     INVx1_ASAP7_75t_SL           4  146.300   30.200   232.300  
  cpu/stage1/regfile/n_1317                                      -      -          R     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77628/Y                                    -      A->Y       F     NAND3xp33_ASAP7_75t_SL       4   54.000   30.100   262.400  
  cpu/stage1/regfile/n_1701                                      -      -          F     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77200/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1   55.700   15.800   278.200  
  cpu/stage1/regfile/n_2199                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   33.100    0.100   278.200  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 11: MET (476.799 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   44.801
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  755.199
       Launch Clock:=    0.000
          Data Path:+  278.400
              Slack:=  476.799
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.800   202.100  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77822/Y                                    -      A->Y       R     INVx1_ASAP7_75t_SL           4  146.300   30.200   232.300  
  cpu/stage1/regfile/n_1317                                      -      -          R     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77625/Y                                    -      A->Y       F     NAND3xp33_ASAP7_75t_SL       4   54.000   31.000   263.300  
  cpu/stage1/regfile/n_1704                                      -      -          F     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77158/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1   57.100   15.100   278.400  
  cpu/stage1/regfile/n_2187                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   32.400    0.000   278.400  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 12: MET (477.057 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   44.843
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  755.157
       Launch Clock:=    0.000
          Data Path:+  278.100
              Slack:=  477.057
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.800   202.100  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77822/Y                                    -      A->Y       R     INVx1_ASAP7_75t_SL           4  146.300   30.200   232.300  
  cpu/stage1/regfile/n_1317                                      -      -          R     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77626/Y                                    -      A->Y       F     NAND3xp33_ASAP7_75t_SL       4   54.000   30.600   262.900  
  cpu/stage1/regfile/n_1703                                      -      -          F     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77246/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1   56.600   15.200   278.100  
  cpu/stage1/regfile/n_2198                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   32.500    0.000   278.100  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 13: MET (477.540 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   44.760
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  755.240
       Launch Clock:=    0.000
          Data Path:+  277.700
              Slack:=  477.540
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.800   202.100  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77822/Y                                    -      A->Y       R     INVx1_ASAP7_75t_SL           4  146.300   30.200   232.300  
  cpu/stage1/regfile/n_1317                                      -      -          R     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77626/Y                                    -      A->Y       F     NAND3xp33_ASAP7_75t_SL       4   54.000   30.600   262.900  
  cpu/stage1/regfile/n_1703                                      -      -          F     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77198/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1   56.600   14.800   277.700  
  cpu/stage1/regfile/n_2192                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   32.300    0.000   277.700  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 14: MET (477.891 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   44.509
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  755.491
       Launch Clock:=    0.000
          Data Path:+  277.600
              Slack:=  477.891
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.800   202.100  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77822/Y                                    -      A->Y       R     INVx1_ASAP7_75t_SL           4  146.300   30.200   232.300  
  cpu/stage1/regfile/n_1317                                      -      -          R     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77627/Y                                    -      A->Y       F     NAND3xp33_ASAP7_75t_SL       4   54.000   31.000   263.300  
  cpu/stage1/regfile/n_1702                                      -      -          F     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77180/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1   57.200   14.300   277.600  
  cpu/stage1/regfile/n_2196                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   31.700    0.000   277.600  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 15: MET (478.249 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   44.551
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  755.449
       Launch Clock:=    0.000
          Data Path:+  277.200
              Slack:=  478.249
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.800   202.100  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77822/Y                                    -      A->Y       R     INVx1_ASAP7_75t_SL           4  146.300   30.200   232.300  
  cpu/stage1/regfile/n_1317                                      -      -          R     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77626/Y                                    -      A->Y       F     NAND3xp33_ASAP7_75t_SL       4   54.000   30.600   262.900  
  cpu/stage1/regfile/n_1703                                      -      -          F     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77171/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1   56.600   14.300   277.200  
  cpu/stage1/regfile/n_2190                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   31.800    0.000   277.200  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 16: MET (478.466 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   44.634
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  755.366
       Launch Clock:=    0.000
          Data Path:+  276.900
              Slack:=  478.466
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.800   202.100  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77822/Y                                    -      A->Y       R     INVx1_ASAP7_75t_SL           4  146.300   30.200   232.300  
  cpu/stage1/regfile/n_1317                                      -      -          R     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77628/Y                                    -      A->Y       F     NAND3xp33_ASAP7_75t_SL       4   54.000   30.100   262.400  
  cpu/stage1/regfile/n_1701                                      -      -          F     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77161/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1   55.700   14.500   276.900  
  cpu/stage1/regfile/n_2193                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   32.000    0.000   276.900  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 17: MET (478.707 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   44.593
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  755.407
       Launch Clock:=    0.000
          Data Path:+  276.700
              Slack:=  478.707
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.800   202.100  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77822/Y                                    -      A->Y       R     INVx1_ASAP7_75t_SL           4  146.300   30.200   232.300  
  cpu/stage1/regfile/n_1317                                      -      -          R     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77628/Y                                    -      A->Y       F     NAND3xp33_ASAP7_75t_SL       4   54.000   30.100   262.400  
  cpu/stage1/regfile/n_1701                                      -      -          F     (net)                        4        -        -         -  
  cpu/stage1/regfile/g77157/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1   55.700   14.300   276.700  
  cpu/stage1/regfile/n_2191                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   31.900    0.000   276.700  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 18: MET (505.576 ps) Clock Gating Setup Check with Pin cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   46.324
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  753.676
       Launch Clock:=    0.000
          Data Path:+  248.100
              Slack:=  505.576
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc        Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                        (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                          -      clk        R     (arrival)                  47    0.000     0.000     0.000  
  clk                                                          -      -          R     (net)                      47        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK       -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000     0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                                   -      -          R     (net)                       3        -         -         -  
  mem/dcache/STATE_reg[2]/QN                                   -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       3    0.100    34.100    34.100  
  mem/dcache/STATE[2]                                          -      -          F     (net)                       3        -         -         -  
  mem/dcache/g11633/Y                                          -      A->Y       R     INVx1_ASAP7_75t_SL          2   21.100     9.400    43.500  
  mem/dcache/n_204                                             -      -          R     (net)                       2        -         -         -  
  mem/dcache/g11616/Y                                          -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   14.100    18.700    62.200  
  mem/dcache/n_325                                             -      -          F     (net)                       6        -         -         -  
  mem/dcache/g14031/Y                                          -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   36.000    20.300    82.500  
  mem/dcache/n_92                                              -      -          R     (net)                       3        -         -         -  
  mem/dcache/g14018/Y                                          -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   31.100    29.900   112.400  
  mem/d_stall_n                                                -      -          F     (net)                       1        -         -         -  
  mem/g20/Y                                                    -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   46.400   127.300   239.700  
  stall                                                        -      -          R     (net)                      41        -         -         -  
  cpu/s2_to_s3_inst/g128__6260/Y                               -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1  250.300     8.400   248.100  
  cpu/s2_to_s3_inst/n_19                                       -      -          F     (net)                       1        -         -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R           1   70.500     0.100   248.100  
#------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                            (ps)    (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------------
  clk                                                          -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                          -      -    R     (net)                  47      -       -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#----------------------------------------------------------------------------------------------------------------------------------
Path 19: MET (510.431 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.769
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.231
       Launch Clock:=    0.000
          Data Path:+  243.800
              Slack:=  510.431
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc        Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                        (ps)      (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                          -      clk        R     (arrival)                  47    0.000     0.000     0.000  
  clk                                                          -      -          R     (net)                      47        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK       -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000     0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                                   -      -          R     (net)                       3        -         -         -  
  mem/dcache/STATE_reg[2]/QN                                   -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       3    0.100    34.100    34.100  
  mem/dcache/STATE[2]                                          -      -          F     (net)                       3        -         -         -  
  mem/dcache/g11633/Y                                          -      A->Y       R     INVx1_ASAP7_75t_SL          2   21.100     9.400    43.500  
  mem/dcache/n_204                                             -      -          R     (net)                       2        -         -         -  
  mem/dcache/g11616/Y                                          -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   14.100    18.700    62.200  
  mem/dcache/n_325                                             -      -          F     (net)                       6        -         -         -  
  mem/dcache/g14031/Y                                          -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   36.000    20.300    82.500  
  mem/dcache/n_92                                              -      -          R     (net)                       3        -         -         -  
  mem/dcache/g14018/Y                                          -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   31.100    29.900   112.400  
  mem/d_stall_n                                                -      -          F     (net)                       1        -         -         -  
  mem/g20/Y                                                    -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   46.400   127.300   239.700  
  stall                                                        -      -          R     (net)                      41        -         -         -  
  cpu/s1_to_s2_inst/g261__5122/Y                               -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1  250.300     4.100   243.800  
  cpu/s1_to_s2_inst/n_34                                       -      -          F     (net)                       1        -         -         -  
  cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R           1   66.400     0.000   243.800  
#------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                 Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                            (ps)    (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------------
  clk                                                          -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                          -      -    R     (net)                  47      -       -         -  
  cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#----------------------------------------------------------------------------------------------------------------------------------
Path 20: MET (513.275 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   50.425
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  749.575
       Launch Clock:=    0.000
          Data Path:+  236.300
              Slack:=  513.275
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   68.300   202.600  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77358/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  146.300   33.700   236.300  
  cpu/stage1/regfile/n_2213                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   65.500    0.100   236.300  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 21: MET (513.601 ps) Clock Gating Setup Check with Pin cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.999
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.001
       Launch Clock:=    0.000
          Data Path:+  240.400
              Slack:=  513.601
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc        Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                      (ps)      (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                        -      clk        R     (arrival)                  47    0.000     0.000     0.000  
  clk                                                        -      -          R     (net)                      47        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK     -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000     0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                                 -      -          R     (net)                       3        -         -         -  
  mem/dcache/STATE_reg[2]/QN                                 -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       3    0.100    34.100    34.100  
  mem/dcache/STATE[2]                                        -      -          F     (net)                       3        -         -         -  
  mem/dcache/g11633/Y                                        -      A->Y       R     INVx1_ASAP7_75t_SL          2   21.100     9.400    43.500  
  mem/dcache/n_204                                           -      -          R     (net)                       2        -         -         -  
  mem/dcache/g11616/Y                                        -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   14.100    18.700    62.200  
  mem/dcache/n_325                                           -      -          F     (net)                       6        -         -         -  
  mem/dcache/g14031/Y                                        -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   36.000    20.300    82.500  
  mem/dcache/n_92                                            -      -          R     (net)                       3        -         -         -  
  mem/dcache/g14018/Y                                        -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   31.100    29.900   112.400  
  mem/d_stall_n                                              -      -          F     (net)                       1        -         -         -  
  mem/g20/Y                                                  -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   46.400   122.000   234.400  
  stall                                                      -      -          R     (net)                      41        -         -         -  
  cpu/s2_to_s3_pc/g213__4733/Y                               -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1  249.800     6.000   240.400  
  cpu/s2_to_s3_pc/n_34                                       -      -          F     (net)                       1        -         -         -  
  cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R           1   68.100     0.100   240.400  
#----------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                          (ps)    (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  clk                                                        -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                        -      -    R     (net)                  47      -       -         -  
  cpu/s2_to_s3_pc/CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#--------------------------------------------------------------------------------------------------------------------------------
Path 22: MET (514.195 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.905
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.095
       Launch Clock:=    0.000
          Data Path:+  239.900
              Slack:=  514.195
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc        Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                       (ps)      (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk        R     (arrival)                  47    0.000     0.000     0.000  
  clk                                                         -      -          R     (net)                      47        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK      -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000     0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                                  -      -          R     (net)                       3        -         -         -  
  mem/dcache/STATE_reg[2]/QN                                  -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       3    0.100    34.100    34.100  
  mem/dcache/STATE[2]                                         -      -          F     (net)                       3        -         -         -  
  mem/dcache/g11633/Y                                         -      A->Y       R     INVx1_ASAP7_75t_SL          2   21.100     9.400    43.500  
  mem/dcache/n_204                                            -      -          R     (net)                       2        -         -         -  
  mem/dcache/g11616/Y                                         -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   14.100    18.700    62.200  
  mem/dcache/n_325                                            -      -          F     (net)                       6        -         -         -  
  mem/dcache/g14031/Y                                         -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   36.000    20.300    82.500  
  mem/dcache/n_92                                             -      -          R     (net)                       3        -         -         -  
  mem/dcache/g14018/Y                                         -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   31.100    29.900   112.400  
  mem/d_stall_n                                               -      -          F     (net)                       1        -         -         -  
  mem/g20/Y                                                   -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   46.400   122.300   234.700  
  stall                                                       -      -          R     (net)                      41        -         -         -  
  cpu/s1_to_s2_rs2/g213__9315/Y                               -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1  249.900     5.200   239.900  
  cpu/s1_to_s2_rs2/n_34                                       -      -          F     (net)                       1        -         -         -  
  cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R           1   67.400     0.000   239.900  
#-----------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                           (ps)    (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                         -      -    R     (net)                  47      -       -         -  
  cpu/s1_to_s2_rs2/CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#---------------------------------------------------------------------------------------------------------------------------------
Path 23: MET (514.209 ps) Clock Gating Setup Check with Pin cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.891
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.109
       Launch Clock:=    0.000
          Data Path:+  239.900
              Slack:=  514.209
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc        Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                       (ps)      (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk        R     (arrival)                  47    0.000     0.000     0.000  
  clk                                                         -      -          R     (net)                      47        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK      -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000     0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                                  -      -          R     (net)                       3        -         -         -  
  mem/dcache/STATE_reg[2]/QN                                  -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       3    0.100    34.100    34.100  
  mem/dcache/STATE[2]                                         -      -          F     (net)                       3        -         -         -  
  mem/dcache/g11633/Y                                         -      A->Y       R     INVx1_ASAP7_75t_SL          2   21.100     9.400    43.500  
  mem/dcache/n_204                                            -      -          R     (net)                       2        -         -         -  
  mem/dcache/g11616/Y                                         -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   14.100    18.700    62.200  
  mem/dcache/n_325                                            -      -          F     (net)                       6        -         -         -  
  mem/dcache/g14031/Y                                         -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   36.000    20.300    82.500  
  mem/dcache/n_92                                             -      -          R     (net)                       3        -         -         -  
  mem/dcache/g14018/Y                                         -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   31.100    29.900   112.400  
  mem/d_stall_n                                               -      -          F     (net)                       1        -         -         -  
  mem/g20/Y                                                   -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   46.400   122.300   234.700  
  stall                                                       -      -          R     (net)                      41        -         -         -  
  cpu/s2_to_s3_alu/g213__7410/Y                               -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1  249.800     5.200   239.900  
  cpu/s2_to_s3_alu/n_34                                       -      -          F     (net)                       1        -         -         -  
  cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R           1   67.300     0.100   239.900  
#-----------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                           (ps)    (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                         -      -    R     (net)                  47      -       -         -  
  cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#---------------------------------------------------------------------------------------------------------------------------------
Path 24: MET (515.067 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   50.233
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  749.767
       Launch Clock:=    0.000
          Data Path:+  234.700
              Slack:=  515.067
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000    -0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   68.100   202.400  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77348/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  146.300   32.300   234.700  
  cpu/stage1/regfile/n_2203                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   63.500    0.100   234.700  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 25: MET (515.376 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.824
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.176
       Launch Clock:=    0.000
          Data Path:+  238.800
              Slack:=  515.376
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc        Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                      (ps)      (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                        -      clk        R     (arrival)                  47    0.000     0.000     0.000  
  clk                                                        -      -          R     (net)                      47        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK     -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000     0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                                 -      -          R     (net)                       3        -         -         -  
  mem/dcache/STATE_reg[2]/QN                                 -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       3    0.100    34.100    34.100  
  mem/dcache/STATE[2]                                        -      -          F     (net)                       3        -         -         -  
  mem/dcache/g11633/Y                                        -      A->Y       R     INVx1_ASAP7_75t_SL          2   21.100     9.400    43.500  
  mem/dcache/n_204                                           -      -          R     (net)                       2        -         -         -  
  mem/dcache/g11616/Y                                        -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   14.100    18.700    62.200  
  mem/dcache/n_325                                           -      -          F     (net)                       6        -         -         -  
  mem/dcache/g14031/Y                                        -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   36.000    20.300    82.500  
  mem/dcache/n_92                                            -      -          R     (net)                       3        -         -         -  
  mem/dcache/g14018/Y                                        -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   31.100    29.900   112.400  
  mem/d_stall_n                                              -      -          F     (net)                       1        -         -         -  
  mem/g20/Y                                                  -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   46.400   121.800   234.200  
  stall                                                      -      -          R     (net)                      41        -         -         -  
  cpu/s1_to_s2_pc/g213__1705/Y                               -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1  249.800     4.600   238.800  
  cpu/s1_to_s2_pc/n_34                                       -      -          F     (net)                       1        -         -         -  
  cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R           1   66.800     0.000   238.800  
#----------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                          (ps)    (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  clk                                                        -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                        -      -    R     (net)                  47      -       -         -  
  cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#--------------------------------------------------------------------------------------------------------------------------------
Path 26: MET (515.390 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.810
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.190
       Launch Clock:=    0.000
          Data Path:+  238.800
              Slack:=  515.390
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc        Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                       (ps)      (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk        R     (arrival)                  47    0.000     0.000     0.000  
  clk                                                         -      -          R     (net)                      47        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK      -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000     0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                                  -      -          R     (net)                       3        -         -         -  
  mem/dcache/STATE_reg[2]/QN                                  -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       3    0.100    34.100    34.100  
  mem/dcache/STATE[2]                                         -      -          F     (net)                       3        -         -         -  
  mem/dcache/g11633/Y                                         -      A->Y       R     INVx1_ASAP7_75t_SL          2   21.100     9.400    43.500  
  mem/dcache/n_204                                            -      -          R     (net)                       2        -         -         -  
  mem/dcache/g11616/Y                                         -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   14.100    18.700    62.200  
  mem/dcache/n_325                                            -      -          F     (net)                       6        -         -         -  
  mem/dcache/g14031/Y                                         -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   36.000    20.300    82.500  
  mem/dcache/n_92                                             -      -          R     (net)                       3        -         -         -  
  mem/dcache/g14018/Y                                         -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   31.100    29.900   112.400  
  mem/d_stall_n                                               -      -          F     (net)                       1        -         -         -  
  mem/g20/Y                                                   -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   46.400   121.900   234.300  
  stall                                                       -      -          R     (net)                      41        -         -         -  
  cpu/s1_to_s2_imm/g213__2398/Y                               -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1  249.800     4.500   238.800  
  cpu/s1_to_s2_imm/n_34                                       -      -          F     (net)                       1        -         -         -  
  cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R           1   66.700     0.000   238.800  
#-----------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                           (ps)    (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                         -      -    R     (net)                  47      -       -         -  
  cpu/s1_to_s2_imm/CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#---------------------------------------------------------------------------------------------------------------------------------
Path 27: MET (515.992 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   50.108
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  749.892
       Launch Clock:=    0.000
          Data Path:+  233.900
              Slack:=  515.992
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   68.200   202.500  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77356/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  146.300   31.400   233.900  
  cpu/stage1/regfile/n_2204                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   62.200    0.100   233.900  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 28: MET (516.121 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   50.079
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  749.921
       Launch Clock:=    0.000
          Data Path:+  233.800
              Slack:=  516.121
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   68.300   202.600  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77355/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  146.300   31.200   233.800  
  cpu/stage1/regfile/n_2205                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   61.900    0.100   233.800  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 29: MET (516.144 ps) Clock Gating Setup Check with Pin cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.756
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.244
       Launch Clock:=    0.000
          Data Path:+  238.100
              Slack:=  516.144
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc        Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                       (ps)      (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk        R     (arrival)                  47    0.000     0.000     0.000  
  clk                                                         -      -          R     (net)                      47        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK      -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000     0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                                  -      -          R     (net)                       3        -         -         -  
  mem/dcache/STATE_reg[2]/QN                                  -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       3    0.100    34.100    34.100  
  mem/dcache/STATE[2]                                         -      -          F     (net)                       3        -         -         -  
  mem/dcache/g11633/Y                                         -      A->Y       R     INVx1_ASAP7_75t_SL          2   21.100     9.400    43.500  
  mem/dcache/n_204                                            -      -          R     (net)                       2        -         -         -  
  mem/dcache/g11616/Y                                         -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   14.100    18.700    62.200  
  mem/dcache/n_325                                            -      -          F     (net)                       6        -         -         -  
  mem/dcache/g14031/Y                                         -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   36.000    20.300    82.500  
  mem/dcache/n_92                                             -      -          R     (net)                       3        -         -         -  
  mem/dcache/g14018/Y                                         -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   31.100    29.900   112.400  
  mem/d_stall_n                                               -      -          F     (net)                       1        -         -         -  
  mem/g20/Y                                                   -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   46.400   121.700   234.100  
  stall                                                       -      -          R     (net)                      41        -         -         -  
  cpu/s1_to_s2_rs1/g213__1881/Y                               -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1  249.800     4.000   238.100  
  cpu/s1_to_s2_rs1/n_34                                       -      -          F     (net)                       1        -         -         -  
  cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R           1   66.300     0.000   238.100  
#-----------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                           (ps)    (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                         -      -    R     (net)                  47      -       -         -  
  cpu/s1_to_s2_rs1/CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#---------------------------------------------------------------------------------------------------------------------------------
Path 30: MET (516.769 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   50.031
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  749.969
       Launch Clock:=    0.000
          Data Path:+  233.200
              Slack:=  516.769
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   68.000   202.300  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77354/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  146.300   30.900   233.200  
  cpu/stage1/regfile/n_2212                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   61.400    0.100   233.200  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 31: MET (517.064 ps) Clock Gating Setup Check with Pin mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   35.336
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  764.664
       Launch Clock:=    0.000
          Data Path:+  247.600
              Slack:=  517.064
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc        Edge  Cell                   Fanout    Trans    Delay   Arrival  
#                                                                                                                   (ps)     (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                     -      clk        R     (arrival)                  47    0.000    0.000     0.000  
  clk                                                     -      -          R     (net)                      47        -        -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000    0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                              -      -          R     (net)                       3        -        -         -  
  mem/dcache/STATE_reg[2]/QN                              -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       3    0.100   34.100    34.100  
  mem/dcache/STATE[2]                                     -      -          F     (net)                       3        -        -         -  
  mem/dcache/g11633/Y                                     -      A->Y       R     INVx1_ASAP7_75t_SL          2   21.100    9.400    43.500  
  mem/dcache/n_204                                        -      -          R     (net)                       2        -        -         -  
  mem/dcache/g11616/Y                                     -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   14.100   18.700    62.200  
  mem/dcache/n_325                                        -      -          F     (net)                       6        -        -         -  
  mem/dcache/g14031/Y                                     -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   36.000   20.300    82.500  
  mem/dcache/n_92                                         -      -          R     (net)                       3        -        -         -  
  mem/dcache/g14018/Y                                     -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   31.100   29.900   112.400  
  mem/d_stall_n                                           -      -          F     (net)                       1        -        -         -  
  mem/g20/Y                                               -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   46.400   96.500   208.900  
  stall                                                   -      -          R     (net)                      41        -        -         -  
  mem/g22/Y                                               -      A->Y       F     INVx1_ASAP7_75t_SL          2  241.100    8.900   217.800  
  mem/n_1                                                 -      -          F     (net)                       2        -        -         -  
  mem/icache/g6622/Y                                      -      A2->Y      R     OAI21xp5_ASAP7_75t_SL       2   63.000   21.900   239.700  
  mem/icache/n_216                                        -      -          R     (net)                       2        -        -         -  
  mem/icache/g6621/Y                                      -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1   36.500    7.900   247.600  
  mem/icache/n_214                                        -      -          F     (net)                       1        -        -         -  
  mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/ENA   -      ENA        F     ICGx1_ASAP7_75t_R           1   17.100    0.100   247.600  
#------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                      (ps)    (ps)      (ps)  
#----------------------------------------------------------------------------------------------------------------------------
  clk                                                    -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                    -      -    R     (net)                  47      -       -         -  
  mem/icache/CLKGATE_RC_CG_HIER_INST42/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#----------------------------------------------------------------------------------------------------------------------------
Path 32: MET (517.674 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.926
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.074
       Launch Clock:=    0.000
          Data Path:+  232.400
              Slack:=  517.674
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   68.100   202.400  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77259/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  146.300   30.000   232.400  
  cpu/stage1/regfile/n_2209                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   60.300    0.100   232.400  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 33: MET (517.874 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.926
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.074
       Launch Clock:=    0.000
          Data Path:+  232.200
              Slack:=  517.874
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.900   202.200  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77361/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  146.300   30.000   232.200  
  cpu/stage1/regfile/n_2202                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   60.300    0.000   232.200  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 34: MET (517.894 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.906
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.094
       Launch Clock:=    0.000
          Data Path:+  232.200
              Slack:=  517.894
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   68.100   202.400  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77353/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  146.300   29.800   232.200  
  cpu/stage1/regfile/n_2211                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   60.100    0.000   232.200  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 35: MET (518.332 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.868
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.132
       Launch Clock:=    0.000
          Data Path:+  231.800
              Slack:=  518.332
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000    -0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.900   202.200  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77359/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  146.300   29.600   231.800  
  cpu/stage1/regfile/n_2214                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   59.700    0.000   231.800  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 36: MET (518.523 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.877
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.123
       Launch Clock:=    0.000
          Data Path:+  231.600
              Slack:=  518.523
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.700   202.000  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77360/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  146.300   29.600   231.600  
  cpu/stage1/regfile/n_2210                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   59.800    0.000   231.600  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 37: MET (518.680 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.820
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.180
       Launch Clock:=    0.000
          Data Path:+  231.500
              Slack:=  518.680
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.900   202.200  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77362/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  146.300   29.300   231.500  
  cpu/stage1/regfile/n_2206                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   59.200    0.100   231.500  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 38: MET (518.842 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.858
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.142
       Launch Clock:=    0.000
          Data Path:+  231.300
              Slack:=  518.842
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.600   201.900  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77254/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  146.300   29.400   231.300  
  cpu/stage1/regfile/n_2207                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   59.600    0.000   231.300  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 39: MET (519.190 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.810
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.190
       Launch Clock:=    0.000
          Data Path:+  231.000
              Slack:=  519.190
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.600   201.900  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77357/Y                                    -      A1->Y      R     OAI31xp33_ASAP7_75t_SL       1  146.300   29.100   231.000  
  cpu/stage1/regfile/n_2215                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   59.100    0.000   231.000  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 40: MET (521.605 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   49.195
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  750.805
       Launch Clock:=    0.000
          Data Path:+  229.200
              Slack:=  521.605
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                           (ps)     (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk        R     (arrival)                   47    0.000    0.000     0.000  
  clk                                                            -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK   -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000     0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                              -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                            -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                             -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                   -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                    -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                    -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                       -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                    -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   68.100   202.400  
  cpu/stage1/regfile/n_1318                                      -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77249/Y                                    -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1  146.300   26.800   229.200  
  cpu/stage1/regfile/n_2208                                      -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   52.700    0.100   229.200  
#--------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                              (ps)    (ps)      (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  clk                                                            -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                            -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#------------------------------------------------------------------------------------------------------------------------------------
Path 41: MET (522.157 ps) Clock Gating Setup Check with Pin cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) mem/dcache/STATE_reg[2]/CLK
              Clock: (R) clk
           Endpoint: (F) cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   45.742
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  754.258
       Launch Clock:=    0.000
          Data Path:+  232.100
              Slack:=  522.157
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc        Edge  Cell                   Fanout    Trans     Delay   Arrival  
#                                                                                                                       (ps)      (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk        R     (arrival)                  47    0.000     0.000     0.000  
  clk                                                         -      -          R     (net)                      47        -         -         -  
  mem/dcache/CLKGATE_RC_CG_HIER_INST41/RC_CGIC_INST/GCLK      -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           3    4.000     0.000     0.000  
  mem/dcache/CLKGATE_rc_gclk                                  -      -          R     (net)                       3        -         -         -  
  mem/dcache/STATE_reg[2]/QN                                  -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       3    0.100    34.100    34.100  
  mem/dcache/STATE[2]                                         -      -          F     (net)                       3        -         -         -  
  mem/dcache/g11633/Y                                         -      A->Y       R     INVx1_ASAP7_75t_SL          2   21.100     9.400    43.500  
  mem/dcache/n_204                                            -      -          R     (net)                       2        -         -         -  
  mem/dcache/g11616/Y                                         -      B->Y       F     NAND2xp5_ASAP7_75t_SL       6   14.100    18.700    62.200  
  mem/dcache/n_325                                            -      -          F     (net)                       6        -         -         -  
  mem/dcache/g14031/Y                                         -      A->Y       R     NAND2xp5_ASAP7_75t_SL       3   36.000    20.300    82.500  
  mem/dcache/n_92                                             -      -          R     (net)                       3        -         -         -  
  mem/dcache/g14018/Y                                         -      B->Y       F     NOR2xp33_ASAP7_75t_SL       1   31.100    29.900   112.400  
  mem/d_stall_n                                               -      -          F     (net)                       1        -         -         -  
  mem/g20/Y                                                   -      A->Y       R     NAND2x1_ASAP7_75t_SL       41   46.400   115.600   228.000  
  stall                                                       -      -          R     (net)                      41        -         -         -  
  cpu/stage1/pcreg/g189__5107/Y                               -      B->Y       F     NAND2xp5_ASAP7_75t_SL       1  249.000     4.100   232.100  
  cpu/stage1/pcreg/n_35                                       -      -          F     (net)                       1        -         -         -  
  cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST/ENA  -      ENA        F     ICGx1_ASAP7_75t_R           1   66.200     0.000   232.100  
#-----------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                           (ps)    (ps)      (ps)  
#---------------------------------------------------------------------------------------------------------------------------------
  clk                                                         -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                         -      -    R     (net)                  47      -       -         -  
  cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#---------------------------------------------------------------------------------------------------------------------------------
Path 42: MET (524.255 ps) Clock Gating Setup Check with Pin cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s2_to_s3_inst/register_reg[8]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   48.945
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  751.055
       Launch Clock:=    0.000
          Data Path:+  226.800
              Slack:=  524.255
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                  Flags  Arc        Edge  Cell                    Fanout    Trans    Delay   Arrival  
#                                                                                                                          (ps)     (ps)      (ps)  
#-------------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                           -      clk        R     (arrival)                   47    0.000    0.000    -0.000  
  clk                                                           -      -          R     (net)                       47        -        -         -  
  cpu/s2_to_s3_inst/CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R           15    4.000    0.000    -0.000  
  cpu/s2_to_s3_inst/CLKGATE_rc_gclk                             -      -          R     (net)                       15        -        -         -  
  cpu/s2_to_s3_inst/register_reg[8]/Q                           -      CLK->Q     R     DFFHQx4_ASAP7_75t_SL         9    0.100   48.700    48.700  
  cpu/stage3_inst[8]                                            -      -          R     (net)                        9        -        -         -  
  cpu/stage1/regfile/FE_OFC921_stage3_inst_8/Y                  -      A->Y       R     HB1xp67_ASAP7_75t_SL         8   19.300   55.500   104.200  
  cpu/stage1/regfile/FE_OFN1052_stage3_inst_8                   -      -          R     (net)                        8        -        -         -  
  cpu/stage1/regfile/g80392/Y                                   -      A->Y       R     OR2x2_ASAP7_75t_SL           5  104.800   30.100   134.300  
  cpu/stage1/regfile/n_253                                      -      -          R     (net)                        5        -        -         -  
  cpu/stage1/regfile/g78085/Y                                   -      A2->Y      F     OAI31xp33_ASAP7_75t_SL      16   23.000   67.900   202.200  
  cpu/stage1/regfile/n_1318                                     -      -          F     (net)                       16        -        -         -  
  cpu/stage1/regfile/g77250/Y                                   -      A2->Y      R     OAI21xp5_ASAP7_75t_SL        1  146.300   24.600   226.800  
  cpu/stage1/regfile/n_2216                                     -      -          R     (net)                        1        -        -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/ENA  -      ENA        R     ICGx1_ASAP7_75t_R            1   50.100    0.100   226.800  
#-------------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                  Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                             (ps)    (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clk                                                           -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                           -      -    R     (net)                  47      -       -         -  
  cpu/stage1/regfile/CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#-----------------------------------------------------------------------------------------------------------------------------------
Path 43: MET (589.660 ps) Clock Gating Setup Check with Pin cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/CLK->ENA
               View: PVT_0P63V_100C.setup_view
              Group: reg2cgate
         Startpoint: (R) cpu/s1_to_s2_inst/register_reg[3]/CLK
              Clock: (R) clk
           Endpoint: (R) cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+  900.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=  900.000        0.000

 Clock Gating Setup:-   38.140
        Uncertainty:-  100.000
        Cppr Adjust:+    0.000
      Required Time:=  761.860
       Launch Clock:=    0.000
          Data Path:+  172.200
              Slack:=  589.660
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                  Flags  Arc        Edge  Cell                   Fanout   Trans    Delay   Arrival  
#                                                                                                                        (ps)     (ps)      (ps)  
#-----------------------------------------------------------------------------------------------------------------------------------------------
  clk                                                           -      clk        R     (arrival)                  47   0.000    0.000     0.000  
  clk                                                           -      -          R     (net)                      47       -        -         -  
  cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST/GCLK  -      CLK->GCLK  R     ICGx1_ASAP7_75t_R          32   4.000    0.000     0.000  
  cpu/s1_to_s2_inst/CLKGATE_rc_gclk                             -      -          R     (net)                      32       -        -         -  
  cpu/s1_to_s2_inst/register_reg[3]/QN                          -      CLK->QN    F     DFFHQNx1_ASAP7_75t_SL       9   0.100   48.500    48.500  
  cpu/stage2_inst[3]                                            -      -          F     (net)                       9       -        -         -  
  cpu/FE_OFC628_stage2_inst_3/Y                                 -      A->Y       R     INVx1_ASAP7_75t_SL          2  42.200   12.700    61.200  
  cpu/FE_OFN824_stage2_inst_3                                   -      -          R     (net)                       2       -        -         -  
  cpu/FE_OFC631_stage2_inst_3/Y                                 -      A->Y       F     INVx1_ASAP7_75t_SL          4  20.500   11.700    72.900  
  cpu/FE_OFN826_stage2_inst_3                                   -      -          F     (net)                       4       -        -         -  
  cpu/stage3/csrsel/g212/Y                                      -      D->Y       R     NOR5xp2_ASAP7_75t_SL        1  18.000   27.500   100.400  
  cpu/stage3/csrsel/n_7                                         -      -          R     (net)                       1       -        -         -  
  cpu/stage3/csrsel/g211/Y                                      -      A->Y       R     AND5x1_ASAP7_75t_SL         1  56.600   50.700   151.100  
  cpu/stage3/CSRSelect                                          -      -          R     (net)                       1       -        -         -  
  cpu/stage3/csr/g195/Y                                         -      B->Y       R     OR2x2_ASAP7_75t_SL          1  59.300   21.100   172.200  
  cpu/stage3/csr/n_33                                           -      -          R     (net)                       1       -        -         -  
  cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/ENA     -      ENA        R     ICGx1_ASAP7_75t_R           1  13.600    1.300   172.200  
#-----------------------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc  Edge  Cell               Fanout  Trans   Delay   Arrival  
#                                                                                                          (ps)    (ps)      (ps)  
#--------------------------------------------------------------------------------------------------------------------------------
  clk                                                        -      clk  R     (arrival)              47  0.000   0.000   900.000  
  clk                                                        -      -    R     (net)                  47      -       -         -  
  cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/CLK  -      CLK  R     ICGx1_ASAP7_75t_R      47  4.000   0.000   900.000  
#--------------------------------------------------------------------------------------------------------------------------------

