  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/Direct_FIR_DSP 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/FIR_HLS.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/FIR_HLS.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_normal_DSP.h' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_normal_DSP.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/FIR_HLS_TB.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_DSP_normal.dat' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_DSP_normal.dat' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_DSP_normal.res' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_DSP_normal.res' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=Direct_FIR_DSP' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'package.ip.display_name=Direct_FIR_DSP' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/hls_config.cfg(5)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/AMD/Vitis/2024.2/vcxx/libexec/clang++"
   Compiling FIR_HLS_TB.cpp_pre.cpp.tb.cpp
   Compiling apatb_Direct_FIR_DSP.cpp
   Compiling FIR_HLS.cpp_pre.cpp.tb.cpp
   Compiling apatb_Direct_FIR_DSP_util.cpp
   Compiling apatb_Direct_FIR_DSP_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: Reading ../../../../../../Matlab/TS_DSP_normal.dat
INFO: Read 460 samples from ../../../../../../Matlab/TS_DSP_normal.dat
INFO: Reading ../../../../../../Matlab/TS_DSP_normal.res
INFO: Read 460 samples from ../../../../../../Matlab/TS_DSP_normal.res
INFO: Input and reference data lengths match.
Mismatch at sample  408: ref=-32766, dut= 32767
Mismatch at sample  433: ref= 32766, dut=-32768
Mismatch at sample  458: ref=-32766, dut= 32767
---------------------------------------
Testbench Results
Samples processed : 460
Mismatches        : 3
Status: FAIL [!!] (3 samples out of tolerance)
---------------------------------------
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 460
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\HLS-multirate-DSP\HLS_FIR\Direct_FIR_DSP\Direct_FIR_DSP\hls\sim\verilog>set PATH= 

C:\HLS-multirate-DSP\HLS_FIR\Direct_FIR_DSP\Direct_FIR_DSP\hls\sim\verilog>call C:/AMD/Vivado/2024.2/bin/xelab xil_defaultlib.apatb_Direct_FIR_DSP_top glbl -Oenable_linking_all_libraries  -prj Direct_FIR_DSP.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib "ieee_proposed=./ieee_proposed" -s Direct_FIR_DSP  
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMD/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_Direct_FIR_DSP_top glbl -Oenable_linking_all_libraries -prj Direct_FIR_DSP.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s Direct_FIR_DSP 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/Direct_FIR_DSP/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/Direct_FIR_DSP/hls/sim/verilog/AESL_axi_s_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/Direct_FIR_DSP/hls/sim/verilog/AESL_axi_s_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/Direct_FIR_DSP/hls/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/Direct_FIR_DSP/hls/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/Direct_FIR_DSP/hls/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/Direct_FIR_DSP/hls/sim/verilog/Direct_FIR_DSP.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Direct_FIR_DSP_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/Direct_FIR_DSP/hls/sim/verilog/Direct_FIR_DSP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Direct_FIR_DSP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/Direct_FIR_DSP/hls/sim/verilog/Direct_FIR_DSP_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Direct_FIR_DSP_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/Direct_FIR_DSP/hls/sim/verilog/Direct_FIR_DSP_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_b_FIR_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Direct_FIR_DSP_Direct_FIR_DSP_Pipeline_VITIS_LOOP_29_1_b_FIR_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/Direct_FIR_DSP/hls/sim/verilog/Direct_FIR_DSP_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Direct_FIR_DSP_Direct_FIR_DSP_Pipeline_VITIS_LOOP_33_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/Direct_FIR_DSP/hls/sim/verilog/Direct_FIR_DSP_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Direct_FIR_DSP_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/Direct_FIR_DSP/hls/sim/verilog/Direct_FIR_DSP_H_filter_FIR_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Direct_FIR_DSP_H_filter_FIR_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/Direct_FIR_DSP/hls/sim/verilog/Direct_FIR_DSP_mac_muladd_16s_14s_32s_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Direct_FIR_DSP_mac_muladd_16s_14s_32s_32_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module Direct_FIR_DSP_mac_muladd_16s_14s_32s_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/Direct_FIR_DSP/hls/sim/verilog/Direct_FIR_DSP_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Direct_FIR_DSP_regslice_both
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/Direct_FIR_DSP/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.Direct_FIR_DSP_H_filter_FIR_RAM_...
Compiling module xil_defaultlib.Direct_FIR_DSP_Direct_FIR_DSP_Pi...
Compiling module xil_defaultlib.Direct_FIR_DSP_mac_muladd_16s_14...
Compiling module xil_defaultlib.Direct_FIR_DSP_mac_muladd_16s_14...
Compiling module xil_defaultlib.Direct_FIR_DSP_flow_control_loop...
Compiling module xil_defaultlib.Direct_FIR_DSP_Direct_FIR_DSP_Pi...
Compiling module xil_defaultlib.Direct_FIR_DSP_Direct_FIR_DSP_Pi...
Compiling module xil_defaultlib.Direct_FIR_DSP_regslice_both(Dat...
Compiling module xil_defaultlib.Direct_FIR_DSP
Compiling module xil_defaultlib.fifo(DEPTH=2,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_input_r
Compiling module xil_defaultlib.AESL_axi_s_output_r
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_Direct_FIR_DSP_top
Compiling module work.glbl
Built simulation snapshot Direct_FIR_DSP

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Nov 16 15:36:43 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/Direct_FIR_DSP/xsim_script.tcl
# xsim {Direct_FIR_DSP} -autoloadwcfg -tclbatch {Direct_FIR_DSP.tcl}
Time resolution is 1 ps
source Direct_FIR_DSP.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 460 [0.00%] @ "125000"
// RTL Simulation : 1 / 460 [50.25%] @ "4145000"
// RTL Simulation : 2 / 460 [149.75%] @ "12055000"
// RTL Simulation : 3 / 460 [249.24%] @ "19965000"
// RTL Simulation : 4 / 460 [249.24%] @ "27875000"
// RTL Simulation : 5 / 460 [249.24%] @ "35785000"
// RTL Simulation : 6 / 460 [249.24%] @ "43695000"
// RTL Simulation : 7 / 460 [249.24%] @ "51605000"
// RTL Simulation : 8 / 460 [249.24%] @ "59515000"
// RTL Simulation : 9 / 460 [249.24%] @ "67425000"
// RTL Simulation : 10 / 460 [249.24%] @ "75335000"
// RTL Simulation : 11 / 460 [249.24%] @ "83245000"
// RTL Simulation : 12 / 460 [249.24%] @ "91155000"
// RTL Simulation : 13 / 460 [249.24%] @ "99065000"
// RTL Simulation : 14 / 460 [249.24%] @ "106975000"
// RTL Simulation : 15 / 460 [249.24%] @ "114885000"
// RTL Simulation : 16 / 460 [249.24%] @ "122795000"
// RTL Simulation : 17 / 460 [249.24%] @ "130705000"
// RTL Simulation : 18 / 460 [249.24%] @ "138615000"
// RTL Simulation : 19 / 460 [249.24%] @ "146525000"
// RTL Simulation : 20 / 460 [249.24%] @ "154435000"
// RTL Simulation : 21 / 460 [249.24%] @ "162345000"
// RTL Simulation : 22 / 460 [249.24%] @ "170255000"
// RTL Simulation : 23 / 460 [249.24%] @ "178165000"
// RTL Simulation : 24 / 460 [249.24%] @ "186075000"
// RTL Simulation : 25 / 460 [249.24%] @ "193985000"
// RTL Simulation : 26 / 460 [249.24%] @ "201895000"
// RTL Simulation : 27 / 460 [249.24%] @ "209805000"
// RTL Simulation : 28 / 460 [249.24%] @ "217715000"
// RTL Simulation : 29 / 460 [249.24%] @ "225625000"
// RTL Simulation : 30 / 460 [249.24%] @ "233535000"
// RTL Simulation : 31 / 460 [249.24%] @ "241445000"
// RTL Simulation : 32 / 460 [249.24%] @ "249355000"
// RTL Simulation : 33 / 460 [249.24%] @ "257265000"
// RTL Simulation : 34 / 460 [249.24%] @ "265175000"
// RTL Simulation : 35 / 460 [249.24%] @ "273085000"
// RTL Simulation : 36 / 460 [249.24%] @ "280995000"
// RTL Simulation : 37 / 460 [249.24%] @ "288905000"
// RTL Simulation : 38 / 460 [249.24%] @ "296815000"
// RTL Simulation : 39 / 460 [249.24%] @ "304725000"
// RTL Simulation : 40 / 460 [249.24%] @ "312635000"
// RTL Simulation : 41 / 460 [249.24%] @ "320545000"
// RTL Simulation : 42 / 460 [249.24%] @ "328455000"
// RTL Simulation : 43 / 460 [249.24%] @ "336365000"
// RTL Simulation : 44 / 460 [249.24%] @ "344275000"
// RTL Simulation : 45 / 460 [249.24%] @ "352185000"
// RTL Simulation : 46 / 460 [249.24%] @ "360095000"
// RTL Simulation : 47 / 460 [249.24%] @ "368005000"
// RTL Simulation : 48 / 460 [249.24%] @ "375915000"
// RTL Simulation : 49 / 460 [249.24%] @ "383825000"
// RTL Simulation : 50 / 460 [249.24%] @ "391735000"
// RTL Simulation : 51 / 460 [249.24%] @ "399645000"
// RTL Simulation : 52 / 460 [249.24%] @ "407555000"
// RTL Simulation : 53 / 460 [249.24%] @ "415465000"
// RTL Simulation : 54 / 460 [249.24%] @ "423375000"
// RTL Simulation : 55 / 460 [249.24%] @ "431285000"
// RTL Simulation : 56 / 460 [249.24%] @ "439195000"
// RTL Simulation : 57 / 460 [249.24%] @ "447105000"
// RTL Simulation : 58 / 460 [249.24%] @ "455015000"
// RTL Simulation : 59 / 460 [249.24%] @ "462925000"
// RTL Simulation : 60 / 460 [249.24%] @ "470835000"
// RTL Simulation : 61 / 460 [249.24%] @ "478745000"
// RTL Simulation : 62 / 460 [249.24%] @ "486655000"
// RTL Simulation : 63 / 460 [249.24%] @ "494565000"
// RTL Simulation : 64 / 460 [249.24%] @ "502475000"
// RTL Simulation : 65 / 460 [249.24%] @ "510385000"
// RTL Simulation : 66 / 460 [249.24%] @ "518295000"
// RTL Simulation : 67 / 460 [249.24%] @ "526205000"
// RTL Simulation : 68 / 460 [249.24%] @ "534115000"
// RTL Simulation : 69 / 460 [249.24%] @ "542025000"
// RTL Simulation : 70 / 460 [249.24%] @ "549935000"
// RTL Simulation : 71 / 460 [249.24%] @ "557845000"
// RTL Simulation : 72 / 460 [249.24%] @ "565755000"
// RTL Simulation : 73 / 460 [249.24%] @ "573665000"
// RTL Simulation : 74 / 460 [249.24%] @ "581575000"
// RTL Simulation : 75 / 460 [249.24%] @ "589485000"
// RTL Simulation : 76 / 460 [249.24%] @ "597395000"
// RTL Simulation : 77 / 460 [249.24%] @ "605305000"
// RTL Simulation : 78 / 460 [249.24%] @ "613215000"
// RTL Simulation : 79 / 460 [249.24%] @ "621125000"
// RTL Simulation : 80 / 460 [249.24%] @ "629035000"
// RTL Simulation : 81 / 460 [249.24%] @ "636945000"
// RTL Simulation : 82 / 460 [249.24%] @ "644855000"
// RTL Simulation : 83 / 460 [249.24%] @ "652765000"
// RTL Simulation : 84 / 460 [249.24%] @ "660675000"
// RTL Simulation : 85 / 460 [249.24%] @ "668585000"
// RTL Simulation : 86 / 460 [249.24%] @ "676495000"
// RTL Simulation : 87 / 460 [249.24%] @ "684405000"
// RTL Simulation : 88 / 460 [249.24%] @ "692315000"
// RTL Simulation : 89 / 460 [249.24%] @ "700225000"
// RTL Simulation : 90 / 460 [249.24%] @ "708135000"
// RTL Simulation : 91 / 460 [249.24%] @ "716045000"
// RTL Simulation : 92 / 460 [249.24%] @ "723955000"
// RTL Simulation : 93 / 460 [249.24%] @ "731865000"
// RTL Simulation : 94 / 460 [249.24%] @ "739775000"
// RTL Simulation : 95 / 460 [249.24%] @ "747685000"
// RTL Simulation : 96 / 460 [249.24%] @ "755595000"
// RTL Simulation : 97 / 460 [249.24%] @ "763505000"
// RTL Simulation : 98 / 460 [249.24%] @ "771415000"
// RTL Simulation : 99 / 460 [249.24%] @ "779325000"
// RTL Simulation : 100 / 460 [249.24%] @ "787235000"
// RTL Simulation : 101 / 460 [249.24%] @ "795145000"
// RTL Simulation : 102 / 460 [249.24%] @ "803055000"
// RTL Simulation : 103 / 460 [249.24%] @ "810965000"
// RTL Simulation : 104 / 460 [249.24%] @ "818875000"
// RTL Simulation : 105 / 460 [249.24%] @ "826785000"
// RTL Simulation : 106 / 460 [249.24%] @ "834695000"
// RTL Simulation : 107 / 460 [249.24%] @ "842605000"
// RTL Simulation : 108 / 460 [249.24%] @ "850515000"
// RTL Simulation : 109 / 460 [249.24%] @ "858425000"
// RTL Simulation : 110 / 460 [249.24%] @ "866335000"
// RTL Simulation : 111 / 460 [249.24%] @ "874245000"
// RTL Simulation : 112 / 460 [249.24%] @ "882155000"
// RTL Simulation : 113 / 460 [249.24%] @ "890065000"
// RTL Simulation : 114 / 460 [249.24%] @ "897975000"
// RTL Simulation : 115 / 460 [249.24%] @ "905885000"
// RTL Simulation : 116 / 460 [249.24%] @ "913795000"
// RTL Simulation : 117 / 460 [249.24%] @ "921705000"
// RTL Simulation : 118 / 460 [249.24%] @ "929615000"
// RTL Simulation : 119 / 460 [249.24%] @ "937525000"
// RTL Simulation : 120 / 460 [249.24%] @ "945435000"
// RTL Simulation : 121 / 460 [249.24%] @ "953345000"
// RTL Simulation : 122 / 460 [249.24%] @ "961255000"
// RTL Simulation : 123 / 460 [249.24%] @ "969165000"
// RTL Simulation : 124 / 460 [249.24%] @ "977075000"
// RTL Simulation : 125 / 460 [249.24%] @ "984985000"
// RTL Simulation : 126 / 460 [249.24%] @ "992895000"
// RTL Simulation : 127 / 460 [249.24%] @ "1000805000"
// RTL Simulation : 128 / 460 [249.24%] @ "1008715000"
// RTL Simulation : 129 / 460 [249.24%] @ "1016625000"
// RTL Simulation : 130 / 460 [249.24%] @ "1024535000"
// RTL Simulation : 131 / 460 [249.24%] @ "1032445000"
// RTL Simulation : 132 / 460 [249.24%] @ "1040355000"
// RTL Simulation : 133 / 460 [249.24%] @ "1048265000"
// RTL Simulation : 134 / 460 [249.24%] @ "1056175000"
// RTL Simulation : 135 / 460 [249.24%] @ "1064085000"
// RTL Simulation : 136 / 460 [249.24%] @ "1071995000"
// RTL Simulation : 137 / 460 [249.24%] @ "1079905000"
// RTL Simulation : 138 / 460 [249.24%] @ "1087815000"
// RTL Simulation : 139 / 460 [249.24%] @ "1095725000"
// RTL Simulation : 140 / 460 [249.24%] @ "1103635000"
// RTL Simulation : 141 / 460 [249.24%] @ "1111545000"
// RTL Simulation : 142 / 460 [249.24%] @ "1119455000"
// RTL Simulation : 143 / 460 [249.24%] @ "1127365000"
// RTL Simulation : 144 / 460 [249.24%] @ "1135275000"
// RTL Simulation : 145 / 460 [249.24%] @ "1143185000"
// RTL Simulation : 146 / 460 [249.24%] @ "1151095000"
// RTL Simulation : 147 / 460 [249.24%] @ "1159005000"
// RTL Simulation : 148 / 460 [249.24%] @ "1166915000"
// RTL Simulation : 149 / 460 [249.24%] @ "1174825000"
// RTL Simulation : 150 / 460 [249.24%] @ "1182735000"
// RTL Simulation : 151 / 460 [249.24%] @ "1190645000"
// RTL Simulation : 152 / 460 [249.24%] @ "1198555000"
// RTL Simulation : 153 / 460 [249.24%] @ "1206465000"
// RTL Simulation : 154 / 460 [249.24%] @ "1214375000"
// RTL Simulation : 155 / 460 [249.24%] @ "1222285000"
// RTL Simulation : 156 / 460 [249.24%] @ "1230195000"
// RTL Simulation : 157 / 460 [249.24%] @ "1238105000"
// RTL Simulation : 158 / 460 [249.24%] @ "1246015000"
// RTL Simulation : 159 / 460 [249.24%] @ "1253925000"
// RTL Simulation : 160 / 460 [249.24%] @ "1261835000"
// RTL Simulation : 161 / 460 [249.24%] @ "1269745000"
// RTL Simulation : 162 / 460 [249.24%] @ "1277655000"
// RTL Simulation : 163 / 460 [249.24%] @ "1285565000"
// RTL Simulation : 164 / 460 [249.24%] @ "1293475000"
// RTL Simulation : 165 / 460 [249.24%] @ "1301385000"
// RTL Simulation : 166 / 460 [249.24%] @ "1309295000"
// RTL Simulation : 167 / 460 [249.24%] @ "1317205000"
// RTL Simulation : 168 / 460 [249.24%] @ "1325115000"
// RTL Simulation : 169 / 460 [249.24%] @ "1333025000"
// RTL Simulation : 170 / 460 [249.24%] @ "1340935000"
// RTL Simulation : 171 / 460 [249.24%] @ "1348845000"
// RTL Simulation : 172 / 460 [249.24%] @ "1356755000"
// RTL Simulation : 173 / 460 [249.24%] @ "1364665000"
// RTL Simulation : 174 / 460 [249.24%] @ "1372575000"
// RTL Simulation : 175 / 460 [249.24%] @ "1380485000"
// RTL Simulation : 176 / 460 [249.24%] @ "1388395000"
// RTL Simulation : 177 / 460 [249.24%] @ "1396305000"
// RTL Simulation : 178 / 460 [249.24%] @ "1404215000"
// RTL Simulation : 179 / 460 [249.24%] @ "1412125000"
// RTL Simulation : 180 / 460 [249.24%] @ "1420035000"
// RTL Simulation : 181 / 460 [249.24%] @ "1427945000"
// RTL Simulation : 182 / 460 [249.24%] @ "1435855000"
// RTL Simulation : 183 / 460 [249.24%] @ "1443765000"
// RTL Simulation : 184 / 460 [249.24%] @ "1451675000"
// RTL Simulation : 185 / 460 [249.24%] @ "1459585000"
// RTL Simulation : 186 / 460 [249.24%] @ "1467495000"
// RTL Simulation : 187 / 460 [249.24%] @ "1475405000"
// RTL Simulation : 188 / 460 [249.24%] @ "1483315000"
// RTL Simulation : 189 / 460 [249.24%] @ "1491225000"
// RTL Simulation : 190 / 460 [249.24%] @ "1499135000"
// RTL Simulation : 191 / 460 [249.24%] @ "1507045000"
// RTL Simulation : 192 / 460 [249.24%] @ "1514955000"
// RTL Simulation : 193 / 460 [249.24%] @ "1522865000"
// RTL Simulation : 194 / 460 [249.24%] @ "1530775000"
// RTL Simulation : 195 / 460 [249.24%] @ "1538685000"
// RTL Simulation : 196 / 460 [249.24%] @ "1546595000"
// RTL Simulation : 197 / 460 [249.24%] @ "1554505000"
// RTL Simulation : 198 / 460 [249.24%] @ "1562415000"
// RTL Simulation : 199 / 460 [249.24%] @ "1570325000"
// RTL Simulation : 200 / 460 [249.24%] @ "1578235000"
// RTL Simulation : 201 / 460 [249.24%] @ "1586145000"
// RTL Simulation : 202 / 460 [249.24%] @ "1594055000"
// RTL Simulation : 203 / 460 [249.24%] @ "1601965000"
// RTL Simulation : 204 / 460 [249.24%] @ "1609875000"
// RTL Simulation : 205 / 460 [249.24%] @ "1617785000"
// RTL Simulation : 206 / 460 [249.24%] @ "1625695000"
// RTL Simulation : 207 / 460 [249.24%] @ "1633605000"
// RTL Simulation : 208 / 460 [249.24%] @ "1641515000"
// RTL Simulation : 209 / 460 [249.24%] @ "1649425000"
// RTL Simulation : 210 / 460 [249.24%] @ "1657335000"
// RTL Simulation : 211 / 460 [249.24%] @ "1665245000"
// RTL Simulation : 212 / 460 [249.24%] @ "1673155000"
// RTL Simulation : 213 / 460 [249.24%] @ "1681065000"
// RTL Simulation : 214 / 460 [249.24%] @ "1688975000"
// RTL Simulation : 215 / 460 [249.24%] @ "1696885000"
// RTL Simulation : 216 / 460 [249.24%] @ "1704795000"
// RTL Simulation : 217 / 460 [249.24%] @ "1712705000"
// RTL Simulation : 218 / 460 [249.24%] @ "1720615000"
// RTL Simulation : 219 / 460 [249.24%] @ "1728525000"
// RTL Simulation : 220 / 460 [249.24%] @ "1736435000"
// RTL Simulation : 221 / 460 [249.24%] @ "1744345000"
// RTL Simulation : 222 / 460 [249.24%] @ "1752255000"
// RTL Simulation : 223 / 460 [249.24%] @ "1760165000"
// RTL Simulation : 224 / 460 [249.24%] @ "1768075000"
// RTL Simulation : 225 / 460 [249.24%] @ "1775985000"
// RTL Simulation : 226 / 460 [249.24%] @ "1783895000"
// RTL Simulation : 227 / 460 [249.24%] @ "1791805000"
// RTL Simulation : 228 / 460 [249.24%] @ "1799715000"
// RTL Simulation : 229 / 460 [249.24%] @ "1807625000"
// RTL Simulation : 230 / 460 [249.24%] @ "1815535000"
// RTL Simulation : 231 / 460 [249.24%] @ "1823445000"
// RTL Simulation : 232 / 460 [249.24%] @ "1831355000"
// RTL Simulation : 233 / 460 [249.24%] @ "1839265000"
// RTL Simulation : 234 / 460 [249.24%] @ "1847175000"
// RTL Simulation : 235 / 460 [249.24%] @ "1855085000"
// RTL Simulation : 236 / 460 [249.24%] @ "1862995000"
// RTL Simulation : 237 / 460 [249.24%] @ "1870905000"
// RTL Simulation : 238 / 460 [249.24%] @ "1878815000"
// RTL Simulation : 239 / 460 [249.24%] @ "1886725000"
// RTL Simulation : 240 / 460 [249.24%] @ "1894635000"
// RTL Simulation : 241 / 460 [249.24%] @ "1902545000"
// RTL Simulation : 242 / 460 [249.24%] @ "1910455000"
// RTL Simulation : 243 / 460 [249.24%] @ "1918365000"
// RTL Simulation : 244 / 460 [249.24%] @ "1926275000"
// RTL Simulation : 245 / 460 [249.24%] @ "1934185000"
// RTL Simulation : 246 / 460 [249.24%] @ "1942095000"
// RTL Simulation : 247 / 460 [249.24%] @ "1950005000"
// RTL Simulation : 248 / 460 [249.24%] @ "1957915000"
// RTL Simulation : 249 / 460 [249.24%] @ "1965825000"
// RTL Simulation : 250 / 460 [249.24%] @ "1973735000"
// RTL Simulation : 251 / 460 [249.24%] @ "1981645000"
// RTL Simulation : 252 / 460 [249.24%] @ "1989555000"
// RTL Simulation : 253 / 460 [249.24%] @ "1997465000"
// RTL Simulation : 254 / 460 [249.24%] @ "2005375000"
// RTL Simulation : 255 / 460 [249.24%] @ "2013285000"
// RTL Simulation : 256 / 460 [249.24%] @ "2021195000"
// RTL Simulation : 257 / 460 [249.24%] @ "2029105000"
// RTL Simulation : 258 / 460 [249.24%] @ "2037015000"
// RTL Simulation : 259 / 460 [249.24%] @ "2044925000"
// RTL Simulation : 260 / 460 [249.24%] @ "2052835000"
// RTL Simulation : 261 / 460 [249.24%] @ "2060745000"
// RTL Simulation : 262 / 460 [249.24%] @ "2068655000"
// RTL Simulation : 263 / 460 [249.24%] @ "2076565000"
// RTL Simulation : 264 / 460 [249.24%] @ "2084475000"
// RTL Simulation : 265 / 460 [249.24%] @ "2092385000"
// RTL Simulation : 266 / 460 [249.24%] @ "2100295000"
// RTL Simulation : 267 / 460 [249.24%] @ "2108205000"
// RTL Simulation : 268 / 460 [249.24%] @ "2116115000"
// RTL Simulation : 269 / 460 [249.24%] @ "2124025000"
// RTL Simulation : 270 / 460 [249.24%] @ "2131935000"
// RTL Simulation : 271 / 460 [249.24%] @ "2139845000"
// RTL Simulation : 272 / 460 [249.24%] @ "2147755000"
// RTL Simulation : 273 / 460 [249.24%] @ "2155665000"
// RTL Simulation : 274 / 460 [249.24%] @ "2163575000"
// RTL Simulation : 275 / 460 [249.24%] @ "2171485000"
// RTL Simulation : 276 / 460 [249.24%] @ "2179395000"
// RTL Simulation : 277 / 460 [249.24%] @ "2187305000"
// RTL Simulation : 278 / 460 [249.24%] @ "2195215000"
// RTL Simulation : 279 / 460 [249.24%] @ "2203125000"
// RTL Simulation : 280 / 460 [249.24%] @ "2211035000"
// RTL Simulation : 281 / 460 [249.24%] @ "2218945000"
// RTL Simulation : 282 / 460 [249.24%] @ "2226855000"
// RTL Simulation : 283 / 460 [249.24%] @ "2234765000"
// RTL Simulation : 284 / 460 [249.24%] @ "2242675000"
// RTL Simulation : 285 / 460 [249.24%] @ "2250585000"
// RTL Simulation : 286 / 460 [249.24%] @ "2258495000"
// RTL Simulation : 287 / 460 [249.24%] @ "2266405000"
// RTL Simulation : 288 / 460 [249.24%] @ "2274315000"
// RTL Simulation : 289 / 460 [249.24%] @ "2282225000"
// RTL Simulation : 290 / 460 [249.24%] @ "2290135000"
// RTL Simulation : 291 / 460 [249.24%] @ "2298045000"
// RTL Simulation : 292 / 460 [249.24%] @ "2305955000"
// RTL Simulation : 293 / 460 [249.24%] @ "2313865000"
// RTL Simulation : 294 / 460 [249.24%] @ "2321775000"
// RTL Simulation : 295 / 460 [249.24%] @ "2329685000"
// RTL Simulation : 296 / 460 [249.24%] @ "2337595000"
// RTL Simulation : 297 / 460 [249.24%] @ "2345505000"
// RTL Simulation : 298 / 460 [249.24%] @ "2353415000"
// RTL Simulation : 299 / 460 [249.24%] @ "2361325000"
// RTL Simulation : 300 / 460 [249.24%] @ "2369235000"
// RTL Simulation : 301 / 460 [249.24%] @ "2377145000"
// RTL Simulation : 302 / 460 [249.24%] @ "2385055000"
// RTL Simulation : 303 / 460 [249.24%] @ "2392965000"
// RTL Simulation : 304 / 460 [249.24%] @ "2400875000"
// RTL Simulation : 305 / 460 [249.24%] @ "2408785000"
// RTL Simulation : 306 / 460 [249.24%] @ "2416695000"
// RTL Simulation : 307 / 460 [249.24%] @ "2424605000"
// RTL Simulation : 308 / 460 [249.24%] @ "2432515000"
// RTL Simulation : 309 / 460 [249.24%] @ "2440425000"
// RTL Simulation : 310 / 460 [249.24%] @ "2448335000"
// RTL Simulation : 311 / 460 [249.24%] @ "2456245000"
// RTL Simulation : 312 / 460 [249.24%] @ "2464155000"
// RTL Simulation : 313 / 460 [249.24%] @ "2472065000"
// RTL Simulation : 314 / 460 [249.24%] @ "2479975000"
// RTL Simulation : 315 / 460 [249.24%] @ "2487885000"
// RTL Simulation : 316 / 460 [249.24%] @ "2495795000"
// RTL Simulation : 317 / 460 [249.24%] @ "2503705000"
// RTL Simulation : 318 / 460 [249.24%] @ "2511615000"
// RTL Simulation : 319 / 460 [249.24%] @ "2519525000"
// RTL Simulation : 320 / 460 [249.24%] @ "2527435000"
// RTL Simulation : 321 / 460 [249.24%] @ "2535345000"
// RTL Simulation : 322 / 460 [249.24%] @ "2543255000"
// RTL Simulation : 323 / 460 [249.24%] @ "2551165000"
// RTL Simulation : 324 / 460 [249.24%] @ "2559075000"
// RTL Simulation : 325 / 460 [249.24%] @ "2566985000"
// RTL Simulation : 326 / 460 [249.24%] @ "2574895000"
// RTL Simulation : 327 / 460 [249.24%] @ "2582805000"
// RTL Simulation : 328 / 460 [249.24%] @ "2590715000"
// RTL Simulation : 329 / 460 [249.24%] @ "2598625000"
// RTL Simulation : 330 / 460 [249.24%] @ "2606535000"
// RTL Simulation : 331 / 460 [249.24%] @ "2614445000"
// RTL Simulation : 332 / 460 [249.24%] @ "2622355000"
// RTL Simulation : 333 / 460 [249.24%] @ "2630265000"
// RTL Simulation : 334 / 460 [249.24%] @ "2638175000"
// RTL Simulation : 335 / 460 [249.24%] @ "2646085000"
// RTL Simulation : 336 / 460 [249.24%] @ "2653995000"
// RTL Simulation : 337 / 460 [249.24%] @ "2661905000"
// RTL Simulation : 338 / 460 [249.24%] @ "2669815000"
// RTL Simulation : 339 / 460 [249.24%] @ "2677725000"
// RTL Simulation : 340 / 460 [249.24%] @ "2685635000"
// RTL Simulation : 341 / 460 [249.24%] @ "2693545000"
// RTL Simulation : 342 / 460 [249.24%] @ "2701455000"
// RTL Simulation : 343 / 460 [249.24%] @ "2709365000"
// RTL Simulation : 344 / 460 [249.24%] @ "2717275000"
// RTL Simulation : 345 / 460 [249.24%] @ "2725185000"
// RTL Simulation : 346 / 460 [249.24%] @ "2733095000"
// RTL Simulation : 347 / 460 [249.24%] @ "2741005000"
// RTL Simulation : 348 / 460 [249.24%] @ "2748915000"
// RTL Simulation : 349 / 460 [249.24%] @ "2756825000"
// RTL Simulation : 350 / 460 [249.24%] @ "2764735000"
// RTL Simulation : 351 / 460 [249.24%] @ "2772645000"
// RTL Simulation : 352 / 460 [249.24%] @ "2780555000"
// RTL Simulation : 353 / 460 [249.24%] @ "2788465000"
// RTL Simulation : 354 / 460 [249.24%] @ "2796375000"
// RTL Simulation : 355 / 460 [249.24%] @ "2804285000"
// RTL Simulation : 356 / 460 [249.24%] @ "2812195000"
// RTL Simulation : 357 / 460 [249.24%] @ "2820105000"
// RTL Simulation : 358 / 460 [249.24%] @ "2828015000"
// RTL Simulation : 359 / 460 [249.24%] @ "2835925000"
// RTL Simulation : 360 / 460 [249.24%] @ "2843835000"
// RTL Simulation : 361 / 460 [249.24%] @ "2851745000"
// RTL Simulation : 362 / 460 [249.24%] @ "2859655000"
// RTL Simulation : 363 / 460 [249.24%] @ "2867565000"
// RTL Simulation : 364 / 460 [249.24%] @ "2875475000"
// RTL Simulation : 365 / 460 [249.24%] @ "2883385000"
// RTL Simulation : 366 / 460 [249.24%] @ "2891295000"
// RTL Simulation : 367 / 460 [249.24%] @ "2899205000"
// RTL Simulation : 368 / 460 [249.24%] @ "2907115000"
// RTL Simulation : 369 / 460 [249.24%] @ "2915025000"
// RTL Simulation : 370 / 460 [249.24%] @ "2922935000"
// RTL Simulation : 371 / 460 [249.24%] @ "2930845000"
// RTL Simulation : 372 / 460 [249.24%] @ "2938755000"
// RTL Simulation : 373 / 460 [249.24%] @ "2946665000"
// RTL Simulation : 374 / 460 [249.24%] @ "2954575000"
// RTL Simulation : 375 / 460 [249.24%] @ "2962485000"
// RTL Simulation : 376 / 460 [249.24%] @ "2970395000"
// RTL Simulation : 377 / 460 [249.24%] @ "2978305000"
// RTL Simulation : 378 / 460 [249.24%] @ "2986215000"
// RTL Simulation : 379 / 460 [249.24%] @ "2994125000"
// RTL Simulation : 380 / 460 [249.24%] @ "3002035000"
// RTL Simulation : 381 / 460 [249.24%] @ "3009945000"
// RTL Simulation : 382 / 460 [249.24%] @ "3017855000"
// RTL Simulation : 383 / 460 [249.24%] @ "3025765000"
// RTL Simulation : 384 / 460 [249.24%] @ "3033675000"
// RTL Simulation : 385 / 460 [249.24%] @ "3041585000"
// RTL Simulation : 386 / 460 [249.24%] @ "3049495000"
// RTL Simulation : 387 / 460 [249.24%] @ "3057405000"
// RTL Simulation : 388 / 460 [249.24%] @ "3065315000"
// RTL Simulation : 389 / 460 [249.24%] @ "3073225000"
// RTL Simulation : 390 / 460 [249.24%] @ "3081135000"
// RTL Simulation : 391 / 460 [249.24%] @ "3089045000"
// RTL Simulation : 392 / 460 [249.24%] @ "3096955000"
// RTL Simulation : 393 / 460 [249.24%] @ "3104865000"
// RTL Simulation : 394 / 460 [249.24%] @ "3112775000"
// RTL Simulation : 395 / 460 [249.24%] @ "3120685000"
// RTL Simulation : 396 / 460 [249.24%] @ "3128595000"
// RTL Simulation : 397 / 460 [249.24%] @ "3136505000"
// RTL Simulation : 398 / 460 [249.24%] @ "3144415000"
// RTL Simulation : 399 / 460 [249.24%] @ "3152325000"
// RTL Simulation : 400 / 460 [249.24%] @ "3160235000"
// RTL Simulation : 401 / 460 [249.24%] @ "3168145000"
// RTL Simulation : 402 / 460 [249.24%] @ "3176055000"
// RTL Simulation : 403 / 460 [249.24%] @ "3183965000"
// RTL Simulation : 404 / 460 [249.24%] @ "3191875000"
// RTL Simulation : 405 / 460 [249.24%] @ "3199785000"
// RTL Simulation : 406 / 460 [249.24%] @ "3207695000"
// RTL Simulation : 407 / 460 [249.24%] @ "3215605000"
// RTL Simulation : 408 / 460 [249.24%] @ "3223515000"
// RTL Simulation : 409 / 460 [249.24%] @ "3231425000"
// RTL Simulation : 410 / 460 [249.24%] @ "3239335000"
// RTL Simulation : 411 / 460 [249.24%] @ "3247245000"
// RTL Simulation : 412 / 460 [249.24%] @ "3255155000"
// RTL Simulation : 413 / 460 [249.24%] @ "3263065000"
// RTL Simulation : 414 / 460 [249.24%] @ "3270975000"
// RTL Simulation : 415 / 460 [249.24%] @ "3278885000"
// RTL Simulation : 416 / 460 [249.24%] @ "3286795000"
// RTL Simulation : 417 / 460 [249.24%] @ "3294705000"
// RTL Simulation : 418 / 460 [249.24%] @ "3302615000"
// RTL Simulation : 419 / 460 [249.24%] @ "3310525000"
// RTL Simulation : 420 / 460 [249.24%] @ "3318435000"
// RTL Simulation : 421 / 460 [249.24%] @ "3326345000"
// RTL Simulation : 422 / 460 [249.24%] @ "3334255000"
// RTL Simulation : 423 / 460 [249.24%] @ "3342165000"
// RTL Simulation : 424 / 460 [249.24%] @ "3350075000"
// RTL Simulation : 425 / 460 [249.24%] @ "3357985000"
// RTL Simulation : 426 / 460 [249.24%] @ "3365895000"
// RTL Simulation : 427 / 460 [249.24%] @ "3373805000"
// RTL Simulation : 428 / 460 [249.24%] @ "3381715000"
// RTL Simulation : 429 / 460 [249.24%] @ "3389625000"
// RTL Simulation : 430 / 460 [249.24%] @ "3397535000"
// RTL Simulation : 431 / 460 [249.24%] @ "3405445000"
// RTL Simulation : 432 / 460 [249.24%] @ "3413355000"
// RTL Simulation : 433 / 460 [249.24%] @ "3421265000"
// RTL Simulation : 434 / 460 [249.24%] @ "3429175000"
// RTL Simulation : 435 / 460 [249.24%] @ "3437085000"
// RTL Simulation : 436 / 460 [249.24%] @ "3444995000"
// RTL Simulation : 437 / 460 [249.24%] @ "3452905000"
// RTL Simulation : 438 / 460 [249.24%] @ "3460815000"
// RTL Simulation : 439 / 460 [249.24%] @ "3468725000"
// RTL Simulation : 440 / 460 [249.24%] @ "3476635000"
// RTL Simulation : 441 / 460 [249.24%] @ "3484545000"
// RTL Simulation : 442 / 460 [249.24%] @ "3492455000"
// RTL Simulation : 443 / 460 [249.24%] @ "3500365000"
// RTL Simulation : 444 / 460 [249.24%] @ "3508275000"
// RTL Simulation : 445 / 460 [249.24%] @ "3516185000"
// RTL Simulation : 446 / 460 [249.24%] @ "3524095000"
// RTL Simulation : 447 / 460 [249.24%] @ "3532005000"
// RTL Simulation : 448 / 460 [249.24%] @ "3539915000"
// RTL Simulation : 449 / 460 [249.24%] @ "3547825000"
// RTL Simulation : 450 / 460 [249.24%] @ "3555735000"
// RTL Simulation : 451 / 460 [249.24%] @ "3563645000"
// RTL Simulation : 452 / 460 [249.24%] @ "3571555000"
// RTL Simulation : 453 / 460 [249.24%] @ "3579465000"
// RTL Simulation : 454 / 460 [249.24%] @ "3587375000"
// RTL Simulation : 455 / 460 [249.24%] @ "3595285000"
// RTL Simulation : 456 / 460 [249.24%] @ "3603195000"
// RTL Simulation : 457 / 460 [249.24%] @ "3611105000"
// RTL Simulation : 458 / 460 [249.24%] @ "3619015000"
// RTL Simulation : 459 / 460 [249.24%] @ "3626925000"
// RTL Simulation : 460 / 460 [100.00%] @ "3634835000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3634895 ns : File "C:/HLS-multirate-DSP/HLS_FIR/Direct_FIR_DSP/Direct_FIR_DSP/hls/sim/verilog/Direct_FIR_DSP.autotb.v" Line 196
## quit
INFO: [Common 17-206] Exiting xsim at Sun Nov 16 15:36:49 2025...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: Reading ../../../../../../Matlab/TS_DSP_normal.dat
INFO: Read 460 samples from ../../../../../../Matlab/TS_DSP_normal.dat
INFO: Reading ../../../../../../Matlab/TS_DSP_normal.res
INFO: Read 460 samples from ../../../../../../Matlab/TS_DSP_normal.res
INFO: Input and reference data lengths match.
Mismatch at sample  408: ref=-32766, dut= 32767
Mismatch at sample  433: ref= 32766, dut=-32768
Mismatch at sample  458: ref=-32766, dut= 32767
---------------------------------------
Testbench Results
Samples processed : 460
Mismatches        : 3
Status: FAIL [!!] (3 samples out of tolerance)
---------------------------------------
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 460
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 33.579 seconds; peak allocated memory: 340.527 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 38s
