const publications = [
  {
    imagePath: "img/thumbnails/panacea.png",
    title: "Panacea: Novel DNN Accelerator using Accuracy-Preserving Asymmetric Quantization and Energy-Saving Bit-Slice Sparsity",
    pdfLink: "https://arxiv.org/abs/2412.10059",
    codeLinks: {
      Slides: "../files/HPCA25_slides.pdf",
    },
    authors:
      "<b>Dongyun Kam</b>, Myeongji Yun, Sunwoo Yoo, Seungwoo Hong, Zhengya Zhang, Youngjoo Lee",
    conference: "IEEE International Symposium on High-Performance Computer Architecture (HPCA-31), 2025",
    selected: true,
  },
  {
    imagePath: "img/thumbnails/boss.png",
    title: "A 21.9 ns 15.7 Gbps/mm² (128, 15) BOSS FEC Decoder for 5G/6G URLLC Applications",
    pdfLink: "https://ieeexplore.ieee.org/abstract/document/10454363",
    codeLinks: {
      Slides: "../files/ISSCC24_slides.pdf",
    },
    authors:
      "<b>Dongyun Kam</b>, Sangbu Yun, Jeongwon Choe, Zhengya Zhang, Namyoon Lee, Youngjoo Lee",
    conference: "IEEE International Solid-State Circuits Conference (ISSCC), 2024",
    selected: true,
  },
  {
    imagePath: "img/thumbnails/overlap_polar.png",
    title: "Low-latency SCL polar decoder architecture using overlapped pruning operations",
    pdfLink: "https://ieeexplore.ieee.org/abstract/document/10014433",
    codeLinks: {},
    authors:
      "<b>Dongyun Kam</b>, Byeong Yong Kong, Youngjoo Lee",
    conference: "IEEE Transactions on Circuits and Systems I: Regular Papers (TCAS-I), 2023",
    selected: true,
  },
  {
    imagePath: "img/thumbnails/ternary.png",
    title: "Design and Evaluation Frameworks for Advanced RISC-based Ternary Processor",
    pdfLink: "https://ieeexplore.ieee.org/abstract/document/9774584",
    codeLinks: {
      Slides: "../files/DATE22_slides.pdf",
    },
    authors:
      "<b>Dongyun Kam*</b>, Jung Gyu Min*, Jongho Yoon, Sunmean Kim, Seokhyeong Kang, Youngjoo Lee",
    conference: "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2022",
    selected: true,
  },
 {
    imagePath: "img/thumbnails/mem_polar.png",
    title: "A 1.1μs 1.56Gb/s/mm2 Cost-Efficient Large-List SCL Polar Decoder Using Fully-Reusable LLR Buffers in 28nm CMOS Technology",
    pdfLink: "https://ieeexplore.ieee.org/abstract/document/9830317",
    codeLinks: {
      Slides: "../files/VLSI22_slides.pdf",
    },
    authors:
      "<b>Dongyun Kam</b>, Byeong Yong Kong, Youngjoo Lee",
    conference: "IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2022",
    selected: true,
  },
];

export { publications };
