#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("weights1_address0", 10, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("weights1_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("weights1_we0", 1, hls_out, 0, "ap_memory", "mem_we", 1),
	Port_Property("weights1_d0", 64, hls_out, 0, "ap_memory", "mem_din", 1),
	Port_Property("weights1_q0", 64, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("weights1_address1", 10, hls_out, 0, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights1_ce1", 1, hls_out, 0, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights1_q1", 64, hls_in, 0, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights2_address0", 12, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("weights2_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("weights2_we0", 1, hls_out, 1, "ap_memory", "mem_we", 1),
	Port_Property("weights2_d0", 64, hls_out, 1, "ap_memory", "mem_din", 1),
	Port_Property("weights2_q0", 64, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("weights2_address1", 12, hls_out, 1, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights2_ce1", 1, hls_out, 1, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights2_q1", 64, hls_in, 1, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weights3_address0", 8, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("weights3_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("weights3_we0", 1, hls_out, 2, "ap_memory", "mem_we", 1),
	Port_Property("weights3_d0", 64, hls_out, 2, "ap_memory", "mem_din", 1),
	Port_Property("weights3_q0", 64, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("weights3_address1", 8, hls_out, 2, "ap_memory", "MemPortADDR2", 1),
	Port_Property("weights3_ce1", 1, hls_out, 2, "ap_memory", "MemPortCE2", 1),
	Port_Property("weights3_q1", 64, hls_in, 2, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("biases1_address0", 6, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("biases1_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("biases1_we0", 1, hls_out, 3, "ap_memory", "mem_we", 1),
	Port_Property("biases1_d0", 64, hls_out, 3, "ap_memory", "mem_din", 1),
	Port_Property("biases1_q0", 64, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("biases1_address1", 6, hls_out, 3, "ap_memory", "MemPortADDR2", 1),
	Port_Property("biases1_ce1", 1, hls_out, 3, "ap_memory", "MemPortCE2", 1),
	Port_Property("biases1_q1", 64, hls_in, 3, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("biases2_address0", 6, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("biases2_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("biases2_we0", 1, hls_out, 4, "ap_memory", "mem_we", 1),
	Port_Property("biases2_d0", 64, hls_out, 4, "ap_memory", "mem_din", 1),
	Port_Property("biases2_q0", 64, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("biases2_address1", 6, hls_out, 4, "ap_memory", "MemPortADDR2", 1),
	Port_Property("biases2_ce1", 1, hls_out, 4, "ap_memory", "MemPortCE2", 1),
	Port_Property("biases2_q1", 64, hls_in, 4, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("biases3_address0", 2, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("biases3_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("biases3_we0", 1, hls_out, 5, "ap_memory", "mem_we", 1),
	Port_Property("biases3_d0", 64, hls_out, 5, "ap_memory", "mem_din", 1),
	Port_Property("biases3_q0", 64, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("biases3_address1", 2, hls_out, 5, "ap_memory", "MemPortADDR2", 1),
	Port_Property("biases3_ce1", 1, hls_out, 5, "ap_memory", "MemPortCE2", 1),
	Port_Property("biases3_q1", 64, hls_in, 5, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("training_data_address0", 12, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("training_data_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("training_data_q0", 64, hls_in, 6, "ap_memory", "in_data", 1),
	Port_Property("training_data_address1", 12, hls_out, 6, "ap_memory", "MemPortADDR2", 1),
	Port_Property("training_data_ce1", 1, hls_out, 6, "ap_memory", "MemPortCE2", 1),
	Port_Property("training_data_q1", 64, hls_in, 6, "ap_memory", "in_data", 1),
	Port_Property("training_targets_address0", 9, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("training_targets_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("training_targets_q0", 64, hls_in, 7, "ap_memory", "mem_dout", 1),
};
const char* HLS_Design_Meta::dut_name = "backprop";
