

================================================================
== Vitis HLS Report for 'conv3_Pipeline_KR_KC'
================================================================
* Date:           Thu Nov  2 04:32:24 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       85|       85|  0.850 us|  0.850 us|   85|   85|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- KR_KC   |       83|       83|        12|          3|          3|    25|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    142|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    119|    -|
|Register         |        -|    -|     228|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     228|    293|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------------------+---------------------------------------+---------------------+
    |                  Instance                  |                 Module                |      Expression     |
    +--------------------------------------------+---------------------------------------+---------------------+
    |ama_addmuladd_10ns_4ns_9ns_9ns_17_4_1_U205  |ama_addmuladd_10ns_4ns_9ns_9ns_17_4_1  |  (i0 + i1) * i2 + i3|
    +--------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln45_1_fu_236_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln45_2_fu_192_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln45_fu_204_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln46_fu_246_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln51_fu_270_p2       |         +|   0|  0|  16|           9|           9|
    |add_ln53_2_fu_282_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln53_3_fu_303_p2     |         +|   0|  0|  18|          10|          10|
    |add_ln53_5_fu_312_p2     |         +|   0|  0|  18|          10|          10|
    |icmp_ln45_fu_186_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln46_fu_210_p2      |      icmp|   0|  0|  10|           3|           3|
    |select_ln45_1_fu_224_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln45_fu_216_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 142|          64|          58|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  20|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_kc_load                |   9|          2|    3|          6|
    |ap_sig_allocacmp_kr_load                |   9|          2|    3|          6|
    |ap_sig_allocacmp_p_load                 |   9|          2|   32|         64|
    |empty_fu_68                             |   9|          2|   32|         64|
    |indvar_flatten20_fu_80                  |   9|          2|    5|         10|
    |kc_fu_72                                |   9|          2|    3|          6|
    |kr_fu_76                                |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 119|         26|   90|        182|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_fu_68                       |  32|   0|   32|          0|
    |icmp_ln45_reg_390                 |   1|   0|    1|          0|
    |indvar_flatten20_fu_80            |   5|   0|    5|          0|
    |input_fm_buffer_load_reg_425      |  32|   0|   32|          0|
    |kc_fu_72                          |   3|   0|    3|          0|
    |kr_fu_76                          |   3|   0|    3|          0|
    |mul_reg_430                       |  32|   0|   32|          0|
    |select_ln45_1_reg_400             |   3|   0|    3|          0|
    |select_ln45_reg_394               |   3|   0|    3|          0|
    |weight_buffer_0_load_reg_420      |  32|   0|   32|          0|
    |zext_ln43_1_cast_reg_385          |   8|   0|    9|          1|
    |icmp_ln45_reg_390                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 228|  32|  166|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|       conv3_Pipeline_KR_KC|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|       conv3_Pipeline_KR_KC|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|       conv3_Pipeline_KR_KC|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|       conv3_Pipeline_KR_KC|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|       conv3_Pipeline_KR_KC|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|       conv3_Pipeline_KR_KC|  return value|
|grp_fu_1675_p_din0         |  out|   32|  ap_ctrl_hs|       conv3_Pipeline_KR_KC|  return value|
|grp_fu_1675_p_din1         |  out|   32|  ap_ctrl_hs|       conv3_Pipeline_KR_KC|  return value|
|grp_fu_1675_p_opcode       |  out|    2|  ap_ctrl_hs|       conv3_Pipeline_KR_KC|  return value|
|grp_fu_1675_p_dout0        |   in|   32|  ap_ctrl_hs|       conv3_Pipeline_KR_KC|  return value|
|grp_fu_1675_p_ce           |  out|    1|  ap_ctrl_hs|       conv3_Pipeline_KR_KC|  return value|
|grp_fu_1679_p_din0         |  out|   32|  ap_ctrl_hs|       conv3_Pipeline_KR_KC|  return value|
|grp_fu_1679_p_din1         |  out|   32|  ap_ctrl_hs|       conv3_Pipeline_KR_KC|  return value|
|grp_fu_1679_p_dout0        |   in|   32|  ap_ctrl_hs|       conv3_Pipeline_KR_KC|  return value|
|grp_fu_1679_p_ce           |  out|    1|  ap_ctrl_hs|       conv3_Pipeline_KR_KC|  return value|
|output_fm_buffer_0_load_1  |   in|   32|     ap_none|  output_fm_buffer_0_load_1|        scalar|
|add_ln53_1                 |   in|    9|     ap_none|                 add_ln53_1|        scalar|
|select_ln42_2              |   in|    3|     ap_none|              select_ln42_2|        scalar|
|add_ln53                   |   in|   10|     ap_none|                   add_ln53|        scalar|
|zext_ln43_1                |   in|    8|     ap_none|                zext_ln43_1|        scalar|
|p_out                      |  out|   32|      ap_vld|                      p_out|       pointer|
|p_out_ap_vld               |  out|    1|      ap_vld|                      p_out|       pointer|
|weight_buffer_0_address0   |  out|   10|   ap_memory|            weight_buffer_0|         array|
|weight_buffer_0_ce0        |  out|    1|   ap_memory|            weight_buffer_0|         array|
|weight_buffer_0_q0         |   in|   32|   ap_memory|            weight_buffer_0|         array|
|input_fm_buffer_address0   |  out|   17|   ap_memory|            input_fm_buffer|         array|
|input_fm_buffer_ce0        |  out|    1|   ap_memory|            input_fm_buffer|         array|
|input_fm_buffer_q0         |   in|   32|   ap_memory|            input_fm_buffer|         array|
+---------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.24>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 15 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kc = alloca i32 1"   --->   Operation 16 'alloca' 'kc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kr = alloca i32 1"   --->   Operation 17 'alloca' 'kr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln43_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln43_1"   --->   Operation 19 'read' 'zext_ln43_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add_ln53_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln53"   --->   Operation 20 'read' 'add_ln53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%select_ln42_2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln42_2"   --->   Operation 21 'read' 'select_ln42_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add_ln53_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln53_1"   --->   Operation 22 'read' 'add_ln53_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %output_fm_buffer_0_load_1"   --->   Operation 23 'read' 'output_fm_buffer_0_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln43_1_cast = zext i8 %zext_ln43_1_read"   --->   Operation 24 'zext' 'zext_ln43_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%select_ln42_2_cast = zext i3 %select_ln42_2_read"   --->   Operation 25 'zext' 'select_ln42_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten20"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %kr"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %kc"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %output_fm_buffer_0_load_1_read, i32 %empty"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i5 %indvar_flatten20" [src/conv3.cpp:45]   --->   Operation 31 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%icmp_ln45 = icmp_eq  i5 %indvar_flatten20_load, i5 25" [src/conv3.cpp:45]   --->   Operation 32 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.78ns)   --->   "%add_ln45_2 = add i5 %indvar_flatten20_load, i5 1" [src/conv3.cpp:45]   --->   Operation 33 'add' 'add_ln45_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.inc53, void %for.inc56.exitStub" [src/conv3.cpp:45]   --->   Operation 34 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kc_load = load i3 %kc" [src/conv3.cpp:46]   --->   Operation 35 'load' 'kc_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kr_load = load i3 %kr" [src/conv3.cpp:45]   --->   Operation 36 'load' 'kr_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.67ns)   --->   "%add_ln45 = add i3 %kr_load, i3 1" [src/conv3.cpp:45]   --->   Operation 37 'add' 'add_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.67ns)   --->   "%icmp_ln46 = icmp_eq  i3 %kc_load, i3 5" [src/conv3.cpp:46]   --->   Operation 38 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.20ns)   --->   "%select_ln45 = select i1 %icmp_ln46, i3 0, i3 %kc_load" [src/conv3.cpp:45]   --->   Operation 39 'select' 'select_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.20ns)   --->   "%select_ln45_1 = select i1 %icmp_ln46, i3 %add_ln45, i3 %kr_load" [src/conv3.cpp:45]   --->   Operation 40 'select' 'select_ln45_1' <Predicate = (!icmp_ln45)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i3 %select_ln45_1" [src/conv3.cpp:45]   --->   Operation 41 'zext' 'zext_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.67ns)   --->   "%add_ln45_1 = add i4 %zext_ln45, i4 %select_ln42_2_cast" [src/conv3.cpp:45]   --->   Operation 42 'add' 'add_ln45_1' <Predicate = (!icmp_ln45)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i4 %add_ln45_1" [src/conv3.cpp:53]   --->   Operation 43 'zext' 'zext_ln53_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.69ns) (grouped into DSP with root node add_ln53_6)   --->   "%add_ln53_4 = add i10 %add_ln53_read, i10 %zext_ln53_2" [src/conv3.cpp:53]   --->   Operation 44 'add' 'add_ln53_4' <Predicate = (!icmp_ln45)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into DSP with root node add_ln53_6)   --->   "%zext_ln46 = zext i10 %add_ln53_4" [src/conv3.cpp:46]   --->   Operation 45 'zext' 'zext_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 46 [3/3] (0.99ns) (grouped into DSP with root node add_ln53_6)   --->   "%mul_ln46 = mul i17 %zext_ln46, i17 259" [src/conv3.cpp:46]   --->   Operation 46 'mul' 'mul_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.67ns)   --->   "%add_ln46 = add i3 %select_ln45, i3 1" [src/conv3.cpp:46]   --->   Operation 47 'add' 'add_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln46 = store i5 %add_ln45_2, i5 %indvar_flatten20" [src/conv3.cpp:46]   --->   Operation 48 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln46 = store i3 %select_ln45_1, i3 %kr" [src/conv3.cpp:46]   --->   Operation 49 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln46 = store i3 %add_ln46, i3 %kc" [src/conv3.cpp:46]   --->   Operation 50 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 51 [2/3] (0.99ns) (grouped into DSP with root node add_ln53_6)   --->   "%mul_ln46 = mul i17 %zext_ln46, i17 259" [src/conv3.cpp:46]   --->   Operation 51 'mul' 'mul_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 52 [1/3] (0.00ns) (grouped into DSP with root node add_ln53_6)   --->   "%mul_ln46 = mul i17 %zext_ln46, i17 259" [src/conv3.cpp:46]   --->   Operation 52 'mul' 'mul_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i3 %select_ln45" [src/conv3.cpp:46]   --->   Operation 53 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.76ns)   --->   "%add_ln51 = add i9 %zext_ln46_1, i9 %zext_ln43_1_cast" [src/conv3.cpp:51]   --->   Operation 54 'add' 'add_ln51' <Predicate = (!icmp_ln45)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln53_5 = zext i9 %add_ln51" [src/conv3.cpp:53]   --->   Operation 55 'zext' 'zext_ln53_5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_6 = add i17 %mul_ln46, i17 %zext_ln53_5" [src/conv3.cpp:53]   --->   Operation 56 'add' 'add_ln53_6' <Predicate = (!icmp_ln45)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.97>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i3 %select_ln45_1" [src/conv3.cpp:53]   --->   Operation 57 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.77ns)   --->   "%add_ln53_2 = add i9 %add_ln53_1_read, i9 %zext_ln53" [src/conv3.cpp:53]   --->   Operation 58 'add' 'add_ln53_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i9 %add_ln53_2" [src/conv3.cpp:53]   --->   Operation 59 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i9 %add_ln53_2" [src/conv3.cpp:53]   --->   Operation 60 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln53, i2 0" [src/conv3.cpp:53]   --->   Operation 61 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53_3 = add i10 %p_shl2, i10 %zext_ln53_1" [src/conv3.cpp:53]   --->   Operation 62 'add' 'add_ln53_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln53_3 = zext i3 %select_ln45" [src/conv3.cpp:53]   --->   Operation 63 'zext' 'zext_ln53_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln53_5 = add i10 %add_ln53_3, i10 %zext_ln53_3" [src/conv3.cpp:53]   --->   Operation 64 'add' 'add_ln53_5' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln53_4 = zext i10 %add_ln53_5" [src/conv3.cpp:53]   --->   Operation 65 'zext' 'zext_ln53_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%weight_buffer_0_addr = getelementptr i32 %weight_buffer_0, i64 0, i64 %zext_ln53_4" [src/conv3.cpp:53]   --->   Operation 66 'getelementptr' 'weight_buffer_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln53_6 = add i17 %mul_ln46, i17 %zext_ln53_5" [src/conv3.cpp:53]   --->   Operation 67 'add' 'add_ln53_6' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln53_6 = zext i17 %add_ln53_6" [src/conv3.cpp:53]   --->   Operation 68 'zext' 'zext_ln53_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln53_6" [src/conv3.cpp:53]   --->   Operation 69 'getelementptr' 'input_fm_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (1.23ns)   --->   "%weight_buffer_0_load = load i10 %weight_buffer_0_addr" [src/conv3.cpp:53]   --->   Operation 70 'load' 'weight_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_4 : Operation 71 [2/2] (1.23ns)   --->   "%input_fm_buffer_load = load i17 %input_fm_buffer_addr" [src/conv3.cpp:53]   --->   Operation 71 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 72 [1/2] (1.23ns)   --->   "%weight_buffer_0_load = load i10 %weight_buffer_0_addr" [src/conv3.cpp:53]   --->   Operation 72 'load' 'weight_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_5 : Operation 73 [1/2] (1.23ns)   --->   "%input_fm_buffer_load = load i17 %input_fm_buffer_addr" [src/conv3.cpp:53]   --->   Operation 73 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 74592> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : [1/1] (0.47ns)   --->   Input mux for Operation 74 '%mul = fmul i32 %weight_buffer_0_load, i32 %input_fm_buffer_load'
ST_6 : Operation 74 [3/3] (6.54ns)   --->   "%mul = fmul i32 %weight_buffer_0_load, i32 %input_fm_buffer_load" [src/conv3.cpp:53]   --->   Operation 74 'fmul' 'mul' <Predicate = true> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 75 [2/3] (7.01ns)   --->   "%mul = fmul i32 %weight_buffer_0_load, i32 %input_fm_buffer_load" [src/conv3.cpp:53]   --->   Operation 75 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 76 [1/3] (7.01ns)   --->   "%mul = fmul i32 %weight_buffer_0_load, i32 %input_fm_buffer_load" [src/conv3.cpp:53]   --->   Operation 76 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [src/conv3.cpp:53]   --->   Operation 77 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_9 : [1/1] (0.77ns)   --->   Input mux for Operation 78 '%add = fadd i32 %p_load, i32 %mul'
ST_9 : Operation 78 [4/4] (5.66ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv3.cpp:53]   --->   Operation 78 'fadd' 'add' <Predicate = true> <Delay = 5.66> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%p_load24 = load i32 %empty"   --->   Operation 88 'load' 'p_load24' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load24"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 90 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 79 [3/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv3.cpp:53]   --->   Operation 79 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 80 [2/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv3.cpp:53]   --->   Operation 80 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.86>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KR_KC_str"   --->   Operation 81 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25"   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_22" [src/conv3.cpp:48]   --->   Operation 83 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv3.cpp:46]   --->   Operation 84 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv3.cpp:53]   --->   Operation 85 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln46 = store i32 %add, i32 %empty" [src/conv3.cpp:46]   --->   Operation 86 'store' 'store_ln46' <Predicate = true> <Delay = 0.42>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc" [src/conv3.cpp:46]   --->   Operation 87 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_fm_buffer_0_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln53_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln42_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln53]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln43_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                          (alloca           ) [ 0111111111111]
kc                             (alloca           ) [ 0100000000000]
kr                             (alloca           ) [ 0100000000000]
indvar_flatten20               (alloca           ) [ 0100000000000]
zext_ln43_1_read               (read             ) [ 0000000000000]
add_ln53_read                  (read             ) [ 0000000000000]
select_ln42_2_read             (read             ) [ 0000000000000]
add_ln53_1_read                (read             ) [ 0111100000000]
output_fm_buffer_0_load_1_read (read             ) [ 0000000000000]
zext_ln43_1_cast               (zext             ) [ 0011000000000]
select_ln42_2_cast             (zext             ) [ 0000000000000]
store_ln0                      (store            ) [ 0000000000000]
store_ln0                      (store            ) [ 0000000000000]
store_ln0                      (store            ) [ 0000000000000]
store_ln0                      (store            ) [ 0000000000000]
br_ln0                         (br               ) [ 0000000000000]
indvar_flatten20_load          (load             ) [ 0000000000000]
icmp_ln45                      (icmp             ) [ 0111111111000]
add_ln45_2                     (add              ) [ 0000000000000]
br_ln45                        (br               ) [ 0000000000000]
kc_load                        (load             ) [ 0000000000000]
kr_load                        (load             ) [ 0000000000000]
add_ln45                       (add              ) [ 0000000000000]
icmp_ln46                      (icmp             ) [ 0000000000000]
select_ln45                    (select           ) [ 0111100000000]
select_ln45_1                  (select           ) [ 0111100000000]
zext_ln45                      (zext             ) [ 0000000000000]
add_ln45_1                     (add              ) [ 0000000000000]
zext_ln53_2                    (zext             ) [ 0000000000000]
add_ln53_4                     (add              ) [ 0000000000000]
zext_ln46                      (zext             ) [ 0011000000000]
add_ln46                       (add              ) [ 0000000000000]
store_ln46                     (store            ) [ 0000000000000]
store_ln46                     (store            ) [ 0000000000000]
store_ln46                     (store            ) [ 0000000000000]
mul_ln46                       (mul              ) [ 0100100000000]
zext_ln46_1                    (zext             ) [ 0000000000000]
add_ln51                       (add              ) [ 0000000000000]
zext_ln53_5                    (zext             ) [ 0100100000000]
zext_ln53                      (zext             ) [ 0000000000000]
add_ln53_2                     (add              ) [ 0000000000000]
zext_ln53_1                    (zext             ) [ 0000000000000]
trunc_ln53                     (trunc            ) [ 0000000000000]
p_shl2                         (bitconcatenate   ) [ 0000000000000]
add_ln53_3                     (add              ) [ 0000000000000]
zext_ln53_3                    (zext             ) [ 0000000000000]
add_ln53_5                     (add              ) [ 0000000000000]
zext_ln53_4                    (zext             ) [ 0000000000000]
weight_buffer_0_addr           (getelementptr    ) [ 0010010000000]
add_ln53_6                     (add              ) [ 0000000000000]
zext_ln53_6                    (zext             ) [ 0000000000000]
input_fm_buffer_addr           (getelementptr    ) [ 0010010000000]
weight_buffer_0_load           (load             ) [ 0111001110000]
input_fm_buffer_load           (load             ) [ 0111001110000]
mul                            (fmul             ) [ 0111000001111]
p_load                         (load             ) [ 0111000000111]
specloopname_ln0               (specloopname     ) [ 0000000000000]
speclooptripcount_ln0          (speclooptripcount) [ 0000000000000]
specpipeline_ln48              (specpipeline     ) [ 0000000000000]
specloopname_ln46              (specloopname     ) [ 0000000000000]
add                            (fadd             ) [ 0000000000000]
store_ln46                     (store            ) [ 0000000000000]
br_ln46                        (br               ) [ 0000000000000]
p_load24                       (load             ) [ 0000000000000]
write_ln0                      (write            ) [ 0000000000000]
ret_ln0                        (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_fm_buffer_0_load_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0_load_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln53_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln53_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="select_ln42_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln42_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln53">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln53"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln43_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weight_buffer_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="KR_KC_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="empty_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="kc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="kr_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten20_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln43_1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln43_1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln53_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="10" slack="0"/>
<pin id="93" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln53_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="select_ln42_2_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln42_2_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln53_1_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="0" index="1" bw="9" slack="0"/>
<pin id="105" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln53_1_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="output_fm_buffer_0_load_1_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_fm_buffer_0_load_1_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="121" class="1004" name="weight_buffer_0_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="10" slack="0"/>
<pin id="125" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buffer_0_addr/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="input_fm_buffer_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="17" slack="0"/>
<pin id="132" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buffer_0_load/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="17" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_fm_buffer_load/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="1"/>
<pin id="150" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/9 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="0" index="1" bw="32" slack="1"/>
<pin id="154" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln43_1_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1_cast/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="select_ln42_2_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln42_2_cast/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="5" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="3" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="indvar_flatten20_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln45_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="5" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln45_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_2/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="kc_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kc_load/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="kr_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kr_load/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln45_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln46_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="select_ln45_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="3" slack="0"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="select_ln45_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln45_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln45_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln53_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln46_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln46_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="5" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln46_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="0" index="1" bw="3" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln46_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="0"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln46_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="2"/>
<pin id="269" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln51_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="3" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="2"/>
<pin id="273" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln53_5_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="9" slack="0"/>
<pin id="277" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_5/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln53_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="3"/>
<pin id="281" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln53_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="9" slack="3"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_2/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln53_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_1/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln53_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_shl2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="10" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln53_3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="0"/>
<pin id="305" dir="0" index="1" bw="9" slack="0"/>
<pin id="306" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_3/4 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln53_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="3"/>
<pin id="311" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_3/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln53_5_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_5/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln53_4_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_4/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln53_6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="17" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53_6/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_load_load_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="8"/>
<pin id="329" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/9 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln46_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="11"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/12 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_load24_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="8"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load24/9 "/>
</bind>
</comp>

<comp id="340" class="1007" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="0" index="1" bw="4" slack="0"/>
<pin id="343" dir="0" index="2" bw="9" slack="0"/>
<pin id="344" dir="0" index="3" bw="9" slack="0"/>
<pin id="345" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln53_4/1 zext_ln46/1 mul_ln46/1 add_ln53_6/3 "/>
</bind>
</comp>

<comp id="351" class="1005" name="empty_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="359" class="1005" name="kc_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kc "/>
</bind>
</comp>

<comp id="366" class="1005" name="kr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="0"/>
<pin id="368" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kr "/>
</bind>
</comp>

<comp id="373" class="1005" name="indvar_flatten20_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="380" class="1005" name="add_ln53_1_read_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="9" slack="3"/>
<pin id="382" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="add_ln53_1_read "/>
</bind>
</comp>

<comp id="385" class="1005" name="zext_ln43_1_cast_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="2"/>
<pin id="387" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln43_1_cast "/>
</bind>
</comp>

<comp id="390" class="1005" name="icmp_ln45_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="394" class="1005" name="select_ln45_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="2"/>
<pin id="396" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln45 "/>
</bind>
</comp>

<comp id="400" class="1005" name="select_ln45_1_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="3"/>
<pin id="402" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="select_ln45_1 "/>
</bind>
</comp>

<comp id="405" class="1005" name="zext_ln53_5_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="17" slack="1"/>
<pin id="407" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln53_5 "/>
</bind>
</comp>

<comp id="410" class="1005" name="weight_buffer_0_addr_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="1"/>
<pin id="412" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_buffer_0_addr "/>
</bind>
</comp>

<comp id="415" class="1005" name="input_fm_buffer_addr_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="17" slack="1"/>
<pin id="417" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr "/>
</bind>
</comp>

<comp id="420" class="1005" name="weight_buffer_0_load_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_buffer_0_load "/>
</bind>
</comp>

<comp id="425" class="1005" name="input_fm_buffer_load_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_load "/>
</bind>
</comp>

<comp id="430" class="1005" name="mul_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="435" class="1005" name="p_load_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="66" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="121" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="128" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="158"><net_src comp="84" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="96" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="108" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="183" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="198" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="198" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="210" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="204" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="201" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="159" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="216" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="192" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="224" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="246" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="274"><net_src comp="267" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="279" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="282" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="282" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="42" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="287" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="316"><net_src comp="303" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="326"><net_src comp="323" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="330"><net_src comp="327" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="335"><net_src comp="147" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="336" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="346"><net_src comp="90" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="242" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="275" pin="1"/><net_sink comp="340" pin=3"/></net>

<net id="350"><net_src comp="340" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="354"><net_src comp="68" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="358"><net_src comp="351" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="362"><net_src comp="72" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="365"><net_src comp="359" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="369"><net_src comp="76" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="376"><net_src comp="80" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="383"><net_src comp="102" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="388"><net_src comp="155" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="393"><net_src comp="186" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="216" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="403"><net_src comp="224" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="408"><net_src comp="275" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="413"><net_src comp="121" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="418"><net_src comp="128" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="423"><net_src comp="135" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="428"><net_src comp="141" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="433"><net_src comp="151" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="438"><net_src comp="327" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="147" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {9 }
	Port: weight_buffer_0 | {}
	Port: input_fm_buffer | {}
 - Input state : 
	Port: conv3_Pipeline_KR_KC : output_fm_buffer_0_load_1 | {1 }
	Port: conv3_Pipeline_KR_KC : add_ln53_1 | {1 }
	Port: conv3_Pipeline_KR_KC : select_ln42_2 | {1 }
	Port: conv3_Pipeline_KR_KC : add_ln53 | {1 }
	Port: conv3_Pipeline_KR_KC : zext_ln43_1 | {1 }
	Port: conv3_Pipeline_KR_KC : weight_buffer_0 | {4 5 }
	Port: conv3_Pipeline_KR_KC : input_fm_buffer | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten20_load : 1
		icmp_ln45 : 2
		add_ln45_2 : 2
		br_ln45 : 3
		kc_load : 1
		kr_load : 1
		add_ln45 : 2
		icmp_ln46 : 2
		select_ln45 : 3
		select_ln45_1 : 3
		zext_ln45 : 4
		add_ln45_1 : 5
		zext_ln53_2 : 6
		add_ln53_4 : 7
		zext_ln46 : 8
		mul_ln46 : 9
		add_ln46 : 4
		store_ln46 : 3
		store_ln46 : 4
		store_ln46 : 5
	State 2
	State 3
		add_ln51 : 1
		zext_ln53_5 : 2
		add_ln53_6 : 3
	State 4
		add_ln53_2 : 1
		zext_ln53_1 : 2
		trunc_ln53 : 2
		p_shl2 : 3
		add_ln53_3 : 4
		add_ln53_5 : 5
		zext_ln53_4 : 6
		weight_buffer_0_addr : 7
		zext_ln53_6 : 1
		input_fm_buffer_addr : 2
		weight_buffer_0_load : 8
		input_fm_buffer_load : 3
	State 5
	State 6
	State 7
	State 8
	State 9
		add : 1
		write_ln0 : 1
	State 10
	State 11
	State 12
		store_ln46 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|
|   fadd   |                 grp_fu_147                 |    2    |   227   |   214   |
|----------|--------------------------------------------|---------|---------|---------|
|   fmul   |                 grp_fu_151                 |    3    |   128   |   135   |
|----------|--------------------------------------------|---------|---------|---------|
|          |              add_ln45_2_fu_192             |    0    |    0    |    12   |
|          |               add_ln45_fu_204              |    0    |    0    |    10   |
|          |              add_ln45_1_fu_236             |    0    |    0    |    10   |
|    add   |               add_ln46_fu_246              |    0    |    0    |    10   |
|          |               add_ln51_fu_270              |    0    |    0    |    15   |
|          |              add_ln53_2_fu_282             |    0    |    0    |    16   |
|          |              add_ln53_3_fu_303             |    0    |    0    |    18   |
|          |              add_ln53_5_fu_312             |    0    |    0    |    18   |
|----------|--------------------------------------------|---------|---------|---------|
|   icmp   |              icmp_ln45_fu_186              |    0    |    0    |    12   |
|          |              icmp_ln46_fu_210              |    0    |    0    |    10   |
|----------|--------------------------------------------|---------|---------|---------|
|  select  |             select_ln45_fu_216             |    0    |    0    |    3    |
|          |            select_ln45_1_fu_224            |    0    |    0    |    3    |
|----------|--------------------------------------------|---------|---------|---------|
| addmuladd|                 grp_fu_340                 |    1    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |         zext_ln43_1_read_read_fu_84        |    0    |    0    |    0    |
|          |          add_ln53_read_read_fu_90          |    0    |    0    |    0    |
|   read   |        select_ln42_2_read_read_fu_96       |    0    |    0    |    0    |
|          |         add_ln53_1_read_read_fu_102        |    0    |    0    |    0    |
|          | output_fm_buffer_0_load_1_read_read_fu_108 |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   write  |           write_ln0_write_fu_114           |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|          |           zext_ln43_1_cast_fu_155          |    0    |    0    |    0    |
|          |          select_ln42_2_cast_fu_159         |    0    |    0    |    0    |
|          |              zext_ln45_fu_232              |    0    |    0    |    0    |
|          |             zext_ln53_2_fu_242             |    0    |    0    |    0    |
|          |             zext_ln46_1_fu_267             |    0    |    0    |    0    |
|   zext   |             zext_ln53_5_fu_275             |    0    |    0    |    0    |
|          |              zext_ln53_fu_279              |    0    |    0    |    0    |
|          |             zext_ln53_1_fu_287             |    0    |    0    |    0    |
|          |             zext_ln53_3_fu_309             |    0    |    0    |    0    |
|          |             zext_ln53_4_fu_318             |    0    |    0    |    0    |
|          |             zext_ln53_6_fu_323             |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   trunc  |              trunc_ln53_fu_291             |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|bitconcatenate|                p_shl2_fu_295               |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   Total  |                                            |    6    |   355   |   486   |
|----------|--------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   add_ln53_1_read_reg_380  |    9   |
|        empty_reg_351       |   32   |
|      icmp_ln45_reg_390     |    1   |
|  indvar_flatten20_reg_373  |    5   |
|input_fm_buffer_addr_reg_415|   17   |
|input_fm_buffer_load_reg_425|   32   |
|         kc_reg_359         |    3   |
|         kr_reg_366         |    3   |
|         mul_reg_430        |   32   |
|       p_load_reg_435       |   32   |
|    select_ln45_1_reg_400   |    3   |
|     select_ln45_reg_394    |    3   |
|weight_buffer_0_addr_reg_410|   10   |
|weight_buffer_0_load_reg_420|   32   |
|  zext_ln43_1_cast_reg_385  |    9   |
|     zext_ln53_5_reg_405    |   17   |
+----------------------------+--------+
|            Total           |   240  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_135 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_141 |  p0  |   2  |  17  |   34   ||    9    |
|     grp_fu_147    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_340    |  p1  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   126  ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   355  |   486  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   240  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   595  |   522  |
+-----------+--------+--------+--------+--------+
