{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "26", "@year": "2019", "@timestamp": "2019-12-26T03:49:31.000031-05:00", "@month": "12"}, "ait:date-sort": {"@day": "25", "@year": "2009", "@month": "11"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60024825", "@country": "prt", "organization": [{"$": "Department of Electronics, Telecommunications and Informatics"}, {"$": "IEETA University of Aveiro"}], "affiliation-id": [{"@afid": "60024825", "@dptid": "104251901"}, {"@afid": "60079336"}], "@dptid": "104251901"}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}]}, "citation-title": "Recursion in reconfigurable computing: A survey of implementation approaches", "abstracts": "Reconfigurable systems are widely used nowadays to increase performance of computationally intensive applications. There exist a lot of synthesis tools that automatically generate customized hardware circuits from specifications in both high-level and hardware description languages. However, such tools have a limited applicability because they are unable to handle recursive functions whereas it is known that recursion is a powerful problem-solving method widely used in computer science. Therefore a great deal of research effort is aimed at efficient implementation of recursion in reconfigurable hardware. This paper presents the state of the art in this area. The existing proposals are described, analyzed, and compared according to such criteria as level of parallelism supported, approach to concurrency, ease of use, availability of automated high-level synthesis tools, etc. \u00a92009 IEEE.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "Department of Electronics, Telecommunications and Informatics"}, {"$": "IEETA University of Aveiro"}]}, "person": {"ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "FPL: Int. Conf. Field Program. Logic Appl.", "@country": "usa", "issuetitle": "FPL 09: 19th International Conference on Field Programmable Logic and Applications", "volisspag": {"pagerange": {"@first": "224", "@last": "229"}}, "@type": "p", "publicationyear": {"@first": "2009"}, "isbn": {"$": "9781424438921", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "FPL 09: 19th International Conference on Field Programmable Logic and Applications", "confsponsors": {"confsponsor": [{"$": "Hector School of Engineering and Management"}, {"$": "Springer"}, {"$": "Stone Ridge Technology"}, {"$": "ALTERA"}, {"$": "DFC"}], "@complete": "n"}, "confcatnumber": "CFP09623", "conflocation": {"city-group": "Prague", "@country": "cze"}, "confcode": "78426", "confdate": {"enddate": {"@day": "02", "@year": "2009", "@month": "09"}, "startdate": {"@day": "31", "@year": "2009", "@month": "08"}}}}}, "sourcetitle": "FPL 09: 19th International Conference on Field Programmable Logic and Applications", "article-number": "5272304", "@srcid": "19400158554", "publicationdate": {"year": "2009", "date-text": {"@xfab-added": "true", "$": "2009"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1703"}, {"$": "1706"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "721", "classification-description": "Computer Circuits and Logic Elements"}, {"classification-code": "721.1", "classification-description": "Computer Theory (Includes Formal Logic, Automata Theory, Switching Theory and Programming Theory)"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "723.1.1", "classification-description": "Computer Programming Languages"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2009 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "25", "@year": "2009", "@month": "11"}}, "itemidlist": {"itemid": [{"$": "355673775", "@idtype": "PUI"}, {"$": "20094812508156", "@idtype": "CPX"}, {"$": "70449926237", "@idtype": "SCP"}, {"$": "70449926237", "@idtype": "SGR"}], "ce:doi": "10.1109/FPL.2009.5272304"}}, "tail": {"bibliography": {"@refcount": "15", "reference": [{"ref-fulltext": "F.M. Carrano, Data abstraction and problem solving with C++: walls and mirrors, 5th ed., Addison-Wesley, 2007.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "refd-itemidlist": {"itemid": {"$": "0003816436", "@idtype": "SGR"}}, "ref-text": "5th ed, Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "F.M.", "@_fa": "true", "ce:surname": "Carrano", "ce:indexed-name": "Carrano F.M."}]}, "ref-sourcetitle": "Data abstraction and problem solving with C++: Walls and mirrors"}}, {"ref-fulltext": "J.V. Nobble, \"Recurses!\", Computing in Science & Engineering, May/June 2003, vol. 5, issue 3, pp. 76-81.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Recurses!"}, "refd-itemidlist": {"itemid": {"$": "0037883291", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "5", "@issue": "3"}, "pagerange": {"@first": "76", "@last": "81"}}, "ref-text": "May/June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.V.", "@_fa": "true", "ce:surname": "Nobble", "ce:indexed-name": "Nobble J.V."}]}, "ref-sourcetitle": "Computing in Science & Engineering"}}, {"ref-fulltext": "T. Maruyama, M. Takagi, T. Hoshino, \"Hardware implementation techniques for recursive calls and loops\", in Proc. of the 9thInternational Workshop on Field-Programmable Logic and Applications - FPL'99, Glasgow, UK, August/September 1999, pp. 450-455.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hardware implementation techniques for recursive calls and loops"}, "refd-itemidlist": {"itemid": {"$": "84862137248", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "450", "@last": "455"}}, "ref-text": "Glasgow, UK, August/September", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Maruyama", "ce:indexed-name": "Maruyama T."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Takagi", "ce:indexed-name": "Takagi M."}, {"@seq": "3", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Hoshino", "ce:indexed-name": "Hoshino T."}]}, "ref-sourcetitle": "Proc. of the 9thInternational Workshop on Field-Programmable Logic and Applications - FPL'99"}}, {"ref-fulltext": "T. Maruyama, T. Hoshino, \"A C to HDL compiler for pipeline processing on FPGAs\", in Proc. of IEEE Symposium on Field-Programmable Custom Computing Machines FCCM'2000, CA, USA, 2000, pp. 101-110.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "A C to HDL compiler for pipeline processing on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84949747058", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "101", "@last": "110"}}, "ref-text": "CA, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Maruyama", "ce:indexed-name": "Maruyama T."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Hoshino", "ce:indexed-name": "Hoshino T."}]}, "ref-sourcetitle": "Proc. of IEEE Symposium on Field-Programmable Custom Computing Machines FCCM'2000"}}, {"ref-fulltext": "V. Sklyarov, \"FPGA-based implementation of recursive algorithms,\" Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs, vol. 28/5-6, pp. 197-211, 2004.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-text": "5-6, pp", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, B. Pimentel, \"FPGA-based Implementation and Comparison of Recursive and Iterative Algorithms\", in Proc. of the 15thInternational Conference on Field-Programmable Logic and Applications - FPL'2005, Finland, August 2005, pp. 235-240.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "FPGA-based Implementation and Comparison of Recursive and Iterative Algorithms"}, "refd-itemidlist": {"itemid": {"$": "33746910626", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "235", "@last": "240"}}, "ref-text": "Finland, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proc. of the 15thInternational Conference on Field-Programmable Logic and Applications - FPL'2005"}}, {"ref-fulltext": "I. Skliarova, V. Sklyarov, \"Recursive versus Iterative Algorithms for Solving Combinatorial Search Problems in Hardware\", in Proc. of the 21stInternational Conference on VLSI Design - VLSI Design'2008, Hyderabad, India, January 2008, pp. 255-260.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Recursive versus Iterative Algorithms for Solving Combinatorial Search Problems in Hardware"}, "refd-itemidlist": {"itemid": {"$": "47649090802", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "255", "@last": "260"}}, "ref-text": "Hyderabad, India, January", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. of the 21stInternational Conference on VLSI Design - VLSI Design'2008"}}, {"ref-fulltext": "H. ElGindy, G. Ferizis, \"Mapping basic recursive structures to runtime reconfigurable hardware\", in Proc. of the 14thInternational Conference on Field-Programmable Logic and Applications - FPL'04, 2004, pp. 906-910.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Mapping basic recursive structures to runtime reconfigurable hardware"}, "refd-itemidlist": {"itemid": {"$": "84947930997", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "906", "@last": "910"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.", "@_fa": "true", "ce:surname": "ElGindy", "ce:indexed-name": "ElGindy H."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Ferizis", "ce:indexed-name": "Ferizis G."}]}, "ref-sourcetitle": "Proc. of the 14thInternational Conference on Field-Programmable Logic and Applications - FPL'04"}}, {"ref-fulltext": "H. ElGindy, G. Ferizis, \"Mapping basic recursive structures to runtime reconfigurable hardware\", technical report, July 2004, available online at: ftp://ftp.cse.unsw.edu.au/pub/doc/papers/UNSW/0419.pdf.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-website": {"ce:e-address": {"$": "ftp://ftp.cse.unsw.edu.au/pub/doc/papers/UNSW/0419.pdf", "@type": "url"}}, "ref-title": {"ref-titletext": "Mapping basic recursive structures to runtime reconfigurable hardware"}, "refd-itemidlist": {"itemid": {"$": "70449993727", "@idtype": "SGR"}}, "ref-text": "July, available online at", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "H.", "@_fa": "true", "ce:surname": "ElGindy", "ce:indexed-name": "ElGindy H."}, {"@seq": "2", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Ferizis", "ce:indexed-name": "Ferizis G."}]}, "ref-sourcetitle": "technical report"}}, {"ref-fulltext": "G. Ferizis, H. ElGindy, \"Mapping recursive functions to reconfigurable hardware\", in Proc. of the 16th International Conference on Field Programmable Logic and Applications - FPL 06, Madrid, Spain, August 2006, pp. 283-288.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Mapping recursive functions to reconfigurable hardware"}, "refd-itemidlist": {"itemid": {"$": "46249119945", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "283", "@last": "288"}}, "ref-text": "Madrid, Spain, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Ferizis", "ce:indexed-name": "Ferizis G."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "ElGindy", "ce:indexed-name": "ElGindy H."}]}, "ref-sourcetitle": "Proc. of the 16th International Conference on Field Programmable Logic and Applications - FPL 06"}}, {"ref-fulltext": "G. Ferizis, \"Mapping recursive functions to reconfigurable hardware\", Ph.D. thesis, University of New South Wales, Australia, 2005.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "Mapping recursive functions to reconfigurable hardware"}, "refd-itemidlist": {"itemid": {"$": "70449993723", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, University of New South Wales, Australia", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Ferizis", "ce:indexed-name": "Ferizis G."}]}}}, {"ref-fulltext": "S. Ninos, A. Dollas, \"Modeling recursion data structures for FPGA-based implementation\", in Proc. of the 18thInternational Conference on Field Programmable Logic and Applications - FPL'08, Heidelberg, Germany, September 2008, pp. 11-16.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Modeling recursion data structures for FPGA-based implementation"}, "refd-itemidlist": {"itemid": {"$": "54949107023", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "11", "@last": "16"}}, "ref-text": "Heidelberg, Germany, September", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Ninos", "ce:indexed-name": "Ninos S."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas A."}]}, "ref-sourcetitle": "Proc. of the 18thInternational Conference on Field Programmable Logic and Applications - FPL'08"}}, {"ref-fulltext": "G. Stitt, J. Villarreal, \"Recursion flattening\", in Proc. of the 18th ACM Great Lakes symposium on VLSI - GLSVLSI'08, FL, USA, May 2008, pp. 131-134.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Recursion flattening"}, "refd-itemidlist": {"itemid": {"$": "56749083221", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "131", "@last": "134"}}, "ref-text": "FL, USA, May", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Stitt", "ce:indexed-name": "Stitt G."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Villarreal", "ce:indexed-name": "Villarreal J."}]}, "ref-sourcetitle": "Proc. of the 18th ACM Great Lakes symposium on VLSI - GLSVLSI'08"}}, {"ref-fulltext": "S.A. Edwards, \"The Challenges of Synthesizing Hardware from C-Like Languages\", IEEE Design & Test of Computers, vol. 23, issue 5, September-October 2006, pp. 375-386.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "The Challenges of Synthesizing Hardware from C-Like Languages"}, "refd-itemidlist": {"itemid": {"$": "33947148542", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "23", "@issue": "5"}, "pagerange": {"@first": "375", "@last": "386"}}, "ref-text": "September-October", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Edwards", "ce:indexed-name": "Edwards S.A."}]}, "ref-sourcetitle": "IEEE Design & Test of Computers"}}, {"ref-fulltext": "R. Rugina, M. Rinard, \"Recursion unrolling for divide and conquer programs\", in Proc. of 13thInternational Workshop on Languages and Compilers for Parallel Computing - LCPC'2000, NY, USA, August 2000, pp. 34-48.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Recursion unrolling for divide and conquer programs"}, "refd-itemidlist": {"itemid": {"$": "84958744342", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "34", "@last": "48"}}, "ref-text": "NY, USA, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Rugina", "ce:indexed-name": "Rugina R."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Rinard", "ce:indexed-name": "Rinard M."}]}, "ref-sourcetitle": "Proc. of 13thInternational Workshop on Languages and Compilers for Parallel Computing - LCPC'2000"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-70449926237", "dc:description": "Reconfigurable systems are widely used nowadays to increase performance of computationally intensive applications. There exist a lot of synthesis tools that automatically generate customized hardware circuits from specifications in both high-level and hardware description languages. However, such tools have a limited applicability because they are unable to handle recursive functions whereas it is known that recursion is a powerful problem-solving method widely used in computer science. Therefore a great deal of research effort is aimed at efficient implementation of recursion in reconfigurable hardware. This paper presents the state of the art in this area. The existing proposals are described, analyzed, and compared according to such criteria as level of parallelism supported, approach to concurrency, ease of use, availability of automated high-level synthesis tools, etc. \u00a92009 IEEE.", "prism:coverDate": "2009-11-25", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/70449926237", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/70449926237"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=70449926237&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=70449926237&origin=inward"}], "prism:isbn": "9781424438921", "prism:publicationName": "FPL 09: 19th International Conference on Field Programmable Logic and Applications", "source-id": "19400158554", "citedby-count": "19", "subtype": "cp", "prism:pageRange": "224-229", "dc:title": "Recursion in reconfigurable computing: A survey of implementation approaches", "prism:endingPage": "229", "openaccess": "2", "openaccessFlag": null, "prism:doi": "10.1109/FPL.2009.5272304", "prism:startingPage": "224", "article-number": "5272304", "dc:identifier": "SCOPUS_ID:70449926237"}, "idxterms": {"mainterm": [{"$": "Ease of use", "@weight": "a", "@candidate": "n"}, {"$": "Efficient implementation", "@weight": "a", "@candidate": "n"}, {"$": "Hardware circuits", "@weight": "a", "@candidate": "n"}, {"$": "Hardware description languages", "@weight": "a", "@candidate": "n"}, {"$": "High Level Synthesis", "@weight": "a", "@candidate": "n"}, {"$": "Implementation approach", "@weight": "a", "@candidate": "n"}, {"$": "Problem-solving methods", "@weight": "a", "@candidate": "n"}, {"$": "Reconfigurable computing", "@weight": "a", "@candidate": "n"}, {"$": "Reconfigurable hardwares", "@weight": "a", "@candidate": "n"}, {"$": "Reconfigurable systems", "@weight": "a", "@candidate": "n"}, {"$": "Recursions", "@weight": "a", "@candidate": "n"}, {"$": "Research efforts", "@weight": "a", "@candidate": "n"}, {"$": "State of the art", "@weight": "a", "@candidate": "n"}, {"$": "Synthesis tool", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computational Theory and Mathematics", "@code": "1703", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Science Applications", "@code": "1706", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}}