//
// Generated by Bluespec Compiler, version 2018.10.beta1 (build e1df8052c, 2018-10-17)
//
// On Tue Aug 13 15:43:21 BST 2019
//
//
// Ports:
// Name                         I/O  size props
// RDY_server_reset_request_put   O     1 reg
// RDY_server_reset_response_get  O     1
// read_csr                       O    33
// read_csr_port2                 O    33
// read_scr                       O    84
// mav_read_csr                   O    33
// mav_csr_write                  O    32
// mav_scr_write                  O    83
// read_misa                      O    28 const
// read_mstatus                   O    32 reg
// read_ustatus                   O    32
// read_satp                      O    32 const
// csr_trap_actions               O   149
// RDY_csr_trap_actions           O     1 const
// csr_ret_actions                O   127
// RDY_csr_ret_actions            O     1 const
// read_csr_minstret              O    64 reg
// read_csr_mcycle                O    64 reg
// read_csr_mtime                 O    64 reg
// access_permitted_1             O     1
// access_permitted_2             O     1
// access_permitted_scr           O     1
// csr_counter_read_fault         O     1
// csr_mip_read                   O    32
// interrupt_pending              O     7
// wfi_resume                     O     1
// nmi_pending                    O     1 reg
// read_dpc                       O    32 reg
// RDY_read_dpc                   O     1 const
// RDY_write_dpc                  O     1 const
// dcsr_break_enters_debug        O     1
// RDY_dcsr_break_enters_debug    O     1 const
// read_dcsr_step                 O     1 reg
// RDY_read_dcsr_step             O     1 const
// RDY_debug                      O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// read_csr_csr_addr              I    12
// read_csr_port2_csr_addr        I    12
// read_scr_scr_addr              I     5
// mav_read_csr_csr_addr          I    12
// mav_csr_write_csr_addr         I    12
// mav_csr_write_word             I    32
// mav_scr_write_scr_addr         I     5
// mav_scr_write_cap              I    83
// csr_trap_actions_from_priv     I     2
// csr_trap_actions_pcc           I    93
// csr_trap_actions_nmi           I     1
// csr_trap_actions_interrupt     I     1
// csr_trap_actions_cheri_exc_code  I     5 reg
// csr_trap_actions_cheri_exc_reg  I     6 reg
// csr_trap_actions_exc_code      I     6
// csr_trap_actions_xtval         I    32
// csr_ret_actions_from_priv      I     2
// access_permitted_1_priv        I     2
// access_permitted_1_csr_addr    I    12
// access_permitted_1_read_not_write  I     1
// access_permitted_1_access_sys_regs  I     1
// access_permitted_2_priv        I     2
// access_permitted_2_csr_addr    I    12
// access_permitted_2_read_not_write  I     1
// access_permitted_2_access_sys_regs  I     1
// access_permitted_scr_priv      I     2
// access_permitted_scr_scr_addr  I     5
// access_permitted_scr_read_not_write  I     1 unused
// access_permitted_scr_access_sys_regs  I     1
// csr_counter_read_fault_priv    I     2
// csr_counter_read_fault_csr_addr  I    12
// m_external_interrupt_req_set_not_clear  I     1 reg
// s_external_interrupt_req_set_not_clear  I     1 reg
// timer_interrupt_req_set_not_clear  I     1 reg
// software_interrupt_req_set_not_clear  I     1 reg
// interrupt_pending_cur_priv     I     2
// nmi_req_set_not_clear          I     1
// write_dpc_pc                   I    32
// dcsr_break_enters_debug_cur_priv  I     2
// write_dcsr_cause_priv_cause    I     3
// write_dcsr_cause_priv_priv     I     2
// EN_server_reset_request_put    I     1
// EN_server_reset_response_get   I     1
// EN_csr_minstret_incr           I     1
// EN_write_dpc                   I     1
// EN_write_dcsr_cause_priv       I     1
// EN_debug                       I     1 unused
// EN_mav_read_csr                I     1 unused
// EN_mav_csr_write               I     1
// EN_mav_scr_write               I     1
// EN_csr_trap_actions            I     1
// EN_csr_ret_actions             I     1
//
// Combinational paths from inputs to outputs:
//   read_csr_csr_addr -> read_csr
//   read_csr_port2_csr_addr -> read_csr_port2
//   read_scr_scr_addr -> read_scr
//   (access_permitted_1_priv,
//    access_permitted_1_csr_addr,
//    access_permitted_1_read_not_write,
//    access_permitted_1_access_sys_regs) -> access_permitted_1
//   (access_permitted_2_priv,
//    access_permitted_2_csr_addr,
//    access_permitted_2_read_not_write,
//    access_permitted_2_access_sys_regs) -> access_permitted_2
//   (access_permitted_scr_priv,
//    access_permitted_scr_scr_addr,
//    access_permitted_scr_access_sys_regs) -> access_permitted_scr
//   (csr_counter_read_fault_priv,
//    csr_counter_read_fault_csr_addr) -> csr_counter_read_fault
//   interrupt_pending_cur_priv -> interrupt_pending
//   dcsr_break_enters_debug_cur_priv -> dcsr_break_enters_debug
//   mav_read_csr_csr_addr -> mav_read_csr
//   (mav_csr_write_csr_addr,
//    mav_csr_write_word,
//    EN_mav_csr_write) -> mav_csr_write
//   (mav_scr_write_scr_addr, mav_scr_write_cap) -> mav_scr_write
//   (csr_trap_actions_from_priv,
//    csr_trap_actions_nmi,
//    csr_trap_actions_interrupt,
//    csr_trap_actions_exc_code) -> csr_trap_actions
//   csr_ret_actions_from_priv -> csr_ret_actions
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkCSR_RegFile(CLK,
		     RST_N,

		     EN_server_reset_request_put,
		     RDY_server_reset_request_put,

		     EN_server_reset_response_get,
		     RDY_server_reset_response_get,

		     read_csr_csr_addr,
		     read_csr,

		     read_csr_port2_csr_addr,
		     read_csr_port2,

		     read_scr_scr_addr,
		     read_scr,

		     mav_read_csr_csr_addr,
		     EN_mav_read_csr,
		     mav_read_csr,

		     mav_csr_write_csr_addr,
		     mav_csr_write_word,
		     EN_mav_csr_write,
		     mav_csr_write,

		     mav_scr_write_scr_addr,
		     mav_scr_write_cap,
		     EN_mav_scr_write,
		     mav_scr_write,

		     read_misa,

		     read_mstatus,

		     read_ustatus,

		     read_satp,

		     csr_trap_actions_from_priv,
		     csr_trap_actions_pcc,
		     csr_trap_actions_nmi,
		     csr_trap_actions_interrupt,
		     csr_trap_actions_cheri_exc_code,
		     csr_trap_actions_cheri_exc_reg,
		     csr_trap_actions_exc_code,
		     csr_trap_actions_xtval,
		     EN_csr_trap_actions,
		     csr_trap_actions,
		     RDY_csr_trap_actions,

		     csr_ret_actions_from_priv,
		     EN_csr_ret_actions,
		     csr_ret_actions,
		     RDY_csr_ret_actions,

		     read_csr_minstret,

		     EN_csr_minstret_incr,

		     read_csr_mcycle,

		     read_csr_mtime,

		     access_permitted_1_priv,
		     access_permitted_1_csr_addr,
		     access_permitted_1_read_not_write,
		     access_permitted_1_access_sys_regs,
		     access_permitted_1,

		     access_permitted_2_priv,
		     access_permitted_2_csr_addr,
		     access_permitted_2_read_not_write,
		     access_permitted_2_access_sys_regs,
		     access_permitted_2,

		     access_permitted_scr_priv,
		     access_permitted_scr_scr_addr,
		     access_permitted_scr_read_not_write,
		     access_permitted_scr_access_sys_regs,
		     access_permitted_scr,

		     csr_counter_read_fault_priv,
		     csr_counter_read_fault_csr_addr,
		     csr_counter_read_fault,

		     csr_mip_read,

		     m_external_interrupt_req_set_not_clear,

		     s_external_interrupt_req_set_not_clear,

		     timer_interrupt_req_set_not_clear,

		     software_interrupt_req_set_not_clear,

		     interrupt_pending_cur_priv,
		     interrupt_pending,

		     wfi_resume,

		     nmi_req_set_not_clear,

		     nmi_pending,

		     read_dpc,
		     RDY_read_dpc,

		     write_dpc_pc,
		     EN_write_dpc,
		     RDY_write_dpc,

		     dcsr_break_enters_debug_cur_priv,
		     dcsr_break_enters_debug,
		     RDY_dcsr_break_enters_debug,

		     read_dcsr_step,
		     RDY_read_dcsr_step,

		     write_dcsr_cause_priv_cause,
		     write_dcsr_cause_priv_priv,
		     EN_write_dcsr_cause_priv,

		     EN_debug,
		     RDY_debug);
  input  CLK;
  input  RST_N;

  // action method server_reset_request_put
  input  EN_server_reset_request_put;
  output RDY_server_reset_request_put;

  // action method server_reset_response_get
  input  EN_server_reset_response_get;
  output RDY_server_reset_response_get;

  // value method read_csr
  input  [11 : 0] read_csr_csr_addr;
  output [32 : 0] read_csr;

  // value method read_csr_port2
  input  [11 : 0] read_csr_port2_csr_addr;
  output [32 : 0] read_csr_port2;

  // value method read_scr
  input  [4 : 0] read_scr_scr_addr;
  output [83 : 0] read_scr;

  // actionvalue method mav_read_csr
  input  [11 : 0] mav_read_csr_csr_addr;
  input  EN_mav_read_csr;
  output [32 : 0] mav_read_csr;

  // actionvalue method mav_csr_write
  input  [11 : 0] mav_csr_write_csr_addr;
  input  [31 : 0] mav_csr_write_word;
  input  EN_mav_csr_write;
  output [31 : 0] mav_csr_write;

  // actionvalue method mav_scr_write
  input  [4 : 0] mav_scr_write_scr_addr;
  input  [82 : 0] mav_scr_write_cap;
  input  EN_mav_scr_write;
  output [82 : 0] mav_scr_write;

  // value method read_misa
  output [27 : 0] read_misa;

  // value method read_mstatus
  output [31 : 0] read_mstatus;

  // value method read_ustatus
  output [31 : 0] read_ustatus;

  // value method read_satp
  output [31 : 0] read_satp;

  // actionvalue method csr_trap_actions
  input  [1 : 0] csr_trap_actions_from_priv;
  input  [92 : 0] csr_trap_actions_pcc;
  input  csr_trap_actions_nmi;
  input  csr_trap_actions_interrupt;
  input  [4 : 0] csr_trap_actions_cheri_exc_code;
  input  [5 : 0] csr_trap_actions_cheri_exc_reg;
  input  [5 : 0] csr_trap_actions_exc_code;
  input  [31 : 0] csr_trap_actions_xtval;
  input  EN_csr_trap_actions;
  output [148 : 0] csr_trap_actions;
  output RDY_csr_trap_actions;

  // actionvalue method csr_ret_actions
  input  [1 : 0] csr_ret_actions_from_priv;
  input  EN_csr_ret_actions;
  output [126 : 0] csr_ret_actions;
  output RDY_csr_ret_actions;

  // value method read_csr_minstret
  output [63 : 0] read_csr_minstret;

  // action method csr_minstret_incr
  input  EN_csr_minstret_incr;

  // value method read_csr_mcycle
  output [63 : 0] read_csr_mcycle;

  // value method read_csr_mtime
  output [63 : 0] read_csr_mtime;

  // value method access_permitted_1
  input  [1 : 0] access_permitted_1_priv;
  input  [11 : 0] access_permitted_1_csr_addr;
  input  access_permitted_1_read_not_write;
  input  access_permitted_1_access_sys_regs;
  output access_permitted_1;

  // value method access_permitted_2
  input  [1 : 0] access_permitted_2_priv;
  input  [11 : 0] access_permitted_2_csr_addr;
  input  access_permitted_2_read_not_write;
  input  access_permitted_2_access_sys_regs;
  output access_permitted_2;

  // value method access_permitted_scr
  input  [1 : 0] access_permitted_scr_priv;
  input  [4 : 0] access_permitted_scr_scr_addr;
  input  access_permitted_scr_read_not_write;
  input  access_permitted_scr_access_sys_regs;
  output access_permitted_scr;

  // value method csr_counter_read_fault
  input  [1 : 0] csr_counter_read_fault_priv;
  input  [11 : 0] csr_counter_read_fault_csr_addr;
  output csr_counter_read_fault;

  // value method csr_mip_read
  output [31 : 0] csr_mip_read;

  // action method m_external_interrupt_req
  input  m_external_interrupt_req_set_not_clear;

  // action method s_external_interrupt_req
  input  s_external_interrupt_req_set_not_clear;

  // action method timer_interrupt_req
  input  timer_interrupt_req_set_not_clear;

  // action method software_interrupt_req
  input  software_interrupt_req_set_not_clear;

  // value method interrupt_pending
  input  [1 : 0] interrupt_pending_cur_priv;
  output [6 : 0] interrupt_pending;

  // value method wfi_resume
  output wfi_resume;

  // action method nmi_req
  input  nmi_req_set_not_clear;

  // value method nmi_pending
  output nmi_pending;

  // value method read_dpc
  output [31 : 0] read_dpc;
  output RDY_read_dpc;

  // action method write_dpc
  input  [31 : 0] write_dpc_pc;
  input  EN_write_dpc;
  output RDY_write_dpc;

  // value method dcsr_break_enters_debug
  input  [1 : 0] dcsr_break_enters_debug_cur_priv;
  output dcsr_break_enters_debug;
  output RDY_dcsr_break_enters_debug;

  // value method read_dcsr_step
  output read_dcsr_step;
  output RDY_read_dcsr_step;

  // action method write_dcsr_cause_priv
  input  [2 : 0] write_dcsr_cause_priv_cause;
  input  [1 : 0] write_dcsr_cause_priv_priv;
  input  EN_write_dcsr_cause_priv;

  // action method debug
  input  EN_debug;
  output RDY_debug;

  // signals for module outputs
  reg dcsr_break_enters_debug;
  wire [148 : 0] csr_trap_actions;
  wire [126 : 0] csr_ret_actions;
  wire [83 : 0] read_scr;
  wire [82 : 0] mav_scr_write;
  wire [63 : 0] read_csr_mcycle, read_csr_minstret, read_csr_mtime;
  wire [32 : 0] mav_read_csr, read_csr, read_csr_port2;
  wire [31 : 0] csr_mip_read,
		mav_csr_write,
		read_dpc,
		read_mstatus,
		read_satp,
		read_ustatus;
  wire [27 : 0] read_misa;
  wire [6 : 0] interrupt_pending;
  wire RDY_csr_ret_actions,
       RDY_csr_trap_actions,
       RDY_dcsr_break_enters_debug,
       RDY_debug,
       RDY_read_dcsr_step,
       RDY_read_dpc,
       RDY_server_reset_request_put,
       RDY_server_reset_response_get,
       RDY_write_dpc,
       access_permitted_1,
       access_permitted_2,
       access_permitted_scr,
       csr_counter_read_fault,
       nmi_pending,
       read_dcsr_step,
       wfi_resume;

  // register cfg_verbosity
  reg [3 : 0] cfg_verbosity;
  wire [3 : 0] cfg_verbosity$D_IN;
  wire cfg_verbosity$EN;

  // register csr_mstatus_rg_mstatus
  reg [31 : 0] csr_mstatus_rg_mstatus;
  reg [31 : 0] csr_mstatus_rg_mstatus$D_IN;
  wire csr_mstatus_rg_mstatus$EN;

  // register rg_dcsr
  reg [31 : 0] rg_dcsr;
  reg [31 : 0] rg_dcsr$D_IN;
  wire rg_dcsr$EN;

  // register rg_dpc
  reg [31 : 0] rg_dpc;
  reg [31 : 0] rg_dpc$D_IN;
  wire rg_dpc$EN;

  // register rg_dscratch0
  reg [31 : 0] rg_dscratch0;
  wire [31 : 0] rg_dscratch0$D_IN;
  wire rg_dscratch0$EN;

  // register rg_dscratch1
  reg [31 : 0] rg_dscratch1;
  wire [31 : 0] rg_dscratch1$D_IN;
  wire rg_dscratch1$EN;

  // register rg_mcause
  reg [6 : 0] rg_mcause;
  reg [6 : 0] rg_mcause$D_IN;
  wire rg_mcause$EN;

  // register rg_mccsr
  reg [10 : 0] rg_mccsr;
  wire [10 : 0] rg_mccsr$D_IN;
  wire rg_mccsr$EN;

  // register rg_mcounteren
  reg [2 : 0] rg_mcounteren;
  wire [2 : 0] rg_mcounteren$D_IN;
  wire rg_mcounteren$EN;

  // register rg_mcycle
  reg [63 : 0] rg_mcycle;
  wire [63 : 0] rg_mcycle$D_IN;
  wire rg_mcycle$EN;

  // register rg_mepcc
  reg [82 : 0] rg_mepcc;
  reg [82 : 0] rg_mepcc$D_IN;
  wire rg_mepcc$EN;

  // register rg_minstret
  reg [63 : 0] rg_minstret;
  wire [63 : 0] rg_minstret$D_IN;
  wire rg_minstret$EN;

  // register rg_mscratch
  reg [31 : 0] rg_mscratch;
  wire [31 : 0] rg_mscratch$D_IN;
  wire rg_mscratch$EN;

  // register rg_mscratchc
  reg [82 : 0] rg_mscratchc;
  wire [82 : 0] rg_mscratchc$D_IN;
  wire rg_mscratchc$EN;

  // register rg_mtcc
  reg [82 : 0] rg_mtcc;
  reg [82 : 0] rg_mtcc$D_IN;
  wire rg_mtcc$EN;

  // register rg_mtdc
  reg [82 : 0] rg_mtdc;
  wire [82 : 0] rg_mtdc$D_IN;
  wire rg_mtdc$EN;

  // register rg_mtval
  reg [31 : 0] rg_mtval;
  wire [31 : 0] rg_mtval$D_IN;
  wire rg_mtval$EN;

  // register rg_nmi
  reg rg_nmi;
  wire rg_nmi$D_IN, rg_nmi$EN;

  // register rg_nmi_vector
  reg [31 : 0] rg_nmi_vector;
  wire [31 : 0] rg_nmi_vector$D_IN;
  wire rg_nmi_vector$EN;

  // register rg_state
  reg rg_state;
  wire rg_state$D_IN, rg_state$EN;

  // register rg_tdata1
  reg [31 : 0] rg_tdata1;
  wire [31 : 0] rg_tdata1$D_IN;
  wire rg_tdata1$EN;

  // register rg_tdata2
  reg [31 : 0] rg_tdata2;
  wire [31 : 0] rg_tdata2$D_IN;
  wire rg_tdata2$EN;

  // register rg_tdata3
  reg [31 : 0] rg_tdata3;
  wire [31 : 0] rg_tdata3$D_IN;
  wire rg_tdata3$EN;

  // register rg_tselect
  reg [31 : 0] rg_tselect;
  wire [31 : 0] rg_tselect$D_IN;
  wire rg_tselect$EN;

  // ports of submodule csr_mie
  wire [31 : 0] csr_mie$fav_write, csr_mie$fav_write_wordxl, csr_mie$fv_read;
  wire [27 : 0] csr_mie$fav_write_misa;
  wire csr_mie$EN_fav_write, csr_mie$EN_reset;

  // ports of submodule csr_mip
  wire [31 : 0] csr_mip$fav_write, csr_mip$fav_write_wordxl, csr_mip$fv_read;
  wire [27 : 0] csr_mip$fav_write_misa;
  wire csr_mip$EN_fav_write,
       csr_mip$EN_reset,
       csr_mip$m_external_interrupt_req_req,
       csr_mip$s_external_interrupt_req_req,
       csr_mip$software_interrupt_req_req,
       csr_mip$timer_interrupt_req_req;

  // ports of submodule f_reset_rsps
  wire f_reset_rsps$CLR,
       f_reset_rsps$DEQ,
       f_reset_rsps$EMPTY_N,
       f_reset_rsps$ENQ,
       f_reset_rsps$FULL_N;

  // ports of submodule soc_map
  wire [82 : 0] soc_map$m_mepcc_reset_value, soc_map$m_mtcc_reset_value;
  wire [63 : 0] soc_map$m_is_IO_addr_addr,
		soc_map$m_is_mem_addr_addr,
		soc_map$m_is_near_mem_IO_addr_addr;
  wire [31 : 0] soc_map$m_nmivec_reset_value, soc_map$m_pc_reset_value;

  // rule scheduling signals
  wire CAN_FIRE_RL_rl_mcycle_incr,
       CAN_FIRE_RL_rl_reset_start,
       CAN_FIRE_RL_rl_upd_minstret_csrrx,
       CAN_FIRE_RL_rl_upd_minstret_incr,
       CAN_FIRE_csr_minstret_incr,
       CAN_FIRE_csr_ret_actions,
       CAN_FIRE_csr_trap_actions,
       CAN_FIRE_debug,
       CAN_FIRE_m_external_interrupt_req,
       CAN_FIRE_mav_csr_write,
       CAN_FIRE_mav_read_csr,
       CAN_FIRE_mav_scr_write,
       CAN_FIRE_nmi_req,
       CAN_FIRE_s_external_interrupt_req,
       CAN_FIRE_server_reset_request_put,
       CAN_FIRE_server_reset_response_get,
       CAN_FIRE_software_interrupt_req,
       CAN_FIRE_timer_interrupt_req,
       CAN_FIRE_write_dcsr_cause_priv,
       CAN_FIRE_write_dpc,
       WILL_FIRE_RL_rl_mcycle_incr,
       WILL_FIRE_RL_rl_reset_start,
       WILL_FIRE_RL_rl_upd_minstret_csrrx,
       WILL_FIRE_RL_rl_upd_minstret_incr,
       WILL_FIRE_csr_minstret_incr,
       WILL_FIRE_csr_ret_actions,
       WILL_FIRE_csr_trap_actions,
       WILL_FIRE_debug,
       WILL_FIRE_m_external_interrupt_req,
       WILL_FIRE_mav_csr_write,
       WILL_FIRE_mav_read_csr,
       WILL_FIRE_mav_scr_write,
       WILL_FIRE_nmi_req,
       WILL_FIRE_s_external_interrupt_req,
       WILL_FIRE_server_reset_request_put,
       WILL_FIRE_server_reset_response_get,
       WILL_FIRE_software_interrupt_req,
       WILL_FIRE_timer_interrupt_req,
       WILL_FIRE_write_dcsr_cause_priv,
       WILL_FIRE_write_dpc;

  // inputs to muxes for submodule ports
  wire [82 : 0] MUX_rg_mepcc$write_1__VAL_2,
		MUX_rg_mepcc$write_1__VAL_3,
		MUX_rg_mtcc$write_1__VAL_2,
		MUX_rg_mtcc$write_1__VAL_3;
  wire [63 : 0] MUX_rg_minstret$write_1__VAL_1,
		MUX_rg_minstret$write_1__VAL_2,
		MUX_rw_minstret$wset_1__VAL_1;
  wire [31 : 0] MUX_csr_mstatus_rg_mstatus$write_1__VAL_3,
		MUX_rg_dcsr$write_1__VAL_3;
  wire [6 : 0] MUX_rg_mcause$write_1__VAL_2, MUX_rg_mcause$write_1__VAL_3;
  wire MUX_csr_mstatus_rg_mstatus$write_1__SEL_2,
       MUX_rg_dcsr$write_1__SEL_2,
       MUX_rg_dpc$write_1__SEL_2,
       MUX_rg_mcause$write_1__SEL_2,
       MUX_rg_mcounteren$write_1__SEL_1,
       MUX_rg_mepcc$write_1__SEL_2,
       MUX_rg_mepcc$write_1__SEL_3,
       MUX_rg_mtcc$write_1__SEL_2,
       MUX_rg_mtcc$write_1__SEL_3,
       MUX_rg_mtval$write_1__SEL_1,
       MUX_rg_state$write_1__SEL_2,
       MUX_rg_tdata1$write_1__SEL_1,
       MUX_rw_minstret$wset_1__SEL_1;

  // remaining internal signals
  reg [82 : 0] IF_read_scr_scr_addr_EQ_28_04_THEN_rg_mtcc_96__ETC___d522;
  reg [33 : 0] x1_avValue_fst_address__h11584;
  reg [31 : 0] IF_mav_csr_write_csr_addr_EQ_0x300_40_THEN_0_C_ETC___d1043,
	       IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723,
	       IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299,
	       IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501;
  reg [21 : 0] CASE_mav_scr_write_scr_addr_28_mav_scr_write_c_ETC__q3;
  reg [7 : 0] x1_avValue_fst_addrBits__h11585;
  reg [3 : 0] x1_avValue_fst_otype__h11589;
  reg CASE_mav_scr_write_scr_addr_28_mav_scr_write_c_ETC__q2,
      IF_mav_scr_write_scr_addr_EQ_28_044_THEN_SEXT__ETC___d1221,
      x1_avValue_fst_flags__h11587,
      x__h10854;
  wire [63 : 0] x__h7973, x__h8081;
  wire [33 : 0] IF_csr_ret_actions_from_priv_EQ_0b11_577_THEN__ETC___d1625,
		addTop__h10670,
		capUnpacked_capFat_address__h10183,
		capUnpacked_capFat_address__h9480,
		in__h11395,
		in__h11982,
		in__h3750,
		in__h3970,
		length__h11222,
		mav_scr_write_cap_BITS_81_TO_56_166_AND_671088_ETC___d1179,
		result__h11162,
		result_d_address__h14551,
		ret__h10674,
		x__h11413,
		x__h12000,
		x__h3768,
		x__h3988,
		x_address__h6775,
		x_address__h7375,
		y__h11412,
		y__h11999,
		y__h3767,
		y__h3987;
  wire [31 : 0] IF_csr_ret_actions_from_priv_EQ_0b11_577_THEN__ETC___d1598,
		SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1068,
		SEXT__0_CONCAT_rg_mtcc_96_BITS_47_TO_40_97_98__ETC___d220,
		_theResult_____2__h13526,
		_theResult___fst__h14855,
		_theResult___fst__h15056,
		addBase__h10548,
		addBase__h6795,
		addBase__h7395,
		bot__h10551,
		bot__h6798,
		bot__h7398,
		csr_mstatus_rg_mstatus_94_AND_INV_1_SL_0_CONCA_ETC___d1591,
		exc_pc___1__h13578,
		exc_pc__h13139,
		exc_pc__h13524,
		mask__h14876,
		mask__h14893,
		new_dcsr__h8260,
		offsetAddr__h6498,
		offsetAddr__h7103,
		offsetAddr__h9028,
		offsetAddr__h9809,
		result__h8156,
		rg_mepc__h1297,
		v__h6941,
		v__h7541,
		val__h14894,
		vector_offset__h13525,
		wordxl1__h5979,
		x__h10058,
		x__h11326,
		x__h11328,
		x__h11873,
		x__h11875,
		x__h14479,
		x__h14710,
		x__h14711,
		x__h14875,
		x__h14888,
		x__h14905,
		x__h3631,
		x__h3633,
		x__h3854,
		x__h3856,
		x__h6643,
		x__h7251,
		x__h9355,
		y__h14889,
		y__h14906;
  wire [27 : 0] IF_mav_scr_write_scr_addr_EQ_28_044_OR_mav_scr_ETC___d1274;
  wire [25 : 0] mask__h10671;
  wire [23 : 0] highBitsfilter__h6501,
		highBitsfilter__h7106,
		highOffsetBits__h14367,
		highOffsetBits__h6502,
		highOffsetBits__h7107,
		highOffsetBits__h9813,
		mask__h10549,
		mav_scr_write_cap_BITS_79_TO_56_PLUS_SEXT_x153_ETC__q1,
		signBits__h14364,
		signBits__h7104,
		signBits__h9810,
		x__h14393,
		x__h7133,
		x__h9839;
  wire [22 : 0] fixed_up_val_23__h12577,
		fixed_up_val_23__h14774,
		fixed_up_val_23__h6020;
  wire [15 : 0] x__h4504;
  wire [9 : 0] base__h11860,
	       newAddrBits__h10163,
	       newAddrBits__h14540,
	       newAddrBits__h6755,
	       newAddrBits__h7355,
	       newAddrBits__h9460,
	       offset__h11314,
	       offset__h11861,
	       offset__h3619,
	       offset__h3842,
	       x__h10605,
	       x__h10760,
	       x__h11227,
	       x__h6852,
	       x__h7452;
  wire [7 : 0] capUnpacked_capFat_addrBits__h10184,
	       capUnpacked_capFat_addrBits__h9481,
	       repBoundBits__h6508,
	       repBoundBits__h7113,
	       repBoundBits__h9819,
	       result_d_addrBits__h14552,
	       toBoundsM1__h6512,
	       toBoundsM1__h7117,
	       toBoundsM1__h9823,
	       toBounds__h6511,
	       toBounds__h7116,
	       toBounds__h9822,
	       x_addrBits__h6776,
	       x_addrBits__h7376;
  wire [5 : 0] IF_NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_N_ETC___d1954,
	       IF_NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_N_ETC___d1956,
	       IF_NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_N_ETC___d1958,
	       IF_NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_N_ETC___d1960,
	       exc_code__h14191,
	       ie_from_x__h14839,
	       pie_from_x__h14840;
  wire [3 : 0] IF_rg_mepcc_27_BITS_15_TO_13_611_ULT_rg_mepcc__ETC___d1617;
  wire [2 : 0] repBound__h11453, repBound__h3669, repBound__h3892;
  wire [1 : 0] IF_rg_mepcc_27_BITS_7_TO_5_30_ULT_rg_mepcc_27__ETC___d239,
	       mpp__h13619,
	       to_y__h15055,
	       x__h11514,
	       x__h11533;
  wire IF_IF_csr_trap_actions_interrupt_AND_NOT_csr_t_ETC___d1562,
       IF_SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_ETC___d1093,
       IF_SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_ETC___d1133,
       IF_csr_trap_actions_interrupt_AND_NOT_csr_trap_ETC___d1565,
       IF_mav_csr_write_word_BIT_31_59_THEN_NOT_mav_c_ETC___d782,
       IF_mav_csr_write_word_BIT_31_59_THEN_NOT_mav_c_ETC___d838,
       NOT_access_permitted_1_csr_addr_ULT_0xC03_626__ETC___d1720,
       NOT_access_permitted_2_csr_addr_ULT_0xC03_726__ETC___d1819,
       NOT_cfg_verbosity_read__002_ULE_1_003___d1004,
       NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1918,
       NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1923,
       NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1928,
       NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1933,
       NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1938,
       NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1943,
       NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1948,
       NOT_csr_trap_actions_nmi_419_AND_csr_trap_acti_ETC___d1497,
       NOT_mav_csr_write_csr_addr_ULT_0xB03_26_006_AN_ETC___d1017,
       NOT_mav_scr_write_cap_BITS_21_TO_16_061_ULT_24_ETC___d1096,
       NOT_mav_scr_write_cap_BITS_7_TO_5_047_MINUS_0b_ETC___d1088,
       NOT_rg_mtcc_96_BITS_21_TO_16_13_ULT_24_84___d785,
       NOT_rg_mtcc_96_BITS_7_TO_5_99_MINUS_0b1_00_CON_ETC___d777,
       SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1100,
       SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1136,
       b__h14892,
       csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1872,
       csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1877,
       csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1882,
       csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1887,
       csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1892,
       csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1897,
       csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1902,
       csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1907,
       csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d1548,
       mav_csr_write_csr_addr_ULE_0x33F___d735,
       mav_csr_write_csr_addr_ULE_0xB1F___d727,
       mav_csr_write_csr_addr_ULE_0xB9F___d731,
       mav_csr_write_csr_addr_ULT_0x323_34_OR_NOT_mav_ETC___d999,
       mav_csr_write_csr_addr_ULT_0x323___d734,
       mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d1001,
       mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739,
       mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d889,
       mav_csr_write_csr_addr_ULT_0xB03___d726,
       mav_csr_write_csr_addr_ULT_0xB83___d730,
       mav_csr_write_word_BITS_31_TO_8_58_XOR_SEXT_ma_ETC___d789,
       mav_scr_write_cap_BITS_15_TO_13_170_ULT_mav_sc_ETC___d1171,
       mav_scr_write_cap_BITS_21_TO_16_061_ULT_25_165_ETC___d1195,
       mav_scr_write_cap_BITS_47_TO_45_050_ULT_mav_sc_ETC___d1051,
       mav_scr_write_cap_BITS_7_TO_5_047_ULT_mav_scr__ETC___d1049,
       rg_mepcc_27_BITS_15_TO_13_611_ULT_rg_mepcc_27__ETC___d1612,
       rg_mepcc_27_BITS_47_TO_45_33_ULT_rg_mepcc_27_B_ETC___d234,
       rg_mepcc_27_BITS_7_TO_5_30_ULT_rg_mepcc_27_BIT_ETC___d232,
       rg_mtcc_96_BITS_47_TO_45_02_ULT_rg_mtcc_96_BIT_ETC___d203,
       rg_mtcc_96_BITS_7_TO_5_99_ULT_rg_mtcc_96_BITS__ETC___d201;

  // action method server_reset_request_put
  assign RDY_server_reset_request_put = f_reset_rsps$FULL_N ;
  assign CAN_FIRE_server_reset_request_put = f_reset_rsps$FULL_N ;
  assign WILL_FIRE_server_reset_request_put = EN_server_reset_request_put ;

  // action method server_reset_response_get
  assign RDY_server_reset_response_get = rg_state && f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_server_reset_response_get =
	     rg_state && f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_server_reset_response_get = EN_server_reset_response_get ;

  // value method read_csr
  assign read_csr =
	     { read_csr_csr_addr >= 12'hC03 && read_csr_csr_addr <= 12'hC1F ||
	       read_csr_csr_addr >= 12'hC83 && read_csr_csr_addr <= 12'hC9F ||
	       read_csr_csr_addr >= 12'hB03 && read_csr_csr_addr <= 12'hB1F ||
	       read_csr_csr_addr >= 12'hB83 && read_csr_csr_addr <= 12'hB9F ||
	       read_csr_csr_addr >= 12'h323 && read_csr_csr_addr <= 12'h33F ||
	       read_csr_csr_addr == 12'hC00 ||
	       read_csr_csr_addr == 12'hC02 ||
	       read_csr_csr_addr == 12'hC80 ||
	       read_csr_csr_addr == 12'hC82 ||
	       read_csr_csr_addr == 12'hF11 ||
	       read_csr_csr_addr == 12'hF12 ||
	       read_csr_csr_addr == 12'hF13 ||
	       read_csr_csr_addr == 12'hF14 ||
	       read_csr_csr_addr == 12'h300 ||
	       read_csr_csr_addr == 12'h301 ||
	       read_csr_csr_addr == 12'h304 ||
	       read_csr_csr_addr == 12'h305 ||
	       read_csr_csr_addr == 12'h306 ||
	       read_csr_csr_addr == 12'h340 ||
	       read_csr_csr_addr == 12'h341 ||
	       read_csr_csr_addr == 12'h342 ||
	       read_csr_csr_addr == 12'h343 ||
	       read_csr_csr_addr == 12'h344 ||
	       read_csr_csr_addr == 12'h8C0 ||
	       read_csr_csr_addr == 12'hB00 ||
	       read_csr_csr_addr == 12'hB02 ||
	       read_csr_csr_addr == 12'hB80 ||
	       read_csr_csr_addr == 12'hB82 ||
	       read_csr_csr_addr == 12'h7A0 ||
	       read_csr_csr_addr == 12'h7A1 ||
	       read_csr_csr_addr == 12'h7A2 ||
	       read_csr_csr_addr == 12'h7A3 ||
	       read_csr_csr_addr == 12'h7B0 ||
	       read_csr_csr_addr == 12'h7B1 ||
	       read_csr_csr_addr == 12'h7B2 ||
	       read_csr_csr_addr == 12'h7B3,
	       (read_csr_csr_addr >= 12'hC03 &&
		read_csr_csr_addr <= 12'hC1F ||
		read_csr_csr_addr >= 12'hC83 &&
		read_csr_csr_addr <= 12'hC9F ||
		read_csr_csr_addr >= 12'hB03 &&
		read_csr_csr_addr <= 12'hB1F ||
		read_csr_csr_addr >= 12'hB83 &&
		read_csr_csr_addr <= 12'hB9F ||
		read_csr_csr_addr >= 12'h323 &&
		read_csr_csr_addr <= 12'h33F) ?
		 32'd0 :
		 IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 } ;

  // value method read_csr_port2
  assign read_csr_port2 =
	     { read_csr_port2_csr_addr >= 12'hC03 &&
	       read_csr_port2_csr_addr <= 12'hC1F ||
	       read_csr_port2_csr_addr >= 12'hC83 &&
	       read_csr_port2_csr_addr <= 12'hC9F ||
	       read_csr_port2_csr_addr >= 12'hB03 &&
	       read_csr_port2_csr_addr <= 12'hB1F ||
	       read_csr_port2_csr_addr >= 12'hB83 &&
	       read_csr_port2_csr_addr <= 12'hB9F ||
	       read_csr_port2_csr_addr >= 12'h323 &&
	       read_csr_port2_csr_addr <= 12'h33F ||
	       read_csr_port2_csr_addr == 12'hC00 ||
	       read_csr_port2_csr_addr == 12'hC02 ||
	       read_csr_port2_csr_addr == 12'hC80 ||
	       read_csr_port2_csr_addr == 12'hC82 ||
	       read_csr_port2_csr_addr == 12'hF11 ||
	       read_csr_port2_csr_addr == 12'hF12 ||
	       read_csr_port2_csr_addr == 12'hF13 ||
	       read_csr_port2_csr_addr == 12'hF14 ||
	       read_csr_port2_csr_addr == 12'h300 ||
	       read_csr_port2_csr_addr == 12'h301 ||
	       read_csr_port2_csr_addr == 12'h304 ||
	       read_csr_port2_csr_addr == 12'h305 ||
	       read_csr_port2_csr_addr == 12'h306 ||
	       read_csr_port2_csr_addr == 12'h340 ||
	       read_csr_port2_csr_addr == 12'h341 ||
	       read_csr_port2_csr_addr == 12'h342 ||
	       read_csr_port2_csr_addr == 12'h343 ||
	       read_csr_port2_csr_addr == 12'h344 ||
	       read_csr_port2_csr_addr == 12'h8C0 ||
	       read_csr_port2_csr_addr == 12'hB00 ||
	       read_csr_port2_csr_addr == 12'hB02 ||
	       read_csr_port2_csr_addr == 12'hB80 ||
	       read_csr_port2_csr_addr == 12'hB82 ||
	       read_csr_port2_csr_addr == 12'h7A0 ||
	       read_csr_port2_csr_addr == 12'h7A1 ||
	       read_csr_port2_csr_addr == 12'h7A2 ||
	       read_csr_port2_csr_addr == 12'h7A3 ||
	       read_csr_port2_csr_addr == 12'h7B0 ||
	       read_csr_port2_csr_addr == 12'h7B1 ||
	       read_csr_port2_csr_addr == 12'h7B2 ||
	       read_csr_port2_csr_addr == 12'h7B3,
	       (read_csr_port2_csr_addr >= 12'hC03 &&
		read_csr_port2_csr_addr <= 12'hC1F ||
		read_csr_port2_csr_addr >= 12'hC83 &&
		read_csr_port2_csr_addr <= 12'hC9F ||
		read_csr_port2_csr_addr >= 12'hB03 &&
		read_csr_port2_csr_addr <= 12'hB1F ||
		read_csr_port2_csr_addr >= 12'hB83 &&
		read_csr_port2_csr_addr <= 12'hB9F ||
		read_csr_port2_csr_addr >= 12'h323 &&
		read_csr_port2_csr_addr <= 12'h33F) ?
		 32'd0 :
		 IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 } ;

  // value method read_scr
  assign read_scr =
	     { read_scr_scr_addr == 5'd28 || read_scr_scr_addr == 5'd29 ||
	       read_scr_scr_addr == 5'd30 ||
	       read_scr_scr_addr == 5'd31,
	       IF_read_scr_scr_addr_EQ_28_04_THEN_rg_mtcc_96__ETC___d522 } ;

  // actionvalue method mav_read_csr
  assign mav_read_csr =
	     { mav_read_csr_csr_addr >= 12'hC03 &&
	       mav_read_csr_csr_addr <= 12'hC1F ||
	       mav_read_csr_csr_addr >= 12'hC83 &&
	       mav_read_csr_csr_addr <= 12'hC9F ||
	       mav_read_csr_csr_addr >= 12'hB03 &&
	       mav_read_csr_csr_addr <= 12'hB1F ||
	       mav_read_csr_csr_addr >= 12'hB83 &&
	       mav_read_csr_csr_addr <= 12'hB9F ||
	       mav_read_csr_csr_addr >= 12'h323 &&
	       mav_read_csr_csr_addr <= 12'h33F ||
	       mav_read_csr_csr_addr == 12'hC00 ||
	       mav_read_csr_csr_addr == 12'hC02 ||
	       mav_read_csr_csr_addr == 12'hC80 ||
	       mav_read_csr_csr_addr == 12'hC82 ||
	       mav_read_csr_csr_addr == 12'hF11 ||
	       mav_read_csr_csr_addr == 12'hF12 ||
	       mav_read_csr_csr_addr == 12'hF13 ||
	       mav_read_csr_csr_addr == 12'hF14 ||
	       mav_read_csr_csr_addr == 12'h300 ||
	       mav_read_csr_csr_addr == 12'h301 ||
	       mav_read_csr_csr_addr == 12'h304 ||
	       mav_read_csr_csr_addr == 12'h305 ||
	       mav_read_csr_csr_addr == 12'h306 ||
	       mav_read_csr_csr_addr == 12'h340 ||
	       mav_read_csr_csr_addr == 12'h341 ||
	       mav_read_csr_csr_addr == 12'h342 ||
	       mav_read_csr_csr_addr == 12'h343 ||
	       mav_read_csr_csr_addr == 12'h344 ||
	       mav_read_csr_csr_addr == 12'h8C0 ||
	       mav_read_csr_csr_addr == 12'hB00 ||
	       mav_read_csr_csr_addr == 12'hB02 ||
	       mav_read_csr_csr_addr == 12'hB80 ||
	       mav_read_csr_csr_addr == 12'hB82 ||
	       mav_read_csr_csr_addr == 12'h7A0 ||
	       mav_read_csr_csr_addr == 12'h7A1 ||
	       mav_read_csr_csr_addr == 12'h7A2 ||
	       mav_read_csr_csr_addr == 12'h7A3 ||
	       mav_read_csr_csr_addr == 12'h7B0 ||
	       mav_read_csr_csr_addr == 12'h7B1 ||
	       mav_read_csr_csr_addr == 12'h7B2 ||
	       mav_read_csr_csr_addr == 12'h7B3,
	       (mav_read_csr_csr_addr >= 12'hC03 &&
		mav_read_csr_csr_addr <= 12'hC1F ||
		mav_read_csr_csr_addr >= 12'hC83 &&
		mav_read_csr_csr_addr <= 12'hC9F ||
		mav_read_csr_csr_addr >= 12'hB03 &&
		mav_read_csr_csr_addr <= 12'hB1F ||
		mav_read_csr_csr_addr >= 12'hB83 &&
		mav_read_csr_csr_addr <= 12'hB9F ||
		mav_read_csr_csr_addr >= 12'h323 &&
		mav_read_csr_csr_addr <= 12'h33F) ?
		 32'd0 :
		 IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 } ;
  assign CAN_FIRE_mav_read_csr = 1'd1 ;
  assign WILL_FIRE_mav_read_csr = EN_mav_read_csr ;

  // actionvalue method mav_csr_write
  assign mav_csr_write =
	     NOT_mav_csr_write_csr_addr_ULT_0xB03_26_006_AN_ETC___d1017 ?
	       32'd0 :
	       IF_mav_csr_write_csr_addr_EQ_0x300_40_THEN_0_C_ETC___d1043 ;
  assign CAN_FIRE_mav_csr_write = 1'd1 ;
  assign WILL_FIRE_mav_csr_write = EN_mav_csr_write ;

  // actionvalue method mav_scr_write
  assign mav_scr_write =
	     { IF_mav_scr_write_scr_addr_EQ_28_044_THEN_SEXT__ETC___d1221,
	       x1_avValue_fst_address__h11584,
	       x1_avValue_fst_addrBits__h11585,
	       (mav_scr_write_scr_addr == 5'd28 ||
		mav_scr_write_scr_addr == 5'd29 ||
		mav_scr_write_scr_addr == 5'd31 ||
		mav_scr_write_scr_addr == 5'd30) &&
	       mav_scr_write_cap[39],
	       (mav_scr_write_scr_addr == 5'd28 ||
		mav_scr_write_scr_addr == 5'd29 ||
		mav_scr_write_scr_addr == 5'd31 ||
		mav_scr_write_scr_addr == 5'd30) &&
	       mav_scr_write_cap[38],
	       (mav_scr_write_scr_addr == 5'd28 ||
		mav_scr_write_scr_addr == 5'd29 ||
		mav_scr_write_scr_addr == 5'd31 ||
		mav_scr_write_scr_addr == 5'd30) &&
	       mav_scr_write_cap[37],
	       (mav_scr_write_scr_addr == 5'd28 ||
		mav_scr_write_scr_addr == 5'd29 ||
		mav_scr_write_scr_addr == 5'd31 ||
		mav_scr_write_scr_addr == 5'd30) &&
	       mav_scr_write_cap[36],
	       (mav_scr_write_scr_addr == 5'd28 ||
		mav_scr_write_scr_addr == 5'd29 ||
		mav_scr_write_scr_addr == 5'd31 ||
		mav_scr_write_scr_addr == 5'd30) &&
	       mav_scr_write_cap[35],
	       (mav_scr_write_scr_addr == 5'd28 ||
		mav_scr_write_scr_addr == 5'd29 ||
		mav_scr_write_scr_addr == 5'd31 ||
		mav_scr_write_scr_addr == 5'd30) &&
	       mav_scr_write_cap[34],
	       (mav_scr_write_scr_addr == 5'd28 ||
		mav_scr_write_scr_addr == 5'd29 ||
		mav_scr_write_scr_addr == 5'd31 ||
		mav_scr_write_scr_addr == 5'd30) &&
	       mav_scr_write_cap[33],
	       (mav_scr_write_scr_addr == 5'd28 ||
		mav_scr_write_scr_addr == 5'd29 ||
		mav_scr_write_scr_addr == 5'd31 ||
		mav_scr_write_scr_addr == 5'd30) &&
	       mav_scr_write_cap[32],
	       (mav_scr_write_scr_addr == 5'd28 ||
		mav_scr_write_scr_addr == 5'd29 ||
		mav_scr_write_scr_addr == 5'd31 ||
		mav_scr_write_scr_addr == 5'd30) &&
	       mav_scr_write_cap[31],
	       (mav_scr_write_scr_addr == 5'd28 ||
		mav_scr_write_scr_addr == 5'd29 ||
		mav_scr_write_scr_addr == 5'd31 ||
		mav_scr_write_scr_addr == 5'd30) &&
	       mav_scr_write_cap[30],
	       (mav_scr_write_scr_addr == 5'd28 ||
		mav_scr_write_scr_addr == 5'd29 ||
		mav_scr_write_scr_addr == 5'd31 ||
		mav_scr_write_scr_addr == 5'd30) &&
	       mav_scr_write_cap[29],
	       (mav_scr_write_scr_addr == 5'd28 ||
		mav_scr_write_scr_addr == 5'd29 ||
		mav_scr_write_scr_addr == 5'd31 ||
		mav_scr_write_scr_addr == 5'd30) &&
	       mav_scr_write_cap[28],
	       IF_mav_scr_write_scr_addr_EQ_28_044_OR_mav_scr_ETC___d1274 } ;
  assign CAN_FIRE_mav_scr_write = 1'd1 ;
  assign WILL_FIRE_mav_scr_write = EN_mav_scr_write ;

  // value method read_misa
  assign read_misa = 28'd68161797 ;

  // value method read_mstatus
  assign read_mstatus = csr_mstatus_rg_mstatus ;

  // value method read_ustatus
  assign read_ustatus =
	     { 27'd0,
	       csr_mstatus_rg_mstatus[4],
	       3'd0,
	       csr_mstatus_rg_mstatus[0] } ;

  // value method read_satp
  assign read_satp = 32'hAAAAAAAA ;

  // actionvalue method csr_trap_actions
  assign csr_trap_actions =
	     { IF_csr_trap_actions_interrupt_AND_NOT_csr_trap_ETC___d1565,
	       result_d_address__h14551,
	       result_d_addrBits__h14552,
	       rg_mtcc[39:0],
	       x__h14710,
	       x__h14711,
	       2'b11 } ;
  assign RDY_csr_trap_actions = 1'd1 ;
  assign CAN_FIRE_csr_trap_actions = 1'd1 ;
  assign WILL_FIRE_csr_trap_actions = EN_csr_trap_actions ;

  // actionvalue method csr_ret_actions
  assign csr_ret_actions =
	     { rg_mepcc,
	       repBound__h3892,
	       rg_mepcc_27_BITS_15_TO_13_611_ULT_rg_mepcc_27__ETC___d1612,
	       rg_mepcc_27_BITS_7_TO_5_30_ULT_rg_mepcc_27_BIT_ETC___d232,
	       rg_mepcc_27_BITS_47_TO_45_33_ULT_rg_mepcc_27_B_ETC___d234,
	       IF_rg_mepcc_27_BITS_15_TO_13_611_ULT_rg_mepcc__ETC___d1617,
	       IF_csr_ret_actions_from_priv_EQ_0b11_577_THEN__ETC___d1625 } ;
  assign RDY_csr_ret_actions = 1'd1 ;
  assign CAN_FIRE_csr_ret_actions = 1'd1 ;
  assign WILL_FIRE_csr_ret_actions = EN_csr_ret_actions ;

  // value method read_csr_minstret
  assign read_csr_minstret = rg_minstret ;

  // action method csr_minstret_incr
  assign CAN_FIRE_csr_minstret_incr = 1'd1 ;
  assign WILL_FIRE_csr_minstret_incr = EN_csr_minstret_incr ;

  // value method read_csr_mcycle
  assign read_csr_mcycle = rg_mcycle ;

  // value method read_csr_mtime
  assign read_csr_mtime = rg_mcycle ;

  // value method access_permitted_1
  assign access_permitted_1 =
	     NOT_access_permitted_1_csr_addr_ULT_0xC03_626__ETC___d1720 &&
	     (access_permitted_1_read_not_write ||
	      access_permitted_1_csr_addr[11:10] != 2'b11) &&
	     access_permitted_1_access_sys_regs ;

  // value method access_permitted_2
  assign access_permitted_2 =
	     NOT_access_permitted_2_csr_addr_ULT_0xC03_726__ETC___d1819 &&
	     (access_permitted_2_read_not_write ||
	      access_permitted_2_csr_addr[11:10] != 2'b11) &&
	     access_permitted_2_access_sys_regs ;

  // value method access_permitted_scr
  assign access_permitted_scr =
	     (access_permitted_scr_scr_addr == 5'd28 ||
	      access_permitted_scr_scr_addr == 5'd29 ||
	      access_permitted_scr_scr_addr == 5'd31 ||
	      access_permitted_scr_scr_addr == 5'd30) &&
	     access_permitted_scr_access_sys_regs &&
	     access_permitted_scr_priv == 2'd3 ;

  // value method csr_counter_read_fault
  assign csr_counter_read_fault =
	     (csr_counter_read_fault_priv == 2'b01 ||
	      csr_counter_read_fault_priv == 2'b0) &&
	     (csr_counter_read_fault_csr_addr == 12'hC00 &&
	      !rg_mcounteren[0] ||
	      csr_counter_read_fault_csr_addr == 12'hC01 &&
	      !rg_mcounteren[1] ||
	      csr_counter_read_fault_csr_addr == 12'hC02 &&
	      !rg_mcounteren[2] ||
	      csr_counter_read_fault_csr_addr >= 12'hC03 &&
	      csr_counter_read_fault_csr_addr <= 12'hC1F ||
	      csr_counter_read_fault_csr_addr >= 12'hC83 &&
	      csr_counter_read_fault_csr_addr <= 12'hC9F) ;

  // value method csr_mip_read
  assign csr_mip_read = csr_mip$fv_read ;

  // action method m_external_interrupt_req
  assign CAN_FIRE_m_external_interrupt_req = 1'd1 ;
  assign WILL_FIRE_m_external_interrupt_req = 1'd1 ;

  // action method s_external_interrupt_req
  assign CAN_FIRE_s_external_interrupt_req = 1'd1 ;
  assign WILL_FIRE_s_external_interrupt_req = 1'd1 ;

  // action method timer_interrupt_req
  assign CAN_FIRE_timer_interrupt_req = 1'd1 ;
  assign WILL_FIRE_timer_interrupt_req = 1'd1 ;

  // action method software_interrupt_req
  assign CAN_FIRE_software_interrupt_req = 1'd1 ;
  assign WILL_FIRE_software_interrupt_req = 1'd1 ;

  // value method interrupt_pending
  assign interrupt_pending =
	     { csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1907,
	       NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1948 ?
		 6'd4 :
		 IF_NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_N_ETC___d1960 } ;

  // value method wfi_resume
  assign wfi_resume = (csr_mip$fv_read & csr_mie$fv_read) != 32'd0 ;

  // action method nmi_req
  assign CAN_FIRE_nmi_req = 1'd1 ;
  assign WILL_FIRE_nmi_req = 1'd1 ;

  // value method nmi_pending
  assign nmi_pending = rg_nmi ;

  // value method read_dpc
  assign read_dpc = rg_dpc ;
  assign RDY_read_dpc = 1'd1 ;

  // action method write_dpc
  assign RDY_write_dpc = 1'd1 ;
  assign CAN_FIRE_write_dpc = 1'd1 ;
  assign WILL_FIRE_write_dpc = EN_write_dpc ;

  // value method dcsr_break_enters_debug
  always@(dcsr_break_enters_debug_cur_priv or rg_dcsr)
  begin
    case (dcsr_break_enters_debug_cur_priv)
      2'b01: dcsr_break_enters_debug = rg_dcsr[13];
      2'b11: dcsr_break_enters_debug = rg_dcsr[15];
      default: dcsr_break_enters_debug = rg_dcsr[12];
    endcase
  end
  assign RDY_dcsr_break_enters_debug = 1'd1 ;

  // value method read_dcsr_step
  assign read_dcsr_step = rg_dcsr[2] ;
  assign RDY_read_dcsr_step = 1'd1 ;

  // action method write_dcsr_cause_priv
  assign CAN_FIRE_write_dcsr_cause_priv = 1'd1 ;
  assign WILL_FIRE_write_dcsr_cause_priv = EN_write_dcsr_cause_priv ;

  // action method debug
  assign RDY_debug = 1'd1 ;
  assign CAN_FIRE_debug = 1'd1 ;
  assign WILL_FIRE_debug = EN_debug ;

  // submodule csr_mie
  mkCSR_MIE csr_mie(.CLK(CLK),
		    .RST_N(RST_N),
		    .fav_write_misa(csr_mie$fav_write_misa),
		    .fav_write_wordxl(csr_mie$fav_write_wordxl),
		    .EN_reset(csr_mie$EN_reset),
		    .EN_fav_write(csr_mie$EN_fav_write),
		    .fv_read(csr_mie$fv_read),
		    .fav_write(csr_mie$fav_write));

  // submodule csr_mip
  mkCSR_MIP csr_mip(.CLK(CLK),
		    .RST_N(RST_N),
		    .fav_write_misa(csr_mip$fav_write_misa),
		    .fav_write_wordxl(csr_mip$fav_write_wordxl),
		    .m_external_interrupt_req_req(csr_mip$m_external_interrupt_req_req),
		    .s_external_interrupt_req_req(csr_mip$s_external_interrupt_req_req),
		    .software_interrupt_req_req(csr_mip$software_interrupt_req_req),
		    .timer_interrupt_req_req(csr_mip$timer_interrupt_req_req),
		    .EN_reset(csr_mip$EN_reset),
		    .EN_fav_write(csr_mip$EN_fav_write),
		    .fv_read(csr_mip$fv_read),
		    .fav_write(csr_mip$fav_write));

  // submodule f_reset_rsps
  FIFO20 #(.guarded(32'd1)) f_reset_rsps(.RST(RST_N),
					 .CLK(CLK),
					 .ENQ(f_reset_rsps$ENQ),
					 .DEQ(f_reset_rsps$DEQ),
					 .CLR(f_reset_rsps$CLR),
					 .FULL_N(f_reset_rsps$FULL_N),
					 .EMPTY_N(f_reset_rsps$EMPTY_N));

  // submodule soc_map
  mkSoC_Map soc_map(.CLK(CLK),
		    .RST_N(RST_N),
		    .m_is_IO_addr_addr(soc_map$m_is_IO_addr_addr),
		    .m_is_mem_addr_addr(soc_map$m_is_mem_addr_addr),
		    .m_is_near_mem_IO_addr_addr(soc_map$m_is_near_mem_IO_addr_addr),
		    .m_plic_addr_range(),
		    .m_near_mem_io_addr_range(),
		    .m_ethernet_0_addr_range(),
		    .m_dma_0_addr_range(),
		    .m_uart16550_0_addr_range(),
		    .m_uart16550_1_addr_range(),
		    .m_iic_0_addr_range(),
		    .m_axi_quad_spi_0_full_addr_range(),
		    .m_axi_quad_spi_0_lite_addr_range(),
		    .m_axi_quad_spi_1_addr_range(),
		    .m_gpio_0_addr_range(),
		    .m_gpio_1_addr_range(),
		    .m_boot_rom_addr_range(),
		    .m_ddr4_0_uncached_addr_range(),
		    .m_ddr4_0_cached_addr_range(),
		    .m_is_mem_addr(),
		    .m_is_IO_addr(),
		    .m_is_near_mem_IO_addr(),
		    .m_pc_reset_value(soc_map$m_pc_reset_value),
		    .m_pcc_reset_value(),
		    .m_ddc_reset_value(),
		    .m_mtcc_reset_value(soc_map$m_mtcc_reset_value),
		    .m_mepcc_reset_value(soc_map$m_mepcc_reset_value),
		    .m_mtvec_reset_value(),
		    .m_nmivec_reset_value(soc_map$m_nmivec_reset_value));

  // rule RL_rl_reset_start
  assign CAN_FIRE_RL_rl_reset_start = !rg_state ;
  assign WILL_FIRE_RL_rl_reset_start = MUX_rg_state$write_1__SEL_2 ;

  // rule RL_rl_mcycle_incr
  assign CAN_FIRE_RL_rl_mcycle_incr = 1'd1 ;
  assign WILL_FIRE_RL_rl_mcycle_incr = 1'd1 ;

  // rule RL_rl_upd_minstret_csrrx
  assign CAN_FIRE_RL_rl_upd_minstret_csrrx =
	     MUX_rw_minstret$wset_1__SEL_1 || WILL_FIRE_RL_rl_reset_start ;
  assign WILL_FIRE_RL_rl_upd_minstret_csrrx =
	     CAN_FIRE_RL_rl_upd_minstret_csrrx ;

  // rule RL_rl_upd_minstret_incr
  assign CAN_FIRE_RL_rl_upd_minstret_incr =
	     !CAN_FIRE_RL_rl_upd_minstret_csrrx && EN_csr_minstret_incr ;
  assign WILL_FIRE_RL_rl_upd_minstret_incr =
	     CAN_FIRE_RL_rl_upd_minstret_incr ;

  // inputs to muxes for submodule ports
  assign MUX_csr_mstatus_rg_mstatus$write_1__SEL_2 =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h300 ;
  assign MUX_rg_dcsr$write_1__SEL_2 =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h7B0 ;
  assign MUX_rg_dpc$write_1__SEL_2 =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h7B1 ;
  assign MUX_rg_mcause$write_1__SEL_2 =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h342 ;
  assign MUX_rg_mcounteren$write_1__SEL_1 =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h306 ;
  assign MUX_rg_mepcc$write_1__SEL_2 =
	     EN_mav_scr_write && mav_scr_write_scr_addr == 5'd31 ;
  assign MUX_rg_mepcc$write_1__SEL_3 =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h341 ;
  assign MUX_rg_mtcc$write_1__SEL_2 =
	     EN_mav_scr_write && mav_scr_write_scr_addr == 5'd28 ;
  assign MUX_rg_mtcc$write_1__SEL_3 =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h305 ;
  assign MUX_rg_mtval$write_1__SEL_1 =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h343 ;
  assign MUX_rg_state$write_1__SEL_2 =
	     CAN_FIRE_RL_rl_reset_start && !EN_mav_csr_write ;
  assign MUX_rg_tdata1$write_1__SEL_1 =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h7A1 ;
  assign MUX_rw_minstret$wset_1__SEL_1 =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d889 &&
	     (mav_csr_write_csr_addr == 12'hB02 ||
	      mav_csr_write_csr_addr == 12'hB82) ;
  assign MUX_csr_mstatus_rg_mstatus$write_1__VAL_3 =
	     { 9'd0, fixed_up_val_23__h14774 } ;
  assign MUX_rg_dcsr$write_1__VAL_3 =
	     { rg_dcsr[31:9],
	       write_dcsr_cause_priv_cause,
	       rg_dcsr[5:2],
	       write_dcsr_cause_priv_priv } ;
  assign MUX_rg_mcause$write_1__VAL_2 =
	     { mav_csr_write_word[31], mav_csr_write_word[5:0] } ;
  assign MUX_rg_mcause$write_1__VAL_3 =
	     { !csr_trap_actions_nmi && csr_trap_actions_interrupt,
	       exc_code__h14191 } ;
  assign MUX_rg_mepcc$write_1__VAL_2 =
	     { SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1136 &&
	       mav_scr_write_cap[82],
	       capUnpacked_capFat_address__h10183,
	       capUnpacked_capFat_addrBits__h10184,
	       mav_scr_write_cap[39:0] } ;
  assign MUX_rg_mepcc$write_1__VAL_3 =
	     { (highOffsetBits__h7107 == 24'd0 &&
		IF_mav_csr_write_word_BIT_31_59_THEN_NOT_mav_c_ETC___d838 ||
		rg_mepcc[21:16] >= 6'd24) &&
	       rg_mepcc[26:23] == 4'd15 &&
	       rg_mepcc[82],
	       x_address__h7375,
	       x_addrBits__h7376,
	       rg_mepcc[39:0] } ;
  assign MUX_rg_minstret$write_1__VAL_1 =
	     MUX_rw_minstret$wset_1__SEL_1 ?
	       MUX_rw_minstret$wset_1__VAL_1 :
	       64'd0 ;
  assign MUX_rg_minstret$write_1__VAL_2 = rg_minstret + 64'd1 ;
  assign MUX_rg_mtcc$write_1__VAL_2 =
	     { SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1100 &&
	       mav_scr_write_cap[82],
	       capUnpacked_capFat_address__h9480,
	       capUnpacked_capFat_addrBits__h9481,
	       mav_scr_write_cap[39:0] } ;
  assign MUX_rg_mtcc$write_1__VAL_3 =
	     { mav_csr_write_word_BITS_31_TO_8_58_XOR_SEXT_ma_ETC___d789 &&
	       rg_mtcc[82],
	       x_address__h6775,
	       x_addrBits__h6776,
	       rg_mtcc[39:0] } ;
  assign MUX_rw_minstret$wset_1__VAL_1 =
	     (mav_csr_write_csr_addr == 12'hB02) ? x__h7973 : x__h8081 ;

  // register cfg_verbosity
  assign cfg_verbosity$D_IN = 4'h0 ;
  assign cfg_verbosity$EN = 1'b0 ;

  // register csr_mstatus_rg_mstatus
  always@(WILL_FIRE_RL_rl_reset_start or
	  MUX_csr_mstatus_rg_mstatus$write_1__SEL_2 or
	  wordxl1__h5979 or
	  EN_csr_ret_actions or
	  MUX_csr_mstatus_rg_mstatus$write_1__VAL_3 or
	  EN_csr_trap_actions or x__h14710)
  case (1'b1)
    WILL_FIRE_RL_rl_reset_start: csr_mstatus_rg_mstatus$D_IN = 32'd0;
    MUX_csr_mstatus_rg_mstatus$write_1__SEL_2:
	csr_mstatus_rg_mstatus$D_IN = wordxl1__h5979;
    EN_csr_ret_actions:
	csr_mstatus_rg_mstatus$D_IN =
	    MUX_csr_mstatus_rg_mstatus$write_1__VAL_3;
    EN_csr_trap_actions: csr_mstatus_rg_mstatus$D_IN = x__h14710;
    default: csr_mstatus_rg_mstatus$D_IN =
		 32'hAAAAAAAA /* unspecified value */ ;
  endcase
  assign csr_mstatus_rg_mstatus$EN =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h300 ||
	     EN_csr_trap_actions ||
	     EN_csr_ret_actions ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_dcsr
  always@(WILL_FIRE_RL_rl_reset_start or
	  MUX_rg_dcsr$write_1__SEL_2 or
	  new_dcsr__h8260 or
	  EN_write_dcsr_cause_priv or MUX_rg_dcsr$write_1__VAL_3)
  case (1'b1)
    WILL_FIRE_RL_rl_reset_start: rg_dcsr$D_IN = 32'd1073741843;
    MUX_rg_dcsr$write_1__SEL_2: rg_dcsr$D_IN = new_dcsr__h8260;
    EN_write_dcsr_cause_priv: rg_dcsr$D_IN = MUX_rg_dcsr$write_1__VAL_3;
    default: rg_dcsr$D_IN = 32'hAAAAAAAA /* unspecified value */ ;
  endcase
  assign rg_dcsr$EN =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h7B0 ||
	     EN_write_dcsr_cause_priv ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_dpc
  always@(WILL_FIRE_RL_rl_reset_start or
	  soc_map$m_pc_reset_value or
	  MUX_rg_dpc$write_1__SEL_2 or
	  mav_csr_write_word or EN_write_dpc or write_dpc_pc)
  case (1'b1)
    WILL_FIRE_RL_rl_reset_start: rg_dpc$D_IN = soc_map$m_pc_reset_value;
    MUX_rg_dpc$write_1__SEL_2: rg_dpc$D_IN = mav_csr_write_word;
    EN_write_dpc: rg_dpc$D_IN = write_dpc_pc;
    default: rg_dpc$D_IN = 32'hAAAAAAAA /* unspecified value */ ;
  endcase
  assign rg_dpc$EN =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h7B1 ||
	     EN_write_dpc ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_dscratch0
  assign rg_dscratch0$D_IN = mav_csr_write_word ;
  assign rg_dscratch0$EN =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h7B2 ;

  // register rg_dscratch1
  assign rg_dscratch1$D_IN = mav_csr_write_word ;
  assign rg_dscratch1$EN =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h7B3 ;

  // register rg_mcause
  always@(WILL_FIRE_RL_rl_reset_start or
	  MUX_rg_mcause$write_1__SEL_2 or
	  MUX_rg_mcause$write_1__VAL_2 or
	  EN_csr_trap_actions or MUX_rg_mcause$write_1__VAL_3)
  case (1'b1)
    WILL_FIRE_RL_rl_reset_start: rg_mcause$D_IN = 7'd0;
    MUX_rg_mcause$write_1__SEL_2:
	rg_mcause$D_IN = MUX_rg_mcause$write_1__VAL_2;
    EN_csr_trap_actions: rg_mcause$D_IN = MUX_rg_mcause$write_1__VAL_3;
    default: rg_mcause$D_IN = 7'b0101010 /* unspecified value */ ;
  endcase
  assign rg_mcause$EN =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h342 ||
	     EN_csr_trap_actions ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_mccsr
  assign rg_mccsr$D_IN =
	     { csr_trap_actions_cheri_exc_reg,
	       csr_trap_actions_cheri_exc_code } ;
  assign rg_mccsr$EN = EN_csr_trap_actions ;

  // register rg_mcounteren
  assign rg_mcounteren$D_IN =
	     MUX_rg_mcounteren$write_1__SEL_1 ?
	       mav_csr_write_word[2:0] :
	       3'd0 ;
  assign rg_mcounteren$EN =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h306 ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_mcycle
  assign rg_mcycle$D_IN = rg_mcycle + 64'd1 ;
  assign rg_mcycle$EN = 1'd1 ;

  // register rg_mepcc
  always@(WILL_FIRE_RL_rl_reset_start or
	  soc_map$m_mepcc_reset_value or
	  MUX_rg_mepcc$write_1__SEL_2 or
	  MUX_rg_mepcc$write_1__VAL_2 or
	  MUX_rg_mepcc$write_1__SEL_3 or
	  MUX_rg_mepcc$write_1__VAL_3 or
	  EN_csr_trap_actions or csr_trap_actions_pcc)
  case (1'b1)
    WILL_FIRE_RL_rl_reset_start: rg_mepcc$D_IN = soc_map$m_mepcc_reset_value;
    MUX_rg_mepcc$write_1__SEL_2: rg_mepcc$D_IN = MUX_rg_mepcc$write_1__VAL_2;
    MUX_rg_mepcc$write_1__SEL_3: rg_mepcc$D_IN = MUX_rg_mepcc$write_1__VAL_3;
    EN_csr_trap_actions: rg_mepcc$D_IN = csr_trap_actions_pcc[92:10];
    default: rg_mepcc$D_IN =
		 83'h2AAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
  endcase
  assign rg_mepcc$EN =
	     EN_mav_scr_write && mav_scr_write_scr_addr == 5'd31 ||
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h341 ||
	     WILL_FIRE_RL_rl_reset_start ||
	     EN_csr_trap_actions ;

  // register rg_minstret
  assign rg_minstret$D_IN =
	     WILL_FIRE_RL_rl_upd_minstret_csrrx ?
	       MUX_rg_minstret$write_1__VAL_1 :
	       MUX_rg_minstret$write_1__VAL_2 ;
  assign rg_minstret$EN =
	     WILL_FIRE_RL_rl_upd_minstret_csrrx ||
	     WILL_FIRE_RL_rl_upd_minstret_incr ;

  // register rg_mscratch
  assign rg_mscratch$D_IN = mav_csr_write_word ;
  assign rg_mscratch$EN =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h340 ;

  // register rg_mscratchc
  assign rg_mscratchc$D_IN = mav_scr_write_cap ;
  assign rg_mscratchc$EN =
	     EN_mav_scr_write && mav_scr_write_scr_addr == 5'd30 ;

  // register rg_mtcc
  always@(WILL_FIRE_RL_rl_reset_start or
	  soc_map$m_mtcc_reset_value or
	  MUX_rg_mtcc$write_1__SEL_2 or
	  MUX_rg_mtcc$write_1__VAL_2 or
	  MUX_rg_mtcc$write_1__SEL_3 or MUX_rg_mtcc$write_1__VAL_3)
  case (1'b1)
    WILL_FIRE_RL_rl_reset_start: rg_mtcc$D_IN = soc_map$m_mtcc_reset_value;
    MUX_rg_mtcc$write_1__SEL_2: rg_mtcc$D_IN = MUX_rg_mtcc$write_1__VAL_2;
    MUX_rg_mtcc$write_1__SEL_3: rg_mtcc$D_IN = MUX_rg_mtcc$write_1__VAL_3;
    default: rg_mtcc$D_IN =
		 83'h2AAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
  endcase
  assign rg_mtcc$EN =
	     EN_mav_scr_write && mav_scr_write_scr_addr == 5'd28 ||
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h305 ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_mtdc
  assign rg_mtdc$D_IN = mav_scr_write_cap ;
  assign rg_mtdc$EN = EN_mav_scr_write && mav_scr_write_scr_addr == 5'd29 ;

  // register rg_mtval
  assign rg_mtval$D_IN =
	     MUX_rg_mtval$write_1__SEL_1 ?
	       mav_csr_write_word :
	       csr_trap_actions_xtval ;
  assign rg_mtval$EN =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h343 ||
	     EN_csr_trap_actions ;

  // register rg_nmi
  assign rg_nmi$D_IN = !WILL_FIRE_RL_rl_reset_start && nmi_req_set_not_clear ;
  assign rg_nmi$EN = 1'b1 ;

  // register rg_nmi_vector
  assign rg_nmi_vector$D_IN = soc_map$m_nmivec_reset_value ;
  assign rg_nmi_vector$EN = MUX_rg_state$write_1__SEL_2 ;

  // register rg_state
  assign rg_state$D_IN = !EN_server_reset_request_put ;
  assign rg_state$EN =
	     EN_server_reset_request_put || WILL_FIRE_RL_rl_reset_start ;

  // register rg_tdata1
  assign rg_tdata1$D_IN =
	     MUX_rg_tdata1$write_1__SEL_1 ? result__h8156 : 32'd0 ;
  assign rg_tdata1$EN =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h7A1 ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_tdata2
  assign rg_tdata2$D_IN = mav_csr_write_word ;
  assign rg_tdata2$EN =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h7A2 ;

  // register rg_tdata3
  assign rg_tdata3$D_IN = mav_csr_write_word ;
  assign rg_tdata3$EN =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h7A3 ;

  // register rg_tselect
  assign rg_tselect$D_IN = 32'd0 ;
  assign rg_tselect$EN =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h7A0 ||
	     WILL_FIRE_RL_rl_reset_start ;

  // submodule csr_mie
  assign csr_mie$fav_write_misa = 28'd68161797 ;
  assign csr_mie$fav_write_wordxl = mav_csr_write_word ;
  assign csr_mie$EN_reset = MUX_rg_state$write_1__SEL_2 ;
  assign csr_mie$EN_fav_write =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h304 ;

  // submodule csr_mip
  assign csr_mip$fav_write_misa = 28'd68161797 ;
  assign csr_mip$fav_write_wordxl = mav_csr_write_word ;
  assign csr_mip$m_external_interrupt_req_req =
	     m_external_interrupt_req_set_not_clear ;
  assign csr_mip$s_external_interrupt_req_req =
	     s_external_interrupt_req_set_not_clear ;
  assign csr_mip$software_interrupt_req_req =
	     software_interrupt_req_set_not_clear ;
  assign csr_mip$timer_interrupt_req_req = timer_interrupt_req_set_not_clear ;
  assign csr_mip$EN_reset = MUX_rg_state$write_1__SEL_2 ;
  assign csr_mip$EN_fav_write =
	     EN_mav_csr_write &&
	     mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 &&
	     mav_csr_write_csr_addr == 12'h344 ;

  // submodule f_reset_rsps
  assign f_reset_rsps$ENQ = EN_server_reset_request_put ;
  assign f_reset_rsps$DEQ = EN_server_reset_response_get ;
  assign f_reset_rsps$CLR = 1'b0 ;

  // submodule soc_map
  assign soc_map$m_is_IO_addr_addr = 64'h0 ;
  assign soc_map$m_is_mem_addr_addr = 64'h0 ;
  assign soc_map$m_is_near_mem_IO_addr_addr = 64'h0 ;

  // remaining internal signals
  assign IF_IF_csr_trap_actions_interrupt_AND_NOT_csr_t_ETC___d1562 =
	     _theResult_____2__h13526[31] ?
	       x__h14479[7:0] >= toBounds__h6511 &&
	       NOT_rg_mtcc_96_BITS_7_TO_5_99_MINUS_0b1_00_CON_ETC___d777 :
	       x__h14479[7:0] < toBoundsM1__h6512 ;
  assign IF_NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_N_ETC___d1954 =
	     (!csr_mip$fv_read[11] || !csr_mie$fv_read[11] ||
	      interrupt_pending_cur_priv == 2'b11 &&
	      !csr_mstatus_rg_mstatus[3]) ?
	       6'd3 :
	       6'd11 ;
  assign IF_NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_N_ETC___d1956 =
	     NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1923 ?
	       6'd9 :
	       (NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1918 ?
		  6'd7 :
		  IF_NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_N_ETC___d1954) ;
  assign IF_NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_N_ETC___d1958 =
	     NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1933 ?
	       6'd5 :
	       (NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1928 ?
		  6'd1 :
		  IF_NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_N_ETC___d1956) ;
  assign IF_NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_N_ETC___d1960 =
	     NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1943 ?
	       6'd0 :
	       (NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1938 ?
		  6'd8 :
		  IF_NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_N_ETC___d1958) ;
  assign IF_SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_ETC___d1093 =
	     SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1068[31] ?
	       x__h9355[7:0] >= toBounds__h9822 &&
	       NOT_mav_scr_write_cap_BITS_7_TO_5_047_MINUS_0b_ETC___d1088 :
	       x__h9355[7:0] < toBoundsM1__h9823 ;
  assign IF_SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_ETC___d1133 =
	     SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1068[31] ?
	       x__h10058[7:0] >= toBounds__h9822 &&
	       NOT_mav_scr_write_cap_BITS_7_TO_5_047_MINUS_0b_ETC___d1088 :
	       x__h10058[7:0] < toBoundsM1__h9823 ;
  assign IF_csr_ret_actions_from_priv_EQ_0b11_577_THEN__ETC___d1598 =
	     (csr_ret_actions_from_priv == 2'b11) ?
	       _theResult___fst__h14855 :
	       _theResult___fst__h15056 ;
  assign IF_csr_ret_actions_from_priv_EQ_0b11_577_THEN__ETC___d1625 =
	     (csr_ret_actions_from_priv == 2'b11) ?
	       { csr_mstatus_rg_mstatus_94_AND_INV_1_SL_0_CONCA_ETC___d1591[12:11],
		 _theResult___fst__h14855 } :
	       { to_y__h15055, _theResult___fst__h15056 } ;
  assign IF_csr_trap_actions_interrupt_AND_NOT_csr_trap_ETC___d1565 =
	     (highOffsetBits__h14367 == 24'd0 &&
	      IF_IF_csr_trap_actions_interrupt_AND_NOT_csr_t_ETC___d1562 ||
	      NOT_rg_mtcc_96_BITS_21_TO_16_13_ULT_24_84___d785) &&
	     rg_mtcc[82] ;
  assign IF_mav_csr_write_word_BIT_31_59_THEN_NOT_mav_c_ETC___d782 =
	     mav_csr_write_word[31] ?
	       x__h6643[7:0] >= toBounds__h6511 &&
	       NOT_rg_mtcc_96_BITS_7_TO_5_99_MINUS_0b1_00_CON_ETC___d777 :
	       x__h6643[7:0] < toBoundsM1__h6512 ;
  assign IF_mav_csr_write_word_BIT_31_59_THEN_NOT_mav_c_ETC___d838 =
	     mav_csr_write_word[31] ?
	       x__h7251[7:0] >= toBounds__h7116 &&
	       repBoundBits__h7113 != rg_mepcc[47:40] :
	       x__h7251[7:0] < toBoundsM1__h7117 ;
  assign IF_mav_scr_write_scr_addr_EQ_28_044_OR_mav_scr_ETC___d1274 =
	     { x1_avValue_fst_flags__h11587,
	       x1_avValue_fst_otype__h11589,
	       CASE_mav_scr_write_scr_addr_28_mav_scr_write_c_ETC__q2,
	       CASE_mav_scr_write_scr_addr_28_mav_scr_write_c_ETC__q3 } ;
  assign IF_rg_mepcc_27_BITS_15_TO_13_611_ULT_rg_mepcc__ETC___d1617 =
	     { (rg_mepcc_27_BITS_15_TO_13_611_ULT_rg_mepcc_27__ETC___d1612 ==
		rg_mepcc_27_BITS_47_TO_45_33_ULT_rg_mepcc_27_B_ETC___d234) ?
		 2'd0 :
		 ((rg_mepcc_27_BITS_15_TO_13_611_ULT_rg_mepcc_27__ETC___d1612 &&
		   !rg_mepcc_27_BITS_47_TO_45_33_ULT_rg_mepcc_27_B_ETC___d234) ?
		    2'd1 :
		    2'd3),
	       IF_rg_mepcc_27_BITS_7_TO_5_30_ULT_rg_mepcc_27__ETC___d239 } ;
  assign IF_rg_mepcc_27_BITS_7_TO_5_30_ULT_rg_mepcc_27__ETC___d239 =
	     (rg_mepcc_27_BITS_7_TO_5_30_ULT_rg_mepcc_27_BIT_ETC___d232 ==
	      rg_mepcc_27_BITS_47_TO_45_33_ULT_rg_mepcc_27_B_ETC___d234) ?
	       2'd0 :
	       ((rg_mepcc_27_BITS_7_TO_5_30_ULT_rg_mepcc_27_BIT_ETC___d232 &&
		 !rg_mepcc_27_BITS_47_TO_45_33_ULT_rg_mepcc_27_B_ETC___d234) ?
		  2'd1 :
		  2'd3) ;
  assign NOT_access_permitted_1_csr_addr_ULT_0xC03_626__ETC___d1720 =
	     (access_permitted_1_csr_addr >= 12'hC03 &&
	      access_permitted_1_csr_addr <= 12'hC1F ||
	      access_permitted_1_csr_addr >= 12'hB03 &&
	      access_permitted_1_csr_addr <= 12'hB1F ||
	      access_permitted_1_csr_addr >= 12'hC83 &&
	      access_permitted_1_csr_addr <= 12'hC9F ||
	      access_permitted_1_csr_addr >= 12'hB83 &&
	      access_permitted_1_csr_addr <= 12'hB9F ||
	      access_permitted_1_csr_addr >= 12'h323 &&
	      access_permitted_1_csr_addr <= 12'h33F ||
	      access_permitted_1_csr_addr == 12'hC00 ||
	      access_permitted_1_csr_addr == 12'hC02 ||
	      access_permitted_1_csr_addr == 12'hC80 ||
	      access_permitted_1_csr_addr == 12'hC81 ||
	      access_permitted_1_csr_addr == 12'hC82 ||
	      access_permitted_1_csr_addr == 12'hF11 ||
	      access_permitted_1_csr_addr == 12'hF12 ||
	      access_permitted_1_csr_addr == 12'hF13 ||
	      access_permitted_1_csr_addr == 12'hF14 ||
	      access_permitted_1_csr_addr == 12'h300 ||
	      access_permitted_1_csr_addr == 12'h301 ||
	      access_permitted_1_csr_addr == 12'h304 ||
	      access_permitted_1_csr_addr == 12'h305 ||
	      access_permitted_1_csr_addr == 12'h306 ||
	      access_permitted_1_csr_addr == 12'h340 ||
	      access_permitted_1_csr_addr == 12'h341 ||
	      access_permitted_1_csr_addr == 12'h342 ||
	      access_permitted_1_csr_addr == 12'h343 ||
	      access_permitted_1_csr_addr == 12'h344 ||
	      access_permitted_1_csr_addr == 12'hB00 ||
	      access_permitted_1_csr_addr == 12'hB02 ||
	      access_permitted_1_csr_addr == 12'hB80 ||
	      access_permitted_1_csr_addr == 12'hB82 ||
	      access_permitted_1_csr_addr == 12'h7A0 ||
	      access_permitted_1_csr_addr == 12'h7A1 ||
	      access_permitted_1_csr_addr == 12'h7A2 ||
	      access_permitted_1_csr_addr == 12'h7A3 ||
	      access_permitted_1_csr_addr == 12'h7B0 ||
	      access_permitted_1_csr_addr == 12'h7B1 ||
	      access_permitted_1_csr_addr == 12'h7B2 ||
	      access_permitted_1_csr_addr == 12'h7B3) &&
	     access_permitted_1_priv >= access_permitted_1_csr_addr[9:8] &&
	     (access_permitted_1_csr_addr != 12'h180 ||
	      !csr_mstatus_rg_mstatus[20]) ;
  assign NOT_access_permitted_2_csr_addr_ULT_0xC03_726__ETC___d1819 =
	     (access_permitted_2_csr_addr >= 12'hC03 &&
	      access_permitted_2_csr_addr <= 12'hC1F ||
	      access_permitted_2_csr_addr >= 12'hB03 &&
	      access_permitted_2_csr_addr <= 12'hB1F ||
	      access_permitted_2_csr_addr >= 12'hC83 &&
	      access_permitted_2_csr_addr <= 12'hC9F ||
	      access_permitted_2_csr_addr >= 12'hB83 &&
	      access_permitted_2_csr_addr <= 12'hB9F ||
	      access_permitted_2_csr_addr >= 12'h323 &&
	      access_permitted_2_csr_addr <= 12'h33F ||
	      access_permitted_2_csr_addr == 12'hC00 ||
	      access_permitted_2_csr_addr == 12'hC02 ||
	      access_permitted_2_csr_addr == 12'hC80 ||
	      access_permitted_2_csr_addr == 12'hC81 ||
	      access_permitted_2_csr_addr == 12'hC82 ||
	      access_permitted_2_csr_addr == 12'hF11 ||
	      access_permitted_2_csr_addr == 12'hF12 ||
	      access_permitted_2_csr_addr == 12'hF13 ||
	      access_permitted_2_csr_addr == 12'hF14 ||
	      access_permitted_2_csr_addr == 12'h300 ||
	      access_permitted_2_csr_addr == 12'h301 ||
	      access_permitted_2_csr_addr == 12'h304 ||
	      access_permitted_2_csr_addr == 12'h305 ||
	      access_permitted_2_csr_addr == 12'h306 ||
	      access_permitted_2_csr_addr == 12'h340 ||
	      access_permitted_2_csr_addr == 12'h341 ||
	      access_permitted_2_csr_addr == 12'h342 ||
	      access_permitted_2_csr_addr == 12'h343 ||
	      access_permitted_2_csr_addr == 12'h344 ||
	      access_permitted_2_csr_addr == 12'hB00 ||
	      access_permitted_2_csr_addr == 12'hB02 ||
	      access_permitted_2_csr_addr == 12'hB80 ||
	      access_permitted_2_csr_addr == 12'hB82 ||
	      access_permitted_2_csr_addr == 12'h7A0 ||
	      access_permitted_2_csr_addr == 12'h7A1 ||
	      access_permitted_2_csr_addr == 12'h7A2 ||
	      access_permitted_2_csr_addr == 12'h7A3 ||
	      access_permitted_2_csr_addr == 12'h7B0 ||
	      access_permitted_2_csr_addr == 12'h7B1 ||
	      access_permitted_2_csr_addr == 12'h7B2 ||
	      access_permitted_2_csr_addr == 12'h7B3) &&
	     access_permitted_2_priv >= access_permitted_2_csr_addr[9:8] &&
	     (access_permitted_2_csr_addr != 12'h180 ||
	      !csr_mstatus_rg_mstatus[20]) ;
  assign NOT_cfg_verbosity_read__002_ULE_1_003___d1004 =
	     cfg_verbosity > 4'd1 ;
  assign NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1918 =
	     (!csr_mip$fv_read[11] || !csr_mie$fv_read[11] ||
	      interrupt_pending_cur_priv == 2'b11 &&
	      !csr_mstatus_rg_mstatus[3]) &&
	     (!csr_mip$fv_read[3] || !csr_mie$fv_read[3] ||
	      interrupt_pending_cur_priv == 2'b11 &&
	      !csr_mstatus_rg_mstatus[3]) ;
  assign NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1923 =
	     NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1918 &&
	     (!csr_mip$fv_read[7] || !csr_mie$fv_read[7] ||
	      interrupt_pending_cur_priv == 2'b11 &&
	      !csr_mstatus_rg_mstatus[3]) ;
  assign NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1928 =
	     NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1923 &&
	     (!csr_mip$fv_read[9] || !csr_mie$fv_read[9] ||
	      interrupt_pending_cur_priv == 2'b11 &&
	      !csr_mstatus_rg_mstatus[3]) ;
  assign NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1933 =
	     NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1928 &&
	     (!csr_mip$fv_read[1] || !csr_mie$fv_read[1] ||
	      interrupt_pending_cur_priv == 2'b11 &&
	      !csr_mstatus_rg_mstatus[3]) ;
  assign NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1938 =
	     NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1933 &&
	     (!csr_mip$fv_read[5] || !csr_mie$fv_read[5] ||
	      interrupt_pending_cur_priv == 2'b11 &&
	      !csr_mstatus_rg_mstatus[3]) ;
  assign NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1943 =
	     NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1938 &&
	     (!csr_mip$fv_read[8] || !csr_mie$fv_read[8] ||
	      interrupt_pending_cur_priv == 2'b11 &&
	      !csr_mstatus_rg_mstatus[3]) ;
  assign NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1948 =
	     NOT_csr_mip_fv_read__57_BIT_11_861_908_OR_NOT__ETC___d1943 &&
	     (!csr_mip$fv_read[0] || !csr_mie$fv_read[0] ||
	      interrupt_pending_cur_priv == 2'b11 &&
	      !csr_mstatus_rg_mstatus[3]) ;
  assign NOT_csr_trap_actions_nmi_419_AND_csr_trap_acti_ETC___d1497 =
	     !csr_trap_actions_nmi && csr_trap_actions_interrupt &&
	     exc_code__h14191 != 6'd0 &&
	     exc_code__h14191 != 6'd1 &&
	     exc_code__h14191 != 6'd2 &&
	     exc_code__h14191 != 6'd3 &&
	     exc_code__h14191 != 6'd4 &&
	     exc_code__h14191 != 6'd5 &&
	     exc_code__h14191 != 6'd6 &&
	     exc_code__h14191 != 6'd7 &&
	     exc_code__h14191 != 6'd8 &&
	     exc_code__h14191 != 6'd9 &&
	     exc_code__h14191 != 6'd10 &&
	     exc_code__h14191 != 6'd11 ;
  assign NOT_mav_csr_write_csr_addr_ULT_0xB03_26_006_AN_ETC___d1017 =
	     !mav_csr_write_csr_addr_ULT_0xB03___d726 &&
	     mav_csr_write_csr_addr_ULE_0xB1F___d727 ||
	     !mav_csr_write_csr_addr_ULT_0xB83___d730 &&
	     mav_csr_write_csr_addr_ULE_0xB9F___d731 ||
	     !mav_csr_write_csr_addr_ULT_0x323___d734 &&
	     mav_csr_write_csr_addr_ULE_0x33F___d735 ||
	     mav_csr_write_csr_addr == 12'hF11 ||
	     mav_csr_write_csr_addr == 12'hF12 ||
	     mav_csr_write_csr_addr == 12'hF13 ||
	     mav_csr_write_csr_addr == 12'hF14 ;
  assign NOT_mav_scr_write_cap_BITS_21_TO_16_061_ULT_24_ETC___d1096 =
	     mav_scr_write_cap[21:16] >= 6'd24 ;
  assign NOT_mav_scr_write_cap_BITS_7_TO_5_047_MINUS_0b_ETC___d1088 =
	     repBoundBits__h9819 != mav_scr_write_cap[47:40] ;
  assign NOT_rg_mtcc_96_BITS_21_TO_16_13_ULT_24_84___d785 =
	     rg_mtcc[21:16] >= 6'd24 ;
  assign NOT_rg_mtcc_96_BITS_7_TO_5_99_MINUS_0b1_00_CON_ETC___d777 =
	     repBoundBits__h6508 != rg_mtcc[47:40] ;
  assign SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1068 =
	     x__h11326 | in__h11395[31:0] ;
  assign SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1100 =
	     (highOffsetBits__h9813 == 24'd0 &&
	      IF_SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_ETC___d1093 ||
	      NOT_mav_scr_write_cap_BITS_21_TO_16_061_ULT_24_ETC___d1096) &&
	     mav_scr_write_cap[26:23] == 4'd15 ;
  assign SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1136 =
	     (highOffsetBits__h9813 == 24'd0 &&
	      IF_SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_ETC___d1133 ||
	      NOT_mav_scr_write_cap_BITS_21_TO_16_061_ULT_24_ETC___d1096) &&
	     mav_scr_write_cap[26:23] == 4'd15 ;
  assign SEXT__0_CONCAT_rg_mtcc_96_BITS_47_TO_40_97_98__ETC___d220 =
	     x__h3631 | in__h3750[31:0] ;
  assign _theResult_____2__h13526 =
	     (csr_trap_actions_interrupt && !csr_trap_actions_nmi &&
	      SEXT__0_CONCAT_rg_mtcc_96_BITS_47_TO_40_97_98__ETC___d220[0]) ?
	       exc_pc___1__h13578 :
	       exc_pc__h13524 ;
  assign _theResult___fst__h14855 =
	     { csr_mstatus_rg_mstatus_94_AND_INV_1_SL_0_CONCA_ETC___d1591[31:13],
	       2'd0,
	       csr_mstatus_rg_mstatus_94_AND_INV_1_SL_0_CONCA_ETC___d1591[10:0] } ;
  assign _theResult___fst__h15056 =
	     { csr_mstatus_rg_mstatus_94_AND_INV_1_SL_0_CONCA_ETC___d1591[31:9],
	       1'd0,
	       csr_mstatus_rg_mstatus_94_AND_INV_1_SL_0_CONCA_ETC___d1591[7:0] } ;
  assign addBase__h10548 =
	     { {22{x__h10605[9]}}, x__h10605 } << mav_scr_write_cap[21:16] ;
  assign addBase__h6795 = { {22{x__h6852[9]}}, x__h6852 } << rg_mtcc[21:16] ;
  assign addBase__h7395 = { {22{x__h7452[9]}}, x__h7452 } << rg_mepcc[21:16] ;
  assign addTop__h10670 =
	     { {24{x__h10760[9]}}, x__h10760 } << mav_scr_write_cap[21:16] ;
  assign b__h14892 =
	     csr_mstatus_rg_mstatus[{ 3'd1, csr_ret_actions_from_priv }] ;
  assign base__h11860 =
	     { csr_trap_actions_pcc[1:0], csr_trap_actions_pcc[17:10] } ;
  assign bot__h10551 =
	     { mav_scr_write_cap[79:56] & mask__h10549, 8'd0 } +
	     addBase__h10548 ;
  assign bot__h6798 =
	     { rg_mtcc[79:56] & highBitsfilter__h6501, 8'd0 } +
	     addBase__h6795 ;
  assign bot__h7398 =
	     { rg_mepcc[79:56] & highBitsfilter__h7106, 8'd0 } +
	     addBase__h7395 ;
  assign capUnpacked_capFat_addrBits__h10184 =
	     (mav_scr_write_cap[21:16] == 6'd26) ?
	       { 1'b0, newAddrBits__h10163[6:0] } :
	       newAddrBits__h10163[7:0] ;
  assign capUnpacked_capFat_addrBits__h9481 =
	     (mav_scr_write_cap[21:16] == 6'd26) ?
	       { 1'b0, newAddrBits__h9460[6:0] } :
	       newAddrBits__h9460[7:0] ;
  assign capUnpacked_capFat_address__h10183 =
	     { 2'd0, bot__h10551 } + { 2'd0, offsetAddr__h9809 } ;
  assign capUnpacked_capFat_address__h9480 =
	     { 2'd0, bot__h10551 } + { 2'd0, offsetAddr__h9028 } ;
  assign csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1872 =
	     csr_mip$fv_read[11] && csr_mie$fv_read[11] &&
	     (interrupt_pending_cur_priv != 2'b11 ||
	      csr_mstatus_rg_mstatus[3]) ||
	     csr_mip$fv_read[3] && csr_mie$fv_read[3] &&
	     (interrupt_pending_cur_priv != 2'b11 ||
	      csr_mstatus_rg_mstatus[3]) ;
  assign csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1877 =
	     csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1872 ||
	     csr_mip$fv_read[7] && csr_mie$fv_read[7] &&
	     (interrupt_pending_cur_priv != 2'b11 ||
	      csr_mstatus_rg_mstatus[3]) ;
  assign csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1882 =
	     csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1877 ||
	     csr_mip$fv_read[9] && csr_mie$fv_read[9] &&
	     (interrupt_pending_cur_priv != 2'b11 ||
	      csr_mstatus_rg_mstatus[3]) ;
  assign csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1887 =
	     csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1882 ||
	     csr_mip$fv_read[1] && csr_mie$fv_read[1] &&
	     (interrupt_pending_cur_priv != 2'b11 ||
	      csr_mstatus_rg_mstatus[3]) ;
  assign csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1892 =
	     csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1887 ||
	     csr_mip$fv_read[5] && csr_mie$fv_read[5] &&
	     (interrupt_pending_cur_priv != 2'b11 ||
	      csr_mstatus_rg_mstatus[3]) ;
  assign csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1897 =
	     csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1892 ||
	     csr_mip$fv_read[8] && csr_mie$fv_read[8] &&
	     (interrupt_pending_cur_priv != 2'b11 ||
	      csr_mstatus_rg_mstatus[3]) ;
  assign csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1902 =
	     csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1897 ||
	     csr_mip$fv_read[0] && csr_mie$fv_read[0] &&
	     (interrupt_pending_cur_priv != 2'b11 ||
	      csr_mstatus_rg_mstatus[3]) ;
  assign csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1907 =
	     csr_mip_fv_read__57_BIT_11_861_AND_csr_mie_fv__ETC___d1902 ||
	     csr_mip$fv_read[4] && csr_mie$fv_read[4] &&
	     (interrupt_pending_cur_priv != 2'b11 ||
	      csr_mstatus_rg_mstatus[3]) ;
  assign csr_mstatus_rg_mstatus_94_AND_INV_1_SL_0_CONCA_ETC___d1591 =
	     x__h14888 | mask__h14876 ;
  assign csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d1548 =
	     (csr_trap_actions_nmi || !csr_trap_actions_interrupt) &&
	     exc_code__h14191 != 6'd0 &&
	     exc_code__h14191 != 6'd1 &&
	     exc_code__h14191 != 6'd2 &&
	     exc_code__h14191 != 6'd3 &&
	     exc_code__h14191 != 6'd4 &&
	     exc_code__h14191 != 6'd5 &&
	     exc_code__h14191 != 6'd6 &&
	     exc_code__h14191 != 6'd7 &&
	     exc_code__h14191 != 6'd8 &&
	     exc_code__h14191 != 6'd9 &&
	     exc_code__h14191 != 6'd11 &&
	     exc_code__h14191 != 6'd12 &&
	     exc_code__h14191 != 6'd13 &&
	     exc_code__h14191 != 6'd15 ;
  assign exc_code__h14191 =
	     csr_trap_actions_nmi ? 6'd0 : csr_trap_actions_exc_code ;
  assign exc_pc___1__h13578 = exc_pc__h13524 + vector_offset__h13525 ;
  assign exc_pc__h13139 =
	     { SEXT__0_CONCAT_rg_mtcc_96_BITS_47_TO_40_97_98__ETC___d220[31:2],
	       2'd0 } ;
  assign exc_pc__h13524 =
	     csr_trap_actions_nmi ? rg_nmi_vector : exc_pc__h13139 ;
  assign fixed_up_val_23__h12577 =
	     { csr_mstatus_rg_mstatus[22:17],
	       4'd0,
	       mpp__h13619,
	       csr_mstatus_rg_mstatus[10:9],
	       1'd0,
	       csr_mstatus_rg_mstatus[3],
	       csr_mstatus_rg_mstatus[6],
	       3'd0,
	       csr_mstatus_rg_mstatus[2],
	       2'd0 } ;
  assign fixed_up_val_23__h14774 =
	     { IF_csr_ret_actions_from_priv_EQ_0b11_577_THEN__ETC___d1598[22:17],
	       4'd0,
	       (IF_csr_ret_actions_from_priv_EQ_0b11_577_THEN__ETC___d1598[12:11] ==
		2'b11) ?
		 IF_csr_ret_actions_from_priv_EQ_0b11_577_THEN__ETC___d1598[12:11] :
		 2'b0,
	       IF_csr_ret_actions_from_priv_EQ_0b11_577_THEN__ETC___d1598[10:9],
	       1'd0,
	       IF_csr_ret_actions_from_priv_EQ_0b11_577_THEN__ETC___d1598[7:6],
	       2'd0,
	       IF_csr_ret_actions_from_priv_EQ_0b11_577_THEN__ETC___d1598[3:2],
	       2'd0 } ;
  assign fixed_up_val_23__h6020 =
	     { mav_csr_write_word[22:17],
	       4'd0,
	       (mav_csr_write_word[12:11] == 2'b11) ?
		 mav_csr_write_word[12:11] :
		 2'b0,
	       mav_csr_write_word[10:9],
	       1'd0,
	       mav_csr_write_word[7:6],
	       2'd0,
	       mav_csr_write_word[3:2],
	       2'd0 } ;
  assign highBitsfilter__h6501 = 24'd16777215 << rg_mtcc[21:16] ;
  assign highBitsfilter__h7106 = 24'd16777215 << rg_mepcc[21:16] ;
  assign highOffsetBits__h14367 = x__h14393 & highBitsfilter__h6501 ;
  assign highOffsetBits__h6502 = x__h7133 & highBitsfilter__h6501 ;
  assign highOffsetBits__h7107 = x__h7133 & highBitsfilter__h7106 ;
  assign highOffsetBits__h9813 = x__h9839 & mask__h10549 ;
  assign ie_from_x__h14839 = { 4'd0, csr_ret_actions_from_priv } ;
  assign in__h11395 = mav_scr_write_cap[81:48] & y__h11412 ;
  assign in__h11982 = csr_trap_actions_pcc[91:58] & y__h11999 ;
  assign in__h3750 = rg_mtcc[81:48] & y__h3767 ;
  assign in__h3970 = rg_mepcc[81:48] & y__h3987 ;
  assign length__h11222 = { 24'd0, x__h11227 } << mav_scr_write_cap[21:16] ;
  assign mask__h10549 = 24'd16777215 << mav_scr_write_cap[21:16] ;
  assign mask__h10671 = 26'd67108863 << mav_scr_write_cap[21:16] ;
  assign mask__h14876 = 32'd1 << pie_from_x__h14840 ;
  assign mask__h14893 = 32'd1 << ie_from_x__h14839 ;
  assign mav_csr_write_csr_addr_ULE_0x33F___d735 =
	     mav_csr_write_csr_addr <= 12'h33F ;
  assign mav_csr_write_csr_addr_ULE_0xB1F___d727 =
	     mav_csr_write_csr_addr <= 12'hB1F ;
  assign mav_csr_write_csr_addr_ULE_0xB9F___d731 =
	     mav_csr_write_csr_addr <= 12'hB9F ;
  assign mav_csr_write_csr_addr_ULT_0x323_34_OR_NOT_mav_ETC___d999 =
	     (mav_csr_write_csr_addr_ULT_0x323___d734 ||
	      !mav_csr_write_csr_addr_ULE_0x33F___d735) &&
	     mav_csr_write_csr_addr != 12'hF11 &&
	     mav_csr_write_csr_addr != 12'hF12 &&
	     mav_csr_write_csr_addr != 12'hF13 &&
	     mav_csr_write_csr_addr != 12'hF14 &&
	     mav_csr_write_csr_addr != 12'h300 &&
	     mav_csr_write_csr_addr != 12'h301 &&
	     mav_csr_write_csr_addr != 12'h304 &&
	     mav_csr_write_csr_addr != 12'h305 &&
	     mav_csr_write_csr_addr != 12'h306 &&
	     mav_csr_write_csr_addr != 12'h340 &&
	     mav_csr_write_csr_addr != 12'h341 &&
	     mav_csr_write_csr_addr != 12'h342 &&
	     mav_csr_write_csr_addr != 12'h343 &&
	     mav_csr_write_csr_addr != 12'h344 &&
	     mav_csr_write_csr_addr != 12'hB00 &&
	     mav_csr_write_csr_addr != 12'hB02 &&
	     mav_csr_write_csr_addr != 12'hB80 &&
	     mav_csr_write_csr_addr != 12'hB82 &&
	     mav_csr_write_csr_addr != 12'h7A0 &&
	     mav_csr_write_csr_addr != 12'h7A1 &&
	     mav_csr_write_csr_addr != 12'h7A2 &&
	     mav_csr_write_csr_addr != 12'h7A3 &&
	     mav_csr_write_csr_addr != 12'h7B0 &&
	     mav_csr_write_csr_addr != 12'h7B1 &&
	     mav_csr_write_csr_addr != 12'h7B2 &&
	     mav_csr_write_csr_addr != 12'h7B3 ;
  assign mav_csr_write_csr_addr_ULT_0x323___d734 =
	     mav_csr_write_csr_addr < 12'h323 ;
  assign mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d1001 =
	     (mav_csr_write_csr_addr_ULT_0xB03___d726 ||
	      !mav_csr_write_csr_addr_ULE_0xB1F___d727) &&
	     (mav_csr_write_csr_addr_ULT_0xB83___d730 ||
	      !mav_csr_write_csr_addr_ULE_0xB9F___d731) &&
	     mav_csr_write_csr_addr_ULT_0x323_34_OR_NOT_mav_ETC___d999 ;
  assign mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d739 =
	     (mav_csr_write_csr_addr_ULT_0xB03___d726 ||
	      !mav_csr_write_csr_addr_ULE_0xB1F___d727) &&
	     (mav_csr_write_csr_addr_ULT_0xB83___d730 ||
	      !mav_csr_write_csr_addr_ULE_0xB9F___d731) &&
	     (mav_csr_write_csr_addr_ULT_0x323___d734 ||
	      !mav_csr_write_csr_addr_ULE_0x33F___d735) ;
  assign mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d889 =
	     (mav_csr_write_csr_addr_ULT_0xB03___d726 ||
	      !mav_csr_write_csr_addr_ULE_0xB1F___d727) &&
	     (mav_csr_write_csr_addr_ULT_0xB83___d730 ||
	      !mav_csr_write_csr_addr_ULE_0xB9F___d731) &&
	     (mav_csr_write_csr_addr_ULT_0x323___d734 ||
	      !mav_csr_write_csr_addr_ULE_0x33F___d735) &&
	     mav_csr_write_csr_addr != 12'hF11 &&
	     mav_csr_write_csr_addr != 12'hF12 &&
	     mav_csr_write_csr_addr != 12'hF13 &&
	     mav_csr_write_csr_addr != 12'hF14 ;
  assign mav_csr_write_csr_addr_ULT_0xB03___d726 =
	     mav_csr_write_csr_addr < 12'hB03 ;
  assign mav_csr_write_csr_addr_ULT_0xB83___d730 =
	     mav_csr_write_csr_addr < 12'hB83 ;
  assign mav_csr_write_word_BITS_31_TO_8_58_XOR_SEXT_ma_ETC___d789 =
	     (highOffsetBits__h6502 == 24'd0 &&
	      IF_mav_csr_write_word_BIT_31_59_THEN_NOT_mav_c_ETC___d782 ||
	      NOT_rg_mtcc_96_BITS_21_TO_16_13_ULT_24_84___d785) &&
	     rg_mtcc[26:23] == 4'd15 ;
  assign mav_scr_write_cap_BITS_15_TO_13_170_ULT_mav_sc_ETC___d1171 =
	     mav_scr_write_cap[15:13] < repBound__h11453 ;
  assign mav_scr_write_cap_BITS_21_TO_16_061_ULT_25_165_ETC___d1195 =
	     mav_scr_write_cap[21:16] < 6'd25 &&
	     mav_scr_write_cap_BITS_81_TO_56_166_AND_671088_ETC___d1179[32:31] -
	     { 1'd0, x__h10854 } >
	     2'd1 ;
  assign mav_scr_write_cap_BITS_47_TO_45_050_ULT_mav_sc_ETC___d1051 =
	     mav_scr_write_cap[47:45] < repBound__h11453 ;
  assign mav_scr_write_cap_BITS_79_TO_56_PLUS_SEXT_x153_ETC__q1 =
	     mav_scr_write_cap[79:56] +
	     ({ {22{x__h11533[1]}}, x__h11533 } << mav_scr_write_cap[21:16]) ;
  assign mav_scr_write_cap_BITS_7_TO_5_047_ULT_mav_scr__ETC___d1049 =
	     mav_scr_write_cap[7:5] < repBound__h11453 ;
  assign mav_scr_write_cap_BITS_81_TO_56_166_AND_671088_ETC___d1179 =
	     { mav_scr_write_cap[81:56] & mask__h10671, 8'd0 } +
	     addTop__h10670 ;
  assign mpp__h13619 =
	     (csr_trap_actions_from_priv == 2'b11) ?
	       csr_trap_actions_from_priv :
	       2'b0 ;
  assign newAddrBits__h10163 =
	     { 2'd0, mav_scr_write_cap[7:0] } + { 2'd0, x__h10058[7:0] } ;
  assign newAddrBits__h14540 =
	     { 2'd0, rg_mtcc[7:0] } + { 2'd0, x__h14479[7:0] } ;
  assign newAddrBits__h6755 =
	     { 2'd0, rg_mtcc[7:0] } + { 2'd0, x__h6643[7:0] } ;
  assign newAddrBits__h7355 =
	     { 2'd0, rg_mepcc[7:0] } + { 2'd0, x__h7251[7:0] } ;
  assign newAddrBits__h9460 =
	     { 2'd0, mav_scr_write_cap[7:0] } + { 2'd0, x__h9355[7:0] } ;
  assign new_dcsr__h8260 =
	     { rg_dcsr[31:16],
	       mav_csr_write_word[15:9],
	       rg_dcsr[8:5],
	       mav_csr_write_word[4],
	       rg_dcsr[3],
	       mav_csr_write_word[2:0] } ;
  assign offsetAddr__h6498 =
	     { mav_csr_write_word[31:2], 1'b0, mav_csr_write_word[0] } ;
  assign offsetAddr__h7103 = { mav_csr_write_word[31:1], 1'd0 } ;
  assign offsetAddr__h9028 =
	     { SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1068[31:2],
	       1'b0,
	       SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1068[0] } ;
  assign offsetAddr__h9809 =
	     { SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1068[31:1],
	       1'd0 } ;
  assign offset__h11314 = { 2'd0, mav_scr_write_cap[47:40] } - x__h10605 ;
  assign offset__h11861 =
	     { 2'd0, csr_trap_actions_pcc[57:50] } - base__h11860 ;
  assign offset__h3619 = { 2'd0, rg_mtcc[47:40] } - x__h6852 ;
  assign offset__h3842 = { 2'd0, rg_mepcc[47:40] } - x__h7452 ;
  assign pie_from_x__h14840 = { 4'd1, csr_ret_actions_from_priv } ;
  assign repBoundBits__h6508 = { repBound__h3669, 5'd0 } ;
  assign repBoundBits__h7113 = { repBound__h3892, 5'd0 } ;
  assign repBoundBits__h9819 = { repBound__h11453, 5'd0 } ;
  assign repBound__h11453 = mav_scr_write_cap[7:5] - 3'b001 ;
  assign repBound__h3669 = rg_mtcc[7:5] - 3'b001 ;
  assign repBound__h3892 = rg_mepcc[7:5] - 3'b001 ;
  assign result__h11162 =
	     { 1'd0,
	       ~mav_scr_write_cap_BITS_81_TO_56_166_AND_671088_ETC___d1179[32],
	       mav_scr_write_cap_BITS_81_TO_56_166_AND_671088_ETC___d1179[31:0] } ;
  assign result__h8156 = { 4'd0, mav_csr_write_word[27:0] } ;
  assign result_d_addrBits__h14552 =
	     (rg_mtcc[21:16] == 6'd26) ?
	       { 1'b0, newAddrBits__h14540[6:0] } :
	       newAddrBits__h14540[7:0] ;
  assign result_d_address__h14551 =
	     { 2'd0, bot__h6798 } + { 2'd0, _theResult_____2__h13526 } ;
  assign ret__h10674 =
	     { 1'd0,
	       mav_scr_write_cap_BITS_81_TO_56_166_AND_671088_ETC___d1179[32:0] } ;
  assign rg_mepc__h1297 = x__h3854 | in__h3970[31:0] ;
  assign rg_mepcc_27_BITS_15_TO_13_611_ULT_rg_mepcc_27__ETC___d1612 =
	     rg_mepcc[15:13] < repBound__h3892 ;
  assign rg_mepcc_27_BITS_47_TO_45_33_ULT_rg_mepcc_27_B_ETC___d234 =
	     rg_mepcc[47:45] < repBound__h3892 ;
  assign rg_mepcc_27_BITS_7_TO_5_30_ULT_rg_mepcc_27_BIT_ETC___d232 =
	     rg_mepcc[7:5] < repBound__h3892 ;
  assign rg_mtcc_96_BITS_47_TO_45_02_ULT_rg_mtcc_96_BIT_ETC___d203 =
	     rg_mtcc[47:45] < repBound__h3669 ;
  assign rg_mtcc_96_BITS_7_TO_5_99_ULT_rg_mtcc_96_BITS__ETC___d201 =
	     rg_mtcc[7:5] < repBound__h3669 ;
  assign signBits__h14364 = {24{_theResult_____2__h13526[31]}} ;
  assign signBits__h7104 = {24{mav_csr_write_word[31]}} ;
  assign signBits__h9810 =
	     {24{SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1068[31]}} ;
  assign toBoundsM1__h6512 = { 3'b110, ~rg_mtcc[4:0] } ;
  assign toBoundsM1__h7117 = { 3'b110, ~rg_mepcc[4:0] } ;
  assign toBoundsM1__h9823 = { 3'b110, ~mav_scr_write_cap[4:0] } ;
  assign toBounds__h6511 = 8'd224 - { 3'b0, rg_mtcc[4:0] } ;
  assign toBounds__h7116 = 8'd224 - { 3'b0, rg_mepcc[4:0] } ;
  assign toBounds__h9822 = 8'd224 - { 3'b0, mav_scr_write_cap[4:0] } ;
  assign to_y__h15055 =
	     { 1'b0,
	       csr_mstatus_rg_mstatus_94_AND_INV_1_SL_0_CONCA_ETC___d1591[8] } ;
  assign v__h6941 = { 29'd0, mav_csr_write_word[2:0] } ;
  assign v__h7541 =
	     { mav_csr_write_word[31], 25'd0, mav_csr_write_word[5:0] } ;
  assign val__h14894 = { 31'd0, b__h14892 } << ie_from_x__h14839 ;
  assign vector_offset__h13525 = { 24'd0, csr_trap_actions_exc_code, 2'd0 } ;
  assign wordxl1__h5979 = { 9'd0, fixed_up_val_23__h6020 } ;
  assign x__h10058 = offsetAddr__h9809 >> mav_scr_write_cap[21:16] ;
  assign x__h10605 = { x__h11533, mav_scr_write_cap[7:0] } ;
  assign x__h10760 = { x__h11514, mav_scr_write_cap[15:8] } ;
  assign x__h11227 = x__h10760 - x__h10605 ;
  assign x__h11326 = x__h11328 << mav_scr_write_cap[21:16] ;
  assign x__h11328 = { {22{offset__h11314[9]}}, offset__h11314 } ;
  assign x__h11413 = 34'h3FFFFFFFF << mav_scr_write_cap[21:16] ;
  assign x__h11514 =
	     (mav_scr_write_cap_BITS_15_TO_13_170_ULT_mav_sc_ETC___d1171 ==
	      mav_scr_write_cap_BITS_47_TO_45_050_ULT_mav_sc_ETC___d1051) ?
	       2'd0 :
	       ((mav_scr_write_cap_BITS_15_TO_13_170_ULT_mav_sc_ETC___d1171 &&
		 !mav_scr_write_cap_BITS_47_TO_45_050_ULT_mav_sc_ETC___d1051) ?
		  2'd1 :
		  2'd3) ;
  assign x__h11533 =
	     (mav_scr_write_cap_BITS_7_TO_5_047_ULT_mav_scr__ETC___d1049 ==
	      mav_scr_write_cap_BITS_47_TO_45_050_ULT_mav_sc_ETC___d1051) ?
	       2'd0 :
	       ((mav_scr_write_cap_BITS_7_TO_5_047_ULT_mav_scr__ETC___d1049 &&
		 !mav_scr_write_cap_BITS_47_TO_45_050_ULT_mav_sc_ETC___d1051) ?
		  2'd1 :
		  2'd3) ;
  assign x__h11873 = x__h11875 << csr_trap_actions_pcc[31:26] ;
  assign x__h11875 = { {22{offset__h11861[9]}}, offset__h11861 } ;
  assign x__h12000 = 34'h3FFFFFFFF << csr_trap_actions_pcc[31:26] ;
  assign x__h14393 = _theResult_____2__h13526[31:8] ^ signBits__h14364 ;
  assign x__h14479 = _theResult_____2__h13526 >> rg_mtcc[21:16] ;
  assign x__h14710 = { 9'd0, fixed_up_val_23__h12577 } ;
  assign x__h14711 =
	     { !csr_trap_actions_nmi && csr_trap_actions_interrupt,
	       25'd0,
	       exc_code__h14191 } ;
  assign x__h14875 = x__h14905 | val__h14894 ;
  assign x__h14888 = x__h14875 & y__h14889 ;
  assign x__h14905 = csr_mstatus_rg_mstatus & y__h14906 ;
  assign x__h3631 = x__h3633 << rg_mtcc[21:16] ;
  assign x__h3633 = { {22{offset__h3619[9]}}, offset__h3619 } ;
  assign x__h3768 = 34'h3FFFFFFFF << rg_mtcc[21:16] ;
  assign x__h3854 = x__h3856 << rg_mepcc[21:16] ;
  assign x__h3856 = { {22{offset__h3842[9]}}, offset__h3842 } ;
  assign x__h3988 = 34'h3FFFFFFFF << rg_mepcc[21:16] ;
  assign x__h4504 = { rg_mccsr, 5'd3 } ;
  assign x__h6643 = offsetAddr__h6498 >> rg_mtcc[21:16] ;
  assign x__h6852 =
	     { (rg_mtcc_96_BITS_7_TO_5_99_ULT_rg_mtcc_96_BITS__ETC___d201 ==
		rg_mtcc_96_BITS_47_TO_45_02_ULT_rg_mtcc_96_BIT_ETC___d203) ?
		 2'd0 :
		 ((rg_mtcc_96_BITS_7_TO_5_99_ULT_rg_mtcc_96_BITS__ETC___d201 &&
		   !rg_mtcc_96_BITS_47_TO_45_02_ULT_rg_mtcc_96_BIT_ETC___d203) ?
		    2'd1 :
		    2'd3),
	       rg_mtcc[7:0] } ;
  assign x__h7133 = mav_csr_write_word[31:8] ^ signBits__h7104 ;
  assign x__h7251 = offsetAddr__h7103 >> rg_mepcc[21:16] ;
  assign x__h7452 =
	     { IF_rg_mepcc_27_BITS_7_TO_5_30_ULT_rg_mepcc_27__ETC___d239,
	       rg_mepcc[7:0] } ;
  assign x__h7973 = { rg_minstret[63:32], mav_csr_write_word } ;
  assign x__h8081 = { mav_csr_write_word, rg_minstret[31:0] } ;
  assign x__h9355 = offsetAddr__h9028 >> mav_scr_write_cap[21:16] ;
  assign x__h9839 =
	     SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1068[31:8] ^
	     signBits__h9810 ;
  assign x_addrBits__h6776 =
	     (rg_mtcc[21:16] == 6'd26) ?
	       { 1'b0, newAddrBits__h6755[6:0] } :
	       newAddrBits__h6755[7:0] ;
  assign x_addrBits__h7376 =
	     (rg_mepcc[21:16] == 6'd26) ?
	       { 1'b0, newAddrBits__h7355[6:0] } :
	       newAddrBits__h7355[7:0] ;
  assign x_address__h6775 =
	     { 2'd0, bot__h6798 } + { 2'd0, offsetAddr__h6498 } ;
  assign x_address__h7375 =
	     { 2'd0, bot__h7398 } + { 2'd0, offsetAddr__h7103 } ;
  assign y__h11412 = ~x__h11413 ;
  assign y__h11999 = ~x__h12000 ;
  assign y__h14889 = ~mask__h14876 ;
  assign y__h14906 = ~mask__h14893 ;
  assign y__h3767 = ~x__h3768 ;
  assign y__h3987 = ~x__h3988 ;
  always@(mav_scr_write_scr_addr or mav_scr_write_cap)
  begin
    case (mav_scr_write_scr_addr)
      5'd28, 5'd29, 5'd31:
	  x1_avValue_fst_flags__h11587 = mav_scr_write_cap[27];
      default: x1_avValue_fst_flags__h11587 =
		   mav_scr_write_scr_addr == 5'd30 && mav_scr_write_cap[27];
    endcase
  end
  always@(mav_scr_write_scr_addr or mav_scr_write_cap)
  begin
    case (mav_scr_write_scr_addr)
      5'd28, 5'd29, 5'd30, 5'd31:
	  x1_avValue_fst_otype__h11589 = mav_scr_write_cap[26:23];
      default: x1_avValue_fst_otype__h11589 = 4'd15;
    endcase
  end
  always@(mav_scr_write_cap or
	  mav_scr_write_cap_BITS_79_TO_56_PLUS_SEXT_x153_ETC__q1)
  begin
    case (mav_scr_write_cap[21:16])
      6'd24: x__h10854 = mav_scr_write_cap[7];
      6'd25: x__h10854 = mav_scr_write_cap[6];
      default: x__h10854 =
		   mav_scr_write_cap_BITS_79_TO_56_PLUS_SEXT_x153_ETC__q1[23];
    endcase
  end
  always@(mav_scr_write_scr_addr or
	  capUnpacked_capFat_address__h9480 or
	  mav_scr_write_cap or capUnpacked_capFat_address__h10183)
  begin
    case (mav_scr_write_scr_addr)
      5'd28:
	  x1_avValue_fst_address__h11584 = capUnpacked_capFat_address__h9480;
      5'd29, 5'd30: x1_avValue_fst_address__h11584 = mav_scr_write_cap[81:48];
      5'd31:
	  x1_avValue_fst_address__h11584 = capUnpacked_capFat_address__h10183;
      default: x1_avValue_fst_address__h11584 = 34'd0;
    endcase
  end
  always@(mav_scr_write_scr_addr or
	  capUnpacked_capFat_addrBits__h9481 or
	  mav_scr_write_cap or capUnpacked_capFat_addrBits__h10184)
  begin
    case (mav_scr_write_scr_addr)
      5'd28:
	  x1_avValue_fst_addrBits__h11585 =
	      capUnpacked_capFat_addrBits__h9481;
      5'd29, 5'd30:
	  x1_avValue_fst_addrBits__h11585 = mav_scr_write_cap[47:40];
      5'd31:
	  x1_avValue_fst_addrBits__h11585 =
	      capUnpacked_capFat_addrBits__h10184;
      default: x1_avValue_fst_addrBits__h11585 = 8'd0;
    endcase
  end
  always@(mav_scr_write_scr_addr or mav_scr_write_cap)
  begin
    case (mav_scr_write_scr_addr)
      5'd28, 5'd29, 5'd31:
	  CASE_mav_scr_write_scr_addr_28_mav_scr_write_c_ETC__q2 =
	      mav_scr_write_cap[22];
      default: CASE_mav_scr_write_scr_addr_28_mav_scr_write_c_ETC__q2 =
		   mav_scr_write_scr_addr != 5'd30 || mav_scr_write_cap[22];
    endcase
  end
  always@(mav_scr_write_scr_addr or mav_scr_write_cap)
  begin
    case (mav_scr_write_scr_addr)
      5'd28, 5'd29, 5'd30, 5'd31:
	  CASE_mav_scr_write_scr_addr_28_mav_scr_write_c_ETC__q3 =
	      mav_scr_write_cap[21:0];
      default: CASE_mav_scr_write_scr_addr_28_mav_scr_write_c_ETC__q3 =
		   22'd1720320;
    endcase
  end
  always@(read_csr_csr_addr or
	  rg_dscratch1 or
	  csr_mstatus_rg_mstatus or
	  csr_mie$fv_read or
	  SEXT__0_CONCAT_rg_mtcc_96_BITS_47_TO_40_97_98__ETC___d220 or
	  rg_mcounteren or
	  rg_mscratch or
	  rg_mepc__h1297 or
	  rg_mcause or
	  rg_mtval or
	  csr_mip$fv_read or
	  rg_tselect or
	  rg_tdata1 or
	  rg_tdata2 or
	  rg_tdata3 or
	  rg_dcsr or
	  rg_nmi or
	  rg_dpc or rg_dscratch0 or x__h4504 or rg_mcycle or rg_minstret)
  begin
    case (read_csr_csr_addr)
      12'h300:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      csr_mstatus_rg_mstatus;
      12'h301:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      32'd1074794757;
      12'h304:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      csr_mie$fv_read;
      12'h305:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      { SEXT__0_CONCAT_rg_mtcc_96_BITS_47_TO_40_97_98__ETC___d220[31:2],
		1'b0,
		SEXT__0_CONCAT_rg_mtcc_96_BITS_47_TO_40_97_98__ETC___d220[0] };
      12'h306:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      { 29'd0, rg_mcounteren };
      12'h340:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      rg_mscratch;
      12'h341:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      rg_mepc__h1297;
      12'h342:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      { rg_mcause[6], 25'd0, rg_mcause[5:0] };
      12'h343:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      rg_mtval;
      12'h344:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      csr_mip$fv_read;
      12'h7A0:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      rg_tselect;
      12'h7A1:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      rg_tdata1;
      12'h7A2:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      rg_tdata2;
      12'h7A3:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      rg_tdata3;
      12'h7B0:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      { rg_dcsr[31:4], rg_nmi, rg_dcsr[2:0] };
      12'h7B1:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 = rg_dpc;
      12'h7B2:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      rg_dscratch0;
      12'h8C0:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      { 16'd0, x__h4504 };
      12'hB00, 12'hC00:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      rg_mcycle[31:0];
      12'hB02, 12'hC02:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      rg_minstret[31:0];
      12'hB80, 12'hC80:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      rg_mcycle[63:32];
      12'hB82, 12'hC82:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
	      rg_minstret[63:32];
      12'hF11, 12'hF12, 12'hF13, 12'hF14:
	  IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 = 32'd0;
      default: IF_read_csr_csr_addr_EQ_0xC00_7_THEN_rg_mcycle_ETC___d299 =
		   rg_dscratch1;
    endcase
  end
  always@(mav_read_csr_csr_addr or
	  rg_dscratch1 or
	  csr_mstatus_rg_mstatus or
	  csr_mie$fv_read or
	  SEXT__0_CONCAT_rg_mtcc_96_BITS_47_TO_40_97_98__ETC___d220 or
	  rg_mcounteren or
	  rg_mscratch or
	  rg_mepc__h1297 or
	  rg_mcause or
	  rg_mtval or
	  csr_mip$fv_read or
	  rg_tselect or
	  rg_tdata1 or
	  rg_tdata2 or
	  rg_tdata3 or
	  rg_dcsr or
	  rg_nmi or
	  rg_dpc or rg_dscratch0 or x__h4504 or rg_mcycle or rg_minstret)
  begin
    case (mav_read_csr_csr_addr)
      12'h300:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      csr_mstatus_rg_mstatus;
      12'h301:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      32'd1074794757;
      12'h304:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      csr_mie$fv_read;
      12'h305:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      { SEXT__0_CONCAT_rg_mtcc_96_BITS_47_TO_40_97_98__ETC___d220[31:2],
		1'b0,
		SEXT__0_CONCAT_rg_mtcc_96_BITS_47_TO_40_97_98__ETC___d220[0] };
      12'h306:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      { 29'd0, rg_mcounteren };
      12'h340:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      rg_mscratch;
      12'h341:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      rg_mepc__h1297;
      12'h342:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      { rg_mcause[6], 25'd0, rg_mcause[5:0] };
      12'h343:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      rg_mtval;
      12'h344:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      csr_mip$fv_read;
      12'h7A0:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      rg_tselect;
      12'h7A1:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      rg_tdata1;
      12'h7A2:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      rg_tdata2;
      12'h7A3:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      rg_tdata3;
      12'h7B0:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      { rg_dcsr[31:4], rg_nmi, rg_dcsr[2:0] };
      12'h7B1:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 = rg_dpc;
      12'h7B2:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      rg_dscratch0;
      12'h8C0:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      { 16'd0, x__h4504 };
      12'hB00, 12'hC00:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      rg_mcycle[31:0];
      12'hB02, 12'hC02:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      rg_minstret[31:0];
      12'hB80, 12'hC80:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      rg_mcycle[63:32];
      12'hB82, 12'hC82:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
	      rg_minstret[63:32];
      12'hF11, 12'hF12, 12'hF13, 12'hF14:
	  IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 = 32'd0;
      default: IF_mav_read_csr_csr_addr_EQ_0xC00_44_THEN_rg_m_ETC___d723 =
		   rg_dscratch1;
    endcase
  end
  always@(read_csr_port2_csr_addr or
	  rg_dscratch1 or
	  csr_mstatus_rg_mstatus or
	  csr_mie$fv_read or
	  SEXT__0_CONCAT_rg_mtcc_96_BITS_47_TO_40_97_98__ETC___d220 or
	  rg_mcounteren or
	  rg_mscratch or
	  rg_mepc__h1297 or
	  rg_mcause or
	  rg_mtval or
	  csr_mip$fv_read or
	  rg_tselect or
	  rg_tdata1 or
	  rg_tdata2 or
	  rg_tdata3 or
	  rg_dcsr or
	  rg_nmi or
	  rg_dpc or rg_dscratch0 or x__h4504 or rg_mcycle or rg_minstret)
  begin
    case (read_csr_port2_csr_addr)
      12'h300:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      csr_mstatus_rg_mstatus;
      12'h301:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      32'd1074794757;
      12'h304:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      csr_mie$fv_read;
      12'h305:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      { SEXT__0_CONCAT_rg_mtcc_96_BITS_47_TO_40_97_98__ETC___d220[31:2],
		1'b0,
		SEXT__0_CONCAT_rg_mtcc_96_BITS_47_TO_40_97_98__ETC___d220[0] };
      12'h306:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      { 29'd0, rg_mcounteren };
      12'h340:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      rg_mscratch;
      12'h341:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      rg_mepc__h1297;
      12'h342:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      { rg_mcause[6], 25'd0, rg_mcause[5:0] };
      12'h343:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      rg_mtval;
      12'h344:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      csr_mip$fv_read;
      12'h7A0:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      rg_tselect;
      12'h7A1:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      rg_tdata1;
      12'h7A2:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      rg_tdata2;
      12'h7A3:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      rg_tdata3;
      12'h7B0:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      { rg_dcsr[31:4], rg_nmi, rg_dcsr[2:0] };
      12'h7B1:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 = rg_dpc;
      12'h7B2:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      rg_dscratch0;
      12'h8C0:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      { 16'd0, x__h4504 };
      12'hB00, 12'hC00:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      rg_mcycle[31:0];
      12'hB02, 12'hC02:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      rg_minstret[31:0];
      12'hB80, 12'hC80:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      rg_mcycle[63:32];
      12'hB82, 12'hC82:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
	      rg_minstret[63:32];
      12'hF11, 12'hF12, 12'hF13, 12'hF14:
	  IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 = 32'd0;
      default: IF_read_csr_port2_csr_addr_EQ_0xC00_22_THEN_rg_ETC___d501 =
		   rg_dscratch1;
    endcase
  end
  always@(read_scr_scr_addr or rg_mepcc or rg_mtcc or rg_mtdc or rg_mscratchc)
  begin
    case (read_scr_scr_addr)
      5'd28:
	  IF_read_scr_scr_addr_EQ_28_04_THEN_rg_mtcc_96__ETC___d522 = rg_mtcc;
      5'd29:
	  IF_read_scr_scr_addr_EQ_28_04_THEN_rg_mtcc_96__ETC___d522 = rg_mtdc;
      5'd30:
	  IF_read_scr_scr_addr_EQ_28_04_THEN_rg_mtcc_96__ETC___d522 =
	      rg_mscratchc;
      default: IF_read_scr_scr_addr_EQ_28_04_THEN_rg_mtcc_96__ETC___d522 =
		   rg_mepcc;
    endcase
  end
  always@(mav_csr_write_csr_addr or
	  wordxl1__h5979 or
	  csr_mie$fav_write or
	  offsetAddr__h6498 or
	  v__h6941 or
	  mav_csr_write_word or
	  offsetAddr__h7103 or
	  v__h7541 or csr_mip$fav_write or result__h8156 or new_dcsr__h8260)
  begin
    case (mav_csr_write_csr_addr)
      12'h300:
	  IF_mav_csr_write_csr_addr_EQ_0x300_40_THEN_0_C_ETC___d1043 =
	      wordxl1__h5979;
      12'h301, 12'h7A0:
	  IF_mav_csr_write_csr_addr_EQ_0x300_40_THEN_0_C_ETC___d1043 = 32'd0;
      12'h304:
	  IF_mav_csr_write_csr_addr_EQ_0x300_40_THEN_0_C_ETC___d1043 =
	      csr_mie$fav_write;
      12'h305:
	  IF_mav_csr_write_csr_addr_EQ_0x300_40_THEN_0_C_ETC___d1043 =
	      offsetAddr__h6498;
      12'h306:
	  IF_mav_csr_write_csr_addr_EQ_0x300_40_THEN_0_C_ETC___d1043 =
	      v__h6941;
      12'h340,
      12'h343,
      12'h7A2,
      12'h7A3,
      12'h7B1,
      12'h7B2,
      12'h7B3,
      12'hB00,
      12'hB02,
      12'hB80,
      12'hB82:
	  IF_mav_csr_write_csr_addr_EQ_0x300_40_THEN_0_C_ETC___d1043 =
	      mav_csr_write_word;
      12'h341:
	  IF_mav_csr_write_csr_addr_EQ_0x300_40_THEN_0_C_ETC___d1043 =
	      offsetAddr__h7103;
      12'h342:
	  IF_mav_csr_write_csr_addr_EQ_0x300_40_THEN_0_C_ETC___d1043 =
	      v__h7541;
      12'h344:
	  IF_mav_csr_write_csr_addr_EQ_0x300_40_THEN_0_C_ETC___d1043 =
	      csr_mip$fav_write;
      12'h7A1:
	  IF_mav_csr_write_csr_addr_EQ_0x300_40_THEN_0_C_ETC___d1043 =
	      result__h8156;
      12'h7B0:
	  IF_mav_csr_write_csr_addr_EQ_0x300_40_THEN_0_C_ETC___d1043 =
	      new_dcsr__h8260;
      default: IF_mav_csr_write_csr_addr_EQ_0x300_40_THEN_0_C_ETC___d1043 =
		   32'd0;
    endcase
  end
  always@(mav_scr_write_scr_addr or
	  mav_scr_write_cap or
	  SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1100 or
	  SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1136)
  begin
    case (mav_scr_write_scr_addr)
      5'd28:
	  IF_mav_scr_write_scr_addr_EQ_28_044_THEN_SEXT__ETC___d1221 =
	      SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1100 &&
	      mav_scr_write_cap[82];
      5'd29:
	  IF_mav_scr_write_scr_addr_EQ_28_044_THEN_SEXT__ETC___d1221 =
	      mav_scr_write_cap[82];
      5'd31:
	  IF_mav_scr_write_scr_addr_EQ_28_044_THEN_SEXT__ETC___d1221 =
	      SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1136 &&
	      mav_scr_write_cap[82];
      default: IF_mav_scr_write_scr_addr_EQ_28_044_THEN_SEXT__ETC___d1221 =
		   mav_scr_write_scr_addr == 5'd30 && mav_scr_write_cap[82];
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        cfg_verbosity <= `BSV_ASSIGNMENT_DELAY 4'd0;
	csr_mstatus_rg_mstatus <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_mcycle <= `BSV_ASSIGNMENT_DELAY 64'd0;
	rg_mepcc <= `BSV_ASSIGNMENT_DELAY 83'd131743744;
	rg_minstret <= `BSV_ASSIGNMENT_DELAY 64'd0;
	rg_mscratchc <= `BSV_ASSIGNMENT_DELAY 83'd131743744;
	rg_mtcc <= `BSV_ASSIGNMENT_DELAY 83'd131743744;
	rg_mtdc <= `BSV_ASSIGNMENT_DELAY 83'd131743744;
	rg_nmi <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_state <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (cfg_verbosity$EN)
	  cfg_verbosity <= `BSV_ASSIGNMENT_DELAY cfg_verbosity$D_IN;
	if (csr_mstatus_rg_mstatus$EN)
	  csr_mstatus_rg_mstatus <= `BSV_ASSIGNMENT_DELAY
	      csr_mstatus_rg_mstatus$D_IN;
	if (rg_mcycle$EN) rg_mcycle <= `BSV_ASSIGNMENT_DELAY rg_mcycle$D_IN;
	if (rg_mepcc$EN) rg_mepcc <= `BSV_ASSIGNMENT_DELAY rg_mepcc$D_IN;
	if (rg_minstret$EN)
	  rg_minstret <= `BSV_ASSIGNMENT_DELAY rg_minstret$D_IN;
	if (rg_mscratchc$EN)
	  rg_mscratchc <= `BSV_ASSIGNMENT_DELAY rg_mscratchc$D_IN;
	if (rg_mtcc$EN) rg_mtcc <= `BSV_ASSIGNMENT_DELAY rg_mtcc$D_IN;
	if (rg_mtdc$EN) rg_mtdc <= `BSV_ASSIGNMENT_DELAY rg_mtdc$D_IN;
	if (rg_nmi$EN) rg_nmi <= `BSV_ASSIGNMENT_DELAY rg_nmi$D_IN;
	if (rg_state$EN) rg_state <= `BSV_ASSIGNMENT_DELAY rg_state$D_IN;
      end
    if (rg_dcsr$EN) rg_dcsr <= `BSV_ASSIGNMENT_DELAY rg_dcsr$D_IN;
    if (rg_dpc$EN) rg_dpc <= `BSV_ASSIGNMENT_DELAY rg_dpc$D_IN;
    if (rg_dscratch0$EN)
      rg_dscratch0 <= `BSV_ASSIGNMENT_DELAY rg_dscratch0$D_IN;
    if (rg_dscratch1$EN)
      rg_dscratch1 <= `BSV_ASSIGNMENT_DELAY rg_dscratch1$D_IN;
    if (rg_mcause$EN) rg_mcause <= `BSV_ASSIGNMENT_DELAY rg_mcause$D_IN;
    if (rg_mccsr$EN) rg_mccsr <= `BSV_ASSIGNMENT_DELAY rg_mccsr$D_IN;
    if (rg_mcounteren$EN)
      rg_mcounteren <= `BSV_ASSIGNMENT_DELAY rg_mcounteren$D_IN;
    if (rg_mscratch$EN) rg_mscratch <= `BSV_ASSIGNMENT_DELAY rg_mscratch$D_IN;
    if (rg_mtval$EN) rg_mtval <= `BSV_ASSIGNMENT_DELAY rg_mtval$D_IN;
    if (rg_nmi_vector$EN)
      rg_nmi_vector <= `BSV_ASSIGNMENT_DELAY rg_nmi_vector$D_IN;
    if (rg_tdata1$EN) rg_tdata1 <= `BSV_ASSIGNMENT_DELAY rg_tdata1$D_IN;
    if (rg_tdata2$EN) rg_tdata2 <= `BSV_ASSIGNMENT_DELAY rg_tdata2$D_IN;
    if (rg_tdata3$EN) rg_tdata3 <= `BSV_ASSIGNMENT_DELAY rg_tdata3$D_IN;
    if (rg_tselect$EN) rg_tselect <= `BSV_ASSIGNMENT_DELAY rg_tselect$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    cfg_verbosity = 4'hA;
    csr_mstatus_rg_mstatus = 32'hAAAAAAAA;
    rg_dcsr = 32'hAAAAAAAA;
    rg_dpc = 32'hAAAAAAAA;
    rg_dscratch0 = 32'hAAAAAAAA;
    rg_dscratch1 = 32'hAAAAAAAA;
    rg_mcause = 7'h2A;
    rg_mccsr = 11'h2AA;
    rg_mcounteren = 3'h2;
    rg_mcycle = 64'hAAAAAAAAAAAAAAAA;
    rg_mepcc = 83'h2AAAAAAAAAAAAAAAAAAAA;
    rg_minstret = 64'hAAAAAAAAAAAAAAAA;
    rg_mscratch = 32'hAAAAAAAA;
    rg_mscratchc = 83'h2AAAAAAAAAAAAAAAAAAAA;
    rg_mtcc = 83'h2AAAAAAAAAAAAAAAAAAAA;
    rg_mtdc = 83'h2AAAAAAAAAAAAAAAAAAAA;
    rg_mtval = 32'hAAAAAAAA;
    rg_nmi = 1'h0;
    rg_nmi_vector = 32'hAAAAAAAA;
    rg_state = 1'h0;
    rg_tdata1 = 32'hAAAAAAAA;
    rg_tdata2 = 32'hAAAAAAAA;
    rg_tdata3 = 32'hAAAAAAAA;
    rg_tselect = 32'hAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_debug) $display("mstatus = 0x%0h", csr_mstatus_rg_mstatus);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_debug) $display("mip     = 0x%0h", csr_mip$fv_read);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_debug) $display("mie     = 0x%0h", csr_mie$fv_read);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$display("%0d: CSR_Regfile.csr_trap_actions:", rg_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$display("    from priv %0d  pc 0x%0h  interrupt %0d  exc_code %0d  xtval 0x%0h",
		 csr_trap_actions_from_priv,
		 x__h11873 | in__h11982[31:0],
		 csr_trap_actions_interrupt,
		 csr_trap_actions_exc_code,
		 csr_trap_actions_xtval);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write("    priv %0d: ", 2'b11);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" ip: 0x%0h", csr_mip$fv_read);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" ie: 0x%0h", csr_mie$fv_read);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" edeleg: 0x%0h", 16'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" ideleg: 0x%0h", 12'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" cause:");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd0)
	$write("USER_SW_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd1)
	$write("SUPERVISOR_SW_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd2)
	$write("HYPERVISOR_SW_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd3)
	$write("MACHINE_SW_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd4)
	$write("USER_TIMER_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd5)
	$write("SUPERVISOR_TIMER_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd6)
	$write("HYPERVISOR_TIMER_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd7)
	$write("MACHINE_TIMER_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd8)
	$write("USER_EXTERNAL_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd9)
	$write("SUPERVISOR_EXTERNAL_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd10)
	$write("HYPERVISOR_EXTERNAL_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd11)
	$write("MACHINE_EXTERNAL_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  rg_mcause[6] &&
	  rg_mcause[5:0] != 6'd0 &&
	  rg_mcause[5:0] != 6'd1 &&
	  rg_mcause[5:0] != 6'd2 &&
	  rg_mcause[5:0] != 6'd3 &&
	  rg_mcause[5:0] != 6'd4 &&
	  rg_mcause[5:0] != 6'd5 &&
	  rg_mcause[5:0] != 6'd6 &&
	  rg_mcause[5:0] != 6'd7 &&
	  rg_mcause[5:0] != 6'd8 &&
	  rg_mcause[5:0] != 6'd9 &&
	  rg_mcause[5:0] != 6'd10 &&
	  rg_mcause[5:0] != 6'd11)
	$write("unknown interrupt Exc_Code %d", rg_mcause[5:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd0)
	$write("INSTRUCTION_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd1)
	$write("INSTRUCTION_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd2)
	$write("ILLEGAL_INSTRUCTION");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd3)
	$write("BREAKPOINT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd4)
	$write("LOAD_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd5)
	$write("LOAD_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd6)
	$write("STORE_AMO_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd7)
	$write("STORE_AMO_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd8)
	$write("ECALL_FROM_U");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd9)
	$write("ECALL_FROM_S");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd11)
	$write("ECALL_FROM_M");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd12)
	$write("INSTRUCTION_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd13)
	$write("LOAD_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !rg_mcause[6] &&
	  rg_mcause[5:0] == 6'd15)
	$write("STORE_AMO_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !rg_mcause[6] &&
	  rg_mcause[5:0] != 6'd0 &&
	  rg_mcause[5:0] != 6'd1 &&
	  rg_mcause[5:0] != 6'd2 &&
	  rg_mcause[5:0] != 6'd3 &&
	  rg_mcause[5:0] != 6'd4 &&
	  rg_mcause[5:0] != 6'd5 &&
	  rg_mcause[5:0] != 6'd6 &&
	  rg_mcause[5:0] != 6'd7 &&
	  rg_mcause[5:0] != 6'd8 &&
	  rg_mcause[5:0] != 6'd9 &&
	  rg_mcause[5:0] != 6'd11 &&
	  rg_mcause[5:0] != 6'd12 &&
	  rg_mcause[5:0] != 6'd13 &&
	  rg_mcause[5:0] != 6'd15)
	$write("unknown trap Exc_Code %d", rg_mcause[5:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$display("");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" status: 0x%0h", csr_mstatus_rg_mstatus);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" tvec: 0x%0h",
	       { SEXT__0_CONCAT_rg_mtcc_96_BITS_47_TO_40_97_98__ETC___d220[31:2],
		 1'b0,
		 SEXT__0_CONCAT_rg_mtcc_96_BITS_47_TO_40_97_98__ETC___d220[0] });
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" epc: 0x%0h", rg_mepc__h1297);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" tval: 0x%0h", rg_mtval);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$display("");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write("    Return: new pc 0x%0h  ", _theResult_____2__h13526);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" new mstatus:");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write("MStatus{", "sd:%0d", 1'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" tsr:%0d", csr_mstatus_rg_mstatus[22]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" tw:%0d", csr_mstatus_rg_mstatus[21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" tvm:%0d", csr_mstatus_rg_mstatus[20]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" mxr:%0d", csr_mstatus_rg_mstatus[19]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" sum:%0d", csr_mstatus_rg_mstatus[18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" mprv:%0d", csr_mstatus_rg_mstatus[17]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" xs:%0d", 2'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" fs:%0d", 2'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" mpp:%0d", mpp__h13619);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" spp:%0d", 1'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" pies:%0d_%0d%0d", csr_mstatus_rg_mstatus[3], 1'd0, 1'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" ies:%0d_%0d%0d", 1'd0, 1'd0, 1'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" new xcause:");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !csr_trap_actions_nmi &&
	  csr_trap_actions_interrupt &&
	  exc_code__h14191 == 6'd0)
	$write("USER_SW_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !csr_trap_actions_nmi &&
	  csr_trap_actions_interrupt &&
	  exc_code__h14191 == 6'd1)
	$write("SUPERVISOR_SW_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !csr_trap_actions_nmi &&
	  csr_trap_actions_interrupt &&
	  exc_code__h14191 == 6'd2)
	$write("HYPERVISOR_SW_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !csr_trap_actions_nmi &&
	  csr_trap_actions_interrupt &&
	  exc_code__h14191 == 6'd3)
	$write("MACHINE_SW_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !csr_trap_actions_nmi &&
	  csr_trap_actions_interrupt &&
	  exc_code__h14191 == 6'd4)
	$write("USER_TIMER_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !csr_trap_actions_nmi &&
	  csr_trap_actions_interrupt &&
	  exc_code__h14191 == 6'd5)
	$write("SUPERVISOR_TIMER_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !csr_trap_actions_nmi &&
	  csr_trap_actions_interrupt &&
	  exc_code__h14191 == 6'd6)
	$write("HYPERVISOR_TIMER_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !csr_trap_actions_nmi &&
	  csr_trap_actions_interrupt &&
	  exc_code__h14191 == 6'd7)
	$write("MACHINE_TIMER_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !csr_trap_actions_nmi &&
	  csr_trap_actions_interrupt &&
	  exc_code__h14191 == 6'd8)
	$write("USER_EXTERNAL_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !csr_trap_actions_nmi &&
	  csr_trap_actions_interrupt &&
	  exc_code__h14191 == 6'd9)
	$write("SUPERVISOR_EXTERNAL_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !csr_trap_actions_nmi &&
	  csr_trap_actions_interrupt &&
	  exc_code__h14191 == 6'd10)
	$write("HYPERVISOR_EXTERNAL_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !csr_trap_actions_nmi &&
	  csr_trap_actions_interrupt &&
	  exc_code__h14191 == 6'd11)
	$write("MACHINE_EXTERNAL_INTERRUPT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  NOT_csr_trap_actions_nmi_419_AND_csr_trap_acti_ETC___d1497)
	$write("unknown interrupt Exc_Code %d", exc_code__h14191);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  (csr_trap_actions_nmi || !csr_trap_actions_interrupt) &&
	  exc_code__h14191 == 6'd0)
	$write("INSTRUCTION_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  (csr_trap_actions_nmi || !csr_trap_actions_interrupt) &&
	  exc_code__h14191 == 6'd1)
	$write("INSTRUCTION_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  (csr_trap_actions_nmi || !csr_trap_actions_interrupt) &&
	  exc_code__h14191 == 6'd2)
	$write("ILLEGAL_INSTRUCTION");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  (csr_trap_actions_nmi || !csr_trap_actions_interrupt) &&
	  exc_code__h14191 == 6'd3)
	$write("BREAKPOINT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  (csr_trap_actions_nmi || !csr_trap_actions_interrupt) &&
	  exc_code__h14191 == 6'd4)
	$write("LOAD_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  (csr_trap_actions_nmi || !csr_trap_actions_interrupt) &&
	  exc_code__h14191 == 6'd5)
	$write("LOAD_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  (csr_trap_actions_nmi || !csr_trap_actions_interrupt) &&
	  exc_code__h14191 == 6'd6)
	$write("STORE_AMO_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  (csr_trap_actions_nmi || !csr_trap_actions_interrupt) &&
	  exc_code__h14191 == 6'd7)
	$write("STORE_AMO_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  (csr_trap_actions_nmi || !csr_trap_actions_interrupt) &&
	  exc_code__h14191 == 6'd8)
	$write("ECALL_FROM_U");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  (csr_trap_actions_nmi || !csr_trap_actions_interrupt) &&
	  exc_code__h14191 == 6'd9)
	$write("ECALL_FROM_S");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  (csr_trap_actions_nmi || !csr_trap_actions_interrupt) &&
	  exc_code__h14191 == 6'd11)
	$write("ECALL_FROM_M");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  (csr_trap_actions_nmi || !csr_trap_actions_interrupt) &&
	  exc_code__h14191 == 6'd12)
	$write("INSTRUCTION_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  (csr_trap_actions_nmi || !csr_trap_actions_interrupt) &&
	  exc_code__h14191 == 6'd13)
	$write("LOAD_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  (csr_trap_actions_nmi || !csr_trap_actions_interrupt) &&
	  exc_code__h14191 == 6'd15)
	$write("STORE_AMO_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  csr_trap_actions_nmi_OR_NOT_csr_trap_actions_i_ETC___d1548)
	$write("unknown trap Exc_Code %d", exc_code__h14191);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" new priv %0d", 2'b11);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_csr_trap_actions &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$display("");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_csr_write &&
	  mav_csr_write_csr_addr_ULT_0xB03_26_OR_NOT_mav_ETC___d1001 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$display("%0d: ERROR: CSR-write addr 0x%0h val 0x%0h not successful",
		 rg_mcycle,
		 mav_csr_write_csr_addr,
		 mav_csr_write_word);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write("%0d: ERROR: SCR-write addr 0x%0h val ");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write("valid:%b",
	       mav_scr_write_cap[82],
	       " perms:0x%x",
	       { 19'd0, mav_scr_write_cap[39:28] });
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" reserved:0x%x", 1'd0);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" format:");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  mav_scr_write_cap[22])
	$write("EmbeddedExp");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !mav_scr_write_cap[22])
	$write("Exp0");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" bounds:");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write("Bounds { ", "exp: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write("%d", $unsigned(mav_scr_write_cap[21:16]));
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(", ", "topBits: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write("'h%h", mav_scr_write_cap[15:8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(", ", "baseBits: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write("'h%h", mav_scr_write_cap[7:0], " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" address:0x%x", mav_scr_write_cap[81:48]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" addrBits:0x%x", mav_scr_write_cap[47:40]);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" {bot:0x%x top:0x%x len:0x%x offset:0x%x}",
	       { 2'd0, bot__h10551 },
	       mav_scr_write_cap_BITS_21_TO_16_061_ULT_25_165_ETC___d1195 ?
		 result__h11162 :
		 ret__h10674,
	       (mav_scr_write_cap[21:16] < 6'd26) ?
		 length__h11222 :
		 34'h3FFFFFFFF,
	       SEXT__0_CONCAT_mav_scr_write_cap_BITS_47_TO_40_ETC___d1068);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" (TempFields: {");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write("MetaInfo { ", "repBoundTopBits: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write("'h%h", repBound__h11453);
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(", ", "topHi: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  mav_scr_write_cap_BITS_15_TO_13_170_ULT_mav_sc_ETC___d1171)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !mav_scr_write_cap_BITS_15_TO_13_170_ULT_mav_sc_ETC___d1171)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(", ", "baseHi: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  mav_scr_write_cap_BITS_7_TO_5_047_ULT_mav_scr__ETC___d1049)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !mav_scr_write_cap_BITS_7_TO_5_047_ULT_mav_scr__ETC___d1049)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(", ", "addrHi: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  mav_scr_write_cap_BITS_47_TO_45_050_ULT_mav_sc_ETC___d1051)
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004 &&
	  !mav_scr_write_cap_BITS_47_TO_45_050_ULT_mav_sc_ETC___d1051)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(", ", "topCorrection: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write("%d", $signed(x__h11514));
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(", ", "baseCorrection: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write("%d", $signed(x__h11533), " }");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write("})");
    if (RST_N != `BSV_RESET_VALUE)
      if (EN_mav_scr_write && mav_scr_write_scr_addr != 5'd28 &&
	  mav_scr_write_scr_addr != 5'd29 &&
	  mav_scr_write_scr_addr != 5'd31 &&
	  mav_scr_write_scr_addr != 5'd30 &&
	  NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$write(" not successful", rg_mcycle, mav_scr_write_scr_addr, "\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$display("%0d: CSR_RegFile: m_external_interrupt_req: %x",
		 rg_mcycle,
		 m_external_interrupt_req_set_not_clear);
    if (RST_N != `BSV_RESET_VALUE)
      if (NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$display("%0d: CSR_RegFile: s_external_interrupt_req: %x",
		 rg_mcycle,
		 s_external_interrupt_req_set_not_clear);
    if (RST_N != `BSV_RESET_VALUE)
      if (NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$display("%0d: CSR_RegFile: timer_interrupt_req: %x",
		 rg_mcycle,
		 timer_interrupt_req_set_not_clear);
    if (RST_N != `BSV_RESET_VALUE)
      if (NOT_cfg_verbosity_read__002_ULE_1_003___d1004)
	$display("%0d: CSR_RegFile: software_interrupt_req: %x",
		 rg_mcycle,
		 software_interrupt_req_set_not_clear);
  end
  // synopsys translate_on
endmodule  // mkCSR_RegFile

