Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Havallon\Desktop\MI SD\nios.qsys" --block-symbol-file --output-directory="C:\Users\Havallon\Desktop\MI SD\nios" --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading MI SD/nios.qsys
Progress: Reading input file
Progress: Adding chave [altera_avalon_pio 17.0]
Progress: Parameterizing module chave
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding dezena [altera_avalon_pio 17.0]
Progress: Parameterizing module dezena
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding start [altera_avalon_pio 17.0]
Progress: Parameterizing module start
Progress: Adding unidade [altera_avalon_pio 17.0]
Progress: Parameterizing module unidade
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.chave: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: nios.start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Havallon\Desktop\MI SD\nios.qsys" --synthesis=VERILOG --output-directory="C:\Users\Havallon\Desktop\MI SD\nios\synthesis" --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading MI SD/nios.qsys
Progress: Reading input file
Progress: Adding chave [altera_avalon_pio 17.0]
Progress: Parameterizing module chave
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding dezena [altera_avalon_pio 17.0]
Progress: Parameterizing module dezena
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding start [altera_avalon_pio 17.0]
Progress: Parameterizing module start
Progress: Adding unidade [altera_avalon_pio 17.0]
Progress: Parameterizing module unidade
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.chave: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: nios.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info: nios.start: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: chave: Starting RTL generation for module 'nios_chave'
Info: chave:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_chave --dir=C:/Users/Havallon/AppData/Local/Temp/alt7475_7544149984973339672.dir/0002_chave_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Havallon/AppData/Local/Temp/alt7475_7544149984973339672.dir/0002_chave_gen//nios_chave_component_configuration.pl  --do_build_sim=0  ]
Info: chave: Done RTL generation for module 'nios_chave'
Info: chave: "nios" instantiated altera_avalon_pio "chave"
Info: dezena: Starting RTL generation for module 'nios_dezena'
Info: dezena:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_dezena --dir=C:/Users/Havallon/AppData/Local/Temp/alt7475_7544149984973339672.dir/0003_dezena_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Havallon/AppData/Local/Temp/alt7475_7544149984973339672.dir/0003_dezena_gen//nios_dezena_component_configuration.pl  --do_build_sim=0  ]
Info: dezena: Done RTL generation for module 'nios_dezena'
Info: dezena: "nios" instantiated altera_avalon_pio "dezena"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_nios2_qsys_0 --dir=C:/Users/Havallon/AppData/Local/Temp/alt7475_7544149984973339672.dir/0004_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/17.0/quartus/bin64 --verilog --config=C:/Users/Havallon/AppData/Local/Temp/alt7475_7544149984973339672.dir/0004_nios2_qsys_0_gen//nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2017.11.05 14:45:52 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2017.11.05 14:45:52 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2017.11.05 14:45:55 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.0/quartus/bin64
Info: nios2_qsys_0: # 2017.11.05 14:45:55 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2017.11.05 14:45:55 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2017.11.05 14:45:55 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2017.11.05 14:45:55 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2017.11.05 14:45:57 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.0/quartus/bin64
Info: nios2_qsys_0: # 2017.11.05 14:45:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2017.11.05 14:45:57 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2017.11.05 14:45:57 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2017.11.05 14:45:57 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2017.11.05 14:45:57 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2017.11.05 14:46:00 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2017.11.05 14:46:04 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2017.11.05 14:46:07 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2017.11.05 14:46:08 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0: "nios" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=C:/Users/Havallon/AppData/Local/Temp/alt7475_7544149984973339672.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Havallon/AppData/Local/Temp/alt7475_7544149984973339672.dir/0005_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0: "nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: start: Starting RTL generation for module 'nios_start'
Info: start:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_start --dir=C:/Users/Havallon/AppData/Local/Temp/alt7475_7544149984973339672.dir/0006_start_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/Havallon/AppData/Local/Temp/alt7475_7544149984973339672.dir/0006_start_gen//nios_start_component_configuration.pl  --do_build_sim=0  ]
Info: start: Done RTL generation for module 'nios_start'
Info: start: "nios" instantiated altera_avalon_pio "start"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: nios2_qsys_0_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_agent"
Info: nios2_qsys_0_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_qsys_0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_0_instruction_master_limiter"
Info: Reusing file C:/Users/Havallon/Desktop/MI SD/nios/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Havallon/Desktop/MI SD/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Havallon/Desktop/MI SD/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Havallon/Desktop/MI SD/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios: Done "nios" with 29 modules, 47 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
