#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Jan 14 00:55:00 2018
# Process ID: 7652
# Current directory: C:/Users/Jeff/Version2016_4/system_wrapper_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14924 C:\Users\Jeff\Version2016_4\system_wrapper_v2\system_wrapper.xpr
# Log file: C:/Users/Jeff/Version2016_4/system_wrapper_v2/vivado.log
# Journal file: C:/Users/Jeff/Version2016_4/system_wrapper_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.xpr
INFO: [Project 1-313] Project file moved from 'C:/temp/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.ipdefs/TopModule_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_processing_system7_0_0' generated file not found 'c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_TopModule_0_0' generated file not found 'c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/image.coe'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_TopModule_0_0' generated file not found 'c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/image.coe'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 885.906 ; gain = 184.922
open_run impl_1
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/TopModule_0/LED[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Stu/Desktop/system_wrapper/system_wrapper.runs/impl_1/.Xil/Vivado-12368-DESKTOP-6TIG14K/dcp_5/design_1_TopModule_0_0.edf:335663]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/TopModule_0/LED[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Stu/Desktop/system_wrapper/system_wrapper.runs/impl_1/.Xil/Vivado-12368-DESKTOP-6TIG14K/dcp_5/design_1_TopModule_0_0.edf:335670]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/TopModule_0/LED[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Stu/Desktop/system_wrapper/system_wrapper.runs/impl_1/.Xil/Vivado-12368-DESKTOP-6TIG14K/dcp_5/design_1_TopModule_0_0.edf:335677]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/TopModule_0/LED[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Stu/Desktop/system_wrapper/system_wrapper.runs/impl_1/.Xil/Vivado-12368-DESKTOP-6TIG14K/dcp_5/design_1_TopModule_0_0.edf:335684]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/TopModule_0/clk' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/Stu/Desktop/system_wrapper/system_wrapper.runs/impl_1/.Xil/Vivado-12368-DESKTOP-6TIG14K/dcp_5/design_1_TopModule_0_0.edf:335645]
Parsing XDC File [C:/Users/Jeff/Version2016_4/system_wrapper_v2/.Xil/Vivado-7652-DESKTOP-RH7QLJL/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/Jeff/Version2016_4/system_wrapper_v2/.Xil/Vivado-7652-DESKTOP-RH7QLJL/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [C:/Users/Jeff/Version2016_4/system_wrapper_v2/.Xil/Vivado-7652-DESKTOP-RH7QLJL/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Jeff/Version2016_4/system_wrapper_v2/.Xil/Vivado-7652-DESKTOP-RH7QLJL/dcp/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1158.293 ; gain = 15.477
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1158.293 ; gain = 15.477
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1280.676 ; gain = 356.957
open_bd_design {C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:user:TopModule:1.0 - TopModule_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1781.152 ; gain = 19.336
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_bd_cell -type ip -vlnv xilinx.com:user:TopModule:1.0 TopModule_1
set_property location {3.5 936 376} [get_bd_cells TopModule_1]
delete_bd_objs [get_bd_cells TopModule_1]
delete_bd_objs [get_bd_nets TopModule_0_LED] [get_bd_ports LED]
delete_bd_objs [get_bd_nets TopModule_0_addrb] [get_bd_nets TopModule_0_web] [get_bd_nets TopModule_0_dinb] [get_bd_nets blk_mem_gen_0_doutb] [get_bd_cells TopModule_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets TopModule_0_addrb] [get_bd_nets TopModule_0_web] [get_bd_nets TopModule_0_dinb] [get_bd_nets blk_mem_gen_0_doutb] [get_bd_cells TopModule_0]'
delete_bd_objs [get_bd_nets TopModule_0_addrb] [get_bd_nets TopModule_0_web] [get_bd_nets TopModule_0_dinb] [get_bd_nets blk_mem_gen_0_doutb] [get_bd_cells TopModule_0]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.ipdefs/TopModule_0'.
create_bd_cell -type ip -vlnv xilinx.com:user:TopModule:1.0 TopModule_0
set_property location {3 828 132} [get_bd_cells TopModule_0]
delete_bd_objs [get_bd_cells TopModule_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/Jeff/Version2016_4/TopModule [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jeff/Version2016_4/TopModule'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:TopModule:1.0 TopModule_0
endgroup
set_property location {3 793 148} [get_bd_cells TopModule_0]
connect_bd_net [get_bd_pins TopModule_0/addrb] [get_bd_pins blk_mem_gen_0/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins TopModule_0/web] [get_bd_pins blk_mem_gen_0/web]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/web is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins TopModule_0/dinb] [get_bd_pins blk_mem_gen_0/dinb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dinb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
startgroup
create_bd_port -dir O -from 7 -to 0 LED
connect_bd_net [get_bd_pins /TopModule_0/LED] [get_bd_ports LED]
endgroup
connect_bd_net [get_bd_pins TopModule_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins TopModule_0/reset] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
connect_bd_net [get_bd_pins TopModule_0/doutb] [get_bd_pins blk_mem_gen_0/doutb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
create_bd_port -dir I enb
connect_bd_net [get_bd_pins /blk_mem_gen_0/enb] [get_bd_ports enb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
endgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
set_property location {2 461 -91} [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets enb_1]
delete_bd_objs [get_bd_ports enb]
delete_bd_objs [get_bd_cells xlconstant_1]
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
set_property location {3 928 443} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins blk_mem_gen_0/enb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins blk_mem_gen_0/rstb] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/rstb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
save_bd_design
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(32) to net 'TopModule_0_addrb'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TopModule_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Sun Jan 14 01:22:06 2018] Launched design_1_TopModule_0_2_synth_1, design_1_auto_pc_0_synth_1, design_1_xlconstant_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_TopModule_0_2_synth_1: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/design_1_TopModule_0_2_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_xlconstant_0_1_synth_1: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/design_1_xlconstant_0_1_synth_1/runme.log
synth_1: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/synth_1/runme.log
[Sun Jan 14 01:22:06 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1942.711 ; gain = 77.000
update_files -from_files C:/Users/Jeff/Version2016_4/CNN/fc1.coe -to_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe' with file 'C:/Users/Jeff/Version2016_4/CNN/fc1.coe'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/Jeff/Version2016_4/CNN/fc1.coe' to 'C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe'.
ERROR: [filemgmt 20-1081] Replace file failure for imported file. Reimport failed. Error copying file locally: C:/Users/Jeff/Version2016_4/CNN/fc1.coe
ERROR: [Common 17-39] 'update_files' failed due to earlier errors.
update_files -from_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe -to_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe' with file 'C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe' to 'C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe'.
ERROR: [filemgmt 20-1081] Replace file failure for imported file. Reimport failed. Error copying file locally: C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe
ERROR: [Common 17-39] 'update_files' failed due to earlier errors.
update_files -from_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe -to_files c:/Users/Users/Stu/Desktop/system_wrapper/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'c:/Users/Users/Stu/Desktop/system_wrapper/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe' with file 'C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe'.
update_files -from_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe -to_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe' with file 'C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe'.
INFO: [filemgmt 20-1080] Importing file from 'C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe' to 'C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe'.
ERROR: [filemgmt 20-1081] Replace file failure for imported file. Reimport failed. Error copying file locally: C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe
ERROR: [Common 17-39] 'update_files' failed due to earlier errors.
remove_files  C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jan 14 01:27:01 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/synth_1/runme.log
[Sun Jan 14 01:27:01 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/runme.log
set_property location {3 834 113} [get_bd_cells TopModule_0]
set_property location {3 838 55} [get_bd_cells TopModule_0]
set_property location {3 850 38} [get_bd_cells TopModule_0]
delete_bd_objs [get_bd_nets TopModule_0_addrb] [get_bd_nets TopModule_0_web] [get_bd_nets TopModule_0_dinb] [get_bd_nets blk_mem_gen_0_doutb] [get_bd_nets TopModule_0_LED] [get_bd_cells TopModule_0]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
delete_bd_objs [get_bd_cells xlconstant_0]
validate_bd_design
INFO: [Common 17-365] Interrupt caught but 'validate_bd_design' cannot be canceled. Please wait for command to finish.
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2136.395 ; gain = 2.125
INFO: [Common 17-681] Processing pending cancel.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/Jeff/Version2016_4/TopModule [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jeff/Version2016_4/TopModule'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:TopModule:1.0 TopModule_0
endgroup
set_property location {3 781 164} [get_bd_cells TopModule_0]
connect_bd_net [get_bd_pins TopModule_0/enb] [get_bd_pins blk_mem_gen_0/enb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
startgroup
create_bd_port -dir O -from 7 -to 0 LED_1
connect_bd_net [get_bd_pins /TopModule_0/LED] [get_bd_ports LED_1]
endgroup
connect_bd_net [get_bd_pins TopModule_0/dinb] [get_bd_pins blk_mem_gen_0/dinb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dinb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins TopModule_0/web] [get_bd_pins blk_mem_gen_0/web]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/web is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins TopModule_0/addrb] [get_bd_pins blk_mem_gen_0/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins TopModule_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins TopModule_0/reset] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
connect_bd_net [get_bd_pins TopModule_0/doutb] [get_bd_pins blk_mem_gen_0/doutb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
save_bd_design
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(32) to net 'TopModule_0_addrb'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TopModule_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 54ef48e8db707052; cache size = 0.394 MB.
[Sun Jan 14 01:39:12 2018] Launched design_1_processing_system7_0_0_synth_1, design_1_TopModule_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_TopModule_0_0_synth_1: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/design_1_TopModule_0_0_synth_1/runme.log
synth_1: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/synth_1/runme.log
[Sun Jan 14 01:39:12 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 2234.980 ; gain = 44.129
update_files -from_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe -to_files c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_2/src/fc1.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_2/src/fc1.coe' with file 'C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jan 14 01:44:27 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/synth_1/runme.log
[Sun Jan 14 01:44:27 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/runme.log
delete_bd_objs [get_bd_nets TopModule_0_addrb] [get_bd_nets TopModule_0_web] [get_bd_nets TopModule_0_dinb] [get_bd_nets blk_mem_gen_0_doutb] [get_bd_nets TopModule_0_enb] [get_bd_nets TopModule_0_LED] [get_bd_cells TopModule_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/Jeff/Version2016_4/TopModule [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jeff/Version2016_4/TopModule'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:TopModule:1.0 TopModule_0
endgroup
set_property location {3 823 143} [get_bd_cells TopModule_0]
set_property location {3 844 165} [get_bd_cells TopModule_0]
startgroup
create_bd_port -dir O -from 7 -to 0 LED_2
connect_bd_net [get_bd_pins /TopModule_0/LED] [get_bd_ports LED_2]
endgroup
connect_bd_net [get_bd_pins TopModule_0/enb] [get_bd_pins blk_mem_gen_0/enb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins TopModule_0/dinb] [get_bd_pins blk_mem_gen_0/dinb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dinb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins TopModule_0/web] [get_bd_pins blk_mem_gen_0/web]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/web is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins TopModule_0/addrb] [get_bd_pins blk_mem_gen_0/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins TopModule_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins TopModule_0/reset] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
connect_bd_net [get_bd_pins TopModule_0/doutb] [get_bd_pins blk_mem_gen_0/doutb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
save_bd_design
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(32) to net 'TopModule_0_addrb'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TopModule_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 54ef48e8db707052; cache size = 1.346 MB.
[Sun Jan 14 01:50:37 2018] Launched design_1_TopModule_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_TopModule_0_1_synth_1: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/design_1_TopModule_0_1_synth_1/runme.log
synth_1: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/synth_1/runme.log
[Sun Jan 14 01:50:37 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2336.680 ; gain = 47.027
update_files -from_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe -to_files c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe' with file 'C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jan 14 01:54:43 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/synth_1/runme.log
[Sun Jan 14 01:54:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/runme.log
delete_bd_objs [get_bd_ports LED]
delete_bd_objs [get_bd_nets TopModule_0_LED] [get_bd_ports LED_2]
startgroup
create_bd_port -dir O -from 7 -to 0 LED
connect_bd_net [get_bd_pins /TopModule_0/LED] [get_bd_ports LED]
endgroup
save_bd_design
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(32) to net 'TopModule_0_addrb'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TopModule_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 54ef48e8db707052; cache size = 11.268 MB.
[Sun Jan 14 01:59:29 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/synth_1/runme.log
[Sun Jan 14 01:59:29 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2363.105 ; gain = 26.426
delete_bd_objs [get_bd_ports LED_1]
validate_bd_design
save_bd_design
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(32) to net 'TopModule_0_addrb'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TopModule_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 54ef48e8db707052; cache size = 11.268 MB.
[Sun Jan 14 02:04:59 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/synth_1/runme.log
[Sun Jan 14 02:04:59 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/runme.log
file copy -force C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/design_1_wrapper.sysdef C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property LEFT 5 [get_bd_ports LED]
delete_bd_objs [get_bd_nets TopModule_0_LED] [get_bd_ports LED]
startgroup
create_bd_port -dir O -from 7 -to 0 LED
connect_bd_net [get_bd_pins /TopModule_0/LED] [get_bd_ports LED]
endgroup
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/Jeff/Version2016_4/TopModule [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jeff/Version2016_4/TopModule'.
delete_bd_objs [get_bd_nets TopModule_0_LED] [get_bd_nets TopModule_0_addrb] [get_bd_nets TopModule_0_web] [get_bd_nets TopModule_0_dinb] [get_bd_nets blk_mem_gen_0_doutb] [get_bd_nets TopModule_0_enb] [get_bd_cells TopModule_0]
delete_bd_objs [get_bd_ports LED]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:TopModule:1.0 TopModule_0
endgroup
set_property location {3 812 176} [get_bd_cells TopModule_0]
connect_bd_net [get_bd_pins TopModule_0/addrb] [get_bd_pins blk_mem_gen_0/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins TopModule_0/web] [get_bd_pins blk_mem_gen_0/web]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/web is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins TopModule_0/dinb] [get_bd_pins blk_mem_gen_0/dinb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dinb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins TopModule_0/enb] [get_bd_pins blk_mem_gen_0/enb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins TopModule_0/doutb] [get_bd_pins blk_mem_gen_0/doutb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
startgroup
create_bd_port -dir O -from 7 -to 0 LED
connect_bd_net [get_bd_pins /TopModule_0/LED] [get_bd_ports LED]
endgroup
connect_bd_net [get_bd_pins TopModule_0/reset] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
connect_bd_net [get_bd_pins TopModule_0/clk] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
save_bd_design
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(32) to net 'TopModule_0_addrb'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TopModule_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 54ef48e8db707052; cache size = 11.268 MB.
[Sun Jan 14 02:25:44 2018] Launched design_1_TopModule_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_TopModule_0_0_synth_1: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/design_1_TopModule_0_0_synth_1/runme.log
synth_1: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/synth_1/runme.log
[Sun Jan 14 02:25:44 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2492.617 ; gain = 31.375
update_files -from_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe -to_files c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_1/src/fc1.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_1/src/fc1.coe' with file 'C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jan 14 02:28:39 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/synth_1/runme.log
[Sun Jan 14 02:28:39 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/runme.log
file copy -force C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/design_1_wrapper.sysdef C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
create_bd_port -dir I -from 31 -to 0 test
delete_bd_objs [get_bd_ports test]
delete_bd_objs [get_bd_nets TopModule_0_LED] [get_bd_ports LED]
delete_bd_objs [get_bd_nets TopModule_0_addrb] [get_bd_nets TopModule_0_web] [get_bd_nets TopModule_0_dinb] [get_bd_nets blk_mem_gen_0_doutb] [get_bd_nets TopModule_0_enb] [get_bd_cells TopModule_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/Jeff/Version2016_4/TopModule [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jeff/Version2016_4/TopModule'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:TopModule:1.0 TopModule_0
endgroup
set_property location {4 1010 188} [get_bd_cells TopModule_0]
startgroup
create_bd_port -dir O -from 7 -to 0 LED
connect_bd_net [get_bd_pins /TopModule_0/LED] [get_bd_ports LED]
endgroup
connect_bd_net [get_bd_pins TopModule_0/addrb] [get_bd_pins blk_mem_gen_0/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins TopModule_0/web] [get_bd_pins blk_mem_gen_0/web]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/web is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins TopModule_0/dinb] [get_bd_pins blk_mem_gen_0/dinb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dinb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins TopModule_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins TopModule_0/reset] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
connect_bd_net [get_bd_pins TopModule_0/doutb] [get_bd_pins blk_mem_gen_0/doutb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/doutb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
connect_bd_net [get_bd_pins TopModule_0/enb] [get_bd_pins blk_mem_gen_0/enb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/enb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
save_bd_design
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/blk_mem_gen_0/addrb'(32) to net 'TopModule_0_addrb'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TopModule_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 54ef48e8db707052; cache size = 21.193 MB.
[Sun Jan 14 10:44:25 2018] Launched design_1_TopModule_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_TopModule_0_1_synth_1: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/design_1_TopModule_0_1_synth_1/runme.log
synth_1: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/synth_1/runme.log
[Sun Jan 14 10:44:25 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2607.570 ; gain = 47.406
update_files -from_files C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe -to_files c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule_0_0/src/fc1.coe' with file 'C:/Users/Jeff/Version2016_4/system_wrapper_v2/fc1.coe'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jan 14 10:48:07 2018] Launched synth_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/synth_1/runme.log
[Sun Jan 14 10:48:07 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/runme.log
file copy -force C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/design_1_wrapper.sysdef C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {4 1243 328} [get_bd_cells xlconcat_0]
startgroup
set_property -dict [list CONFIG.IN1_WIDTH.VALUE_SRC USER CONFIG.IN0_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {2} CONFIG.IN0_WIDTH {24} CONFIG.IN1_WIDTH {8}] [get_bd_cells xlconcat_0]
endgroup
delete_bd_objs [get_bd_nets TopModule_0_addrb]
connect_bd_net [get_bd_pins TopModule_0/addrb] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins blk_mem_gen_0/addrb]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addrb is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTB
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {24} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
endgroup
set_property location {4 1191 191} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins xlconstant_0/dout]
save_bd_design
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [BD 41-235] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TopModule_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-2] test_ip: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.0-1] test_ip: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Generated Block Design Tcl file C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 54ef48e8db707052; cache size = 31.115 MB.
[Sun Jan 14 11:06:26 2018] Launched design_1_xlconcat_0_0_synth_1, design_1_xlconstant_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_xlconcat_0_0_synth_1: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/design_1_xlconcat_0_0_synth_1/runme.log
design_1_xlconstant_0_0_synth_1: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/design_1_xlconstant_0_0_synth_1/runme.log
synth_1: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/synth_1/runme.log
[Sun Jan 14 11:06:26 2018] Launched impl_1...
Run output will be captured here: C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2660.688 ; gain = 47.277
file copy -force C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/impl_1/design_1_wrapper.sysdef C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
endgroup
launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk -hwspec C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 14 11:39:57 2018...
