<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab10.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CSR_Latch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="CSR_Latch.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="CSR_Latch_drc.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="D_FlipFlop.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_FlipFlop_D_FlipFlop_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_FlipFlop_D_FlipFlop_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="D_FlipFlop_D_FlipFlop_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="D_FlipFlop_D_FlipFlop_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="D_FlipFlop_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MS_FlipFlop.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MS_FlipFlop.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="MS_FlipFlop.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MS_FlipFlop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MS_FlipFlop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MS_FlipFlop.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MS_FlipFlop.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MS_FlipFlop.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MS_FlipFlop.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MS_FlipFlop.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="MS_FlipFlop.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MS_FlipFlop.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MS_FlipFlop_MS_FlipFlop_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MS_FlipFlop_MS_FlipFlop_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MS_FlipFlop_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MS_FlipFlop_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MS_FlipFlop_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MS_FlipFlop_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1637569002" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1637569002">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638183288" xil_pn:in_ck="-972057228212169742" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1638183288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="D_FlipFlop_sim.v"/>
      <outfile xil_pn:name="MS_FlipFlop_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1638184099" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7690833241088253569" xil_pn:start_ts="1638184099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638184101" xil_pn:in_ck="-1427503863721127164" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6916919459052918707" xil_pn:start_ts="1638184099">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CSR_Latch.vf"/>
      <outfile xil_pn:name="D_FlipFlop.vf"/>
      <outfile xil_pn:name="MS_FlipFlop.vf"/>
    </transform>
    <transform xil_pn:end_ts="1637569004" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8768086940094148945" xil_pn:start_ts="1637569004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1638184101" xil_pn:in_ck="5651078095885038685" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1638184101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CSR_Latch.vf"/>
      <outfile xil_pn:name="D_FlipFlop.vf"/>
      <outfile xil_pn:name="D_FlipFlop_sim.v"/>
      <outfile xil_pn:name="MS_FlipFlop.vf"/>
      <outfile xil_pn:name="MS_FlipFlop_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1638184103" xil_pn:in_ck="5651078095885038685" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2392429356331631871" xil_pn:start_ts="1638184101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_FlipFlop_D_FlipFlop_sch_tb_beh.prj"/>
      <outfile xil_pn:name="D_FlipFlop_D_FlipFlop_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1638184103" xil_pn:in_ck="-8134909062761559646" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4089823117708055742" xil_pn:start_ts="1638184103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="D_FlipFlop_D_FlipFlop_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1637570252" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1637570252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637570254" xil_pn:in_ck="8443601308428888744" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2721895306056346911" xil_pn:start_ts="1637570252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="CSR_Latch.vf"/>
      <outfile xil_pn:name="MS_FlipFlop.vf"/>
    </transform>
    <transform xil_pn:end_ts="1637570254" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8768086940094148945" xil_pn:start_ts="1637570254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637570254" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1637570254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637570254" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8318263950614402133" xil_pn:start_ts="1637570254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1637570254" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1637570254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1637570254" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3557045782157408475" xil_pn:start_ts="1637570254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1637570269" xil_pn:in_ck="3069547719460587970" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="7109436086432178098" xil_pn:start_ts="1637570254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MS_FlipFlop.jhd"/>
      <outfile xil_pn:name="MS_FlipFlop.lso"/>
      <outfile xil_pn:name="MS_FlipFlop.ngc"/>
      <outfile xil_pn:name="MS_FlipFlop.ngr"/>
      <outfile xil_pn:name="MS_FlipFlop.prj"/>
      <outfile xil_pn:name="MS_FlipFlop.stx"/>
      <outfile xil_pn:name="MS_FlipFlop.syr"/>
      <outfile xil_pn:name="MS_FlipFlop.xst"/>
      <outfile xil_pn:name="MS_FlipFlop_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1637570270" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5865282787328558595" xil_pn:start_ts="1637570269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1637570281" xil_pn:in_ck="2441924096107110314" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7671469203519553965" xil_pn:start_ts="1637570270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MS_FlipFlop.bld"/>
      <outfile xil_pn:name="MS_FlipFlop.ngd"/>
      <outfile xil_pn:name="MS_FlipFlop_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1637570313" xil_pn:in_ck="2466724831186810946" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="1307078288329540827" xil_pn:start_ts="1637570302">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MS_FlipFlop_map.map"/>
      <outfile xil_pn:name="MS_FlipFlop_map.mrp"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
