<dec f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h' l='36' type='1'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h' l='35'>// Used for LDRD register pairs</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='330' c='_ZNK4llvm19ARMBaseRegisterInfo21getRegAllocationHintsENS_8RegisterENS_8ArrayRefItEERNS_15SmallVectorImplItEERKNS_15MachineFunctionEPKNS_10VirtRegMapEPKNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='377' u='r' c='_ZNK4llvm19ARMBaseRegisterInfo18updateRegAllocHintENS_8RegisterES1_RNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='390' u='r' c='_ZNK4llvm19ARMBaseRegisterInfo18updateRegAllocHintENS_8RegisterES1_RNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='392' u='r' c='_ZNK4llvm19ARMBaseRegisterInfo18updateRegAllocHintENS_8RegisterES1_RNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2452' u='r' c='_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt13RescheduleOpsEPN4llvm17MachineBasicBlockERNS1_15SmallVectorImplIPNS1_12MachineInstrEEEjbRNS1_8DenseMapIS6_8386297'/>
