# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/8c62/hdl" --include "/opt/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../../Verilog_src/ntt/bitreverse.v" \
"../../../../../Verilog_src/ntt/btf_unified.v" \
"../../../../../Verilog_src/ntt/modadd.v" \
"../../../../../Verilog_src/ntt/moddiv_by_2.v" \
"../../../../../Verilog_src/ntt/modmul.v" \
"../../../../../Verilog_src/ntt/modred_64.v" \
"../../../../../Verilog_src/ntt/modsub.v" \
"../../../../../Verilog_src/ntt/ntt_memory_wrapper.v" \
"../../../../../Verilog_src/ntt/ntt_sdf_wrapper.v" \
"../../../../../Verilog_src/ntt/sdf_stage.v" \
"../../../../../Verilog_src/ntt/shiftreg.v" \
"../../../../../Verilog_src/ntt/tw_roms.v" \
"../../../../../Verilog_src/ntt/tw_roms_wrapper.v" \

sv xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/8c62/hdl" --include "/opt/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../project_1.srcs/sources_1/imports/wlmont/csa_2.sv" \
"../../../../project_1.srcs/sources_1/imports/wlmont/csa_tree.sv" \
"../../../../project_1.srcs/sources_1/imports/wlmont/int_mult_add.sv" \
"../../../../../Verilog_src/ntt/intmul.v" \
"../../../../project_1.srcs/sources_1/imports/wlmont/wlmont.sv" \
"../../../../project_1.srcs/sources_1/imports/wlmont/wlmont_sub.sv" \

verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/cryptoprocessor/ipshared/8c62/hdl" --include "/opt/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../../Verilog_src/ntt/ntt_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
