$date
	Thu Nov 10 17:43:19 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 1 ! t_P1 $end
$var wire 1 " t_P10 $end
$var wire 1 # t_P13 $end
$var wire 1 $ t_P4 $end
$var integer 32 % cew_Error_Count [31:0] $end
$var integer 32 & cew_Test_Count [31:0] $end
$var reg 1 ' t_P11 $end
$var reg 1 ( t_P12 $end
$var reg 1 ) t_P14 $end
$var reg 1 * t_P2 $end
$var reg 1 + t_P3 $end
$var reg 1 , t_P5 $end
$var reg 1 - t_P6 $end
$var reg 1 . t_P7 $end
$var reg 1 / t_P8 $end
$var reg 1 0 t_P9 $end
$scope module cut $end
$var wire 1 1 P11 $end
$var wire 1 2 P12 $end
$var wire 1 3 P14 $end
$var wire 1 4 P2 $end
$var wire 1 5 P3 $end
$var wire 1 6 P5 $end
$var wire 1 7 P6 $end
$var wire 1 8 P7 $end
$var wire 1 9 P8 $end
$var wire 1 : P9 $end
$var reg 1 ; P1 $end
$var reg 1 < P10 $end
$var reg 1 = P13 $end
$var reg 1 > P4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x>
x=
x<
1;
x:
x9
08
x7
x6
05
04
13
x2
x1
x0
x/
0.
x-
x,
0+
0*
1)
x(
x'
b1 &
b0 %
x$
x#
x"
1!
$end
#1
0;
0!
1+
15
b10 &
#2
0+
05
1*
14
b11 &
#3
1+
15
b100 &
#4
1>
1$
0-
07
0,
06
b101 &
#5
0>
0$
1-
17
b110 &
#6
0-
07
1,
16
b111 &
#7
1-
17
b1000 &
#8
1<
1"
00
0:
0/
09
b1001 &
#9
0<
0"
10
1:
b1010 &
#10
00
0:
1/
19
b1011 &
#11
10
1:
b1100 &
#12
1=
1#
0(
02
0'
01
b1101 &
#13
0=
0#
1(
12
b1110 &
#14
0(
02
1'
11
b1111 &
#15
1(
12
b10000 &
#17
