{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.677829",
   "Default View_TopLeft":"1292,-127",
   "ExpandedHierarchyInLayout":"",
   "HierExpandStatus_comment_0":"false",
   "comment_0":"This is the custom IP",
   "commentid":"comment_0|",
   "font_comment_0":"10",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port DDR3_0 -pg 1 -lvl 12 -x 3830 -y 670 -defaultsOSRD
preplace port port-id_CLK_100MHZ -pg 1 -lvl 0 -x -510 -y -60 -defaultsOSRD
preplace port port-id_RST_PB -pg 1 -lvl 0 -x -510 -y 210 -defaultsOSRD
preplace port port-id_PB_1 -pg 1 -lvl 12 -x 3830 -y -790 -defaultsOSRD -right
preplace port port-id_PB_2 -pg 1 -lvl 12 -x 3830 -y -810 -defaultsOSRD -right
preplace port port-id_PB_3 -pg 1 -lvl 12 -x 3830 -y -830 -defaultsOSRD -right
preplace port port-id_SW_0 -pg 1 -lvl 12 -x 3830 -y -750 -defaultsOSRD -right
preplace port port-id_SW_1 -pg 1 -lvl 12 -x 3830 -y -770 -defaultsOSRD -right
preplace port port-id_UART_RX -pg 1 -lvl 12 -x 3830 -y 70 -defaultsOSRD -right
preplace port port-id_UART_TX -pg 1 -lvl 12 -x 3830 -y 90 -defaultsOSRD
preplace port port-id_DISPLAY_MOSI -pg 1 -lvl 12 -x 3830 -y 250 -defaultsOSRD
preplace port port-id_DISPLAY_SCLK -pg 1 -lvl 12 -x 3830 -y 290 -defaultsOSRD
preplace port port-id_DISPLAY_MISO -pg 1 -lvl 12 -x 3830 -y 270 -defaultsOSRD -right
preplace port port-id_LED_4 -pg 1 -lvl 12 -x 3830 -y 410 -defaultsOSRD
preplace port port-id_MB_RST -pg 1 -lvl 12 -x 3830 -y 10 -defaultsOSRD
preplace port port-id_MB_CLK -pg 1 -lvl 12 -x 3830 -y -20 -defaultsOSRD
preplace port port-id_USD_MOSI -pg 1 -lvl 12 -x 3830 -y 490 -defaultsOSRD
preplace port port-id_USD_MISO -pg 1 -lvl 12 -x 3830 -y 510 -defaultsOSRD -right
preplace port port-id_USD_SCLK -pg 1 -lvl 12 -x 3830 -y 530 -defaultsOSRD
preplace port port-id_USD_CD -pg 1 -lvl 12 -x 3830 -y -850 -defaultsOSRD -right
preplace portBus DISPLAY_CSn -pg 1 -lvl 12 -x 3830 -y 310 -defaultsOSRD
preplace portBus gpio2_io_o_0 -pg 1 -lvl 12 -x 3830 -y -390 -defaultsOSRD
preplace portBus ADC_IRQ_DONE -pg 1 -lvl 12 -x 3830 -y -310 -defaultsOSRD
preplace portBus USD_CSn -pg 1 -lvl 12 -x 3830 -y 550 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -x 440 -y -250 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -x 900 -y -470 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -x 440 -y -70 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 3 -x 440 -y 140 -defaultsOSRD
preplace inst proc_sys_reset_CPU -pg 1 -lvl 5 -x 1200 -y 230 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x -340 -y -60 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -x -340 -y 210 -defaultsOSRD
preplace inst smartconnect_CPU -pg 1 -lvl 6 -x 1590 -y -620 -defaultsOSRD
preplace inst axi_clock_converter_0 -pg 1 -lvl 6 -x 1590 -y -220 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 7 -x 2170 -y -490 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 11 -x 3700 -y -560 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 7 -x 2170 -y -250 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 7 -x 2170 -y 80 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 7 -x 2170 -y 800 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 9 -x 2710 -y 790 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 10 -x 3410 -y -490 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 10 -x 3410 -y -310 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 8 -x 2470 -y 760 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 7 -x 2170 -y 280 -defaultsOSRD
preplace inst smartconnect_DDR3 -pg 1 -lvl 3 -x 440 -y 520 -defaultsOSRD
preplace inst proc_sys_reset_DDR3 -pg 1 -lvl 3 -x 440 -y 930 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x -30 -y 950 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 2 -x -30 -y 840 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 3 -x 440 -y 720 -defaultsOSRD
preplace inst axi_quad_spi_1 -pg 1 -lvl 7 -x 2170 -y 520 -defaultsOSRD
preplace netloc CLK_100MHZ_1 1 0 1 N -60
preplace netloc DISPLAY_MISO_1 1 7 5 N 270 N 270 N 270 NJ 270 NJ
preplace netloc PB_1_1 1 10 2 3580 -790 NJ
preplace netloc PB_2_1 1 10 2 3570 -810 NJ
preplace netloc PB_3_1 1 10 2 3560 -830 N
preplace netloc RST_PB_1 1 0 3 -490 130 N 130 N
preplace netloc SW_0_1 1 10 2 3600 -750 NJ
preplace netloc SW_1_1 1 10 2 3590 -770 NJ
preplace netloc axi_gpio_0_gpio2_io_o 1 7 5 NJ -460 N -460 3300 -390 N -390 NJ
preplace netloc axi_quad_spi_0_io0_o 1 7 5 NJ 250 N 250 N 250 NJ 250 N
preplace netloc axi_quad_spi_0_sck_o 1 7 5 N 290 N 290 N 290 NJ 290 NJ
preplace netloc axi_quad_spi_0_ss_o 1 7 5 N 310 N 310 N 310 NJ 310 NJ
preplace netloc axi_timer_0_interrupt 1 7 2 N -220 2560
preplace netloc axi_uartlite_0_interrupt 1 7 2 N 110 2550
preplace netloc axi_uartlite_0_tx 1 7 5 NJ 90 N 90 N 90 N 90 NJ
preplace netloc clk_wiz_1_clk_out2 1 2 2 150 270 690
preplace netloc clk_wiz_1_clk_out3 1 2 2 130 260 680
preplace netloc clk_wiz_1_clk_out4 1 3 4 710 120 N 120 NJ 120 1770
preplace netloc clk_wiz_1_locked 1 3 2 N 170 1000
preplace netloc mdm_1_debug_sys_rst 1 3 2 740 100 1010
preplace netloc microblaze_0_Clk 1 2 10 130 -370 730 -240 1030 -240 1400 -490 2000 -20 N -20 N -20 N -20 N -20 N
preplace netloc mig_7series_0_init_calib_complete 1 3 9 780 670 1020 410 N 410 N 410 NJ 410 N 410 N 410 3600 410 N
preplace netloc mig_7series_0_mmcm_locked 1 2 2 160 620 700
preplace netloc mig_7series_0_ui_clk 1 2 4 170 430 750 -200 N -200 N
preplace netloc mig_7series_0_ui_clk_sync_rst 1 1 3 -180 610 N 610 680
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 4 200 600 770 -180 N -180 N
preplace netloc proc_sys_reset_CPU_peripheral_aresetn 1 5 2 1410 -470 1980
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 3 3 800 90 1020 100 1370J
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 10 190 30 710 110 N 110 1420 -10 N -10 N -10 N -10 N -10 N -10 3800
preplace netloc rx_0_1 1 7 5 N 70 N 70 N 70 N 70 N
preplace netloc util_ds_buf_0_BUFG_O 1 1 2 N -60 120
preplace netloc util_vector_logic_0_Res 1 1 4 N 210 140 250 780 210 N
preplace netloc util_vector_logic_1_Res 1 2 1 120 840n
preplace netloc xlconcat_0_dout 1 7 5 N -500 N -500 3310 -430 N -430 3800
preplace netloc xlconcat_1_dout 1 6 4 2030 700 NJ 700 N 700 2800
preplace netloc xlconstant_0_dout 1 2 1 N 950
preplace netloc xlconstant_1_dout 1 8 1 2620 760n
preplace netloc xlconstant_3_dout 1 10 1 N -490
preplace netloc xlslice_0_Dout 1 10 2 NJ -310 N
preplace netloc clk_wiz_1_clk_out5 1 3 4 760J 130 NJ 130 NJ 130 1750
preplace netloc axi_quad_spi_1_io0_o 1 7 5 NJ 490 NJ 490 NJ 490 NJ 490 NJ
preplace netloc io1_i_0_1 1 7 5 N 510 N 510 N 510 N 510 N
preplace netloc axi_quad_spi_1_ss_o 1 7 5 NJ 550 NJ 550 NJ 550 NJ 550 NJ
preplace netloc axi_quad_spi_1_sck_o 1 7 5 NJ 530 NJ 530 NJ 530 NJ 530 NJ
preplace netloc USD_CD_1 1 10 2 3550 -850 N
preplace netloc axi_clock_converter_0_M_AXI 1 2 5 180 -350 N -350 N -350 N -350 1750
preplace netloc axi_intc_0_interrupt 1 2 6 140 -360 NJ -360 N -360 NJ -360 N -360 2310
preplace netloc microblaze_0_M_AXI_DC 1 3 3 700J -570 N -570 1380
preplace netloc microblaze_0_M_AXI_DP 1 3 3 680J -580 N -580 1370
preplace netloc microblaze_0_M_AXI_IC 1 3 3 720J -560 N -560 1390
preplace netloc microblaze_0_debug 1 2 2 200 -140 680J
preplace netloc microblaze_0_dlmb_1 1 3 1 690 -500n
preplace netloc microblaze_0_ilmb_1 1 3 1 710 -480n
preplace netloc mig_7series_0_DDR3 1 3 9 N 680 1030 670 N 670 N 670 N 670 N 670 N 670 N 670 N
preplace netloc smartconnect_0_M00_AXI 1 2 2 190 440 680
preplace netloc smartconnect_CPU_M00_AXI 1 6 1 2030 -680n
preplace netloc smartconnect_CPU_M01_AXI 1 6 1 2020 -660n
preplace netloc smartconnect_CPU_M02_AXI 1 6 1 2010 -640n
preplace netloc smartconnect_CPU_M03_AXI 1 6 1 1990 -620n
preplace netloc smartconnect_CPU_M04_AXI 1 6 1 1760 -600n
preplace netloc smartconnect_CPU_M06_AXI 1 5 2 1430 -480 1750
preplace netloc smartconnect_CPU_M05_AXI 1 6 1 1780 -580n
preplace cgraphic comment_0 place bot 2316 -292 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 -510 -340 -30 440 900 1200 1590 2170 2470 2710 3410 3700 3830
pagesize -pg 1 -db -bbox -sgen -650 -2490 4290 1270
"
}
{
   "da_mb_cnt":"2"
}
{
   "/comment_0":"comment_0"
}