

================================================================
== Vitis HLS Report for 'compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1'
================================================================
* Date:           Sat Dec 11 19:29:39 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.515 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_423_1  |        ?|        ?|         7|          3|          3|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 3, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 10 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 11 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges"   --->   Operation 15 'read' 'num_of_edges_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_8 = load i32 %i" [GAT_compute.cpp:425]   --->   Operation 20 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln423 = icmp_eq  i32 %i_8, i32 %num_of_edges_read" [GAT_compute.cpp:423]   --->   Operation 21 'icmp' 'icmp_ln423' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.88ns)   --->   "%add_ln423 = add i32 %i_8, i32 1" [GAT_compute.cpp:423]   --->   Operation 22 'add' 'add_ln423' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln423 = br i1 %icmp_ln423, void %.split5, void %._crit_edge26.loopexit.exitStub" [GAT_compute.cpp:423]   --->   Operation 23 'br' 'br_ln423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln425 = trunc i32 %i_8" [GAT_compute.cpp:425]   --->   Operation 24 'trunc' 'trunc_ln425' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %trunc_ln425, i1 0" [GAT_compute.cpp:425]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln425 = zext i10 %shl_ln" [GAT_compute.cpp:425]   --->   Operation 26 'zext' 'zext_ln425' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %zext_ln425" [GAT_compute.cpp:425]   --->   Operation 27 'getelementptr' 'edge_list_addr' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.20ns)   --->   "%edge_list_load = load i10 %edge_list_addr" [GAT_compute.cpp:425]   --->   Operation 28 'load' 'edge_list_load' <Predicate = (!icmp_ln423)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln425 = or i10 %shl_ln, i10 1" [GAT_compute.cpp:425]   --->   Operation 29 'or' 'or_ln425' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln425_1 = zext i10 %or_ln425" [GAT_compute.cpp:425]   --->   Operation 30 'zext' 'zext_ln425_1' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%edge_list_addr_1 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln425_1" [GAT_compute.cpp:425]   --->   Operation 31 'getelementptr' 'edge_list_addr_1' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.20ns)   --->   "%edge_list_load_1 = load i10 %edge_list_addr_1" [GAT_compute.cpp:425]   --->   Operation 32 'load' 'edge_list_load_1' <Predicate = (!icmp_ln423)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln423 = store i32 %add_ln423, i32 %i" [GAT_compute.cpp:423]   --->   Operation 33 'store' 'store_ln423' <Predicate = (!icmp_ln423)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 34 [1/2] (1.20ns)   --->   "%edge_list_load = load i10 %edge_list_addr" [GAT_compute.cpp:425]   --->   Operation 34 'load' 'edge_list_load' <Predicate = (!icmp_ln423)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln425_1 = trunc i32 %edge_list_load" [GAT_compute.cpp:425]   --->   Operation 35 'trunc' 'trunc_ln425_1' <Predicate = (!icmp_ln423)> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (0.99ns) (grouped into DSP with root node add_ln425_1)   --->   "%mul_ln425 = mul i16 %trunc_ln425_1, i16 200" [GAT_compute.cpp:425]   --->   Operation 36 'mul' 'mul_ln425' <Predicate = (!icmp_ln423)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/2] (1.20ns)   --->   "%edge_list_load_1 = load i10 %edge_list_addr_1" [GAT_compute.cpp:425]   --->   Operation 37 'load' 'edge_list_load_1' <Predicate = (!icmp_ln423)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln425_2 = trunc i32 %edge_list_load_1" [GAT_compute.cpp:425]   --->   Operation 38 'trunc' 'trunc_ln425_2' <Predicate = (!icmp_ln423)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 39 [2/3] (0.99ns) (grouped into DSP with root node add_ln425_1)   --->   "%mul_ln425 = mul i16 %trunc_ln425_1, i16 200" [GAT_compute.cpp:425]   --->   Operation 39 'mul' 'mul_ln425' <Predicate = (!icmp_ln423)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 40 [1/3] (0.00ns) (grouped into DSP with root node add_ln425_1)   --->   "%mul_ln425 = mul i16 %trunc_ln425_1, i16 200" [GAT_compute.cpp:425]   --->   Operation 40 'mul' 'mul_ln425' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 41 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln425_1 = add i16 %mul_ln425, i16 %trunc_ln425_2" [GAT_compute.cpp:425]   --->   Operation 41 'add' 'add_ln425_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln423)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.89>
ST_5 : Operation 42 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln425_1 = add i16 %mul_ln425, i16 %trunc_ln425_2" [GAT_compute.cpp:425]   --->   Operation 42 'add' 'add_ln425_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln425_2 = zext i16 %add_ln425_1" [GAT_compute.cpp:425]   --->   Operation 43 'zext' 'zext_ln425_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%connectivity_mask_addr = getelementptr i32 %connectivity_mask, i64 0, i64 %zext_ln425_2" [GAT_compute.cpp:425]   --->   Operation 44 'getelementptr' 'connectivity_mask_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 45 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (1.24ns)   --->   "%connectivity_mask_load = load i16 %connectivity_mask_addr" [GAT_compute.cpp:425]   --->   Operation 46 'load' 'connectivity_mask_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_5 : Operation 47 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln425_2" [GAT_compute.cpp:425]   --->   Operation 47 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln425 = store i64 %zext_ln425_2, i64 %reuse_addr_reg" [GAT_compute.cpp:425]   --->   Operation 48 'store' 'store_ln425' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.51>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 49 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_6 : Operation 50 [1/2] (1.24ns)   --->   "%connectivity_mask_load = load i16 %connectivity_mask_addr" [GAT_compute.cpp:425]   --->   Operation 50 'load' 'connectivity_mask_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln425)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %connectivity_mask_load" [GAT_compute.cpp:425]   --->   Operation 51 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln425 = add i32 %reuse_select, i32 1" [GAT_compute.cpp:425]   --->   Operation 52 'add' 'add_ln425' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln425 = store i32 %add_ln425, i32 %reuse_reg" [GAT_compute.cpp:425]   --->   Operation 53 'store' 'store_ln425' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.24>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln423 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_8" [GAT_compute.cpp:423]   --->   Operation 54 'specpipeline' 'specpipeline_ln423' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln423 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [GAT_compute.cpp:423]   --->   Operation 55 'specloopname' 'specloopname_ln423' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.24ns)   --->   "%store_ln425 = store i32 %add_ln425, i16 %connectivity_mask_addr" [GAT_compute.cpp:425]   --->   Operation 56 'store' 'store_ln425' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.27ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', GAT_compute.cpp:425) on local variable 'i' [15]  (0 ns)
	'add' operation ('add_ln423', GAT_compute.cpp:423) [17]  (0.88 ns)
	'store' operation ('store_ln423', GAT_compute.cpp:423) of variable 'add_ln423', GAT_compute.cpp:423 on local variable 'i' [46]  (0.387 ns)

 <State 2>: 2.2ns
The critical path consists of the following:
	'load' operation ('edge_list_load', GAT_compute.cpp:425) on array 'edge_list' [26]  (1.2 ns)
	'mul' operation of DSP[34] ('mul_ln425', GAT_compute.cpp:425) [28]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[34] ('mul_ln425', GAT_compute.cpp:425) [28]  (0.996 ns)

 <State 4>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[34] ('mul_ln425', GAT_compute.cpp:425) [28]  (0 ns)
	'add' operation of DSP[34] ('add_ln425_1', GAT_compute.cpp:425) [34]  (0.645 ns)

 <State 5>: 1.89ns
The critical path consists of the following:
	'add' operation of DSP[34] ('add_ln425_1', GAT_compute.cpp:425) [34]  (0.645 ns)
	'getelementptr' operation ('connectivity_mask_addr', GAT_compute.cpp:425) [36]  (0 ns)
	'load' operation ('connectivity_mask_load', GAT_compute.cpp:425) on array 'connectivity_mask' [39]  (1.25 ns)

 <State 6>: 2.52ns
The critical path consists of the following:
	'load' operation ('connectivity_mask_load', GAT_compute.cpp:425) on array 'connectivity_mask' [39]  (1.25 ns)
	'select' operation ('reuse_select', GAT_compute.cpp:425) [41]  (0 ns)
	'add' operation ('add_ln425', GAT_compute.cpp:425) [42]  (0.88 ns)
	'store' operation ('store_ln425', GAT_compute.cpp:425) of variable 'add_ln425', GAT_compute.cpp:425 on local variable 'reuse_reg' [44]  (0.387 ns)

 <State 7>: 1.25ns
The critical path consists of the following:
	'store' operation ('store_ln425', GAT_compute.cpp:425) of variable 'add_ln425', GAT_compute.cpp:425 on array 'connectivity_mask' [43]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
