V3 7
FL $XILINX/verilog/src/glbl.v 2007/05/19.02:52:56 J.36
MO work/glbl FL $XILINX/verilog/src/glbl.v
FL F:/ECE/HDL_Design/Class/Mux_DeMux/DeCoder_2_4/DeCoder_2_4/DeCoder_2_4.v 2021/10/30.13:23:20 J.36
MO work/DeCoder_2_4 \
      FL F:/ECE/HDL_Design/Class/Mux_DeMux/DeCoder_2_4/DeCoder_2_4/DeCoder_2_4.v
FL F:/ECE/HDL_Design/Class/Mux_DeMux/DeCoder_2_4/DeCoder_2_4/DeCoder_2_4_TB.v 2021/10/30.13:26:27 J.36
MO work/DeCoder_2_4_TB \
      FL F:/ECE/HDL_Design/Class/Mux_DeMux/DeCoder_2_4/DeCoder_2_4/DeCoder_2_4_TB.v \
      MI DeCoder_2_4
