var pipelineJSON='{"2671233600":{"nodes":[{"name":"FFwd Src", "id":3159462896, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"FFwd Src", "id":3159641888, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"+", "id":3159912384, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"+", "id":3160047456, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"Compare", "id":3160186832, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"Select", "id":3160275424, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"Compare", "id":3160321984, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"/", "id":3160823968, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"225 (0xE1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":87}]], "type":"inst"}, {"name":"_P_extent_1", "id":3160959088, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"_P_extent_1", "id":3161279792, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]], "type":"inst"}, {"name":"Entry", "id":3161414832, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":3207978256, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":3159912384, "to":3160047456, "details":[{"type":"table", "Width":"32"}]}, {"from":3160047456, "to":3159462896, "details":[{"type":"table", "Width":"33"}]}, {"from":3160186832, "to":3160275424, "details":[{"type":"table", "Width":"1"}]}, {"from":3160275424, "to":3159912384, "details":[{"type":"table", "Width":"32"}]}, {"from":3160321984, "to":3159641888, "details":[{"type":"table", "Width":"1"}]}, {"from":3160823968, "to":3160186832, "details":[{"type":"table", "Width":"32"}]}, {"from":3160823968, "to":3160275424, "details":[{"type":"table", "Width":"32"}]}, {"from":3160959088, "to":3160321984, "details":[{"type":"table", "Width":"32"}]}, {"from":3161279792, "to":3160823968, "details":[{"type":"table", "Width":"32"}]}]}, "2671316976":{"nodes":[{"name":"Loop Orch", "id":3025088320, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"And", "id":3025133904, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"Select", "id":3154805616, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":86}]], "type":"inst"}, {"name":"FFwd Dest", "id":3154938976, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"FFwd Dest", "id":3156527824, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"Loop Orch", "id":3156797968, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"Entry", "id":3158145088, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":3207974704, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":3025088320, "to":3207974704, "details":[{"type":"table", "Width":"1"}]}, {"from":3025133904, "to":3025088320, "details":[{"type":"table", "Width":"1"}]}, {"from":3025133904, "to":3154805616, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3025133904, "to":3156797968, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3025133904, "to":3207974704, "details":[{"type":"table", "Width":"1"}]}, {"from":3154805616, "to":3025133904, "details":[{"type":"table", "Width":"33"}]}, {"from":3154805616, "to":3154805616, "details":[{"type":"table", "Width":"33"}]}, {"from":3154938976, "to":3025133904, "details":[{"type":"table", "Width":"1"}]}, {"from":3156527824, "to":3154805616, "details":[{"type":"table", "Width":"33"}]}, {"from":3156797968, "to":3154805616, "details":[{"type":"table", "Width":"1"}]}, {"from":3156797968, "to":3207974704, "details":[{"type":"table", "Width":"1"}]}]}, "2671585168":{"nodes":[{"name":"Loop Orch", "id":2683461904, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":90}]], "type":"inst"}, {"name":"Loop Orch", "id":2686835424, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"_P_serializer_mem_channel", "id":2749120032, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_serializer_mem_channel\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":83}]], "type":"inst"}, {"name":"Xor", "id":2753708320, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"Entry", "id":2876102064, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"<<", "id":2879976112, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"4 (0x4)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":93}]], "type":"inst"}, {"name":"And", "id":2881605680, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":90}]], "type":"inst"}, {"name":"Loop Orch", "id":2882548784, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"FFwd Dest", "id":2890550800, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2947615664, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":94}]], "type":"inst"}, {"name":"\'_4,_addr_temp\'", "id":2970008992, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_4,_addr_temp\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":86}]], "type":"inst"}, {"name":"+", "id":2999664064, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":97}]], "type":"inst"}, {"name":"Loop Orch", "id":3009663824, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"FFwd Dest", "id":3195855072, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "type":"inst"}, {"name":"Exit", "id":3207962928, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Feedback", "id":3224482144, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_4,_addr_temp\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":97}]], "type":"inst"}], "links":[{"from":2683461904, "to":3207962928, "details":[{"type":"table", "Width":"1"}]}, {"from":2686835424, "to":3224482144, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2749120032, "to":2947615664, "details":[{"type":"table", "Width":"64"}]}, {"from":2753708320, "to":3207962928, "details":[{"type":"table", "Width":"1"}]}, {"from":2876102064, "to":2686835424, "details":[{"type":"table", "Width":"40"}]}, {"from":2876102064, "to":2881605680, "details":[{"type":"table", "Width":"40"}]}, {"from":2876102064, "to":2882548784, "details":[{"type":"table", "Width":"40"}]}, {"from":2876102064, "to":3009663824, "details":[{"type":"table", "Width":"40"}]}, {"from":2879976112, "to":2947615664, "details":[{"type":"table", "Width":"32"}]}, {"from":2881605680, "to":2683461904, "details":[{"type":"table", "Width":"1"}]}, {"from":2881605680, "to":2686835424, "details":[{"type":"table", "Width":"1"}]}, {"from":2881605680, "to":2881605680, "details":[{"type":"table", "Width":"1"}]}, {"from":2881605680, "to":2882548784, "details":[{"type":"table", "Width":"1"}]}, {"from":2881605680, "to":3009663824, "details":[{"type":"table", "Width":"1"}]}, {"from":2881605680, "to":3207962928, "details":[{"type":"table", "Width":"1"}]}, {"from":2882548784, "to":2970008992, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2890550800, "to":2753708320, "details":[{"type":"table", "Width":"1"}]}, {"from":2947615664, "to":3207962928, "details":[{"type":"table", "Width":"64"}]}, {"from":2970008992, "to":2879976112, "details":[{"type":"table", "Width":"32"}]}, {"from":2970008992, "to":2999664064, "details":[{"type":"table", "Width":"32"}]}, {"from":2999664064, "to":3224482144, "details":[{"type":"table", "Width":"32"}]}, {"from":3009663824, "to":3207962928, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3195855072, "to":2881605680, "details":[{"type":"table", "Width":"1"}]}, {"from":3224482144, "to":2970008992, "reverse":1, "details":[{"type":"table", "Width":"32"}]}]}, "2700522768":{"nodes":[{"name":"+", "id":2685249968, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "type":"inst"}, {"name":"Select", "id":2759103680, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "type":"inst"}, {"name":"+", "id":2759150976, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "type":"inst"}, {"name":"FFwd Src", "id":2862629792, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":123}]], "type":"inst"}, {"name":"<<", "id":2890537632, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"14 (0xE)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":123}]], "type":"inst"}, {"name":"/", "id":2914335264, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"225 (0xE1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":123}]], "type":"inst"}, {"name":"Compare", "id":2922247968, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "type":"inst"}, {"name":"<<", "id":2923251536, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"11 (0xB)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":123}]], "type":"inst"}, {"name":"FFwd Src", "id":2944298704, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "type":"inst"}, {"name":"FFwd Src", "id":2957892032, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "type":"inst"}, {"name":"+", "id":2983561088, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":123}]], "type":"inst"}, {"name":"_P_extent_1", "id":3023194528, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":105}]], "type":"inst"}, {"name":"+", "id":3076221360, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2304 (0x900)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":125}]], "type":"inst"}, {"name":"Compare", "id":3080100256, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "type":"inst"}, {"name":"Entry", "id":3184276016, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":3207962336, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":2685249968, "to":2957892032, "details":[{"type":"table", "Width":"33"}]}, {"from":2759103680, "to":2759150976, "details":[{"type":"table", "Width":"32"}]}, {"from":2759150976, "to":2685249968, "details":[{"type":"table", "Width":"32"}]}, {"from":2890537632, "to":2983561088, "details":[{"type":"table", "Width":"32"}]}, {"from":2914335264, "to":2862629792, "details":[{"type":"table", "Width":"32"}]}, {"from":2914335264, "to":2890537632, "details":[{"type":"table", "Width":"32"}]}, {"from":2914335264, "to":2923251536, "details":[{"type":"table", "Width":"32"}]}, {"from":2922247968, "to":2944298704, "details":[{"type":"table", "Width":"1"}]}, {"from":2923251536, "to":2983561088, "details":[{"type":"table", "Width":"32"}]}, {"from":2983561088, "to":3076221360, "details":[{"type":"table", "Width":"32"}]}, {"from":3023194528, "to":2914335264, "details":[{"type":"table", "Width":"32"}]}, {"from":3076221360, "to":2759103680, "details":[{"type":"table", "Width":"32"}]}, {"from":3076221360, "to":2922247968, "details":[{"type":"table", "Width":"32"}]}, {"from":3076221360, "to":3080100256, "details":[{"type":"table", "Width":"32"}]}, {"from":3080100256, "to":2759103680, "details":[{"type":"table", "Width":"1"}]}]}, "2700745856":{"nodes":[{"name":"\'_122,_PFeeder_cycle_temp\'", "id":2835750352, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_122,_PFeeder_cycle_temp\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":111}]], "type":"inst"}, {"name":"/", "id":2839881136, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"2304 (0x900)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":133}]], "type":"inst"}, {"name":"Compare", "id":2841064368, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":132}]], "type":"inst"}, {"name":"Loop Orch", "id":2859079280, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "type":"inst"}, {"name":"Entry", "id":2877620672, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Xor", "id":2878919216, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "type":"inst"}, {"name":"reg", "id":2879222000, "details":[{"type":"table", "Instruction":"reg"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":171}]], "type":"inst"}, {"name":"+", "id":2879683360, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":131}]], "type":"inst"}, {"name":"Feedback", "id":2881975056, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_122,_PFeeder_cycle_temp\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":262}]], "type":"inst"}, {"name":"Loop Orch", "id":2885546592, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "type":"inst"}, {"name":"FFwd Dest", "id":2892729632, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":123}]], "type":"inst"}, {"name":"Select", "id":2900234944, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":257}]], "type":"inst"}, {"name":"And", "id":2910397264, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "type":"inst"}, {"name":"*", "id":2917371840, "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"-2304 (0xFFFFF700)"}], "type":"inst"}, {"name":"FFwd Dest", "id":2920616224, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "type":"inst"}, {"name":"+", "id":2932768320, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":262}]], "type":"inst"}, {"name":"And", "id":2970692672, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "type":"inst"}, {"name":"And", "id":2977918064, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":138}]], "type":"inst"}, {"name":"<<", "id":3012309248, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":136}]], "type":"inst"}, {"name":"FFwd Dest", "id":3016108080, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "type":"inst"}, {"name":"FFwd Dest", "id":3028420048, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "type":"inst"}, {"name":"Compare", "id":3031354000, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":137}]], "type":"inst"}, {"name":"Exit", "id":3207959968, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"160", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":2835750352, "to":2839881136, "details":[{"type":"table", "Width":"32"}]}, {"from":2835750352, "to":2879222000, "details":[{"type":"table", "Width":"32"}]}, {"from":2835750352, "to":2879683360, "details":[{"type":"table", "Width":"32"}]}, {"from":2835750352, "to":2932768320, "details":[{"type":"table", "Width":"32"}]}, {"from":2839881136, "to":2917371840, "details":[{"type":"table", "Width":"32"}]}, {"from":2839881136, "to":3031354000, "details":[{"type":"table", "Width":"32"}]}, {"from":2841064368, "to":2977918064, "details":[{"type":"table", "Width":"1"}]}, {"from":2859079280, "to":3207959968, "details":[{"type":"table", "Width":"1"}]}, {"from":2878919216, "to":3207959968, "details":[{"type":"table", "Width":"1"}]}, {"from":2879222000, "to":3207959968, "details":[{"type":"table", "Width":"32"}]}, {"from":2879683360, "to":2841064368, "details":[{"type":"table", "Width":"32"}]}, {"from":2881975056, "to":2835750352, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":2885546592, "to":2835750352, "details":[{"type":"table", "Width":"1"}]}, {"from":2885546592, "to":2900234944, "details":[{"type":"table", "Width":"1"}]}, {"from":2885546592, "to":3207959968, "details":[{"type":"table", "Width":"1"}]}, {"from":2892729632, "to":3012309248, "details":[{"type":"table", "Width":"32"}]}, {"from":2900234944, "to":2900234944, "details":[{"type":"table", "Width":"33"}]}, {"from":2900234944, "to":2910397264, "details":[{"type":"table", "Width":"33"}]}, {"from":2910397264, "to":2859079280, "details":[{"type":"table", "Width":"1"}]}, {"from":2910397264, "to":2881975056, "details":[{"type":"table", "Width":"1"}]}, {"from":2910397264, "to":2885546592, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2910397264, "to":2900234944, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2910397264, "to":3207959968, "details":[{"type":"table", "Width":"1"}]}, {"from":2917371840, "to":2879683360, "details":[{"type":"table", "Width":"32"}]}, {"from":2920616224, "to":2900234944, "details":[{"type":"table", "Width":"33"}]}, {"from":2932768320, "to":2881975056, "details":[{"type":"table", "Width":"32"}]}, {"from":2970692672, "to":2878919216, "details":[{"type":"table", "Width":"1"}]}, {"from":2977918064, "to":2970692672, "details":[{"type":"table", "Width":"1"}]}, {"from":2977918064, "to":3207959968, "details":[{"type":"table", "Width":"1"}]}, {"from":3012309248, "to":3031354000, "details":[{"type":"table", "Width":"32"}]}, {"from":3012309248, "to":3207959968, "details":[{"type":"table", "Width":"32"}]}, {"from":3016108080, "to":2970692672, "details":[{"type":"table", "Width":"1"}]}, {"from":3028420048, "to":2910397264, "details":[{"type":"table", "Width":"1"}]}, {"from":3031354000, "to":2977918064, "details":[{"type":"table", "Width":"1"}]}]}, "2701110640":{"nodes":[], "links":[], "message":"Graph contains too many nodes to render."}, "2862904160":{"nodes":[{"name":"Compare", "id":3197894928, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}, {"name":"Select", "id":3198804080, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}, {"name":"Exit", "id":3201554112, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"_P_extent_1", "id":3203547040, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":273}]], "type":"inst"}, {"name":"Compare", "id":3206030192, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}, {"name":"_P_extent_1", "id":3206341920, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":273}]], "type":"inst"}, {"name":"FFwd Src", "id":3209082320, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}, {"name":"FFwd Src", "id":3210145488, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}, {"name":"+", "id":3210252512, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}, {"name":"Entry", "id":3210556064, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"/", "id":3210614672, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"225 (0xE1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":278}]], "type":"inst"}, {"name":"+", "id":3211994624, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}], "links":[{"from":3197894928, "to":3198804080, "details":[{"type":"table", "Width":"1"}]}, {"from":3198804080, "to":3210252512, "details":[{"type":"table", "Width":"32"}]}, {"from":3203547040, "to":3210614672, "details":[{"type":"table", "Width":"32"}]}, {"from":3206030192, "to":3209082320, "details":[{"type":"table", "Width":"1"}]}, {"from":3206341920, "to":3206030192, "details":[{"type":"table", "Width":"32"}]}, {"from":3210252512, "to":3211994624, "details":[{"type":"table", "Width":"32"}]}, {"from":3210614672, "to":3197894928, "details":[{"type":"table", "Width":"32"}]}, {"from":3210614672, "to":3198804080, "details":[{"type":"table", "Width":"32"}]}, {"from":3211994624, "to":3210145488, "details":[{"type":"table", "Width":"33"}]}]}, "2976654976":{"nodes":[{"name":"FFwd Src", "id":3184979040, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "type":"inst"}, {"name":"FFwd Src", "id":3184998080, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "type":"inst"}, {"name":"FFwd Src", "id":3185013360, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":315}]], "type":"inst"}, {"name":"+", "id":3185017120, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "type":"inst"}, {"name":"+", "id":3185022880, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "type":"inst"}, {"name":"Select", "id":3185026640, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "type":"inst"}, {"name":"Compare", "id":3185028592, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "type":"inst"}, {"name":"Compare", "id":3185032464, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "type":"inst"}, {"name":"+", "id":3185036208, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2304 (0x900)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":317}]], "type":"inst"}, {"name":"+", "id":3185087744, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":315}]], "type":"inst"}, {"name":"<<", "id":3185097136, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"14 (0xE)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":315}]], "type":"inst"}, {"name":"<<", "id":3185106656, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"11 (0xB)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":315}]], "type":"inst"}, {"name":"/", "id":3185110464, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"225 (0xE1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":315}]], "type":"inst"}, {"name":"_P_extent_1", "id":3185125696, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":297}]], "type":"inst"}, {"name":"Entry", "id":3185129504, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":3202675712, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":3185017120, "to":3184979040, "details":[{"type":"table", "Width":"33"}]}, {"from":3185022880, "to":3185017120, "details":[{"type":"table", "Width":"32"}]}, {"from":3185026640, "to":3185022880, "details":[{"type":"table", "Width":"32"}]}, {"from":3185028592, "to":3185026640, "details":[{"type":"table", "Width":"1"}]}, {"from":3185032464, "to":3184998080, "details":[{"type":"table", "Width":"1"}]}, {"from":3185036208, "to":3185026640, "details":[{"type":"table", "Width":"32"}]}, {"from":3185036208, "to":3185028592, "details":[{"type":"table", "Width":"32"}]}, {"from":3185036208, "to":3185032464, "details":[{"type":"table", "Width":"32"}]}, {"from":3185087744, "to":3185036208, "details":[{"type":"table", "Width":"32"}]}, {"from":3185097136, "to":3185087744, "details":[{"type":"table", "Width":"32"}]}, {"from":3185106656, "to":3185087744, "details":[{"type":"table", "Width":"32"}]}, {"from":3185110464, "to":3185013360, "details":[{"type":"table", "Width":"32"}]}, {"from":3185110464, "to":3185097136, "details":[{"type":"table", "Width":"32"}]}, {"from":3185110464, "to":3185106656, "details":[{"type":"table", "Width":"32"}]}, {"from":3185125696, "to":3185110464, "details":[{"type":"table", "Width":"32"}]}]}, "2976974368":{"nodes":[{"name":"Loop Orch", "id":3198561088, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}, {"name":"Loop Orch", "id":3198695136, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}, {"name":"Exit", "id":3200881616, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Select", "id":3201336256, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"And", "id":3201503200, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}, {"name":"FFwd Dest", "id":3201522048, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}, {"name":"Entry", "id":3210000768, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Dest", "id":3210138512, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}], "links":[{"from":3198561088, "to":3200881616, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3198561088, "to":3201336256, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3198695136, "to":3200881616, "details":[{"type":"table", "Width":"1"}]}, {"from":3201336256, "to":3201336256, "details":[{"type":"table", "Width":"33"}]}, {"from":3201336256, "to":3201503200, "details":[{"type":"table", "Width":"33"}]}, {"from":3201503200, "to":3198561088, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3201503200, "to":3198695136, "details":[{"type":"table", "Width":"1"}]}, {"from":3201503200, "to":3200881616, "details":[{"type":"table", "Width":"1"}]}, {"from":3201503200, "to":3201336256, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3201522048, "to":3201336256, "details":[{"type":"table", "Width":"33"}]}, {"from":3210138512, "to":3201503200, "details":[{"type":"table", "Width":"1"}]}]}, "2990873344":{"nodes":[{"name":"32-bit Integer Remainder", "id":2699826672, "details":[{"type":"table", "Instruction":"32-bit Integer Remainder"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":284}]], "type":"inst"}, {"name":"Exit", "id":2973262448, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"128", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Loop Orch", "id":3185290672, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}, {"name":"Loop Orch", "id":3185372592, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":281}]], "type":"inst"}, {"name":"Feedback", "id":3185393072, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_128,_addr_temp\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":289}]], "type":"inst"}, {"name":"Loop Orch", "id":3185395296, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Loop Orch", "id":3185515952, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}, {"name":"And", "id":3185518048, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":281}]], "type":"inst"}, {"name":"FFwd Dest", "id":3185538528, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}, {"name":"+", "id":3185569248, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":289}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3185608112, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":286}]], "type":"inst"}, {"name":"_W_serializer_mem_channel", "id":3185649072, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_W_serializer_mem_channel\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":274}]], "type":"inst"}, {"name":"<<", "id":3185661408, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"4 (0x4)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":285}]], "type":"inst"}, {"name":"FFwd Dest", "id":3205714976, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}, {"name":"Xor", "id":3211317968, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "type":"inst"}, {"name":"\'_128,_addr_temp\'", "id":3211365920, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_128,_addr_temp\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "type":"inst"}, {"name":"Entry", "id":3211834784, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":3185290672, "to":2973262448, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3185372592, "to":2973262448, "details":[{"type":"table", "Width":"1"}]}, {"from":3185393072, "to":3211365920, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":3185395296, "to":3185393072, "details":[{"type":"table", "Width":"1"}]}, {"from":3185515952, "to":3211365920, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3185518048, "to":2973262448, "details":[{"type":"table", "Width":"1"}]}, {"from":3185518048, "to":3185290672, "details":[{"type":"table", "Width":"1"}]}, {"from":3185518048, "to":3185372592, "details":[{"type":"table", "Width":"1"}]}, {"from":3185518048, "to":3185395296, "details":[{"type":"table", "Width":"1"}]}, {"from":3185518048, "to":3185515952, "details":[{"type":"table", "Width":"1"}]}, {"from":3185518048, "to":3185518048, "details":[{"type":"table", "Width":"1"}]}, {"from":3185538528, "to":3185518048, "details":[{"type":"table", "Width":"1"}]}, {"from":3185569248, "to":3185393072, "details":[{"type":"table", "Width":"32"}]}, {"from":3185608112, "to":2973262448, "details":[{"type":"table", "Width":"64"}]}, {"from":3185649072, "to":3185608112, "details":[{"type":"table", "Width":"64"}]}, {"from":3185661408, "to":3185608112, "details":[{"type":"table", "Width":"32"}]}, {"from":2699826672, "to":3185661408, "details":[{"type":"table", "Width":"32"}]}, {"from":3205714976, "to":3211317968, "details":[{"type":"table", "Width":"1"}]}, {"from":3211317968, "to":2973262448, "details":[{"type":"table", "Width":"1"}]}, {"from":3211365920, "to":3185569248, "details":[{"type":"table", "Width":"32"}]}, {"from":3211365920, "to":2699826672, "details":[{"type":"table", "Width":"32"}]}, {"from":3211365920, "to":2699826672, "details":[{"type":"table", "Width":"32"}]}, {"from":3211365920, "to":2699826672, "details":[{"type":"table", "Width":"32"}]}, {"from":3211834784, "to":3185290672, "details":[{"type":"table", "Width":"40"}]}, {"from":3211834784, "to":3185395296, "details":[{"type":"table", "Width":"40"}]}, {"from":3211834784, "to":3185515952, "details":[{"type":"table", "Width":"40"}]}, {"from":3211834784, "to":3185518048, "details":[{"type":"table", "Width":"40"}]}]}, "3005358880":{"nodes":[], "links":[], "message":"Graph contains too many nodes to render."}, "3010819312":{"nodes":[{"name":"Loop Orch", "id":3184546880, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "type":"inst"}, {"name":"Feedback", "id":3184573488, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_247,_WFeeder_cycle_temp\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":455}]], "type":"inst"}, {"name":"And", "id":3184575440, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "type":"inst"}, {"name":"FFwd Dest", "id":3184594480, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "type":"inst"}, {"name":"+", "id":3184604000, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":455}]], "type":"inst"}, {"name":"reg", "id":3184607808, "details":[{"type":"table", "Instruction":"reg"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":363}]], "type":"inst"}, {"name":"Xor", "id":3184611568, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "type":"inst"}, {"name":"And", "id":3184613648, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "type":"inst"}, {"name":"FFwd Dest", "id":3184630608, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "type":"inst"}, {"name":"And", "id":3184682064, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":330}]], "type":"inst"}, {"name":"Compare", "id":3184685872, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":329}]], "type":"inst"}, {"name":"Compare", "id":3184691584, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":324}]], "type":"inst"}, {"name":"+", "id":3184695392, "details":[{"type":"table", "Instruction":"32-bit Integer Add"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":323}]], "type":"inst"}, {"name":"*", "id":3184699152, "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Constant Operand":"-2304 (0xFFFFF700)"}], "type":"inst"}, {"name":"/", "id":3184701104, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"2304 (0x900)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":325}]], "type":"inst"}, {"name":"\'_247,_WFeeder_cycle_temp\'", "id":3184710752, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_247,_WFeeder_cycle_temp\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":303}]], "type":"inst"}, {"name":"<<", "id":3184718192, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":328}]], "type":"inst"}, {"name":"FFwd Dest", "id":3184733472, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":315}]], "type":"inst"}, {"name":"Select", "id":3184737232, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":450}]], "type":"inst"}, {"name":"FFwd Dest", "id":3184762032, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "type":"inst"}, {"name":"Loop Orch", "id":3184826768, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "type":"inst"}, {"name":"Entry", "id":3184878176, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":3209178016, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"160", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":3184546880, "to":3209178016, "details":[{"type":"table", "Width":"1"}]}, {"from":3184573488, "to":3184710752, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":3184575440, "to":3184546880, "details":[{"type":"table", "Width":"1"}]}, {"from":3184575440, "to":3184573488, "details":[{"type":"table", "Width":"1"}]}, {"from":3184575440, "to":3184737232, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3184575440, "to":3184826768, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3184575440, "to":3209178016, "details":[{"type":"table", "Width":"1"}]}, {"from":3184594480, "to":3184575440, "details":[{"type":"table", "Width":"1"}]}, {"from":3184604000, "to":3184573488, "details":[{"type":"table", "Width":"32"}]}, {"from":3184607808, "to":3209178016, "details":[{"type":"table", "Width":"32"}]}, {"from":3184611568, "to":3209178016, "details":[{"type":"table", "Width":"1"}]}, {"from":3184613648, "to":3184611568, "details":[{"type":"table", "Width":"1"}]}, {"from":3184630608, "to":3184613648, "details":[{"type":"table", "Width":"1"}]}, {"from":3184682064, "to":3184613648, "details":[{"type":"table", "Width":"1"}]}, {"from":3184682064, "to":3209178016, "details":[{"type":"table", "Width":"1"}]}, {"from":3184685872, "to":3184682064, "details":[{"type":"table", "Width":"1"}]}, {"from":3184691584, "to":3184682064, "details":[{"type":"table", "Width":"1"}]}, {"from":3184695392, "to":3184691584, "details":[{"type":"table", "Width":"32"}]}, {"from":3184699152, "to":3184695392, "details":[{"type":"table", "Width":"32"}]}, {"from":3184701104, "to":3184685872, "details":[{"type":"table", "Width":"32"}]}, {"from":3184701104, "to":3184699152, "details":[{"type":"table", "Width":"32"}]}, {"from":3184710752, "to":3184604000, "details":[{"type":"table", "Width":"32"}]}, {"from":3184710752, "to":3184607808, "details":[{"type":"table", "Width":"32"}]}, {"from":3184710752, "to":3184695392, "details":[{"type":"table", "Width":"32"}]}, {"from":3184710752, "to":3184701104, "details":[{"type":"table", "Width":"32"}]}, {"from":3184718192, "to":3184685872, "details":[{"type":"table", "Width":"32"}]}, {"from":3184718192, "to":3209178016, "details":[{"type":"table", "Width":"32"}]}, {"from":3184733472, "to":3184718192, "details":[{"type":"table", "Width":"32"}]}, {"from":3184737232, "to":3184575440, "details":[{"type":"table", "Width":"33"}]}, {"from":3184737232, "to":3184737232, "details":[{"type":"table", "Width":"33"}]}, {"from":3184762032, "to":3184737232, "details":[{"type":"table", "Width":"33"}]}, {"from":3184826768, "to":3184710752, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3184826768, "to":3184737232, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3184826768, "to":3209178016, "reverse":1, "details":[{"type":"table", "Width":"1"}]}]}, "3021580272":{"nodes":[], "links":[], "message":"Graph contains too many nodes to render."}, "3060740224":{"nodes":[{"name":"16-bit Integer Remainder", "id":2782070736, "details":[{"type":"table", "Instruction":"16-bit Integer Remainder"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":564}]], "type":"inst"}, {"name":"+", "id":2832926896, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":483}]], "type":"inst"}, {"name":"And", "id":2832931152, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":660}]], "type":"inst"}, {"name":"And", "id":2832932768, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":660}]], "type":"inst"}, {"name":"And", "id":2833018624, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":660}]], "type":"inst"}, {"name":"Compare", "id":2833020240, "details":[{"type":"table", "Instruction":"16-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":659}]], "type":"inst"}, {"name":"Loop Orch", "id":3161240080, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"Loop Orch", "id":3161654128, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":483}]], "type":"inst"}, {"name":"Feedback", "id":3161928512, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"?", "id":3162198256, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"Feedback", "id":3162658608, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_A_s0_ci_kx_ky_coo_mx_my_y_x\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":483}]], "type":"inst"}, {"name":"Loop Orch", "id":3163012160, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"Feedback", "id":3163059264, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"And", "id":3163283792, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":483}]], "type":"inst"}, {"name":"FFwd Dest", "id":3163553904, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"And", "id":3164318384, "details":[{"type":"table", "Instruction":"16-bit And", "Constant Operand":"768 (0x300)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":659}]], "type":"inst"}, {"name":"And", "id":3164320000, "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"255 (0xFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":652}]], "type":"inst"}, {"name":"Compare", "id":3164324464, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":652}]], "type":"inst"}, {"name":"And", "id":3164542928, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":620}]], "type":"inst"}, {"name":"And", "id":3164544544, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":628}]], "type":"inst"}, {"name":"+", "id":3164549008, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1536 (0xFFFFFA00)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":627}]], "type":"inst"}, {"name":"Compare", "id":3164588544, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":627}]], "type":"inst"}, {"name":"Compare", "id":3164590160, "details":[{"type":"table", "Instruction":"16-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":623}]], "type":"inst"}, {"name":"+", "id":3164594624, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-2304 (0xFFFFF700)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":616}]], "type":"inst"}, {"name":"And", "id":3164676416, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":573}]], "type":"inst"}, {"name":"Compare", "id":3164678032, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":616}]], "type":"inst"}, {"name":"Compare", "id":3164721968, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":575}]], "type":"inst"}, {"name":"Compare", "id":3164723584, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":573}]], "type":"inst"}, {"name":"Or", "id":3164728048, "details":[{"type":"table", "Instruction":"32-bit Or"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":573}]], "type":"inst"}, {"name":">>", "id":3164819232, "details":[{"type":"table", "Instruction":"16-bit Logical Right Shift", "Constant Operand":"8 (0x8)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":568}]], "type":"inst"}, {"name":"16-bit Integer Remainder", "id":3164952528, "details":[{"type":"table", "Instruction":"16-bit Integer Remainder"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":567}]], "type":"inst"}, {"name":"Compare", "id":3170230544, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":509}]], "type":"inst"}, {"name":"Compare", "id":3171331376, "details":[{"type":"table", "Instruction":"16-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":566}]], "type":"inst"}, {"name":"And", "id":3192616912, "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":571}]], "type":"inst"}, {"name":"Xor", "id":3200480752, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":509}]], "type":"inst"}, {"name":"FFwd Dest", "id":3200626112, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":479}]], "type":"inst"}, {"name":"Compare", "id":3200646720, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":619}]], "type":"inst"}, {"name":"FFwd Dest", "id":3213779232, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"Xor", "id":3214137664, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"Or", "id":3227243840, "details":[{"type":"table", "Instruction":"1-bit Or"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":509}]], "type":"inst"}, {"name":"?", "id":3227525360, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"Entry", "id":3227529296, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"\'_A_s0_ci_kx_ky_coo_mx_my_y_x\'", "id":3227635776, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_A_s0_ci_kx_ky_coo_mx_my_y_x\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":483}]], "type":"inst"}, {"name":"Exit", "id":3308686560, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"64", "Exit FIFO Width":"160", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":2832926896, "to":3162658608, "details":[{"type":"table", "Width":"32"}]}, {"from":2832931152, "to":2833018624, "details":[{"type":"table", "Width":"1"}]}, {"from":2832932768, "to":2832931152, "details":[{"type":"table", "Width":"1"}]}, {"from":2833018624, "to":3308686560, "details":[{"type":"table", "Width":"1"}]}, {"from":2833020240, "to":2832932768, "details":[{"type":"table", "Width":"1"}]}, {"from":3161240080, "to":3308686560, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3161654128, "to":3308686560, "details":[{"type":"table", "Width":"1"}]}, {"from":3161928512, "to":3162198256, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3162198256, "to":3161928512, "details":[{"type":"table", "Width":"1"}]}, {"from":3162198256, "to":3308686560, "details":[{"type":"table", "Width":"1"}]}, {"from":3162658608, "to":3227635776, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":3163012160, "to":3308686560, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3163059264, "to":3227525360, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":3163283792, "to":3161240080, "details":[{"type":"table", "Width":"1"}]}, {"from":3163283792, "to":3161654128, "details":[{"type":"table", "Width":"1"}]}, {"from":3163283792, "to":3161928512, "details":[{"type":"table", "Width":"1"}]}, {"from":3163283792, "to":3162658608, "details":[{"type":"table", "Width":"1"}]}, {"from":3163283792, "to":3163012160, "details":[{"type":"table", "Width":"1"}]}, {"from":3163283792, "to":3163059264, "details":[{"type":"table", "Width":"1"}]}, {"from":3163283792, "to":3163283792, "details":[{"type":"table", "Width":"1"}]}, {"from":3163283792, "to":3308686560, "details":[{"type":"table", "Width":"1"}]}, {"from":3163553904, "to":3163283792, "details":[{"type":"table", "Width":"1"}]}, {"from":3164318384, "to":2833020240, "details":[{"type":"table", "Width":"16"}]}, {"from":3164320000, "to":3164324464, "details":[{"type":"table", "Width":"32"}]}, {"from":3164324464, "to":2832932768, "details":[{"type":"table", "Width":"1"}]}, {"from":3164542928, "to":2832931152, "details":[{"type":"table", "Width":"1"}]}, {"from":3164542928, "to":3308686560, "details":[{"type":"table", "Width":"1"}]}, {"from":3164544544, "to":3308686560, "details":[{"type":"table", "Width":"1"}]}, {"from":3164549008, "to":3164588544, "details":[{"type":"table", "Width":"32"}]}, {"from":3164588544, "to":2833018624, "details":[{"type":"table", "Width":"1"}]}, {"from":3164588544, "to":3164544544, "details":[{"type":"table", "Width":"1"}]}, {"from":3164590160, "to":3164544544, "details":[{"type":"table", "Width":"1"}]}, {"from":3164594624, "to":3164678032, "details":[{"type":"table", "Width":"32"}]}, {"from":3164676416, "to":3308686560, "details":[{"type":"table", "Width":"1"}]}, {"from":3164678032, "to":3164542928, "details":[{"type":"table", "Width":"1"}]}, {"from":3164721968, "to":3308686560, "details":[{"type":"table", "Width":"1"}]}, {"from":3164723584, "to":3164676416, "details":[{"type":"table", "Width":"1"}]}, {"from":3164728048, "to":3164723584, "details":[{"type":"table", "Width":"32"}]}, {"from":3164819232, "to":3164590160, "details":[{"type":"table", "Width":"16"}]}, {"from":3164819232, "to":3164728048, "details":[{"type":"table", "Width":"16"}]}, {"from":3164952528, "to":3164318384, "details":[{"type":"table", "Width":"64"}]}, {"from":3164952528, "to":3164819232, "details":[{"type":"table", "Width":"64"}]}, {"from":3170230544, "to":3200480752, "details":[{"type":"table", "Width":"1"}]}, {"from":3170230544, "to":3308686560, "details":[{"type":"table", "Width":"1"}]}, {"from":3171331376, "to":3164676416, "details":[{"type":"table", "Width":"1"}]}, {"from":2782070736, "to":3164549008, "details":[{"type":"table", "Width":"64"}]}, {"from":2782070736, "to":3171331376, "details":[{"type":"table", "Width":"64"}]}, {"from":3192616912, "to":3164728048, "details":[{"type":"table", "Width":"32"}]}, {"from":3192616912, "to":3200646720, "details":[{"type":"table", "Width":"32"}]}, {"from":3200480752, "to":3227243840, "details":[{"type":"table", "Width":"1"}]}, {"from":3200626112, "to":3170230544, "details":[{"type":"table", "Width":"32"}]}, {"from":3200646720, "to":3164542928, "details":[{"type":"table", "Width":"1"}]}, {"from":3213779232, "to":3214137664, "details":[{"type":"table", "Width":"1"}]}, {"from":3214137664, "to":3227243840, "details":[{"type":"table", "Width":"1"}]}, {"from":3214137664, "to":3308686560, "details":[{"type":"table", "Width":"1"}]}, {"from":3227243840, "to":3308686560, "details":[{"type":"table", "Width":"1"}]}, {"from":3227525360, "to":3163059264, "details":[{"type":"table", "Width":"32"}]}, {"from":3227525360, "to":3170230544, "details":[{"type":"table", "Width":"32"}]}, {"from":3227525360, "to":3192616912, "details":[{"type":"table", "Width":"32"}]}, {"from":3227529296, "to":3161240080, "details":[{"type":"table", "Width":"128"}]}, {"from":3227529296, "to":3162198256, "details":[{"type":"table", "Width":"128"}]}, {"from":3227529296, "to":3163012160, "details":[{"type":"table", "Width":"128"}]}, {"from":3227529296, "to":3163283792, "details":[{"type":"table", "Width":"128"}]}, {"from":3227529296, "to":3227525360, "details":[{"type":"table", "Width":"128"}]}, {"from":3227529296, "to":3227635776, "details":[{"type":"table", "Width":"128"}]}, {"from":3227529296, "to":3308686560, "details":[{"type":"table", "Width":"128"}]}, {"from":3227635776, "to":2782070736, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":2782070736, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":2832926896, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":2782070736, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":2782070736, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":2782070736, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":2782070736, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":2782070736, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":2782070736, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":2782070736, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":2782070736, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":2782070736, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164320000, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164594624, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164721968, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164952528, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164952528, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164952528, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164952528, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164952528, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164952528, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164952528, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164952528, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164952528, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164952528, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164952528, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164952528, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164952528, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164952528, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164952528, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":3164952528, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":2782070736, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":2782070736, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":2782070736, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":2782070736, "details":[{"type":"table", "Width":"32"}]}, {"from":3227635776, "to":2782070736, "details":[{"type":"table", "Width":"32"}]}]}, "3082090096":{"nodes":[{"name":"_P_extent_1", "id":2860739872, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":461}]], "type":"inst"}, {"name":"Entry", "id":2914063232, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":3069672032, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Compare", "id":3181532864, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"+", "id":3181648608, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"FFwd Src", "id":3181671792, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":479}]], "type":"inst"}, {"name":"+", "id":3181694976, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"Select", "id":3224864304, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"<<", "id":3224871472, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":479}]], "type":"inst"}, {"name":"Compare", "id":3224873264, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"/", "id":3224879536, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"225 (0xE1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "type":"inst"}, {"name":"Or", "id":3224891984, "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":480}]], "type":"inst"}, {"name":"FFwd Src", "id":3224896592, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"FFwd Src", "id":3224948560, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}], "links":[{"from":2860739872, "to":3224879536, "details":[{"type":"table", "Width":"32"}]}, {"from":3181532864, "to":3224864304, "details":[{"type":"table", "Width":"1"}]}, {"from":3181648608, "to":3181694976, "details":[{"type":"table", "Width":"32"}]}, {"from":3181694976, "to":3224896592, "details":[{"type":"table", "Width":"33"}]}, {"from":3224864304, "to":3181648608, "details":[{"type":"table", "Width":"32"}]}, {"from":3224871472, "to":3181671792, "details":[{"type":"table", "Width":"32"}]}, {"from":3224871472, "to":3224891984, "details":[{"type":"table", "Width":"32"}]}, {"from":3224873264, "to":3224948560, "details":[{"type":"table", "Width":"1"}]}, {"from":3224879536, "to":3224871472, "details":[{"type":"table", "Width":"32"}]}, {"from":3224891984, "to":3181532864, "details":[{"type":"table", "Width":"32"}]}, {"from":3224891984, "to":3224864304, "details":[{"type":"table", "Width":"32"}]}, {"from":3224891984, "to":3224873264, "details":[{"type":"table", "Width":"32"}]}]}, "3115238240":{"nodes":[{"name":"Loop Orch", "id":3060296016, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"FFwd Dest", "id":3176542560, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"Entry", "id":3177214848, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Select", "id":3200468864, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":633}]], "type":"inst"}, {"name":"FFwd Dest", "id":3200629824, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"Feedback", "id":3213728560, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_A_s0_n_mk\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"+", "id":3213730672, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"+", "id":3227493264, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"4608 (0x1200)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":483}]], "type":"inst"}, {"name":"And", "id":3227638400, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"\'_C_pipe_iter_temp\'", "id":3227644432, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_C_pipe_iter_temp\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":476}]], "type":"inst"}, {"name":"Feedback", "id":3227644960, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_C_pipe_iter_temp\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":483}]], "type":"inst"}, {"name":"Loop Orch", "id":3227667920, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"\'_A_s0_n_mk\'", "id":3227669360, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_A_s0_n_mk\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "type":"inst"}, {"name":"Exit", "id":3333621824, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":3060296016, "to":3200468864, "details":[{"type":"table", "Width":"1"}]}, {"from":3060296016, "to":3227644432, "details":[{"type":"table", "Width":"1"}]}, {"from":3060296016, "to":3227669360, "details":[{"type":"table", "Width":"1"}]}, {"from":3060296016, "to":3333621824, "details":[{"type":"table", "Width":"1"}]}, {"from":3176542560, "to":3200468864, "details":[{"type":"table", "Width":"33"}]}, {"from":3200468864, "to":3200468864, "details":[{"type":"table", "Width":"33"}]}, {"from":3200468864, "to":3227638400, "details":[{"type":"table", "Width":"33"}]}, {"from":3200629824, "to":3227638400, "details":[{"type":"table", "Width":"1"}]}, {"from":3213728560, "to":3227669360, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":3213730672, "to":3213728560, "details":[{"type":"table", "Width":"32"}]}, {"from":3227493264, "to":3227644960, "details":[{"type":"table", "Width":"32"}]}, {"from":3227638400, "to":3060296016, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3227638400, "to":3200468864, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":3227638400, "to":3213728560, "details":[{"type":"table", "Width":"1"}]}, {"from":3227638400, "to":3227644960, "details":[{"type":"table", "Width":"1"}]}, {"from":3227638400, "to":3227667920, "details":[{"type":"table", "Width":"1"}]}, {"from":3227638400, "to":3333621824, "details":[{"type":"table", "Width":"1"}]}, {"from":3227644432, "to":3227493264, "details":[{"type":"table", "Width":"32"}]}, {"from":3227644432, "to":3333621824, "details":[{"type":"table", "Width":"32"}]}, {"from":3227644960, "to":3227644432, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":3227667920, "to":3333621824, "details":[{"type":"table", "Width":"1"}]}, {"from":3227669360, "to":3213730672, "details":[{"type":"table", "Width":"32"}]}, {"from":3227669360, "to":3333621824, "details":[{"type":"table", "Width":"32"}]}]}, "3495813776":{"nodes":[{"name":"<<", "id":2764816560, "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"3 (0x3)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":742}]], "type":"inst"}, {"name":"_unloader_mem_channel", "id":2764873392, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_unloader_mem_channel\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":731}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2766612272, "details":[{"type":"table", "Instruction":"Pointer Computation"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":743}]], "type":"inst"}, {"name":"+", "id":2767252016, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":745}]], "type":"inst"}, {"name":"Feedback", "id":2768110800, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'_386,_addr_temp\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":745}]], "type":"inst"}, {"name":"Entry", "id":2769463616, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"\'_386,_addr_temp\'", "id":2771920976, "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'_386,_addr_temp\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":734}]], "type":"inst"}, {"name":"Exit", "id":3163680144, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":2764816560, "to":2766612272, "details":[{"type":"table", "Width":"32"}]}, {"from":2764873392, "to":2766612272, "details":[{"type":"table", "Width":"64"}]}, {"from":2766612272, "to":3163680144, "details":[{"type":"table", "Width":"64"}]}, {"from":2767252016, "to":2768110800, "details":[{"type":"table", "Width":"32"}]}, {"from":2768110800, "to":2771920976, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":2769463616, "to":2768110800, "details":[{"type":"table", "Width":"24"}]}, {"from":2769463616, "to":2771920976, "details":[{"type":"table", "Width":"24"}]}, {"from":2771920976, "to":2764816560, "details":[{"type":"table", "Width":"32"}]}, {"from":2771920976, "to":2767252016, "details":[{"type":"table", "Width":"32"}]}]}, "3496129968":{"nodes":[{"name":"Entry", "id":2772937408, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Exit", "id":3162237968, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"8", "Exit FIFO Width":"264", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":2772937408, "to":3162237968, "details":[{"type":"table", "Width":"512"}]}]}, "3496187808":{"nodes":[{"name":"Select", "id":2760809456, "details":[{"type":"table", "Instruction":"32-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "type":"inst"}, {"name":"Compare", "id":2764944432, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "type":"inst"}, {"name":"FFwd Src", "id":2765661136, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "type":"inst"}, {"name":"+", "id":2765803216, "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "type":"inst"}, {"name":"Compare", "id":2771330368, "details":[{"type":"table", "Instruction":"32-bit Integer Compare"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "type":"inst"}, {"name":"+", "id":2772446656, "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "type":"inst"}, {"name":"FFwd Src", "id":2772581168, "details":[{"type":"table", "Instruction":"FFwd Source"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "type":"inst"}, {"name":"Exit", "id":3135415728, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"_P_extent_1", "id":3192215968, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"_P_extent_1", "id":3197986112, "details":[{"type":"table", "Instruction":"Input Synchronization for \'_P_extent_1\'"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]], "type":"inst"}, {"name":"Entry", "id":3200791680, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"/", "id":3209382032, "details":[{"type":"table", "Instruction":"32-bit Integer Divide", "Constant Operand":"225 (0xE1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":735}]], "type":"inst"}], "links":[{"from":2760809456, "to":2772446656, "details":[{"type":"table", "Width":"32"}]}, {"from":2764944432, "to":2765661136, "details":[{"type":"table", "Width":"1"}]}, {"from":2765803216, "to":2772581168, "details":[{"type":"table", "Width":"33"}]}, {"from":2771330368, "to":2760809456, "details":[{"type":"table", "Width":"1"}]}, {"from":2772446656, "to":2765803216, "details":[{"type":"table", "Width":"32"}]}, {"from":3192215968, "to":2764944432, "details":[{"type":"table", "Width":"32"}]}, {"from":3197986112, "to":3209382032, "details":[{"type":"table", "Width":"32"}]}, {"from":3209382032, "to":2760809456, "details":[{"type":"table", "Width":"32"}]}, {"from":3209382032, "to":2771330368, "details":[{"type":"table", "Width":"32"}]}]}, "3496199376":{"nodes":[{"name":"Loop Orch", "id":2758628416, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "type":"inst"}, {"name":"Entry", "id":2758873008, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"FFwd Dest", "id":2765796112, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "type":"inst"}, {"name":"Select", "id":2770210512, "details":[{"type":"table", "Instruction":"33-bit Select"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":734}]], "type":"inst"}, {"name":"FFwd Dest", "id":2772006224, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "type":"inst"}, {"name":"And", "id":2773186048, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "type":"inst"}, {"name":"Loop Orch", "id":2773351680, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "type":"inst"}, {"name":"Exit", "id":3170779376, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"16", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":2758628416, "to":2770210512, "details":[{"type":"table", "Width":"1"}]}, {"from":2758628416, "to":3170779376, "details":[{"type":"table", "Width":"1"}]}, {"from":2765796112, "to":2773186048, "details":[{"type":"table", "Width":"1"}]}, {"from":2770210512, "to":2770210512, "details":[{"type":"table", "Width":"33"}]}, {"from":2770210512, "to":2773186048, "details":[{"type":"table", "Width":"33"}]}, {"from":2772006224, "to":2770210512, "details":[{"type":"table", "Width":"33"}]}, {"from":2773186048, "to":2758628416, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2773186048, "to":2770210512, "reverse":1, "details":[{"type":"table", "Width":"1"}]}, {"from":2773186048, "to":2773351680, "details":[{"type":"table", "Width":"1"}]}, {"from":2773186048, "to":3170779376, "details":[{"type":"table", "Width":"1"}]}, {"from":2773351680, "to":3170779376, "details":[{"type":"table", "Width":"1"}]}]}, "3496592144":{"nodes":[{"name":"FFwd Dest", "id":2761072768, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "type":"inst"}, {"name":"Loop Orch", "id":2764438064, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Loop Orch", "id":2764880496, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":738}]], "type":"inst"}, {"name":"Loop Orch", "id":2765639824, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "type":"inst"}, {"name":"FFwd Dest", "id":2766106912, "details":[{"type":"table", "Instruction":"FFwd Destination"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "type":"inst"}, {"name":"Xor", "id":2767753440, "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "type":"inst"}, {"name":"Loop Orch", "id":2767817376, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "type":"inst"}, {"name":"And", "id":2910287136, "details":[{"type":"table", "Instruction":"1-bit And"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":738}]], "type":"inst"}, {"name":"Exit", "id":3167053072, "details":[{"type":"table", "Instruction":"Cluster Exit", "Exit FIFO Depth":"8", "Exit FIFO Width":"56", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it.", "Cluster Type":"Stall-Free"}], "type":"inst"}, {"name":"Entry", "id":3203338576, "details":[{"type":"table", "Instruction":"Cluster Entry", "Cluster Type":"Stall-Free"}], "type":"inst"}], "links":[{"from":2761072768, "to":2767753440, "details":[{"type":"table", "Width":"1"}]}, {"from":2764438064, "to":3167053072, "details":[{"type":"table", "Width":"1"}]}, {"from":2764880496, "to":3167053072, "details":[{"type":"table", "Width":"1"}]}, {"from":2765639824, "to":3167053072, "details":[{"type":"table", "Width":"1"}]}, {"from":2766106912, "to":2910287136, "details":[{"type":"table", "Width":"1"}]}, {"from":2767753440, "to":3167053072, "details":[{"type":"table", "Width":"1"}]}, {"from":2767817376, "to":3167053072, "details":[{"type":"table", "Width":"1"}]}, {"from":2910287136, "to":2764438064, "details":[{"type":"table", "Width":"1"}]}, {"from":2910287136, "to":2764880496, "details":[{"type":"table", "Width":"1"}]}, {"from":2910287136, "to":2765639824, "details":[{"type":"table", "Width":"1"}]}, {"from":2910287136, "to":2767817376, "details":[{"type":"table", "Width":"1"}]}, {"from":2910287136, "to":2910287136, "details":[{"type":"table", "Width":"1"}]}, {"from":2910287136, "to":3167053072, "details":[{"type":"table", "Width":"1"}]}, {"from":3203338576, "to":2764438064, "details":[{"type":"table", "Width":"40"}]}, {"from":3203338576, "to":2765639824, "details":[{"type":"table", "Width":"40"}]}, {"from":3203338576, "to":2767817376, "details":[{"type":"table", "Width":"40"}]}, {"from":3203338576, "to":2910287136, "details":[{"type":"table", "Width":"40"}]}]}}';
var treeJSON='{"nodes":[{"name":"kernel_PFeeder", "id":2653406296, "type":"kernel", "children":[{"name":"kernel_PFeeder.B1", "id":2653565584, "type":"bb"}, {"name":"kernel_PFeeder.B0", "id":2653448912, "type":"bb", "children":[{"name":"Cluster 3", "id":2700522768, "type":"cluster"}]}, {"name":"kernel_PFeeder.B2", "id":2653426880, "type":"bb", "children":[{"name":"Cluster 5", "id":2701110640, "type":"cluster"}, {"name":"Cluster 4", "id":2700745856, "type":"cluster"}]}]}, {"name":"kernel_WLoader", "id":2653413864, "type":"kernel", "children":[{"name":"kernel_WLoader.B3", "id":2656379856, "type":"bb"}, {"name":"kernel_WLoader.B2", "id":2656379776, "type":"bb"}, {"name":"kernel_WLoader.B0", "id":2654083520, "type":"bb", "children":[{"name":"Cluster 6", "id":2862904160, "type":"cluster"}]}, {"name":"kernel_WLoader.B1", "id":2655986352, "type":"bb", "children":[{"name":"Cluster 7", "id":2976974368, "type":"cluster"}]}, {"name":"kernel_WLoader.B4", "id":2656379936, "type":"bb", "children":[{"name":"Cluster 8", "id":2990873344, "type":"cluster"}]}]}, {"name":"kernel_PLoader", "id":2653347832, "type":"kernel", "children":[{"name":"kernel_PLoader.B4", "id":2653357712, "type":"bb", "children":[{"name":"Cluster 2", "id":2671585168, "type":"cluster"}]}, {"name":"kernel_PLoader.B3", "id":2653357632, "type":"bb"}, {"name":"kernel_PLoader.B0", "id":2653479248, "type":"bb", "children":[{"name":"Cluster 0", "id":2671233600, "type":"cluster"}]}, {"name":"kernel_PLoader.B2", "id":2653357552, "type":"bb"}, {"name":"kernel_PLoader.B1", "id":2653479168, "type":"bb", "children":[{"name":"Cluster 1", "id":2671316976, "type":"cluster"}]}]}, {"name":"kernel_WFeeder", "id":2653415736, "type":"kernel", "children":[{"name":"kernel_WFeeder.B1", "id":2656442256, "type":"bb"}, {"name":"kernel_WFeeder.B0", "id":2656389232, "type":"bb", "children":[{"name":"Cluster 9", "id":2976654976, "type":"cluster"}]}, {"name":"kernel_WFeeder.B2", "id":2656456032, "type":"bb", "children":[{"name":"Cluster 10", "id":3010819312, "type":"cluster"}, {"name":"Cluster 11", "id":3005358880, "type":"cluster"}]}]}, {"name":"kernel_Out", "id":2653420104, "type":"kernel", "children":[{"name":"kernel_Out.B1", "id":2658015792, "type":"bb", "children":[{"name":"Cluster 13", "id":3115238240, "type":"cluster"}]}, {"name":"kernel_Out.B4", "id":2656607248, "type":"bb"}, {"name":"kernel_Out.B3", "id":2656607168, "type":"bb", "children":[{"name":"Cluster 15", "id":3021580272, "type":"cluster"}, {"name":"Cluster 14", "id":3060740224, "type":"cluster"}]}, {"name":"kernel_Out.B2", "id":2656607088, "type":"bb"}, {"name":"kernel_Out.B0", "id":2657148000, "type":"bb", "children":[{"name":"Cluster 12", "id":3082090096, "type":"cluster"}]}]}, {"name":"kernel_unloader", "id":2653425240, "type":"kernel", "children":[{"name":"kernel_unloader.B4", "id":2661635168, "type":"bb", "children":[{"name":"Cluster 20", "id":3496129968, "type":"cluster"}, {"name":"Cluster 19", "id":3495813776, "type":"cluster"}, {"name":"Cluster 18", "id":3496592144, "type":"cluster"}]}, {"name":"kernel_unloader.B1", "id":2665317136, "type":"bb", "children":[{"name":"Cluster 17", "id":3496199376, "type":"cluster"}]}, {"name":"kernel_unloader.B0", "id":2664609968, "type":"bb", "children":[{"name":"Cluster 16", "id":3496187808, "type":"cluster"}]}, {"name":"kernel_unloader.B2", "id":2665317216, "type":"bb"}, {"name":"kernel_unloader.B3", "id":2665317296, "type":"bb"}]}], "links":[]}';
var new_lmvJSON='{"nodes":[{"name":"kernel_PFeeder", "id":2653406296, "type":"kernel", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"_PFeeder_DB_0_ibuffer", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"112"}]}], "Requested size":"288 kilobytes", "Implemented size":"512 kilobytes = 2<sup>ceil(log2(Requested size))</sup>", "Number of banks":"16 (3 banks are unused and will be optimized away)", "Bank width (word size)":"512 bits", "Bank depth":"512 words", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "User defined attributes":"memory:DEFAULT; pump:1; numbanks:16; ", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"memsys", "children":[{"name":"Bank 0", "id":3, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"bank", "children":[{"name":"Replicate 0", "id":4, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"replicate", "children":[{"name":"R", "id":5, "type":"port"}, {"name":"W", "id":6, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":7, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"bank", "children":[{"name":"Replicate 0", "id":8, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"replicate", "children":[{"name":"R", "id":9, "type":"port"}, {"name":"W", "id":10, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":11, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"bank", "children":[{"name":"Replicate 0", "id":12, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"replicate", "children":[{"name":"R", "id":13, "type":"port"}, {"name":"W", "id":14, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":15, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"bank", "children":[{"name":"Replicate 0", "id":16, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"replicate", "children":[{"name":"R", "id":17, "type":"port"}, {"name":"W", "id":18, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 4", "id":19, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"bank", "children":[{"name":"Replicate 0", "id":20, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"replicate", "children":[{"name":"R", "id":21, "type":"port"}, {"name":"W", "id":22, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 5", "id":23, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"bank", "children":[{"name":"Replicate 0", "id":24, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"replicate", "children":[{"name":"R", "id":25, "type":"port"}, {"name":"W", "id":26, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 6", "id":27, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"bank", "children":[{"name":"Replicate 0", "id":28, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"replicate", "children":[{"name":"R", "id":29, "type":"port"}, {"name":"W", "id":30, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 7", "id":31, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"bank", "children":[{"name":"Replicate 0", "id":32, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"replicate", "children":[{"name":"R", "id":33, "type":"port"}, {"name":"W", "id":34, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 8", "id":35, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"bank", "children":[{"name":"Replicate 0", "id":36, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"replicate", "children":[{"name":"R", "id":37, "type":"port"}, {"name":"W", "id":38, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 9", "id":39, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"bank", "children":[{"name":"Replicate 0", "id":40, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"replicate", "children":[{"name":"R", "id":41, "type":"port"}, {"name":"W", "id":42, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 10", "id":43, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"bank", "children":[{"name":"Replicate 0", "id":44, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"replicate", "children":[{"name":"R", "id":45, "type":"port"}, {"name":"W", "id":46, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 11", "id":47, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"bank", "children":[{"name":"Replicate 0", "id":48, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"replicate", "children":[{"name":"R", "id":49, "type":"port"}, {"name":"W", "id":50, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 12", "id":51, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"bank", "children":[{"name":"Replicate 0", "id":52, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "type":"replicate", "children":[{"name":"R", "id":53, "type":"port"}, {"name":"W", "id":54, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_PFeeder_DB_0_ibuffer\' occupies memory words [0-4607] and has 1 array element per memory word.\\n  Memory words [4608-8191] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>18</sub></td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"_PFeeder_A_channel_array", "id":55, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"107"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":107}]], "type":"unsynth"}]}, {"name":"Load", "id":2654120304, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "type":"inst"}, {"name":"Load", "id":2654248912, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"120", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "type":"inst"}, {"name":"Load", "id":2654451360, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"122", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "type":"inst"}, {"name":"Load", "id":2654571584, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"124", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "type":"inst"}, {"name":"Load", "id":2654691808, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"126", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "type":"inst"}, {"name":"Load", "id":2654845328, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"128", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "type":"inst"}, {"name":"Load", "id":2654354288, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"130", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "type":"inst"}, {"name":"Load", "id":2654954704, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"132", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "type":"inst"}, {"name":"Load", "id":2655074928, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"134", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "type":"inst"}, {"name":"Load", "id":2655195152, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"136", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "type":"inst"}, {"name":"Load", "id":2654773232, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"138", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "type":"inst"}, {"name":"Load", "id":2655502176, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"140", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "type":"inst"}, {"name":"Load", "id":2655622416, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_PFeeder_DB_0_ibuffer", "Start cycle":"142", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "type":"inst"}, {"name":"Store", "id":2654083952, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "type":"inst"}, {"name":"Store", "id":2654212560, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"119", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "type":"inst"}, {"name":"Store", "id":2654149216, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"121", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "type":"inst"}, {"name":"Store", "id":2654535232, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"123", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "type":"inst"}, {"name":"Store", "id":2654655456, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"125", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "type":"inst"}, {"name":"Store", "id":2654808976, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"127", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "type":"inst"}, {"name":"Store", "id":2654317936, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"129", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "type":"inst"}, {"name":"Store", "id":2654918352, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"131", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "type":"inst"}, {"name":"Store", "id":2655038576, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"133", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "type":"inst"}, {"name":"Store", "id":2655158800, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"135", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "type":"inst"}, {"name":"Store", "id":2654736880, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"137", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "type":"inst"}, {"name":"Store", "id":2655465824, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"139", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "type":"inst"}, {"name":"Store", "id":2655585920, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_PFeeder_DB_0_ibuffer", "Start cycle":"141", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "type":"inst"}]}, {"name":"kernel_WFeeder", "id":2653415736, "type":"kernel", "children":[{"name":"Local Memory", "id":56, "type":"memtype", "children":[{"name":"_WFeeder_DB_0_ibuffer", "id":57, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"304"}]}], "Requested size":"144 kilobytes", "Implemented size":"256 kilobytes = 2<sup>ceil(log2(Requested size))</sup>", "Number of banks":"8", "Bank width (word size)":"512 bits", "Bank depth":"512 words", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "User defined attributes":"memory:DEFAULT; pump:1; numbanks:8; ", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "type":"memsys", "children":[{"name":"Bank 0", "id":58, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "type":"bank", "children":[{"name":"Replicate 0", "id":59, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "type":"replicate", "children":[{"name":"R", "id":60, "type":"port"}, {"name":"W", "id":61, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":62, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "type":"bank", "children":[{"name":"Replicate 0", "id":63, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "type":"replicate", "children":[{"name":"R", "id":64, "type":"port"}, {"name":"W", "id":65, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":66, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "type":"bank", "children":[{"name":"Replicate 0", "id":67, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "type":"replicate", "children":[{"name":"R", "id":68, "type":"port"}, {"name":"W", "id":69, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":70, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "type":"bank", "children":[{"name":"Replicate 0", "id":71, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "type":"replicate", "children":[{"name":"R", "id":72, "type":"port"}, {"name":"W", "id":73, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 4", "id":74, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "type":"bank", "children":[{"name":"Replicate 0", "id":75, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "type":"replicate", "children":[{"name":"R", "id":76, "type":"port"}, {"name":"W", "id":77, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 5", "id":78, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "type":"bank", "children":[{"name":"Replicate 0", "id":79, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "type":"replicate", "children":[{"name":"R", "id":80, "type":"port"}, {"name":"W", "id":81, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 6", "id":82, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "type":"bank", "children":[{"name":"Replicate 0", "id":83, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "type":"replicate", "children":[{"name":"R", "id":84, "type":"port"}, {"name":"W", "id":85, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 7", "id":86, "details":[{"type":"table", "Bank width":"512 bits", "Implemented bank depth":"512 words", "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "type":"bank", "children":[{"name":"Replicate 0", "id":87, "details":[{"type":"table", "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "type":"replicate", "children":[{"name":"R", "id":88, "type":"port"}, {"name":"W", "id":89, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"512 bits", "Depth per copy":"512 words", "Number of private copies":"1", "Memory layout information":"In each private copy:\\n  Variable \'_WFeeder_DB_0_ibuffer\' occupies memory words [0-2303] and has 1 array element per memory word.\\n  Memory words [2304-4095] are unused padding, since private copies are sized to be power-of-2 deep.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>17</sub></td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"_WFeeder_B_channel_array", "id":90, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"299"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":299}]], "type":"unsynth"}]}, {"name":"Load", "id":2657184912, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_WFeeder_DB_0_ibuffer", "Start cycle":"109", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":433}]], "type":"inst"}, {"name":"Load", "id":2657271392, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_WFeeder_DB_0_ibuffer", "Start cycle":"111", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":433}]], "type":"inst"}, {"name":"Load", "id":2657357872, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_WFeeder_DB_0_ibuffer", "Start cycle":"113", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":433}]], "type":"inst"}, {"name":"Load", "id":2657444352, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_WFeeder_DB_0_ibuffer", "Start cycle":"115", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":433}]], "type":"inst"}, {"name":"Load", "id":2657530832, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_WFeeder_DB_0_ibuffer", "Start cycle":"117", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":433}]], "type":"inst"}, {"name":"Load", "id":2657617312, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_WFeeder_DB_0_ibuffer", "Start cycle":"119", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":433}]], "type":"inst"}, {"name":"Load", "id":2657703792, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_WFeeder_DB_0_ibuffer", "Start cycle":"121", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":433}]], "type":"inst"}, {"name":"Load", "id":2657790416, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Loads from":"_WFeeder_DB_0_ibuffer", "Start cycle":"123", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":433}]], "type":"inst"}, {"name":"Store", "id":2657148432, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_WFeeder_DB_0_ibuffer", "Start cycle":"108", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":402}]], "type":"inst"}, {"name":"Store", "id":2657234912, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_WFeeder_DB_0_ibuffer", "Start cycle":"110", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":402}]], "type":"inst"}, {"name":"Store", "id":2657321392, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_WFeeder_DB_0_ibuffer", "Start cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":402}]], "type":"inst"}, {"name":"Store", "id":2657407872, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_WFeeder_DB_0_ibuffer", "Start cycle":"114", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":402}]], "type":"inst"}, {"name":"Store", "id":2657494352, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_WFeeder_DB_0_ibuffer", "Start cycle":"116", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":402}]], "type":"inst"}, {"name":"Store", "id":2657580832, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_WFeeder_DB_0_ibuffer", "Start cycle":"118", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":402}]], "type":"inst"}, {"name":"Store", "id":2657667312, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_WFeeder_DB_0_ibuffer", "Start cycle":"120", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":402}]], "type":"inst"}, {"name":"Store", "id":2657753792, "details":[{"type":"table", "Width":"512 bits", "Stall-free":"Yes", "Type":"Local-pipelined never-stall", "Stores to":"_WFeeder_DB_0_ibuffer", "Start cycle":"122", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":402}]], "type":"inst"}]}, {"name":"kernel_Out", "id":2653420104, "type":"kernel", "children":[{"name":"Local Memory", "id":91, "type":"memtype", "children":[{"name":"_C_shreg", "id":92, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"464"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":464}]], "type":"reg"}, {"name":"_C_pipe_shreg", "id":93, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"465"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":465}]], "type":"reg"}, {"name":"_B_shreg", "id":94, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"467"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":467}]], "type":"reg"}, {"name":"_C_temp", "id":95, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"468"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":468}]], "type":"unsynth"}, {"name":"_A_shreg", "id":96, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"470"}]}]}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":470}]], "type":"unsynth"}, {"name":"_WFeeder_B_channel_array", "id":97, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"471"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":471}]], "type":"reg"}, {"name":"_PFeeder_A_channel_array", "id":98, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"472"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":472}]], "type":"reg"}, {"name":"__261", "id":99, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"512"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":512}]], "type":"reg"}, {"name":"__262", "id":100, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"515"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":515}]], "type":"reg"}]}]}], "links":[{"from":5, "to":2654120304}, {"from":2654083952, "to":6}, {"from":9, "to":2654248912}, {"from":2654212560, "to":10}, {"from":13, "to":2654451360}, {"from":2654149216, "to":14}, {"from":17, "to":2654571584}, {"from":2654535232, "to":18}, {"from":21, "to":2654691808}, {"from":2654655456, "to":22}, {"from":25, "to":2654845328}, {"from":2654808976, "to":26}, {"from":29, "to":2654354288}, {"from":2654317936, "to":30}, {"from":33, "to":2654954704}, {"from":2654918352, "to":34}, {"from":37, "to":2655074928}, {"from":2655038576, "to":38}, {"from":41, "to":2655195152}, {"from":2655158800, "to":42}, {"from":45, "to":2654773232}, {"from":2654736880, "to":46}, {"from":49, "to":2655502176}, {"from":2655465824, "to":50}, {"from":53, "to":2655622416}, {"from":2655585920, "to":54}, {"from":60, "to":2657184912}, {"from":2657148432, "to":61}, {"from":64, "to":2657271392}, {"from":2657234912, "to":65}, {"from":68, "to":2657357872}, {"from":2657321392, "to":69}, {"from":72, "to":2657444352}, {"from":2657407872, "to":73}, {"from":76, "to":2657530832}, {"from":2657494352, "to":77}, {"from":80, "to":2657617312}, {"from":2657580832, "to":81}, {"from":84, "to":2657703792}, {"from":2657667312, "to":85}, {"from":88, "to":2657790416}, {"from":2657753792, "to":89}]}';
var systemJSON='{}';
var blockJSON='{"2653357552":{"nodes":[], "links":[]}, "2653357632":{"nodes":[{"name":"Input", "id":3267706656, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_PLoader.B4"}], "type":"inst"}], "links":[]}, "2653357712":{"nodes":[{"name":"Cluster 2", "id":2671585168, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body4_kernel_ploaders_c0_enter194_kernel_ploader75", "Cluster Type":"Stall-Free", "Cluster Latency":"3"}], "type":"bb", "children":[{"name":"Logic", "id":2671589744, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body4_kernel_ploaders_c0_enter194_kernel_ploader75", "Cluster Type":"Stall-Free", "Cluster Latency":"3"}], "type":"inst"}, {"name":"Exit", "id":2671831360, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"WR", "id":2703031760, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"512 bits", "Depth":"256", "Channel Name":"_PLoader_PFeeder_channel", "Start Cycle":"197", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":95}]], "type":"inst"}, {"name":"Loop Input", "id":2745334016, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_PLoader.B4, kernel_PLoader.B1"}], "type":"inst"}, {"name":"LD", "id":2752496096, "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Burst-coalesced cached", "Start Cycle":"11", "Latency":"185", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":94}]], "type":"inst"}], "links":[{"from":2671589744, "to":2671831360}, {"from":2671831360, "to":2703031760, "details":[{"type":"table", "Width":"192"}]}, {"from":2745334016, "to":2671589744, "details":[{"type":"table", "Width":"1"}]}, {"from":2752496096, "to":2703031760, "details":[{"type":"table", "Width":"512"}]}, {"from":2671831360, "to":2752496096, "details":[{"type":"table", "Width":"192"}]}, {"from":2745334016, "to":2671589744, "details":[{"type":"table", "Width":"1"}]}, {"from":2745334016, "to":2671589744, "details":[{"type":"table", "Width":"1"}]}, {"from":2745334016, "to":2671589744, "details":[{"type":"table", "Width":"1"}]}]}, "2653426880":{"nodes":[{"name":"Cluster 5", "id":2701110640, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body7_kernel_pfeeders_c1_enter_kernel_pfeeder107", "Cluster Type":"Stall-Free", "Cluster Latency":"125"}], "type":"bb", "children":[{"name":"Logic", "id":2701116288, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body7_kernel_pfeeders_c1_enter_kernel_pfeeder107", "Cluster Type":"Stall-Free", "Cluster Latency":"125"}], "type":"inst"}, {"name":"Exit", "id":2737039024, "details":[{"type":"table", "Exit FIFO Depth":"256", "Exit FIFO Width":"7168", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 4", "id":2700745856, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body7_kernel_pfeeders_c0_enter342_kernel_pfeeder39", "Cluster Type":"Stall-Free", "Cluster Latency":"16"}], "type":"bb", "children":[{"name":"Logic", "id":2700752096, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body7_kernel_pfeeders_c0_enter342_kernel_pfeeder39", "Cluster Type":"Stall-Free", "Cluster Latency":"16"}], "type":"inst"}, {"name":"Exit", "id":2700977280, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"160", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"WR", "id":2746092224, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"6656 bits", "Depth":"256", "Channel Name":"_PFeeder_A_channel", "Start Cycle":"153", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":257}]], "type":"inst"}, {"name":"RD", "id":2902818384, "details":[{"type":"table", "Instruction":"Channel Read", "Width":"512 bits", "Depth":"256", "Channel Name":"_PLoader_PFeeder_channel", "Start Cycle":"22", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":141}]], "type":"inst"}], "links":[{"from":2701116288, "to":2737039024}, {"from":2700752096, "to":2700977280}, {"from":2737039024, "to":2746092224, "details":[{"type":"table", "Width":"7168"}]}, {"from":2902818384, "to":2701116288, "details":[{"type":"table", "Width":"512"}]}, {"from":2700977280, "to":2902818384, "details":[{"type":"table", "Width":"160"}]}]}, "2653448912":{"nodes":[{"name":"Cluster 3", "id":2700522768, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_pfeeders_c0_enter_kernel_pfeeder3", "Cluster Type":"Stall-Free", "Cluster Latency":"15"}], "type":"bb", "children":[{"name":"Logic", "id":2700529104, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_pfeeders_c0_enter_kernel_pfeeder3", "Cluster Type":"Stall-Free", "Cluster Latency":"15"}], "type":"inst"}, {"name":"Exit", "id":2700606304, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":2700529104, "to":2700606304}]}, "2653479168":{"nodes":[{"name":"Cluster 1", "id":2671316976, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond1_preheader_kernel_ploaders_c0_enter163_kernel_ploader30", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":2671322192, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond1_preheader_kernel_ploaders_c0_enter163_kernel_ploader30", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":2671419648, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":2671322192, "to":2671419648}]}, "2653479248":{"nodes":[{"name":"Cluster 0", "id":2671233600, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_ploaders_c0_enter_kernel_ploader3", "Cluster Type":"Stall-Free", "Cluster Latency":"13"}], "type":"bb", "children":[{"name":"Logic", "id":2671238256, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_ploaders_c0_enter_kernel_ploader3", "Cluster Type":"Stall-Free", "Cluster Latency":"13"}], "type":"inst"}, {"name":"Exit", "id":2671276704, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":2671238256, "to":2671276704}]}, "2653565584":{"nodes":[], "links":[]}, "2654083520":{"nodes":[{"name":"Cluster 6", "id":2862904160, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_wloaders_c0_enter_kernel_wloader3", "Cluster Type":"Stall-Free", "Cluster Latency":"13"}], "type":"bb", "children":[{"name":"Logic", "id":2925846960, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_wloaders_c0_enter_kernel_wloader3", "Cluster Type":"Stall-Free", "Cluster Latency":"13"}], "type":"inst"}, {"name":"Exit", "id":2884379904, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":2925846960, "to":2884379904}]}, "2655986352":{"nodes":[{"name":"Cluster 7", "id":2976974368, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond1_preheader_kernel_wloaders_c0_enter163_kernel_wloader30", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":2915834688, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond1_preheader_kernel_wloaders_c0_enter163_kernel_wloader30", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":2836772480, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":2915834688, "to":2836772480}]}, "2656379776":{"nodes":[], "links":[]}, "2656379856":{"nodes":[{"name":"Input", "id":2978912480, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_WLoader.B4"}], "type":"inst"}], "links":[]}, "2656379936":{"nodes":[{"name":"Cluster 8", "id":2990873344, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body4_kernel_wloaders_c0_enter194_kernel_wloader75", "Cluster Type":"Stall-Free", "Cluster Latency":"70"}], "type":"bb", "children":[{"name":"Logic", "id":2923121936, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body4_kernel_wloaders_c0_enter194_kernel_wloader75", "Cluster Type":"Stall-Free", "Cluster Latency":"70"}], "type":"inst"}, {"name":"Exit", "id":2858643072, "details":[{"type":"table", "Exit FIFO Depth":"128", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Loop Orch", "id":2752326224, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":281}]], "type":"inst"}, {"name":"LD", "id":2986538416, "details":[{"type":"table", "Instruction":"Load", "Width":"512 bits", "LSU Style":"Burst-coalesced cached", "Start Cycle":"78", "Latency":"185", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":286}]], "type":"inst"}, {"name":"WR", "id":3191107072, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"512 bits", "Depth":"256", "Channel Name":"_WLoader_WFeeder_channel", "Start Cycle":"264", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":287}]], "type":"inst"}], "links":[{"from":2923121936, "to":2858643072}, {"from":2752326224, "to":2923121936, "details":[{"type":"table", "Width":"1"}]}, {"from":2752326224, "to":2923121936, "details":[{"type":"table", "Width":"1"}]}, {"from":2986538416, "to":3191107072, "details":[{"type":"table", "Width":"512"}]}, {"from":2858643072, "to":2986538416, "details":[{"type":"table", "Width":"192"}]}, {"from":2858643072, "to":3191107072, "details":[{"type":"table", "Width":"192"}]}, {"from":2752326224, "to":2923121936, "details":[{"type":"table", "Width":"1"}]}, {"from":2752326224, "to":2923121936, "details":[{"type":"table", "Width":"1"}]}]}, "2656389232":{"nodes":[{"name":"Cluster 9", "id":2976654976, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_wfeeders_c0_enter_kernel_wfeeder3", "Cluster Type":"Stall-Free", "Cluster Latency":"15"}], "type":"bb", "children":[{"name":"Logic", "id":2980251680, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_wfeeders_c0_enter_kernel_wfeeder3", "Cluster Type":"Stall-Free", "Cluster Latency":"15"}], "type":"inst"}, {"name":"Exit", "id":2908996944, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":2980251680, "to":2908996944}]}, "2656442256":{"nodes":[], "links":[]}, "2656456032":{"nodes":[{"name":"Cluster 10", "id":3010819312, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body7_kernel_wfeeders_c0_enter242_kernel_wfeeder39", "Cluster Type":"Stall-Free", "Cluster Latency":"16"}], "type":"bb", "children":[{"name":"Logic", "id":2990660272, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body7_kernel_wfeeders_c0_enter242_kernel_wfeeder39", "Cluster Type":"Stall-Free", "Cluster Latency":"16"}], "type":"inst"}, {"name":"Exit", "id":2936162192, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"160", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 11", "id":3005358880, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body7_kernel_wfeeders_c1_enter_kernel_wfeeder107", "Cluster Type":"Stall-Free", "Cluster Latency":"106"}], "type":"bb", "children":[{"name":"Logic", "id":2917337120, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body7_kernel_wfeeders_c1_enter_kernel_wfeeder107", "Cluster Type":"Stall-Free", "Cluster Latency":"106"}], "type":"inst"}, {"name":"Exit", "id":2878968976, "details":[{"type":"table", "Exit FIFO Depth":"128", "Exit FIFO Width":"4608", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"RD", "id":2920688560, "details":[{"type":"table", "Instruction":"Channel Read", "Width":"512 bits", "Depth":"256", "Channel Name":"_WLoader_WFeeder_channel", "Start Cycle":"22", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":333}]], "type":"inst"}, {"name":"WR", "id":2922245856, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"4096 bits", "Depth":"256", "Channel Name":"_WFeeder_B_channel", "Start Cycle":"134", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":450}]], "type":"inst"}], "links":[{"from":2990660272, "to":2936162192}, {"from":2917337120, "to":2878968976}, {"from":2920688560, "to":2917337120, "details":[{"type":"table", "Width":"512"}]}, {"from":2936162192, "to":2920688560, "details":[{"type":"table", "Width":"160"}]}, {"from":2878968976, "to":2922245856, "details":[{"type":"table", "Width":"4608"}]}]}, "2656607088":{"nodes":[], "links":[]}, "2656607168":{"nodes":[{"name":"Cluster 15", "id":3021580272, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_cond6_preheader_kernel_outs_c1_enter_kernel_out392", "Cluster Type":"Stall-Free", "Cluster Latency":"60"}], "type":"bb", "children":[{"name":"Logic", "id":3134091488, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_cond6_preheader_kernel_outs_c1_enter_kernel_out392", "Cluster Type":"Stall-Free", "Cluster Latency":"60"}], "type":"inst"}, {"name":"Exit", "id":3184178640, "details":[{"type":"table", "Exit FIFO Depth":"128", "Exit FIFO Width":"768", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 14", "id":3060740224, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond6_preheader_kernel_outs_c0_enter43644_kernel_out90", "Cluster Type":"Stall-Free", "Cluster Latency":"35"}], "type":"bb", "children":[{"name":"Logic", "id":3120501312, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond6_preheader_kernel_outs_c0_enter43644_kernel_out90", "Cluster Type":"Stall-Free", "Cluster Latency":"35"}], "type":"inst"}, {"name":"Exit", "id":3062560448, "details":[{"type":"table", "Exit FIFO Depth":"64", "Exit FIFO Width":"160", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Loop Input", "id":2746119072, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_Out.B3, kernel_Out.B1"}], "type":"inst"}, {"name":"RD", "id":2751440880, "details":[{"type":"table", "Instruction":"Channel Read", "Width":"4096 bits", "Depth":"256", "Channel Name":"_WFeeder_B_channel", "Start Cycle":"43", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":512}]], "type":"inst"}, {"name":"RD", "id":3169311536, "details":[{"type":"table", "Instruction":"Channel Read", "Width":"6656 bits", "Depth":"256", "Channel Name":"_PFeeder_A_channel", "Start Cycle":"43", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":515}]], "type":"inst"}, {"name":"WR", "id":3208117408, "details":[{"type":"table", "Instruction":"Channel Write", "Width":"256 bits", "Depth":"256", "Channel Name":"_Out_unloader_channel", "Start Cycle":"109", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":693}]], "type":"inst"}], "links":[{"from":3134091488, "to":3184178640}, {"from":3120501312, "to":3062560448}, {"from":2746119072, "to":3120501312, "details":[{"type":"table", "Width":"32"}]}, {"from":2746119072, "to":3120501312, "details":[{"type":"table", "Width":"1"}]}, {"from":2751440880, "to":3134091488, "details":[{"type":"table", "Width":"4096"}]}, {"from":3062560448, "to":2751440880, "details":[{"type":"table", "Width":"160"}]}, {"from":2746119072, "to":3120501312, "details":[{"type":"table", "Width":"1"}]}, {"from":2746119072, "to":3120501312, "details":[{"type":"table", "Width":"1"}]}, {"from":2746119072, "to":3120501312, "details":[{"type":"table", "Width":"32"}]}, {"from":2746119072, "to":3120501312, "details":[{"type":"table", "Width":"1"}]}, {"from":3169311536, "to":3134091488, "details":[{"type":"table", "Width":"6656"}]}, {"from":3062560448, "to":3169311536, "details":[{"type":"table", "Width":"160"}]}, {"from":3184178640, "to":3208117408, "details":[{"type":"table", "Width":"768"}]}]}, "2656607248":{"nodes":[{"name":"Input", "id":2856834816, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_Out.B3"}], "type":"inst"}], "links":[]}, "2657148000":{"nodes":[{"name":"Cluster 12", "id":3082090096, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_outs_c0_enter_kernel_out3", "Cluster Type":"Stall-Free", "Cluster Latency":"13"}], "type":"bb", "children":[{"name":"Logic", "id":3065547024, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_outs_c0_enter_kernel_out3", "Cluster Type":"Stall-Free", "Cluster Latency":"13"}], "type":"inst"}, {"name":"Exit", "id":3061618896, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":3065547024, "to":3061618896}]}, "2658015792":{"nodes":[{"name":"Cluster 13", "id":3115238240, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_preheader_kernel_outs_c0_enter43613_kernel_out33", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":3069032656, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_preheader_kernel_outs_c0_enter43613_kernel_out33", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":2825889680, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":3069032656, "to":2825889680}]}, "2661635168":{"nodes":[{"name":"Cluster 20", "id":3496129968, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c2_in_for_body4_kernel_unloaders_c2_enter_kernel_unloader155", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"bb", "children":[{"name":"Logic", "id":3245353248, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c2_in_for_body4_kernel_unloaders_c2_enter_kernel_unloader155", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":3252882832, "details":[{"type":"table", "Exit FIFO Depth":"8", "Exit FIFO Width":"264", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 19", "id":3495813776, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body4_kernel_unloaders_c1_enter_kernel_unloader130", "Cluster Type":"Stall-Free", "Cluster Latency":"3"}], "type":"bb", "children":[{"name":"Logic", "id":3245566816, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body4_kernel_unloaders_c1_enter_kernel_unloader130", "Cluster Type":"Stall-Free", "Cluster Latency":"3"}], "type":"inst"}, {"name":"Exit", "id":3254060560, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Cluster 18", "id":3496592144, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body4_kernel_unloaders_c0_enter194_kernel_unloader75", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"bb", "children":[{"name":"Logic", "id":3342894240, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body4_kernel_unloaders_c0_enter194_kernel_unloader75", "Cluster Type":"Stall-Free", "Cluster Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":3310647824, "details":[{"type":"table", "Exit FIFO Depth":"8", "Exit FIFO Width":"56", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}, {"name":"Loop Orch", "id":2843586480, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":738}]], "type":"inst"}, {"name":"RD", "id":3168637712, "details":[{"type":"table", "Instruction":"Channel Read", "Width":"256 bits", "Depth":"256", "Channel Name":"_Out_unloader_channel", "Start Cycle":"10", "Latency":"0", "Stall-free":"No"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":740}]], "type":"inst"}, {"name":"ST", "id":3207989440, "details":[{"type":"table", "Instruction":"Store", "Width":"256 bits", "LSU Style":"Burst-coalesced", "Start Cycle":"16", "Latency":"2", "Stall-free":"No", "Global Memory":"Yes"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":743}]], "type":"inst"}], "links":[{"from":3245353248, "to":3252882832}, {"from":3245566816, "to":3254060560}, {"from":3342894240, "to":3310647824}, {"from":2843586480, "to":3245566816, "details":[{"type":"table", "Width":"1"}]}, {"from":2843586480, "to":3342894240, "details":[{"type":"table", "Width":"1"}]}, {"from":2843586480, "to":3342894240, "details":[{"type":"table", "Width":"1"}]}, {"from":2843586480, "to":3342894240, "details":[{"type":"table", "Width":"1"}]}, {"from":2843586480, "to":3342894240, "details":[{"type":"table", "Width":"1"}]}, {"from":3168637712, "to":3245353248, "details":[{"type":"table", "Width":"256"}]}, {"from":3310647824, "to":3168637712, "details":[{"type":"table", "Width":"56"}]}, {"from":3252882832, "to":3207989440, "details":[{"type":"table", "Width":"264"}]}, {"from":3254060560, "to":3207989440, "details":[{"type":"table", "Width":"128"}]}, {"from":3310647824, "to":3207989440, "details":[{"type":"table", "Width":"56"}]}]}, "2664609968":{"nodes":[{"name":"Cluster 16", "id":3496187808, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_unloaders_c0_enter_kernel_unloader3", "Cluster Type":"Stall-Free", "Cluster Latency":"13"}], "type":"bb", "children":[{"name":"Logic", "id":3254302544, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_kernel_unloaders_c0_enter_kernel_unloader3", "Cluster Type":"Stall-Free", "Cluster Latency":"13"}], "type":"inst"}, {"name":"Exit", "id":3285781376, "details":[{"type":"table", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":3254302544, "to":3285781376}]}, "2665317136":{"nodes":[{"name":"Cluster 17", "id":3496199376, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond1_preheader_kernel_unloaders_c0_enter163_kernel_unloader30", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":3259414800, "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond1_preheader_kernel_unloaders_c0_enter163_kernel_unloader30", "Cluster Type":"Stall-Free", "Cluster Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":3297483488, "details":[{"type":"table", "Exit FIFO Depth":"16", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"bb"}]}], "links":[{"from":3259414800, "to":3297483488}]}, "2665317216":{"nodes":[], "links":[]}, "2665317296":{"nodes":[{"name":"Input", "id":2751196000, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_unloader.B4"}], "type":"inst"}], "links":[]}}';
