;redcode
;assert 1
	SPL 0, <-82
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV @0, @2
	MOV @-301, <-26
	MOV @0, @2
	SUB 3, 320
	JMP 3, 320
	SUB @-3, 0
	SLT #700, 90
	SLT #700, 90
	ADD 270, 60
	SUB -7, <-20
	SUB @-127, 100
	SUB -7, <-20
	SUB @121, 103
	SUB 210, 10
	JMP 10, #0
	SUB -7, <-120
	ADD <130, 9
	MOV 210, 10
	JMP <-3
	ADD 210, 61
	SUB #0, -813
	JMN <-370, #270
	ADD <130, 9
	SUB 210, @-900
	SUB @0, 0
	SUB @0, 0
	SLT 0, 0
	SUB 210, @-900
	SLT 0, 0
	SUB 30, -206
	SUB 210, @-900
	SUB 210, @-900
	SUB 210, @0
	SUB 210, @0
	ADD 210, 60
	SUB 210, @-900
	ADD <130, 9
	SUB -370, @200
	MOV -1, <-26
	SUB -370, @200
	MOV @121, -106
	MOV -1, <-26
	SUB 210, @0
	SUB 210, @0
	MOV -1, <-26
	SPL 0, <-82
	SPL 0, <-82
	DJN -1, @-20
	SPL -100, -616
	MOV @0, @2
	JMP 503, 320
