/*
 * STM32F411xx.h
 *
 *  Created on: Oct 11, 2024
 *      Author: singh
 */

#ifndef INC_STM32F411XX_H_
#define INC_STM32F411XX_H_

/*
 * Base Addresses of Flash, ROM and SRAM Memories
 */

#define FLASH_BASE		0x08000000U		/*!< Base Address of Main Memory i.e. Flash Memory >*/
#define SRAM_BASE		0x20000000U		/*!< Base Address of SRAM >*/
#define ROM_BASE		0x1FFF0000U		/*!< Base Address of System Memory i.e. ROM >*/


/*
 * Base Addresses of Bus Domains - AHBx, APBx
 */
#define PERIPH_BASE		0x40020000U		/*!< Base Address of the Pheripheral Bus Domain>*/
#define AHB1_BASE		PERIPH_BASE		/*!< Base Address of the AHB1 Bus Domain >*/
#define AHB2_BASE		0x50000000U		/*!< Base Address of the AHB2 Bus Domain >*/
#define APB1_BASE		0x40000000U		/*!< Base Address of the APB1 Bus Domain >*/
#define APB2_BASE		0x40007400U		/*!< Base Address of the APB2 Bus Domain >*/


/*
 * Base Addresses of AHB1 Peripherals
 */
#define GPIOA_BASE					AHB1_BASE				/*!< Base Address of GPIOA Peripheral >*/
#define GPIOB_BASE					(AHB1_BASE + 0x0400)	/*!< Base Address of GPIOB Peripheral >*/
#define GPIOC_BASE					(AHB1_BASE + 0x0800)	/*!< Base Address of GPIOC Peripheral >*/
#define GPIOD_BASE					(AHB1_BASE + 0x0C00)	/*!< Base Address of GPIOD Peripheral >*/
#define GPIOE_BASE					(AHB1_BASE + 0x1000)	/*!< Base Address of GPIOE Peripheral >*/
#define GPIOH_BASE					(AHB1_BASE + 0x1C00)	/*!< Base Address of GPIOH Peripheral >*/
#define CRC_BASE					(AHB1_BASE + 0x3000)	/*!< Base Address of CRC Peripheral >*/
#define RCC_BASE					(AHB1_BASE + 0x3800)	/*!< Base Address of RCC Peripheral >*/
#define FLASH_INTERFACE_REGISTER	(AHB1_BASE + 0x3C00)	/*!< Base Address of Flash Interface Register Peripheral >*/
#define DMA_BASE					(AHB1_BASE + 0x6000)	/*!< DMA Peripheral Base Address >*/
#define DMA1_BASE					DMA_BASE				/*!<>*/
#define DMA2_BASE					(DMA_BASE + 0x0400)


/*
 * Base Addresses of AHB2 Peripherals
 */


/*
 * Base Addresses of APB1 Peripherals
 */



/*
 * Base Addresses of APB2 Peripherals
 */



#endif /* INC_STM32F411XX_H_ */
