standard
***Report Model: ChipWatcher_5e540ae434a3 Device: PH1A180SFG676***

Design Statistics
#IO                        18   out of    376    4.79%
  #input                   18
  #output                   0
  #inout                    0
#lut                      334
  #lut1                    18
  #lut2                   110
  #lut3                    16
  #lut4                    50
  #lut5                    78
  #lut6                    62
#reg                      477
  #slice reg              477   out of 233600    0.20%
  #pad reg                  0

Utilization Statistics
#slice*                   299   out of 116800    0.26%
  #used ram                 8
    #dram lut               0
    #shifter lut            8
  #used logic             291
    #with luts*           234
    #with adder             0
    #reg only*             57
#f7mux                      0   out of  58400    0.00%
#f8mux                      0   out of  29200    0.00%
#eram                       1   out of    646    0.15%
  #eram20k                  1
  #fifo20k                  0
#dsp                        0   out of    600    0.00%
#pcie                       0   out of      1    0.00%
#serdes dual                0   out of      4    0.00%
#ddr_cal                    0   out of      1    0.00%
#ddr_bank                   0   out of      3    0.00%
#pad                        0   out of    376    0.00%
#pll                        0   out of     16    0.00%
#gclk                       0   out of     32    0.00%
#lclk                       0   out of     40    0.00%
#sclk                       0   out of    120    0.00%
#mlclk                      0   out of     22    0.00%
#ioclk                      0   out of     22    0.00%

* Note! The LUT and Slice count after Optimize-Gate is not the final value, Run Optimize-place for a more realistic count.

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                                                   |Module                   |logic lut |ripple  |seq     |eram    |dsp     |dram lut |shifter lut |f7mux   |f8mux   |pll     |serdes   |pcie    |ddr     |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|top                                                        |ChipWatcher_5e540ae434a3 |234       |0       |477     |1       |0       |0        |8           |0       |0       |0       |0        |0       |0       |
|  wrapper_cwc_top                                          |top_cwc_hub              |234       |0       |477     |1       |0       |0        |8           |0       |0       |0       |0        |0       |0       |
|    U_cwc                                                  |anlogic01_cwc            |230       |0       |403     |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      TRIG_CAPT_MODE$U_cwc_capt_bus_top                    |anlogic02_cwc_bus_top    |81        |0       |90      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[0]$BUS_DETECTOR$U_cwc_bus_det     |anlogic03_cwc_bus_det    |36        |0       |39      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[1]$BUS_DETECTOR$U_cwc_bus_det     |anlogic03_cwc_bus_det    |36        |0       |39      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[2]$NON_BUS_DETECTOR$U_cwc_bus_det |anlogic03_cwc_bus_det    |9         |0       |12      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      TRIG_CAPT_MODE$U_emb_ctrl                            |anlogic04_cwc_emb_ctrl   |35        |0       |48      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|      U_cwc_bus_top                                        |anlogic02_cwc_bus_top    |62        |0       |69      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[0]$BUS_DETECTOR$U_cwc_bus_det     |anlogic03_cwc_bus_det    |29        |0       |31      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[1]$BUS_DETECTOR$U_cwc_bus_det     |anlogic03_cwc_bus_det    |29        |0       |31      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|        CWC_BUS_DETECTOR[2]$NON_BUS_DETECTOR$U_cwc_bus_det |anlogic03_cwc_bus_det    |4         |0       |7       |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    U_cwc_ram                                              |anlogic05_cwc_ram        |1         |0       |0       |1       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    status_pipe                                            |anlogic06_pipe           |1         |0       |17      |0       |0       |0        |0           |0       |0       |0       |0        |0       |0       |
|    watch_pipe                                             |anlogic06_pipe           |0         |0       |53      |0       |0       |0        |8           |0       |0       |0       |0        |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
