module clckdivider1hz(clock_in,clock_out);
input clock_in; 
output reg clock_out; 
reg[27:0] counter=28'd0;
parameter division = 28'd25000000; // replace d4 to be d25000000 if the clock is 50Mhz
always @(posedge clock_in)
begin
 counter <= counter + 28'd1;
 if(counter>=(division-1))
  counter <= 28'd0;
 clock_out <= (counter<division/2)?1'b1:1'b0;
end
endmodule

