Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\jacob\Documents\Quartus\Prosjektoppgave\I2C_MCU\my_MCU.qsys --synthesis=VHDL --output-directory=C:\Users\jacob\Documents\Quartus\Prosjektoppgave\I2C_MCU\my_MCU\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading I2C_MCU/my_MCU.qsys
Progress: Reading input file
Progress: Adding I2C_MASTER_5 [I2C_MASTER_REV5 5.0]
Progress: Parameterizing module I2C_MASTER_5
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag
Progress: Adding nios [altera_nios2_gen2 23.1]
Progress: Parameterizing module nios
Progress: Adding pio_in [altera_avalon_pio 23.1]
Progress: Parameterizing module pio_in
Progress: Adding pio_out [altera_avalon_pio 23.1]
Progress: Parameterizing module pio_out
Progress: Adding ram [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: my_MCU.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: my_MCU.nios: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: my_MCU.pio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: my_MCU: Generating my_MCU "my_MCU" for QUARTUS_SYNTH
Info: I2C_MASTER_5: "my_MCU" instantiated I2C_MASTER_REV5 "I2C_MASTER_5"
Info: jtag: Starting RTL generation for module 'my_MCU_jtag'
Info: jtag:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=my_MCU_jtag --dir=C:/Users/jacob/AppData/Local/Temp/alt0235_5218116349932388047.dir/0106_jtag_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jacob/AppData/Local/Temp/alt0235_5218116349932388047.dir/0106_jtag_gen//my_MCU_jtag_component_configuration.pl --do_build_sim=0}]
Info: jtag: Done RTL generation for module 'my_MCU_jtag'
Info: jtag: "my_MCU" instantiated altera_avalon_jtag_uart "jtag"
Info: nios: "my_MCU" instantiated altera_nios2_gen2 "nios"
Info: pio_in: Starting RTL generation for module 'my_MCU_pio_in'
Info: pio_in:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=my_MCU_pio_in --dir=C:/Users/jacob/AppData/Local/Temp/alt0235_5218116349932388047.dir/0107_pio_in_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jacob/AppData/Local/Temp/alt0235_5218116349932388047.dir/0107_pio_in_gen//my_MCU_pio_in_component_configuration.pl --do_build_sim=0}]
Info: pio_in: Done RTL generation for module 'my_MCU_pio_in'
Info: pio_in: "my_MCU" instantiated altera_avalon_pio "pio_in"
Info: pio_out: Starting RTL generation for module 'my_MCU_pio_out'
Info: pio_out:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=my_MCU_pio_out --dir=C:/Users/jacob/AppData/Local/Temp/alt0235_5218116349932388047.dir/0108_pio_out_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jacob/AppData/Local/Temp/alt0235_5218116349932388047.dir/0108_pio_out_gen//my_MCU_pio_out_component_configuration.pl --do_build_sim=0}]
Info: pio_out: Done RTL generation for module 'my_MCU_pio_out'
Info: pio_out: "my_MCU" instantiated altera_avalon_pio "pio_out"
Info: ram: Starting RTL generation for module 'my_MCU_ram'
Info: ram:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=my_MCU_ram --dir=C:/Users/jacob/AppData/Local/Temp/alt0235_5218116349932388047.dir/0109_ram_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/jacob/AppData/Local/Temp/alt0235_5218116349932388047.dir/0109_ram_gen//my_MCU_ram_component_configuration.pl --do_build_sim=0}]
Info: ram: Done RTL generation for module 'my_MCU_ram'
Info: ram: "my_MCU" instantiated altera_avalon_onchip_memory2 "ram"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "my_MCU" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "my_MCU" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "my_MCU" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'my_MCU_nios_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=my_MCU_nios_cpu --dir=C:/Users/jacob/AppData/Local/Temp/alt0235_5218116349932388047.dir/0112_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/jacob/AppData/Local/Temp/alt0235_5218116349932388047.dir/0112_cpu_gen//my_MCU_nios_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.05.27 18:28:40 (*) Starting Nios II generation
Info: cpu: # 2025.05.27 18:28:40 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.05.27 18:28:40 (*)   Creating all objects for CPU
Info: cpu: # 2025.05.27 18:28:41 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.05.27 18:28:41 (*)   Creating plain-text RTL
Info: cpu: # 2025.05.27 18:28:41 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'my_MCU_nios_cpu'
Info: cpu: "nios" instantiated altera_nios2_gen2_unit "cpu"
Info: nios_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: nios_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/jacob/Documents/Quartus/Prosjektoppgave/I2C_MCU/my_MCU/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: my_MCU: Done "my_MCU" with 29 modules, 45 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
