# Bus clock nets
#NET "sys_clk_in"  TNM_NET = "sys_clk_in";
#NET "tft_clk"  TNM_NET = "tft_clk";
NET sys_clk_in TNM_NET = "sys_clk_in";
TIMESPEC "TSSYSCLK" = PERIOD "sys_clk_in" 9.9 ns HIGH 50 %;

NET sys_clk_in LOC = AE14;
NET sys_clk_in IOSTANDARD = LVCMOS33;

NET sram_clk_ LOC = AF7 ;
NET "sram_clk_" IOSTANDARD = LVCMOS33;
NET "sram_clk_" DRIVE = 16;
NET "sram_clk_" SLEW = FAST;

#NET sram_flash_addr_[24] LOC = T21;
#NET sram_flash_addr_[23] LOC = U20;
#NET sram_flash_addr_[22] LOC = T19;
NET sram_flash_addr_[20] LOC = AC5;
NET sram_flash_addr_[19] LOC = AB5;
NET sram_flash_addr_[18] LOC = AC4;
NET sram_flash_addr_[17] LOC = AB4;
NET sram_flash_addr_[16] LOC = AB3;
NET sram_flash_addr_[15] LOC = AA4;
NET sram_flash_addr_[14] LOC = AA3;
NET sram_flash_addr_[13] LOC = W5;
NET sram_flash_addr_[12] LOC = W6;
NET sram_flash_addr_[11] LOC = W3;
NET sram_flash_addr_[10] LOC = AF3;
NET sram_flash_addr_[9] LOC = AE3;
NET sram_flash_addr_[8]  LOC = AD2;
NET sram_flash_addr_[7]  LOC = AD1;
NET sram_flash_addr_[6]  LOC = AC2;
NET sram_flash_addr_[5]  LOC = AC1;
NET sram_flash_addr_[4]  LOC = AB2;
NET sram_flash_addr_[3]  LOC = AB1;
NET sram_flash_addr_[2]  LOC = AA1;
NET sram_flash_addr_[1]  LOC = Y2;
NET sram_flash_addr_[0]  LOC = Y1;
#NET sram_flash_addr_[0]  LOC = T20;

NET "sram_flash_addr_<*>" IOSTANDARD = LVDCI_33;
NET "sram_flash_addr_<*>" SLEW = FAST;
NET "sram_flash_addr_<*>" DRIVE = 8;

NET sram_flash_data_[31] LOC = F14;
NET sram_flash_data_[30] LOC = F13;
NET sram_flash_data_[29] LOC = F12;
NET sram_flash_data_[28] LOC = F11;
NET sram_flash_data_[27] LOC = F16;
NET sram_flash_data_[26] LOC = F15;
NET sram_flash_data_[25] LOC = D14;
NET sram_flash_data_[24] LOC = D13;
NET sram_flash_data_[23] LOC = D15;
NET sram_flash_data_[22] LOC = E14;
NET sram_flash_data_[21] LOC = C11;
NET sram_flash_data_[20] LOC = D11;
NET sram_flash_data_[19] LOC = D16;
NET sram_flash_data_[18] LOC = C16;
NET sram_flash_data_[17] LOC = E13;
NET sram_flash_data_[16] LOC = D12;
NET sram_flash_data_[15] LOC = AA14;
NET sram_flash_data_[14] LOC = AB14;
NET sram_flash_data_[13] LOC = AC12;
NET sram_flash_data_[12] LOC = AC11;
NET sram_flash_data_[11] LOC = AA16;
NET sram_flash_data_[10] LOC = AA15;
NET sram_flash_data_[9]  LOC = AB13;
NET sram_flash_data_[8]  LOC = AA13;
NET sram_flash_data_[7]  LOC = AC14;
NET sram_flash_data_[6]  LOC = AD14;
NET sram_flash_data_[5]  LOC = AA12;
NET sram_flash_data_[4]  LOC = AA11;
NET sram_flash_data_[3]  LOC = AC16;
NET sram_flash_data_[2]  LOC = AC15;
NET sram_flash_data_[1]  LOC = AC13;
NET sram_flash_data_[0]  LOC = AD13;

NET "sram_flash_data_<*>" IOSTANDARD = LVCMOS33;
NET "sram_flash_data_<*>" PULLDOWN;

NET sram_flash_oe_n_     LOC = AC6;
NET "sram_flash_oe_n_" IOSTANDARD = LVDCI_33;
NET "sram_flash_oe_n_" SLEW = FAST;
NET "sram_flash_oe_n_" DRIVE = 8;

NET sram_flash_we_n_     LOC = AB6;
NET "sram_flash_we_n_" IOSTANDARD = LVDCI_33;
NET "sram_flash_we_n_" SLEW = FAST;
NET "sram_flash_we_n_" DRIVE = 8;

NET sram_bw_[3]          LOC = Y3; #Y4;
NET sram_bw_[2]          LOC = Y4; #Y3;
NET sram_bw_[1]          LOC = Y5; #Y6;
NET sram_bw_[0]          LOC = Y6; #Y5;
NET "sram_bw_<*>" IOSTANDARD = LVDCI_33;
NET "sram_bw_<*>" SLEW = FAST;
NET "sram_bw_<*>" DRIVE = 8;

NET sram_cen_            LOC = V7;
NET "sram_cen_" IOSTANDARD = LVDCI_33;
NET "sram_cen_" SLEW = FAST;
NET "sram_cen_" DRIVE = 8;

NET sram_adv_ld_n_       LOC = W4;
NET "sram_adv_ld_n_" IOSTANDARD = LVDCI_33;
NET "sram_adv_ld_n_" SLEW = FAST;
NET "sram_adv_ld_n_" DRIVE = 8;

NET flash_ce2_      LOC = W7;
NET "flash_ce2_" IOSTANDARD = LVDCI_33;
NET "flash_ce2_" SLEW = FAST;
NET "flash_ce2_" DRIVE = 8;

#NET flash_byte_n   LOC = N22;
#NET flash_audio_reset_n LOC = AD10;


NET led LOC = G5;

#------------------------------------------------------------------------------
# IO Pad Location Constraints / Properties for TFT VGA LCD Controller
#------------------------------------------------------------------------------

#NET tft_lcd_b<0> LOC = L26; # VGA_B2
#NET tft_lcd_b<0> IOSTANDARD = LVCMOS33;
#NET tft_lcd_b<1> LOC = C5;  # VGA_B3
#NET tft_lcd_b<2> LOC = C7;  # VGA_B4
#NET tft_lcd_b<3> LOC = B7;  # VGA_B5
#NET tft_lcd_b<4> LOC = G8;  # VGA_B6
#NET tft_lcd_b<5> LOC = F8;  # VGA_B7
#NET tft_lcd_b<*> SLEW = FAST;
#NET tft_lcd_b<*> DRIVE = 8;
NET tft_lcd_b[0] LOC = G8;  # VGA_B6
NET tft_lcd_b[1] LOC = F8;  # VGA_B7
#NET tft_lcd_b SLEW = FAST;
#NET tft_lcd_b DRIVE = 8;


NET tft_lcd_clk_   LOC = AF8 | IOSTANDARD = LVCMOS33;
NET tft_lcd_clk_  SLEW = FAST;
NET tft_lcd_clk_  DRIVE = 8;
#NET tft_lcd_g<0> LOC = M20; # VGA_G2
#NET tft_lcd_g<0> IOSTANDARD = LVCMOS33;
#NET tft_lcd_g<1> LOC = E4;  # VGA_G3
#NET tft_lcd_g<2> LOC = D3;  # VGA_G4
#NET tft_lcd_g<3> LOC = H7;  # VGA_G5
#NET tft_lcd_g<4> LOC = H8;  # VGA_G6
#NET tft_lcd_g<5> LOC = C1;  # VGA_G7
#NET tft_lcd_g<*> SLEW = FAST;
#NET tft_lcd_g<*> DRIVE = 8;
NET tft_lcd_g[0] LOC = H8;  # VGA_G6
NET tft_lcd_g[1] LOC = C1;  # VGA_G7
#NET tft_lcd_g SLEW = FAST;
#NET tft_lcd_g DRIVE = 8;

NET tft_lcd_hsync LOC = C10;
#NET tft_lcd_hsync SLEW = FAST;
#NET tft_lcd_hsync DRIVE = 8;

#NET tft_lcd_r<0> LOC = N25; #VGA_R2
#NET tft_lcd_r<0> IOSTANDARD = LVCMOS33;
#NET tft_lcd_r<1> LOC = C2; #VGA_R3
#NET tft_lcd_r<2> LOC = G7; #VGA_R4
#NET tft_lcd_r<3> LOC = F7; #VGA_R5
#NET tft_lcd_r<4> LOC = E5; #VGA_R6
#NET tft_lcd_r<5> LOC = E6; #VGA_R7
#NET tft_lcd_r<*> SLEW = FAST;
#NET tft_lcd_r<*> DRIVE = 8;
NET tft_lcd_r[0] LOC = E5; #VGA_R6
NET tft_lcd_r[1] LOC = E6; #VGA_R7
#NET tft_lcd_r SLEW = FAST;
#NET tft_lcd_r DRIVE = 8;

NET tft_lcd_vsync LOC = A8;
#NET tft_lcd_vsync SLEW = FAST;
#NET tft_lcd_vsync DRIVE = 8;

#TIMESPEC "TSPLB_TFT" = FROM "sys_clk" TO "tft_clk" TIG;
#TIMESPEC "TSTFT_PLB" = FROM "tft_clk" TO "sys_clk" TIG;

