# do /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/Modelsim/run.tcl
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/mor1k_mpsoc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:40 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/mor1k_mpsoc.v 
# -- Compiling module mor1k_mpsoc
# 
# Top level modules:
# 	mor1k_mpsoc
# End time: 15:41:40 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:40 on Jun 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:41:40 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/mor1k_mpsoc_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:40 on Jun 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/mor1k_mpsoc_top.v 
# -- Compiling module mor1k_mpsoc_top
# 
# Top level modules:
# 	mor1k_mpsoc_top
# End time: 15:41:40 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/crossbar.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:40 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/crossbar.v 
# -- Compiling module crossbar
# 
# Top level modules:
# 	crossbar
# End time: 15:41:40 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/arbiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:40 on Jun 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/arbiter.sv 
# -- Compiling module arbiter
# -- Compiling module arbiter_priority_en
# -- Compiling module my_one_hot_arbiter
# -- Compiling module arbiter_2_one_hot
# -- Compiling module arbiter_3_one_hot
# -- Compiling module arbiter_4_one_hot
# -- Compiling module my_one_hot_arbiter_priority_en
# -- Compiling module thermo_gen
# -- Compiling module thermo_arbiter
# -- Compiling module thermo_arbiter_priority_en
# -- Compiling module thermo_arbiter_ext_priority
# -- Compiling module tree_arbiter
# -- Compiling module my_one_hot_arbiter_ext_priority
# -- Compiling module arbiter_ext_priority
# 
# Top level modules:
# 	arbiter_priority_en
# 	tree_arbiter
# 	my_one_hot_arbiter_ext_priority
# 	arbiter_ext_priority
# End time: 15:41:40 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:40 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 15:41:40 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1k.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:40 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1k.v 
# -- Compiling module mor1k
# 
# Top level modules:
# 	mor1k
# End time: 15:41:41 on Jun 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/congestion_analyzer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:41 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/congestion_analyzer.v 
# -- Compiling module port_presel_based_dst_ports_vc
# -- Compiling module port_presel_based_dst_ports_credit
# -- Compiling module mesh_torus_port_presel_based_dst_routers_vc
# -- Compiling module port_presel_based_dst_routers_ovc
# -- Compiling module port_pre_sel_gen
# -- Compiling module congestion_out_based_ivc_req
# -- Compiling module congestion_out_based_ivc_notgrant
# -- Compiling module congestion_out_based_3port_avb_ovc
# -- Compiling module congestion_out_based_avb_ovc_w2
# -- Compiling module congestion_out_based_avb_ovc_w3
# -- Compiling module congestion_out_based_avb_ovc_w4
# -- Compiling module congestion_out_based_avb_ovc_not_granted_ivc
# -- Compiling module parallel_count_normalize
# -- Compiling module normalizer
# -- Compiling module congestion_out_gen
# 
# Top level modules:
# 	port_pre_sel_gen
# 	congestion_out_gen
# End time: 15:41:41 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_cpu_cappuccino.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:41 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_cpu_cappuccino.v 
# -- Compiling module mor1kx_cpu_cappuccino
# 
# Top level modules:
# 	mor1kx_cpu_cappuccino
# End time: 15:41:41 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/credit_count.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:41 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/credit_count.v 
# -- Compiling module credit_counter
# -- Compiling module inport_module
# -- Compiling module sw_mask_gen
# -- Compiling module check_ovc
# 
# Top level modules:
# 	credit_counter
# End time: 15:41:41 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/input_ports.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:41 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/input_ports.v 
# -- Compiling module input_ports
# -- Compiling module input_queue_per_port
# -- Compiling module destp_generator
# 
# Top level modules:
# 	input_ports
# End time: 15:41:41 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_fetch_cappuccino.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:41 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_fetch_cappuccino.v 
# -- Compiling module mor1kx_fetch_cappuccino
# 
# Top level modules:
# 	mor1kx_fetch_cappuccino
# End time: 15:41:41 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_decode_execute_cappuccino.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:41 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_decode_execute_cappuccino.v 
# -- Compiling module mor1kx_decode_execute_cappuccino
# 
# Top level modules:
# 	mor1kx_decode_execute_cappuccino
# End time: 15:41:41 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/flit_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:41 on Jun 11,2020
# vlog -reportprogress 300 -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/flit_buffer.sv 
# -- Compiling module flit_buffer
# ** Warning: /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/flit_buffer.sv(478): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/flit_buffer.sv(320): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/flit_buffer.sv(322): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# -- Compiling module fifo_ram
# -- Compiling module fwft_fifo
# -- Compiling module fwft_fifo_with_output_clear
# 
# Top level modules:
# 	flit_buffer
# 	fwft_fifo
# 	fwft_fifo_with_output_clear
# End time: 15:41:41 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# vlog -sv -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/main_comp.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:41 on Jun 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/main_comp.sv 
# -- Compiling module one_hot_mux
# -- Compiling module one_hot_demux
# -- Compiling module custom_or
# -- Compiling module bin_to_one_hot
# -- Compiling module one_hot_to_bin
# -- Compiling module binary_mux
# -- Compiling module accumulator
# -- Compiling module check_single_bit_assertation
# -- Compiling module fast_minimum_number
# -- Compiling module parallel_counter
# -- Compiling module CS_GEN
# -- Compiling module PC_7_3
# -- Compiling module PC_15_4
# -- Compiling module PC_31_5
# -- Compiling module PC_63_6
# -- Compiling module PC_127_7
# 
# Top level modules:
# 	one_hot_demux
# 	custom_or
# 	bin_to_one_hot
# 	one_hot_to_bin
# 	binary_mux
# 	accumulator
# 	check_single_bit_assertation
# 	fast_minimum_number
# End time: 15:41:41 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ni_crc32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:41 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ni_crc32.v 
# -- Compiling module crc_32_multi_channel
# -- Compiling module crc_32_combinational
# 
# Top level modules:
# 	crc_32_multi_channel
# End time: 15:41:41 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ni_vc_dma.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:41 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ni_vc_dma.v 
# -- Compiling module ni_vc_dma
# 
# Top level modules:
# 	ni_vc_dma
# End time: 15:41:41 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_uart_wb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:41 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_uart_wb.v 
# -- Compiling module jtag_uart_wb
# 
# Top level modules:
# 	jtag_uart_wb
# End time: 15:41:41 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:41 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx.v 
# -- Compiling module mor1kx
# 
# Top level modules:
# 	mor1kx
# End time: 15:41:41 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/altera_jtag_uart_wb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:41 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/altera_jtag_uart_wb.v 
# -- Compiling module qsys_jtag_uart_0_sim_scfifo_w
# -- Compiling module qsys_jtag_uart_0_scfifo_w
# -- Compiling module qsys_jtag_uart_0_sim_scfifo_r
# -- Compiling module qsys_jtag_uart_0_scfifo_r
# -- Compiling module qsys_jtag_uart_0
# -- Compiling module altera_jtag_uart_wb
# 
# Top level modules:
# 	altera_jtag_uart_wb
# End time: 15:41:42 on Jun 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_execute_alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:42 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_execute_alu.v 
# -- Compiling module mor1kx_execute_alu
# 
# Top level modules:
# 	mor1kx_execute_alu
# End time: 15:41:42 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/routing.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:42 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/routing.v 
# -- Compiling module ni_conventional_routing
# -- Compiling module look_ahead_routing
# -- Compiling module next_router_addr_selector_onehot
# -- Compiling module next_router_addr_selector_bin
# 
# Top level modules:
# 	ni_conventional_routing
# 	look_ahead_routing
# 	next_router_addr_selector_onehot
# 	next_router_addr_selector_bin
# End time: 15:41:42 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mesh_torus_routting.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:42 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mesh_torus_routting.v 
# -- Compiling module mesh_torus_look_ahead_routing
# -- Compiling module mesh_torus_deterministic_look_ahead_routing
# -- Compiling module mesh_torus_adaptive_look_ahead_routing
# -- Compiling module mesh_torus_next_router_addr_predictor
# -- Compiling module mesh_torus_next_router_inport_predictor
# -- Compiling module remove_sw_loc_one_hot
# -- Compiling module remove_receive_port_one_hot
# -- Compiling module add_sw_loc_one_hot
# -- Compiling module mesh_torus_conventional_routing
# -- Compiling module mesh_torus_ni_conventional_routing
# -- Compiling module tranc_ring_routing
# -- Compiling module xy_line_routing
# 
# Top level modules:
# 	mesh_torus_look_ahead_routing
# 	remove_sw_loc_one_hot
# End time: 15:41:42 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_rf_espresso.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:42 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_rf_espresso.v 
# -- Compiling module mor1kx_rf_espresso
# 
# Top level modules:
# 	mor1kx_rf_espresso
# End time: 15:41:42 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_cache_lru.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:42 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_cache_lru.v 
# -- Compiling module mor1kx_cache_lru
# 
# Top level modules:
# 	mor1kx_cache_lru
# End time: 15:41:42 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_fetch_prontoespresso.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:42 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_fetch_prontoespresso.v 
# -- Compiling module mor1kx_fetch_prontoespresso
# 
# Top level modules:
# 	mor1kx_fetch_prontoespresso
# End time: 15:41:42 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/clk_source.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:42 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/clk_source.v 
# -- Compiling module clk_source
# 
# Top level modules:
# 	clk_source
# End time: 15:41:42 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/timer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:42 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/timer.v 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 15:41:42 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/comb_nonspec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:42 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/comb_nonspec.v 
# -- Compiling module comb_nonspec_allocator
# -- Compiling module comb_nonspec_v2_allocator
# -- Compiling module nonspec_sw_alloc
# -- Compiling module swa_input_port_arbiter
# -- Compiling module swa_output_port_arbiter
# 
# Top level modules:
# 	comb_nonspec_allocator
# 	comb_nonspec_v2_allocator
# End time: 15:41:42 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_execute_ctrl_cappuccino.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:42 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_execute_ctrl_cappuccino.v 
# -- Compiling module mor1kx_execute_ctrl_cappuccino
# 
# Top level modules:
# 	mor1kx_execute_ctrl_cappuccino
# End time: 15:41:42 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_lsu_cappuccino.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:42 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_lsu_cappuccino.v 
# -- Compiling module mor1kx_lsu_cappuccino
# 
# Top level modules:
# 	mor1kx_lsu_cappuccino
# End time: 15:41:42 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/wishbone_bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:42 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/wishbone_bus.v 
# -- Compiling module wishbone_bus
# -- Compiling module bus_arbiter
# 
# Top level modules:
# 	wishbone_bus
# End time: 15:41:42 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_wb_mux_espresso.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:42 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_wb_mux_espresso.v 
# -- Compiling module mor1kx_wb_mux_espresso
# 
# Top level modules:
# 	mor1kx_wb_mux_espresso
# End time: 15:41:42 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_ctrl_prontoespresso.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:42 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_ctrl_prontoespresso.v 
# -- Compiling module mor1kx_ctrl_prontoespresso
# 
# Top level modules:
# 	mor1kx_ctrl_prontoespresso
# End time: 15:41:42 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_pic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:42 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_pic.v 
# -- Compiling module mor1kx_pic
# 
# Top level modules:
# 	mor1kx_pic
# End time: 15:41:43 on Jun 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/byte_enabled_generic_ram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:43 on Jun 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/byte_enabled_generic_ram.sv 
# -- Compiling module byte_enabled_true_dual_port_ram
# -- Compiling module byte_enabled_true_dual_port_ram_1
# -- Compiling module byte_enabled_true_dual_port_ram_2
# -- Compiling module byte_enabled_true_dual_port_ram_3
# -- Compiling module byte_enabled_true_dual_port_ram_4
# -- Compiling module byte_enabled_true_dual_port_ram_5
# -- Compiling module byte_enabled_true_dual_port_ram_6
# -- Compiling module byte_enabled_true_dual_port_ram_7
# -- Compiling module byte_enabled_true_dual_port_ram_8
# -- Compiling module byte_enabled_true_dual_port_ram_9
# -- Compiling module byte_enabled_true_dual_port_ram_10
# -- Compiling module byte_enabled_true_dual_port_ram_11
# -- Compiling module byte_enabled_true_dual_port_ram_12
# -- Compiling module byte_enabled_true_dual_port_ram_13
# -- Compiling module byte_enabled_true_dual_port_ram_14
# -- Compiling module byte_enabled_true_dual_port_ram_15
# -- Compiling module byte_enabled_single_port_ram
# -- Compiling module byte_enabled_single_port_ram_1
# -- Compiling module byte_enabled_single_port_ram_2
# -- Compiling module byte_enabled_single_port_ram_3
# -- Compiling module byte_enabled_single_port_ram_4
# -- Compiling module byte_enabled_single_port_ram_5
# -- Compiling module byte_enabled_single_port_ram_6
# -- Compiling module byte_enabled_single_port_ram_7
# -- Compiling module byte_enabled_single_port_ram_8
# -- Compiling module byte_enabled_single_port_ram_9
# -- Compiling module byte_enabled_single_port_ram_10
# -- Compiling module byte_enabled_single_port_ram_11
# -- Compiling module byte_enabled_single_port_ram_12
# -- Compiling module byte_enabled_single_port_ram_13
# -- Compiling module byte_enabled_single_port_ram_14
# -- Compiling module byte_enabled_single_port_ram_15
# 
# Top level modules:
# 	byte_enabled_true_dual_port_ram
# 	byte_enabled_single_port_ram
# End time: 15:41:43 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_dcache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:43 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_dcache.v 
# -- Compiling module mor1kx_dcache
# 
# Top level modules:
# 	mor1kx_dcache
# End time: 15:41:43 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/wrra.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:43 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/wrra.v 
# -- Compiling module wrra
# -- Compiling module rra_priority_lock
# -- Compiling module weight_counter
# -- Compiling module classic_weight_counter
# -- Compiling module weight_control
# -- Compiling module wrra_contention_gen
# -- Compiling module wrra_inputport_destports_sum
# -- Compiling module weights_update
# -- Compiling module weight_update_per_port
# -- Compiling module output_weight_latch
# 
# Top level modules:
# 	wrra
# 	rra_priority_lock
# 	weight_control
# 	wrra_contention_gen
# 	weights_update
# End time: 15:41:43 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ni_vc_wb_slave_regs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:43 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ni_vc_wb_slave_regs.v 
# -- Compiling module ni_vc_wb_slave_regs
# 
# Top level modules:
# 	ni_vc_wb_slave_regs
# End time: 15:41:43 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/generic_ram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:43 on Jun 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/generic_ram.sv 
# -- Compiling module generic_single_port_ram
# -- Compiling module single_port_ram
# 
# Top level modules:
# 	generic_single_port_ram
# End time: 15:41:43 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_ctrl_cappuccino.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:43 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_ctrl_cappuccino.v 
# -- Compiling module mor1kx_ctrl_cappuccino
# 
# Top level modules:
# 	mor1kx_ctrl_cappuccino
# End time: 15:41:43 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/comb-spec1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:43 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/comb-spec1.v 
# -- Compiling module comb_spec1_allocator
# -- Compiling module spec_sw_alloc
# -- Compiling module sw_alloc_sub
# 
# Top level modules:
# 	comb_spec1_allocator
# End time: 15:41:43 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/noc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:43 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/noc.v 
# -- Compiling module noc
# 
# Top level modules:
# 	noc
# End time: 15:41:43 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/wb_bram_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:43 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/wb_bram_ctrl.v 
# -- Compiling module wb_bram_ctrl
# -- Compiling module wb_burst_bram_ctrl
# 
# Top level modules:
# 	wb_bram_ctrl
# End time: 15:41:43 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/fattree.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:43 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/fattree.v 
# -- Compiling module fattree_noc
# -- Compiling module fattree_nca_random_up_routing
# -- Compiling module fattree_nca_destp_up_routing
# -- Compiling module fattree_nca_straight_up_routing
# -- Compiling module fattree_destport_up_select
# -- Compiling module fattree_conventional_routing
# -- Compiling module fattree_look_ahead_routing
# -- Compiling module fattree_deterministic_look_ahead_routing
# -- Compiling module fattree_destport_decoder
# -- Compiling module fattree_mask_non_assignable_destport
# -- Compiling module fattree_distance_gen
# -- Compiling module fattree_ssa_check_destport
# -- Compiling module fattree_add_ss_port
# -- Compiling module fattree_router_addr_decode
# -- Compiling module fattree_destp_generator
# 
# Top level modules:
# 	fattree_noc
# 	fattree_destport_up_select
# 	fattree_look_ahead_routing
# 	fattree_distance_gen
# 	fattree_ssa_check_destport
# 	fattree_add_ss_port
# 	fattree_router_addr_decode
# 	fattree_destp_generator
# End time: 15:41:43 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/canonical_credit_count.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:43 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/canonical_credit_count.v 
# -- Compiling module canonical_credit_counter
# -- Compiling module inport_module_can
# -- Compiling module sw_mask_gen_can
# 
# Top level modules:
# 	canonical_credit_counter
# End time: 15:41:43 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_store_buffer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:43 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_store_buffer.v 
# -- Compiling module mor1kx_store_buffer
# 
# Top level modules:
# 	mor1kx_store_buffer
# End time: 15:41:44 on Jun 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/route_mesh.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:44 on Jun 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/route_mesh.sv 
# -- Compiling module xy_mesh_routing
# 
# Top level modules:
# 	xy_mesh_routing
# End time: 15:41:44 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_bus_if_wb32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:44 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_bus_if_wb32.v 
# -- Compiling module mor1kx_bus_if_wb32
# 
# Top level modules:
# 	mor1kx_bus_if_wb32
# End time: 15:41:44 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:44 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_cpu.v 
# -- Compiling module mor1kx_cpu
# 
# Top level modules:
# 	mor1kx_cpu
# End time: 15:41:44 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/router.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:44 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/router.v 
# -- Compiling module router
# 
# Top level modules:
# 	router
# End time: 15:41:44 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_fetch_espresso.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:44 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_fetch_espresso.v 
# -- Compiling module mor1kx_fetch_espresso
# 
# Top level modules:
# 	mor1kx_fetch_espresso
# End time: 15:41:44 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_simple_dpram_sclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:44 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_simple_dpram_sclk.v 
# -- Compiling module mor1kx_simple_dpram_sclk
# 
# Top level modules:
# 	mor1kx_simple_dpram_sclk
# End time: 15:41:44 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_decode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:44 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_decode.v 
# -- Compiling module mor1kx_decode
# 
# Top level modules:
# 	mor1kx_decode
# End time: 15:41:44 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/altera_simulator_UART.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:44 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/altera_simulator_UART.v 
# -- Compiling module altera_simulator_UART
# -- Compiling module RxD_fifo
# 
# Top level modules:
# 	altera_simulator_UART
# End time: 15:41:44 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_bus_if_avalon.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:44 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_bus_if_avalon.v 
# -- Compiling module mor1kx_bus_if_avalon
# 
# Top level modules:
# 	mor1kx_bus_if_avalon
# End time: 15:41:44 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_immu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:44 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_immu.v 
# -- Compiling module mor1kx_immu
# 
# Top level modules:
# 	mor1kx_immu
# End time: 15:41:44 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_fetch_tcm_prontoespresso.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:44 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_fetch_tcm_prontoespresso.v 
# -- Compiling module mor1kx_fetch_tcm_prontoespresso
# 
# Top level modules:
# 	mor1kx_fetch_tcm_prontoespresso
# End time: 15:41:44 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_cpu_prontoespresso.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:44 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_cpu_prontoespresso.v 
# -- Compiling module mor1kx_cpu_prontoespresso
# 
# Top level modules:
# 	mor1kx_cpu_prontoespresso
# End time: 15:41:44 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/debug.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:44 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/debug.v 
# -- Compiling module debug_IVC_flit_type_order_check
# -- Compiling module debug_mesh_tori_route_ckeck
# -- Compiling module debug_mesh_edges
# -- Compiling module check_destination_addr
# 
# Top level modules:
# 	debug_IVC_flit_type_order_check
# 	debug_mesh_tori_route_ckeck
# 	debug_mesh_edges
# 	check_destination_addr
# End time: 15:41:44 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mesh_torus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:44 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mesh_torus.v 
# -- Compiling module mesh_torus_vc_alloc_request_gen_adaptive
# -- Compiling module mesh_tori_dspt_clear_gen
# -- Compiling module mesh_torus_mask_non_assignable_destport
# -- Compiling module mesh_torus_swap_port_presel_gen
# -- Compiling module mesh_torus_adaptive_avb_ovc_mux
# -- Compiling module mesh_torus_port_selector
# -- Compiling module mesh_torus_adaptive_dest_encoder
# -- Compiling module mesh_torus_distance_gen
# -- Compiling module mesh_torus_ssa_check_destport
# -- Compiling module mesh_torus_add_ss_port
# -- Compiling module mesh_tori_router_addr_decode
# -- Compiling module mesh_tori_endp_addr_decode
# -- Compiling module mesh_torus_destp_generator
# -- Compiling module mesh_torus_destp_decoder
# -- Compiling module mesh_torus_dynamic_portsel_control
# 
# Top level modules:
# 	mesh_torus_vc_alloc_request_gen_adaptive
# 	mesh_torus_adaptive_dest_encoder
# 	mesh_torus_distance_gen
# 	mesh_torus_ssa_check_destport
# 	mesh_torus_add_ss_port
# 	mesh_tori_router_addr_decode
# 	mesh_torus_destp_generator
# 	mesh_torus_dynamic_portsel_control
# End time: 15:41:45 on Jun 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_branch_prediction.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:45 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_branch_prediction.v 
# -- Compiling module mor1kx_branch_prediction
# 
# Top level modules:
# 	mor1kx_branch_prediction
# End time: 15:41:45 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_icache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:45 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_icache.v 
# -- Compiling module mor1kx_icache
# 
# Top level modules:
# 	mor1kx_icache
# End time: 15:41:45 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_ticktimer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:45 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_ticktimer.v 
# -- Compiling module mor1kx_ticktimer
# 
# Top level modules:
# 	mor1kx_ticktimer
# End time: 15:41:45 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/header_flit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:45 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/header_flit.v 
# -- Compiling module header_flit_generator
# -- Compiling module extract_header_flit_info
# -- Compiling module header_flit_update_lk_route_ovc
# -- Compiling module hdr_flit_weight_update
# 
# Top level modules:
# 	header_flit_generator
# 	extract_header_flit_info
# 	header_flit_update_lk_route_ovc
# 	hdr_flit_weight_update
# End time: 15:41:45 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/tree.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:45 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/tree.v 
# -- Compiling module tree_noc
# -- Compiling module tree_nca_routing
# -- Compiling module tree_conventional_routing
# -- Compiling module tree_deterministic_look_ahead_routing
# -- Compiling module tree_look_ahead_routing
# -- Compiling module tree_destport_decoder
# -- Compiling module tree_destp_generator
# 
# Top level modules:
# 	tree_noc
# 	tree_look_ahead_routing
# 	tree_destp_generator
# End time: 15:41:45 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/class_table.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:45 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/class_table.v 
# -- Compiling module class_ovc_table
# 
# Top level modules:
# 	class_ovc_table
# End time: 15:41:45 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_wb_mux_cappuccino.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:45 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_wb_mux_cappuccino.v 
# -- Compiling module mor1kx_wb_mux_cappuccino
# 
# Top level modules:
# 	mor1kx_wb_mux_cappuccino
# End time: 15:41:45 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/wb_single_port_ram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:45 on Jun 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/wb_single_port_ram.sv 
# -- Compiling module wb_single_port_ram
# -- Compiling module single_port_ram_top
# 
# Top level modules:
# 	wb_single_port_ram
# End time: 15:41:45 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_ctrl_espresso.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:45 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_ctrl_espresso.v 
# -- Compiling module mor1kx_ctrl_espresso
# 
# Top level modules:
# 	mor1kx_ctrl_espresso
# End time: 15:41:45 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/comb_spec2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:45 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/comb_spec2.v 
# -- Compiling module comb_spec2_allocator
# -- Compiling module spec_sw_alloc2
# -- Compiling module sw_alloc_sub2
# -- Compiling module spec_sw_alloc_sub2
# 
# Top level modules:
# 	comb_spec2_allocator
# End time: 15:41:45 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/combined_vc_sw_alloc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:45 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/combined_vc_sw_alloc.v 
# -- Compiling module combined_vc_sw_alloc
# 
# Top level modules:
# 	combined_vc_sw_alloc
# End time: 15:41:45 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_cpu_espresso.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:45 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_cpu_espresso.v 
# -- Compiling module mor1kx_cpu_espresso
# 
# Top level modules:
# 	mor1kx_cpu_espresso
# End time: 15:41:45 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/inout_ports.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:45 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/inout_ports.v 
# -- Compiling module inout_ports
# -- Compiling module output_vc_status
# -- Compiling module vc_alloc_request_gen
# -- Compiling module vc_alloc_request_gen_determinstic
# 
# Top level modules:
# 	inout_ports
# 	output_vc_status
# End time: 15:41:45 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ss_allocator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:45 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ss_allocator.v 
# -- Compiling module ss_allocator
# -- Compiling module ssa_per_vc
# -- Compiling module ssa_check_destport
# -- Compiling module add_ss_port
# 
# Top level modules:
# 	ss_allocator
# 	add_ss_port
# End time: 15:41:45 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mesh_torus_noc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:45 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mesh_torus_noc.v 
# -- Compiling module mesh_torus_noc
# 
# Top level modules:
# 	mesh_torus_noc
# End time: 15:41:46 on Jun 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ni_master.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:46 on Jun 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ni_master.sv 
# -- Compiling module ni_master
# -- Compiling module ovc_status
# 
# Top level modules:
# 	ni_master
# End time: 15:41:46 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/traffic_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:46 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/traffic_gen.v 
# -- Compiling module injection_ratio_ctrl
# -- Compiling module packet_gen
# -- Compiling module distance_gen
# 
# Top level modules:
# 	injection_ratio_ctrl
# 	packet_gen
# 	distance_gen
# End time: 15:41:46 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_dmmu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:46 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_dmmu.v 
# -- Compiling module mor1kx_dmmu
# 
# Top level modules:
# 	mor1kx_dmmu
# End time: 15:41:46 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/baseline.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:46 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/baseline.v 
# -- Compiling module baseline_allocator
# -- Compiling module canonical_vc_alloc
# -- Compiling module spec_sw_alloc_can
# 
# Top level modules:
# 	baseline_allocator
# End time: 15:41:46 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_cfgrs.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:46 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_cfgrs.v 
# -- Compiling module mor1kx_cfgrs
# 
# Top level modules:
# 	mor1kx_cfgrs
# End time: 15:41:46 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_rf_cappuccino.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:46 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_rf_cappuccino.v 
# -- Compiling module mor1kx_rf_cappuccino
# 
# Top level modules:
# 	mor1kx_rf_cappuccino
# End time: 15:41:46 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_true_dpram_sclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:46 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_true_dpram_sclk.v 
# -- Compiling module mor1kx_true_dpram_sclk
# 
# Top level modules:
# 	mor1kx_true_dpram_sclk
# End time: 15:41:46 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_lsu_espresso.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:46 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_lsu_espresso.v 
# -- Compiling module mor1kx_lsu_espresso
# 
# Top level modules:
# 	mor1kx_lsu_espresso
# End time: 15:41:46 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/route_torus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:46 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/route_torus.v 
# -- Compiling module tranc_xy_routing
# -- Compiling module tranc_west_first_routing
# -- Compiling module tranc_north_last_routing
# -- Compiling module tranc_negetive_first_routing
# -- Compiling module tranc_duato_routing
# -- Compiling module tranc_dir
# 
# Top level modules:
# 	tranc_xy_routing
# 	tranc_west_first_routing
# 	tranc_north_last_routing
# 	tranc_negetive_first_routing
# 	tranc_duato_routing
# End time: 15:41:46 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_wb/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_wb/jtag_source_probe.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:46 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_wb/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_wb/jtag_source_probe.v 
# -- Compiling module jtag_source_probe
# 
# Top level modules:
# 	jtag_source_probe
# End time: 15:41:46 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_wb/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_wb/vjtag.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:46 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_wb/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_wb/vjtag.v 
# -- Compiling module vjtag
# 
# Top level modules:
# 	vjtag
# End time: 15:41:46 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_wb/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_wb/jtag_system_en.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:46 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_wb/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_wb/jtag_system_en.v 
# -- Compiling module jtag_system_en
# -- Compiling module jtag_control_port
# 
# Top level modules:
# 	jtag_system_en
# End time: 15:41:46 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_wb/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_wb/vjtag_wb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:46 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_wb/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/jtag_wb/vjtag_wb.v 
# -- Compiling module vjtag_wb
# -- Compiling module vjtag_ctrl
# 
# Top level modules:
# 	vjtag_wb
# End time: 15:41:46 on Jun 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/tiles/ {/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/tiles/mor1k_tile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:41:46 on Jun 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/tiles/" /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/tiles/mor1k_tile.v 
# -- Compiling module mor1k_tile
# 
# Top level modules:
# 	mor1k_tile
# End time: 15:41:47 on Jun 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 	
# vsim -t 1ps  -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:41:47 on Jun 11,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.mor1k_mpsoc
# Loading work.noc
# Loading work.clk_source
# Loading work.altera_reset_synchronizer
# Loading work.mor1k_tile
# Loading work.jtag_uart_wb
# Loading work.mor1k
# Loading work.mor1kx
# Loading work.mor1kx_cpu
# Loading work.ni_master
# Loading work.bin_to_one_hot
# Loading work.ni_conventional_routing
# Loading work.header_flit_generator
# Loading work.ovc_status
# Loading work.flit_buffer
# Loading work.one_hot_mux
# Loading work.one_hot_to_bin
# Loading work.fifo_ram
# Loading work.extract_header_flit_info
# Loading work.wb_single_port_ram
# Loading work.wb_bram_ctrl
# Loading work.single_port_ram_top
# Loading work.timer
# Loading work.wishbone_bus
# Loading work.binary_mux
# Loading work.mesh_torus_noc
# Loading work.altera_simulator_UART
# Loading work.RxD_fifo
# Loading work.mor1kx_cpu_cappuccino
# Loading work.mor1kx_fetch_cappuccino
# Loading work.mor1kx_decode
# Loading work.mor1kx_decode_execute_cappuccino
# Loading work.mor1kx_branch_prediction
# Loading work.mor1kx_execute_alu
# Loading work.mor1kx_lsu_cappuccino
# Loading work.mor1kx_wb_mux_cappuccino
# Loading work.mor1kx_rf_cappuccino
# Loading work.mor1kx_simple_dpram_sclk
# Loading work.mor1kx_execute_ctrl_cappuccino
# Loading work.mor1kx_ctrl_cappuccino
# Loading work.mor1kx_cfgrs
# Loading work.mor1kx_bus_if_wb32
# Loading work.mesh_tori_router_addr_decode
# Loading work.mesh_tori_endp_addr_decode
# Loading work.mesh_torus_ni_conventional_routing
# Loading work.mesh_torus_conventional_routing
# Loading work.ni_vc_wb_slave_regs
# Loading work.ni_vc_dma
# Loading work.bus_arbiter
# Loading work.arbiter
# Loading work.wb_burst_bram_ctrl
# Loading work.generic_single_port_ram
# Loading work.router
# Loading work.inout_ports
# Loading work.vc_alloc_request_gen
# Loading work.congestion_out_gen
# Loading work.input_ports
# Loading work.combined_vc_sw_alloc
# Loading work.crossbar
# Loading work.custom_or
# Loading work.mor1kx_icache
# Loading work.mor1kx_immu
# Loading work.mor1kx_true_dpram_sclk
# Loading work.mor1kx_store_buffer
# Loading work.mor1kx_dcache
# Loading work.mor1kx_dmmu
# Loading work.mor1kx_pic
# Loading work.mor1kx_ticktimer
# Loading work.xy_mesh_routing
# Loading work.my_one_hot_arbiter
# Loading work.byte_enabled_single_port_ram
# Loading work.vc_alloc_request_gen_determinstic
# Loading work.input_queue_per_port
# Loading work.look_ahead_routing
# Loading work.header_flit_update_lk_route_ovc
# Loading work.credit_counter
# Loading work.port_pre_sel_gen
# Loading work.comb_nonspec_allocator
# Loading work.nonspec_sw_alloc
# Loading work.add_sw_loc_one_hot
# Loading work.mor1kx_cache_lru
# Loading work.arbiter_2_one_hot
# Loading work.byte_enabled_single_port_ram_4
# Loading work.arbiter_4_one_hot
# Loading work.mesh_torus_look_ahead_routing
# Loading work.class_ovc_table
# Loading work.fwft_fifo
# Loading work.destp_generator
# Loading work.inport_module
# Loading work.one_hot_demux
# Loading work.sw_mask_gen
# Loading work.swa_input_port_arbiter
# Loading work.swa_output_port_arbiter
# Loading work.mesh_torus_deterministic_look_ahead_routing
# Loading work.mesh_torus_next_router_addr_predictor
# Loading work.mesh_torus_next_router_inport_predictor
# Loading work.remove_receive_port_one_hot
# Loading work.mesh_torus_destp_generator
# Loading work.mesh_torus_destp_decoder
# Loading work.mesh_torus_mask_non_assignable_destport
# Loading work.arbiter_priority_en
# Loading work.my_one_hot_arbiter_priority_en
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# ** Warning: Design size of 11776 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# 
#add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# testbench.uut.the_mor1k_tile_0.cpu.mor1kx0.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK
# testbench.uut.the_mor1k_tile_0.cpu.mor1kx0.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK
# testbench.uut.the_mor1k_tile_1.cpu.mor1kx0.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK
# testbench.uut.the_mor1k_tile_1.cpu.mor1kx0.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK
# testbench.uut.the_mor1k_tile_2.cpu.mor1kx0.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK
# testbench.uut.the_mor1k_tile_2.cpu.mor1kx0.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK
# testbench.uut.the_mor1k_tile_3.cpu.mor1kx0.bus_gen.ibus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK
# testbench.uut.the_mor1k_tile_3.cpu.mor1kx0.bus_gen.dbus_bridge: Wishbone bus IF is B3_REGISTERED_FEEDBACK
# b5 done
# b5 done
# b5 done
# b5 done
# b5 done
# b5 done
# b5 done
# b5 done
# b5 done
# start
# dout 397 
# b5 141
# b5 141
# b5 397
# b5   x
# b5   x
# b5   x
# b5   x
# b5   x
# b5   x
# end
# b5 done
# Hi from core 3 
# b5 done
# b5 done
# b5 done
# b5 done
# start
# dout 285 
# b5  28
# b5   0
# b5   0
# b5  28
# b5 285
# b5   x
# b5   x
# b5   x
# b5   x
# end
# Hi from core 0
# total sent packets by core0 is 3
# Hi from core 1
# total sent packets by core1 is 3
# Hi from core 2
# total sent packets by core2 is 3
# Break key hit
# Break in Module mor1kx_simple_dpram_sclk in file /home/archfx/Documents/NoCem-MPSoC/mor1k_mpsoc/src_verilog/lib/mor1kx_simple_dpram_sclk.v
# End time: 15:48:44 on Jun 11,2020, Elapsed time: 0:06:57
# Errors: 0, Warnings: 3
