\doxysection{SDMMC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_s_d_m_m_c___type_def}{}\label{struct_s_d_m_m_c___type_def}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}}


Secure digital input/output Interface.  




{\ttfamily \#include $<$stm32l471xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a65bff76f3af24c37708a1006d54720c7}{POWER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_aa94197378e20fc739d269be49d9c5d40}{CLKCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a07d4e63efcbde252c667e64a8d818aa9}{ARG}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_adcf812cbe5147d300507d59d4a55935d}{CMD}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}{RESPCMD}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a7b0ee0dc541683266dfab6335abca891}{RESP1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a4d99c78dffdb6e81e8f6b7abec263419}{RESP2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}{RESP3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_ac760383de212de696f504e744c6fca7e}{RESP4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a1dd219eaeee8d9def822da843028bd02}{DTIMER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a612edc78d2fa6288392f8ea32c36f7fb}{DLEN}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a96a3d1a050982fccc23c2e6dbe0de068}{DCTRL}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}{DCOUNT}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}{STA}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a5c955643593b4aedbe9f84f054d26522}{MASK}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a8be676577db129a84a9a2689519a8502}{RESERVED0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_ab27b78e19f487c845437c29812eecca7}{FIFOCNT}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a2d531df35272b1f3d787e5726ed5c52c}{RESERVED1}} \mbox{[}13\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___type_def_a68bef1da5fd164cf0f884b4209670dc8}{FIFO}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Secure digital input/output Interface. 

\doxysubsection{Field Documentation}
\Hypertarget{struct_s_d_m_m_c___type_def_a07d4e63efcbde252c667e64a8d818aa9}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!ARG@{ARG}}
\index{ARG@{ARG}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ARG}{ARG}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_a07d4e63efcbde252c667e64a8d818aa9} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ARG}

SDMMC argument register, Address offset\+: 0x08 \Hypertarget{struct_s_d_m_m_c___type_def_aa94197378e20fc739d269be49d9c5d40}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!CLKCR@{CLKCR}}
\index{CLKCR@{CLKCR}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLKCR}{CLKCR}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_aa94197378e20fc739d269be49d9c5d40} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CLKCR}

SDMMC clock control register, Address offset\+: 0x04 \Hypertarget{struct_s_d_m_m_c___type_def_adcf812cbe5147d300507d59d4a55935d}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!CMD@{CMD}}
\index{CMD@{CMD}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMD}{CMD}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_adcf812cbe5147d300507d59d4a55935d} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CMD}

SDMMC command register, Address offset\+: 0x0C \Hypertarget{struct_s_d_m_m_c___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!DCOUNT@{DCOUNT}}
\index{DCOUNT@{DCOUNT}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCOUNT}{DCOUNT}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_a4273e2b5aeb7bdf1006909b1a2b59bc8} 
\mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t DCOUNT}

SDMMC data counter register, Address offset\+: 0x30 \Hypertarget{struct_s_d_m_m_c___type_def_a96a3d1a050982fccc23c2e6dbe0de068}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!DCTRL@{DCTRL}}
\index{DCTRL@{DCTRL}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCTRL}{DCTRL}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_a96a3d1a050982fccc23c2e6dbe0de068} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DCTRL}

SDMMC data control register, Address offset\+: 0x2C \Hypertarget{struct_s_d_m_m_c___type_def_a612edc78d2fa6288392f8ea32c36f7fb}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!DLEN@{DLEN}}
\index{DLEN@{DLEN}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DLEN}{DLEN}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_a612edc78d2fa6288392f8ea32c36f7fb} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DLEN}

SDMMC data length register, Address offset\+: 0x28 \Hypertarget{struct_s_d_m_m_c___type_def_a1dd219eaeee8d9def822da843028bd02}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!DTIMER@{DTIMER}}
\index{DTIMER@{DTIMER}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DTIMER}{DTIMER}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_a1dd219eaeee8d9def822da843028bd02} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DTIMER}

SDMMC data timer register, Address offset\+: 0x24 \Hypertarget{struct_s_d_m_m_c___type_def_a68bef1da5fd164cf0f884b4209670dc8}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!FIFO@{FIFO}}
\index{FIFO@{FIFO}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FIFO}{FIFO}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_a68bef1da5fd164cf0f884b4209670dc8} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FIFO}

SDMMC data FIFO register, Address offset\+: 0x80 \Hypertarget{struct_s_d_m_m_c___type_def_ab27b78e19f487c845437c29812eecca7}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!FIFOCNT@{FIFOCNT}}
\index{FIFOCNT@{FIFOCNT}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FIFOCNT}{FIFOCNT}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_ab27b78e19f487c845437c29812eecca7} 
\mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t FIFOCNT}

SDMMC FIFO counter register, Address offset\+: 0x48 \Hypertarget{struct_s_d_m_m_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICR}

SDMMC interrupt clear register, Address offset\+: 0x38 \Hypertarget{struct_s_d_m_m_c___type_def_a5c955643593b4aedbe9f84f054d26522}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!MASK@{MASK}}
\index{MASK@{MASK}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MASK}{MASK}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_a5c955643593b4aedbe9f84f054d26522} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MASK}

SDMMC mask register, Address offset\+: 0x3C \Hypertarget{struct_s_d_m_m_c___type_def_a65bff76f3af24c37708a1006d54720c7}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!POWER@{POWER}}
\index{POWER@{POWER}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{POWER}{POWER}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_a65bff76f3af24c37708a1006d54720c7} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t POWER}

SDMMC power control register, Address offset\+: 0x00 \Hypertarget{struct_s_d_m_m_c___type_def_a8be676577db129a84a9a2689519a8502}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_a8be676577db129a84a9a2689519a8502} 
uint32\+\_\+t RESERVED0\mbox{[}2\mbox{]}}

Reserved, 0x40-\/0x44 ~\newline
 \Hypertarget{struct_s_d_m_m_c___type_def_a2d531df35272b1f3d787e5726ed5c52c}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_a2d531df35272b1f3d787e5726ed5c52c} 
uint32\+\_\+t RESERVED1\mbox{[}13\mbox{]}}

Reserved, 0x4\+C-\/0x7C ~\newline
 \Hypertarget{struct_s_d_m_m_c___type_def_a7b0ee0dc541683266dfab6335abca891}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!RESP1@{RESP1}}
\index{RESP1@{RESP1}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESP1}{RESP1}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_a7b0ee0dc541683266dfab6335abca891} 
\mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RESP1}

SDMMC response 1 register, Address offset\+: 0x14 \Hypertarget{struct_s_d_m_m_c___type_def_a4d99c78dffdb6e81e8f6b7abec263419}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!RESP2@{RESP2}}
\index{RESP2@{RESP2}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESP2}{RESP2}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_a4d99c78dffdb6e81e8f6b7abec263419} 
\mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RESP2}

SDMMC response 2 register, Address offset\+: 0x18 \Hypertarget{struct_s_d_m_m_c___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!RESP3@{RESP3}}
\index{RESP3@{RESP3}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESP3}{RESP3}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_a3da04fbdd44f48a1840e5e0a6295f3cf} 
\mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RESP3}

SDMMC response 3 register, Address offset\+: 0x1C \Hypertarget{struct_s_d_m_m_c___type_def_ac760383de212de696f504e744c6fca7e}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!RESP4@{RESP4}}
\index{RESP4@{RESP4}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESP4}{RESP4}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_ac760383de212de696f504e744c6fca7e} 
\mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RESP4}

SDMMC response 4 register, Address offset\+: 0x20 \Hypertarget{struct_s_d_m_m_c___type_def_aad371db807e2db4a2edf05b3f2f4b6cd}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!RESPCMD@{RESPCMD}}
\index{RESPCMD@{RESPCMD}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESPCMD}{RESPCMD}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_aad371db807e2db4a2edf05b3f2f4b6cd} 
\mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t RESPCMD}

SDMMC command response register, Address offset\+: 0x10 \Hypertarget{struct_s_d_m_m_c___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f}\index{SDMMC\_TypeDef@{SDMMC\_TypeDef}!STA@{STA}}
\index{STA@{STA}!SDMMC\_TypeDef@{SDMMC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{STA}{STA}}
{\footnotesize\ttfamily \label{struct_s_d_m_m_c___type_def_a7520cdf6f3df68c2f147bdd87fb8a96f} 
\mbox{\hyperlink{core__armv81mml_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t STA}

SDMMC status register, Address offset\+: 0x34 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{stm32l471xx_8h}{stm32l471xx.\+h}}\end{DoxyCompactItemize}
