{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 15:16:48 2023 " "Info: Processing started: Thu Sep 07 15:16:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_50:d6\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_50:d6\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_50:d6\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d5\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d5\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d5\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d4\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d4\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d4\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d3\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d3\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d3\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d2\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d2\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d1\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d1\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk1\|divide_by_10:d0\|Q " "Info: Detected ripple clock \"clk_1hz:clk1\|divide_by_10:d0\|Q\" as buffer" {  } { { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } } { "f:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk1\|divide_by_10:d0\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register VendingMachineController:controller\|coin_total\[2\] register VendingMachineController:controller\|total_sales\[0\] 326.69 MHz 3.061 ns Internal " "Info: Clock \"clk\" has Internal fmax of 326.69 MHz between source register \"VendingMachineController:controller\|coin_total\[2\]\" and destination register \"VendingMachineController:controller\|total_sales\[0\]\" (period= 3.061 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.847 ns + Longest register register " "Info: + Longest register to register delay is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VendingMachineController:controller\|coin_total\[2\] 1 REG LCFF_X25_Y3_N11 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y3_N11; Fanout = 6; REG Node = 'VendingMachineController:controller\|coin_total\[2\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { VendingMachineController:controller|coin_total[2] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.415 ns) 0.936 ns VendingMachineController:controller\|LessThan0~0 2 COMB LCCOMB_X25_Y3_N22 2 " "Info: 2: + IC(0.521 ns) + CELL(0.415 ns) = 0.936 ns; Loc. = LCCOMB_X25_Y3_N22; Fanout = 2; COMB Node = 'VendingMachineController:controller\|LessThan0~0'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { VendingMachineController:controller|coin_total[2] VendingMachineController:controller|LessThan0~0 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.378 ns) 1.761 ns VendingMachineController:controller\|change\[0\]~7 3 COMB LCCOMB_X24_Y3_N16 12 " "Info: 3: + IC(0.447 ns) + CELL(0.378 ns) = 1.761 ns; Loc. = LCCOMB_X24_Y3_N16; Fanout = 12; COMB Node = 'VendingMachineController:controller\|change\[0\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { VendingMachineController:controller|LessThan0~0 VendingMachineController:controller|change[0]~7 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.660 ns) 2.847 ns VendingMachineController:controller\|total_sales\[0\] 4 REG LCFF_X23_Y3_N3 3 " "Info: 4: + IC(0.426 ns) + CELL(0.660 ns) = 2.847 ns; Loc. = LCFF_X23_Y3_N3; Fanout = 3; REG Node = 'VendingMachineController:controller\|total_sales\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { VendingMachineController:controller|change[0]~7 VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.453 ns ( 51.04 % ) " "Info: Total cell delay = 1.453 ns ( 51.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.394 ns ( 48.96 % ) " "Info: Total interconnect delay = 1.394 ns ( 48.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { VendingMachineController:controller|coin_total[2] VendingMachineController:controller|LessThan0~0 VendingMachineController:controller|change[0]~7 VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { VendingMachineController:controller|coin_total[2] {} VendingMachineController:controller|LessThan0~0 {} VendingMachineController:controller|change[0]~7 {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.521ns 0.447ns 0.426ns } { 0.000ns 0.415ns 0.378ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.879 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 29 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 29; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.537 ns) 2.879 ns VendingMachineController:controller\|total_sales\[0\] 3 REG LCFF_X23_Y3_N3 3 " "Info: 3: + IC(1.271 ns) + CELL(0.537 ns) = 2.879 ns; Loc. = LCFF_X23_Y3_N3; Fanout = 3; REG Node = 'VendingMachineController:controller\|total_sales\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 51.96 % ) " "Info: Total cell delay = 1.496 ns ( 51.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.383 ns ( 48.04 % ) " "Info: Total interconnect delay = 1.383 ns ( 48.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { clk clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 0.112ns 1.271ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.879 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 29 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 29; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.537 ns) 2.879 ns VendingMachineController:controller\|coin_total\[2\] 3 REG LCFF_X25_Y3_N11 6 " "Info: 3: + IC(1.271 ns) + CELL(0.537 ns) = 2.879 ns; Loc. = LCFF_X25_Y3_N11; Fanout = 6; REG Node = 'VendingMachineController:controller\|coin_total\[2\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { clk~clkctrl VendingMachineController:controller|coin_total[2] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 51.96 % ) " "Info: Total cell delay = 1.496 ns ( 51.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.383 ns ( 48.04 % ) " "Info: Total interconnect delay = 1.383 ns ( 48.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { clk clk~clkctrl VendingMachineController:controller|coin_total[2] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|coin_total[2] {} } { 0.000ns 0.000ns 0.112ns 1.271ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { clk clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 0.112ns 1.271ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { clk clk~clkctrl VendingMachineController:controller|coin_total[2] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|coin_total[2] {} } { 0.000ns 0.000ns 0.112ns 1.271ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { VendingMachineController:controller|coin_total[2] VendingMachineController:controller|LessThan0~0 VendingMachineController:controller|change[0]~7 VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { VendingMachineController:controller|coin_total[2] {} VendingMachineController:controller|LessThan0~0 {} VendingMachineController:controller|change[0]~7 {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.521ns 0.447ns 0.426ns } { 0.000ns 0.415ns 0.378ns 0.660ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { clk clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 0.112ns 1.271ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { clk clk~clkctrl VendingMachineController:controller|coin_total[2] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|coin_total[2] {} } { 0.000ns 0.000ns 0.112ns 1.271ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VendingMachineController:controller\|total_sales\[0\] confirm_button clk 6.589 ns register " "Info: tsu for register \"VendingMachineController:controller\|total_sales\[0\]\" (data pin = \"confirm_button\", clock pin = \"clk\") is 6.589 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.504 ns + Longest pin register " "Info: + Longest pin to register delay is 9.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns confirm_button 1 PIN PIN_L7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L7; Fanout = 5; PIN Node = 'confirm_button'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { confirm_button } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.626 ns) + CELL(0.419 ns) 7.857 ns VendingMachineController:controller\|change\[0\]~6 2 COMB LCCOMB_X24_Y3_N14 2 " "Info: 2: + IC(6.626 ns) + CELL(0.419 ns) = 7.857 ns; Loc. = LCCOMB_X24_Y3_N14; Fanout = 2; COMB Node = 'VendingMachineController:controller\|change\[0\]~6'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.045 ns" { confirm_button VendingMachineController:controller|change[0]~6 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.275 ns) 8.418 ns VendingMachineController:controller\|change\[0\]~7 3 COMB LCCOMB_X24_Y3_N16 12 " "Info: 3: + IC(0.286 ns) + CELL(0.275 ns) = 8.418 ns; Loc. = LCCOMB_X24_Y3_N16; Fanout = 12; COMB Node = 'VendingMachineController:controller\|change\[0\]~7'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { VendingMachineController:controller|change[0]~6 VendingMachineController:controller|change[0]~7 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.660 ns) 9.504 ns VendingMachineController:controller\|total_sales\[0\] 4 REG LCFF_X23_Y3_N3 3 " "Info: 4: + IC(0.426 ns) + CELL(0.660 ns) = 9.504 ns; Loc. = LCFF_X23_Y3_N3; Fanout = 3; REG Node = 'VendingMachineController:controller\|total_sales\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { VendingMachineController:controller|change[0]~7 VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.166 ns ( 22.79 % ) " "Info: Total cell delay = 2.166 ns ( 22.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.338 ns ( 77.21 % ) " "Info: Total interconnect delay = 7.338 ns ( 77.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "9.504 ns" { confirm_button VendingMachineController:controller|change[0]~6 VendingMachineController:controller|change[0]~7 VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "9.504 ns" { confirm_button {} confirm_button~combout {} VendingMachineController:controller|change[0]~6 {} VendingMachineController:controller|change[0]~7 {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 6.626ns 0.286ns 0.426ns } { 0.000ns 0.812ns 0.419ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.879 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 29 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 29; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.537 ns) 2.879 ns VendingMachineController:controller\|total_sales\[0\] 3 REG LCFF_X23_Y3_N3 3 " "Info: 3: + IC(1.271 ns) + CELL(0.537 ns) = 2.879 ns; Loc. = LCFF_X23_Y3_N3; Fanout = 3; REG Node = 'VendingMachineController:controller\|total_sales\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 51.96 % ) " "Info: Total cell delay = 1.496 ns ( 51.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.383 ns ( 48.04 % ) " "Info: Total interconnect delay = 1.383 ns ( 48.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { clk clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 0.112ns 1.271ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "9.504 ns" { confirm_button VendingMachineController:controller|change[0]~6 VendingMachineController:controller|change[0]~7 VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "9.504 ns" { confirm_button {} confirm_button~combout {} VendingMachineController:controller|change[0]~6 {} VendingMachineController:controller|change[0]~7 {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 6.626ns 0.286ns 0.426ns } { 0.000ns 0.812ns 0.419ns 0.275ns 0.660ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { clk clk~clkctrl VendingMachineController:controller|total_sales[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|total_sales[0] {} } { 0.000ns 0.000ns 0.112ns 1.271ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg\[1\] q\[0\]~reg0 19.217 ns register " "Info: tco from clock \"clk\" to destination pin \"seg\[1\]\" through register \"q\[0\]~reg0\" is 19.217 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.393 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 14.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.787 ns) 2.359 ns clk_1hz:clk1\|divide_by_50:d6\|Q 2 REG LCFF_X50_Y1_N15 3 " "Info: 2: + IC(0.613 ns) + CELL(0.787 ns) = 2.359 ns; Loc. = LCFF_X50_Y1_N15; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_50:d6\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.787 ns) 3.586 ns clk_1hz:clk1\|divide_by_10:d5\|Q 3 REG LCFF_X49_Y1_N31 3 " "Info: 3: + IC(0.440 ns) + CELL(0.787 ns) = 3.586 ns; Loc. = LCFF_X49_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d5\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.787 ns) 4.840 ns clk_1hz:clk1\|divide_by_10:d4\|Q 4 REG LCFF_X48_Y1_N7 3 " "Info: 4: + IC(0.467 ns) + CELL(0.787 ns) = 4.840 ns; Loc. = LCFF_X48_Y1_N7; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d4\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.519 ns) + CELL(0.787 ns) 8.146 ns clk_1hz:clk1\|divide_by_10:d3\|Q 5 REG LCFF_X48_Y49_N31 3 " "Info: 5: + IC(2.519 ns) + CELL(0.787 ns) = 8.146 ns; Loc. = LCFF_X48_Y49_N31; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d3\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.306 ns" { clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 9.406 ns clk_1hz:clk1\|divide_by_10:d2\|Q 6 REG LCFF_X47_Y49_N1 3 " "Info: 6: + IC(0.473 ns) + CELL(0.787 ns) = 9.406 ns; Loc. = LCFF_X47_Y49_N1; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d2\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.787 ns) 10.667 ns clk_1hz:clk1\|divide_by_10:d1\|Q 7 REG LCFF_X47_Y50_N15 3 " "Info: 7: + IC(0.474 ns) + CELL(0.787 ns) = 10.667 ns; Loc. = LCFF_X47_Y50_N15; Fanout = 3; REG Node = 'clk_1hz:clk1\|divide_by_10:d1\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.787 ns) 11.885 ns clk_1hz:clk1\|divide_by_10:d0\|Q 8 REG LCFF_X48_Y50_N21 2 " "Info: 8: + IC(0.431 ns) + CELL(0.787 ns) = 11.885 ns; Loc. = LCFF_X48_Y50_N21; Fanout = 2; REG Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.000 ns) 12.639 ns clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G10 4 " "Info: 9: + IC(0.754 ns) + CELL(0.000 ns) = 12.639 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'clk_1hz:clk1\|divide_by_10:d0\|Q~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "clk_1hz.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/clk_1hz.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.217 ns) + CELL(0.537 ns) 14.393 ns q\[0\]~reg0 10 REG LCFF_X1_Y47_N1 12 " "Info: 10: + IC(1.217 ns) + CELL(0.537 ns) = 14.393 ns; Loc. = LCFF_X1_Y47_N1; Fanout = 12; REG Node = 'q\[0\]~reg0'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { clk_1hz:clk1|divide_by_10:d0|Q~clkctrl q[0]~reg0 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 48.67 % ) " "Info: Total cell delay = 7.005 ns ( 48.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.388 ns ( 51.33 % ) " "Info: Total interconnect delay = 7.388 ns ( 51.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "14.393 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl q[0]~reg0 } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "14.393 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.613ns 0.440ns 0.467ns 2.519ns 0.473ns 0.474ns 0.431ns 0.754ns 1.217ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 41 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.574 ns + Longest register pin " "Info: + Longest register to pin delay is 4.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q\[0\]~reg0 1 REG LCFF_X1_Y47_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y47_N1; Fanout = 12; REG Node = 'q\[0\]~reg0'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0]~reg0 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 41 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.420 ns) 1.175 ns WideOr5~0 2 COMB LCCOMB_X1_Y47_N26 1 " "Info: 2: + IC(0.755 ns) + CELL(0.420 ns) = 1.175 ns; Loc. = LCCOMB_X1_Y47_N26; Fanout = 1; COMB Node = 'WideOr5~0'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { q[0]~reg0 WideOr5~0 } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(2.632 ns) 4.574 ns seg\[1\] 3 PIN PIN_H4 0 " "Info: 3: + IC(0.767 ns) + CELL(2.632 ns) = 4.574 ns; Loc. = PIN_H4; Fanout = 0; PIN Node = 'seg\[1\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.399 ns" { WideOr5~0 seg[1] } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.052 ns ( 66.72 % ) " "Info: Total cell delay = 3.052 ns ( 66.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.522 ns ( 33.28 % ) " "Info: Total interconnect delay = 1.522 ns ( 33.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.574 ns" { q[0]~reg0 WideOr5~0 seg[1] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "4.574 ns" { q[0]~reg0 {} WideOr5~0 {} seg[1] {} } { 0.000ns 0.755ns 0.767ns } { 0.000ns 0.420ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "14.393 ns" { clk clk_1hz:clk1|divide_by_50:d6|Q clk_1hz:clk1|divide_by_10:d5|Q clk_1hz:clk1|divide_by_10:d4|Q clk_1hz:clk1|divide_by_10:d3|Q clk_1hz:clk1|divide_by_10:d2|Q clk_1hz:clk1|divide_by_10:d1|Q clk_1hz:clk1|divide_by_10:d0|Q clk_1hz:clk1|divide_by_10:d0|Q~clkctrl q[0]~reg0 } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "14.393 ns" { clk {} clk~combout {} clk_1hz:clk1|divide_by_50:d6|Q {} clk_1hz:clk1|divide_by_10:d5|Q {} clk_1hz:clk1|divide_by_10:d4|Q {} clk_1hz:clk1|divide_by_10:d3|Q {} clk_1hz:clk1|divide_by_10:d2|Q {} clk_1hz:clk1|divide_by_10:d1|Q {} clk_1hz:clk1|divide_by_10:d0|Q {} clk_1hz:clk1|divide_by_10:d0|Q~clkctrl {} q[0]~reg0 {} } { 0.000ns 0.000ns 0.613ns 0.440ns 0.467ns 2.519ns 0.473ns 0.474ns 0.431ns 0.754ns 1.217ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.574 ns" { q[0]~reg0 WideOr5~0 seg[1] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "4.574 ns" { q[0]~reg0 {} WideOr5~0 {} seg[1] {} } { 0.000ns 0.755ns 0.767ns } { 0.000ns 0.420ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "VendingMachineController:controller\|coin_total\[0\] coin_code\[0\] clk -4.160 ns register " "Info: th for register \"VendingMachineController:controller\|coin_total\[0\]\" (data pin = \"coin_code\[0\]\", clock pin = \"clk\") is -4.160 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.879 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns clk~clkctrl 2 COMB CLKCTRL_G14 29 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 29; COMB Node = 'clk~clkctrl'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.112 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.271 ns) + CELL(0.537 ns) 2.879 ns VendingMachineController:controller\|coin_total\[0\] 3 REG LCFF_X25_Y3_N25 5 " "Info: 3: + IC(1.271 ns) + CELL(0.537 ns) = 2.879 ns; Loc. = LCFF_X25_Y3_N25; Fanout = 5; REG Node = 'VendingMachineController:controller\|coin_total\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.808 ns" { clk~clkctrl VendingMachineController:controller|coin_total[0] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 51.96 % ) " "Info: Total cell delay = 1.496 ns ( 51.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.383 ns ( 48.04 % ) " "Info: Total interconnect delay = 1.383 ns ( 48.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { clk clk~clkctrl VendingMachineController:controller|coin_total[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|coin_total[0] {} } { 0.000ns 0.000ns 0.112ns 1.271ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.305 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns coin_code\[0\] 1 PIN PIN_AC24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AC24; Fanout = 3; PIN Node = 'coin_code\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin_code[0] } "NODE_NAME" } } { "VendingMachine.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.124 ns) + CELL(0.275 ns) 7.221 ns VendingMachineController:controller\|Mux6~0 2 COMB LCCOMB_X25_Y3_N24 1 " "Info: 2: + IC(6.124 ns) + CELL(0.275 ns) = 7.221 ns; Loc. = LCCOMB_X25_Y3_N24; Fanout = 1; COMB Node = 'VendingMachineController:controller\|Mux6~0'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "6.399 ns" { coin_code[0] VendingMachineController:controller|Mux6~0 } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.305 ns VendingMachineController:controller\|coin_total\[0\] 3 REG LCFF_X25_Y3_N25 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.305 ns; Loc. = LCFF_X25_Y3_N25; Fanout = 5; REG Node = 'VendingMachineController:controller\|coin_total\[0\]'" {  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VendingMachineController:controller|Mux6~0 VendingMachineController:controller|coin_total[0] } "NODE_NAME" } } { "VendingMachineController.v" "" { Text "E:/学习/数字电路/数电课设/VendingMachine_Git/VendingMachineController.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.181 ns ( 16.17 % ) " "Info: Total cell delay = 1.181 ns ( 16.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.124 ns ( 83.83 % ) " "Info: Total interconnect delay = 6.124 ns ( 83.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.305 ns" { coin_code[0] VendingMachineController:controller|Mux6~0 VendingMachineController:controller|coin_total[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "7.305 ns" { coin_code[0] {} coin_code[0]~combout {} VendingMachineController:controller|Mux6~0 {} VendingMachineController:controller|coin_total[0] {} } { 0.000ns 0.000ns 6.124ns 0.000ns } { 0.000ns 0.822ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { clk clk~clkctrl VendingMachineController:controller|coin_total[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { clk {} clk~combout {} clk~clkctrl {} VendingMachineController:controller|coin_total[0] {} } { 0.000ns 0.000ns 0.112ns 1.271ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.305 ns" { coin_code[0] VendingMachineController:controller|Mux6~0 VendingMachineController:controller|coin_total[0] } "NODE_NAME" } } { "f:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/qu/quartus/bin/Technology_Viewer.qrui" "7.305 ns" { coin_code[0] {} coin_code[0]~combout {} VendingMachineController:controller|Mux6~0 {} VendingMachineController:controller|coin_total[0] {} } { 0.000ns 0.000ns 6.124ns 0.000ns } { 0.000ns 0.822ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 15:16:48 2023 " "Info: Processing ended: Thu Sep 07 15:16:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
