${DIR}/corev_apu/tb/ariane_axi_pkg.sv
${DIR}/corev_apu/tb/axi_intf.sv
${DIR}/corev_apu/register_interface/src/reg_intf.sv
${DIR}/corev_apu/tb/ariane_soc_pkg.sv
${DIR}/corev_apu/riscv-dbg/src/dm_pkg.sv
${DIR}/corev_apu/tb/ariane_axi_soc_pkg.sv
${DIR}/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv
${DIR}/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv
${DIR}/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv
${DIR}/vendor/pulp-platform/fpga-support/rtl/SyncThreePortRam.sv
${DIR}/vendor/pulp-platform/fpga-support/rtl/SyncDpRam_ind_r_w.sv
${DIR}/core/cvfpu/src/fpnew_pkg.sv
${DIR}/core/cvfpu/src/fpnew_cast_multi.sv
${DIR}/core/cvfpu/src/fpnew_classifier.sv
${DIR}/core/cvfpu/src/fpnew_divsqrt_multi.sv
${DIR}/core/cvfpu/src/fpnew_fma_multi.sv
${DIR}/core/cvfpu/src/fpnew_fma.sv
${DIR}/core/cvfpu/src/fpnew_noncomp.sv
${DIR}/core/cvfpu/src/fpnew_opgroup_block.sv
${DIR}/core/cvfpu/src/fpnew_opgroup_fmt_slice.sv
${DIR}/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv
${DIR}/core/cvfpu/src/fpnew_rounding.sv
${DIR}/core/cvfpu/src/fpnew_top.sv
${DIR}/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
${DIR}/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
${DIR}/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
${DIR}/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
${DIR}/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
${DIR}/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
${DIR}/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
${DIR}/core/include/config_pkg.sv
${DIR}/core/include/riscv_pkg.sv
${DIR}/core/include/ariane_pkg.sv
${DIR}/vendor/pulp-platform/axi/src/axi_pkg.sv
${DIR}/core/include/wt_cache_pkg.sv
${DIR}/core/include/std_cache_pkg.sv
${DIR}/core/include/build_config_pkg.sv
${DIR}/core/cvxif_compressed_if_driver.sv
${DIR}/core/cvxif_issue_register_commit_if_driver.sv
${DIR}/core/cvxif_example/include/cvxif_instr_pkg.sv
${DIR}/core/cvxif_fu.sv
${DIR}/core/cvxif_example/cvxif_example_coprocessor.sv
${DIR}/core/cvxif_example/instr_decoder.sv
${DIR}/core/cvxif_example/compressed_instr_decoder.sv
${DIR}/core/cvxif_example/copro_alu.sv
${DIR}/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv
${DIR}/vendor/pulp-platform/common_cells/src/fifo_v3.sv
${DIR}/vendor/pulp-platform/common_cells/src/lfsr.sv
${DIR}/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv
${DIR}/vendor/pulp-platform/common_cells/src/stream_arbiter.sv
${DIR}/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv
${DIR}/vendor/pulp-platform/common_cells/src/stream_mux.sv
${DIR}/vendor/pulp-platform/common_cells/src/stream_demux.sv
${DIR}/vendor/pulp-platform/common_cells/src/lzc.sv
${DIR}/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv
${DIR}/vendor/pulp-platform/common_cells/src/shift_reg.sv
${DIR}/vendor/pulp-platform/common_cells/src/unread.sv
${DIR}/vendor/pulp-platform/common_cells/src/popcount.sv
${DIR}/vendor/pulp-platform/common_cells/src/exp_backoff.sv
${DIR}/vendor/pulp-platform/common_cells/src/counter.sv
${DIR}/vendor/pulp-platform/common_cells/src/delta_counter.sv
${DIR}/core/cva6.sv
${DIR}/core/cva6_rvfi_probes.sv
${DIR}/core/alu.sv
${DIR}/core/fpu_wrap.sv
${DIR}/core/branch_unit.sv
${DIR}/core/compressed_decoder.sv
${DIR}/core/macro_decoder.sv
${DIR}/core/controller.sv
${DIR}/core/zcmt_decoder.sv
${DIR}/core/csr_buffer.sv
${DIR}/core/csr_regfile.sv
${DIR}/core/decoder.sv
${DIR}/core/ex_stage.sv
${DIR}/core/instr_realign.sv
${DIR}/core/id_stage.sv
${DIR}/core/issue_read_operands.sv
${DIR}/core/issue_stage.sv
${DIR}/core/load_unit.sv
${DIR}/core/load_store_unit.sv
${DIR}/core/lsu_bypass.sv
${DIR}/core/mult.sv
${DIR}/core/multiplier.sv
${DIR}/core/serdiv.sv
${DIR}/core/perf_counters.sv
${DIR}/core/ariane_regfile_ff.sv
${DIR}/core/ariane_regfile_fpga.sv
${DIR}/core/scoreboard.sv
${DIR}/core/store_buffer.sv
${DIR}/core/amo_buffer.sv
${DIR}/core/store_unit.sv
${DIR}/core/commit_stage.sv
${DIR}/core/axi_shim.sv
${DIR}/core/cva6_accel_first_pass_decoder_stub.sv
${DIR}/core/acc_dispatcher.sv
${DIR}/core/cva6_fifo_v3.sv
${DIR}/core/frontend/btb.sv
${DIR}/core/frontend/bht.sv
${DIR}/core/frontend/ras.sv
${DIR}/core/frontend/instr_scan.sv
${DIR}/core/frontend/instr_queue.sv
${DIR}/core/frontend/frontend.sv
${DIR}/core/cache_subsystem/wt_dcache_ctrl.sv
${DIR}/core/cache_subsystem/wt_dcache_mem.sv
${DIR}/core/cache_subsystem/wt_dcache_missunit.sv
${DIR}/core/cache_subsystem/wt_dcache_wbuffer.sv
${DIR}/core/cache_subsystem/wt_dcache.sv
${DIR}/core/cache_subsystem/cva6_icache.sv
${DIR}/core/cache_subsystem/wt_cache_subsystem.sv
${DIR}/core/cache_subsystem/wt_axi_adapter.sv
${DIR}/core/cache_subsystem/tag_cmp.sv
${DIR}/core/cache_subsystem/axi_adapter.sv
${DIR}/core/cache_subsystem/miss_handler.sv
${DIR}/core/cache_subsystem/cache_ctrl.sv
${DIR}/core/cache_subsystem/cva6_icache_axi_wrapper.sv
${DIR}/core/cache_subsystem/std_cache_subsystem.sv
${DIR}/core/cache_subsystem/std_nbdcache.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hpdcache_pkg.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_read_arbiter.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_write_arbiter.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_lfsr.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sync_buffer.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg_initialized.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_decoder.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_1hot_to_binary.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wbyteenable.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wmask.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wbyteenable_1rw.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wmask_1rw.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_downsize.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_upsize.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_resize.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_pkg.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_arb.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hpdcache_amo.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hpdcache_cmo.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hpdcache_core_arbiter.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl_pe.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hpdcache_memctrl.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hpdcache_miss_handler.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hpdcache_rtab.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hpdcache_uncached.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hpdcache_victim_plru.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hpdcache_victim_random.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hpdcache_victim_sel.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/hpdcache_flush.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_resp_demux.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_read.sv
${DIR}/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_write.sv
${DIR}/core/cache_subsystem/cva6_hpdcache_subsystem.sv
${DIR}/core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv
${DIR}/core/cache_subsystem/cva6_hpdcache_if_adapter.sv
${DIR}/core/cache_subsystem/cva6_hpdcache_wrapper.sv
${DIR}/core/pmp/src/pmp.sv
${DIR}/core/pmp/src/pmp_entry.sv
${DIR}/core/pmp/src/pmp_data_if.sv
${DIR}/common/local/util/tc_sram_wrapper_cache_techno.sv
${DIR}/common/local/util/sram.sv
${DIR}/common/local/util/sram_cache.sv
${DIR}/core/cva6_mmu/cva6_mmu.sv
${DIR}/core/cva6_mmu/cva6_ptw.sv
${DIR}/core/cva6_mmu/cva6_tlb.sv
${DIR}/core/cva6_mmu/cva6_shared_tlb.sv
${DIR}/core/cva6_rvfi.sv
${DIR}/corev_apu/src/ariane.sv
${DIR}/corev_apu/clint/axi_lite_interface.sv
${DIR}/corev_apu/clint/clint.sv
${DIR}/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv
${DIR}/corev_apu/fpga/src/axi2apb/src/axi2apb.sv
${DIR}/corev_apu/fpga/src/axi2apb/src/axi2apb_wrap.sv
${DIR}/corev_apu/fpga/src/apb_timer/apb_timer.sv
${DIR}/corev_apu/fpga/src/apb_timer/timer.sv
${DIR}/corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv
${DIR}/corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv
${DIR}/corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv
${DIR}/corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv
${DIR}/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv
${DIR}/corev_apu/fpga/src/axi_slice/src/axi_slice.sv
${DIR}/corev_apu/fpga/src/axi_slice/src/axi_slice_wrap.sv
${DIR}/corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv
${DIR}/corev_apu/src/axi_riscv_atomics/src/axi_res_tbl.sv
${DIR}/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv
${DIR}/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv
${DIR}/corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics.sv
${DIR}/corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv
${DIR}/corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv
${DIR}/corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv
${DIR}/corev_apu/axi_mem_if/src/axi2mem.sv
${DIR}/corev_apu/riscv-dbg/src/dm_csrs.sv
${DIR}/corev_apu/riscv-dbg/src/dmi_cdc.sv
${DIR}/corev_apu/riscv-dbg/src/dmi_jtag.sv
${DIR}/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv
${DIR}/corev_apu/riscv-dbg/src/dm_mem.sv
${DIR}/corev_apu/riscv-dbg/src/dm_sba.sv
${DIR}/corev_apu/riscv-dbg/src/dm_top.sv
${DIR}/corev_apu/rv_plic/rtl/rv_plic_target.sv
${DIR}/corev_apu/rv_plic/rtl/rv_plic_gateway.sv
${DIR}/corev_apu/rv_plic/rtl/plic_regmap.sv
${DIR}/corev_apu/rv_plic/rtl/plic_top.sv
${DIR}/corev_apu/riscv-dbg/debug_rom/debug_rom.sv
${DIR}/corev_apu/register_interface/src/apb_to_reg.sv
${DIR}/vendor/pulp-platform/axi/src/axi_multicut.sv
${DIR}/vendor/pulp-platform/common_cells/src/rstgen_bypass.sv
${DIR}/vendor/pulp-platform/common_cells/src/rstgen.sv
${DIR}/vendor/pulp-platform/common_cells/src/addr_decode.sv
${DIR}/vendor/pulp-platform/common_cells/src/stream_register.sv
${DIR}/vendor/pulp-platform/axi/src/axi_cut.sv
${DIR}/vendor/pulp-platform/axi/src/axi_join.sv
${DIR}/vendor/pulp-platform/axi/src/axi_delayer.sv
${DIR}/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv
${DIR}/vendor/pulp-platform/axi/src/axi_id_prepend.sv
${DIR}/vendor/pulp-platform/axi/src/axi_atop_filter.sv
${DIR}/vendor/pulp-platform/axi/src/axi_err_slv.sv
${DIR}/vendor/pulp-platform/axi/src/axi_mux.sv
${DIR}/vendor/pulp-platform/axi/src/axi_demux.sv
${DIR}/vendor/pulp-platform/axi/src/axi_xbar.sv
${DIR}/vendor/pulp-platform/common_cells/src/cdc_2phase.sv
${DIR}/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv
${DIR}/vendor/pulp-platform/common_cells/src/spill_register.sv
${DIR}/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv
${DIR}/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv
${DIR}/vendor/pulp-platform/common_cells/src/stream_delay.sv
${DIR}/vendor/pulp-platform/common_cells/src/lfsr_16bit.sv
${DIR}/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv
${DIR}/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv
${DIR}/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv
${DIR}/corev_apu/tb/rvfi_tracer.sv
${DIR}/corev_apu/tb/common/uart.sv
${DIR}/corev_apu/tb/common/SimDTM.sv
${DIR}/corev_apu/tb/common/SimJTAG.sv
${DIR}/corev_apu/fpga/src/ariane_peripherals_xilinx.sv
${DIR}/corev_apu/fpga/src/ariane_xilinx.sv
${DIR}/corev_apu/fpga/src/fan_ctrl.sv
${DIR}/corev_apu/fpga/src/ariane-ethernet/axis_gmii_rx.sv
${DIR}/corev_apu/fpga/src/ariane-ethernet/axis_gmii_tx.sv
${DIR}/corev_apu/fpga/src/ariane-ethernet/dualmem_widen8.sv
${DIR}/corev_apu/fpga/src/ariane-ethernet/dualmem_widen.sv
${DIR}/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii_fifo.sv
${DIR}/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g_rgmii.sv
${DIR}/corev_apu/fpga/src/ariane-ethernet/eth_mac_1g.sv
${DIR}/corev_apu/fpga/src/ariane-ethernet/framing_top.sv
${DIR}/corev_apu/fpga/src/ariane-ethernet/iddr.sv
${DIR}/corev_apu/fpga/src/ariane-ethernet/oddr.sv
${DIR}/corev_apu/fpga/src/ariane-ethernet/rgmii_core.sv
${DIR}/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv
${DIR}/corev_apu/fpga/src/ariane-ethernet/rgmii_phy_if.sv
${DIR}/corev_apu/fpga/src/ariane-ethernet/rgmii_soc.sv
${DIR}/corev_apu/fpga/src/ariane-ethernet/ssio_ddr_in.sv
${DIR}/common/local/util/tc_sram_fpga_wrapper.sv
${DIR}/common/local/util/hpdcache_sram_1rw.sv
${DIR}/common/local/util/hpdcache_sram_wbyteenable_1rw.sv
${DIR}/vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx64.sv
${DIR}/vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx32.sv
${DIR}/vendor/pulp-platform/fpga-support/rtl/SyncSpRam.sv