<stg><name>conv3</name>


<trans_list>

<trans id="648" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="4" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="7" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="9" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="20" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="21" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="24" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="25" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="69" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="70" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="71" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="90" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="91" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7019" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="91" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7019" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %tj = alloca i32 1

]]></Node>
<StgValue><ssdm name="tj"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_17, i32 0, i32 0, void @empty_18, i32 0, i32 1, void @empty_19, void @empty_20, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap

]]></Node>
<StgValue><ssdm name="output_ftmap_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val

]]></Node>
<StgValue><ssdm name="conv3_biases_0_0_val_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights

]]></Node>
<StgValue><ssdm name="conv3_weights_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap

]]></Node>
<StgValue><ssdm name="input_ftmap_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:6 %store_ln31 = store i4 0, i4 %tj

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
entry:7 %br_ln31 = br void %TI

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
TI:0 %tj_1 = load i4 %tj

]]></Node>
<StgValue><ssdm name="tj_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
TI:1 %icmp_ln31 = icmp_eq  i4 %tj_1, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
TI:2 %add_ln31 = add i4 %tj_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TI:3 %br_ln31 = br i1 %icmp_ln31, void %TI.split, void %for.end81

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TI.split:0 %speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln31"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TI.split:1 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
TI.split:2 %tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_1, i4 %tj_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="8">
<![CDATA[
TI.split:3 %zext_ln32 = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
TI.split:4 %br_ln32 = br void %TN

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0">
<![CDATA[
for.end81:0 %ret_ln80 = ret

]]></Node>
<StgValue><ssdm name="ret_ln80"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
TN:0 %ti = phi i4 %add_ln32, void %_Z21export_buffer_tile_c3PA17_A17_fPA255_A255_fiiPf.exit, i4 0, void %TI.split

]]></Node>
<StgValue><ssdm name="ti"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
TN:1 %icmp_ln32 = icmp_eq  i4 %ti, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
TN:2 %add_ln32 = add i4 %ti, i4 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TN:3 %br_ln32 = br i1 %icmp_ln32, void %TN.split, void %for.inc79

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TN.split:0 %speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln32"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TN.split:1 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
TN.split:2 %p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="4">
<![CDATA[
TN.split:3 %ti_cast29 = zext i4 %ti

]]></Node>
<StgValue><ssdm name="ti_cast29"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
TN.split:4 %br_ln39 = br void %NOUT

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc79:0 %store_ln31 = store i4 %add_ln31, i4 %tj

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
for.inc79:1 %br_ln31 = br void %TI

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
NOUT:0 %tn = phi i3 %add_ln39, void %for.inc73, i3 0, void %TN.split

]]></Node>
<StgValue><ssdm name="tn"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
NOUT:1 %phi_mul203 = phi i12 %add_ln39_1, void %for.inc73, i12 0, void %TN.split

]]></Node>
<StgValue><ssdm name="phi_mul203"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
NOUT:2 %add_ln39_1 = add i12 %phi_mul203, i12 800

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
NOUT:3 %icmp_ln39 = icmp_eq  i3 %tn, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
NOUT:4 %add_ln39 = add i3 %tn, i3 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
NOUT:5 %br_ln39 = br i1 %icmp_ln39, void %NOUT.split, void %VITIS_LOOP_123_3.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
NOUT.split:0 %speclooptripcount_ln39 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln39"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
NOUT.split:1 %specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln39"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
NOUT.split:2 %br_ln97 = br void %memset.loop.i

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_123_3.i.preheader:0 %br_ln125 = br void %VITIS_LOOP_123_3.i

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
memset.loop.i:0 %empty = phi i12 0, void %NOUT.split, i12 %empty_60, void %.exit

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="25" op_0_bw="25" op_1_bw="0" op_2_bw="25" op_3_bw="0">
<![CDATA[
memset.loop.i:1 %phi_mul = phi i25 0, void %NOUT.split, i25 %next_mul, void %.exit

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
memset.loop.i:2 %phi_urem = phi i12 0, void %NOUT.split, i12 %idx_urem, void %.exit

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
memset.loop.i:3 %exitcond8 = icmp_eq  i12 %empty, i12 3528

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
memset.loop.i:4 %empty_60 = add i12 %empty, i12 1

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i:5 %br_ln0 = br i1 %exitcond8, void %memset.loop.i.split, void %VITIS_LOOP_99_1.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3528, i64 3528, i64 3528

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
memset.loop.i.split:1 %next_mul = add i25 %phi_mul, i25 4756

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop.i.split:2 %p_cast = partselect i3 @_ssdm_op_PartSelect.i3.i25.i32.i32, i25 %phi_mul, i32 21, i32 23

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="12">
<![CDATA[
memset.loop.i.split:3 %empty_61 = trunc i12 %phi_urem

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="9">
<![CDATA[
memset.loop.i.split:4 %p_cast1_cast = zext i9 %empty_61

]]></Node>
<StgValue><ssdm name="p_cast1_cast"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i.split:5 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_8 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_7, i64 0, i64 %p_cast1_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_8"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i.split:6 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_9 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_6, i64 0, i64 %p_cast1_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_9"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i.split:7 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_10 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_5, i64 0, i64 %p_cast1_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_10"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i.split:8 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_11 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_4, i64 0, i64 %p_cast1_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_11"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i.split:9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_12 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_3, i64 0, i64 %p_cast1_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_12"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i.split:10 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_13 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_2, i64 0, i64 %p_cast1_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_13"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i.split:11 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_14 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %p_cast1_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_14"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i.split:12 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_15 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %p_cast1_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_15"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
memset.loop.i.split:13 %switch_ln0 = switch i3 %p_cast, void %.case.7, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %.case.6

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_cast" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
.case.6:0 %store_ln0 = store i32 0, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_cast" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.case.6:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_cast" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
.case.5:0 %store_ln0 = store i32 0, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_cast" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.case.5:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_cast" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
.case.4:0 %store_ln0 = store i32 0, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_cast" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.case.4:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
.case.3:0 %store_ln0 = store i32 0, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.case.3:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
.case.2:0 %store_ln0 = store i32 0, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
.case.2:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
.case.1:0 %store_ln0 = store i32 0, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.case.1:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
.case.0:0 %store_ln0 = store i32 0, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.case.0:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_cast" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
.case.7:0 %store_ln0 = store i32 0, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="p_cast" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.case.7:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="3">
<![CDATA[
VITIS_LOOP_99_1.i:0 %trunc_ln97 = trunc i3 %tn

]]></Node>
<StgValue><ssdm name="trunc_ln97"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
VITIS_LOOP_99_1.i:1 %shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln97, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_99_1.i:2 %br_ln99 = br void %VITIS_LOOP_100_2.i

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="170" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.exit:0 %next_urem = add i12 %phi_urem, i12 1

]]></Node>
<StgValue><ssdm name="next_urem"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.exit:1 %empty_62 = icmp_ult  i12 %next_urem, i12 441

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.exit:2 %idx_urem = select i1 %empty_62, i12 %next_urem, i12 0

]]></Node>
<StgValue><ssdm name="idx_urem"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.exit:3 %br_ln0 = br void %memset.loop.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
VITIS_LOOP_100_2.i:0 %nin = phi i4 %add_ln99, void %for.inc26.i, i4 0, void %VITIS_LOOP_99_1.i

]]></Node>
<StgValue><ssdm name="nin"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="4">
<![CDATA[
VITIS_LOOP_100_2.i:1 %zext_ln99 = zext i4 %nin

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_100_2.i:2 %icmp_ln99 = icmp_eq  i4 %nin, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln99"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_100_2.i:3 %add_ln99 = add i4 %nin, i4 1

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_100_2.i:4 %br_ln99 = br i1 %icmp_ln99, void %VITIS_LOOP_100_2.i.split, void %_Z19load_buffer_tile_c3PA21_A21_fPA255_A255_fiii.exit

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_100_2.i.split:0 %speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln99"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_100_2.i.split:1 %specloopname_ln99 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln99"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_100_2.i.split:2 %trunc_ln99 = trunc i4 %nin

]]></Node>
<StgValue><ssdm name="trunc_ln99"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_100_2.i.split:3 %empty_63 = add i5 %zext_ln99, i5 %shl_ln1

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="23" op_0_bw="5">
<![CDATA[
VITIS_LOOP_100_2.i.split:4 %zext_ln108 = zext i5 %empty_63

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_100_2.i.split:5 %mul_ln108 = mul i23 %zext_ln108, i23 260100

]]></Node>
<StgValue><ssdm name="mul_ln108"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="23">
<![CDATA[
VITIS_LOOP_100_2.i.split:6 %zext_ln100 = zext i23 %mul_ln108

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_100_2.i.split:7 %add_ln108 = add i64 %zext_ln100, i64 %input_ftmap_read

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_100_2.i.split:8 %br_ln100 = br void %VITIS_LOOP_101_3.i

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z19load_buffer_tile_c3PA21_A21_fPA255_A255_fiii.exit:0 %or_ln97 = or i5 %shl_ln1, i5 7

]]></Node>
<StgValue><ssdm name="or_ln97"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="5">
<![CDATA[
_Z19load_buffer_tile_c3PA21_A21_fPA255_A255_fiii.exit:1 %or_ln97_cast = zext i5 %or_ln97

]]></Node>
<StgValue><ssdm name="or_ln97_cast"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z19load_buffer_tile_c3PA21_A21_fPA255_A255_fiii.exit:2 %empty_65 = mul i12 %or_ln97_cast, i12 100

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="12">
<![CDATA[
_Z19load_buffer_tile_c3PA21_A21_fPA255_A255_fiii.exit:3 %p_cast49 = zext i12 %empty_65

]]></Node>
<StgValue><ssdm name="p_cast49"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="12">
<![CDATA[
_Z19load_buffer_tile_c3PA21_A21_fPA255_A255_fiii.exit:4 %zext_ln54 = zext i12 %phi_mul203

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_Z19load_buffer_tile_c3PA21_A21_fPA255_A255_fiii.exit:5 %tmp11 = add i64 %p_cast49, i64 %conv3_weights_read

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
_Z19load_buffer_tile_c3PA21_A21_fPA255_A255_fiii.exit:6 %br_ln54 = br void %TX

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
VITIS_LOOP_101_3.i:0 %by = phi i5 %add_ln100, void %for.inc23.i, i5 0, void %VITIS_LOOP_100_2.i.split

]]></Node>
<StgValue><ssdm name="by"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
VITIS_LOOP_101_3.i:1 %phi_mul201 = phi i9 %add_ln100_1, void %for.inc23.i, i9 0, void %VITIS_LOOP_100_2.i.split

]]></Node>
<StgValue><ssdm name="phi_mul201"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_101_3.i:2 %add_ln100_1 = add i9 %phi_mul201, i9 21

]]></Node>
<StgValue><ssdm name="add_ln100_1"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="5">
<![CDATA[
VITIS_LOOP_101_3.i:3 %zext_ln100_1 = zext i5 %by

]]></Node>
<StgValue><ssdm name="zext_ln100_1"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_101_3.i:4 %icmp_ln100 = icmp_eq  i5 %by, i5 21

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_101_3.i:5 %add_ln100 = add i5 %by, i5 1

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_101_3.i:6 %br_ln100 = br i1 %icmp_ln100, void %VITIS_LOOP_101_3.i.split, void %for.inc26.i

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_101_3.i.split:0 %speclooptripcount_ln100 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln100"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_101_3.i.split:1 %specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln100"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_101_3.i.split:2 %tmp1 = add i6 %zext_ln100_1, i6 62

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="6">
<![CDATA[
VITIS_LOOP_101_3.i.split:3 %tmp1_cast = sext i6 %tmp1

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_101_3.i.split:4 %empty_64 = add i10 %tmp1_cast, i10 %zext_ln32

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
VITIS_LOOP_101_3.i.split:5 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_64, i32 9

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_101_3.i.split:6 %icmp_ln52 = icmp_sgt  i10 %empty_64, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
VITIS_LOOP_101_3.i.split:7 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_64, i32 9

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_101_3.i.split:8 %select_ln51 = select i1 %tmp_4, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_101_3.i.split:9 %or_ln51 = or i1 %tmp_2, i1 %icmp_ln52

]]></Node>
<StgValue><ssdm name="or_ln51"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_101_3.i.split:10 %yClamped = select i1 %or_ln51, i10 %select_ln51, i10 %empty_64

]]></Node>
<StgValue><ssdm name="yClamped"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_101_3.i.split:11 %shl_ln2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
VITIS_LOOP_101_3.i.split:12 %shl_ln108_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln108_1"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="20" op_0_bw="12">
<![CDATA[
VITIS_LOOP_101_3.i.split:13 %sext_ln108 = sext i12 %shl_ln108_1

]]></Node>
<StgValue><ssdm name="sext_ln108"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
VITIS_LOOP_101_3.i.split:14 %sub_ln108 = sub i20 %shl_ln2, i20 %sext_ln108

]]></Node>
<StgValue><ssdm name="sub_ln108"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_101_3.i.split:15 %br_ln101 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
for.inc26.i:0 %br_ln99 = br void %VITIS_LOOP_100_2.i

]]></Node>
<StgValue><ssdm name="br_ln99"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.inc.i:0 %bx = phi i5 %add_ln101, void %arrayidx2245.i.exit, i5 0, void %VITIS_LOOP_101_3.i.split

]]></Node>
<StgValue><ssdm name="bx"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="5">
<![CDATA[
for.inc.i:1 %zext_ln108_1 = zext i5 %bx

]]></Node>
<StgValue><ssdm name="zext_ln108_1"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i:2 %add_ln108_3 = add i9 %phi_mul201, i9 %zext_ln108_1

]]></Node>
<StgValue><ssdm name="add_ln108_3"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i:3 %zext_ln108_2 = zext i9 %add_ln108_3

]]></Node>
<StgValue><ssdm name="zext_ln108_2"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:4 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_16 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_7, i64 0, i64 %zext_ln108_2

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_16"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:5 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_17 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_6, i64 0, i64 %zext_ln108_2

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_17"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:6 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_18 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_5, i64 0, i64 %zext_ln108_2

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_18"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:7 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_19 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_4, i64 0, i64 %zext_ln108_2

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_19"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:8 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_20 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_3, i64 0, i64 %zext_ln108_2

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_20"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_21 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_2, i64 0, i64 %zext_ln108_2

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_21"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:10 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_22 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln108_2

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_22"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:11 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_23 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln108_2

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_23"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="5">
<![CDATA[
for.inc.i:12 %zext_ln101 = zext i5 %bx

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:13 %icmp_ln101 = icmp_eq  i5 %bx, i5 21

]]></Node>
<StgValue><ssdm name="icmp_ln101"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:14 %add_ln101 = add i5 %bx, i5 1

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:15 %br_ln101 = br i1 %icmp_ln101, void %for.inc.i.split, void %for.inc23.i

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc.i.split:2 %tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %ti, i4 %ti

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="8">
<![CDATA[
for.inc.i.split:3 %zext_ln104 = zext i8 %tmp4

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.split:4 %add_ln104_1 = add i6 %zext_ln101, i6 62

]]></Node>
<StgValue><ssdm name="add_ln104_1"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="6">
<![CDATA[
for.inc.i.split:5 %sext_ln104 = sext i6 %add_ln104_1

]]></Node>
<StgValue><ssdm name="sext_ln104"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:6 %add_ln104 = add i10 %sext_ln104, i10 %zext_ln104

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.i.split:7 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln104, i32 9

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc.i.split:8 %icmp_ln52_1 = icmp_sgt  i10 %add_ln104, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln52_1"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.inc.i.split:9 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln104, i32 9

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:10 %or_ln51_1 = or i1 %tmp_5, i1 %icmp_ln52_1

]]></Node>
<StgValue><ssdm name="or_ln51_1"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.i.split:11 %select_ln51_2 = select i1 %tmp_6, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln51_2"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc.i.split:12 %select_ln51_3 = select i1 %or_ln51_1, i10 %select_ln51_2, i10 %add_ln104

]]></Node>
<StgValue><ssdm name="select_ln51_3"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
for.inc.i.split:13 %shl_ln108_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln108_2"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="20" op_0_bw="12">
<![CDATA[
for.inc.i.split:14 %sext_ln108_2 = sext i12 %shl_ln108_2

]]></Node>
<StgValue><ssdm name="sext_ln108_2"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc.i.split:15 %add_ln108_1 = add i20 %sub_ln108, i20 %sext_ln108_2

]]></Node>
<StgValue><ssdm name="add_ln108_1"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="20">
<![CDATA[
for.inc.i.split:16 %sext_ln108_3 = sext i20 %add_ln108_1

]]></Node>
<StgValue><ssdm name="sext_ln108_3"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:17 %add_ln108_2 = add i64 %sext_ln108_3, i64 %add_ln108

]]></Node>
<StgValue><ssdm name="add_ln108_2"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:18 %trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln108_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="62">
<![CDATA[
for.inc.i.split:19 %sext_ln108_1 = sext i62 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln108_1"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.i.split:20 %gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln108_1

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
for.inc23.i:0 %br_ln100 = br void %VITIS_LOOP_101_3.i

]]></Node>
<StgValue><ssdm name="br_ln100"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="255" st_id="10" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:21 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="256" st_id="11" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:21 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="257" st_id="12" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:21 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="258" st_id="13" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:21 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="259" st_id="14" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:21 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="260" st_id="15" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:21 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="261" st_id="16" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:21 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="262" st_id="17" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:21 %gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:0 %speclooptripcount_ln101 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln101"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln101"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i.split:22 %gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i.split:23 %bitcast_ln108 = bitcast i32 %gmem_addr_4_read

]]></Node>
<StgValue><ssdm name="bitcast_ln108"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc.i.split:24 %switch_ln108 = switch i3 %trunc_ln99, void %arrayidx2245.i.case.7, i3 0, void %arrayidx2245.i.case.0, i3 1, void %arrayidx2245.i.case.1, i3 2, void %arrayidx2245.i.case.2, i3 3, void %arrayidx2245.i.case.3, i3 4, void %arrayidx2245.i.case.4, i3 5, void %arrayidx2245.i.case.5, i3 6, void %arrayidx2245.i.case.6

]]></Node>
<StgValue><ssdm name="switch_ln108"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="268" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln99" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx2245.i.case.6:0 %store_ln108 = store i32 %bitcast_ln108, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_20

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln99" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2245.i.case.6:1 %br_ln108 = br void %arrayidx2245.i.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln99" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx2245.i.case.5:0 %store_ln108 = store i32 %bitcast_ln108, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_19

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln99" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2245.i.case.5:1 %br_ln108 = br void %arrayidx2245.i.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln99" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx2245.i.case.4:0 %store_ln108 = store i32 %bitcast_ln108, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_18

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln99" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2245.i.case.4:1 %br_ln108 = br void %arrayidx2245.i.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln99" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx2245.i.case.3:0 %store_ln108 = store i32 %bitcast_ln108, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_17

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln99" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2245.i.case.3:1 %br_ln108 = br void %arrayidx2245.i.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln99" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx2245.i.case.2:0 %store_ln108 = store i32 %bitcast_ln108, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_23

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln99" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2245.i.case.2:1 %br_ln108 = br void %arrayidx2245.i.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx2245.i.case.1:0 %store_ln108 = store i32 %bitcast_ln108, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_22

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2245.i.case.1:1 %br_ln108 = br void %arrayidx2245.i.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx2245.i.case.0:0 %store_ln108 = store i32 %bitcast_ln108, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_16

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2245.i.case.0:1 %br_ln108 = br void %arrayidx2245.i.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln99" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
arrayidx2245.i.case.7:0 %store_ln108 = store i32 %bitcast_ln108, i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_21

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln99" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2245.i.case.7:1 %br_ln108 = br void %arrayidx2245.i.exit

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2245.i.exit:0 %br_ln101 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="285" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
TX:0 %ty_1 = phi i5 %add_ln54, void %for.inc67, i5 0, void %_Z19load_buffer_tile_c3PA21_A21_fPA255_A255_fiii.exit

]]></Node>
<StgValue><ssdm name="ty_1"/></StgValue>
</operation>

<operation id="286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="5">
<![CDATA[
TX:1 %ty_1_cast = zext i5 %ty_1

]]></Node>
<StgValue><ssdm name="ty_1_cast"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
TX:2 %tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
TX:3 %empty_66 = add i9 %tmp_3, i9 %ty_1_cast

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
TX:4 %icmp_ln54 = icmp_eq  i5 %ty_1, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
TX:5 %add_ln54 = add i5 %ty_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TX:6 %br_ln54 = br i1 %icmp_ln54, void %TX.split, void %for.inc73

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TX.split:0 %speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln54"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TX.split:1 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
TX.split:2 %br_ln55 = br void %KY

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
for.inc73:0 %br_ln39 = br void %NOUT

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="296" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
KY:0 %tx_1 = phi i5 %add_ln55, void %for.inc64, i5 0, void %TX.split

]]></Node>
<StgValue><ssdm name="tx_1"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="5">
<![CDATA[
KY:1 %tx_1_cast = zext i5 %tx_1

]]></Node>
<StgValue><ssdm name="tx_1_cast"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
KY:2 %empty_67 = add i9 %empty_66, i9 %tx_1_cast

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="9">
<![CDATA[
KY:3 %p_cast212 = zext i9 %empty_67

]]></Node>
<StgValue><ssdm name="p_cast212"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
KY:4 %output_fm_buffer_0_addr_2 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast212

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_addr_2"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
KY:5 %icmp_ln55 = icmp_eq  i5 %tx_1, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
KY:6 %add_ln55 = add i5 %tx_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KY:7 %br_ln55 = br i1 %icmp_ln55, void %KY.split, void %for.inc67

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="9">
<![CDATA[
KY.split:2 %output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_2

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load_1"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
for.inc67:0 %br_ln54 = br void %TX

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="306" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KY.split:0 %speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln55"/></StgValue>
</operation>

<operation id="307" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KY.split:1 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="308" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="9">
<![CDATA[
KY.split:2 %output_fm_buffer_0_load_1 = load i9 %output_fm_buffer_0_addr_2

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load_1"/></StgValue>
</operation>

<operation id="309" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
KY.split:3 %br_ln58 = br void %KX

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="310" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
KX:0 %ky = phi i3 %add_ln58, void %for.inc61, i3 0, void %KY.split

]]></Node>
<StgValue><ssdm name="ky"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
KX:1 %add57_7_lcssa19 = phi i32 %add57_717, void %for.inc61, i32 %output_fm_buffer_0_load_1, void %KY.split

]]></Node>
<StgValue><ssdm name="add57_7_lcssa19"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="3">
<![CDATA[
KX:2 %zext_ln58 = zext i3 %ky

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
KX:3 %icmp_ln58 = icmp_eq  i3 %ky, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
KX:4 %add_ln58 = add i3 %ky, i3 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KX:5 %br_ln58 = br i1 %icmp_ln58, void %KX.split, void %for.inc64

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
KX.split:0 %speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln58"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KX.split:1 %specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
KX.split:2 %p_shl4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %ky, i4 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
KX.split:3 %p_shl5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %ky, i2 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="5">
<![CDATA[
KX.split:4 %p_shl5_cast = zext i5 %p_shl5

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
KX.split:5 %empty_68 = add i7 %p_shl4, i7 %p_shl5_cast

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="7">
<![CDATA[
KX.split:6 %p_cast53 = zext i7 %empty_68

]]></Node>
<StgValue><ssdm name="p_cast53"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="7">
<![CDATA[
KX.split:7 %p_cast42 = zext i7 %empty_68

]]></Node>
<StgValue><ssdm name="p_cast42"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="7">
<![CDATA[
KX.split:8 %p_cast41 = zext i7 %empty_68

]]></Node>
<StgValue><ssdm name="p_cast41"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="7">
<![CDATA[
KX.split:9 %p_cast40 = zext i7 %empty_68

]]></Node>
<StgValue><ssdm name="p_cast40"/></StgValue>
</operation>

<operation id="326" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="7">
<![CDATA[
KX.split:10 %p_cast39 = zext i7 %empty_68

]]></Node>
<StgValue><ssdm name="p_cast39"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KX.split:11 %tmp10 = add i64 %p_cast53, i64 %conv3_weights_read

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KX.split:12 %empty_69 = add i64 %tmp10, i64 %p_cast49

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KX.split:13 %tmp12 = add i8 %p_cast39, i8 156

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="8">
<![CDATA[
KX.split:14 %tmp12_cast = sext i8 %tmp12

]]></Node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KX.split:15 %empty_70 = add i64 %tmp12_cast, i64 %tmp11

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
KX.split:16 %tmp14 = add i9 %p_cast40, i9 312

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="9">
<![CDATA[
KX.split:17 %tmp14_cast = sext i9 %tmp14

]]></Node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KX.split:18 %empty_71 = add i64 %tmp14_cast, i64 %tmp11

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
KX.split:19 %tmp16 = add i10 %p_cast41, i10 724

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="10">
<![CDATA[
KX.split:20 %tmp16_cast = sext i10 %tmp16

]]></Node>
<StgValue><ssdm name="tmp16_cast"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KX.split:21 %empty_72 = add i64 %tmp16_cast, i64 %tmp11

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
KX.split:22 %tmp18 = add i10 %p_cast41, i10 624

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="10">
<![CDATA[
KX.split:23 %tmp18_cast = sext i10 %tmp18

]]></Node>
<StgValue><ssdm name="tmp18_cast"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KX.split:24 %empty_73 = add i64 %tmp18_cast, i64 %tmp11

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
KX.split:25 %tmp20 = add i10 %p_cast41, i10 524

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="10">
<![CDATA[
KX.split:26 %tmp20_cast = sext i10 %tmp20

]]></Node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KX.split:27 %empty_74 = add i64 %tmp20_cast, i64 %tmp11

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
KX.split:28 %tmp22 = add i11 %p_cast42, i11 1448

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="11">
<![CDATA[
KX.split:29 %tmp22_cast = sext i11 %tmp22

]]></Node>
<StgValue><ssdm name="tmp22_cast"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KX.split:30 %empty_75 = add i64 %tmp22_cast, i64 %tmp11

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
KX.split:31 %empty_76 = add i64 %tmp10, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
KX.split:32 %empty_77 = add i5 %zext_ln58, i5 %ty_1

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="5">
<![CDATA[
KX.split:33 %zext_ln59 = zext i5 %empty_77

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
KX.split:34 %mul_ln59 = mul i9 %zext_ln59, i9 21

]]></Node>
<StgValue><ssdm name="mul_ln59"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
KX.split:35 %trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_76, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="63" op_0_bw="62">
<![CDATA[
KX.split:36 %sext_ln59 = sext i62 %trunc_ln6

]]></Node>
<StgValue><ssdm name="sext_ln59"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
KX.split:37 %trunc_ln59_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_75, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln59_1"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="63" op_0_bw="62">
<![CDATA[
KX.split:38 %sext_ln59_1 = sext i62 %trunc_ln59_1

]]></Node>
<StgValue><ssdm name="sext_ln59_1"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
KX.split:39 %trunc_ln59_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_74, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln59_2"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="63" op_0_bw="62">
<![CDATA[
KX.split:40 %sext_ln59_2 = sext i62 %trunc_ln59_2

]]></Node>
<StgValue><ssdm name="sext_ln59_2"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
KX.split:41 %trunc_ln59_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_73, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln59_3"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="63" op_0_bw="62">
<![CDATA[
KX.split:42 %sext_ln59_3 = sext i62 %trunc_ln59_3

]]></Node>
<StgValue><ssdm name="sext_ln59_3"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
KX.split:43 %trunc_ln59_4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_72, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln59_4"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="63" op_0_bw="62">
<![CDATA[
KX.split:44 %sext_ln59_4 = sext i62 %trunc_ln59_4

]]></Node>
<StgValue><ssdm name="sext_ln59_4"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
KX.split:45 %trunc_ln59_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_71, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln59_5"/></StgValue>
</operation>

<operation id="362" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="63" op_0_bw="62">
<![CDATA[
KX.split:46 %sext_ln59_5 = sext i62 %trunc_ln59_5

]]></Node>
<StgValue><ssdm name="sext_ln59_5"/></StgValue>
</operation>

<operation id="363" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
KX.split:47 %trunc_ln59_6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_70, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln59_6"/></StgValue>
</operation>

<operation id="364" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="63" op_0_bw="62">
<![CDATA[
KX.split:48 %sext_ln59_6 = sext i62 %trunc_ln59_6

]]></Node>
<StgValue><ssdm name="sext_ln59_6"/></StgValue>
</operation>

<operation id="365" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
KX.split:49 %trunc_ln59_7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_69, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln59_7"/></StgValue>
</operation>

<operation id="366" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="63" op_0_bw="62">
<![CDATA[
KX.split:50 %sext_ln59_7 = sext i62 %trunc_ln59_7

]]></Node>
<StgValue><ssdm name="sext_ln59_7"/></StgValue>
</operation>

<operation id="367" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
KX.split:51 %br_ln59 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.inc64:0 %store_ln68 = store i32 %add57_7_lcssa19, i9 %output_fm_buffer_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
for.inc64:1 %br_ln55 = br void %KY

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="370" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.inc:0 %kx = phi i3 0, void %KX.split, i3 %add_ln59, void %for.inc.split

]]></Node>
<StgValue><ssdm name="kx"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:1 %add57_717 = phi i32 %add57_7_lcssa19, void %KX.split, i32 %add57_7, void %for.inc.split

]]></Node>
<StgValue><ssdm name="add57_717"/></StgValue>
</operation>

<operation id="372" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="63" op_0_bw="3">
<![CDATA[
for.inc:2 %zext_ln59_1 = zext i3 %kx

]]></Node>
<StgValue><ssdm name="zext_ln59_1"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="3">
<![CDATA[
for.inc:3 %zext_ln59_2 = zext i3 %kx

]]></Node>
<StgValue><ssdm name="zext_ln59_2"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:4 %icmp_ln59 = icmp_eq  i3 %kx, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="375" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc:5 %add_ln59 = add i3 %kx, i3 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="376" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:6 %br_ln59 = br i1 %icmp_ln59, void %for.inc.split, void %for.inc61

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:2 %add_ln63 = add i5 %zext_ln59_2, i5 %tx_1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="5">
<![CDATA[
for.inc.split:3 %zext_ln68 = zext i5 %add_ln63

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="379" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:4 %add_ln68_8 = add i9 %mul_ln59, i9 %zext_ln68

]]></Node>
<StgValue><ssdm name="add_ln68_8"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:14 %add_ln68 = add i63 %zext_ln59_1, i63 %sext_ln59

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="381" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:15 %sext_ln68 = sext i63 %add_ln68

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="382" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:16 %gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln68

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="383" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:23 %add_ln68_1 = add i63 %zext_ln59_1, i63 %sext_ln59_1

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="384" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:24 %sext_ln68_1 = sext i63 %add_ln68_1

]]></Node>
<StgValue><ssdm name="sext_ln68_1"/></StgValue>
</operation>

<operation id="385" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:25 %gmem_addr_6 = getelementptr i32 %gmem, i64 %sext_ln68_1

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>

<operation id="386" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:32 %add_ln68_2 = add i63 %zext_ln59_1, i63 %sext_ln59_2

]]></Node>
<StgValue><ssdm name="add_ln68_2"/></StgValue>
</operation>

<operation id="387" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:33 %sext_ln68_2 = sext i63 %add_ln68_2

]]></Node>
<StgValue><ssdm name="sext_ln68_2"/></StgValue>
</operation>

<operation id="388" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:34 %gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln68_2

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>

<operation id="389" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:41 %add_ln68_3 = add i63 %zext_ln59_1, i63 %sext_ln59_3

]]></Node>
<StgValue><ssdm name="add_ln68_3"/></StgValue>
</operation>

<operation id="390" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:42 %sext_ln68_3 = sext i63 %add_ln68_3

]]></Node>
<StgValue><ssdm name="sext_ln68_3"/></StgValue>
</operation>

<operation id="391" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:43 %gmem_addr_8 = getelementptr i32 %gmem, i64 %sext_ln68_3

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>

<operation id="392" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:50 %add_ln68_4 = add i63 %zext_ln59_1, i63 %sext_ln59_4

]]></Node>
<StgValue><ssdm name="add_ln68_4"/></StgValue>
</operation>

<operation id="393" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:51 %sext_ln68_4 = sext i63 %add_ln68_4

]]></Node>
<StgValue><ssdm name="sext_ln68_4"/></StgValue>
</operation>

<operation id="394" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:52 %gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln68_4

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>

<operation id="395" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:59 %add_ln68_5 = add i63 %zext_ln59_1, i63 %sext_ln59_5

]]></Node>
<StgValue><ssdm name="add_ln68_5"/></StgValue>
</operation>

<operation id="396" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:60 %sext_ln68_5 = sext i63 %add_ln68_5

]]></Node>
<StgValue><ssdm name="sext_ln68_5"/></StgValue>
</operation>

<operation id="397" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:61 %gmem_addr_10 = getelementptr i32 %gmem, i64 %sext_ln68_5

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>

<operation id="398" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:68 %add_ln68_6 = add i63 %zext_ln59_1, i63 %sext_ln59_6

]]></Node>
<StgValue><ssdm name="add_ln68_6"/></StgValue>
</operation>

<operation id="399" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:69 %sext_ln68_6 = sext i63 %add_ln68_6

]]></Node>
<StgValue><ssdm name="sext_ln68_6"/></StgValue>
</operation>

<operation id="400" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:70 %gmem_addr_11 = getelementptr i32 %gmem, i64 %sext_ln68_6

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>

<operation id="401" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:77 %add_ln68_7 = add i63 %zext_ln59_1, i63 %sext_ln59_7

]]></Node>
<StgValue><ssdm name="add_ln68_7"/></StgValue>
</operation>

<operation id="402" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:78 %sext_ln68_7 = sext i63 %add_ln68_7

]]></Node>
<StgValue><ssdm name="sext_ln68_7"/></StgValue>
</operation>

<operation id="403" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:79 %gmem_addr_12 = getelementptr i32 %gmem, i64 %sext_ln68_7

]]></Node>
<StgValue><ssdm name="gmem_addr_12"/></StgValue>
</operation>

<operation id="404" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
for.inc61:0 %br_ln58 = br void %KX

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="405" st_id="26" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:17 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="406" st_id="27" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:17 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:26 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="408" st_id="28" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:17 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="409" st_id="28" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:26 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="410" st_id="28" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="411" st_id="29" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:17 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="412" st_id="29" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:26 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="414" st_id="29" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:44 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="415" st_id="30" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:17 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="416" st_id="30" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:26 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="417" st_id="30" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="418" st_id="30" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:44 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="419" st_id="30" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:53 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="420" st_id="31" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:17 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="421" st_id="31" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:26 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="422" st_id="31" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="423" st_id="31" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:44 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="424" st_id="31" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:53 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="425" st_id="31" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:62 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="426" st_id="32" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:17 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="427" st_id="32" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:26 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="428" st_id="32" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="429" st_id="32" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:44 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="430" st_id="32" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:53 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="431" st_id="32" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:62 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="432" st_id="32" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:71 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="433" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:5 %zext_ln68_1 = zext i9 %add_ln68_8

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="434" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_24 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_7, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_24"/></StgValue>
</operation>

<operation id="435" st_id="33" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:17 %gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_5, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="436" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:20 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_32 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_24

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_32"/></StgValue>
</operation>

<operation id="437" st_id="33" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:26 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="438" st_id="33" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="439" st_id="33" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:44 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="440" st_id="33" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:53 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="441" st_id="33" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:62 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="442" st_id="33" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:71 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="443" st_id="33" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:80 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="444" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.split:18 %gmem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_5

]]></Node>
<StgValue><ssdm name="gmem_addr_5_read"/></StgValue>
</operation>

<operation id="445" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:20 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_32 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_24

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_32"/></StgValue>
</operation>

<operation id="446" st_id="34" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:26 %gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>

<operation id="447" st_id="34" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="448" st_id="34" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:44 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="449" st_id="34" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:53 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="450" st_id="34" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:62 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="451" st_id="34" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:71 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="452" st_id="34" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:80 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="453" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:19 %bitcast_ln68 = bitcast i32 %gmem_addr_5_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68"/></StgValue>
</operation>

<operation id="454" st_id="35" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:21 %mul = fmul i32 %bitcast_ln68, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_32

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="455" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:27 %gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>

<operation id="456" st_id="35" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:35 %gmem_load_4_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_7, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="457" st_id="35" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:44 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="458" st_id="35" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:53 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="459" st_id="35" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:62 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="460" st_id="35" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:71 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="461" st_id="35" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:80 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="462" st_id="36" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:21 %mul = fmul i32 %bitcast_ln68, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_32

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="463" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:36 %gmem_addr_7_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_7

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read"/></StgValue>
</operation>

<operation id="464" st_id="36" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:44 %gmem_load_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_8, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>

<operation id="465" st_id="36" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:53 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="466" st_id="36" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:62 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="467" st_id="36" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:71 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="468" st_id="36" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:80 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="469" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_30 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_30"/></StgValue>
</operation>

<operation id="470" st_id="37" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:21 %mul = fmul i32 %bitcast_ln68, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_32

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="471" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:29 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_33 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_30

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_33"/></StgValue>
</operation>

<operation id="472" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:45 %gmem_addr_8_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_8

]]></Node>
<StgValue><ssdm name="gmem_addr_8_read"/></StgValue>
</operation>

<operation id="473" st_id="37" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:53 %gmem_load_6_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_9, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="474" st_id="37" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:62 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="475" st_id="37" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:71 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="476" st_id="37" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:80 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="477" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:22 %add = fadd i32 %add57_717, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="478" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:29 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_33 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_30

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_33"/></StgValue>
</operation>

<operation id="479" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:54 %gmem_addr_9_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_9

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>

<operation id="480" st_id="38" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:62 %gmem_load_7_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_10, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>

<operation id="481" st_id="38" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:71 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="482" st_id="38" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:80 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="483" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_25 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_6, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_25"/></StgValue>
</operation>

<operation id="484" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_26 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_5, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_26"/></StgValue>
</operation>

<operation id="485" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_27 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_4, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_27"/></StgValue>
</operation>

<operation id="486" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_28 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_3, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_28"/></StgValue>
</operation>

<operation id="487" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_29 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_2, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_29"/></StgValue>
</operation>

<operation id="488" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_31 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_31"/></StgValue>
</operation>

<operation id="489" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:22 %add = fadd i32 %add57_717, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="490" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:28 %bitcast_ln68_1 = bitcast i32 %gmem_addr_6_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_1"/></StgValue>
</operation>

<operation id="491" st_id="39" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:30 %mul50_1 = fmul i32 %bitcast_ln68_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_33

]]></Node>
<StgValue><ssdm name="mul50_1"/></StgValue>
</operation>

<operation id="492" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:38 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_34 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_31

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_34"/></StgValue>
</operation>

<operation id="493" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:47 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_35 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_25

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_35"/></StgValue>
</operation>

<operation id="494" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:56 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_36 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_26

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_36"/></StgValue>
</operation>

<operation id="495" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:63 %gmem_addr_10_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_10

]]></Node>
<StgValue><ssdm name="gmem_addr_10_read"/></StgValue>
</operation>

<operation id="496" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:65 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_37 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_27

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_37"/></StgValue>
</operation>

<operation id="497" st_id="39" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:71 %gmem_load_8_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_11, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="498" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:74 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_38 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_28

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_38"/></StgValue>
</operation>

<operation id="499" st_id="39" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:80 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="500" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:83 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_39 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_29

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_39"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="501" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:22 %add = fadd i32 %add57_717, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="502" st_id="40" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:30 %mul50_1 = fmul i32 %bitcast_ln68_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_33

]]></Node>
<StgValue><ssdm name="mul50_1"/></StgValue>
</operation>

<operation id="503" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:38 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_34 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_31

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_34"/></StgValue>
</operation>

<operation id="504" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:47 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_35 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_25

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_35"/></StgValue>
</operation>

<operation id="505" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:56 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_36 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_26

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_36"/></StgValue>
</operation>

<operation id="506" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:65 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_37 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_27

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_37"/></StgValue>
</operation>

<operation id="507" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:72 %gmem_addr_11_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_11

]]></Node>
<StgValue><ssdm name="gmem_addr_11_read"/></StgValue>
</operation>

<operation id="508" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:74 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_38 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_28

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_38"/></StgValue>
</operation>

<operation id="509" st_id="40" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:80 %gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_12, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>

<operation id="510" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="9">
<![CDATA[
for.inc.split:83 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_39 = load i9 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_29

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_39"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="511" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:22 %add = fadd i32 %add57_717, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="512" st_id="41" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:30 %mul50_1 = fmul i32 %bitcast_ln68_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_33

]]></Node>
<StgValue><ssdm name="mul50_1"/></StgValue>
</operation>

<operation id="513" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:37 %bitcast_ln68_2 = bitcast i32 %gmem_addr_7_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_2"/></StgValue>
</operation>

<operation id="514" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:39 %mul50_2 = fmul i32 %bitcast_ln68_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_34

]]></Node>
<StgValue><ssdm name="mul50_2"/></StgValue>
</operation>

<operation id="515" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:46 %bitcast_ln68_3 = bitcast i32 %gmem_addr_8_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_3"/></StgValue>
</operation>

<operation id="516" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:48 %mul50_3 = fmul i32 %bitcast_ln68_3, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_35

]]></Node>
<StgValue><ssdm name="mul50_3"/></StgValue>
</operation>

<operation id="517" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:55 %bitcast_ln68_4 = bitcast i32 %gmem_addr_9_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_4"/></StgValue>
</operation>

<operation id="518" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:57 %mul50_4 = fmul i32 %bitcast_ln68_4, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_36

]]></Node>
<StgValue><ssdm name="mul50_4"/></StgValue>
</operation>

<operation id="519" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:64 %bitcast_ln68_5 = bitcast i32 %gmem_addr_10_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_5"/></StgValue>
</operation>

<operation id="520" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:66 %mul50_5 = fmul i32 %bitcast_ln68_5, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_37

]]></Node>
<StgValue><ssdm name="mul50_5"/></StgValue>
</operation>

<operation id="521" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:73 %bitcast_ln68_6 = bitcast i32 %gmem_addr_11_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_6"/></StgValue>
</operation>

<operation id="522" st_id="41" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:75 %mul50_6 = fmul i32 %bitcast_ln68_6, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_38

]]></Node>
<StgValue><ssdm name="mul50_6"/></StgValue>
</operation>

<operation id="523" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:81 %gmem_addr_12_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_12

]]></Node>
<StgValue><ssdm name="gmem_addr_12_read"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="524" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:31 %add57_1 = fadd i32 %add, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="add57_1"/></StgValue>
</operation>

<operation id="525" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:39 %mul50_2 = fmul i32 %bitcast_ln68_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_34

]]></Node>
<StgValue><ssdm name="mul50_2"/></StgValue>
</operation>

<operation id="526" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:48 %mul50_3 = fmul i32 %bitcast_ln68_3, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_35

]]></Node>
<StgValue><ssdm name="mul50_3"/></StgValue>
</operation>

<operation id="527" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:57 %mul50_4 = fmul i32 %bitcast_ln68_4, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_36

]]></Node>
<StgValue><ssdm name="mul50_4"/></StgValue>
</operation>

<operation id="528" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:66 %mul50_5 = fmul i32 %bitcast_ln68_5, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_37

]]></Node>
<StgValue><ssdm name="mul50_5"/></StgValue>
</operation>

<operation id="529" st_id="42" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:75 %mul50_6 = fmul i32 %bitcast_ln68_6, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_38

]]></Node>
<StgValue><ssdm name="mul50_6"/></StgValue>
</operation>

<operation id="530" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:82 %bitcast_ln68_7 = bitcast i32 %gmem_addr_12_read

]]></Node>
<StgValue><ssdm name="bitcast_ln68_7"/></StgValue>
</operation>

<operation id="531" st_id="42" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:84 %mul50_7 = fmul i32 %bitcast_ln68_7, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_39

]]></Node>
<StgValue><ssdm name="mul50_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="532" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:31 %add57_1 = fadd i32 %add, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="add57_1"/></StgValue>
</operation>

<operation id="533" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:39 %mul50_2 = fmul i32 %bitcast_ln68_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_34

]]></Node>
<StgValue><ssdm name="mul50_2"/></StgValue>
</operation>

<operation id="534" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:48 %mul50_3 = fmul i32 %bitcast_ln68_3, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_35

]]></Node>
<StgValue><ssdm name="mul50_3"/></StgValue>
</operation>

<operation id="535" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:57 %mul50_4 = fmul i32 %bitcast_ln68_4, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_36

]]></Node>
<StgValue><ssdm name="mul50_4"/></StgValue>
</operation>

<operation id="536" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:66 %mul50_5 = fmul i32 %bitcast_ln68_5, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_37

]]></Node>
<StgValue><ssdm name="mul50_5"/></StgValue>
</operation>

<operation id="537" st_id="43" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:75 %mul50_6 = fmul i32 %bitcast_ln68_6, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_38

]]></Node>
<StgValue><ssdm name="mul50_6"/></StgValue>
</operation>

<operation id="538" st_id="43" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:84 %mul50_7 = fmul i32 %bitcast_ln68_7, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_39

]]></Node>
<StgValue><ssdm name="mul50_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="539" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:31 %add57_1 = fadd i32 %add, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="add57_1"/></StgValue>
</operation>

<operation id="540" st_id="44" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:84 %mul50_7 = fmul i32 %bitcast_ln68_7, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_39

]]></Node>
<StgValue><ssdm name="mul50_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="541" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:31 %add57_1 = fadd i32 %add, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="add57_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="542" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:40 %add57_2 = fadd i32 %add57_1, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="add57_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="543" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:40 %add57_2 = fadd i32 %add57_1, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="add57_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="544" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:40 %add57_2 = fadd i32 %add57_1, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="add57_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="545" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:40 %add57_2 = fadd i32 %add57_1, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="add57_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="546" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:49 %add57_3 = fadd i32 %add57_2, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="add57_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="547" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:49 %add57_3 = fadd i32 %add57_2, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="add57_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="548" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:49 %add57_3 = fadd i32 %add57_2, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="add57_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="549" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:49 %add57_3 = fadd i32 %add57_2, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="add57_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="550" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:58 %add57_4 = fadd i32 %add57_3, i32 %mul50_4

]]></Node>
<StgValue><ssdm name="add57_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="551" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:58 %add57_4 = fadd i32 %add57_3, i32 %mul50_4

]]></Node>
<StgValue><ssdm name="add57_4"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="552" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:58 %add57_4 = fadd i32 %add57_3, i32 %mul50_4

]]></Node>
<StgValue><ssdm name="add57_4"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="553" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:58 %add57_4 = fadd i32 %add57_3, i32 %mul50_4

]]></Node>
<StgValue><ssdm name="add57_4"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="554" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:67 %add57_5 = fadd i32 %add57_4, i32 %mul50_5

]]></Node>
<StgValue><ssdm name="add57_5"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="555" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:67 %add57_5 = fadd i32 %add57_4, i32 %mul50_5

]]></Node>
<StgValue><ssdm name="add57_5"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="556" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:67 %add57_5 = fadd i32 %add57_4, i32 %mul50_5

]]></Node>
<StgValue><ssdm name="add57_5"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="557" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:67 %add57_5 = fadd i32 %add57_4, i32 %mul50_5

]]></Node>
<StgValue><ssdm name="add57_5"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="558" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:76 %add57_6 = fadd i32 %add57_5, i32 %mul50_6

]]></Node>
<StgValue><ssdm name="add57_6"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="559" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:76 %add57_6 = fadd i32 %add57_5, i32 %mul50_6

]]></Node>
<StgValue><ssdm name="add57_6"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="560" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:76 %add57_6 = fadd i32 %add57_5, i32 %mul50_6

]]></Node>
<StgValue><ssdm name="add57_6"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="561" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:76 %add57_6 = fadd i32 %add57_5, i32 %mul50_6

]]></Node>
<StgValue><ssdm name="add57_6"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="562" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:85 %add57_7 = fadd i32 %add57_6, i32 %mul50_7

]]></Node>
<StgValue><ssdm name="add57_7"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="563" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:85 %add57_7 = fadd i32 %add57_6, i32 %mul50_7

]]></Node>
<StgValue><ssdm name="add57_7"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="564" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:85 %add57_7 = fadd i32 %add57_6, i32 %mul50_7

]]></Node>
<StgValue><ssdm name="add57_7"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="565" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:0 %speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln59"/></StgValue>
</operation>

<operation id="566" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="567" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:85 %add57_7 = fadd i32 %add57_6, i32 %mul50_7

]]></Node>
<StgValue><ssdm name="add57_7"/></StgValue>
</operation>

<operation id="568" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:86 %br_ln59 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="569" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
VITIS_LOOP_123_3.i:0 %ty = phi i5 %add_ln122, void %for.inc24.i, i5 0, void %VITIS_LOOP_123_3.i.preheader

]]></Node>
<StgValue><ssdm name="ty"/></StgValue>
</operation>

<operation id="570" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="5">
<![CDATA[
VITIS_LOOP_123_3.i:1 %zext_ln125 = zext i5 %ty

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="571" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
VITIS_LOOP_123_3.i:2 %tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %ty, i4 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="572" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_123_3.i:3 %add_ln125_4 = add i9 %tmp_1, i9 %zext_ln125

]]></Node>
<StgValue><ssdm name="add_ln125_4"/></StgValue>
</operation>

<operation id="573" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="5">
<![CDATA[
VITIS_LOOP_123_3.i:4 %zext_ln122 = zext i5 %ty

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="574" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_123_3.i:5 %icmp_ln122 = icmp_eq  i5 %ty, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="575" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_123_3.i:6 %add_ln122 = add i5 %ty, i5 1

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="576" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_123_3.i:7 %br_ln122 = br i1 %icmp_ln122, void %VITIS_LOOP_123_3.i.split, void %memset.loop.i26.preheader

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="577" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_123_3.i.split:0 %speclooptripcount_ln122 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln122"/></StgValue>
</operation>

<operation id="578" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_123_3.i.split:1 %specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln122"/></StgValue>
</operation>

<operation id="579" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_123_3.i.split:2 %empty_78 = add i8 %zext_ln122, i8 %tmp

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="580" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
VITIS_LOOP_123_3.i.split:3 %shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %empty_78, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="581" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="19" op_0_bw="18">
<![CDATA[
VITIS_LOOP_123_3.i.split:4 %zext_ln125_1 = zext i18 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="582" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
VITIS_LOOP_123_3.i.split:5 %shl_ln125_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %empty_78, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln125_1"/></StgValue>
</operation>

<operation id="583" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="19" op_0_bw="10">
<![CDATA[
VITIS_LOOP_123_3.i.split:6 %zext_ln125_2 = zext i10 %shl_ln125_1

]]></Node>
<StgValue><ssdm name="zext_ln125_2"/></StgValue>
</operation>

<operation id="584" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_123_3.i.split:7 %sub_ln125 = sub i19 %zext_ln125_1, i19 %zext_ln125_2

]]></Node>
<StgValue><ssdm name="sub_ln125"/></StgValue>
</operation>

<operation id="585" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="19">
<![CDATA[
VITIS_LOOP_123_3.i.split:8 %sext_ln123 = sext i19 %sub_ln125

]]></Node>
<StgValue><ssdm name="sext_ln123"/></StgValue>
</operation>

<operation id="586" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_123_3.i.split:9 %br_ln123 = br void %for.inc.i24

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="587" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i26.preheader:0 %br_ln0 = br void %memset.loop.i26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="588" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.inc.i24:0 %tx = phi i5 %add_ln123, void %for.inc.i24.split, i5 0, void %VITIS_LOOP_123_3.i.split

]]></Node>
<StgValue><ssdm name="tx"/></StgValue>
</operation>

<operation id="589" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="5">
<![CDATA[
for.inc.i24:1 %zext_ln125_5 = zext i5 %tx

]]></Node>
<StgValue><ssdm name="zext_ln125_5"/></StgValue>
</operation>

<operation id="590" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i24:2 %add_ln125_5 = add i9 %add_ln125_4, i9 %zext_ln125_5

]]></Node>
<StgValue><ssdm name="add_ln125_5"/></StgValue>
</operation>

<operation id="591" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i24:3 %zext_ln125_6 = zext i9 %add_ln125_5

]]></Node>
<StgValue><ssdm name="zext_ln125_6"/></StgValue>
</operation>

<operation id="592" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i24:4 %output_fm_buffer_0_addr_1 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln125_6

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_addr_1"/></StgValue>
</operation>

<operation id="593" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i24:5 %icmp_ln123 = icmp_eq  i5 %tx, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="594" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i24:6 %add_ln123 = add i5 %tx, i5 1

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="595" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i24:7 %br_ln123 = br i1 %icmp_ln123, void %for.inc.i24.split, void %for.inc24.i

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="596" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i24.split:2 %output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load"/></StgValue>
</operation>

<operation id="597" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i24.split:4 %add_ln125 = add i5 %ti_cast29, i5 %tx

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="598" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="5">
<![CDATA[
for.inc.i24.split:5 %zext_ln125_3 = zext i5 %add_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125_3"/></StgValue>
</operation>

<operation id="599" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i24.split:6 %add_ln125_1 = add i8 %zext_ln125_3, i8 %p_shl1

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="600" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
for.inc.i24.split:7 %shl_ln125_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln125_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln125_2"/></StgValue>
</operation>

<operation id="601" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="10">
<![CDATA[
for.inc.i24.split:8 %zext_ln125_4 = zext i10 %shl_ln125_2

]]></Node>
<StgValue><ssdm name="zext_ln125_4"/></StgValue>
</operation>

<operation id="602" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i24.split:9 %add_ln125_3 = add i64 %zext_ln125_4, i64 %output_ftmap_read

]]></Node>
<StgValue><ssdm name="add_ln125_3"/></StgValue>
</operation>

<operation id="603" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i24.split:10 %add_ln125_2 = add i64 %add_ln125_3, i64 %sext_ln123

]]></Node>
<StgValue><ssdm name="add_ln125_2"/></StgValue>
</operation>

<operation id="604" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i24.split:11 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln125_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="605" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="62">
<![CDATA[
for.inc.i24.split:12 %sext_ln125 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln125"/></StgValue>
</operation>

<operation id="606" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.i24.split:13 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln125

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="607" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
for.inc24.i:0 %br_ln122 = br void %VITIS_LOOP_123_3.i

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="608" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="9">
<![CDATA[
for.inc.i24.split:2 %output_fm_buffer_0_load = load i9 %output_fm_buffer_0_addr_1

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_load"/></StgValue>
</operation>

<operation id="609" st_id="72" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i24.split:14 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="610" st_id="73" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i24.split:3 %add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="611" st_id="73" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i24.split:14 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="612" st_id="74" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i24.split:3 %add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="613" st_id="74" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i24.split:14 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="614" st_id="75" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i24.split:3 %add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="615" st_id="75" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i24.split:14 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="616" st_id="76" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i24.split:3 %add_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="617" st_id="76" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i24.split:14 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="618" st_id="77" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i24.split:14 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="619" st_id="78" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i24.split:14 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="620" st_id="79" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i24.split:14 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="621" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i24.split:15 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="622" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i24.split:16 %bitcast_ln125 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln125"/></StgValue>
</operation>

<operation id="623" st_id="81" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i24.split:17 %add23_i = fadd i32 %bitcast_ln125, i32 %add_i

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>

<operation id="624" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.i24.split:19 %gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_req"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="625" st_id="82" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i24.split:17 %add23_i = fadd i32 %bitcast_ln125, i32 %add_i

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="626" st_id="83" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i24.split:17 %add23_i = fadd i32 %bitcast_ln125, i32 %add_i

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="627" st_id="84" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i24.split:17 %add23_i = fadd i32 %bitcast_ln125, i32 %add_i

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="628" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i24.split:18 %bitcast_ln125_1 = bitcast i32 %add23_i

]]></Node>
<StgValue><ssdm name="bitcast_ln125_1"/></StgValue>
</operation>

<operation id="629" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i24.split:20 %write_ln125 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %bitcast_ln125_1, i4 15

]]></Node>
<StgValue><ssdm name="write_ln125"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="630" st_id="86" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i24.split:21 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="631" st_id="87" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i24.split:21 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="632" st_id="88" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i24.split:21 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="633" st_id="89" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i24.split:21 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="634" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i24.split:0 %speclooptripcount_ln123 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln123"/></StgValue>
</operation>

<operation id="635" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i24.split:1 %specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln123"/></StgValue>
</operation>

<operation id="636" st_id="90" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i24.split:21 %gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_resp"/></StgValue>
</operation>

<operation id="637" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i24.split:22 %br_ln123 = br void %for.inc.i24

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="638" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
memset.loop.i26:0 %empty_79 = phi i9 %empty_80, void %memset.loop.i26.split, i9 0, void %memset.loop.i26.preheader

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="639" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
memset.loop.i26:1 %exitcond7019 = icmp_eq  i9 %empty_79, i9 289

]]></Node>
<StgValue><ssdm name="exitcond7019"/></StgValue>
</operation>

<operation id="640" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
memset.loop.i26:2 %empty_80 = add i9 %empty_79, i9 1

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="641" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i26:3 %br_ln0 = br i1 %exitcond7019, void %memset.loop.i26.split, void %_Z21export_buffer_tile_c3PA17_A17_fPA255_A255_fiiPf.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="642" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i26.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 289, i64 289, i64 289

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="643" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="9">
<![CDATA[
memset.loop.i26.split:1 %p_cast207 = zext i9 %empty_79

]]></Node>
<StgValue><ssdm name="p_cast207"/></StgValue>
</operation>

<operation id="644" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.i26.split:2 %output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast207

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_addr"/></StgValue>
</operation>

<operation id="645" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
memset.loop.i26.split:3 %store_ln0 = store i32 0, i9 %output_fm_buffer_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="646" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i26.split:4 %br_ln0 = br void %memset.loop.i26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="647" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond7019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
_Z21export_buffer_tile_c3PA17_A17_fPA255_A255_fiiPf.exit:0 %br_ln32 = br void %TN

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
