

================================================================
== Vivado HLS Report for 'set_color'
================================================================
* Date:           Mon Dec  7 22:24:47 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.81|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |    6|  16793601|    6|  16793601|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+
        |             |     Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    5|  16793600| 5 ~ 4100 |          -|          -| 1 ~ 4096 |    no    |
        | + Loop 1.1  |    3|      4098|         4|          1|          1| 1 ~ 4096 |    yes   |
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    198|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      96|      -|
|ShiftMemory      |        -|      -|       0|      2|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      96|    224|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |not_or_cond_reg_393  |  0|   1|    1|          0|
    |tmp_11_reg_380       |  0|   1|    1|          0|
    +---------------------+---+----+-----+-----------+
    |Total                |  0|   2|    2|          0|
    +---------------------+---+----+-----+-----------+

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_173_p2              |     +    |      0|  0|  12|          12|           1|
    |j_V_fu_199_p2              |     +    |      0|  0|  12|          12|           1|
    |op2_assign_4_fu_158_p2     |     +    |      0|  0|  13|          13|           1|
    |op2_assign_fu_148_p2       |     +    |      0|  0|  13|          13|           1|
    |dst_data_stream_2_V_din    |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp5_fu_282_p3         |  Select  |      0|  0|   8|           1|           1|
    |not_or_cond_fu_221_p2      |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_210_p2          |    and   |      0|  0|   2|           1|           1|
    |pixel_out_val_0_fu_326_p2  |    and   |      0|  0|   2|           1|           1|
    |pixel_out_val_1_fu_301_p2  |    and   |      0|  0|   2|           1|           1|
    |sel_tmp4_fu_272_p2         |    and   |      0|  0|   2|           1|           1|
    |sel_tmp6_fu_297_p2         |    and   |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_311_p2         |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_320_p2         |    and   |      0|  0|   2|           1|           1|
    |sel_tmp_fu_254_p2          |    and   |      0|  0|   2|           1|           1|
    |tmp2_fu_266_p2             |    and   |      0|  0|   2|           1|           1|
    |not4_fu_205_p2             |   icmp   |      0|  0|  14|          12|          12|
    |not_fu_179_p2              |   icmp   |      0|  0|  14|          12|          12|
    |notlhs_fu_215_p2           |   icmp   |      0|  0|  14|          12|           1|
    |notrhs_fu_184_p2           |   icmp   |      0|  0|  14|          12|           1|
    |tmp_11_fu_194_p2           |   icmp   |      0|  0|  16|          13|          13|
    |tmp_12_fu_238_p2           |   icmp   |      0|  0|   8|           8|           2|
    |tmp_14_fu_244_p2           |   icmp   |      0|  0|   2|           2|           1|
    |tmp_15_fu_249_p2           |   icmp   |      0|  0|   2|           2|           1|
    |tmp_9_fu_168_p2            |   icmp   |      0|  0|  16|          13|          13|
    |ap_sig_bdd_111             |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_51              |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_89              |    or    |      0|  0|   2|           1|           1|
    |tmp_13_fu_278_p2           |    or    |      0|  0|   2|           1|           1|
    |not_sel_tmp4_fu_315_p2     |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp2_fu_260_p2         |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 198|         154|          87|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |t_V_6_reg_121  |  12|          2|   12|         24|
    |t_V_reg_132    |  12|          2|   12|         24|
    +---------------+----+-----------+-----+-----------+
    |Total          |  24|          4|   24|         48|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+-----+-----------+
    |            Name           | FF | Bits| Const Bits|
    +---------------------------+----+-----+-----------+
    |ap_CS_fsm                  |   2|    2|          0|
    |ap_done_reg                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it0      |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1      |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2      |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3      |   1|    1|          0|
    |i_V_reg_365                |  12|   12|          0|
    |not_or_cond_reg_393        |   1|    1|          0|
    |not_reg_370                |   1|    1|          0|
    |notrhs_reg_375             |   1|    1|          0|
    |op2_assign_4_reg_357       |  13|   13|          0|
    |op2_assign_reg_352         |  13|   13|          0|
    |or_cond_reg_389            |   1|    1|          0|
    |pixel_out_val_1_2_reg_403  |   8|    8|          0|
    |pixel_out_val_fu_72        |   8|    8|          0|
    |sel_tmp4_reg_427           |   1|    1|          0|
    |sel_tmp_reg_421            |   1|    1|          0|
    |t_V_6_reg_121              |  12|   12|          0|
    |t_V_reg_132                |  12|   12|          0|
    |tmp_11_reg_380             |   1|    1|          0|
    |tmp_12_reg_414             |   1|    1|          0|
    |tmp_V_reg_397              |   2|    2|          0|
    |tmp_reg_408                |   1|    1|          0|
    +---------------------------+----+-----+-----------+
    |Total                      |  96|   96|          0|
    +---------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+---------+---------------------+--------------+
|          RTL Ports          | Dir | Bits| Protocol|    Source Object    |    C Type    |
+-----------------------------+-----+-----+---------+---------------------+--------------+
|ap_clk                       |  in |    1|        -|      set_color      | return value |
|ap_rst                       |  in |    1|        -|      set_color      | return value |
|ap_start                     |  in |    1|        -|      set_color      | return value |
|ap_done                      | out |    1|        -|      set_color      | return value |
|ap_continue                  |  in |    1|        -|      set_color      | return value |
|ap_idle                      | out |    1|        -|      set_color      | return value |
|ap_ready                     | out |    1|        -|      set_color      | return value |
|src_rows_V_read              |  in |   12| ap_none |   src_rows_V_read   |    scalar    |
|src_cols_V_read              |  in |   12| ap_none |   src_cols_V_read   |    scalar    |
|src_data_stream_0_V_dout     |  in |    8| ap_fifo | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_empty_n  |  in |    1| ap_fifo | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_read     | out |    1| ap_fifo | src_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_din      | out |    8| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_full_n   |  in |    1| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_write    | out |    1| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_1_V_din      | out |    8| ap_fifo | dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_full_n   |  in |    1| ap_fifo | dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_write    | out |    1| ap_fifo | dst_data_stream_1_V |    pointer   |
|dst_data_stream_2_V_din      | out |    8| ap_fifo | dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_full_n   |  in |    1| ap_fifo | dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_write    | out |    1| ap_fifo | dst_data_stream_2_V |    pointer   |
|gesture_V_V_dout             |  in |    2| ap_fifo |     gesture_V_V     |    pointer   |
|gesture_V_V_empty_n          |  in |    1| ap_fifo |     gesture_V_V     |    pointer   |
|gesture_V_V_read             | out |    1| ap_fifo |     gesture_V_V     |    pointer   |
+-----------------------------+-----+-----+---------+---------------------+--------------+

