Release 14.4 - xst P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:/Users/Fade/Desktop/multicycle cpu/multicycleCPU/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to C:/Users/Fade/Desktop/multicycle cpu/multicycleCPU/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> WARNING:Xst:3164 - Option "-debug" found multiple times in the command line. Only the first occurence is considered.

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "IR.v" in library work
ERROR:HDLCompilers:28 - "IR.v" line 31 'IRWre' has not been declared
ERROR:HDLCompilers:208 - "IR.v" line 24 Port reference 'IRWre' was not declared as input, inout or output
Module <IR> compiled
Analysis of file <"IR.prj"> failed.
--> 

Total memory usage is 167716 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

