#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a6b070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a6b200 .scope module, "tb" "tb" 3 62;
 .timescale -12 -12;
L_0x1a5a030 .functor NOT 1, L_0x1a996b0, C4<0>, C4<0>, C4<0>;
L_0x1a993c0 .functor XOR 1, L_0x1a99190, L_0x1a992f0, C4<0>, C4<0>;
L_0x1a995a0 .functor XOR 1, L_0x1a993c0, L_0x1a994d0, C4<0>, C4<0>;
v0x1a98020_0 .net *"_ivl_10", 0 0, L_0x1a994d0;  1 drivers
v0x1a98120_0 .net *"_ivl_12", 0 0, L_0x1a995a0;  1 drivers
v0x1a98200_0 .net *"_ivl_2", 0 0, L_0x1a990f0;  1 drivers
v0x1a982c0_0 .net *"_ivl_4", 0 0, L_0x1a99190;  1 drivers
v0x1a983a0_0 .net *"_ivl_6", 0 0, L_0x1a992f0;  1 drivers
v0x1a984d0_0 .net *"_ivl_8", 0 0, L_0x1a993c0;  1 drivers
v0x1a985b0_0 .var "clk", 0 0;
v0x1a98650_0 .var/2u "stats1", 159 0;
v0x1a98730_0 .var/2u "strobe", 0 0;
v0x1a98880_0 .net "tb_match", 0 0, L_0x1a996b0;  1 drivers
v0x1a98940_0 .net "tb_mismatch", 0 0, L_0x1a5a030;  1 drivers
v0x1a98a00_0 .net "wavedrom_enable", 0 0, v0x1a5a720_0;  1 drivers
v0x1a98aa0_0 .net "wavedrom_title", 511 0, v0x1a96ff0_0;  1 drivers
v0x1a98b40_0 .net "x", 0 0, v0x1a970b0_0;  1 drivers
v0x1a98be0_0 .net "z_dut", 0 0, v0x1a97ce0_0;  1 drivers
v0x1a98c80_0 .net "z_ref", 0 0, L_0x1a98db0;  1 drivers
L_0x1a990f0 .concat [ 1 0 0 0], L_0x1a98db0;
L_0x1a99190 .concat [ 1 0 0 0], L_0x1a98db0;
L_0x1a992f0 .concat [ 1 0 0 0], v0x1a97ce0_0;
L_0x1a994d0 .concat [ 1 0 0 0], L_0x1a98db0;
L_0x1a996b0 .cmp/eeq 1, L_0x1a990f0, L_0x1a995a0;
S_0x1a6f930 .scope module, "good1" "reference_module" 3 101, 3 4 0, S_0x1a6b200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
v0x1a59580_0 .net "clk", 0 0, v0x1a985b0_0;  1 drivers
v0x1a59870_0 .var "s", 2 0;
v0x1a59b60_0 .net "x", 0 0, v0x1a970b0_0;  alias, 1 drivers
v0x1a59e50_0 .net "z", 0 0, L_0x1a98db0;  alias, 1 drivers
E_0x1a69dc0 .event posedge, v0x1a59580_0;
L_0x1a98db0 .reduce/nor v0x1a59870_0;
S_0x1a96970 .scope module, "stim1" "stimulus_gen" 3 97, 3 21 0, S_0x1a6b200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x1a5a430_0 .net "clk", 0 0, v0x1a985b0_0;  alias, 1 drivers
v0x1a5a720_0 .var "wavedrom_enable", 0 0;
v0x1a96ff0_0 .var "wavedrom_title", 511 0;
v0x1a970b0_0 .var "x", 0 0;
E_0x1a697c0/0 .event negedge, v0x1a59580_0;
E_0x1a697c0/1 .event posedge, v0x1a59580_0;
E_0x1a697c0 .event/or E_0x1a697c0/0, E_0x1a697c0/1;
E_0x1a699e0 .event negedge, v0x1a59580_0;
S_0x1a96b90 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0x1a96970;
 .timescale -12 -12;
v0x1a5a140_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a96df0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0x1a96970;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a971e0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1a6b200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
L_0x1a5a320 .functor XOR 1, v0x1a977a0_0, v0x1a978b0_0, C4<0>, C4<0>;
L_0x1a5a610 .functor NOT 1, v0x1a978b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a703f0 .functor AND 1, L_0x1a5a610, v0x1a977a0_0, C4<1>, C4<1>;
L_0x1a62520 .functor NOT 1, v0x1a978b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a99030 .functor OR 1, L_0x1a62520, v0x1a977a0_0, C4<0>, C4<0>;
v0x1a97400_0 .net *"_ivl_2", 0 0, L_0x1a5a610;  1 drivers
v0x1a97500_0 .net *"_ivl_6", 0 0, L_0x1a62520;  1 drivers
v0x1a975e0_0 .net "and_out", 0 0, L_0x1a703f0;  1 drivers
v0x1a976b0_0 .net "clk", 0 0, v0x1a985b0_0;  alias, 1 drivers
v0x1a977a0_0 .var "d1", 0 0;
v0x1a978b0_0 .var "d2", 0 0;
v0x1a97970_0 .var "d3", 0 0;
v0x1a97a30_0 .net "or_out", 0 0, L_0x1a99030;  1 drivers
v0x1a97af0_0 .net "x", 0 0, v0x1a970b0_0;  alias, 1 drivers
v0x1a97c20_0 .net "xor_out", 0 0, L_0x1a5a320;  1 drivers
v0x1a97ce0_0 .var "z", 0 0;
E_0x1a529f0 .event anyedge, v0x1a97c20_0, v0x1a975e0_0, v0x1a97a30_0;
S_0x1a97e20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1a6b200;
 .timescale -12 -12;
E_0x1a78770 .event anyedge, v0x1a98730_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a98730_0;
    %nor/r;
    %assign/vec4 v0x1a98730_0, 0;
    %wait E_0x1a78770;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a96970;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a970b0_0, 0;
    %wait E_0x1a699e0;
    %wait E_0x1a69dc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a970b0_0, 0;
    %wait E_0x1a69dc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a970b0_0, 0;
    %wait E_0x1a69dc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a970b0_0, 0;
    %wait E_0x1a69dc0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a970b0_0, 0;
    %wait E_0x1a69dc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a970b0_0, 0;
    %wait E_0x1a69dc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a970b0_0, 0;
    %wait E_0x1a69dc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a970b0_0, 0;
    %wait E_0x1a69dc0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a970b0_0, 0;
    %wait E_0x1a699e0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a96df0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a697c0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1a970b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1a6f930;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1a59870_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_0x1a6f930;
T_5 ;
    %wait E_0x1a69dc0;
    %load/vec4 v0x1a59870_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1a59b60_0;
    %xor;
    %load/vec4 v0x1a59870_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x1a59b60_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a59870_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x1a59b60_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1a59870_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1a971e0;
T_6 ;
    %wait E_0x1a69dc0;
    %load/vec4 v0x1a977a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1a97af0_0;
    %assign/vec4 v0x1a977a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1a97af0_0;
    %inv;
    %assign/vec4 v0x1a977a0_0, 0;
T_6.1 ;
    %load/vec4 v0x1a978b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1a977a0_0;
    %inv;
    %assign/vec4 v0x1a978b0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1a977a0_0;
    %assign/vec4 v0x1a978b0_0, 0;
T_6.3 ;
    %load/vec4 v0x1a97970_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x1a978b0_0;
    %inv;
    %assign/vec4 v0x1a97970_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x1a978b0_0;
    %assign/vec4 v0x1a97970_0, 0;
T_6.5 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1a971e0;
T_7 ;
    %wait E_0x1a529f0;
    %load/vec4 v0x1a97c20_0;
    %load/vec4 v0x1a975e0_0;
    %xor;
    %load/vec4 v0x1a97a30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a97ce0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a97ce0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1a6b200;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a985b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a98730_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1a6b200;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a985b0_0;
    %inv;
    %store/vec4 v0x1a985b0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1a6b200;
T_10 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a5a430_0, v0x1a98940_0, v0x1a985b0_0, v0x1a98b40_0, v0x1a98c80_0, v0x1a98be0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1a6b200;
T_11 ;
    %load/vec4 v0x1a98650_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1a98650_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a98650_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1a98650_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a98650_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a98650_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a98650_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1a6b200;
T_12 ;
    %wait E_0x1a697c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a98650_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a98650_0, 4, 32;
    %load/vec4 v0x1a98880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1a98650_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a98650_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a98650_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a98650_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1a98c80_0;
    %load/vec4 v0x1a98c80_0;
    %load/vec4 v0x1a98be0_0;
    %xor;
    %load/vec4 v0x1a98c80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1a98650_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a98650_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1a98650_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a98650_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q4/ece241_2014_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/ece241_2014_q4/iter5/response4/top_module.sv";
