###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID c125m-16.EECS.Berkeley.EDU)
#  Generated on:      Sun Dec 13 20:04:28 2020
#  Design:            riscv_top
#  Command:           opt_design -post_route -setup -hold
###############################################################
Path 1: MET (5.835 ps) Hold Check with Pin mem/dcache/STATE_reg[0]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/dcache/STATE_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   72.000 (P)    0.000 (I)
            Arrival:=  -11.873        0.000

               Hold:+    0.838
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   88.965
       Launch Clock:=    0.000
          Data Path:+   94.800
              Slack:=    5.835
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                              |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                        |       | reset |  R   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                        |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y           |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 24.400 |  24.400 | 
     | FE_PHN1706_reset             |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 | 11.800 | 35.600 |  60.000 | 
     | FE_PHN1345_reset             |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y           |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 | 30.400 | 21.100 |  81.100 | 
     | FE_PHN1035_reset             |       |       |  R   | (net)                  |      6 |        |        |         | 
     | mem/dcache/FE_DBTC10_reset/Y |       | A->Y  |  F   | INVx1_ASAP7_75t_SL     |      3 | 28.900 |  5.800 |  86.900 | 
     | mem/dcache/FE_DBTN10_reset   |       |       |  F   | (net)                  |      3 |        |        |         | 
     | mem/dcache/g15862/Y          |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_R   |      1 | 12.600 |  7.900 |  94.800 | 
     | mem/dcache/n_141             |       |       |  R   | (net)                  |      1 |        |        |         | 
     | mem/dcache/STATE_reg[0]/D    |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      1 |  6.800 |  0.000 |  94.800 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                         |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                         |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y         |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 17.800 | -55.073 | 
     | CTS_1                       |       |      |  R   | (net)                  |      6 |        |        |         | 
     | mem/CTS_ccl_a_buf_00121/Y   |       | A->Y |  R   | BUFx2_ASAP7_75t_SRAM   |      1 | 16.500 | 18.600 | -36.473 | 
     | mem/CTS_1                   |       |      |  R   | (net)                  |      1 |        |        |         | 
     | mem/CTS_ccl_a_buf_00096/Y   |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     70 | 13.300 | 24.600 | -11.873 | 
     | mem/CTS_2                   |       |      |  R   | (net)                  |     70 |        |        |         | 
     | mem/dcache/STATE_reg[0]/CLK |       | CLK  |  R   | DFFHQNx1_ASAP7_75t_SL  |     70 | 33.300 |  6.500 | -11.873 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 2: MET (6.386 ps) Hold Check with Pin mem/dcache/STATE_reg[1]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/dcache/STATE_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   71.900 (P)    0.000 (I)
            Arrival:=  -11.973        0.000

               Hold:+    0.687
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   88.714
       Launch Clock:=    0.000
          Data Path:+   95.100
              Slack:=    6.386
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                              |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                        |       | reset |  R   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                        |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y           |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 24.400 |  24.400 | 
     | FE_PHN1706_reset             |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 | 11.800 | 35.600 |  60.000 | 
     | FE_PHN1345_reset             |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y           |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 | 30.400 | 21.100 |  81.100 | 
     | FE_PHN1035_reset             |       |       |  R   | (net)                  |      6 |        |        |         | 
     | mem/dcache/FE_DBTC10_reset/Y |       | A->Y  |  F   | INVx1_ASAP7_75t_SL     |      3 | 28.900 |  5.800 |  86.900 | 
     | mem/dcache/FE_DBTN10_reset   |       |       |  F   | (net)                  |      3 |        |        |         | 
     | mem/dcache/g10592/Y          |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_R   |      1 | 12.600 |  8.200 |  95.100 | 
     | mem/dcache/n_643             |       |       |  R   | (net)                  |      1 |        |        |         | 
     | mem/dcache/STATE_reg[1]/D    |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      1 |  7.500 |  0.000 |  95.100 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                         |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                         |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y         |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 17.800 | -55.073 | 
     | CTS_1                       |       |      |  R   | (net)                  |      6 |        |        |         | 
     | mem/CTS_ccl_a_buf_00121/Y   |       | A->Y |  R   | BUFx2_ASAP7_75t_SRAM   |      1 | 16.500 | 18.600 | -36.473 | 
     | mem/CTS_1                   |       |      |  R   | (net)                  |      1 |        |        |         | 
     | mem/CTS_ccl_a_buf_00096/Y   |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     70 | 13.300 | 24.500 | -11.973 | 
     | mem/CTS_2                   |       |      |  R   | (net)                  |     70 |        |        |         | 
     | mem/dcache/STATE_reg[1]/CLK |       | CLK  |  R   | DFFHQNx1_ASAP7_75t_SL  |     70 | 33.300 |  6.400 | -11.973 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 3: MET (6.673 ps) Hold Check with Pin mem/dcache/STATE_reg[2]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/dcache/STATE_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   72.000 (P)    0.000 (I)
            Arrival:=  -11.873        0.000

               Hold:+    0.600
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   88.727
       Launch Clock:=    0.000
          Data Path:+   95.400
              Slack:=    6.673
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                              |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                        |       | reset |  R   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                        |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y           |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 24.400 |  24.400 | 
     | FE_PHN1706_reset             |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y           |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 | 11.800 | 35.600 |  60.000 | 
     | FE_PHN1345_reset             |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y           |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 | 30.400 | 21.100 |  81.100 | 
     | FE_PHN1035_reset             |       |       |  R   | (net)                  |      6 |        |        |         | 
     | mem/dcache/FE_DBTC10_reset/Y |       | A->Y  |  F   | INVx1_ASAP7_75t_SL     |      3 | 28.900 |  5.800 |  86.900 | 
     | mem/dcache/FE_DBTN10_reset   |       |       |  F   | (net)                  |      3 |        |        |         | 
     | mem/dcache/g10593/Y          |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_R   |      1 | 12.600 |  8.500 |  95.400 | 
     | mem/dcache/n_642             |       |       |  R   | (net)                  |      1 |        |        |         | 
     | mem/dcache/STATE_reg[2]/D    |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      1 |  7.900 |  0.000 |  95.400 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                         |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                         |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y         |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 17.800 | -55.073 | 
     | CTS_1                       |       |      |  R   | (net)                  |      6 |        |        |         | 
     | mem/CTS_ccl_a_buf_00121/Y   |       | A->Y |  R   | BUFx2_ASAP7_75t_SRAM   |      1 | 16.500 | 18.600 | -36.473 | 
     | mem/CTS_1                   |       |      |  R   | (net)                  |      1 |        |        |         | 
     | mem/CTS_ccl_a_buf_00096/Y   |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     70 | 13.300 | 24.600 | -11.873 | 
     | mem/CTS_2                   |       |      |  R   | (net)                  |     70 |        |        |         | 
     | mem/dcache/STATE_reg[2]/CLK |       | CLK  |  R   | DFFHQNx1_ASAP7_75t_SL  |     70 | 33.300 |  6.500 | -11.873 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 4: MET (13.585 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[8]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   94.300 (P)    0.000 (I)
            Arrival:=   10.427        0.000

               Hold:+    7.488
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  117.915
       Launch Clock:=    0.000
          Data Path:+  131.500
              Slack:=   13.585
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                    |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                              |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y                 |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 24.400 |  24.400 | 
     | FE_PHN1706_reset                   |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 | 11.800 | 35.600 |  60.000 | 
     | FE_PHN1345_reset                   |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y                 |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 | 30.400 | 23.800 |  83.800 | 
     | FE_PHN1035_reset                   |       |       |  R   | (net)                  |      6 |        |        |         | 
     | FE_OFC0_reset/Y                    |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 | 29.600 | 22.500 | 106.300 | 
     | FE_OFN0_reset                      |       |       |  R   | (net)                  |     47 |        |        |         | 
     | cpu/stage1/pcreg/g374__5107/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL  |      1 | 96.700 | 17.500 | 123.800 | 
     | cpu/stage1/pcreg/n_6               |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/pcreg/FE_PHC1549_n_6/Y  |       | A->Y  |  F   | BUFx4f_ASAP7_75t_SL    |      1 | 11.300 |  7.700 | 131.500 | 
     | cpu/stage1/pcreg/FE_PHN1549_n_6    |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[8]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  4.000 |  0.000 | 131.500 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 20.600 | -33.973 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      1 | 25.400 | 15.100 | -18.873 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/pcreg/CTS_1                             |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/CTS_cdb_buf_00180/Y               |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |     32 |  8.800 | 29.300 |  10.427 | 
     | cpu/stage1/pcreg/CTS_2                             |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[8]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 31.400 | 10.800 |  10.427 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET (14.554 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[12]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   93.400 (P)    0.000 (I)
            Arrival:=    9.527        0.000

               Hold:+    7.219
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  116.746
       Launch Clock:=    0.000
          Data Path:+  131.300
              Slack:=   14.554
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  R   | (arrival)              |      1 |   4.000 |  0.000 |   0.000 | 
     | reset                               |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1706_reset/Y                  |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 | 24.400 |  24.400 | 
     | FE_PHN1706_reset                    |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1345_reset/Y                  |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  11.800 | 35.600 |  60.000 | 
     | FE_PHN1345_reset                    |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1035_reset/Y                  |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  30.400 | 23.800 |  83.800 | 
     | FE_PHN1035_reset                    |       |       |  R   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  29.600 | 31.200 | 115.000 | 
     | FE_OFN0_reset                       |       |       |  R   | (net)                  |     47 |         |        |         | 
     | cpu/stage1/pcreg/g363__4733/Y       |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL  |      1 | 109.000 | 16.300 | 131.300 | 
     | cpu/stage1/pcreg/n_17               |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/pcreg/register_reg[12]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |   8.800 |  0.000 | 131.300 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 20.600 | -33.973 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      1 | 25.400 | 15.100 | -18.873 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/pcreg/CTS_1                             |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/CTS_cdb_buf_00180/Y               |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |     32 |  8.800 | 28.400 |   9.527 | 
     | cpu/stage1/pcreg/CTS_2                             |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[12]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 31.400 |  9.900 |   9.527 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET (15.085 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[9]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   94.200 (P)    0.000 (I)
            Arrival:=   10.327        0.000

               Hold:+    7.488
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  117.815
       Launch Clock:=    0.000
          Data Path:+  132.900
              Slack:=   15.085
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)              |      1 |   4.000 |  0.000 |   0.000 | 
     | reset                              |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1706_reset/Y                 |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 | 24.400 |  24.400 | 
     | FE_PHN1706_reset                   |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1345_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  11.800 | 35.600 |  60.000 | 
     | FE_PHN1345_reset                   |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1035_reset/Y                 |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  30.400 | 23.800 |  83.800 | 
     | FE_PHN1035_reset                   |       |       |  R   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                    |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  29.600 | 24.700 | 108.500 | 
     | FE_OFN0_reset                      |       |       |  R   | (net)                  |     47 |         |        |         | 
     | cpu/stage1/pcreg/g375__6260/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL  |      1 | 100.500 | 16.900 | 125.400 | 
     | cpu/stage1/pcreg/n_5               |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/pcreg/FE_PHC1546_n_5/Y  |       | A->Y  |  F   | BUFx4f_ASAP7_75t_SL    |      1 |  10.200 |  7.500 | 132.900 | 
     | cpu/stage1/pcreg/FE_PHN1546_n_5    |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/pcreg/register_reg[9]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |   4.000 |  0.000 | 132.900 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 20.600 | -33.973 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      1 | 25.400 | 15.100 | -18.873 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/pcreg/CTS_1                             |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/CTS_cdb_buf_00180/Y               |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |     32 |  8.800 | 29.200 |  10.327 | 
     | cpu/stage1/pcreg/CTS_2                             |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[9]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 31.400 | 10.700 |  10.327 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET (17.385 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[7]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   94.000 (P)    0.000 (I)
            Arrival:=   10.127        0.000

               Hold:+    7.488
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  117.615
       Launch Clock:=    0.000
          Data Path:+  135.000
              Slack:=   17.385
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)              |      1 |   4.000 |  0.000 |   0.000 | 
     | reset                              |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1706_reset/Y                 |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 | 24.400 |  24.400 | 
     | FE_PHN1706_reset                   |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1345_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  11.800 | 35.600 |  60.000 | 
     | FE_PHN1345_reset                   |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1035_reset/Y                 |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  30.400 | 23.800 |  83.800 | 
     | FE_PHN1035_reset                   |       |       |  R   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                    |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  29.600 | 26.000 | 109.800 | 
     | FE_OFN0_reset                      |       |       |  R   | (net)                  |     47 |         |        |         | 
     | cpu/stage1/pcreg/g373__2398/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL  |      1 | 102.500 | 17.600 | 127.400 | 
     | cpu/stage1/pcreg/n_7               |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/pcreg/FE_PHC1548_n_7/Y  |       | A->Y  |  F   | BUFx4f_ASAP7_75t_SL    |      1 |  10.900 |  7.600 | 135.000 | 
     | cpu/stage1/pcreg/FE_PHN1548_n_7    |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/pcreg/register_reg[7]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |   4.000 |  0.000 | 135.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 20.600 | -33.973 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      1 | 25.400 | 15.100 | -18.873 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/pcreg/CTS_1                             |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/CTS_cdb_buf_00180/Y               |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |     32 |  8.800 | 29.000 |  10.127 | 
     | cpu/stage1/pcreg/CTS_2                             |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[7]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 31.400 | 10.500 |  10.127 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET (17.637 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[31]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   83.500 (P)    0.000 (I)
            Arrival:=   -0.373        0.000

               Hold:+    7.136
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  106.763
       Launch Clock:=    0.000
          Data Path:+  124.400
              Slack:=   17.637
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                              |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                        |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                        |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y           |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset             |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y           |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset             |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y           |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset             |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y        |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 38.800 | 123.100 | 
     | cpu/stage3/csr/n_0           |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g178/Y        |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 94.200 |  1.300 | 124.400 | 
     | cpu/stage3/csr/n_17          |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[31]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  9.200 |  0.000 | 124.400 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 21.200 |  -0.373 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[31]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.400 |  2.900 |  -0.373 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET (17.991 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[29]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   83.500 (P)    0.000 (I)
            Arrival:=   -0.373        0.000

               Hold:+    8.782
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.409
       Launch Clock:=    0.000
          Data Path:+  126.400
              Slack:=   17.991
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                              |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                        |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                        |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y           |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset             |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y           |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset             |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y           |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset             |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y        |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 39.900 | 124.200 | 
     | cpu/stage3/csr/n_0           |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g164/Y        |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 94.700 |  2.200 | 126.400 | 
     | cpu/stage3/csr/n_31          |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[29]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 | 16.000 |  0.100 | 126.400 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 21.200 |  -0.373 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[29]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.400 |  2.900 |  -0.373 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET (19.385 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[6]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   94.000 (P)    0.000 (I)
            Arrival:=   10.127        0.000

               Hold:+    7.488
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  117.615
       Launch Clock:=    0.000
          Data Path:+  137.000
              Slack:=   19.385
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)              |      1 |   4.000 |  0.000 |   0.000 | 
     | reset                              |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1706_reset/Y                 |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 | 24.400 |  24.400 | 
     | FE_PHN1706_reset                   |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1345_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  11.800 | 35.600 |  60.000 | 
     | FE_PHN1345_reset                   |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1035_reset/Y                 |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  30.400 | 23.800 |  83.800 | 
     | FE_PHN1035_reset                   |       |       |  R   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                    |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  29.600 | 26.000 | 109.800 | 
     | FE_OFN0_reset                      |       |       |  R   | (net)                  |     47 |         |        |         | 
     | cpu/stage1/pcreg/g372__5477/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL  |      1 | 102.500 | 19.200 | 129.000 | 
     | cpu/stage1/pcreg/n_8               |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/pcreg/FE_PHC1543_n_8/Y  |       | A->Y  |  F   | BUFx4f_ASAP7_75t_SL    |      1 |  12.800 |  8.000 | 137.000 | 
     | cpu/stage1/pcreg/FE_PHN1543_n_8    |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/pcreg/register_reg[6]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |   4.000 |  0.000 | 137.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 20.600 | -33.973 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      1 | 25.400 | 15.100 | -18.873 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/pcreg/CTS_1                             |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/CTS_cdb_buf_00180/Y               |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |     32 |  8.800 | 29.000 |  10.127 | 
     | cpu/stage1/pcreg/CTS_2                             |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[6]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 31.400 | 10.500 |  10.127 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET (20.385 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[11]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   93.700 (P)    0.000 (I)
            Arrival:=    9.827        0.000

               Hold:+    7.488
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  117.315
       Launch Clock:=    0.000
          Data Path:+  137.700
              Slack:=   20.385
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  R   | (arrival)              |      1 |   4.000 |  0.000 |   0.000 | 
     | reset                               |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1706_reset/Y                  |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 | 24.400 |  24.400 | 
     | FE_PHN1706_reset                    |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1345_reset/Y                  |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  11.800 | 35.600 |  60.000 | 
     | FE_PHN1345_reset                    |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1035_reset/Y                  |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  30.400 | 23.800 |  83.800 | 
     | FE_PHN1035_reset                    |       |       |  R   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  29.600 | 27.700 | 111.500 | 
     | FE_OFN0_reset                       |       |       |  R   | (net)                  |     47 |         |        |         | 
     | cpu/stage1/pcreg/g377__8428/Y       |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL  |      1 | 104.900 | 18.300 | 129.800 | 
     | cpu/stage1/pcreg/n_3                |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/pcreg/FE_PHC1544_n_3/Y   |       | A->Y  |  F   | BUFx4f_ASAP7_75t_SL    |      1 |  11.500 |  7.900 | 137.700 | 
     | cpu/stage1/pcreg/FE_PHN1544_n_3     |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/pcreg/register_reg[11]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |   4.000 |  0.100 | 137.700 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 20.600 | -33.973 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      1 | 25.400 | 15.100 | -18.873 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/pcreg/CTS_1                             |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/CTS_cdb_buf_00180/Y               |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |     32 |  8.800 | 28.700 |   9.827 | 
     | cpu/stage1/pcreg/CTS_2                             |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[11]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 31.400 | 10.200 |   9.827 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET (24.703 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[30]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   83.500 (P)    0.000 (I)
            Arrival:=   -0.373        0.000

               Hold:+    7.370
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  106.997
       Launch Clock:=    0.000
          Data Path:+  131.700
              Slack:=   24.703
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |          Timing Point           | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                 |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |---------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                           |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                           |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y              |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y              |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y              |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset                |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y           |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 39.900 | 124.200 | 
     | cpu/stage3/csr/n_0              |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g191/Y           |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 94.700 | -0.100 | 124.100 | 
     | cpu/stage3/csr/n_4              |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1237_n_4/Y |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |      1 |  8.500 |  7.600 | 131.700 | 
     | cpu/stage3/csr/FE_PHN1237_n_4   |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[30]/D    |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  4.000 |  0.000 | 131.700 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 21.200 |  -0.373 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[30]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.400 |  2.900 |  -0.373 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET (25.174 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[27]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   83.500 (P)    0.000 (I)
            Arrival:=   -0.373        0.000

               Hold:+    7.299
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  106.926
       Launch Clock:=    0.000
          Data Path:+  132.100
              Slack:=   25.174
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y               |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y               |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset                 |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 39.900 | 124.200 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g168/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 94.700 | -1.000 | 123.200 | 
     | cpu/stage3/csr/n_27              |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1238_n_27/Y |       | A->Y  |  F   | HB1xp67_ASAP7_75t_SL   |      1 | 13.300 |  8.900 | 132.100 | 
     | cpu/stage3/csr/FE_PHN1238_n_27   |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[27]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  5.600 |  0.000 | 132.100 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 21.200 |  -0.373 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[27]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.400 |  2.900 |  -0.373 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET (25.613 ps) Hold Check with Pin mem/icache/STATE_reg[0]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/icache/STATE_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   76.000 (P)    0.000 (I)
            Arrival:=   -7.873        0.000

               Hold:+    0.860
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   92.987
       Launch Clock:=    0.000
          Data Path:+  118.600
              Slack:=   25.613
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |       Timing Point        | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                           |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |---------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                     |       | reset |  R   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                     |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y        |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 24.400 |  24.400 | 
     | FE_PHN1706_reset          |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y        |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 | 11.800 | 35.600 |  60.000 | 
     | FE_PHN1345_reset          |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y        |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 | 30.400 | 23.800 |  83.800 | 
     | FE_PHN1035_reset          |       |       |  R   | (net)                  |      6 |        |        |         | 
     | FE_OFC0_reset/Y           |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 | 29.600 | 18.500 | 102.300 | 
     | FE_OFN0_reset             |       |       |  R   | (net)                  |     47 |        |        |         | 
     | mem/icache/g6468/Y        |       | A->Y  |  F   | INVx1_ASAP7_75t_SL     |      2 | 86.000 |  5.500 | 107.800 | 
     | mem/icache/n_4            |       |       |  F   | (net)                  |      2 |        |        |         | 
     | mem/icache/g6422/Y        |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_R   |      1 | 24.900 | 10.800 | 118.600 | 
     | mem/icache/n_18           |       |       |  R   | (net)                  |      1 |        |        |         | 
     | mem/icache/STATE_reg[0]/D |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      1 |  6.900 |  0.000 | 118.600 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                         |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                         |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y         |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 17.800 | -55.073 | 
     | CTS_1                       |       |      |  R   | (net)                  |      6 |        |        |         | 
     | mem/CTS_ccl_a_buf_00121/Y   |       | A->Y |  R   | BUFx2_ASAP7_75t_SRAM   |      1 | 16.500 | 18.600 | -36.473 | 
     | mem/CTS_1                   |       |      |  R   | (net)                  |      1 |        |        |         | 
     | mem/CTS_ccl_a_buf_00096/Y   |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     70 | 13.300 | 28.600 |  -7.873 | 
     | mem/CTS_2                   |       |      |  R   | (net)                  |     70 |        |        |         | 
     | mem/icache/STATE_reg[0]/CLK |       | CLK  |  R   | DFFHQNx1_ASAP7_75t_SL  |     70 | 36.600 | 10.500 |  -7.873 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 15: MET (25.764 ps) Hold Check with Pin mem/icache/STATE_reg[2]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) mem/icache/STATE_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   76.000 (P)    0.000 (I)
            Arrival:=   -7.873        0.000

               Hold:+    0.809
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   92.936
       Launch Clock:=    0.000
          Data Path:+  118.700
              Slack:=   25.764
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |       Timing Point        | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                           |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |---------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                     |       | reset |  R   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                     |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y        |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 24.400 |  24.400 | 
     | FE_PHN1706_reset          |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y        |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 | 11.800 | 35.600 |  60.000 | 
     | FE_PHN1345_reset          |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y        |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 | 30.400 | 23.800 |  83.800 | 
     | FE_PHN1035_reset          |       |       |  R   | (net)                  |      6 |        |        |         | 
     | FE_OFC0_reset/Y           |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 | 29.600 | 18.500 | 102.300 | 
     | FE_OFN0_reset             |       |       |  R   | (net)                  |     47 |        |        |         | 
     | mem/icache/g6468/Y        |       | A->Y  |  F   | INVx1_ASAP7_75t_SL     |      2 | 86.000 |  5.500 | 107.800 | 
     | mem/icache/n_4            |       |       |  F   | (net)                  |      2 |        |        |         | 
     | mem/icache/g6423/Y        |       | A->Y  |  R   | NAND2xp5_ASAP7_75t_R   |      1 | 24.900 | 10.900 | 118.700 | 
     | mem/icache/n_17           |       |       |  R   | (net)                  |      1 |        |        |         | 
     | mem/icache/STATE_reg[2]/D |       | D     |  R   | DFFHQNx1_ASAP7_75t_SL  |      1 |  7.100 |  0.000 | 118.700 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                         |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                         |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y         |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 17.800 | -55.073 | 
     | CTS_1                       |       |      |  R   | (net)                  |      6 |        |        |         | 
     | mem/CTS_ccl_a_buf_00121/Y   |       | A->Y |  R   | BUFx2_ASAP7_75t_SRAM   |      1 | 16.500 | 18.600 | -36.473 | 
     | mem/CTS_1                   |       |      |  R   | (net)                  |      1 |        |        |         | 
     | mem/CTS_ccl_a_buf_00096/Y   |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     70 | 13.300 | 28.600 |  -7.873 | 
     | mem/CTS_2                   |       |      |  R   | (net)                  |     70 |        |        |         | 
     | mem/icache/STATE_reg[2]/CLK |       | CLK  |  R   | DFFHQNx1_ASAP7_75t_SL  |     70 | 36.600 | 10.500 |  -7.873 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 16: MET (26.821 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[3]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   82.300 (P)    0.000 (I)
            Arrival:=   -1.573        0.000

               Hold:+    9.752
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.179
       Launch Clock:=    0.000
          Data Path:+  135.000
              Slack:=   26.821
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                       |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                       |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y          |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y          |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y          |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset            |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 49.500 | 133.800 | 
     | cpu/stage3/csr/n_0          |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g193/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.800 |  1.200 | 135.000 | 
     | cpu/stage3/csr/n_2          |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[3]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 | 19.900 |  0.100 | 135.000 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 20.000 |  -1.573 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[3]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.000 |  1.700 |  -1.573 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET (27.185 ps) Hold Check with Pin cpu/stage1/pcreg/register_reg[10]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/stage1/pcreg/register_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   93.600 (P)    0.000 (I)
            Arrival:=    9.727        0.000

               Hold:+    7.488
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  117.215
       Launch Clock:=    0.000
          Data Path:+  144.400
              Slack:=   27.185
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  R   | (arrival)              |      1 |   4.000 |  0.000 |   0.000 | 
     | reset                               |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1706_reset/Y                  |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 | 24.400 |  24.400 | 
     | FE_PHN1706_reset                    |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1345_reset/Y                  |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  11.800 | 35.600 |  60.000 | 
     | FE_PHN1345_reset                    |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1035_reset/Y                  |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  30.400 | 23.800 |  83.800 | 
     | FE_PHN1035_reset                    |       |       |  R   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                     |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  29.600 | 31.000 | 114.800 | 
     | FE_OFN0_reset                       |       |       |  R   | (net)                  |     47 |         |        |         | 
     | cpu/stage1/pcreg/g376__4319/Y       |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL  |      1 | 108.700 | 21.100 | 135.900 | 
     | cpu/stage1/pcreg/n_4                |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/pcreg/FE_PHC1547_n_4/Y   |       | A->Y  |  F   | BUFx4f_ASAP7_75t_SL    |      1 |  14.600 |  8.500 | 144.400 | 
     | cpu/stage1/pcreg/FE_PHN1547_n_4     |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/stage1/pcreg/register_reg[10]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |   4.000 |  0.100 | 144.400 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 20.600 | -33.973 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage1/pcreg/CLKGATE_RC_CG_HIER_INST8/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx1_ASAP7_75t_SRAM  |      1 | 25.400 | 15.100 | -18.873 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/stage1/pcreg/CTS_1                             |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage1/pcreg/CTS_cdb_buf_00180/Y               |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |     32 |  8.800 | 28.600 |   9.727 | 
     | cpu/stage1/pcreg/CTS_2                             |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage1/pcreg/register_reg[10]/CLK              |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 31.400 | 10.100 |   9.727 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET (27.385 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[2]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   82.300 (P)    0.000 (I)
            Arrival:=   -1.573        0.000

               Hold:+    9.088
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  107.515
       Launch Clock:=    0.000
          Data Path:+  134.900
              Slack:=   27.385
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                       |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                       |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y          |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y          |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y          |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset            |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 49.400 | 133.700 | 
     | cpu/stage3/csr/n_0          |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g169/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.800 |  1.200 | 134.900 | 
     | cpu/stage3/csr/n_26         |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[2]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_L   |      1 | 22.100 |  0.100 | 134.900 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 20.000 |  -1.573 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[2]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_L  |     32 | 30.000 |  1.700 |  -1.573 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET (28.685 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[15]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   81.300 (P)    0.000 (I)
            Arrival:=   -2.573        0.000

               Hold:+    7.088
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  104.515
       Launch Clock:=    0.000
          Data Path:+  133.200
              Slack:=   28.685
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                              |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                        |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                        |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y           |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset             |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y           |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset             |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y           |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset             |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y        |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 47.200 | 131.500 | 
     | cpu/stage3/csr/n_0           |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g180/Y        |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.600 |  1.700 | 133.200 | 
     | cpu/stage3/csr/n_15          |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[15]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  9.900 |  0.100 | 133.200 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 19.000 |  -2.573 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[15]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.000 |  0.700 |  -2.573 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET (29.162 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[13]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   81.700 (P)    0.000 (I)
            Arrival:=   -2.173        0.000

               Hold:+    8.711
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  106.538
       Launch Clock:=    0.000
          Data Path:+  135.700
              Slack:=   29.162
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                              |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                        |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                        |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y           |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset             |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y           |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset             |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y           |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset             |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y        |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 49.900 | 134.200 | 
     | cpu/stage3/csr/n_0           |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g188/Y        |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.900 |  1.500 | 135.700 | 
     | cpu/stage3/csr/n_7           |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[13]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 | 16.000 |  0.100 | 135.700 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 19.400 |  -2.173 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[13]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.000 |  1.100 |  -2.173 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET (29.450 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[14]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   81.200 (P)    0.000 (I)
            Arrival:=   -2.673        0.000

               Hold:+    8.323
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  105.650
       Launch Clock:=    0.000
          Data Path:+  135.100
              Slack:=   29.450
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |         Timing Point         | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                              |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                        |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                        |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y           |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset             |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y           |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset             |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y           |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset             |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y        |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 50.100 | 134.400 | 
     | cpu/stage3/csr/n_0           |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g179/Y        |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.900 |  0.700 | 135.100 | 
     | cpu/stage3/csr/n_16          |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[14]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 | 14.600 |  0.000 | 135.100 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 18.900 |  -2.673 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[14]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 29.900 |  0.600 |  -2.673 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET (29.567 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[1]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   81.700 (P)    0.000 (I)
            Arrival:=   -2.173        0.000

               Hold:+   10.106
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  107.933
       Launch Clock:=    0.000
          Data Path:+  137.500
              Slack:=   29.567
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                       |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                       |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y          |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y          |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y          |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset            |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 50.400 | 134.700 | 
     | cpu/stage3/csr/n_0          |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g166/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.900 |  2.800 | 137.500 | 
     | cpu/stage3/csr/n_29         |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[1]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 | 23.600 |  0.200 | 137.500 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 19.400 |  -2.173 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[1]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.000 |  1.100 |  -2.173 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET (29.674 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[0]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   81.700 (P)    0.000 (I)
            Arrival:=   -2.173        0.000

               Hold:+    9.399
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  107.226
       Launch Clock:=    0.000
          Data Path:+  136.900
              Slack:=   29.674
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                       |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                       |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y          |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y          |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y          |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset            |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 50.300 | 134.600 | 
     | cpu/stage3/csr/n_0          |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g165/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.900 |  2.300 | 136.900 | 
     | cpu/stage3/csr/n_30         |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[0]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_L   |      1 | 26.100 |  0.100 | 136.900 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 19.400 |  -2.173 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[0]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_L  |     32 | 30.000 |  1.100 |  -2.173 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET (30.411 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[6]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   82.300 (P)    0.000 (I)
            Arrival:=   -1.573        0.000

               Hold:+    9.062
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  107.489
       Launch Clock:=    0.000
          Data Path:+  137.900
              Slack:=   30.411
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                       |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                       |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y          |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y          |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y          |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset            |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 50.800 | 135.100 | 
     | cpu/stage3/csr/n_0          |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g171/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.900 |  2.800 | 137.900 | 
     | cpu/stage3/csr/n_24         |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[6]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_L   |      1 | 18.400 |  0.200 | 137.900 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 20.000 |  -1.573 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[6]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_L  |     32 | 30.000 |  1.700 |  -1.573 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET (30.518 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[28]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   83.600 (P)    0.000 (I)
            Arrival:=   -0.273        0.000

               Hold:+    7.255
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  106.982
       Launch Clock:=    0.000
          Data Path:+  137.500
              Slack:=   30.518
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |          Timing Point           | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                 |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |---------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                           |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                           |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y              |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y              |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y              |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset                |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y           |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 39.900 | 124.200 | 
     | cpu/stage3/csr/n_0              |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g190/Y           |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 94.700 |  0.800 | 125.000 | 
     | cpu/stage3/csr/n_5              |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1235_n_5/Y |       | A->Y  |  F   | HB2xp67_ASAP7_75t_SL   |      1 |  9.900 | 12.500 | 137.500 | 
     | cpu/stage3/csr/FE_PHN1235_n_5   |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[28]/D    |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  6.600 |  0.000 | 137.500 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 21.300 |  -0.273 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[28]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.400 |  3.000 |  -0.273 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET (31.231 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[24]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   83.300 (P)    0.000 (I)
            Arrival:=   -0.573        0.000

               Hold:+    7.242
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  106.669
       Launch Clock:=    0.000
          Data Path:+  137.900
              Slack:=   31.231
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |          Timing Point           | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                 |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |---------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                           |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                           |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y              |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y              |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y              |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset                |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y           |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 41.800 | 126.100 | 
     | cpu/stage3/csr/n_0              |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g186/Y           |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 95.800 | -0.700 | 125.400 | 
     | cpu/stage3/csr/FE_PHN1233_n_9   |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1233_n_9/Y |       | A->Y  |  F   | HB2xp67_ASAP7_75t_SL   |      1 |  8.600 | 12.500 | 137.900 | 
     | cpu/stage3/csr/n_9              |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[24]/D    |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  6.900 |  0.000 | 137.900 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 21.000 |  -0.573 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[24]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.400 |  2.700 |  -0.573 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET (31.327 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[26]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   83.300 (P)    0.000 (I)
            Arrival:=   -0.573        0.000

               Hold:+    7.246
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  106.673
       Launch Clock:=    0.000
          Data Path:+  138.000
              Slack:=   31.327
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |          Timing Point           | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                 |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |---------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                           |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                           |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y              |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y              |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y              |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset                |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y           |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 40.000 | 124.300 | 
     | cpu/stage3/csr/n_0              |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g189/Y           |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 94.900 |  0.300 | 124.600 | 
     | cpu/stage3/csr/n_6              |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1234_n_6/Y |       | A->Y  |  F   | HB2xp67_ASAP7_75t_SL   |      1 | 13.700 | 13.400 | 138.000 | 
     | cpu/stage3/csr/FE_PHN1234_n_6   |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[26]/D    |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  6.700 |  0.000 | 138.000 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 21.000 |  -0.573 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[26]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.400 |  2.700 |  -0.573 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET (31.793 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[5]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   82.300 (P)    0.000 (I)
            Arrival:=   -1.573        0.000

               Hold:+    9.080
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  107.507
       Launch Clock:=    0.000
          Data Path:+  139.300
              Slack:=   31.793
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                       |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                       |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y          |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y          |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y          |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset            |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 50.700 | 135.000 | 
     | cpu/stage3/csr/n_0          |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g194/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.900 |  4.300 | 139.300 | 
     | cpu/stage3/csr/n_1          |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[5]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_L   |      1 | 22.100 |  0.400 | 139.300 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 20.000 |  -1.573 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[5]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_L  |     32 | 30.000 |  1.700 |  -1.573 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET (31.823 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[4]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   82.200 (P)    0.000 (I)
            Arrival:=   -1.673        0.000

               Hold:+    9.050
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  107.377
       Launch Clock:=    0.000
          Data Path:+  139.200
              Slack:=   31.823
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                       |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                       |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y          |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y          |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y          |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset            |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y       |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 50.700 | 135.000 | 
     | cpu/stage3/csr/n_0          |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g170/Y       |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.900 |  4.200 | 139.200 | 
     | cpu/stage3/csr/n_25         |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[4]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_L   |      1 | 21.600 |  0.400 | 139.200 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 19.900 |  -1.673 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[4]/CLK                      |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_L  |     32 | 30.000 |  1.600 |  -1.673 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET (33.818 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[25]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   83.100 (P)    0.000 (I)
            Arrival:=   -0.773        0.000

               Hold:+    7.255
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  106.482
       Launch Clock:=    0.000
          Data Path:+  140.300
              Slack:=   33.818
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y               |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y               |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset                 |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 43.200 | 127.500 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g167/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 96.500 |  0.100 | 127.600 | 
     | cpu/stage3/csr/n_28              |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1236_n_28/Y |       | A->Y  |  F   | HB2xp67_ASAP7_75t_SL   |      1 | 11.100 | 12.700 | 140.300 | 
     | cpu/stage3/csr/FE_PHN1236_n_28   |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[25]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  6.500 |  0.000 | 140.300 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 20.800 |  -0.773 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[25]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.400 |  2.500 |  -0.773 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET (35.296 ps) Hold Check with Pin mem/icache/STATE_reg[1]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) mem/icache/STATE_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   75.900 (P)    0.000 (I)
            Arrival:=   -7.973        0.000

               Hold:+    8.577
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  100.604
       Launch Clock:=    0.000
          Data Path:+  135.900
              Slack:=   35.296
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |       Timing Point        | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                           |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |---------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                     |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                     |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y        |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset          |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y        |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset          |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y        |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 24.000 |  90.400 | 
     | FE_PHN1035_reset          |       |       |  F   | (net)                  |      6 |        |        |         | 
     | FE_OFC0_reset/Y           |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 | 26.800 | 18.800 | 109.200 | 
     | FE_OFN0_reset             |       |       |  F   | (net)                  |     47 |        |        |         | 
     | mem/icache/g6425/Y        |       | A->Y  |  F   | OR2x2_ASAP7_75t_SRAM   |      1 | 75.100 | 26.700 | 135.900 | 
     | mem/icache/n_15           |       |       |  F   | (net)                  |      1 |        |        |         | 
     | mem/icache/STATE_reg[1]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_L   |      1 |  4.700 |  0.000 | 135.900 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |        Timing Point         | Flags |  Arc | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                             |       |      |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------+-------+------+------+------------------------+--------+--------+--------+---------| 
     | clk                         |       | clk  |  R   | (arrival)              |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                         |       |      |  R   | (net)                  |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y         |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM  |      6 | 25.200 | 17.800 | -55.073 | 
     | CTS_1                       |       |      |  R   | (net)                  |      6 |        |        |         | 
     | mem/CTS_ccl_a_buf_00121/Y   |       | A->Y |  R   | BUFx2_ASAP7_75t_SRAM   |      1 | 16.500 | 18.600 | -36.473 | 
     | mem/CTS_1                   |       |      |  R   | (net)                  |      1 |        |        |         | 
     | mem/CTS_ccl_a_buf_00096/Y   |       | A->Y |  R   | BUFx12f_ASAP7_75t_SRAM |     70 | 13.300 | 28.500 |  -7.973 | 
     | mem/CTS_2                   |       |      |  R   | (net)                  |     70 |        |        |         | 
     | mem/icache/STATE_reg[1]/CLK |       | CLK  |  R   | DFFHQNx1_ASAP7_75t_L   |     70 | 36.600 | 10.400 |  -7.973 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 32: MET (41.991 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[23]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   82.800 (P)    0.000 (I)
            Arrival:=   -1.073        0.000

               Hold:+    7.182
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  106.109
       Launch Clock:=    0.000
          Data Path:+  148.100
              Slack:=   41.991
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y               |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y               |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset                 |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 44.400 | 128.700 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g176/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 96.800 |  0.800 | 129.500 | 
     | cpu/stage3/csr/n_19              |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1205_n_19/Y |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SL   |      1 | 15.400 | 18.600 | 148.100 | 
     | cpu/stage3/csr/FE_PHN1205_n_19   |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[23]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  8.100 |  0.000 | 148.100 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 20.500 |  -1.073 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[23]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.300 |  2.200 |  -1.073 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET (45.575 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[0]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   87.900 (P)    0.000 (I)
            Arrival:=    4.027        0.000

               Hold:+    9.398
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  113.425
       Launch Clock:=    0.000
          Data Path:+  159.000
              Slack:=   45.575
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)              |      1 |   4.000 |  0.000 |   0.000 | 
     | reset                              |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1706_reset/Y                 |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 | 24.400 |  24.400 | 
     | FE_PHN1706_reset                   |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1345_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  11.800 | 35.600 |  60.000 | 
     | FE_PHN1345_reset                   |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1035_reset/Y                 |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  30.400 | 23.800 |  83.800 | 
     | FE_PHN1035_reset                   |       |       |  R   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                    |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  29.600 | 58.400 | 142.200 | 
     | FE_OFN0_reset                      |       |       |  R   | (net)                  |     47 |         |        |         | 
     | cpu/s2_to_s3_alu/g449__2398/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL  |      1 | 126.000 | 16.800 | 159.000 | 
     | cpu/s2_to_s3_alu/n_2               |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/register_reg[0]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_L   |      1 |  26.300 |  0.000 | 159.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 21.200 | -51.673 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 22.800 | 32.100 | -19.573 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 32.000 | 23.600 |   4.027 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[0]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_L  |     32 | 34.200 |  3.500 |   4.027 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET (46.735 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[4]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   87.600 (P)    0.000 (I)
            Arrival:=    3.727        0.000

               Hold:+   10.838
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  114.565
       Launch Clock:=    0.000
          Data Path:+  161.300
              Slack:=   46.735
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                              |       | reset |  R   | (arrival)              |      1 |   4.000 |  0.000 |   0.000 | 
     | reset                              |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1706_reset/Y                 |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 | 24.400 |  24.400 | 
     | FE_PHN1706_reset                   |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1345_reset/Y                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  11.800 | 35.600 |  60.000 | 
     | FE_PHN1345_reset                   |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1035_reset/Y                 |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  30.400 | 23.800 |  83.800 | 
     | FE_PHN1035_reset                   |       |       |  R   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                    |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  29.600 | 59.600 | 143.400 | 
     | FE_OFN0_reset                      |       |       |  R   | (net)                  |     47 |         |        |         | 
     | cpu/s2_to_s3_alu/g435__6131/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL  |      1 | 125.900 | 17.900 | 161.300 | 
     | cpu/s2_to_s3_alu/n_16              |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/register_reg[4]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  20.800 |  0.000 | 161.300 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 21.200 | -51.673 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 22.800 | 32.100 | -19.573 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 32.000 | 23.300 |   3.727 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[4]/CLK               |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 34.200 |  3.200 |   3.727 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET (49.979 ps) Clock Gating Hold Check with Pin cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/CLK->ENA
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (R) cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_INST/ENA
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   62.300 (P)    0.000 (I)
            Arrival:=  -21.573        0.000

  Clock Gating Hold:+   -6.306
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=   72.121
       Launch Clock:=    0.000
          Data Path:+  122.100
              Slack:=   49.979
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                                              |       | reset |  R   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                                              |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y                                 |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 24.400 |  24.400 | 
     | FE_PHN1706_reset                                   |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y                                 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 | 11.800 | 35.600 |  60.000 | 
     | FE_PHN1345_reset                                   |       |       |  R   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y                                 |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 | 30.400 | 22.700 |  82.700 | 
     | FE_PHN1035_reset                                   |       |       |  R   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g195/Y                              |       | A->Y  |  R   | OR2x2_ASAP7_75t_SL     |      1 | 29.400 | 13.600 |  96.300 | 
     | cpu/stage3/csr/n_33                                |       |       |  R   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/FE_PHC104 |       | A->Y  |  R   | HB4xp67_ASAP7_75t_R    |      1 |  8.200 | 25.800 | 122.100 | 
     | 3_n_33/Y                                           |       |       |      |                        |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/FE_PHN104 |       |       |  R   | (net)                  |      1 |        |        |         | 
     | 3_n_33                                             |       |       |      |                        |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | ENA   |  R   | ICGx3_ASAP7_75t_SL     |      1 |  9.400 |  0.000 | 122.100 | 
     | NST/ENA                                            |       |       |      |                        |        |        |        |         | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |  Arc | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |      |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk  |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |      |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |      |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |      |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |      |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |      |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK  |  R   | ICGx3_ASAP7_75t_SL    |      1 | 12.200 |  1.200 | -21.573 | 
     | NST/CLK                                            |       |      |      |                       |        |        |        |         | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET (50.353 ps) Hold Check with Pin cpu/s1_to_s2_pc/register_reg[1]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/s1_to_s2_pc/register_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   84.900 (P)    0.000 (I)
            Arrival:=    1.027        0.000

               Hold:+    7.620
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  108.647
       Launch Clock:=    0.000
          Data Path:+  159.000
              Slack:=   50.353
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point            | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                   |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |-----------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                             |       | reset |  R   | (arrival)              |      1 |   4.000 |  0.000 |   0.000 | 
     | reset                             |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1706_reset/Y                |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 | 24.400 |  24.400 | 
     | FE_PHN1706_reset                  |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1345_reset/Y                |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  11.800 | 35.600 |  60.000 | 
     | FE_PHN1345_reset                  |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1035_reset/Y                |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  30.400 | 23.800 |  83.800 | 
     | FE_PHN1035_reset                  |       |       |  R   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                   |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  29.600 | 57.900 | 141.700 | 
     | FE_OFN0_reset                     |       |       |  R   | (net)                  |     47 |         |        |         | 
     | cpu/s1_to_s2_pc/g448__8246/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL  |      1 | 126.000 | 17.300 | 159.000 | 
     | cpu/s1_to_s2_pc/n_3               |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/s1_to_s2_pc/register_reg[1]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |   8.800 |  0.000 | 159.000 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 21.200 | -51.673 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 22.800 | 30.700 | -20.973 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 31.800 | 22.000 |   1.027 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/s1_to_s2_pc/CLKGATE_rc_gclk                    |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/s1_to_s2_pc/register_reg[1]/CLK                |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 37.500 |  3.000 |   1.027 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET (50.870 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[20]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   82.300 (P)    0.000 (I)
            Arrival:=   -1.573        0.000

               Hold:+    7.103
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  105.530
       Launch Clock:=    0.000
          Data Path:+  156.400
              Slack:=   50.870
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y               |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y               |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset                 |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 46.700 | 131.000 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g184/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.400 |  2.000 | 133.000 | 
     | cpu/stage3/csr/n_11              |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1229_n_11/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_SL   |      1 | 10.100 | 23.400 | 156.400 | 
     | cpu/stage3/csr/FE_PHN1229_n_11   |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[20]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  9.800 |  0.000 | 156.400 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 20.000 |  -1.573 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[20]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.200 |  1.700 |  -1.573 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET (50.972 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[18]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   81.900 (P)    0.000 (I)
            Arrival:=   -1.973        0.000

               Hold:+    7.101
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  105.128
       Launch Clock:=    0.000
          Data Path:+  156.100
              Slack:=   50.972
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y               |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y               |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset                 |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 47.200 | 131.500 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g182/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.600 |  1.400 | 132.900 | 
     | cpu/stage3/csr/n_13              |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1231_n_13/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_SL   |      1 |  9.600 | 23.200 | 156.100 | 
     | cpu/stage3/csr/FE_PHN1231_n_13   |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[18]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  9.700 |  0.000 | 156.100 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 19.600 |  -1.973 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[18]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.100 |  1.300 |  -1.973 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET (51.077 ps) Hold Check with Pin cpu/s1_to_s2_pc/register_reg[0]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (R) reset
              Clock:
           Endpoint: (F) cpu/s1_to_s2_pc/register_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   85.000 (P)    0.000 (I)
            Arrival:=    1.127        0.000

               Hold:+   10.196
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  111.323
       Launch Clock:=    0.000
          Data Path:+  162.400
              Slack:=   51.077
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point            | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                   |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |-----------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                             |       | reset |  R   | (arrival)              |      1 |   4.000 |  0.000 |   0.000 | 
     | reset                             |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1706_reset/Y                |       | A->Y  |  R   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 | 24.400 |  24.400 | 
     | FE_PHN1706_reset                  |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1345_reset/Y                |       | A->Y  |  R   | HB4xp67_ASAP7_75t_L    |      1 |  11.800 | 35.600 |  60.000 | 
     | FE_PHN1345_reset                  |       |       |  R   | (net)                  |      1 |         |        |         | 
     | FE_PHC1035_reset/Y                |       | A->Y  |  R   | BUFx2_ASAP7_75t_L      |      6 |  30.400 | 23.800 |  83.800 | 
     | FE_PHN1035_reset                  |       |       |  R   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                   |       | A->Y  |  R   | BUFx2_ASAP7_75t_SL     |     47 |  29.600 | 57.300 | 141.100 | 
     | FE_OFN0_reset                     |       |       |  R   | (net)                  |     47 |         |        |         | 
     | cpu/s1_to_s2_pc/g449__7098/Y      |       | A->Y  |  F   | NOR2xp33_ASAP7_75t_SL  |      1 | 126.000 | 21.300 | 162.400 | 
     | cpu/s1_to_s2_pc/n_2               |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/s1_to_s2_pc/register_reg[0]/D |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  16.400 |  0.100 | 162.400 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 21.200 | -51.673 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 22.800 | 30.700 | -20.973 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s1_to_s2_pc/CLKGATE_RC_CG_HIER_INST2/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 31.800 | 22.100 |   1.127 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/s1_to_s2_pc/CLKGATE_rc_gclk                    |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/s1_to_s2_pc/register_reg[0]/CLK                |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 37.500 |  3.100 |   1.127 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET (51.519 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[22]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   82.700 (P)    0.000 (I)
            Arrival:=   -1.173        0.000

               Hold:+    7.154
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  105.981
       Launch Clock:=    0.000
          Data Path:+  157.500
              Slack:=   51.519
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y               |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y               |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset                 |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 45.300 | 129.600 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g185/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.000 |  0.800 | 130.400 | 
     | cpu/stage3/csr/n_10              |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1227_n_10/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  9.500 | 27.100 | 157.500 | 
     | cpu/stage3/csr/FE_PHN1227_n_10   |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[22]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 | 10.100 |  0.000 | 157.500 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 20.400 |  -1.173 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[22]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.300 |  2.100 |  -1.173 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET (51.851 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[21]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   82.300 (P)    0.000 (I)
            Arrival:=   -1.573        0.000

               Hold:+    7.122
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  105.549
       Launch Clock:=    0.000
          Data Path:+  157.400
              Slack:=   51.851
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y               |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y               |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset                 |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 46.000 | 130.300 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g175/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.200 |  2.500 | 132.800 | 
     | cpu/stage3/csr/n_20              |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1232_n_20/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_SL   |      1 | 16.300 | 24.600 | 157.400 | 
     | cpu/stage3/csr/FE_PHN1232_n_20   |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[21]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 | 10.000 |  0.000 | 157.400 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 20.000 |  -1.573 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[21]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.200 |  1.700 |  -1.573 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET (51.980 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[19]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   81.900 (P)    0.000 (I)
            Arrival:=   -1.973        0.000

               Hold:+    7.093
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  105.120
       Launch Clock:=    0.000
          Data Path:+  157.100
              Slack:=   51.980
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y               |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y               |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset                 |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 47.800 | 132.100 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g183/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.700 |  1.600 | 133.700 | 
     | cpu/stage3/csr/n_12              |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1230_n_12/Y |       | A->Y  |  F   | HB4xp67_ASAP7_75t_SL   |      1 |  9.800 | 23.400 | 157.100 | 
     | cpu/stage3/csr/FE_PHN1230_n_12   |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[19]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  9.800 |  0.000 | 157.100 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 19.600 |  -1.973 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[19]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.100 |  1.300 |  -1.973 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET (52.215 ps) Hold Check with Pin cpu/s1_to_s2_inst/register_reg[0]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s1_to_s2_inst/register_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   88.100 (P)    0.000 (I)
            Arrival:=    4.227        0.000

               Hold:+    8.458
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  112.685
       Launch Clock:=    0.000
          Data Path:+  164.900
              Slack:=   52.215
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  F   | (arrival)              |      1 |   4.000 |  0.000 |   0.000 | 
     | reset                               |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC1706_reset/Y                  |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                    |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC1345_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                    |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC1035_reset/Y                  |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  27.100 | 24.000 |  90.400 | 
     | FE_PHN1035_reset                    |       |       |  F   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                     |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  26.800 | 57.700 | 148.100 | 
     | FE_OFN0_reset                       |       |       |  F   | (net)                  |     47 |         |        |         | 
     | cpu/s1_to_s2_inst/g352__3680/Y      |       | A->Y  |  F   | OR2x2_ASAP7_75t_SL     |      1 | 118.000 | 16.800 | 164.900 | 
     | cpu/s1_to_s2_inst/n_3               |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/s1_to_s2_inst/register_reg[0]/D |       | D     |  F   | DFFHQx4_ASAP7_75t_SL   |      1 |   4.300 |  0.000 | 164.900 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 21.200 | -51.673 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 22.800 | 34.500 | -17.173 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 33.500 | 21.400 |   4.227 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s1_to_s2_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/s1_to_s2_inst/register_reg[0]/CLK              |       | CLK       |  R   | DFFHQx4_ASAP7_75t_SL  |     32 | 32.400 |  2.000 |   4.227 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET (52.298 ps) Hold Check with Pin cpu/s2_to_s3_alu/register_reg[1]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s2_to_s3_alu/register_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   87.900 (P)    0.000 (I)
            Arrival:=    4.027        0.000

               Hold:+    8.375
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  112.402
       Launch Clock:=    0.000
          Data Path:+  164.700
              Slack:=   52.298
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                    |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                              |       | reset |  F   | (arrival)              |      1 |   4.000 |  0.000 |   0.000 | 
     | reset                              |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC1706_reset/Y                 |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC1345_reset/Y                 |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                   |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC1035_reset/Y                 |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  27.100 | 24.000 |  90.400 | 
     | FE_PHN1035_reset                   |       |       |  F   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                    |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  26.800 | 57.600 | 148.000 | 
     | FE_OFN0_reset                      |       |       |  F   | (net)                  |     47 |         |        |         | 
     | cpu/s2_to_s3_alu/g448__5477/Y      |       | A->Y  |  F   | OR2x2_ASAP7_75t_SL     |      1 | 118.000 | 16.700 | 164.700 | 
     | cpu/s2_to_s3_alu/n_3               |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/s2_to_s3_alu/register_reg[1]/D |       | D     |  F   | DFFHQx4_ASAP7_75t_SL   |      1 |   6.500 |  0.000 | 164.700 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 21.200 | -51.673 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 22.800 | 32.100 | -19.573 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_RC_CG_HIER_INST5/RC_CGIC_ |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 32.000 | 23.600 |   4.027 | 
     | INST/GCLK                                          |       |           |      |                       |        |        |        |         | 
     | cpu/s2_to_s3_alu/CLKGATE_rc_gclk                   |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/s2_to_s3_alu/register_reg[1]/CLK               |       | CLK       |  R   | DFFHQx4_ASAP7_75t_SL  |     32 | 34.200 |  3.500 |   4.027 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET (52.315 ps) Hold Check with Pin cpu/s1_to_s2_inst/register_reg[1]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s1_to_s2_inst/register_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   88.000 (P)    0.000 (I)
            Arrival:=    4.127        0.000

               Hold:+    8.458
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  112.585
       Launch Clock:=    0.000
          Data Path:+  164.900
              Slack:=   52.315
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  F   | (arrival)              |      1 |   4.000 |  0.000 |   0.000 | 
     | reset                               |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC1706_reset/Y                  |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                    |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC1345_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                    |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC1035_reset/Y                  |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  27.100 | 24.000 |  90.400 | 
     | FE_PHN1035_reset                    |       |       |  F   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                     |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  26.800 | 57.700 | 148.100 | 
     | FE_OFN0_reset                       |       |       |  F   | (net)                  |     47 |         |        |         | 
     | cpu/s1_to_s2_inst/g353__1617/Y      |       | A->Y  |  F   | OR2x2_ASAP7_75t_SL     |      1 | 118.000 | 16.800 | 164.900 | 
     | cpu/s1_to_s2_inst/n_2               |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/s1_to_s2_inst/register_reg[1]/D |       | D     |  F   | DFFHQx4_ASAP7_75t_SL   |      1 |   4.300 |  0.000 | 164.900 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 21.200 | -51.673 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 22.800 | 34.500 | -17.173 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 33.500 | 21.300 |   4.127 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s1_to_s2_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/s1_to_s2_inst/register_reg[1]/CLK              |       | CLK       |  R   | DFFHQx4_ASAP7_75t_SL  |     32 | 32.400 |  1.900 |   4.127 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET (52.426 ps) Hold Check with Pin cpu/s1_to_s2_inst/register_reg[4]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/s1_to_s2_inst/register_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   88.000 (P)    0.000 (I)
            Arrival:=    4.127        0.000

               Hold:+    8.447
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  112.574
       Launch Clock:=    0.000
          Data Path:+  165.000
              Slack:=   52.426
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point             | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans  |  Delay | Arrival | 
     |                                     |       |       |      |                        |        |  (ps)   |  (ps)  |  (ps)   | 
     |-------------------------------------+-------+-------+------+------------------------+--------+---------+--------+---------| 
     | reset                               |       | reset |  F   | (arrival)              |      1 |   4.000 |  0.000 |   0.000 | 
     | reset                               |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC1706_reset/Y                  |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |   4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                    |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC1345_reset/Y                  |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 |  11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                    |       |       |  F   | (net)                  |      1 |         |        |         | 
     | FE_PHC1035_reset/Y                  |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 |  27.100 | 24.000 |  90.400 | 
     | FE_PHN1035_reset                    |       |       |  F   | (net)                  |      6 |         |        |         | 
     | FE_OFC0_reset/Y                     |       | A->Y  |  F   | BUFx2_ASAP7_75t_SL     |     47 |  26.800 | 57.600 | 148.000 | 
     | FE_OFN0_reset                       |       |       |  F   | (net)                  |     47 |         |        |         | 
     | cpu/s1_to_s2_inst/g354__2802/Y      |       | A->Y  |  F   | OR2x2_ASAP7_75t_SL     |      1 | 118.000 | 17.000 | 165.000 | 
     | cpu/s1_to_s2_inst/n_1               |       |       |  F   | (net)                  |      1 |         |        |         | 
     | cpu/s1_to_s2_inst/register_reg[4]/D |       | D     |  F   | DFFHQx4_ASAP7_75t_SL   |      1 |   4.400 |  0.100 | 165.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 21.200 | -51.673 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00116/Y                          |       | A->Y      |  R   | BUFx5_ASAP7_75t_SRAM  |      8 | 22.800 | 34.500 | -17.173 | 
     | cpu/CTS_2                                          |       |           |  R   | (net)                 |      8 |        |        |         | 
     | cpu/s1_to_s2_inst/CLKGATE_RC_CG_HIER_INST1/RC_CGIC |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 33.500 | 21.300 |   4.127 | 
     | _INST/GCLK                                         |       |           |      |                       |        |        |        |         | 
     | cpu/s1_to_s2_inst/CLKGATE_rc_gclk                  |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/s1_to_s2_inst/register_reg[4]/CLK              |       | CLK       |  R   | DFFHQx4_ASAP7_75t_SL  |     32 | 32.400 |  1.900 |   4.127 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET (54.253 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[17]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   81.800 (P)    0.000 (I)
            Arrival:=   -2.073        0.000

               Hold:+    7.120
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  105.047
       Launch Clock:=    0.000
          Data Path:+  159.300
              Slack:=   54.253
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y               |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y               |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset                 |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 48.400 | 132.700 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g174/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.800 |  1.200 | 133.900 | 
     | cpu/stage3/csr/n_21              |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1228_n_21/Y |       | A->Y  |  F   | HB3xp67_ASAP7_75t_R    |      1 | 15.200 | 25.400 | 159.300 | 
     | cpu/stage3/csr/FE_PHN1228_n_21   |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[17]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  9.000 |  0.000 | 159.300 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 19.500 |  -2.073 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[17]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.000 |  1.200 |  -2.073 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET (54.353 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[10]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   81.700 (P)    0.000 (I)
            Arrival:=   -2.173        0.000

               Hold:+    7.120
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  104.947
       Launch Clock:=    0.000
          Data Path:+  159.300
              Slack:=   54.353
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y               |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y               |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset                 |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 50.200 | 134.500 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g177/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.900 |  0.900 | 135.400 | 
     | cpu/stage3/csr/n_18              |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1225_n_18/Y |       | A->Y  |  F   | HB3xp67_ASAP7_75t_R    |      1 |  9.500 | 23.900 | 159.300 | 
     | cpu/stage3/csr/FE_PHN1225_n_18   |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[10]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  9.000 |  0.000 | 159.300 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 19.400 |  -2.173 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[10]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.000 |  1.100 |  -2.173 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET (54.360 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[12]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   81.400 (P)    0.000 (I)
            Arrival:=   -2.473        0.000

               Hold:+    7.113
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  104.640
       Launch Clock:=    0.000
          Data Path:+  159.000
              Slack:=   54.360
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y               |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y               |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset                 |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 50.200 | 134.500 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g163/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.900 |  0.700 | 135.200 | 
     | cpu/stage3/csr/n_32              |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1222_n_32/Y |       | A->Y  |  F   | HB3xp67_ASAP7_75t_R    |      1 |  9.300 | 23.800 | 159.000 | 
     | cpu/stage3/csr/FE_PHN1222_n_32   |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[12]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  9.000 |  0.000 | 159.000 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 19.100 |  -2.473 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[12]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 29.900 |  0.800 |  -2.473 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET (54.553 ps) Hold Check with Pin cpu/stage3/csr/csr_reg[16]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: default
         Startpoint: (F) reset
              Clock:
           Endpoint: (F) cpu/stage3/csr/csr_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -83.873        0.000
        Net Latency:+   81.300 (P)    0.000 (I)
            Arrival:=   -2.573        0.000

               Hold:+    7.120
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  104.547
       Launch Clock:=    0.000
          Data Path:+  159.100
              Slack:=   54.553
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |           Timing Point           | Flags |  Arc  | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                  |       |       |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------+-------+-------+------+------------------------+--------+--------+--------+---------| 
     | reset                            |       | reset |  F   | (arrival)              |      1 |  4.000 |  0.000 |   0.000 | 
     | reset                            |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1706_reset/Y               |       | A->Y  |  F   | HB3xp67_ASAP7_75t_SRAM |      1 |  4.000 | 27.900 |  27.900 | 
     | FE_PHN1706_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1345_reset/Y               |       | A->Y  |  F   | HB4xp67_ASAP7_75t_L    |      1 | 11.500 | 38.500 |  66.400 | 
     | FE_PHN1345_reset                 |       |       |  F   | (net)                  |      1 |        |        |         | 
     | FE_PHC1035_reset/Y               |       | A->Y  |  F   | BUFx2_ASAP7_75t_L      |      6 | 27.100 | 17.900 |  84.300 | 
     | FE_PHN1035_reset                 |       |       |  F   | (net)                  |      6 |        |        |         | 
     | cpu/stage3/csr/g196/Y            |       | A->Y  |  R   | INVx1_ASAP7_75t_L      |     32 | 23.200 | 50.000 | 134.300 | 
     | cpu/stage3/csr/n_0               |       |       |  R   | (net)                  |     32 |        |        |         | 
     | cpu/stage3/csr/g181/Y            |       | A->Y  |  F   | NAND2xp5_ASAP7_75t_SL  |      1 | 97.900 |  0.900 | 135.200 | 
     | cpu/stage3/csr/n_14              |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/FE_PHC1221_n_14/Y |       | A->Y  |  F   | HB3xp67_ASAP7_75t_R    |      1 |  9.300 | 23.900 | 159.100 | 
     | cpu/stage3/csr/FE_PHN1221_n_14   |       |       |  F   | (net)                  |      1 |        |        |         | 
     | cpu/stage3/csr/csr_reg[16]/D     |       | D     |  F   | DFFHQNx1_ASAP7_75t_SL  |      1 |  9.000 |  0.000 | 159.100 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Timing Point                    | Flags |    Arc    | Edge |         Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                                    |       |           |      |                       |        |  (ps)  |  (ps)  |  (ps)   | 
     |----------------------------------------------------+-------+-----------+------+-----------------------+--------+--------+--------+---------| 
     | clk                                                |       | clk       |  R   | (arrival)             |      2 |  4.100 | 11.000 | -72.873 | 
     | clk                                                |       |           |  R   | (net)                 |      2 |        |        |         | 
     | CTS_ccl_buf_00125/Y                                |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      6 | 25.200 | 18.300 | -54.573 | 
     | CTS_1                                              |       |           |  R   | (net)                 |      6 |        |        |         | 
     | cpu/CTS_ccl_a_buf_00114/Y                          |       | A->Y      |  R   | BUFx6f_ASAP7_75t_SRAM |      3 | 16.600 | 15.300 | -39.273 | 
     | cpu/CTS_1                                          |       |           |  R   | (net)                 |      3 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_cdb_b |       | A->Y      |  R   | BUFx2_ASAP7_75t_SRAM  |      1 | 15.100 | 17.700 | -21.573 | 
     | uf_00168/Y                                         |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/CTS_2     |       |           |  R   | (net)                 |      1 |        |        |         | 
     | cpu/stage3/csr/CLKGATE_RC_CG_HIER_INST40/RC_CGIC_I |       | CLK->GCLK |  R   | ICGx3_ASAP7_75t_SL    |     32 | 12.200 | 19.000 |  -2.573 | 
     | NST/GCLK                                           |       |           |      |                       |        |        |        |         | 
     | cpu/stage3/csr/CLKGATE_rc_gclk                     |       |           |  R   | (net)                 |     32 |        |        |         | 
     | cpu/stage3/csr/csr_reg[16]/CLK                     |       | CLK       |  R   | DFFHQNx1_ASAP7_75t_SL |     32 | 30.000 |  0.700 |  -2.573 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 

