sys = {
  caches = {
    l1d = {
      array = {
        type = "SetAssoc";
        ways = 8;
      };
      caches = 1;
      latency = 4;
      size = 32768;
    };

    l1i = {
      array = {
        type = "SetAssoc";
        ways = 4;
      };
      caches = 1;
      latency = 3;
      size = 32768;
    };

    l2 = {
      array = {
        hash = "H3";
        type = "DSCC";
        ways = 8;
        superblock = 8;
      };
      caches = 1;
      latency = 7;
      children = "l1i|l1d";
      size = 262144;
    };
  };

  cores = {
    westmere = {
      cores = 1;
      dcache = "l1d";
      icache = "l1i";
      type = "OOO";
    };
  };

  frequency = 2270;
  lineSize = 64;
  mem = {
    controllers = 3;
    type = "DDR";
    controllerLatency = 40;
  };
};

sim = {
    phaseLength = 10000;
    // attachDebugger = True;
    schedQuantum = 50;  // switch threads frequently
    procStatsFilter = "l1.*|l2.*";
};

process0 = {
    command = "ls -alh --color ..";
};


process1 = {
    command = "cat tests/simple.cfg";
};

