# system info lab3_p2_qsys on 2016.02.08.17:14:03
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1454980402
#
#
# Files generated for lab3_p2_qsys on 2016.02.08.17:14:03
files:
filepath,kind,attributes,module,is_top
simulation/lab3_p2_qsys.v,VERILOG,,lab3_p2_qsys,true
simulation/submodules/lab3_p2_qsys_SDRAM.v,VERILOG,,lab3_p2_qsys_SDRAM,false
simulation/submodules/lab3_p2_qsys_SDRAM_test_component.v,VERILOG,,lab3_p2_qsys_SDRAM,false
simulation/submodules/lab3_p2_qsys_done_input.v,VERILOG,,lab3_p2_qsys_done_input,false
simulation/submodules/lab3_p2_qsys_hps_0.v,VERILOG,,lab3_p2_qsys_hps_0,false
simulation/submodules/lab3_p2_qsys_jtag_uart_0.v,VERILOG,,lab3_p2_qsys_jtag_uart_0,false
simulation/submodules/lab3_p2_qsys_onchip_memory2_0.hex,HEX,,lab3_p2_qsys_onchip_memory2_0,false
simulation/submodules/lab3_p2_qsys_onchip_memory2_0.v,VERILOG,,lab3_p2_qsys_onchip_memory2_0,false
simulation/submodules/lab3_p2_qsys_pushbutton.v,VERILOG,,lab3_p2_qsys_pushbutton,false
simulation/submodules/lab3_p2_qsys_ready_output.v,VERILOG,,lab3_p2_qsys_ready_output,false
simulation/submodules/sdram_master.v,VERILOG,,sdram_master,false
simulation/submodules/lab3_p2_qsys_sys_clk.v,VERILOG,,lab3_p2_qsys_sys_clk,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_0.v,VERILOG,,lab3_p2_qsys_mm_interconnect_0,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_1.v,VERILOG,,lab3_p2_qsys_mm_interconnect_1,false
simulation/submodules/lab3_p2_qsys_irq_mapper.sv,SYSTEM_VERILOG,,lab3_p2_qsys_irq_mapper,false
simulation/submodules/lab3_p2_qsys_irq_mapper_001.sv,SYSTEM_VERILOG,,lab3_p2_qsys_irq_mapper_001,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,lab3_p2_qsys_hps_0_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,lab3_p2_qsys_hps_0_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,lab3_p2_qsys_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,lab3_p2_qsys_hps_0_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,lab3_p2_qsys_hps_0_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,lab3_p2_qsys_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,lab3_p2_qsys_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,lab3_p2_qsys_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,lab3_p2_qsys_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,lab3_p2_qsys_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,lab3_p2_qsys_hps_0_fpga_interfaces,false
simulation/submodules/lab3_p2_qsys_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,lab3_p2_qsys_hps_0_fpga_interfaces,false
simulation/submodules/lab3_p2_qsys_hps_0_hps_io.v,VERILOG,,lab3_p2_qsys_hps_0_hps_io,false
simulation/submodules/lab3_p2_qsys_sys_clk_sys_pll.vo,VERILOG,,lab3_p2_qsys_sys_clk_sys_pll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_0_router,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_0_router_002,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_0_router_003,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_0_router_004,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_0_cmd_demux,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_0_rsp_demux,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter_001.v,VERILOG,,lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_1_router,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_1_router_002,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_1_cmd_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_1_cmd_mux,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_1_cmd_mux,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_1_rsp_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_1_rsp_mux,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_1_rsp_mux,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,lab3_p2_qsys_hps_0_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,lab3_p2_qsys_hps_0_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,lab3_p2_qsys_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,lab3_p2_qsys_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,lab3_p2_qsys_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,lab3_p2_qsys_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,lab3_p2_qsys_hps_0_hps_io_border,false
simulation/submodules/lab3_p2_qsys_hps_0_hps_io_border_memory.sv,SYSTEM_VERILOG,,lab3_p2_qsys_hps_0_hps_io_border,false
simulation/submodules/lab3_p2_qsys_hps_0_hps_io_border.sv,SYSTEM_VERILOG,,lab3_p2_qsys_hps_0_hps_io_border,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
lab3_p2_qsys.SDRAM,lab3_p2_qsys_SDRAM
lab3_p2_qsys.done_input,lab3_p2_qsys_done_input
lab3_p2_qsys.hps_0,lab3_p2_qsys_hps_0
lab3_p2_qsys.hps_0.fpga_interfaces,lab3_p2_qsys_hps_0_fpga_interfaces
lab3_p2_qsys.hps_0.hps_io,lab3_p2_qsys_hps_0_hps_io
lab3_p2_qsys.hps_0.hps_io.border,lab3_p2_qsys_hps_0_hps_io_border
lab3_p2_qsys.jtag_uart_0,lab3_p2_qsys_jtag_uart_0
lab3_p2_qsys.onchip_memory2_0,lab3_p2_qsys_onchip_memory2_0
lab3_p2_qsys.pushbutton,lab3_p2_qsys_pushbutton
lab3_p2_qsys.ready_output,lab3_p2_qsys_ready_output
lab3_p2_qsys.sdram_master_avalon_interface_0,sdram_master
lab3_p2_qsys.sys_clk,lab3_p2_qsys_sys_clk
lab3_p2_qsys.sys_clk.sys_pll,lab3_p2_qsys_sys_clk_sys_pll
lab3_p2_qsys.sys_clk.reset_from_locked,altera_up_avalon_reset_from_locked_signal
lab3_p2_qsys.mm_interconnect_0,lab3_p2_qsys_mm_interconnect_0
lab3_p2_qsys.mm_interconnect_0.sdram_master_avalon_interface_0_avalon_master_translator,altera_merlin_master_translator
lab3_p2_qsys.mm_interconnect_0.SDRAM_s1_translator,altera_merlin_slave_translator
lab3_p2_qsys.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
lab3_p2_qsys.mm_interconnect_0.hps_0_h2f_axi_master_agent,altera_merlin_axi_master_ni
lab3_p2_qsys.mm_interconnect_0.sdram_master_avalon_interface_0_avalon_master_agent,altera_merlin_master_agent
lab3_p2_qsys.mm_interconnect_0.SDRAM_s1_agent,altera_merlin_slave_agent
lab3_p2_qsys.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
lab3_p2_qsys.mm_interconnect_0.SDRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
lab3_p2_qsys.mm_interconnect_0.SDRAM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
lab3_p2_qsys.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
lab3_p2_qsys.mm_interconnect_0.onchip_memory2_0_s1_agent_rdata_fifo,altera_avalon_sc_fifo
lab3_p2_qsys.mm_interconnect_0.router,lab3_p2_qsys_mm_interconnect_0_router
lab3_p2_qsys.mm_interconnect_0.router_001,lab3_p2_qsys_mm_interconnect_0_router
lab3_p2_qsys.mm_interconnect_0.router_002,lab3_p2_qsys_mm_interconnect_0_router_002
lab3_p2_qsys.mm_interconnect_0.router_003,lab3_p2_qsys_mm_interconnect_0_router_003
lab3_p2_qsys.mm_interconnect_0.router_004,lab3_p2_qsys_mm_interconnect_0_router_004
lab3_p2_qsys.mm_interconnect_0.hps_0_h2f_axi_master_wr_limiter,altera_merlin_traffic_limiter
lab3_p2_qsys.mm_interconnect_0.hps_0_h2f_axi_master_rd_limiter,altera_merlin_traffic_limiter
lab3_p2_qsys.mm_interconnect_0.SDRAM_s1_burst_adapter,altera_merlin_burst_adapter
lab3_p2_qsys.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter,altera_merlin_burst_adapter
lab3_p2_qsys.mm_interconnect_0.cmd_demux,lab3_p2_qsys_mm_interconnect_0_cmd_demux
lab3_p2_qsys.mm_interconnect_0.cmd_demux_001,lab3_p2_qsys_mm_interconnect_0_cmd_demux
lab3_p2_qsys.mm_interconnect_0.cmd_demux_002,lab3_p2_qsys_mm_interconnect_0_cmd_demux_002
lab3_p2_qsys.mm_interconnect_0.cmd_mux,lab3_p2_qsys_mm_interconnect_0_cmd_mux
lab3_p2_qsys.mm_interconnect_0.cmd_mux_001,lab3_p2_qsys_mm_interconnect_0_cmd_mux_001
lab3_p2_qsys.mm_interconnect_0.rsp_demux,lab3_p2_qsys_mm_interconnect_0_rsp_demux
lab3_p2_qsys.mm_interconnect_0.rsp_demux_001,lab3_p2_qsys_mm_interconnect_0_rsp_demux_001
lab3_p2_qsys.mm_interconnect_0.rsp_mux,lab3_p2_qsys_mm_interconnect_0_rsp_mux
lab3_p2_qsys.mm_interconnect_0.rsp_mux_001,lab3_p2_qsys_mm_interconnect_0_rsp_mux
lab3_p2_qsys.mm_interconnect_0.rsp_mux_002,lab3_p2_qsys_mm_interconnect_0_rsp_mux_002
lab3_p2_qsys.mm_interconnect_0.hps_0_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
lab3_p2_qsys.mm_interconnect_0.hps_0_h2f_axi_master_wr_to_onchip_memory2_0_s1_cmd_width_adapter,altera_merlin_width_adapter
lab3_p2_qsys.mm_interconnect_0.hps_0_h2f_axi_master_rd_to_SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
lab3_p2_qsys.mm_interconnect_0.hps_0_h2f_axi_master_rd_to_onchip_memory2_0_s1_cmd_width_adapter,altera_merlin_width_adapter
lab3_p2_qsys.mm_interconnect_0.SDRAM_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
lab3_p2_qsys.mm_interconnect_0.SDRAM_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
lab3_p2_qsys.mm_interconnect_0.onchip_memory2_0_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
lab3_p2_qsys.mm_interconnect_0.onchip_memory2_0_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
lab3_p2_qsys.mm_interconnect_0.avalon_st_adapter,lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter
lab3_p2_qsys.mm_interconnect_0.avalon_st_adapter.error_adapter_0,lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
lab3_p2_qsys.mm_interconnect_0.avalon_st_adapter_001,lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter_001
lab3_p2_qsys.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
lab3_p2_qsys.mm_interconnect_1,lab3_p2_qsys_mm_interconnect_1
lab3_p2_qsys.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
lab3_p2_qsys.mm_interconnect_1.pushbutton_s1_translator,altera_merlin_slave_translator
lab3_p2_qsys.mm_interconnect_1.ready_output_s1_translator,altera_merlin_slave_translator
lab3_p2_qsys.mm_interconnect_1.done_input_s1_translator,altera_merlin_slave_translator
lab3_p2_qsys.mm_interconnect_1.hps_0_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
lab3_p2_qsys.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
lab3_p2_qsys.mm_interconnect_1.pushbutton_s1_agent,altera_merlin_slave_agent
lab3_p2_qsys.mm_interconnect_1.ready_output_s1_agent,altera_merlin_slave_agent
lab3_p2_qsys.mm_interconnect_1.done_input_s1_agent,altera_merlin_slave_agent
lab3_p2_qsys.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
lab3_p2_qsys.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
lab3_p2_qsys.mm_interconnect_1.pushbutton_s1_agent_rsp_fifo,altera_avalon_sc_fifo
lab3_p2_qsys.mm_interconnect_1.pushbutton_s1_agent_rdata_fifo,altera_avalon_sc_fifo
lab3_p2_qsys.mm_interconnect_1.ready_output_s1_agent_rsp_fifo,altera_avalon_sc_fifo
lab3_p2_qsys.mm_interconnect_1.ready_output_s1_agent_rdata_fifo,altera_avalon_sc_fifo
lab3_p2_qsys.mm_interconnect_1.done_input_s1_agent_rsp_fifo,altera_avalon_sc_fifo
lab3_p2_qsys.mm_interconnect_1.done_input_s1_agent_rdata_fifo,altera_avalon_sc_fifo
lab3_p2_qsys.mm_interconnect_1.router,lab3_p2_qsys_mm_interconnect_1_router
lab3_p2_qsys.mm_interconnect_1.router_001,lab3_p2_qsys_mm_interconnect_1_router
lab3_p2_qsys.mm_interconnect_1.router_002,lab3_p2_qsys_mm_interconnect_1_router_002
lab3_p2_qsys.mm_interconnect_1.router_003,lab3_p2_qsys_mm_interconnect_1_router_002
lab3_p2_qsys.mm_interconnect_1.router_004,lab3_p2_qsys_mm_interconnect_1_router_002
lab3_p2_qsys.mm_interconnect_1.router_005,lab3_p2_qsys_mm_interconnect_1_router_002
lab3_p2_qsys.mm_interconnect_1.hps_0_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
lab3_p2_qsys.mm_interconnect_1.hps_0_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
lab3_p2_qsys.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_burst_adapter,altera_merlin_burst_adapter
lab3_p2_qsys.mm_interconnect_1.pushbutton_s1_burst_adapter,altera_merlin_burst_adapter
lab3_p2_qsys.mm_interconnect_1.ready_output_s1_burst_adapter,altera_merlin_burst_adapter
lab3_p2_qsys.mm_interconnect_1.done_input_s1_burst_adapter,altera_merlin_burst_adapter
lab3_p2_qsys.mm_interconnect_1.cmd_demux,lab3_p2_qsys_mm_interconnect_1_cmd_demux
lab3_p2_qsys.mm_interconnect_1.cmd_demux_001,lab3_p2_qsys_mm_interconnect_1_cmd_demux
lab3_p2_qsys.mm_interconnect_1.cmd_mux,lab3_p2_qsys_mm_interconnect_1_cmd_mux
lab3_p2_qsys.mm_interconnect_1.cmd_mux_001,lab3_p2_qsys_mm_interconnect_1_cmd_mux
lab3_p2_qsys.mm_interconnect_1.cmd_mux_002,lab3_p2_qsys_mm_interconnect_1_cmd_mux
lab3_p2_qsys.mm_interconnect_1.cmd_mux_003,lab3_p2_qsys_mm_interconnect_1_cmd_mux
lab3_p2_qsys.mm_interconnect_1.rsp_demux,lab3_p2_qsys_mm_interconnect_1_rsp_demux
lab3_p2_qsys.mm_interconnect_1.rsp_demux_001,lab3_p2_qsys_mm_interconnect_1_rsp_demux
lab3_p2_qsys.mm_interconnect_1.rsp_demux_002,lab3_p2_qsys_mm_interconnect_1_rsp_demux
lab3_p2_qsys.mm_interconnect_1.rsp_demux_003,lab3_p2_qsys_mm_interconnect_1_rsp_demux
lab3_p2_qsys.mm_interconnect_1.rsp_mux,lab3_p2_qsys_mm_interconnect_1_rsp_mux
lab3_p2_qsys.mm_interconnect_1.rsp_mux_001,lab3_p2_qsys_mm_interconnect_1_rsp_mux
lab3_p2_qsys.mm_interconnect_1.avalon_st_adapter,lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter_001
lab3_p2_qsys.mm_interconnect_1.avalon_st_adapter.error_adapter_0,lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
lab3_p2_qsys.mm_interconnect_1.avalon_st_adapter_001,lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter_001
lab3_p2_qsys.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
lab3_p2_qsys.mm_interconnect_1.avalon_st_adapter_002,lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter_001
lab3_p2_qsys.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
lab3_p2_qsys.mm_interconnect_1.avalon_st_adapter_003,lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter_001
lab3_p2_qsys.mm_interconnect_1.avalon_st_adapter_003.error_adapter_0,lab3_p2_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
lab3_p2_qsys.irq_mapper,lab3_p2_qsys_irq_mapper
lab3_p2_qsys.irq_mapper_001,lab3_p2_qsys_irq_mapper_001
lab3_p2_qsys.rst_controller,altera_reset_controller
lab3_p2_qsys.rst_controller_001,altera_reset_controller
