-- all messages logged in file C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_error.log
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_reveal_coretop.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/cs_decoder.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/config.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v' (VERI-2320)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(2): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(2): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v' (VERI-2320)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(59): WARNING: identifier 'uart_slot_en' is used before its declaration (VERI-1875)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(60): WARNING: identifier 'uart_slot_en' is used before its declaration (VERI-1875)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(61): WARNING: identifier 'uart_slot_en' is used before its declaration (VERI-1875)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(62): WARNING: identifier 'uart_slot_en' is used before its declaration (VERI-1875)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_ctrl.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/wb_ctrl.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/pll.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/config.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/spi_slave_efb.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/peizo_elliptec.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(1): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(1): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v' (VERI-2320)
-- Analyzing Verilog file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v' (VERI-1482)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(2): INFO: analyzing included file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/commands.v' (VERI-1328)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(2): INFO: back to file 'C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v' (VERI-2320)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(9): INFO: compiling module 'mcm_top' (VERI-1018)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(666): INFO: elaborating module 'mcm_top' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/pll.v(109): INFO: elaborating module 'pll_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v(228): INFO: elaborating module 'spi_slave_top_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/cs_decoder.v(137): INFO: elaborating module 'cs_decoder_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v(114): INFO: elaborating module 'status_led_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v(67): INFO: elaborating module 'uart_controller_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v(50): INFO: elaborating module 'rs232_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v(61): INFO: elaborating module 'otm_dac_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/peizo_elliptec.v(47): INFO: elaborating module 'peizo_elliptec_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/spi_slave_efb.v(133): INFO: elaborating module 'spi_slave_efb_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/wb_ctrl.v(131): INFO: elaborating module 'wb_ctrl_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_ctrl.v(394): INFO: elaborating module 'spi_ctrl_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(666): INFO: elaborating module 'mcm_top' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/pll.v(109): INFO: elaborating module 'pll_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_slave_top.v(228): INFO: elaborating module 'spi_slave_top_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/cs_decoder.v(137): INFO: elaborating module 'cs_decoder_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/status_led.v(114): INFO: elaborating module 'status_led_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/uart_controller.v(67): INFO: elaborating module 'uart_controller_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/rs232.v(50): INFO: elaborating module 'rs232_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/otm_dac.v(61): INFO: elaborating module 'otm_dac_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/peizo_elliptec.v(47): INFO: elaborating module 'peizo_elliptec_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(218): INFO: elaborating module 'quad_decoder_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(218): INFO: elaborating module 'quad_decoder_uniq_2' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(218): INFO: elaborating module 'quad_decoder_uniq_3' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(218): INFO: elaborating module 'quad_decoder_uniq_4' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(218): INFO: elaborating module 'quad_decoder_uniq_5' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(218): INFO: elaborating module 'quad_decoder_uniq_6' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/quad_decoder.v(218): INFO: elaborating module 'quad_decoder_uniq_7' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(101): INFO: elaborating module 'intrpt_ctrl_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(101): INFO: elaborating module 'intrpt_ctrl_uniq_2' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(101): INFO: elaborating module 'intrpt_ctrl_uniq_3' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(101): INFO: elaborating module 'intrpt_ctrl_uniq_4' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(101): INFO: elaborating module 'intrpt_ctrl_uniq_5' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(101): INFO: elaborating module 'intrpt_ctrl_uniq_6' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/intrpt_ctrl.v(101): INFO: elaborating module 'intrpt_ctrl_uniq_7' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(77): INFO: elaborating module 'pwm_controller_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(77): INFO: elaborating module 'pwm_controller_uniq_2' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(77): INFO: elaborating module 'pwm_controller_uniq_3' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(77): INFO: elaborating module 'pwm_controller_uniq_4' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(77): INFO: elaborating module 'pwm_controller_uniq_5' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(77): INFO: elaborating module 'pwm_controller_uniq_6' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/pwm_controller.v(77): INFO: elaborating module 'pwm_controller_uniq_7' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(212): INFO: elaborating module 'stepper_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(212): INFO: elaborating module 'stepper_uniq_2' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(212): INFO: elaborating module 'stepper_uniq_3' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(212): INFO: elaborating module 'stepper_uniq_4' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(212): INFO: elaborating module 'stepper_uniq_5' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(212): INFO: elaborating module 'stepper_uniq_6' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/stepper.v(212): INFO: elaborating module 'stepper_uniq_7' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(87): INFO: elaborating module 'servo_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(87): INFO: elaborating module 'servo_uniq_2' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(87): INFO: elaborating module 'servo_uniq_3' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(87): INFO: elaborating module 'servo_uniq_4' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(87): INFO: elaborating module 'servo_uniq_5' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(87): INFO: elaborating module 'servo_uniq_6' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/servo.v(87): INFO: elaborating module 'servo_uniq_7' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(166): INFO: elaborating module 'io_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(166): INFO: elaborating module 'io_uniq_2' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(166): INFO: elaborating module 'io_uniq_3' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(166): INFO: elaborating module 'io_uniq_4' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(166): INFO: elaborating module 'io_uniq_5' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(166): INFO: elaborating module 'io_uniq_6' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/slider_io.v(166): INFO: elaborating module 'io_uniq_7' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(201): INFO: elaborating module 'shutter_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(201): INFO: elaborating module 'shutter_uniq_2' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(201): INFO: elaborating module 'shutter_uniq_3' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(201): INFO: elaborating module 'shutter_uniq_4' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(201): INFO: elaborating module 'shutter_uniq_5' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(201): INFO: elaborating module 'shutter_uniq_6' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/shutter_4.v(201): INFO: elaborating module 'shutter_uniq_7' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(66): INFO: elaborating module 'piezo_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(66): INFO: elaborating module 'piezo_uniq_2' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(66): INFO: elaborating module 'piezo_uniq_3' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(66): INFO: elaborating module 'piezo_uniq_4' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(66): INFO: elaborating module 'piezo_uniq_5' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(66): INFO: elaborating module 'piezo_uniq_6' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/slot_cards/piezo.v(66): INFO: elaborating module 'piezo_uniq_7' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/config_mcm/ip/spi_slave_efb.v(133): INFO: elaborating module 'spi_slave_efb_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/wb_ctrl.v(131): INFO: elaborating module 'wb_ctrl_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/spi_ctrl.v(394): INFO: elaborating module 'spi_ctrl_uniq_1' (VERI-9000)
C:/Users/sbenish/repositories/70-0059/cpld/sources/mcm_top.v(496): WARNING: port 'LV_OUT_2' remains unconnected for this instance (VERI-1927)
-- Pretty printing all design elements in library 'work' to file 'C:/Users/sbenish/repositories/70-0059/cpld/impl_mcm/reveal_workspace/tmpreveal/mcm_top_rvl.v' (VERI-1491)
