git clone --depth 1 --no-tags https://github.com/ccccourse/co.git f:/verilog_sva_gh_scraper/data/full_repos/506833879
git clone --depth 1 --no-tags https://github.com/tanay-das/64x8-bit-RAM-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/507889320
git clone --depth 1 --no-tags https://github.com/DanielBarrios2190/caravel_db.git f:/verilog_sva_gh_scraper/data/full_repos/506791542
git clone --depth 1 --no-tags https://github.com/easonchen0816/Frequency-Analysis-System.git f:/verilog_sva_gh_scraper/data/full_repos/506896722
git clone --depth 1 --no-tags https://github.com/Nandagopal-R/Nandagopal-R.git f:/verilog_sva_gh_scraper/data/full_repos/506858324
git clone --depth 1 --no-tags https://github.com/DuongBLueFrost/Median_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/506569480
git clone --depth 1 --no-tags https://github.com/zinseo964/embeddedsystem.git f:/verilog_sva_gh_scraper/data/full_repos/507981039
git clone --depth 1 --no-tags https://github.com/sarina-hemmatpour/varilogAssignmentN1.git f:/verilog_sva_gh_scraper/data/full_repos/507491271
git clone --depth 1 --no-tags https://github.com/yms020615/VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/511957559
git clone --depth 1 --no-tags https://github.com/Joynan-wind/remote_motor.git f:/verilog_sva_gh_scraper/data/full_repos/506554499
git clone --depth 1 --no-tags https://github.com/methylpentane/GHRD-and-xorshift.git f:/verilog_sva_gh_scraper/data/full_repos/508993291
git clone --depth 1 --no-tags https://github.com/sarina-hemmatpour/verilogAssignmentN2.git f:/verilog_sva_gh_scraper/data/full_repos/507491530
git clone --depth 1 --no-tags https://github.com/a1kayda/mipt-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/509828181
git clone --depth 1 --no-tags https://github.com/kevinpinto98/MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/509830245
git clone --depth 1 --no-tags https://github.com/future141/verilog_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/512109449
git clone --depth 1 --no-tags https://github.com/LAHARIYADLA/SUDOKU-SOLVER.git f:/verilog_sva_gh_scraper/data/full_repos/512493748
git clone --depth 1 --no-tags https://github.com/leosd3050/Delay_Timer_LS7212.git f:/verilog_sva_gh_scraper/data/full_repos/511860926
git clone --depth 1 --no-tags https://github.com/ISS2718/Trabalho_Final_Sistemas_Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/511219941
git clone --depth 1 --no-tags https://github.com/William0908/IC_Contest_2019.git f:/verilog_sva_gh_scraper/data/full_repos/511165330
git clone --depth 1 --no-tags https://github.com/aidawm/Logic_circuit_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/507964273
git clone --depth 1 --no-tags https://github.com/annoymous-hpmp/riscv-hpmp.git f:/verilog_sva_gh_scraper/data/full_repos/509468557
git clone --depth 1 --no-tags https://github.com/PokrAndrey/DE2-115_UART_visualisation.git f:/verilog_sva_gh_scraper/data/full_repos/509423792
git clone --depth 1 --no-tags https://github.com/tushar4415/multicycle_16-bit_risc_processor.git f:/verilog_sva_gh_scraper/data/full_repos/509460480
git clone --depth 1 --no-tags https://github.com/AytidaLawraga/16-bit-multicycle-RISC-processor.git f:/verilog_sva_gh_scraper/data/full_repos/509463489
git clone --depth 1 --no-tags https://github.com/cuihao998/note-of-hdlbit.git f:/verilog_sva_gh_scraper/data/full_repos/509750341
git clone --depth 1 --no-tags https://github.com/Ruffus26/OLED_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/509708115
git clone --depth 1 --no-tags https://github.com/Arquitectura-Computacional/practica-2.git f:/verilog_sva_gh_scraper/data/full_repos/508922017
git clone --depth 1 --no-tags https://github.com/XAli-SHX/MIPS-Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/508973908
git clone --depth 1 --no-tags https://github.com/SaiSatwik2226/FPGA-Password-System.git f:/verilog_sva_gh_scraper/data/full_repos/510967526
git clone --depth 1 --no-tags https://github.com/Zsbyqx20/CPU_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/510992918
git clone --depth 1 --no-tags https://github.com/Shivanagender123/Multiplier-using-structural-model.git f:/verilog_sva_gh_scraper/data/full_repos/511021974
git clone --depth 1 --no-tags https://github.com/NguyenTanThien/Dog-recognition-using-CNN-on-hardware.git f:/verilog_sva_gh_scraper/data/full_repos/512448886
git clone --depth 1 --no-tags https://github.com/Numinda/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/507183079
git clone --depth 1 --no-tags https://github.com/LongHoGit/AES_128bit.git f:/verilog_sva_gh_scraper/data/full_repos/507498206
git clone --depth 1 --no-tags https://github.com/WANG-TZU-FAN/Digital_IC_Design.git f:/verilog_sva_gh_scraper/data/full_repos/510255886
git clone --depth 1 --no-tags https://github.com/h20210154/CISC-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/510257023
git clone --depth 1 --no-tags https://github.com/MarianKellerHTWG/caravel-test.git f:/verilog_sva_gh_scraper/data/full_repos/508878757
git clone --depth 1 --no-tags https://github.com/Jiang0307/COMPUTER_ORGANIZATION.git f:/verilog_sva_gh_scraper/data/full_repos/507967421
git clone --depth 1 --no-tags https://github.com/pepijndevos/caravel_lvds.git f:/verilog_sva_gh_scraper/data/full_repos/507925900
git clone --depth 1 --no-tags https://github.com/krishbin/coa-lab.git f:/verilog_sva_gh_scraper/data/full_repos/508002506
git clone --depth 1 --no-tags https://github.com/Dhruv-Kumar-1/Verilog-Sudoku-Solver-Project.git f:/verilog_sva_gh_scraper/data/full_repos/510912798
git clone --depth 1 --no-tags https://github.com/phish432/Y86-64-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/511023506
git clone --depth 1 --no-tags https://github.com/mziyakara/Four-Bit-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/510425205
git clone --depth 1 --no-tags https://github.com/Cyberkona/Ultrasonic-Ranging-For-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/510003459
git clone --depth 1 --no-tags https://github.com/attar8/Mux.git f:/verilog_sva_gh_scraper/data/full_repos/511901899
git clone --depth 1 --no-tags https://github.com/AdityaDwivediAtGit/Verilog-HDL-modules.git f:/verilog_sva_gh_scraper/data/full_repos/511640269
git clone --depth 1 --no-tags https://github.com/PRASANNA-416/Vidyut-Project-2022-23.git f:/verilog_sva_gh_scraper/data/full_repos/509074112
git clone --depth 1 --no-tags https://github.com/BaohuiXie/8Bit-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/508632246
git clone --depth 1 --no-tags https://github.com/ragaey722/Hardware-Design.git f:/verilog_sva_gh_scraper/data/full_repos/508451658
git clone --depth 1 --no-tags https://github.com/thegux/drawbridge.git f:/verilog_sva_gh_scraper/data/full_repos/508471882
git clone --depth 1 --no-tags https://github.com/DineshVenkatG/16-Bit-Floating-Point-Comparator.git f:/verilog_sva_gh_scraper/data/full_repos/506756640
git clone --depth 1 --no-tags https://github.com/pranav-nb/MinorProject.git f:/verilog_sva_gh_scraper/data/full_repos/509483842
git clone --depth 1 --no-tags https://github.com/XAli-SHX/MIPS-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/508969443
git clone --depth 1 --no-tags https://github.com/LearnxSolutionsOrganization/ARM-Assembly-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/508405332
git clone --depth 1 --no-tags https://github.com/Ahmed0100/auto_neural_network_generation_python.git f:/verilog_sva_gh_scraper/data/full_repos/509811562
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/CounterRdAndWr.git f:/verilog_sva_gh_scraper/data/full_repos/506633971
git clone --depth 1 --no-tags https://github.com/TheKingOfForest/3050ASG4.git f:/verilog_sva_gh_scraper/data/full_repos/506624840
git clone --depth 1 --no-tags https://github.com/LinJ0/2022ES_Digital_IC_Design.git f:/verilog_sva_gh_scraper/data/full_repos/506552575
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/baudeRateGenerator.git f:/verilog_sva_gh_scraper/data/full_repos/506766434
git clone --depth 1 --no-tags https://github.com/easonchen0816/SHA-256-Chip.git f:/verilog_sva_gh_scraper/data/full_repos/506898638
git clone --depth 1 --no-tags https://github.com/xxxxxinyu/CO_LAB1-32-bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/507808041
git clone --depth 1 --no-tags https://github.com/TimeSea05/custom-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/507071891
git clone --depth 1 --no-tags https://github.com/xiaczzzz/VTB.git f:/verilog_sva_gh_scraper/data/full_repos/507517814
git clone --depth 1 --no-tags https://github.com/Kanishk-K-U/AND.git f:/verilog_sva_gh_scraper/data/full_repos/508564357
git clone --depth 1 --no-tags https://github.com/rohx17/AHB2APB.git f:/verilog_sva_gh_scraper/data/full_repos/508568211
git clone --depth 1 --no-tags https://github.com/h20210160/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/508668450
git clone --depth 1 --no-tags https://github.com/mohamadhoseinmarvi/verilog-4-Way-Traffic-Lights-System-On-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/508189046
git clone --depth 1 --no-tags https://github.com/Nitcloud/adi-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/508189828
git clone --depth 1 --no-tags https://github.com/senihberkay/CS303-Term-Project-Egg-Timer-Verilog-in-XILINX.git f:/verilog_sva_gh_scraper/data/full_repos/507879156
git clone --depth 1 --no-tags https://github.com/Dareten/Verilog-invaders.git f:/verilog_sva_gh_scraper/data/full_repos/507882281
git clone --depth 1 --no-tags https://github.com/xiaoxiaoCkw/Principles-of-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/510979229
git clone --depth 1 --no-tags https://github.com/erfaniravani/ClockGeneration.git f:/verilog_sva_gh_scraper/data/full_repos/511012502
git clone --depth 1 --no-tags https://github.com/mateobode/6-bit-ADDER.git f:/verilog_sva_gh_scraper/data/full_repos/509589044
git clone --depth 1 --no-tags https://github.com/olivamadrigal/FPGA_Tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/506820191
git clone --depth 1 --no-tags https://github.com/vlade1998/Audio-Codec.git f:/verilog_sva_gh_scraper/data/full_repos/512556526
git clone --depth 1 --no-tags https://github.com/xin-20010304/FPGA-ultrasonic-ranging.git f:/verilog_sva_gh_scraper/data/full_repos/509005119
git clone --depth 1 --no-tags https://github.com/MST2002/UART.git f:/verilog_sva_gh_scraper/data/full_repos/510668771
git clone --depth 1 --no-tags https://github.com/nicyyyy/FAST_Feature_Detect.git f:/verilog_sva_gh_scraper/data/full_repos/512378521
git clone --depth 1 --no-tags https://github.com/jacksonalanhenry/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/509053272
git clone --depth 1 --no-tags https://github.com/carlosvvv80/FPGA-Alarm-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/511320775
git clone --depth 1 --no-tags https://github.com/attar8/comparator.git f:/verilog_sva_gh_scraper/data/full_repos/511929480
git clone --depth 1 --no-tags https://github.com/Jim-CTChen/FFT-Accelerated-Sequence-Alignment.git f:/verilog_sva_gh_scraper/data/full_repos/508627701
git clone --depth 1 --no-tags https://github.com/DuongBLueFrost/Viterbi_Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/506559022
git clone --depth 1 --no-tags https://github.com/Arquitectura-Computacional/RISC-V-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/506511257
git clone --depth 1 --no-tags https://github.com/andrewb1999/pynq-ex.git f:/verilog_sva_gh_scraper/data/full_repos/506722433
git clone --depth 1 --no-tags https://github.com/tmahlburg/mriscv.git f:/verilog_sva_gh_scraper/data/full_repos/512537476
git clone --depth 1 --no-tags https://github.com/theoldtree/CPU_ARM.git f:/verilog_sva_gh_scraper/data/full_repos/507938739
git clone --depth 1 --no-tags https://github.com/sauunivlsi/iitgvlsi.git f:/verilog_sva_gh_scraper/data/full_repos/508362214
git clone --depth 1 --no-tags https://github.com/Celve/verilog-practice.git f:/verilog_sva_gh_scraper/data/full_repos/508536439
git clone --depth 1 --no-tags https://github.com/MihaiStefanoaia/amd-summer-practice.git f:/verilog_sva_gh_scraper/data/full_repos/510445994
git clone --depth 1 --no-tags https://github.com/plutonh/fpga_labs_sp22.git f:/verilog_sva_gh_scraper/data/full_repos/511814478
git clone --depth 1 --no-tags https://github.com/SaiSatwik2226/32-bit-Single-Cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/510970327
git clone --depth 1 --no-tags https://github.com/hackerMonica/cpu_model.git f:/verilog_sva_gh_scraper/data/full_repos/510718886
git clone --depth 1 --no-tags https://github.com/wlgh1593/DRAM_cache.git f:/verilog_sva_gh_scraper/data/full_repos/508669893
git clone --depth 1 --no-tags https://github.com/YejialiangTHU/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/511366147
git clone --depth 1 --no-tags https://github.com/ashwin417/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/511054096
git clone --depth 1 --no-tags https://github.com/lls-trans/BJ.git f:/verilog_sva_gh_scraper/data/full_repos/512129028
git clone --depth 1 --no-tags https://github.com/anfama15/FPGA-based-Reconfigurable-High-data-rate-modulator-and-demodulator-.git f:/verilog_sva_gh_scraper/data/full_repos/512214712
git clone --depth 1 --no-tags https://github.com/bhanuprakash1111/simpleprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/511391196
git clone --depth 1 --no-tags https://github.com/AlexBrionesG/bin2BCD.git f:/verilog_sva_gh_scraper/data/full_repos/511591246
