
*** Running vivado
    with args -log design_1_mailbox_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mailbox_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_mailbox_0_0.tcl -notrace
Command: synth_design -top design_1_mailbox_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1388.945 ; gain = 86.996 ; free physical = 7744 ; free virtual = 18925
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_mailbox_0_0' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mailbox_0_0/synth/design_1_mailbox_0_0.vhd:87]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
	Parameter C_ENABLE_BUS_ERROR bound to: 0 - type: integer 
	Parameter C_S0_AXI_BASEADDR bound to: 32'b01000011011000000000000000000000 
	Parameter C_S0_AXI_HIGHADDR bound to: 32'b01000011011000001111111111111111 
	Parameter C_S0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXI_BASEADDR bound to: 32'b01000011011000010000000000000000 
	Parameter C_S1_AXI_HIGHADDR bound to: 32'b01000011011000011111111111111111 
	Parameter C_S1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ASYNC_CLKS bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IMPL_STYLE bound to: 0 - type: integer 
	Parameter C_INTERCONNECT_PORT_0 bound to: 4 - type: integer 
	Parameter C_INTERCONNECT_PORT_1 bound to: 4 - type: integer 
	Parameter C_MAILBOX_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mailbox' declared at '/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:2679' bound to instance 'U0' of component 'mailbox' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mailbox_0_0/synth/design_1_mailbox_0_0.vhd:222]
INFO: [Synth 8-638] synthesizing module 'mailbox' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:2800]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
	Parameter C_ENABLE_BUS_ERROR bound to: 0 - type: integer 
	Parameter C_S0_AXI_BASEADDR bound to: 1130364928 - type: integer 
	Parameter C_S0_AXI_HIGHADDR bound to: 1130430463 - type: integer 
	Parameter C_S0_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXI_BASEADDR bound to: 1130430464 - type: integer 
	Parameter C_S1_AXI_HIGHADDR bound to: 1130495999 - type: integer 
	Parameter C_S1_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ASYNC_CLKS bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IMPL_STYLE bound to: 0 - type: integer 
	Parameter C_INTERCONNECT_PORT_0 bound to: 4 - type: integer 
	Parameter C_INTERCONNECT_PORT_1 bound to: 4 - type: integer 
	Parameter C_MAILBOX_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:3153]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:3154]
	Parameter C_ASYNC_CLKS bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IMPL_STYLE bound to: 0 - type: integer 
	Parameter C_FSL_DWIDTH bound to: 32 - type: integer 
	Parameter C_FSL_DEPTH bound to: 16 - type: integer 
	Parameter C_FIFO_LENGTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fsl_v20' declared at '/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:1691' bound to instance 'fsl_0_to_1' of component 'fsl_v20' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:3416]
INFO: [Synth 8-638] synthesizing module 'fsl_v20' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:1731]
	Parameter C_ASYNC_CLKS bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IMPL_STYLE bound to: 0 - type: integer 
	Parameter C_FSL_DWIDTH bound to: 32 - type: integer 
	Parameter C_FSL_DEPTH bound to: 16 - type: integer 
	Parameter C_FIFO_LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter C_IMPL_STYLE bound to: 0 - type: integer 
	Parameter C_FIFO_LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter WordSize bound to: 32 - type: integer 
	Parameter MemSize bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Sync_FIFO' declared at '/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:628' bound to instance 'Sync_FIFO_I1' of component 'Sync_FIFO' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:1809]
INFO: [Synth 8-638] synthesizing module 'Sync_FIFO' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:649]
	Parameter C_IMPL_STYLE bound to: 0 - type: integer 
	Parameter C_FIFO_LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter WordSize bound to: 32 - type: integer 
	Parameter MemSize bound to: 16 - type: integer 
	Parameter C_FIFO_LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_BITS bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at '/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:101' bound to instance 'FSL_FIFO' of component 'SRL_FIFO' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:898]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:122]
	Parameter C_FIFO_LENGTH_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_BITS bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_I1' to cell 'FDRE' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:148]
INFO: [Synth 8-113] binding component instance 'MUXCY_L_I' to cell 'MUXCY_L' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:190]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:198]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_I' to cell 'FDRE' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:204]
INFO: [Synth 8-113] binding component instance 'MUXCY_L_I' to cell 'MUXCY_L' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:190]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:198]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_I' to cell 'FDRE' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:204]
INFO: [Synth 8-113] binding component instance 'MUXCY_L_I' to cell 'MUXCY_L' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:190]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:198]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_I' to cell 'FDRE' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:204]
INFO: [Synth 8-113] binding component instance 'XORCY_I' to cell 'XORCY' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:198]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_I' to cell 'FDRE' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:204]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (1#1) [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'Sync_FIFO' (2#1) [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:649]
INFO: [Synth 8-256] done synthesizing module 'fsl_v20' (3#1) [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:1731]
	Parameter C_ASYNC_CLKS bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IMPL_STYLE bound to: 0 - type: integer 
	Parameter C_FSL_DWIDTH bound to: 32 - type: integer 
	Parameter C_FSL_DEPTH bound to: 16 - type: integer 
	Parameter C_FIFO_LENGTH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fsl_v20' declared at '/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:1691' bound to instance 'fsl_1_to_0' of component 'fsl_v20' [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:3459]
INFO: [Synth 8-256] done synthesizing module 'mailbox' (4#1) [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:2800]
INFO: [Synth 8-256] done synthesizing module 'design_1_mailbox_0_0' (5#1) [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mailbox_0_0/synth/design_1_mailbox_0_0.vhd:87]
WARNING: [Synth 8-3331] design fsl_v20 has unconnected port FSL_M_Clk
WARNING: [Synth 8-3331] design fsl_v20 has unconnected port FSL_M_Control
WARNING: [Synth 8-3331] design fsl_v20 has unconnected port FSL_S_Clk
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ACLK
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARESETN
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[31]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[30]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[29]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[28]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[27]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[26]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[25]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[24]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[23]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[22]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[21]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[20]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[19]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[18]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[17]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[16]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[15]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[14]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[13]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[12]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[11]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[10]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[9]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[8]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[7]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[6]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[5]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[4]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_AWVALID
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[31]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[30]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[29]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[28]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[27]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[26]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[25]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[24]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[23]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[22]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[21]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[20]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[19]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[18]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[17]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[16]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[15]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[14]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[13]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[12]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[11]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[10]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[9]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[8]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[7]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[6]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[5]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[4]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[3]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[2]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[1]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WDATA[0]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_WVALID
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_BREADY
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[31]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[30]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[29]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[28]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[27]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[26]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[25]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[24]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[23]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[22]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[21]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[20]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[19]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[18]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[17]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[16]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[15]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[14]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[13]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[12]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[11]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[10]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[9]
WARNING: [Synth 8-3331] design mailbox has unconnected port S0_AXI_ARADDR[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1432.484 ; gain = 130.535 ; free physical = 7689 ; free virtual = 18871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1432.484 ; gain = 130.535 ; free physical = 7688 ; free virtual = 18870
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mailbox_0_0/design_1_mailbox_0_0_ooc.xdc] for cell 'U0'
WARNING: [Constraints 18-633] Creating clock ms_clocks with 4 sources. [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mailbox_0_0/design_1_mailbox_0_0_ooc.xdc:6]
Finished Parsing XDC File [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mailbox_0_0/design_1_mailbox_0_0_ooc.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mailbox_0_0/design_1_mailbox_0_0_ooc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_mailbox_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_mailbox_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mailbox_0_0/design_1_mailbox_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ip/design_1_mailbox_0_0/design_1_mailbox_0_0.xdc] for cell 'U0'
Parsing XDC File [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.runs/design_1_mailbox_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.runs/design_1_mailbox_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  MUXCY_L => MUXCY: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1833.512 ; gain = 0.000 ; free physical = 6879 ; free virtual = 18095
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:56 . Memory (MB): peak = 1833.512 ; gain = 531.562 ; free physical = 6938 ; free virtual = 18143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:56 . Memory (MB): peak = 1833.512 ; gain = 531.562 ; free physical = 6938 ; free virtual = 18143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.runs/design_1_mailbox_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:56 . Memory (MB): peak = 1833.512 ; gain = 531.562 ; free physical = 6940 ; free virtual = 18145
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:227]
INFO: [Synth 8-5544] ROM "buffer_full_early" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fifo_length_i_reg was removed.  [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:224]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:57 . Memory (MB): peak = 1833.512 ; gain = 531.562 ; free physical = 6932 ; free virtual = 18137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SRL_FIFO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mailbox 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/fifo_length_i_reg was removed.  [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:224]
WARNING: [Synth 8-6014] Unused sequential element fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/fifo_length_i_reg was removed.  [/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.srcs/sources_1/bd/design_1/ipshared/1143/hdl/mailbox_v2_1_vh_rfs.vhd:224]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:57 . Memory (MB): peak = 1833.512 ; gain = 531.562 ; free physical = 6917 ; free virtual = 18123
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:14 . Memory (MB): peak = 1833.512 ; gain = 531.562 ; free physical = 6679 ; free virtual = 17894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:15 . Memory (MB): peak = 1833.512 ; gain = 531.562 ; free physical = 6677 ; free virtual = 17891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:15 . Memory (MB): peak = 1833.512 ; gain = 531.562 ; free physical = 6677 ; free virtual = 17892
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:16 . Memory (MB): peak = 1833.512 ; gain = 531.562 ; free physical = 6670 ; free virtual = 17885
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:16 . Memory (MB): peak = 1833.512 ; gain = 531.562 ; free physical = 6670 ; free virtual = 17885
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:16 . Memory (MB): peak = 1833.512 ; gain = 531.562 ; free physical = 6670 ; free virtual = 17884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:16 . Memory (MB): peak = 1833.512 ; gain = 531.562 ; free physical = 6670 ; free virtual = 17884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:16 . Memory (MB): peak = 1833.512 ; gain = 531.562 ; free physical = 6670 ; free virtual = 17884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:16 . Memory (MB): peak = 1833.512 ; gain = 531.562 ; free physical = 6670 ; free virtual = 17884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT2    |     4|
|2     |LUT3    |     2|
|3     |LUT4    |     4|
|4     |LUT6    |    10|
|5     |MUXCY_L |     6|
|6     |SRL16E  |    64|
|7     |XORCY   |     8|
|8     |FDCE    |     2|
|9     |FDRE    |    13|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------------+------------+------+
|      |Instance                                      |Module      |Cells |
+------+----------------------------------------------+------------+------+
|1     |top                                           |            |   113|
|2     |  U0                                          |mailbox     |   113|
|3     |    fsl_0_to_1                                |fsl_v20     |    55|
|4     |      \Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1  |Sync_FIFO_1 |    55|
|5     |        \Sync_FIFO_I.srl_fifo_i.FSL_FIFO      |SRL_FIFO_2  |    55|
|6     |    fsl_1_to_0                                |fsl_v20_0   |    55|
|7     |      \Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1  |Sync_FIFO   |    55|
|8     |        \Sync_FIFO_I.srl_fifo_i.FSL_FIFO      |SRL_FIFO    |    55|
+------+----------------------------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:16 . Memory (MB): peak = 1833.512 ; gain = 531.562 ; free physical = 6670 ; free virtual = 17884
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 222 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1833.512 ; gain = 130.535 ; free physical = 6723 ; free virtual = 17938
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:16 . Memory (MB): peak = 1833.512 ; gain = 531.562 ; free physical = 6731 ; free virtual = 17945
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:18 . Memory (MB): peak = 1833.512 ; gain = 556.387 ; free physical = 6703 ; free virtual = 17917
INFO: [Common 17-1381] The checkpoint '/home/akayashima/H30_Xilinx/Multiple-Core/Multiple-Core.runs/design_1_mailbox_0_0_synth_1/design_1_mailbox_0_0.dcp' has been generated.
