Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb 16 00:25:16 2021
| Host         : MOONCELL running 64-bit major release  (build 9200)
| Command      : report_utilization -file CNN_imp_wrapper_utilization_placed.rpt -pb CNN_imp_wrapper_utilization_placed.pb
| Design       : CNN_imp_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   |  6149 |     0 |     70560 |  8.71 |
|   LUT as Logic             |  4629 |     0 |     70560 |  6.56 |
|   LUT as Memory            |  1520 |     0 |     28800 |  5.28 |
|     LUT as Distributed RAM |   644 |     0 |           |       |
|     LUT as Shift Register  |   876 |     0 |           |       |
| CLB Registers              | 10203 |     0 |    141120 |  7.23 |
|   Register as Flip Flop    | 10203 |     0 |    141120 |  7.23 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |    37 |     0 |      8820 |  0.42 |
| F7 Muxes                   |    43 |     0 |     35280 |  0.12 |
| F8 Muxes                   |     0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 30    |          Yes |           - |        Reset |
| 746   |          Yes |         Set |            - |
| 9427  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  1676 |     0 |      8820 | 19.00 |
|   CLBL                                     |   865 |     0 |           |       |
|   CLBM                                     |   811 |     0 |           |       |
| LUT as Logic                               |  4629 |     0 |     70560 |  6.56 |
|   using O5 output only                     |   169 |       |           |       |
|   using O6 output only                     |  3422 |       |           |       |
|   using O5 and O6                          |  1038 |       |           |       |
| LUT as Memory                              |  1520 |     0 |     28800 |  5.28 |
|   LUT as Distributed RAM                   |   644 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    12 |       |           |       |
|     using O5 and O6                        |   632 |       |           |       |
|   LUT as Shift Register                    |   876 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   741 |       |           |       |
|     using O5 and O6                        |   135 |       |           |       |
| CLB Registers                              | 10203 |     0 |    141120 |  7.23 |
|   Register driven from within the CLB      |  4807 |       |           |       |
|   Register driven from outside the CLB     |  5396 |       |           |       |
|     LUT in front of the register is unused |  4741 |       |           |       |
|     LUT in front of the register is used   |   655 |       |           |       |
| Unique Control Sets                        |   411 |       |     17640 |  2.33 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 116.5 |     0 |       216 | 53.94 |
|   RAMB36/FIFO*    |   107 |     0 |       216 | 49.54 |
|     RAMB36E2 only |   107 |       |           |       |
|   RAMB18          |    19 |     0 |       432 |  4.40 |
|     RAMB18E2 only |    19 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  193 |     0 |       360 | 53.61 |
|   DSP48E2 only |  193 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       196 |  1.53 |
|   BUFGCE             |    2 |     0 |        88 |  2.27 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 9427 |            Register |
| LUT4     | 1661 |                 CLB |
| LUT6     | 1460 |                 CLB |
| RAMD32   | 1092 |                 CLB |
| LUT5     | 1011 |                 CLB |
| SRL16E   |  962 |                 CLB |
| LUT2     |  786 |                 CLB |
| FDSE     |  746 |            Register |
| LUT3     |  666 |                 CLB |
| DSP48E2  |  193 |          Arithmetic |
| RAMS32   |  172 |                 CLB |
| RAMB36E2 |  107 |            BLOCKRAM |
| LUT1     |   83 |                 CLB |
| SRLC32E  |   49 |                 CLB |
| MUXF7    |   43 |                 CLB |
| CARRY8   |   37 |                 CLB |
| FDCE     |   30 |            Register |
| RAMB18E2 |   19 |            BLOCKRAM |
| RAMS64E  |   12 |                 CLB |
| BUFGCE   |    2 |               Clock |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------+------+
|           Ref Name          | Used |
+-----------------------------+------+
| CNN_imp_zynq_ultra_ps_e_0_3 |    1 |
| CNN_imp_rst_ps7_0_100M_0    |    1 |
| CNN_imp_mlp_0_2             |    1 |
| CNN_imp_axi_smc_0           |    1 |
| CNN_imp_axi_dma_0_0         |    1 |
| CNN_imp_auto_pc_0           |    1 |
+-----------------------------+------+


