/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [12:0] _03_;
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_29z;
  wire [24:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  reg [7:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = in_data[169] ? celloutsig_1_0z : celloutsig_1_2z;
  assign celloutsig_1_13z = in_data[169] ? celloutsig_1_7z : celloutsig_1_10z[0];
  assign celloutsig_1_18z = in_data[169] ? celloutsig_1_13z : celloutsig_1_0z;
  assign celloutsig_0_31z = celloutsig_0_0z ? celloutsig_0_29z : celloutsig_0_0z;
  assign celloutsig_0_32z = _00_ ? celloutsig_0_2z[3] : celloutsig_0_6z;
  assign celloutsig_1_7z = ~in_data[121];
  assign celloutsig_1_0z = ~in_data[169];
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_0_29z = ~_01_;
  assign celloutsig_0_0z = in_data[88] | ~(in_data[6]);
  assign celloutsig_1_5z = in_data[169] | ~(celloutsig_1_0z);
  assign celloutsig_1_8z = in_data[103] | ~(in_data[169]);
  assign celloutsig_1_14z = celloutsig_1_9z | ~(in_data[169]);
  assign celloutsig_1_16z = celloutsig_1_14z | ~(celloutsig_1_7z);
  assign celloutsig_0_5z = celloutsig_0_2z[20] | ~(celloutsig_0_0z);
  assign celloutsig_0_6z = in_data[33] | ~(in_data[3]);
  reg [12:0] _20_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _20_ <= 13'h0000;
    else _20_ <= celloutsig_0_10z[12:0];
  assign { _03_[12:9], _02_, _03_[7], _00_, _03_[5:3], _01_, _03_[1:0] } = _20_;
  assign celloutsig_1_2z = in_data[152:149] != { in_data[112:110], in_data[169] };
  assign celloutsig_1_9z = { in_data[160:157], in_data[169] } != { in_data[183:182], celloutsig_1_0z, in_data[169], celloutsig_1_5z };
  assign celloutsig_1_19z = { in_data[155:152], celloutsig_1_13z } != { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_16z, celloutsig_1_7z };
  assign celloutsig_0_10z = { in_data[47:35], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z } << { celloutsig_0_2z[23:8], celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[54:30] << in_data[28:4];
  always_latch
    if (!clkin_data[32]) celloutsig_1_10z = 8'h00;
    else if (!clkin_data[96]) celloutsig_1_10z = { celloutsig_1_8z, celloutsig_1_5z, in_data[169], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, in_data[169] };
  assign { _03_[8], _03_[6], _03_[2] } = { _02_, _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
