#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Mon Nov  4 13:33:26 2019
# Process ID: 8016
# Current directory: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23336 C:\Users\ASUS\Desktop\JI\2 SOPHOMORE\19 FALL\VE270\lab5\lab5.xpr
# Log file: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/vivado.log
# Journal file: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.xpr}
INFO: [Project 1-313] Project file moved from 'D:/JI/Courses/19-20_fall/VE270/verilog/lab5' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'lab5.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 826.805 ; gain = 187.559
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/SSD_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/SSD_ten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD_ten
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div500.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div500
INFO: [VRFC 10-311] analyzing module clk_div1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 7d8b409b337b40bb815bd3847d2e6b2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7d8b409b337b40bb815bd3847d2e6b2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'H' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sim_1/new/sim.v:30]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:38]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'Q_L' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'in' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'in' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:39]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:40]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.SSD_ten
Compiling module xil_defaultlib.SSD_ones
Compiling module xil_defaultlib.clk_div500
Compiling module xil_defaultlib.clk_div1
Compiling module xil_defaultlib.lab5
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 826.805 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Nov  4 13:34:21 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1/runme.log
close [ open {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div1.v} w ]
add_files {{C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div1.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div500.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div500.v}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div_500.v} w ]
add_files {{C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div_500.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/SSD_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/SSD_ten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD_ten
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div_500.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_500
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 7d8b409b337b40bb815bd3847d2e6b2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7d8b409b337b40bb815bd3847d2e6b2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'H' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sim_1/new/sim.v:30]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:38]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'Q_L' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'in' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'in' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:39]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:40]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.SSD_ten
Compiling module xil_defaultlib.SSD_ones
Compiling module xil_defaultlib.clk_div_500
Compiling module xil_defaultlib.clk_div1
Compiling module xil_defaultlib.lab5
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 843.672 ; gain = 0.629
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Nov  4 13:40:32 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/SSD_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/SSD_ten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD_ten
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div_500.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_500
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 7d8b409b337b40bb815bd3847d2e6b2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7d8b409b337b40bb815bd3847d2e6b2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'H' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sim_1/new/sim.v:30]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:38]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'Q_L' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'in' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'in' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:39]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:40]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.SSD_ten
Compiling module xil_defaultlib.SSD_ones
Compiling module xil_defaultlib.clk_div_500
Compiling module xil_defaultlib.clk_div1
Compiling module xil_defaultlib.lab5
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 848.340 ; gain = 1.598
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Nov  4 13:48:21 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/SSD_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/SSD_ten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD_ten
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div_500.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_500
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 7d8b409b337b40bb815bd3847d2e6b2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7d8b409b337b40bb815bd3847d2e6b2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'H3' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sim_1/new/sim.v:30]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:40]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'Q_L' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'in' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'in' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.SSD_ten
Compiling module xil_defaultlib.SSD_ones
Compiling module xil_defaultlib.clk_div_500
Compiling module xil_defaultlib.clk_div1
Compiling module xil_defaultlib.lab5
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 934.414 ; gain = 5.688
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/SSD_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/SSD_ten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD_ten
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div_500.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_500
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 7d8b409b337b40bb815bd3847d2e6b2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7d8b409b337b40bb815bd3847d2e6b2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'H3' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sim_1/new/sim.v:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:40]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'Q_L' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'in' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'in' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.SSD_ten
Compiling module xil_defaultlib.SSD_ones
Compiling module xil_defaultlib.clk_div_500
Compiling module xil_defaultlib.clk_div1
Compiling module xil_defaultlib.lab5
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1052.449 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Nov  4 13:54:30 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/SSD_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/SSD_ten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD_ten
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div_500.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_500
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-2458] undeclared symbol Hclk, assumed default net type wire [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sim_1/new/sim.v:30]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 7d8b409b337b40bb815bd3847d2e6b2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7d8b409b337b40bb815bd3847d2e6b2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sim_1/new/sim.v:30]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:39]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'Q_L' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'in' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'in' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:40]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.SSD_ten
Compiling module xil_defaultlib.SSD_ones
Compiling module xil_defaultlib.clk_div_500
Compiling module xil_defaultlib.clk_div1
Compiling module xil_defaultlib.lab5
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1052.449 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/SSD_ones.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD_ones
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/SSD_ten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSD_ten
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/clk_div_500.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div_500
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 7d8b409b337b40bb815bd3847d2e6b2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7d8b409b337b40bb815bd3847d2e6b2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sim_1/new/sim.v:30]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:39]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'Q_L' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'in' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'in' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:40]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'A' [C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/lab5.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ring_counter
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.SSD_ten
Compiling module xil_defaultlib.SSD_ones
Compiling module xil_defaultlib.clk_div_500
Compiling module xil_defaultlib.clk_div1
Compiling module xil_defaultlib.lab5
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1052.449 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon Nov  4 13:58:43 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Nov  4 13:59:24 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov  4 14:00:21 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Nov  4 14:01:00 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov  4 14:04:23 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Nov  4 14:07:13 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov  4 14:08:13 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Nov  4 14:08:49 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1226.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1305.078 ; gain = 0.414
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1305.078 ; gain = 0.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1305.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1469.855 ; gain = 417.406
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {A[3]} {A[2]} {A[1]} {A[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {C0[6]} {C0[5]} {C0[4]} {C0[3]} {C0[2]} {C0[1]} {C0[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {C1[6]} {C1[5]} {C1[4]} {C1[3]} {C1[2]} {C1[1]} {C1[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {C2[6]} {C2[5]} {C2[4]} {C2[3]} {C2[2]} {C2[1]} {C2[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {C3[6]} {C3[5]} {C3[4]} {C3[3]} {C3[2]} {C3[1]} {C3[0]}]]
place_ports {A[3]} W4
place_ports {A[2]} V4
place_ports {A[1]} U4
place_ports {A[0]} U2
place_ports {C0[6]} W7
place_ports {C0[5]} W6
place_ports {C0[4]} U8
place_ports {C0[3]} V8
place_ports {C0[2]} U5
place_ports {C0[1]} V5
place_ports {C0[0]} U7
startgroup
set_property package_pin "" [get_ports [list  {C0[6]}]]
place_ports {C1[6]} W7
endgroup
file mkdir {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/constrs_1/new}
close [ open {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/constrs_1/new/LAB5.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/constrs_1/new/LAB5.xdc}}
set_property target_constrs_file {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/constrs_1/new/LAB5.xdc} [current_fileset -constrset]
save_constraints -force
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov  4 14:23:15 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Nov  4 14:24:08 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov  4 14:25:36 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1/runme.log
close [ open {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/mux.v} w ]
add_files {{C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.srcs/sources_1/new/mux.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov  4 14:39:36 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov  4 14:40:01 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Nov  4 14:40:47 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2035.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2141.781 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2141.781 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {C[6]} {C[5]} {C[4]} {C[3]} {C[2]} {C[1]} {C[0]}]]
place_ports {C[6]} W7
place_ports {C[5]} W6
place_ports {C[4]} U8
place_ports {C[3]} V8
place_ports {C[2]} U5
place_ports {C[1]} V5
place_ports {C[0]} U7
place_ports clk W5
place_ports rst U18
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov  4 14:44:29 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov  4 14:45:53 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Oct 24 2019 at 19:17:01
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Oct 25 2019-09:33:05
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2550.320 ; gain = 1.773
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37ECEA
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/lab5.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1
launch_runs impl_1 -jobs 4
[Mon Nov  4 14:49:36 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Mon Nov  4 14:49:59 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/runme.log
close_hw_manager
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov  4 15:22:35 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Nov  4 15:24:37 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3863.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 3863.953 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 3863.953 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3863.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov  4 15:28:43 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Oct 24 2019 at 19:17:01
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Oct 25 2019-09:33:05
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3911.000 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37ECEA
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/lab5.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/lab5.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37ECEA
reset_run synth_1
launch_runs impl_1 -jobs 4
[Mon Nov  4 15:54:44 2019] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/synth_1/runme.log
[Mon Nov  4 15:54:44 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4025.340 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.055 . Memory (MB): peak = 4025.340 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.056 . Memory (MB): peak = 4025.340 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4025.340 ; gain = 96.891
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov  4 15:56:36 2019] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Desktop/JI/2 SOPHOMORE/19 FALL/VE270/lab5/lab5.runs/impl_1/runme.log
