ARM GAS  C:\Users\073be\AppData\Local\Temp\cc5RoP0a.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_SPI2_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_SPI2_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_SPI2_Init:
  26              	.LFB126:
  27              		.file 1 "Core/Src/periphs/spi.c"
   1:Core/Src/periphs/spi.c **** /**
   2:Core/Src/periphs/spi.c ****   ******************************************************************************
   3:Core/Src/periphs/spi.c ****   * File Name          : SPI.c
   4:Core/Src/periphs/spi.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/periphs/spi.c ****   *                      of the SPI instances.
   6:Core/Src/periphs/spi.c ****   ******************************************************************************
   7:Core/Src/periphs/spi.c ****   * This notice applies to any and all portions of this file
   8:Core/Src/periphs/spi.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Core/Src/periphs/spi.c ****   * USER CODE END. Other portions of this file, whether 
  10:Core/Src/periphs/spi.c ****   * inserted by the user or by software development tools
  11:Core/Src/periphs/spi.c ****   * are owned by their respective copyright owners.
  12:Core/Src/periphs/spi.c ****   *
  13:Core/Src/periphs/spi.c ****   * Copyright (c) 2019 STMicroelectronics International N.V. 
  14:Core/Src/periphs/spi.c ****   * All rights reserved.
  15:Core/Src/periphs/spi.c ****   *
  16:Core/Src/periphs/spi.c ****   * Redistribution and use in source and binary forms, with or without 
  17:Core/Src/periphs/spi.c ****   * modification, are permitted, provided that the following conditions are met:
  18:Core/Src/periphs/spi.c ****   *
  19:Core/Src/periphs/spi.c ****   * 1. Redistribution of source code must retain the above copyright notice, 
  20:Core/Src/periphs/spi.c ****   *    this list of conditions and the following disclaimer.
  21:Core/Src/periphs/spi.c ****   * 2. Redistributions in binary form must reproduce the above copyright notice,
  22:Core/Src/periphs/spi.c ****   *    this list of conditions and the following disclaimer in the documentation
  23:Core/Src/periphs/spi.c ****   *    and/or other materials provided with the distribution.
  24:Core/Src/periphs/spi.c ****   * 3. Neither the name of STMicroelectronics nor the names of other 
  25:Core/Src/periphs/spi.c ****   *    contributors to this software may be used to endorse or promote products 
  26:Core/Src/periphs/spi.c ****   *    derived from this software without specific written permission.
  27:Core/Src/periphs/spi.c ****   * 4. This software, including modifications and/or derivative works of this 
  28:Core/Src/periphs/spi.c ****   *    software, must execute solely and exclusively on microcontroller or
  29:Core/Src/periphs/spi.c ****   *    microprocessor devices manufactured by or for STMicroelectronics.
  30:Core/Src/periphs/spi.c ****   * 5. Redistribution and use of this software other than as permitted under 
  31:Core/Src/periphs/spi.c ****   *    this license is void and will automatically terminate your rights under 
ARM GAS  C:\Users\073be\AppData\Local\Temp\cc5RoP0a.s 			page 2


  32:Core/Src/periphs/spi.c ****   *    this license. 
  33:Core/Src/periphs/spi.c ****   *
  34:Core/Src/periphs/spi.c ****   * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" 
  35:Core/Src/periphs/spi.c ****   * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT 
  36:Core/Src/periphs/spi.c ****   * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A 
  37:Core/Src/periphs/spi.c ****   * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY
  38:Core/Src/periphs/spi.c ****   * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT 
  39:Core/Src/periphs/spi.c ****   * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  40:Core/Src/periphs/spi.c ****   * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  41:Core/Src/periphs/spi.c ****   * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, 
  42:Core/Src/periphs/spi.c ****   * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF 
  43:Core/Src/periphs/spi.c ****   * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING 
  44:Core/Src/periphs/spi.c ****   * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
  45:Core/Src/periphs/spi.c ****   * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  46:Core/Src/periphs/spi.c ****   *
  47:Core/Src/periphs/spi.c ****   ******************************************************************************
  48:Core/Src/periphs/spi.c ****   */
  49:Core/Src/periphs/spi.c **** 
  50:Core/Src/periphs/spi.c **** /* Includes ------------------------------------------------------------------*/
  51:Core/Src/periphs/spi.c **** #include "spi.h"
  52:Core/Src/periphs/spi.c **** 
  53:Core/Src/periphs/spi.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/periphs/spi.c **** 
  55:Core/Src/periphs/spi.c **** /* USER CODE END 0 */
  56:Core/Src/periphs/spi.c **** 
  57:Core/Src/periphs/spi.c **** SPI_HandleTypeDef hspi2;
  58:Core/Src/periphs/spi.c **** 
  59:Core/Src/periphs/spi.c **** /* SPI2 init function */
  60:Core/Src/periphs/spi.c **** void MX_SPI2_Init(void)
  61:Core/Src/periphs/spi.c **** {
  28              		.loc 1 61 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  62:Core/Src/periphs/spi.c **** 
  63:Core/Src/periphs/spi.c ****   hspi2.Instance = SPI2;
  37              		.loc 1 63 0
  38 0002 0D48     		ldr	r0, .L5
  39 0004 0D4B     		ldr	r3, .L5+4
  40 0006 0360     		str	r3, [r0]
  64:Core/Src/periphs/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
  41              		.loc 1 64 0
  42 0008 4FF48273 		mov	r3, #260
  43 000c 4360     		str	r3, [r0, #4]
  65:Core/Src/periphs/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  44              		.loc 1 65 0
  45 000e 0023     		movs	r3, #0
  46 0010 8360     		str	r3, [r0, #8]
  66:Core/Src/periphs/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  47              		.loc 1 66 0
  48 0012 C360     		str	r3, [r0, #12]
  67:Core/Src/periphs/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
ARM GAS  C:\Users\073be\AppData\Local\Temp\cc5RoP0a.s 			page 3


  49              		.loc 1 67 0
  50 0014 0361     		str	r3, [r0, #16]
  68:Core/Src/periphs/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  51              		.loc 1 68 0
  52 0016 4361     		str	r3, [r0, #20]
  69:Core/Src/periphs/spi.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
  53              		.loc 1 69 0
  54 0018 4FF40072 		mov	r2, #512
  55 001c 8261     		str	r2, [r0, #24]
  70:Core/Src/periphs/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  56              		.loc 1 70 0
  57 001e C361     		str	r3, [r0, #28]
  71:Core/Src/periphs/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  58              		.loc 1 71 0
  59 0020 0362     		str	r3, [r0, #32]
  72:Core/Src/periphs/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  60              		.loc 1 72 0
  61 0022 4362     		str	r3, [r0, #36]
  73:Core/Src/periphs/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  62              		.loc 1 73 0
  63 0024 8362     		str	r3, [r0, #40]
  74:Core/Src/periphs/spi.c ****   hspi2.Init.CRCPolynomial = 10;
  64              		.loc 1 74 0
  65 0026 0A23     		movs	r3, #10
  66 0028 C362     		str	r3, [r0, #44]
  75:Core/Src/periphs/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
  67              		.loc 1 75 0
  68 002a FFF7FEFF 		bl	HAL_SPI_Init
  69              	.LVL0:
  70 002e 00B9     		cbnz	r0, .L4
  71              	.L1:
  76:Core/Src/periphs/spi.c ****   {
  77:Core/Src/periphs/spi.c ****     Error_Handler();
  78:Core/Src/periphs/spi.c ****   }
  79:Core/Src/periphs/spi.c **** 
  80:Core/Src/periphs/spi.c **** }
  72              		.loc 1 80 0
  73 0030 08BD     		pop	{r3, pc}
  74              	.L4:
  77:Core/Src/periphs/spi.c ****   }
  75              		.loc 1 77 0
  76 0032 FFF7FEFF 		bl	Error_Handler
  77              	.LVL1:
  78              		.loc 1 80 0
  79 0036 FBE7     		b	.L1
  80              	.L6:
  81              		.align	2
  82              	.L5:
  83 0038 00000000 		.word	hspi2
  84 003c 00380040 		.word	1073756160
  85              		.cfi_endproc
  86              	.LFE126:
  88              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  89              		.align	1
  90              		.global	HAL_SPI_MspInit
  91              		.syntax unified
  92              		.thumb
ARM GAS  C:\Users\073be\AppData\Local\Temp\cc5RoP0a.s 			page 4


  93              		.thumb_func
  94              		.fpu fpv4-sp-d16
  96              	HAL_SPI_MspInit:
  97              	.LFB127:
  81:Core/Src/periphs/spi.c **** 
  82:Core/Src/periphs/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  83:Core/Src/periphs/spi.c **** {
  98              		.loc 1 83 0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 32
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              	.LVL2:
 103 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 104              	.LCFI1:
 105              		.cfi_def_cfa_offset 20
 106              		.cfi_offset 4, -20
 107              		.cfi_offset 5, -16
 108              		.cfi_offset 6, -12
 109              		.cfi_offset 7, -8
 110              		.cfi_offset 14, -4
 111 0002 89B0     		sub	sp, sp, #36
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 56
  84:Core/Src/periphs/spi.c **** 
  85:Core/Src/periphs/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 114              		.loc 1 85 0
 115 0004 0023     		movs	r3, #0
 116 0006 0393     		str	r3, [sp, #12]
 117 0008 0493     		str	r3, [sp, #16]
 118 000a 0593     		str	r3, [sp, #20]
 119 000c 0693     		str	r3, [sp, #24]
 120 000e 0793     		str	r3, [sp, #28]
  86:Core/Src/periphs/spi.c ****   if(spiHandle->Instance==SPI2)
 121              		.loc 1 86 0
 122 0010 0268     		ldr	r2, [r0]
 123 0012 1F4B     		ldr	r3, .L11
 124 0014 9A42     		cmp	r2, r3
 125 0016 01D0     		beq	.L10
 126              	.LVL3:
 127              	.L7:
  87:Core/Src/periphs/spi.c ****   {
  88:Core/Src/periphs/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
  89:Core/Src/periphs/spi.c **** 
  90:Core/Src/periphs/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
  91:Core/Src/periphs/spi.c ****     /* SPI2 clock enable */
  92:Core/Src/periphs/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
  93:Core/Src/periphs/spi.c ****   
  94:Core/Src/periphs/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  95:Core/Src/periphs/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  96:Core/Src/periphs/spi.c ****     /**SPI2 GPIO Configuration    
  97:Core/Src/periphs/spi.c ****     PC2     ------> SPI2_MISO
  98:Core/Src/periphs/spi.c ****     PC3     ------> SPI2_MOSI
  99:Core/Src/periphs/spi.c ****     PB13     ------> SPI2_SCK 
 100:Core/Src/periphs/spi.c ****     */
 101:Core/Src/periphs/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 102:Core/Src/periphs/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 103:Core/Src/periphs/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\073be\AppData\Local\Temp\cc5RoP0a.s 			page 5


 104:Core/Src/periphs/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 105:Core/Src/periphs/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 106:Core/Src/periphs/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 107:Core/Src/periphs/spi.c **** 
 108:Core/Src/periphs/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
 109:Core/Src/periphs/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 110:Core/Src/periphs/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 111:Core/Src/periphs/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 112:Core/Src/periphs/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 113:Core/Src/periphs/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 114:Core/Src/periphs/spi.c **** 
 115:Core/Src/periphs/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 116:Core/Src/periphs/spi.c **** 
 117:Core/Src/periphs/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
 118:Core/Src/periphs/spi.c ****   }
 119:Core/Src/periphs/spi.c **** }
 128              		.loc 1 119 0
 129 0018 09B0     		add	sp, sp, #36
 130              	.LCFI3:
 131              		.cfi_remember_state
 132              		.cfi_def_cfa_offset 20
 133              		@ sp needed
 134 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 135              	.LVL4:
 136              	.L10:
 137              	.LCFI4:
 138              		.cfi_restore_state
 139              	.LBB2:
  92:Core/Src/periphs/spi.c ****   
 140              		.loc 1 92 0
 141 001c 0024     		movs	r4, #0
 142 001e 0094     		str	r4, [sp]
 143 0020 03F50033 		add	r3, r3, #131072
 144 0024 1A6C     		ldr	r2, [r3, #64]
 145 0026 42F48042 		orr	r2, r2, #16384
 146 002a 1A64     		str	r2, [r3, #64]
 147 002c 1A6C     		ldr	r2, [r3, #64]
 148 002e 02F48042 		and	r2, r2, #16384
 149 0032 0092     		str	r2, [sp]
 150 0034 009A     		ldr	r2, [sp]
 151              	.LBE2:
 152              	.LBB3:
  94:Core/Src/periphs/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 153              		.loc 1 94 0
 154 0036 0194     		str	r4, [sp, #4]
 155 0038 1A6B     		ldr	r2, [r3, #48]
 156 003a 42F00402 		orr	r2, r2, #4
 157 003e 1A63     		str	r2, [r3, #48]
 158 0040 1A6B     		ldr	r2, [r3, #48]
 159 0042 02F00402 		and	r2, r2, #4
 160 0046 0192     		str	r2, [sp, #4]
 161 0048 019A     		ldr	r2, [sp, #4]
 162              	.LBE3:
 163              	.LBB4:
  95:Core/Src/periphs/spi.c ****     /**SPI2 GPIO Configuration    
 164              		.loc 1 95 0
 165 004a 0294     		str	r4, [sp, #8]
ARM GAS  C:\Users\073be\AppData\Local\Temp\cc5RoP0a.s 			page 6


 166 004c 1A6B     		ldr	r2, [r3, #48]
 167 004e 42F00202 		orr	r2, r2, #2
 168 0052 1A63     		str	r2, [r3, #48]
 169 0054 1B6B     		ldr	r3, [r3, #48]
 170 0056 03F00203 		and	r3, r3, #2
 171 005a 0293     		str	r3, [sp, #8]
 172 005c 029B     		ldr	r3, [sp, #8]
 173              	.LBE4:
 101:Core/Src/periphs/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 174              		.loc 1 101 0
 175 005e 0C23     		movs	r3, #12
 176 0060 0393     		str	r3, [sp, #12]
 102:Core/Src/periphs/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 177              		.loc 1 102 0
 178 0062 0227     		movs	r7, #2
 179 0064 0497     		str	r7, [sp, #16]
 104:Core/Src/periphs/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 180              		.loc 1 104 0
 181 0066 0326     		movs	r6, #3
 182 0068 0696     		str	r6, [sp, #24]
 105:Core/Src/periphs/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 183              		.loc 1 105 0
 184 006a 0525     		movs	r5, #5
 185 006c 0795     		str	r5, [sp, #28]
 106:Core/Src/periphs/spi.c **** 
 186              		.loc 1 106 0
 187 006e 0DEB0301 		add	r1, sp, r3
 188 0072 0848     		ldr	r0, .L11+4
 189              	.LVL5:
 190 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL6:
 108:Core/Src/periphs/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 192              		.loc 1 108 0
 193 0078 4FF40053 		mov	r3, #8192
 194 007c 0393     		str	r3, [sp, #12]
 109:Core/Src/periphs/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 195              		.loc 1 109 0
 196 007e 0497     		str	r7, [sp, #16]
 110:Core/Src/periphs/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 197              		.loc 1 110 0
 198 0080 0594     		str	r4, [sp, #20]
 111:Core/Src/periphs/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 199              		.loc 1 111 0
 200 0082 0696     		str	r6, [sp, #24]
 112:Core/Src/periphs/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 201              		.loc 1 112 0
 202 0084 0795     		str	r5, [sp, #28]
 113:Core/Src/periphs/spi.c **** 
 203              		.loc 1 113 0
 204 0086 03A9     		add	r1, sp, #12
 205 0088 0348     		ldr	r0, .L11+8
 206 008a FFF7FEFF 		bl	HAL_GPIO_Init
 207              	.LVL7:
 208              		.loc 1 119 0
 209 008e C3E7     		b	.L7
 210              	.L12:
 211              		.align	2
ARM GAS  C:\Users\073be\AppData\Local\Temp\cc5RoP0a.s 			page 7


 212              	.L11:
 213 0090 00380040 		.word	1073756160
 214 0094 00080240 		.word	1073874944
 215 0098 00040240 		.word	1073873920
 216              		.cfi_endproc
 217              	.LFE127:
 219              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 220              		.align	1
 221              		.global	HAL_SPI_MspDeInit
 222              		.syntax unified
 223              		.thumb
 224              		.thumb_func
 225              		.fpu fpv4-sp-d16
 227              	HAL_SPI_MspDeInit:
 228              	.LFB128:
 120:Core/Src/periphs/spi.c **** 
 121:Core/Src/periphs/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 122:Core/Src/periphs/spi.c **** {
 229              		.loc 1 122 0
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 0
 232              		@ frame_needed = 0, uses_anonymous_args = 0
 233              	.LVL8:
 234 0000 08B5     		push	{r3, lr}
 235              	.LCFI5:
 236              		.cfi_def_cfa_offset 8
 237              		.cfi_offset 3, -8
 238              		.cfi_offset 14, -4
 123:Core/Src/periphs/spi.c **** 
 124:Core/Src/periphs/spi.c ****   if(spiHandle->Instance==SPI2)
 239              		.loc 1 124 0
 240 0002 0268     		ldr	r2, [r0]
 241 0004 094B     		ldr	r3, .L17
 242 0006 9A42     		cmp	r2, r3
 243 0008 00D0     		beq	.L16
 244              	.LVL9:
 245              	.L13:
 125:Core/Src/periphs/spi.c ****   {
 126:Core/Src/periphs/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 127:Core/Src/periphs/spi.c **** 
 128:Core/Src/periphs/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 129:Core/Src/periphs/spi.c ****     /* Peripheral clock disable */
 130:Core/Src/periphs/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 131:Core/Src/periphs/spi.c ****   
 132:Core/Src/periphs/spi.c ****     /**SPI2 GPIO Configuration    
 133:Core/Src/periphs/spi.c ****     PC2     ------> SPI2_MISO
 134:Core/Src/periphs/spi.c ****     PC3     ------> SPI2_MOSI
 135:Core/Src/periphs/spi.c ****     PB13     ------> SPI2_SCK 
 136:Core/Src/periphs/spi.c ****     */
 137:Core/Src/periphs/spi.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2|GPIO_PIN_3);
 138:Core/Src/periphs/spi.c **** 
 139:Core/Src/periphs/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_13);
 140:Core/Src/periphs/spi.c **** 
 141:Core/Src/periphs/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 142:Core/Src/periphs/spi.c **** 
 143:Core/Src/periphs/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 144:Core/Src/periphs/spi.c ****   }
ARM GAS  C:\Users\073be\AppData\Local\Temp\cc5RoP0a.s 			page 8


 145:Core/Src/periphs/spi.c **** } 
 246              		.loc 1 145 0
 247 000a 08BD     		pop	{r3, pc}
 248              	.LVL10:
 249              	.L16:
 130:Core/Src/periphs/spi.c ****   
 250              		.loc 1 130 0
 251 000c 084A     		ldr	r2, .L17+4
 252 000e 136C     		ldr	r3, [r2, #64]
 253 0010 23F48043 		bic	r3, r3, #16384
 254 0014 1364     		str	r3, [r2, #64]
 137:Core/Src/periphs/spi.c **** 
 255              		.loc 1 137 0
 256 0016 0C21     		movs	r1, #12
 257 0018 0648     		ldr	r0, .L17+8
 258              	.LVL11:
 259 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 260              	.LVL12:
 139:Core/Src/periphs/spi.c **** 
 261              		.loc 1 139 0
 262 001e 4FF40051 		mov	r1, #8192
 263 0022 0548     		ldr	r0, .L17+12
 264 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 265              	.LVL13:
 266              		.loc 1 145 0
 267 0028 EFE7     		b	.L13
 268              	.L18:
 269 002a 00BF     		.align	2
 270              	.L17:
 271 002c 00380040 		.word	1073756160
 272 0030 00380240 		.word	1073887232
 273 0034 00080240 		.word	1073874944
 274 0038 00040240 		.word	1073873920
 275              		.cfi_endproc
 276              	.LFE128:
 278              		.comm	hspi2,88,4
 279              		.text
 280              	.Letext0:
 281              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\
 282              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\
 283              		.file 4 "C:/Users/n-is/STM32Cube/Repository/STM32Cube_FW_F4_V1.23.0/Drivers/CMSIS/Include/core_cm4
 284              		.file 5 "C:/Users/n-is/STM32Cube/Repository/STM32Cube_FW_F4_V1.23.0/Drivers/CMSIS/Device/ST/STM32F
 285              		.file 6 "C:/Users/n-is/STM32Cube/Repository/STM32Cube_FW_F4_V1.23.0/Drivers/CMSIS/Device/ST/STM32F
 286              		.file 7 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\
 287              		.file 8 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include\
 288              		.file 9 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\lib\\gcc\\arm-none-eabi
 289              		.file 10 "c:\\program files (x86)\\gnu tools arm embedded\\7 2017-q4-major\\arm-none-eabi\\include
 290              		.file 11 "C:/Users/n-is/STM32Cube/Repository/STM32Cube_FW_F4_V1.23.0/Drivers/STM32F4xx_HAL_Driver/
 291              		.file 12 "C:/Users/n-is/STM32Cube/Repository/STM32Cube_FW_F4_V1.23.0/Drivers/STM32F4xx_HAL_Driver/
 292              		.file 13 "C:/Users/n-is/STM32Cube/Repository/STM32Cube_FW_F4_V1.23.0/Drivers/STM32F4xx_HAL_Driver/
 293              		.file 14 "C:/Users/n-is/STM32Cube/Repository/STM32Cube_FW_F4_V1.23.0/Drivers/STM32F4xx_HAL_Driver/
 294              		.file 15 "Core/Inc/periphs/spi.h"
 295              		.file 16 "Core/Inc/main.h"
ARM GAS  C:\Users\073be\AppData\Local\Temp\cc5RoP0a.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
C:\Users\073be\AppData\Local\Temp\cc5RoP0a.s:18     .text.MX_SPI2_Init:00000000 $t
C:\Users\073be\AppData\Local\Temp\cc5RoP0a.s:25     .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\073be\AppData\Local\Temp\cc5RoP0a.s:83     .text.MX_SPI2_Init:00000038 $d
                            *COM*:00000058 hspi2
C:\Users\073be\AppData\Local\Temp\cc5RoP0a.s:89     .text.HAL_SPI_MspInit:00000000 $t
C:\Users\073be\AppData\Local\Temp\cc5RoP0a.s:96     .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\073be\AppData\Local\Temp\cc5RoP0a.s:213    .text.HAL_SPI_MspInit:00000090 $d
C:\Users\073be\AppData\Local\Temp\cc5RoP0a.s:220    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\073be\AppData\Local\Temp\cc5RoP0a.s:227    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\073be\AppData\Local\Temp\cc5RoP0a.s:271    .text.HAL_SPI_MspDeInit:0000002c $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
