
*** Running vivado
    with args -log FFT_Microblaze_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FFT_Microblaze_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source FFT_Microblaze_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/FFT_Butterfly_Axi_Lite_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_butterfly_Axi_Lite_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo_1/fft_butterlfy_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Vrael/Desktop/FFT_Project/module_sim/ip_repo/fft_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado_2018_3/Vivado/2018.3/data/ip'.
Command: synth_design -top FFT_Microblaze_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3332 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 413.098 ; gain = 103.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FFT_Microblaze_wrapper' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v:27]
INFO: [Synth 8-6157] synthesizing module 'FFT_Microblaze' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v:13]
INFO: [Synth 8-6157] synthesizing module 'FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0' (1#1) [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FFT_Microblaze_clk_wiz_1_0' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FFT_Microblaze_clk_wiz_1_0' (2#1) [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'FFT_Microblaze_mdm_1_0' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT_Microblaze_mdm_1_0' (3#1) [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FFT_Microblaze_microblaze_0_0' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT_Microblaze_microblaze_0_0' (4#1) [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'FFT_Microblaze_microblaze_0_0' requires 52 connections, but only 51 given [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v:145]
INFO: [Synth 8-6157] synthesizing module 'FFT_Microblaze_microblaze_0_axi_periph_0' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v:275]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1OEXH0O' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v:729]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1OEXH0O' (5#1) [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v:729]
INFO: [Synth 8-6155] done synthesizing module 'FFT_Microblaze_microblaze_0_axi_periph_0' (6#1) [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v:275]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_5Y9IZX' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v:495]
INFO: [Synth 8-6157] synthesizing module 'FFT_Microblaze_dlmb_bram_if_cntlr_0' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT_Microblaze_dlmb_bram_if_cntlr_0' (7#1) [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FFT_Microblaze_dlmb_v10_0' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT_Microblaze_dlmb_v10_0' (8#1) [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'FFT_Microblaze_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v:641]
INFO: [Synth 8-6157] synthesizing module 'FFT_Microblaze_ilmb_bram_if_cntlr_0' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT_Microblaze_ilmb_bram_if_cntlr_0' (9#1) [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FFT_Microblaze_ilmb_v10_0' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT_Microblaze_ilmb_v10_0' (10#1) [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'FFT_Microblaze_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v:687]
INFO: [Synth 8-6157] synthesizing module 'FFT_Microblaze_lmb_bram_0' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT_Microblaze_lmb_bram_0' (11#1) [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'FFT_Microblaze_lmb_bram_0' requires 16 connections, but only 14 given [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v:712]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_5Y9IZX' (12#1) [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v:495]
INFO: [Synth 8-6157] synthesizing module 'FFT_Microblaze_rst_clk_wiz_1_100M_0' [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FFT_Microblaze_rst_clk_wiz_1_100M_0' (13#1) [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/.Xil/Vivado-2708-DESKTOP-DJCF65G/realtime/FFT_Microblaze_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'FFT_Microblaze_rst_clk_wiz_1_100M_0' requires 10 connections, but only 8 given [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v:264]
INFO: [Synth 8-6155] done synthesizing module 'FFT_Microblaze' (14#1) [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/synth/FFT_Microblaze.v:13]
INFO: [Synth 8-6155] done synthesizing module 'FFT_Microblaze_wrapper' (15#1) [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/hdl/FFT_Microblaze_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1OEXH0O has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1OEXH0O has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1OEXH0O has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1OEXH0O has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design FFT_Microblaze_microblaze_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design FFT_Microblaze_microblaze_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 469.594 ; gain = 159.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 469.594 ; gain = 159.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 469.594 ; gain = 159.813
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0_in_context.xdc] for cell 'FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0'
Finished Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0/FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0_in_context.xdc] for cell 'FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0'
Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_microblaze_0_0/FFT_Microblaze_microblaze_0_0/FFT_Microblaze_microblaze_0_0_in_context.xdc] for cell 'FFT_Microblaze_i/microblaze_0'
Finished Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_microblaze_0_0/FFT_Microblaze_microblaze_0_0/FFT_Microblaze_microblaze_0_0_in_context.xdc] for cell 'FFT_Microblaze_i/microblaze_0'
Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_dlmb_v10_0/FFT_Microblaze_dlmb_v10_0/FFT_Microblaze_dlmb_v10_0_in_context.xdc] for cell 'FFT_Microblaze_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_dlmb_v10_0/FFT_Microblaze_dlmb_v10_0/FFT_Microblaze_dlmb_v10_0_in_context.xdc] for cell 'FFT_Microblaze_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_ilmb_v10_0/FFT_Microblaze_ilmb_v10_0/FFT_Microblaze_dlmb_v10_0_in_context.xdc] for cell 'FFT_Microblaze_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_ilmb_v10_0/FFT_Microblaze_ilmb_v10_0/FFT_Microblaze_dlmb_v10_0_in_context.xdc] for cell 'FFT_Microblaze_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_dlmb_bram_if_cntlr_0/FFT_Microblaze_dlmb_bram_if_cntlr_0/FFT_Microblaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'FFT_Microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_dlmb_bram_if_cntlr_0/FFT_Microblaze_dlmb_bram_if_cntlr_0/FFT_Microblaze_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'FFT_Microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_ilmb_bram_if_cntlr_0/FFT_Microblaze_ilmb_bram_if_cntlr_0/FFT_Microblaze_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'FFT_Microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_ilmb_bram_if_cntlr_0/FFT_Microblaze_ilmb_bram_if_cntlr_0/FFT_Microblaze_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'FFT_Microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_lmb_bram_0/FFT_Microblaze_lmb_bram_0/FFT_Microblaze_lmb_bram_0_in_context.xdc] for cell 'FFT_Microblaze_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_lmb_bram_0/FFT_Microblaze_lmb_bram_0/FFT_Microblaze_lmb_bram_0_in_context.xdc] for cell 'FFT_Microblaze_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_mdm_1_0/FFT_Microblaze_mdm_1_0/FFT_Microblaze_mdm_1_0_in_context.xdc] for cell 'FFT_Microblaze_i/mdm_1'
Finished Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_mdm_1_0/FFT_Microblaze_mdm_1_0/FFT_Microblaze_mdm_1_0_in_context.xdc] for cell 'FFT_Microblaze_i/mdm_1'
Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_in_context.xdc] for cell 'FFT_Microblaze_i/clk_wiz_1'
Finished Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_in_context.xdc] for cell 'FFT_Microblaze_i/clk_wiz_1'
Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_rst_clk_wiz_1_100M_0/FFT_Microblaze_rst_clk_wiz_1_100M_0/FFT_Zynq_rst_ps7_0_100M_0_in_context.xdc] for cell 'FFT_Microblaze_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_rst_clk_wiz_1_100M_0/FFT_Microblaze_rst_clk_wiz_1_100M_0/FFT_Zynq_rst_ps7_0_100M_0_in_context.xdc] for cell 'FFT_Microblaze_i/rst_clk_wiz_1_100M'
Parsing XDC File [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 785.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 785.992 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 785.992 ; gain = 0.008
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'FFT_Microblaze_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 787.309 ; gain = 477.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 787.309 ; gain = 477.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_clk_n. (constraint file  c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_clk_n. (constraint file  c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for diff_clock_rtl_clk_p. (constraint file  c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for diff_clock_rtl_clk_p. (constraint file  c:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.srcs/sources_1/bd/FFT_Microblaze/ip/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0/FFT_Microblaze_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for FFT_Microblaze_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FFT_Microblaze_i/FFT_Butterfly_Axi_Li_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FFT_Microblaze_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FFT_Microblaze_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FFT_Microblaze_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FFT_Microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FFT_Microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FFT_Microblaze_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FFT_Microblaze_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FFT_Microblaze_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FFT_Microblaze_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for FFT_Microblaze_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 787.309 ; gain = 477.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 787.309 ; gain = 477.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design FFT_Microblaze_microblaze_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design FFT_Microblaze_microblaze_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design FFT_Microblaze_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design FFT_Microblaze_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design FFT_Microblaze_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design FFT_Microblaze_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 787.309 ; gain = 477.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'FFT_Microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'FFT_Microblaze_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'FFT_Microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'FFT_Microblaze_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'FFT_Microblaze_i/mdm_1/Dbg_Clk_0' to pin 'FFT_Microblaze_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'FFT_Microblaze_i/mdm_1/Dbg_Update_0' to pin 'FFT_Microblaze_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'FFT_Microblaze_i/clk_wiz_1/clk_out1' to pin 'FFT_Microblaze_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 812.766 ; gain = 502.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 812.766 ; gain = 502.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 822.938 ; gain = 513.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 822.938 ; gain = 513.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 822.938 ; gain = 513.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 822.938 ; gain = 513.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 822.938 ; gain = 513.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 822.938 ; gain = 513.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 822.938 ; gain = 513.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------+----------+
|      |BlackBox name                           |Instances |
+------+----------------------------------------+----------+
|1     |FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 |         1|
|2     |FFT_Microblaze_clk_wiz_1_0              |         1|
|3     |FFT_Microblaze_mdm_1_0                  |         1|
|4     |FFT_Microblaze_microblaze_0_0           |         1|
|5     |FFT_Microblaze_rst_clk_wiz_1_100M_0     |         1|
|6     |FFT_Microblaze_dlmb_bram_if_cntlr_0     |         1|
|7     |FFT_Microblaze_dlmb_v10_0               |         1|
|8     |FFT_Microblaze_ilmb_bram_if_cntlr_0     |         1|
|9     |FFT_Microblaze_ilmb_v10_0               |         1|
|10    |FFT_Microblaze_lmb_bram_0               |         1|
+------+----------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |FFT_Microblaze_FFT_Butterfly_Axi_Li_0_0 |     1|
|2     |FFT_Microblaze_clk_wiz_1_0              |     1|
|3     |FFT_Microblaze_dlmb_bram_if_cntlr_0     |     1|
|4     |FFT_Microblaze_dlmb_v10_0               |     1|
|5     |FFT_Microblaze_ilmb_bram_if_cntlr_0     |     1|
|6     |FFT_Microblaze_ilmb_v10_0               |     1|
|7     |FFT_Microblaze_lmb_bram_0               |     1|
|8     |FFT_Microblaze_mdm_1_0                  |     1|
|9     |FFT_Microblaze_microblaze_0_0           |     1|
|10    |FFT_Microblaze_rst_clk_wiz_1_100M_0     |     1|
|11    |IBUF                                    |     2|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------------------------+------+
|      |Instance                      |Module                                   |Cells |
+------+------------------------------+-----------------------------------------+------+
|1     |top                           |                                         |   781|
|2     |  FFT_Microblaze_i            |FFT_Microblaze                           |   779|
|3     |    microblaze_0_axi_periph   |FFT_Microblaze_microblaze_0_axi_periph_0 |     0|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_5Y9IZX     |   496|
+------+------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 822.938 ; gain = 513.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 822.938 ; gain = 195.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 822.938 ; gain = 513.156
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 837.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 837.074 ; gain = 532.258
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 837.074 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vrael/Desktop/FFT_Project/module_sim/fft_module/fft_module.runs/synth_1/FFT_Microblaze_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FFT_Microblaze_wrapper_utilization_synth.rpt -pb FFT_Microblaze_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  9 15:07:28 2021...
