// Seed: 2456217278
module module_0 (
    input tri1 void id_0,
    input supply1 id_1,
    input wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri id_5,
    output tri id_6,
    output supply0 id_7,
    input uwire id_8,
    input supply1 id_9,
    input wire id_10,
    input wand id_11
);
  wire id_13;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    output logic id_2,
    input tri id_3,
    input wand id_4,
    output wand id_5,
    output uwire id_6,
    output tri id_7,
    input supply1 id_8,
    input wor id_9,
    input tri id_10,
    input tri0 id_11,
    input tri id_12,
    input wire id_13,
    output tri0 id_14,
    input supply1 id_15,
    input wand id_16,
    output tri id_17
);
  initial $unsigned(90);
  ;
  uwire id_19;
  logic id_20;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_15,
      id_4,
      id_4,
      id_15,
      id_6,
      id_7,
      id_15,
      id_9,
      id_12,
      id_0
  );
  assign modCall_1.id_5 = 0;
  assign id_19 = 1;
  always id_2 = 1'd0;
endmodule
