;***********************************************************************************
; Copyright 2018 ON Semiconductor.  All rights reserved.
;
; This software and/or documentation is licensed by ON Semiconductor under limited
; terms and conditions. The terms and conditions pertaining to the software and/or
; documentation are available at http://www.onsemi.com/site/pdf/ONSEMI_T&C.pdf
; ("ON Semiconductor Standard Terms and Conditions of Sale, Section 8 Software").
; Do not use this software and/or documentation unless you have carefully read and
; you agree to the limited terms and conditions. By using this software and/or
; documentation, you agree to the limited terms and conditions.
;*************************************************************************************

;!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
; DO NOT EDIT - This file is auto-generated by the generate_headers.py script
;!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

;-------------------------------------------------------------------------------
;    CORE Section
;-------------------------------------------------------------------------------

CRYPTO_CCORE_ROM_BASE           EQU  0x00000000
CRYPTO_CCORE_SRAM_BASE          EQU  0x20000000
CRYPTO_ICORE_BASE               EQU  0x3FFF0000
CRYPTO_CCORE_PERIPHERALS_BASE   EQU  0x40000000
CRYPTO_CCORE_MCU_SYSCTRL_BASE   EQU  0x40010000

;-------------------------------------------------------------------------------
;    PERIPHERALS Section
;-------------------------------------------------------------------------------

CRYPTOCELL_CORE_BASE            EQU  (CRYPTO_CCORE_PERIPHERALS_BASE + 0x0000)
CRYPTO_VCORE_BASE               EQU  (CRYPTO_CCORE_PERIPHERALS_BASE + 0x4000)
CRYPTOCELL_CORE_RO_BASE         EQU  (CRYPTO_CCORE_PERIPHERALS_BASE + 0x5000)
DEBUG_UART_REG_BASE             EQU  (CRYPTO_CCORE_PERIPHERALS_BASE + 0xC000)
TIMER_REG_BASE                  EQU  (CRYPTO_CCORE_PERIPHERALS_BASE + 0xD000)
WATCHDOG_REG_BASE               EQU  (CRYPTO_CCORE_PERIPHERALS_BASE + 0xE000)

;-------------------------------------------------------------------------------
;    CRYPTO_ICORE Section
;-------------------------------------------------------------------------------

CRYPTO_ICORE_REG_BASE           EQU  (CRYPTO_ICORE_BASE + 0x0000)
CRYPTO_ICORE_SHARED_RAM         EQU  (CRYPTO_ICORE_BASE + 0x1000)
CRYPTO_ICORE_SHARED_RAM_SIZE_BYTES  EQU  4096

;-------------------------------------------------------------------------------
;    CRYPTO_OTPM Section
;-------------------------------------------------------------------------------

CRYPTO_OTPM_DATA                EQU  (CRYPTOCELL_CORE_BASE + 0x2000)
CRYPTO_OTPM_REG_BASE            EQU  (CRYPTOCELL_CORE_BASE + 0x3F80)

;-------------------------------------------------------------------------------
;    CRYPTO_VCORE Section
;-------------------------------------------------------------------------------

CRYPTO_VCORE_REG_BASE           EQU  (CRYPTO_VCORE_BASE + 0x0000)

;-------------------------------------------------------------------------------
;    MCU_SYSCTRL Section
;-------------------------------------------------------------------------------

MCU_SYSCTRL_REG_BASE            EQU  (CRYPTO_CCORE_MCU_SYSCTRL_BASE + 0x0000)
PATCHER_REG_BASE                EQU  (CRYPTO_CCORE_MCU_SYSCTRL_BASE + 0x0020)

;-------------------------------------------------------------------------------
;    PATCH Section
;-------------------------------------------------------------------------------

PATCH_BASE                      EQU  (CRYPTO_CCORE_SRAM_BASE + 0x0000)
PATCH_TABLE_BASE                EQU  (PATCH_BASE)

                END
