

../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr.sv:123:  Missing models
Line: 123
Line: 167
Line: 183
Line: 217
Line: 235
File coverage: 96%


../src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic_reg_pkg.sv:18:  Missing models
Line: 18
Line: 22
Line: 26
Line: 30
Line: 34
Line: 38
Line: 42
Line: 46
Line: 50
Line: 54
Line: 58
Line: 62
Line: 66
Line: 70
Line: 74
Line: 78
Line: 82
Line: 86
Line: 90
Line: 94
Line: 98
Line: 102
Line: 106
Line: 110
Line: 114
Line: 118
Line: 122
Line: 126
Line: 130
Line: 134
Line: 138
Line: 142
Line: 146
Line: 150
Line: 154
Line: 158
Line: 162
Line: 166
Line: 170
Line: 174
Line: 178
Line: 182
Line: 186
Line: 190
Line: 194
Line: 198
Line: 202
Line: 206
Line: 210
Line: 214
Line: 218
Line: 222
Line: 226
Line: 230
Line: 234
Line: 238
Line: 242
Line: 246
Line: 250
Line: 254
Line: 258
Line: 262
Line: 266
Line: 270
Line: 274
Line: 278
Line: 282
Line: 286
Line: 290
Line: 294
Line: 298
Line: 302
Line: 306
Line: 310
Line: 314
Line: 318
Line: 322
Line: 326
Line: 330
Line: 334
Line: 338
Line: 342
Line: 346
Line: 350
Line: 356
Line: 360
Line: 366
Line: 370
Line: 463
Line: 471
File coverage: 86%


../src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic_reg_top.sv:52:  Missing models
Line: 52
Line: 905
Line: 930
Line: 955
Line: 980
Line: 1005
Line: 1030
Line: 1055
Line: 1080
Line: 1105
Line: 1130
Line: 1155
Line: 1180
Line: 1205
Line: 1230
Line: 1255
Line: 1280
Line: 1305
Line: 1330
Line: 1355
Line: 1380
Line: 1405
Line: 1430
Line: 1455
Line: 1480
Line: 1505
Line: 1530
Line: 1555
Line: 1580
Line: 1605
Line: 1630
Line: 1655
Line: 1680
Line: 1708
Line: 1733
Line: 1758
Line: 1783
Line: 1808
Line: 1833
Line: 1858
Line: 1883
Line: 1908
Line: 1933
Line: 1958
Line: 1983
Line: 2008
Line: 2033
Line: 2058
Line: 2083
Line: 2108
Line: 2133
Line: 2158
Line: 2183
Line: 2208
Line: 2233
Line: 2258
Line: 2283
Line: 2308
Line: 2333
Line: 2358
Line: 2383
Line: 2408
Line: 2433
Line: 2458
Line: 2483
Line: 2511
Line: 2536
Line: 2561
Line: 2586
Line: 2611
Line: 2636
Line: 2661
Line: 2686
Line: 2711
Line: 2736
Line: 2761
Line: 2786
Line: 2811
Line: 2836
Line: 2861
Line: 2886
Line: 2911
Line: 2941
Line: 2967
Line: 2993
Line: 3019
Line: 3045
Line: 3071
Line: 3097
Line: 3123
Line: 3149
Line: 3175
Line: 3201
Line: 3227
Line: 3253
Line: 3279
Line: 3305
Line: 3331
Line: 3357
Line: 3383
Line: 3409
Line: 3435
Line: 3461
Line: 3487
Line: 3513
Line: 3539
Line: 3565
Line: 3591
Line: 3617
Line: 3643
Line: 3669
Line: 3695
Line: 3721
Line: 3747
Line: 3776
Line: 3802
Line: 3828
Line: 3854
Line: 3880
Line: 3906
Line: 3932
Line: 3958
Line: 3984
Line: 4010
Line: 4036
Line: 4062
Line: 4088
Line: 4114
Line: 4140
Line: 4166
Line: 4192
Line: 4218
Line: 4244
Line: 4270
Line: 4296
Line: 4322
Line: 4348
Line: 4374
Line: 4400
Line: 4426
Line: 4452
Line: 4478
Line: 4504
Line: 4530
Line: 4556
Line: 4582
Line: 4611
Line: 4637
Line: 4663
Line: 4689
Line: 4715
Line: 4741
Line: 4767
Line: 4793
Line: 4819
Line: 4845
Line: 4871
Line: 4897
Line: 4923
Line: 4949
Line: 4975
Line: 5001
Line: 5027
Line: 5055
Line: 5082
Line: 5109
Line: 5136
Line: 5163
Line: 5190
Line: 5217
Line: 5244
Line: 5271
Line: 5298
Line: 5325
Line: 5352
Line: 5379
Line: 5406
Line: 5433
Line: 5460
Line: 5487
Line: 5514
Line: 5541
Line: 5568
Line: 5595
Line: 5622
Line: 5649
Line: 5676
Line: 5703
Line: 5730
Line: 5757
Line: 5784
Line: 5811
Line: 5838
Line: 5865
Line: 5892
Line: 5919
Line: 5946
Line: 5973
Line: 6000
Line: 6027
Line: 6054
Line: 6081
Line: 6108
Line: 6135
Line: 6162
Line: 6189
Line: 6216
Line: 6243
Line: 6270
Line: 6297
Line: 6324
Line: 6351
Line: 6378
Line: 6405
Line: 6432
Line: 6459
Line: 6486
Line: 6513
Line: 6540
Line: 6567
Line: 6594
Line: 6621
Line: 6648
Line: 6675
Line: 6702
Line: 6729
Line: 6756
Line: 6783
Line: 6810
Line: 6837
Line: 6864
Line: 6891
Line: 6918
Line: 6945
Line: 6972
Line: 6999
Line: 7026
Line: 7053
Line: 7080
Line: 7107
Line: 7134
Line: 7161
Line: 7188
Line: 7215
Line: 7245
Line: 7271
Line: 7297
Line: 7323
Line: 7349
Line: 7375
Line: 7401
Line: 7427
Line: 7453
Line: 7479
Line: 7505
Line: 7531
Line: 7557
Line: 7583
Line: 7609
Line: 7635
Line: 7661
Line: 7687
Line: 7713
Line: 7739
Line: 7765
Line: 7791
Line: 7817
Line: 7843
Line: 7869
Line: 7895
Line: 7921
Line: 7947
Line: 7973
Line: 7999
Line: 8025
Line: 8051
Line: 8080
Line: 8106
Line: 8132
Line: 8158
Line: 8184
Line: 8210
Line: 8236
Line: 8262
Line: 8288
Line: 8314
Line: 8340
Line: 8366
Line: 8392
Line: 8418
Line: 8444
Line: 8470
Line: 8496
Line: 8522
Line: 8548
Line: 8574
Line: 8600
Line: 8626
Line: 8652
Line: 8678
Line: 8704
Line: 8730
Line: 8756
Line: 8782
Line: 8808
Line: 8834
Line: 8860
Line: 8886
Line: 8915
Line: 8941
Line: 8967
Line: 8993
Line: 9019
Line: 9045
Line: 9071
Line: 9097
Line: 9123
Line: 9149
Line: 9175
Line: 9201
Line: 9227
Line: 9253
Line: 9279
Line: 9305
Line: 9331
Line: 9359
Line: 9384
Line: 9402
File coverage: 94%


../src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic.sv:226:  Missing models
Line: 226
Line: 246
File coverage: 98%


../src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey_pkg.sv:26:  Missing models
Line: 26
File coverage: 97%


../src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey.sv:283:  Missing models
Line: 283
Line: 315
Line: 355
Line: 377
Line: 401
Line: 425
File coverage: 99%


../src/lowrisc_prim_xilinx_clock_gating_0/rtl/prim_xilinx_clock_gating.sv:12:  Missing models
Line: 12
Line: 13
Line: 14
Line: 15
File coverage: 50%


../src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:251:  Missing models
Line: 251
Line: 308
File coverage: 99%


../src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv:16:  Missing models
Line: 16
File coverage: 83%


../src/lowrisc_prim_generic_clock_mux2_0/rtl/prim_generic_clock_mux2.sv:23:  Missing models
Line: 23
File coverage: 83%


../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv:54:  Missing models
Line: 54
File coverage: 95%


../src/lowrisc_prim_xilinx_clock_mux2_0/rtl/prim_xilinx_clock_mux2.sv:17:  Missing models
Line: 17
Line: 18
Line: 19
Line: 20
Line: 21
Line: 31
File coverage: 40%


../src/lowrisc_prim_xilinx_pad_wrapper_0/rtl/prim_xilinx_pad_wrapper.sv:36:  Missing models
Line: 36
Line: 37
Line: 38
Line: 39
Line: 40
Line: 43
File coverage: 70%


../src/lowrisc_prim_abstract_pad_wrapper_0/prim_pad_wrapper.sv:12:  Missing models
Line: 12
Line: 26
Line: 27
Line: 28
Line: 29
Line: 30
Line: 35
Line: 36
File coverage: 57%


../src/lowrisc_prim_abstract_clock_mux2_0/prim_clock_mux2.sv:12:  Missing models
Line: 12
Line: 22
Line: 23
Line: 24
Line: 28
File coverage: 61%


../src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv:12:  Missing models
Line: 12
Line: 22
Line: 23
Line: 24
Line: 28
File coverage: 61%


../src/lowrisc_tlul_headers_0.1/rtl/tlul_pkg.sv:30:  Missing models
Line: 30
Line: 44
Line: 58
File coverage: 92%


../src/lowrisc_prim_generic_rom_0/rtl/prim_generic_rom.sv:45:  Missing models
Line: 45
Line: 46
Line: 47
Line: 48
File coverage: 76%


../src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv:47:  Missing models
Line: 47
Line: 48
File coverage: 95%


../src/lowrisc_ip_flash_ctrl_pkg_0.1/rtl/flash_ctrl_pkg.sv:63:  Missing models
Line: 63
Line: 83
Line: 94
File coverage: 95%


../src/lowrisc_ip_flash_ctrl_pkg_0.1/rtl/flash_phy_pkg.sv:60:  Missing models
Line: 60
Line: 65
File coverage: 95%


../src/lowrisc_ip_pwrmgr_pkg_0.1/rtl/pwrmgr_pkg.sv:29:  Missing models
Line: 29
Line: 36
Line: 66
Line: 72
Line: 83
Line: 88
Line: 93
Line: 99
Line: 110
Line: 116
Line: 127
Line: 137
Line: 152
File coverage: 86%


../src/lowrisc_ip_rstmgr_pkg_0.1/rtl/rstmgr_pkg.sv:20:  Missing models
Line: 20
Line: 40
Line: 46
Line: 57
File coverage: 88%


../src/lowrisc_prim_diff_decode_0/rtl/prim_diff_decode.sv:45:  Missing models
Line: 45
Line: 47
Line: 48
Line: 49
Line: 52
Line: 54
Line: 55
Line: 56
Line: 57
Line: 58
Line: 59
Line: 60
Line: 61
Line: 64
Line: 65
Line: 66
Line: 67
Line: 68
Line: 69
Line: 70
Line: 71
Line: 75
Line: 76
Line: 79
Line: 82
Line: 85
Line: 86
Line: 107
Line: 109
Line: 110
Line: 111
Line: 112
Line: 113
Line: 115
Line: 118
Line: 119
Line: 120
Line: 121
Line: 122
Line: 123
Line: 124
Line: 125
Line: 128
Line: 129
Line: 130
Line: 131
Line: 132
Line: 133
Line: 138
Line: 139
Line: 140
Line: 141
Line: 142
Line: 143
Line: 144
Line: 145
Line: 146
Line: 151
Line: 152
Line: 153
Line: 154
Line: 155
Line: 158
Line: 162
Line: 163
Line: 164
Line: 165
Line: 166
Line: 167
Line: 168
Line: 169
Line: 170
Line: 171
Line: 172
Line: 221
Line: 261
File coverage: 27%


../src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv:12:  Missing models
Line: 12
Line: 39
Line: 40
File coverage: 86%


../src/lowrisc_prim_abstract_ram_2p_0/prim_ram_2p.sv:12:  Missing models
Line: 12
Line: 48
Line: 49
File coverage: 90%


../src/lowrisc_prim_abstract_rom_0/prim_rom.sv:33:  Missing models
Line: 33
Line: 34
File coverage: 88%


../src/lowrisc_top_earlgrey_alert_handler_reg_0.1/rtl/autogen/alert_handler_reg_pkg.sv:39:  Missing models
Line: 39
Line: 54
Line: 73
Line: 77
Line: 81
Line: 85
Line: 89
Line: 93
Line: 97
Line: 101
Line: 105
Line: 138
Line: 143
Line: 147
Line: 151
Line: 155
Line: 159
Line: 163
Line: 167
Line: 200
Line: 205
Line: 209
Line: 213
Line: 217
Line: 221
Line: 225
Line: 229
Line: 262
Line: 267
Line: 271
Line: 275
Line: 279
Line: 283
Line: 287
Line: 291
Line: 324
Line: 329
Line: 333
Line: 337
Line: 341
Line: 345
Line: 349
Line: 353
Line: 373
Line: 378
Line: 383
Line: 388
Line: 392
Line: 396
Line: 400
Line: 405
Line: 409
Line: 413
Line: 417
Line: 422
Line: 426
Line: 430
Line: 434
Line: 439
Line: 443
Line: 447
Line: 451
Line: 501
Line: 526
File coverage: 89%


../src/lowrisc_top_earlgrey_alert_handler_reg_0.1/rtl/autogen/alert_handler_reg_top.sv:52:  Missing models
Line: 52
Line: 402
Line: 428
Line: 454
Line: 480
Line: 508
Line: 534
Line: 560
Line: 586
Line: 612
Line: 627
Line: 642
Line: 657
Line: 675
Line: 702
Line: 731
Line: 760
Line: 789
Line: 819
Line: 845
Line: 871
Line: 897
Line: 928
Line: 954
Line: 980
Line: 1006
Line: 1037
Line: 1063
Line: 1089
Line: 1115
Line: 1144
Line: 1170
Line: 1196
Line: 1222
Line: 1248
Line: 1274
Line: 1300
Line: 1326
Line: 1352
Line: 1378
Line: 1405
Line: 1432
Line: 1456
Line: 1474
Line: 1501
Line: 1528
Line: 1555
Line: 1582
Line: 1609
Line: 1634
Line: 1650
Line: 1669
Line: 1695
Line: 1721
Line: 1747
Line: 1773
Line: 1799
Line: 1825
Line: 1851
Line: 1877
Line: 1903
Line: 1930
Line: 1957
Line: 1981
Line: 1999
Line: 2026
Line: 2053
Line: 2080
Line: 2107
Line: 2134
Line: 2159
Line: 2175
Line: 2194
Line: 2220
Line: 2246
Line: 2272
Line: 2298
Line: 2324
Line: 2350
Line: 2376
Line: 2402
Line: 2428
Line: 2455
Line: 2482
Line: 2506
Line: 2524
Line: 2551
Line: 2578
Line: 2605
Line: 2632
Line: 2659
Line: 2684
Line: 2700
Line: 2719
Line: 2745
Line: 2771
Line: 2797
Line: 2823
Line: 2849
Line: 2875
Line: 2901
Line: 2927
Line: 2953
Line: 2980
Line: 3007
Line: 3031
Line: 3049
Line: 3076
Line: 3103
Line: 3130
Line: 3157
Line: 3184
Line: 3209
Line: 3225
File coverage: 95%


../src/lowrisc_top_earlgrey_padctrl_reg_0.1/rtl/autogen/padctrl_reg_pkg.sv:20:  Missing models
Line: 20
Line: 25
Line: 30
Line: 34
Line: 43
Line: 51
File coverage: 91%


../src/lowrisc_top_earlgrey_padctrl_reg_0.1/rtl/autogen/padctrl_reg_top.sv:52:  Missing models
Line: 52
Line: 273
Line: 301
Line: 317
Line: 333
Line: 349
Line: 368
Line: 384
Line: 400
Line: 416
Line: 435
Line: 451
Line: 467
Line: 483
Line: 502
Line: 518
Line: 534
Line: 555
Line: 571
Line: 587
Line: 603
Line: 622
Line: 638
Line: 654
Line: 670
Line: 689
Line: 705
Line: 721
Line: 737
Line: 756
Line: 772
Line: 788
Line: 804
Line: 823
Line: 839
Line: 855
Line: 871
Line: 890
Line: 906
Line: 922
Line: 938
Line: 957
Line: 973
Line: 989
Line: 1005
Line: 1024
Line: 1040
Line: 1056
Line: 1072
File coverage: 95%


../src/lowrisc_top_earlgrey_pinmux_reg_0.1/rtl/autogen/pinmux_reg_pkg.sv:22:  Missing models
Line: 22
Line: 26
Line: 30
Line: 35
Line: 39
Line: 51
Line: 55
Line: 59
Line: 64
Line: 69
Line: 73
Line: 89
Line: 97
File coverage: 92%


../src/lowrisc_top_earlgrey_pinmux_reg_0.1/rtl/autogen/pinmux_reg_top.sv:52:  Missing models
Line: 52
Line: 609
Line: 639
Line: 665
Line: 691
Line: 717
Line: 743
Line: 772
Line: 798
Line: 824
Line: 850
Line: 876
Line: 905
Line: 931
Line: 957
Line: 983
Line: 1009
Line: 1038
Line: 1064
Line: 1090
Line: 1116
Line: 1142
Line: 1171
Line: 1197
Line: 1223
Line: 1249
Line: 1275
Line: 1304
Line: 1330
Line: 1356
Line: 1382
Line: 1408
Line: 1437
Line: 1463
Line: 1494
Line: 1520
Line: 1546
Line: 1572
Line: 1598
Line: 1627
Line: 1653
Line: 1679
Line: 1705
Line: 1731
Line: 1760
Line: 1786
Line: 1812
Line: 1838
Line: 1864
Line: 1893
Line: 1919
Line: 1945
Line: 1971
Line: 1997
Line: 2026
Line: 2052
Line: 2078
Line: 2104
Line: 2130
Line: 2159
Line: 2185
Line: 2211
Line: 2237
Line: 2263
Line: 2292
Line: 2318
Line: 2349
Line: 2375
Line: 2401
Line: 2427
Line: 2453
Line: 2479
Line: 2505
Line: 2531
Line: 2557
Line: 2583
Line: 2609
Line: 2635
Line: 2661
Line: 2687
Line: 2713
Line: 2739
Line: 2768
Line: 2794
Line: 2820
Line: 2846
Line: 2872
Line: 2898
Line: 2924
Line: 2950
Line: 2976
Line: 3002
Line: 3028
Line: 3054
Line: 3080
Line: 3106
Line: 3132
Line: 3158
Line: 3187
Line: 3203
Line: 3219
Line: 3235
Line: 3251
Line: 3267
Line: 3283
Line: 3299
Line: 3315
Line: 3331
Line: 3347
Line: 3363
Line: 3379
Line: 3395
Line: 3411
Line: 3434
Line: 3460
Line: 3486
Line: 3512
Line: 3538
Line: 3564
Line: 3590
Line: 3616
Line: 3647
Line: 3673
Line: 3699
Line: 3728
Line: 3754
Line: 3780
Line: 3809
Line: 3835
Line: 3861
Line: 3890
Line: 3916
Line: 3942
Line: 3971
Line: 3997
Line: 4023
Line: 4052
Line: 4078
Line: 4104
Line: 4133
Line: 4159
Line: 4185
Line: 4214
Line: 4240
Line: 4266
Line: 4297
Line: 4323
Line: 4349
Line: 4375
Line: 4404
Line: 4430
Line: 4456
Line: 4482
Line: 4513
Line: 4539
Line: 4565
Line: 4591
Line: 4617
Line: 4643
Line: 4672
Line: 4698
Line: 4727
Line: 4743
Line: 4759
Line: 4775
Line: 4791
Line: 4807
Line: 4823
Line: 4839
File coverage: 95%


../src/lowrisc_prim_all_0.1/rtl/prim_alert_receiver.sv:34:  Missing models
Line: 34
Line: 63
Line: 192
Line: 214
File coverage: 95%


../src/lowrisc_prim_all_0.1/rtl/prim_alert_pkg.sv:9:  Missing models
Line: 9
Line: 16
File coverage: 81%


../src/lowrisc_ibex_ibex_icache_0.1/rtl/ibex_icache.sv:268:  Missing models
Line: 268
Line: 272
Line: 273
Line: 274
Line: 276
Line: 277
Line: 279
Line: 280
Line: 281
Line: 284
Line: 287
Line: 288
Line: 289
Line: 292
Line: 293
Line: 294
Line: 301
Line: 303
Line: 304
Line: 305
Line: 306
Line: 307
Line: 308
Line: 309
Line: 310
Line: 311
Line: 312
Line: 313
Line: 314
Line: 317
Line: 318
Line: 319
Line: 320
Line: 321
Line: 322
Line: 323
Line: 324
Line: 325
Line: 326
Line: 327
Line: 328
Line: 352
Line: 353
Line: 354
Line: 355
Line: 375
Line: 376
Line: 377
Line: 392
Line: 393
Line: 394
Line: 395
Line: 396
Line: 397
Line: 400
Line: 401
Line: 402
Line: 405
Line: 406
Line: 407
Line: 409
Line: 410
Line: 411
Line: 412
Line: 413
Line: 415
Line: 420
Line: 421
Line: 422
Line: 423
Line: 424
Line: 427
Line: 431
Line: 432
Line: 434
Line: 435
Line: 436
Line: 437
Line: 438
Line: 443
Line: 444
Line: 445
Line: 450
Line: 451
Line: 452
Line: 453
Line: 457
Line: 458
Line: 459
Line: 461
Line: 462
Line: 463
Line: 464
Line: 465
Line: 472
Line: 475
Line: 476
Line: 477
Line: 478
Line: 480
Line: 481
Line: 482
Line: 484
Line: 485
Line: 486
Line: 487
Line: 488
Line: 492
Line: 493
Line: 495
Line: 498
Line: 524
Line: 531
Line: 532
Line: 533
Line: 534
Line: 537
Line: 538
Line: 542
Line: 546
Line: 547
Line: 549
Line: 551
Line: 558
Line: 561
Line: 562
Line: 563
Line: 565
Line: 566
Line: 567
Line: 574
Line: 578
Line: 579
Line: 580
Line: 581
Line: 583
Line: 584
Line: 586
Line: 588
Line: 590
Line: 592
Line: 594
Line: 596
Line: 598
Line: 599
Line: 600
Line: 602
Line: 615
Line: 616
Line: 617
Line: 618
Line: 621
Line: 624
Line: 625
Line: 626
Line: 628
Line: 635
Line: 637
Line: 639
Line: 642
Line: 650
Line: 651
Line: 652
Line: 653
Line: 654
Line: 661
Line: 662
Line: 664
Line: 665
Line: 667
Line: 669
Line: 677
Line: 678
Line: 680
Line: 681
Line: 683
Line: 685
Line: 686
Line: 688
Line: 696
Line: 698
Line: 699
Line: 700
Line: 701
Line: 702
Line: 703
Line: 704
Line: 705
Line: 706
Line: 707
Line: 708
Line: 709
Line: 710
Line: 711
Line: 712
Line: 713
Line: 714
Line: 715
Line: 716
Line: 717
Line: 718
Line: 719
Line: 720
Line: 728
Line: 729
Line: 731
Line: 732
Line: 733
Line: 737
Line: 738
Line: 739
Line: 745
Line: 746
Line: 748
Line: 751
Line: 752
Line: 754
Line: 755
Line: 757
Line: 758
Line: 760
Line: 762
Line: 763
Line: 764
Line: 765
Line: 766
Line: 772
Line: 773
Line: 774
Line: 776
Line: 777
Line: 778
File coverage: 58%


../src/lowrisc_prim_all_0.1/rtl/prim_clock_inverter.sv:23:  Missing models
Line: 23
Line: 24
Line: 25
Line: 26
File coverage: 73%


../src/lowrisc_prim_all_0.1/rtl/prim_clock_gating_sync.sv:19:  Missing models
Line: 19
File coverage: 94%


../src/lowrisc_prim_all_0.1/rtl/prim_alert_sender.sv:31:  Missing models
Line: 31
Line: 53
Line: 69
Line: 199
Line: 236
File coverage: 95%


../src/lowrisc_prim_all_0.1/rtl/prim_arbiter_ppc.sv:53:  Missing models
Line: 53
Line: 55
Line: 56
Line: 57
Line: 58
Line: 109
Line: 110
File coverage: 87%


../src/lowrisc_prim_all_0.1/rtl/prim_arbiter_tree.sv:51:  Missing models
Line: 51
Line: 53
Line: 54
Line: 55
Line: 56
Line: 71
Line: 72
Line: 75
Line: 76
Line: 78
Line: 79
Line: 80
Line: 81
Line: 82
Line: 119
Line: 121
Line: 122
Line: 123
Line: 155
Line: 156
File coverage: 74%


../src/lowrisc_prim_all_0.1/rtl/prim_esc_pkg.sv:9:  Missing models
Line: 9
Line: 14
File coverage: 77%


../src/lowrisc_prim_all_0.1/rtl/prim_esc_receiver.sv:42:  Missing models
Line: 42
Line: 180
File coverage: 97%


../src/lowrisc_prim_all_0.1/rtl/prim_esc_sender.sv:51:  Missing models
Line: 51
Line: 253
File coverage: 98%


../src/lowrisc_prim_all_0.1/rtl/prim_sram_arbiter.sv:48:  Missing models
Line: 48
Line: 67
Line: 78
Line: 79
Line: 80
Line: 81
Line: 82
Line: 83
Line: 84
Line: 85
Line: 86
Line: 87
Line: 88
Line: 89
Line: 90
Line: 91
Line: 94
Line: 109
File coverage: 79%


../src/lowrisc_prim_all_0.1/rtl/prim_packer.sv:98:  Missing models
Line: 98
Line: 99
Line: 100
File coverage: 97%


../src/lowrisc_prim_all_0.1/rtl/prim_lfsr.sv:305:  Missing models
Line: 305
Line: 306
Line: 328
Line: 331
Line: 332
Line: 333
Line: 334
Line: 341
Line: 344
Line: 353
File coverage: 96%


../src/lowrisc_prim_all_0.1/rtl/prim_keccak.sv:52:  Missing models
Line: 52
Line: 53
Line: 54
Line: 55
Line: 56
Line: 62
Line: 63
Line: 100
Line: 113
Line: 149
Line: 194
Line: 195
Line: 196
Line: 197
Line: 198
Line: 209
Line: 228
Line: 283
File coverage: 86%


../src/lowrisc_prim_all_0.1/rtl/prim_fifo_sync.sv:147:  Missing models
Line: 147
Line: 148
File coverage: 97%


../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack.sv:53:  Missing models
Line: 53
Line: 63
File coverage: 97%


../src/lowrisc_prim_all_0.1/rtl/prim_cipher_pkg.sv:76:  Missing models
Line: 76
Line: 86
Line: 91
Line: 107
Line: 133
Line: 217
Line: 229
Line: 241
Line: 257
Line: 271
Line: 285
Line: 299
Line: 310
Line: 321
Line: 334
Line: 343
Line: 352
Line: 361
Line: 363
File coverage: 92%


../src/lowrisc_prim_all_0.1/rtl/prim_present.sv:58:  Missing models
Line: 58
Line: 60
Line: 61
Line: 62
Line: 63
Line: 64
Line: 66
Line: 67
Line: 68
Line: 69
Line: 70
Line: 74
Line: 75
Line: 76
Line: 77
Line: 79
Line: 80
Line: 81
Line: 82
Line: 84
Line: 85
Line: 86
Line: 87
Line: 99
Line: 100
Line: 101
Line: 102
Line: 103
Line: 110
Line: 111
Line: 113
Line: 114
Line: 133
File coverage: 44%


../src/lowrisc_prim_all_0.1/rtl/prim_prince.sv:63:  Missing models
Line: 63
Line: 64
Line: 90
Line: 95
Line: 96
Line: 97
Line: 98
Line: 99
Line: 100
Line: 101
Line: 106
Line: 117
Line: 120
Line: 122
Line: 123
Line: 124
Line: 125
Line: 126
Line: 127
Line: 128
Line: 153
Line: 154
Line: 155
Line: 156
Line: 157
Line: 158
Line: 159
Line: 167
Line: 182
File coverage: 68%


../src/lowrisc_prim_all_0.1/rtl/prim_gate_gen.sv:124:  Missing models
Line: 124
File coverage: 97%


../src/lowrisc_prim_all_0.1/rtl/prim_subreg.sv:36:  Missing models
Line: 36
Line: 40
Line: 44
Line: 45
Line: 46
Line: 52
Line: 55
Line: 58
Line: 59
Line: 60
Line: 61
Line: 62
File coverage: 72%


../src/lowrisc_prim_generic_flash_0/rtl/prim_generic_flash.sv:76:  Missing models
Line: 76
Line: 275
File coverage: 99%


../src/lowrisc_prim_ram_1p_adv_0.1/rtl/prim_ram_1p_adv.sv:88:  Missing models
Line: 88
Line: 118
Line: 126
Line: 128
Line: 129
Line: 130
Line: 131
Line: 132
Line: 133
Line: 134
Line: 137
Line: 143
Line: 144
Line: 145
Line: 146
Line: 148
Line: 150
Line: 151
Line: 153
Line: 156
Line: 159
Line: 174
Line: 176
Line: 177
Line: 178
Line: 179
Line: 180
Line: 181
Line: 182
Line: 183
Line: 184
Line: 185
Line: 186
Line: 187
Line: 188
Line: 199
Line: 201
Line: 202
Line: 203
Line: 204
Line: 205
Line: 206
Line: 207
Line: 208
Line: 209
Line: 218
File coverage: 63%


../src/lowrisc_prim_ram_2p_async_adv_0.1/rtl/prim_ram_2p_async_adv.sv:109:  Missing models
Line: 109
Line: 190
Line: 196
Line: 197
Line: 198
Line: 199
Line: 200
Line: 201
Line: 202
Line: 204
Line: 206
Line: 207
Line: 208
Line: 209
Line: 211
Line: 212
Line: 215
Line: 216
Line: 219
Line: 220
Line: 239
Line: 241
Line: 242
Line: 243
Line: 244
Line: 245
Line: 246
Line: 247
Line: 248
Line: 249
Line: 250
Line: 251
Line: 252
Line: 253
Line: 256
Line: 257
Line: 258
Line: 259
Line: 260
Line: 261
Line: 262
Line: 263
Line: 264
Line: 265
Line: 266
Line: 267
Line: 268
Line: 285
Line: 287
Line: 288
Line: 289
Line: 290
Line: 291
Line: 292
Line: 293
Line: 294
Line: 295
Line: 298
Line: 299
Line: 300
Line: 301
Line: 302
Line: 303
Line: 304
Line: 305
Line: 306
Line: 319
File coverage: 68%


../src/lowrisc_prim_rom_adv_0.1/rtl/prim_rom_adv.sv:37:  Missing models
Line: 37
Line: 59
File coverage: 93%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:388:  Missing models
Line: 388
Line: 399
Line: 400
Line: 401
Line: 402
Line: 403
Line: 404
Line: 405
Line: 406
Line: 409
Line: 410
Line: 411
Line: 412
Line: 418
Line: 420
Line: 421
Line: 422
Line: 423
Line: 424
Line: 425
Line: 426
Line: 427
Line: 430
Line: 431
Line: 432
Line: 433
Line: 434
Line: 479
Line: 480
Line: 482
Line: 483
Line: 486
Line: 487
Line: 490
Line: 491
Line: 494
Line: 495
Line: 498
Line: 502
Line: 505
Line: 506
Line: 510
Line: 511
Line: 514
Line: 515
Line: 516
Line: 569
Line: 571
Line: 572
Line: 573
Line: 574
Line: 577
Line: 578
Line: 579
Line: 582
Line: 583
Line: 584
Line: 586
Line: 587
Line: 588
Line: 599
Line: 600
Line: 601
Line: 603
Line: 604
Line: 606
Line: 607
Line: 609
Line: 610
Line: 616
Line: 617
Line: 621
Line: 622
Line: 623
Line: 624
Line: 626
Line: 627
Line: 628
Line: 629
Line: 631
Line: 632
Line: 633
Line: 634
Line: 636
Line: 637
Line: 638
Line: 639
Line: 641
Line: 642
Line: 643
Line: 644
Line: 647
Line: 648
Line: 649
Line: 652
Line: 653
Line: 654
Line: 656
Line: 657
Line: 659
Line: 660
Line: 661
Line: 663
Line: 664
Line: 665
Line: 667
Line: 668
Line: 669
Line: 671
Line: 672
Line: 673
Line: 675
Line: 676
Line: 677
Line: 679
Line: 680
Line: 684
Line: 685
Line: 687
Line: 688
Line: 689
Line: 691
Line: 692
Line: 693
Line: 695
Line: 696
Line: 697
Line: 699
Line: 700
Line: 701
Line: 703
Line: 704
Line: 705
Line: 712
Line: 713
Line: 714
Line: 715
Line: 717
Line: 718
Line: 719
Line: 720
Line: 722
Line: 723
Line: 724
Line: 727
Line: 728
Line: 730
Line: 732
Line: 733
Line: 735
Line: 736
Line: 737
Line: 738
Line: 739
Line: 740
Line: 741
Line: 744
Line: 745
Line: 746
Line: 747
Line: 748
Line: 749
Line: 752
Line: 753
Line: 754
Line: 755
Line: 757
Line: 758
Line: 759
Line: 760
Line: 762
Line: 763
Line: 764
Line: 765
Line: 767
Line: 768
Line: 769
Line: 770
Line: 773
Line: 774
Line: 775
Line: 776
Line: 777
Line: 778
Line: 843
Line: 844
Line: 845
Line: 846
Line: 847
Line: 848
Line: 849
Line: 850
Line: 851
Line: 852
Line: 854
Line: 855
Line: 857
Line: 858
Line: 861
Line: 862
Line: 865
Line: 866
Line: 868
Line: 869
Line: 871
Line: 872
Line: 873
Line: 875
Line: 877
Line: 878
Line: 879
Line: 881
Line: 882
Line: 883
Line: 885
Line: 886
Line: 887
Line: 889
Line: 890
Line: 892
Line: 893
Line: 895
Line: 896
Line: 897
Line: 898
Line: 899
Line: 904
Line: 905
Line: 906
Line: 907
Line: 908
Line: 909
Line: 910
Line: 914
Line: 915
Line: 918
Line: 919
Line: 922
Line: 923
Line: 926
Line: 927
Line: 930
Line: 931
Line: 934
Line: 936
Line: 937
Line: 942
Line: 943
Line: 944
Line: 945
Line: 946
Line: 958
Line: 959
Line: 960
Line: 961
Line: 962
Line: 963
Line: 964
Line: 965
Line: 966
Line: 970
Line: 971
Line: 972
Line: 973
Line: 974
Line: 975
Line: 976
Line: 980
Line: 981
Line: 982
Line: 983
Line: 984
Line: 985
Line: 987
Line: 988
Line: 989
Line: 990
Line: 991
Line: 995
Line: 996
Line: 997
Line: 998
Line: 999
Line: 1000
Line: 1001
Line: 1002
Line: 1004
Line: 1005
Line: 1006
Line: 1007
Line: 1011
Line: 1012
Line: 1013
Line: 1014
Line: 1023
Line: 1024
Line: 1025
Line: 1026
Line: 1027
Line: 1028
Line: 1036
Line: 1043
Line: 1044
Line: 1045
Line: 1046
Line: 1048
Line: 1049
Line: 1050
Line: 1051
Line: 1052
Line: 1060
Line: 1061
File coverage: 42%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:269:  Missing models
Line: 269
Line: 270
Line: 271
Line: 272
Line: 273
Line: 274
Line: 275
Line: 276
Line: 278
Line: 279
Line: 280
Line: 281
Line: 282
Line: 283
Line: 284
Line: 285
Line: 286
Line: 287
Line: 288
Line: 289
Line: 292
File coverage: 94%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:140:  Missing models
Line: 140
Line: 145
Line: 163
Line: 172
Line: 759
Line: 761
Line: 762
Line: 763
Line: 764
Line: 768
Line: 770
Line: 771
Line: 772
Line: 774
Line: 775
Line: 777
Line: 782
Line: 784
Line: 785
Line: 846
Line: 848
Line: 849
Line: 850
Line: 852
Line: 853
Line: 854
Line: 918
Line: 931
Line: 947
Line: 968
Line: 969
Line: 1047
Line: 1048
Line: 1049
Line: 1050
Line: 1051
Line: 1060
Line: 1061
Line: 1063
Line: 1064
Line: 1066
Line: 1067
Line: 1068
Line: 1069
Line: 1070
Line: 1074
Line: 1088
Line: 1089
Line: 1090
Line: 1092
Line: 1093
Line: 1095
Line: 1096
Line: 1098
Line: 1099
Line: 1100
Line: 1101
Line: 1102
Line: 1103
Line: 1104
Line: 1108
Line: 1109
Line: 1111
Line: 1112
Line: 1132
Line: 1133
Line: 1136
Line: 1137
Line: 1139
Line: 1140
Line: 1141
Line: 1142
Line: 1143
Line: 1147
File coverage: 90%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:153:  Missing models
Line: 153
Line: 154
Line: 155
Line: 156
File coverage: 99%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:78:  Missing models
Line: 78
Line: 79
Line: 99
Line: 101
Line: 103
Line: 104
Line: 106
Line: 115
Line: 137
Line: 138
Line: 139
Line: 140
Line: 141
Line: 142
Line: 143
Line: 144
Line: 145
Line: 146
Line: 147
Line: 148
Line: 149
Line: 150
Line: 151
Line: 152
Line: 153
Line: 154
Line: 155
Line: 156
Line: 157
Line: 158
Line: 159
Line: 160
Line: 162
Line: 163
Line: 164
Line: 165
Line: 166
Line: 167
Line: 168
Line: 169
Line: 170
Line: 171
Line: 172
Line: 173
Line: 174
Line: 175
Line: 176
Line: 177
Line: 178
Line: 179
Line: 180
Line: 181
Line: 182
Line: 183
Line: 184
Line: 185
Line: 186
Line: 187
Line: 189
Line: 192
File coverage: 61%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:340:  Missing models
Line: 340
Line: 341
Line: 342
Line: 344
Line: 345
Line: 346
Line: 347
Line: 350
Line: 351
Line: 352
Line: 353
Line: 354
Line: 355
Line: 356
Line: 357
Line: 358
Line: 359
Line: 400
Line: 412
Line: 519
Line: 646
Line: 649
Line: 651
Line: 652
Line: 653
Line: 654
Line: 655
Line: 662
Line: 664
Line: 669
Line: 670
Line: 672
Line: 673
Line: 674
Line: 675
Line: 676
Line: 680
Line: 823
Line: 925
Line: 929
Line: 932
Line: 933
Line: 936
Line: 943
Line: 944
Line: 949
Line: 950
Line: 951
Line: 952
Line: 953
Line: 954
Line: 955
Line: 956
Line: 957
Line: 959
Line: 960
Line: 961
Line: 962
Line: 963
Line: 964
Line: 965
Line: 966
Line: 967
Line: 969
Line: 970
Line: 972
Line: 974
Line: 975
File coverage: 87%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:157:  Missing models
Line: 157
Line: 159
Line: 160
Line: 161
Line: 162
Line: 163
Line: 165
Line: 167
Line: 168
Line: 169
Line: 171
Line: 172
Line: 173
Line: 174
Line: 175
Line: 176
Line: 178
Line: 179
Line: 180
Line: 181
Line: 182
Line: 183
Line: 184
Line: 186
Line: 187
Line: 188
Line: 251
Line: 252
Line: 253
Line: 255
Line: 256
Line: 257
Line: 258
Line: 259
Line: 260
Line: 261
Line: 262
Line: 263
Line: 264
Line: 265
Line: 269
Line: 270
Line: 271
Line: 272
Line: 273
Line: 278
Line: 283
Line: 284
File coverage: 78%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:249:  Missing models
Line: 249
Line: 250
Line: 251
Line: 253
Line: 254
Line: 255
Line: 256
Line: 262
Line: 263
Line: 264
Line: 265
Line: 267
Line: 268
Line: 269
Line: 270
Line: 271
Line: 272
Line: 273
Line: 274
Line: 275
Line: 276
Line: 278
Line: 280
Line: 282
Line: 283
Line: 284
Line: 285
Line: 286
Line: 287
Line: 288
Line: 291
Line: 293
Line: 294
Line: 295
Line: 296
Line: 298
Line: 299
Line: 300
Line: 301
Line: 303
Line: 305
Line: 308
Line: 310
Line: 311
Line: 312
Line: 313
Line: 314
Line: 315
Line: 316
Line: 317
Line: 320
Line: 321
Line: 322
Line: 323
Line: 324
Line: 325
Line: 329
Line: 332
Line: 333
Line: 334
Line: 335
Line: 336
Line: 337
Line: 339
Line: 340
Line: 343
Line: 344
Line: 346
Line: 347
Line: 352
Line: 353
Line: 354
Line: 355
Line: 356
Line: 357
File coverage: 75%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:99:  Missing models
Line: 99
File coverage: 99%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:118:  Missing models
Line: 118
Line: 120
Line: 121
Line: 122
Line: 125
Line: 130
Line: 131
Line: 132
Line: 133
Line: 134
Line: 135
Line: 137
Line: 138
Line: 139
Line: 140
Line: 141
Line: 142
Line: 144
Line: 145
Line: 146
Line: 147
Line: 148
Line: 149
File coverage: 72%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_dummy_instr.sv:44:  Missing models
Line: 44
Line: 61
Line: 62
Line: 63
Line: 64
Line: 65
Line: 66
Line: 67
Line: 68
Line: 69
Line: 70
Line: 71
File coverage: 84%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_ff.sv:67:  Missing models
Line: 67
Line: 68
Line: 69
Line: 72
Line: 74
Line: 75
Line: 76
Line: 77
Line: 78
Line: 83
File coverage: 78%


../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:380:  Missing models
Line: 380
Line: 458
Line: 612
Line: 707
Line: 742
Line: 819
Line: 937
Line: 949
Line: 951
Line: 952
Line: 953
Line: 954
Line: 955
Line: 956
Line: 957
Line: 960
Line: 961
File coverage: 97%


../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_nb_pe.sv:123:  Missing models
Line: 123
Line: 164
File coverage: 98%


../src/lowrisc_prim_abstract_flash_0/prim_flash.sv:12:  Missing models
Line: 12
Line: 45
Line: 46
File coverage: 89%


../src/lowrisc_prim_ram_2p_adv_0.1/rtl/prim_ram_2p_adv.sv:68:  Missing models
Line: 68
Line: 92
File coverage: 96%


../src/lowrisc_tlul_common_0.1/rtl/tlul_assert.sv:223:  Missing models
Line: 223
File coverage: 85%


../src/lowrisc_tlul_common_0.1/rtl/tlul_assert_multiple.sv:23:  Missing models
Line: 23
File coverage: 93%


../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_jtag_tap.sv:82:  Missing models
Line: 82
Line: 223
Line: 345
File coverage: 98%


../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_jtag.sv:66:  Missing models
Line: 66
Line: 220
Line: 264
File coverage: 98%


../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_cdc.sv:50:  Missing models
Line: 50
Line: 69
Line: 85
File coverage: 93%


../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_pkg.sv:108:  Missing models
Line: 108
Line: 124
Line: 133
Line: 150
Line: 161
Line: 167
Line: 177
Line: 202
Line: 210
Line: 215
Line: 241
Line: 414
File coverage: 96%


../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_sba.sv:166:  Missing models
Line: 166
Line: 167
Line: 168
Line: 172
File coverage: 96%


../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_csrs.sv:557:  Missing models
Line: 557
Line: 632
Line: 633
Line: 634
Line: 635
Line: 636
Line: 637
Line: 641
File coverage: 98%


../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_mem.sv:206:  Missing models
Line: 206
Line: 207
Line: 497
File coverage: 98%


../src/lowrisc_tlul_adapter_sram_0.1/rtl/tlul_adapter_sram.sv:58:  Missing models
Line: 58
Line: 63
Line: 207
Line: 244
Line: 265
Line: 288
File coverage: 96%


../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv:80:  Missing models
Line: 80
Line: 189
File coverage: 98%


../src/lowrisc_tlul_socket_m1_0.1/rtl/tlul_socket_m1.sv:120:  Missing models
Line: 120
Line: 128
Line: 149
Line: 173
Line: 184
Line: 185
Line: 186
Line: 187
Line: 188
Line: 189
Line: 190
Line: 191
Line: 192
Line: 193
Line: 194
Line: 195
Line: 196
Line: 197
Line: 199
File coverage: 87%


../src/lowrisc_ip_aes_0.6/rtl/aes_cipher_core.sv:106:  Missing models
Line: 106
Line: 175
File coverage: 98%


../src/lowrisc_ip_aes_0.6/rtl/aes_reg_pkg.sv:20:  Missing models
Line: 20
Line: 25
Line: 30
Line: 35
Line: 54
Line: 75
Line: 80
Line: 84
Line: 89
Line: 93
Line: 108
Line: 135
Line: 154
Line: 167
Line: 180
File coverage: 93%


../src/lowrisc_ip_aes_0.6/rtl/aes_reg_top.sv:52:  Missing models
Line: 52
Line: 154
Line: 170
Line: 186
Line: 202
Line: 218
Line: 234
Line: 250
Line: 266
Line: 284
Line: 300
Line: 316
Line: 332
Line: 352
Line: 378
Line: 404
Line: 430
Line: 456
Line: 472
Line: 488
Line: 504
Line: 521
Line: 536
Line: 551
Line: 566
Line: 585
Line: 610
Line: 635
Line: 660
Line: 685
Line: 710
Line: 737
Line: 762
Line: 787
Line: 812
File coverage: 95%


../src/lowrisc_ip_aes_0.6/rtl/aes_core.sv:269:  Missing models
Line: 269
File coverage: 99%


../src/lowrisc_ip_aes_0.6/rtl/aes_prng.sv:50:  Missing models
Line: 50
File coverage: 97%


../src/lowrisc_ip_aes_0.6/rtl/aes_sub_bytes.sv:20:  Missing models
Line: 20
File coverage: 92%


../src/lowrisc_ip_aes_0.6/rtl/aes_sbox.sv:21:  Missing models
Line: 21
Line: 22
Line: 23
Line: 24
Line: 25
Line: 27
Line: 30
Line: 31
Line: 32
Line: 33
Line: 36
Line: 37
Line: 38
Line: 39
Line: 40
Line: 41
Line: 42
Line: 43
Line: 45
Line: 46
Line: 47
Line: 48
Line: 49
Line: 50
Line: 51
Line: 55
File coverage: 27%


../src/lowrisc_ip_aes_0.6/rtl/aes_key_expand.sv:173:  Missing models
Line: 173
File coverage: 99%


../src/lowrisc_ip_aes_0.6/rtl/aes.sv:55:  Missing models
Line: 55
File coverage: 97%


../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_pkg.sv:42:  Missing models
Line: 42
Line: 55
Line: 74
Line: 76
File coverage: 91%


../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_reg_wrap.sv:48:  Missing models
Line: 48
Line: 61
Line: 74
Line: 87
Line: 303
File coverage: 97%


../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_class.sv:49:  Missing models
Line: 49
File coverage: 95%


../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_ping_timer.sv:78:  Missing models
Line: 78
Line: 245
File coverage: 98%


../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_esc_timer.sv:30:  Missing models
Line: 30
Line: 32
Line: 255
File coverage: 97%


../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_accu.sv:56:  Missing models
Line: 56
File coverage: 95%


../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler.sv:107:  Missing models
Line: 107
File coverage: 99%


../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_reg_pkg.sv:35:  Missing models
Line: 35
Line: 56
Line: 83
Line: 101
Line: 105
Line: 126
Line: 138
Line: 142
Line: 146
Line: 155
Line: 183
Line: 190
Line: 201
Line: 225
Line: 242
Line: 252
File coverage: 94%


../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_reg_top.sv:76:  Missing models
Line: 76
Line: 102
Line: 393
Line: 419
Line: 445
Line: 471
Line: 497
Line: 523
Line: 551
Line: 577
Line: 603
Line: 629
Line: 655
Line: 681
Line: 707
Line: 722
Line: 737
Line: 752
Line: 767
Line: 782
Line: 801
Line: 827
Line: 853
Line: 879
Line: 905
Line: 932
Line: 959
Line: 989
Line: 1015
Line: 1041
Line: 1067
Line: 1093
Line: 1119
Line: 1148
Line: 1174
Line: 1200
Line: 1226
Line: 1252
Line: 1278
Line: 1307
Line: 1333
Line: 1359
Line: 1385
Line: 1411
Line: 1437
Line: 1466
Line: 1492
Line: 1518
Line: 1544
Line: 1570
Line: 1596
Line: 1625
Line: 1651
Line: 1677
Line: 1703
Line: 1729
Line: 1755
Line: 1784
Line: 1810
Line: 1836
Line: 1862
Line: 1888
Line: 1914
Line: 1943
Line: 1969
Line: 1995
Line: 2021
Line: 2047
Line: 2073
Line: 2102
Line: 2128
Line: 2154
Line: 2180
Line: 2206
Line: 2232
Line: 2261
Line: 2287
Line: 2313
Line: 2340
Line: 2370
Line: 2396
Line: 2425
Line: 2451
Line: 2477
Line: 2492
Line: 2507
Line: 2522
Line: 2537
Line: 2552
Line: 2567
Line: 2585
Line: 2613
Line: 2639
File coverage: 95%


../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl.sv:126:  Missing models
Line: 126
Line: 145
Line: 162
Line: 202
Line: 221
Line: 240
Line: 327
File coverage: 97%


../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy.sv:86:  Missing models
Line: 86
Line: 108
File coverage: 97%


../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_core.sv:184:  Missing models
Line: 184
Line: 185
Line: 218
File coverage: 97%


../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_rd.sv:94:  Missing models
Line: 94
Line: 181
Line: 182
Line: 192
Line: 265
Line: 267
Line: 268
Line: 269
File coverage: 93%


../src/lowrisc_ip_gpio_0.1/rtl/gpio_reg_pkg.sv:14:  Missing models
Line: 14
Line: 18
Line: 23
Line: 28
Line: 39
Line: 50
Line: 55
Line: 66
Line: 77
Line: 81
Line: 85
Line: 89
Line: 93
Line: 97
Line: 103
Line: 108
Line: 112
Line: 121
Line: 130
Line: 134
Line: 143
Line: 152
Line: 173
Line: 187
File coverage: 87%


../src/lowrisc_ip_gpio_0.1/rtl/gpio_reg_top.sv:52:  Missing models
Line: 52
Line: 142
Line: 169
Line: 194
Line: 212
Line: 236
Line: 253
Line: 268
Line: 285
Line: 300
Line: 316
Line: 333
Line: 348
Line: 365
Line: 380
Line: 398
Line: 425
Line: 452
Line: 479
Line: 506
File coverage: 95%


../src/lowrisc_ip_hmac_0.1/rtl/hmac_pkg.sv:23:  Missing models
Line: 23
Line: 53
Line: 57
Line: 61
Line: 82
Line: 92
Line: 103
File coverage: 90%


../src/lowrisc_ip_hmac_0.1/rtl/sha2.sv:84:  Missing models
Line: 84
Line: 99
Line: 315
File coverage: 98%


../src/lowrisc_ip_hmac_0.1/rtl/hmac_reg_pkg.sv:25:  Missing models
Line: 25
Line: 37
Line: 52
Line: 71
Line: 82
Line: 87
Line: 92
Line: 108
Line: 123
Line: 135
Line: 140
Line: 144
Line: 148
Line: 153
Line: 158
Line: 172
Line: 186
File coverage: 92%


../src/lowrisc_ip_hmac_0.1/rtl/hmac_reg_top.sv:74:  Missing models
Line: 74
Line: 98
Line: 216
Line: 242
Line: 268
Line: 296
Line: 322
Line: 348
Line: 374
Line: 389
Line: 404
Line: 421
Line: 436
Line: 451
Line: 466
Line: 483
Line: 498
Line: 515
Line: 530
Line: 545
Line: 563
Line: 587
Line: 605
Line: 621
Line: 637
Line: 653
Line: 669
Line: 685
Line: 701
Line: 717
Line: 735
Line: 751
Line: 767
Line: 783
Line: 799
Line: 815
Line: 831
Line: 847
Line: 865
Line: 891
File coverage: 94%


../src/lowrisc_ip_hmac_0.1/rtl/hmac.sv:264:  Missing models
Line: 264
Line: 287
Line: 346
Line: 509
Line: 516
File coverage: 98%


../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen_reg_pkg.sv:25:  Missing models
Line: 25
Line: 40
Line: 59
Line: 79
Line: 89
Line: 96
File coverage: 92%


../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen_reg_top.sv:52:  Missing models
Line: 52
Line: 115
Line: 141
Line: 167
Line: 193
Line: 221
Line: 247
Line: 273
Line: 299
Line: 325
Line: 340
Line: 355
Line: 370
File coverage: 95%


../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen.sv:11:  Missing models
Line: 11
Line: 54
Line: 67
Line: 80
Line: 93
Line: 115
Line: 117
File coverage: 90%


../src/lowrisc_ip_padctrl_component_0.1/rtl/jtag_mux.sv:88:  Missing models
Line: 88
File coverage: 97%


../src/lowrisc_ip_padctrl_component_0.1/rtl/padring.sv:70:  Missing models
Line: 70
Line: 80
Line: 96
Line: 103
Line: 104
Line: 105
Line: 106
Line: 107
Line: 108
Line: 109
Line: 110
Line: 111
Line: 114
Line: 115
Line: 116
Line: 117
Line: 118
Line: 119
Line: 120
Line: 121
Line: 122
Line: 123
Line: 126
Line: 127
Line: 128
Line: 129
Line: 130
Line: 131
Line: 132
Line: 133
Line: 134
Line: 135
Line: 136
Line: 148
Line: 155
Line: 156
Line: 157
Line: 158
Line: 159
Line: 160
Line: 161
Line: 162
Line: 163
Line: 166
Line: 167
Line: 168
Line: 169
Line: 170
Line: 171
Line: 172
Line: 173
Line: 174
Line: 175
Line: 178
Line: 179
Line: 180
Line: 181
Line: 182
Line: 183
Line: 184
Line: 185
Line: 186
Line: 187
Line: 188
Line: 192
File coverage: 50%


../src/lowrisc_ip_padctrl_component_0.1/rtl/padctrl.sv:39:  Missing models
Line: 39
Line: 41
Line: 42
Line: 44
Line: 118
File coverage: 88%


../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux_pkg.sv:24:  Missing models
Line: 24
Line: 33
Line: 35
File coverage: 85%


../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux_wkup.sv:44:  Missing models
Line: 44
Line: 81
Line: 93
Line: 157
Line: 183
Line: 198
File coverage: 94%


../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux.sv:194:  Missing models
Line: 194
Line: 195
Line: 196
Line: 215
Line: 216
Line: 222
Line: 223
Line: 262
Line: 263
Line: 304
File coverage: 93%


../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_reg_pkg.sv:14:  Missing models
Line: 14
Line: 18
Line: 23
Line: 38
Line: 43
Line: 47
Line: 51
Line: 55
Line: 70
Line: 76
Line: 80
Line: 87
Line: 92
Line: 104
Line: 120
Line: 131
File coverage: 88%


../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_reg_top.sv:52:  Missing models
Line: 52
Line: 136
Line: 163
Line: 188
Line: 204
Line: 223
Line: 249
Line: 275
Line: 301
Line: 328
Line: 355
Line: 382
Line: 415
Line: 442
Line: 475
Line: 501
Line: 516
Line: 531
File coverage: 95%


../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_cdc.sv:66:  Missing models
Line: 66
Line: 75
Line: 96
Line: 109
Line: 163
Line: 172
Line: 181
Line: 217
File coverage: 94%


../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_reg_pkg.sv:15:  Missing models
Line: 15
Line: 19
Line: 23
Line: 28
Line: 38
Line: 45
File coverage: 85%


../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_reg_top.sv:52:  Missing models
Line: 52
Line: 96
Line: 114
Line: 141
Line: 168
Line: 195
File coverage: 96%


../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_ctrl.sv:40:  Missing models
Line: 40
File coverage: 96%


../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_por.sv:33:  Missing models
Line: 33
File coverage: 97%


../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_info.sv:30:  Missing models
Line: 30
File coverage: 97%


../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr.sv:57:  Missing models
Line: 57
Line: 67
Line: 77
Line: 111
Line: 135
Line: 146
Line: 165
Line: 175
Line: 185
Line: 195
Line: 205
Line: 231
File coverage: 91%


../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_ibex.sv:138:  Missing models
Line: 138
Line: 208
Line: 229
Line: 243
Line: 264
File coverage: 96%


../src/lowrisc_ip_rv_dm_0.1/rtl/rv_dm.sv:103:  Missing models
Line: 103
Line: 112
Line: 171
Line: 202
Line: 244
Line: 276
Line: 305
File coverage: 97%


../src/lowrisc_ip_rv_plic_component_0.1/rtl/rv_plic_target.sv:76:  Missing models
Line: 76
Line: 77
Line: 78
Line: 79
Line: 106
Line: 107
File coverage: 89%


../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer_reg_pkg.sv:18:  Missing models
Line: 18
Line: 27
Line: 31
Line: 35
Line: 40
Line: 45
Line: 49
Line: 53
Line: 58
Line: 64
Line: 69
Line: 74
Line: 90
Line: 99
File coverage: 85%


../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer_reg_top.sv:52:  Missing models
Line: 52
Line: 113
Line: 141
Line: 167
Line: 194
Line: 221
Line: 248
Line: 275
Line: 304
Line: 333
Line: 360
File coverage: 95%


../src/lowrisc_ip_rv_timer_0.1/rtl/timer_core.sv:49:  Missing models
Line: 49
File coverage: 96%


../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer.sv:79:  Missing models
Line: 79
Line: 94
File coverage: 97%


../src/lowrisc_ip_spi_device_0.1/rtl/spi_device_reg_pkg.sv:31:  Missing models
Line: 31
Line: 52
Line: 79
Line: 94
Line: 112
Line: 121
Line: 127
Line: 133
Line: 142
Line: 151
Line: 179
Line: 188
Line: 209
Line: 216
Line: 223
Line: 240
Line: 251
File coverage: 93%


../src/lowrisc_ip_spi_device_0.1/rtl/spi_device_reg_top.sv:74:  Missing models
Line: 74
Line: 98
Line: 246
Line: 272
Line: 298
Line: 324
Line: 350
Line: 376
Line: 404
Line: 430
Line: 456
Line: 482
Line: 508
Line: 534
Line: 560
Line: 575
Line: 590
Line: 605
Line: 620
Line: 635
Line: 654
Line: 680
Line: 706
Line: 732
Line: 760
Line: 786
Line: 812
Line: 838
Line: 864
Line: 892
Line: 918
Line: 944
Line: 959
Line: 976
Line: 991
Line: 1006
Line: 1021
Line: 1036
Line: 1051
Line: 1070
Line: 1096
Line: 1123
Line: 1148
Line: 1176
Line: 1202
Line: 1230
Line: 1256
File coverage: 95%


../src/lowrisc_ip_spi_device_0.1/rtl/spi_device_pkg.sv:54:  Missing models
Line: 54
File coverage: 97%


../src/lowrisc_ip_spi_device_0.1/rtl/spi_device.sv:365:  Missing models
Line: 365
Line: 387
Line: 411
Line: 442
Line: 473
Line: 502
Line: 531
File coverage: 98%


../src/lowrisc_ip_uart_0.1/rtl/uart_reg_pkg.sv:37:  Missing models
Line: 37
Line: 64
Line: 99
Line: 129
Line: 156
Line: 161
Line: 166
Line: 185
Line: 194
Line: 203
Line: 239
Line: 260
Line: 264
Line: 275
Line: 284
Line: 288
Line: 305
Line: 317
File coverage: 94%


../src/lowrisc_ip_uart_0.1/rtl/uart_reg_top.sv:52:  Missing models
Line: 52
Line: 218
Line: 244
Line: 270
Line: 296
Line: 322
Line: 348
Line: 374
Line: 400
Line: 428
Line: 454
Line: 480
Line: 506
Line: 532
Line: 558
Line: 584
Line: 610
Line: 636
Line: 651
Line: 666
Line: 681
Line: 696
Line: 711
Line: 726
Line: 741
Line: 760
Line: 786
Line: 812
Line: 838
Line: 864
Line: 890
Line: 916
Line: 942
Line: 968
Line: 994
Line: 1009
Line: 1024
Line: 1039
Line: 1054
Line: 1069
Line: 1085
Line: 1103
Line: 1130
Line: 1155
Line: 1180
Line: 1206
Line: 1232
Line: 1247
Line: 1266
Line: 1292
Line: 1317
Line: 1336
Line: 1362
File coverage: 94%


../src/lowrisc_ip_uart_0.1/rtl/uart_core.sv:176:  Missing models
Line: 176
Line: 223
Line: 275
File coverage: 99%


../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_reg_pkg.sv:64:  Missing models
Line: 64
Line: 115
Line: 182
Line: 191
Line: 196
Line: 215
Line: 219
Line: 223
Line: 227
Line: 242
Line: 246
Line: 251
Line: 275
Line: 343
Line: 350
Line: 377
Line: 392
Line: 397
Line: 402
Line: 413
Line: 433
Line: 446
File coverage: 95%


../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_reg_top.sv:74:  Missing models
Line: 74
Line: 98
Line: 658
Line: 684
Line: 710
Line: 736
Line: 762
Line: 788
Line: 814
Line: 840
Line: 866
Line: 892
Line: 918
Line: 944
Line: 970
Line: 996
Line: 1022
Line: 1048
Line: 1076
Line: 1102
Line: 1128
Line: 1154
Line: 1180
Line: 1206
Line: 1232
Line: 1258
Line: 1284
Line: 1310
Line: 1336
Line: 1362
Line: 1388
Line: 1414
Line: 1440
Line: 1466
Line: 1492
Line: 1507
Line: 1522
Line: 1537
Line: 1552
Line: 1567
Line: 1582
Line: 1597
Line: 1612
Line: 1627
Line: 1642
Line: 1657
Line: 1672
Line: 1687
Line: 1702
Line: 1717
Line: 1736
Line: 1762
Line: 1788
Line: 1803
Line: 1818
Line: 1833
Line: 1848
Line: 1863
Line: 1878
Line: 1893
Line: 1911
Line: 1936
Line: 1951
Line: 1966
Line: 1981
Line: 2002
Line: 2028
Line: 2054
Line: 2080
Line: 2106
Line: 2132
Line: 2158
Line: 2184
Line: 2210
Line: 2236
Line: 2262
Line: 2288
Line: 2319
Line: 2345
Line: 2371
Line: 2397
Line: 2423
Line: 2449
Line: 2475
Line: 2501
Line: 2527
Line: 2553
Line: 2579
Line: 2605
Line: 2636
Line: 2662
Line: 2688
Line: 2714
Line: 2740
Line: 2766
Line: 2792
Line: 2818
Line: 2844
Line: 2870
Line: 2896
Line: 2922
Line: 2953
Line: 2979
Line: 3005
Line: 3031
Line: 3057
Line: 3083
Line: 3109
Line: 3135
Line: 3161
Line: 3187
Line: 3213
Line: 3239
Line: 3270
Line: 3296
Line: 3322
Line: 3348
Line: 3377
Line: 3403
Line: 3429
Line: 3455
Line: 3484
Line: 3510
Line: 3536
Line: 3562
Line: 3591
Line: 3617
Line: 3643
Line: 3669
Line: 3698
Line: 3724
Line: 3750
Line: 3776
Line: 3805
Line: 3831
Line: 3857
Line: 3883
Line: 3912
Line: 3938
Line: 3964
Line: 3990
Line: 4019
Line: 4045
Line: 4071
Line: 4097
Line: 4126
Line: 4152
Line: 4178
Line: 4204
Line: 4233
Line: 4259
Line: 4285
Line: 4311
Line: 4340
Line: 4366
Line: 4392
Line: 4418
Line: 4447
Line: 4473
Line: 4499
Line: 4525
Line: 4556
Line: 4582
Line: 4608
Line: 4634
Line: 4660
Line: 4686
Line: 4712
Line: 4738
Line: 4764
Line: 4790
Line: 4816
Line: 4842
Line: 4873
Line: 4898
Line: 4923
Line: 4948
Line: 4973
Line: 4998
Line: 5023
Line: 5048
Line: 5073
Line: 5098
Line: 5123
Line: 5148
Line: 5176
Line: 5202
Line: 5228
Line: 5254
Line: 5280
Line: 5306
Line: 5332
File coverage: 94%


../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_usbif.sv:261:  Missing models
Line: 261
File coverage: 99%


../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_iomux.sv:71:  Missing models
Line: 71
Line: 83
File coverage: 97%


../src/lowrisc_ip_usbdev_0.1/rtl/usbdev.sv:175:  Missing models
Line: 175
Line: 198
Line: 260
Line: 290
Line: 539
Line: 549
Line: 629
Line: 657
Line: 944
File coverage: 98%


../src/lowrisc_top_earlgrey_xbar_main_0.1/xbar_main.sv:523:  Missing models
Line: 523
Line: 538
Line: 552
Line: 566
Line: 580
Line: 594
Line: 606
Line: 618
Line: 632
Line: 646
Line: 660
Line: 674
Line: 688
Line: 702
Line: 716
Line: 730
Line: 744
File coverage: 96%


../src/lowrisc_top_earlgrey_xbar_peri_0.1/xbar_peri.sv:133:  Missing models
Line: 133
File coverage: 98%


../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr_pkg.sv:13:  Missing models
Line: 13
Line: 31
Line: 35
File coverage: 86%


../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr_reg_pkg.sv:22:  Missing models
Line: 22
Line: 31
Line: 43
Line: 52
Line: 59
File coverage: 89%


../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr_reg_top.sv:52:  Missing models
Line: 52
Line: 97
Line: 123
Line: 151
Line: 177
Line: 205
Line: 230
File coverage: 95%

Overall coverage: 93%

Ordered coverage:
../src/lowrisc_prim_diff_decode_0/rtl/prim_diff_decode.sv:45: 27% 
../src/lowrisc_ip_aes_0.6/rtl/aes_sbox.sv:21: 27% 
../src/lowrisc_prim_xilinx_clock_mux2_0/rtl/prim_xilinx_clock_mux2.sv:17: 40% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv:388: 42% 
../src/lowrisc_prim_all_0.1/rtl/prim_present.sv:58: 44% 
../src/lowrisc_prim_xilinx_clock_gating_0/rtl/prim_xilinx_clock_gating.sv:12: 50% 
../src/lowrisc_ip_padctrl_component_0.1/rtl/padring.sv:70: 50% 
../src/lowrisc_prim_abstract_pad_wrapper_0/prim_pad_wrapper.sv:12: 57% 
../src/lowrisc_ibex_ibex_icache_0.1/rtl/ibex_icache.sv:268: 58% 
../src/lowrisc_prim_abstract_clock_mux2_0/prim_clock_mux2.sv:12: 61% 
../src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv:12: 61% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv:78: 61% 
../src/lowrisc_prim_ram_1p_adv_0.1/rtl/prim_ram_1p_adv.sv:88: 63% 
../src/lowrisc_prim_all_0.1/rtl/prim_prince.sv:63: 68% 
../src/lowrisc_prim_ram_2p_async_adv_0.1/rtl/prim_ram_2p_async_adv.sv:109: 68% 
../src/lowrisc_prim_xilinx_pad_wrapper_0/rtl/prim_xilinx_pad_wrapper.sv:36: 70% 
../src/lowrisc_prim_all_0.1/rtl/prim_subreg.sv:36: 72% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv:118: 72% 
../src/lowrisc_prim_all_0.1/rtl/prim_clock_inverter.sv:23: 73% 
../src/lowrisc_prim_all_0.1/rtl/prim_arbiter_tree.sv:51: 74% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv:249: 75% 
../src/lowrisc_prim_generic_rom_0/rtl/prim_generic_rom.sv:45: 76% 
../src/lowrisc_prim_all_0.1/rtl/prim_esc_pkg.sv:9: 77% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv:157: 78% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_ff.sv:67: 78% 
../src/lowrisc_prim_all_0.1/rtl/prim_sram_arbiter.sv:48: 79% 
../src/lowrisc_prim_all_0.1/rtl/prim_alert_pkg.sv:9: 81% 
../src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv:16: 83% 
../src/lowrisc_prim_generic_clock_mux2_0/rtl/prim_generic_clock_mux2.sv:23: 83% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_dummy_instr.sv:44: 84% 
../src/lowrisc_tlul_common_0.1/rtl/tlul_assert.sv:223: 85% 
../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux_pkg.sv:24: 85% 
../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_reg_pkg.sv:15: 85% 
../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer_reg_pkg.sv:18: 85% 
../src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic_reg_pkg.sv:18: 86% 
../src/lowrisc_ip_pwrmgr_pkg_0.1/rtl/pwrmgr_pkg.sv:29: 86% 
../src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv:12: 86% 
../src/lowrisc_prim_all_0.1/rtl/prim_keccak.sv:52: 86% 
../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr_pkg.sv:13: 86% 
../src/lowrisc_prim_all_0.1/rtl/prim_arbiter_ppc.sv:53: 87% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv:340: 87% 
../src/lowrisc_tlul_socket_m1_0.1/rtl/tlul_socket_m1.sv:120: 87% 
../src/lowrisc_ip_gpio_0.1/rtl/gpio_reg_pkg.sv:14: 87% 
../src/lowrisc_ip_rstmgr_pkg_0.1/rtl/rstmgr_pkg.sv:20: 88% 
../src/lowrisc_prim_abstract_rom_0/prim_rom.sv:33: 88% 
../src/lowrisc_ip_padctrl_component_0.1/rtl/padctrl.sv:39: 88% 
../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_reg_pkg.sv:14: 88% 
../src/lowrisc_top_earlgrey_alert_handler_reg_0.1/rtl/autogen/alert_handler_reg_pkg.sv:39: 89% 
../src/lowrisc_prim_abstract_flash_0/prim_flash.sv:12: 89% 
../src/lowrisc_ip_rv_plic_component_0.1/rtl/rv_plic_target.sv:76: 89% 
../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr_reg_pkg.sv:22: 89% 
../src/lowrisc_prim_abstract_ram_2p_0/prim_ram_2p.sv:12: 90% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv:140: 90% 
../src/lowrisc_ip_hmac_0.1/rtl/hmac_pkg.sv:23: 90% 
../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen.sv:11: 90% 
../src/lowrisc_top_earlgrey_padctrl_reg_0.1/rtl/autogen/padctrl_reg_pkg.sv:20: 91% 
../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_pkg.sv:42: 91% 
../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr.sv:57: 91% 
../src/lowrisc_tlul_headers_0.1/rtl/tlul_pkg.sv:30: 92% 
../src/lowrisc_top_earlgrey_pinmux_reg_0.1/rtl/autogen/pinmux_reg_pkg.sv:22: 92% 
../src/lowrisc_prim_all_0.1/rtl/prim_cipher_pkg.sv:76: 92% 
../src/lowrisc_ip_aes_0.6/rtl/aes_sub_bytes.sv:20: 92% 
../src/lowrisc_ip_hmac_0.1/rtl/hmac_reg_pkg.sv:25: 92% 
../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen_reg_pkg.sv:25: 92% 
../src/lowrisc_prim_rom_adv_0.1/rtl/prim_rom_adv.sv:37: 93% 
../src/lowrisc_tlul_common_0.1/rtl/tlul_assert_multiple.sv:23: 93% 
../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_cdc.sv:50: 93% 
../src/lowrisc_ip_aes_0.6/rtl/aes_reg_pkg.sv:20: 93% 
../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_rd.sv:94: 93% 
../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux.sv:194: 93% 
../src/lowrisc_ip_spi_device_0.1/rtl/spi_device_reg_pkg.sv:31: 93% 
../src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic_reg_top.sv:52: 94% 
../src/lowrisc_prim_all_0.1/rtl/prim_clock_gating_sync.sv:19: 94% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv:269: 94% 
../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_reg_pkg.sv:35: 94% 
../src/lowrisc_ip_hmac_0.1/rtl/hmac_reg_top.sv:74: 94% 
../src/lowrisc_ip_pinmux_component_0.1/rtl/pinmux_wkup.sv:44: 94% 
../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_cdc.sv:66: 94% 
../src/lowrisc_ip_uart_0.1/rtl/uart_reg_pkg.sv:37: 94% 
../src/lowrisc_ip_uart_0.1/rtl/uart_reg_top.sv:52: 94% 
../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_reg_top.sv:74: 94% 
../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv:54: 95% 
../src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv:47: 95% 
../src/lowrisc_ip_flash_ctrl_pkg_0.1/rtl/flash_ctrl_pkg.sv:63: 95% 
../src/lowrisc_ip_flash_ctrl_pkg_0.1/rtl/flash_phy_pkg.sv:60: 95% 
../src/lowrisc_top_earlgrey_alert_handler_reg_0.1/rtl/autogen/alert_handler_reg_top.sv:52: 95% 
../src/lowrisc_top_earlgrey_padctrl_reg_0.1/rtl/autogen/padctrl_reg_top.sv:52: 95% 
../src/lowrisc_top_earlgrey_pinmux_reg_0.1/rtl/autogen/pinmux_reg_top.sv:52: 95% 
../src/lowrisc_prim_all_0.1/rtl/prim_alert_receiver.sv:34: 95% 
../src/lowrisc_prim_all_0.1/rtl/prim_alert_sender.sv:31: 95% 
../src/lowrisc_ip_aes_0.6/rtl/aes_reg_top.sv:52: 95% 
../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_class.sv:49: 95% 
../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_accu.sv:56: 95% 
../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_reg_top.sv:76: 95% 
../src/lowrisc_ip_gpio_0.1/rtl/gpio_reg_top.sv:52: 95% 
../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen_reg_top.sv:52: 95% 
../src/lowrisc_ip_pwrmgr_0.1/rtl/pwrmgr_reg_top.sv:52: 95% 
../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer_reg_top.sv:52: 95% 
../src/lowrisc_ip_spi_device_0.1/rtl/spi_device_reg_top.sv:74: 95% 
../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_reg_pkg.sv:64: 95% 
../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr_reg_top.sv:52: 95% 
../src/lowrisc_top_earlgrey_clkmgr_0.1/rtl/autogen/clkmgr.sv:123: 96% 
../src/lowrisc_prim_all_0.1/rtl/prim_lfsr.sv:305: 96% 
../src/lowrisc_prim_ram_2p_adv_0.1/rtl/prim_ram_2p_adv.sv:68: 96% 
../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_pkg.sv:108: 96% 
../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_sba.sv:166: 96% 
../src/lowrisc_tlul_adapter_sram_0.1/rtl/tlul_adapter_sram.sv:58: 96% 
../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_reg_top.sv:52: 96% 
../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_ctrl.sv:40: 96% 
../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_ibex.sv:138: 96% 
../src/lowrisc_ip_rv_timer_0.1/rtl/timer_core.sv:49: 96% 
../src/lowrisc_top_earlgrey_xbar_main_0.1/xbar_main.sv:523: 96% 
../src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey_pkg.sv:26: 97% 
../src/lowrisc_prim_all_0.1/rtl/prim_esc_receiver.sv:42: 97% 
../src/lowrisc_prim_all_0.1/rtl/prim_packer.sv:98: 97% 
../src/lowrisc_prim_all_0.1/rtl/prim_fifo_sync.sv:147: 97% 
../src/lowrisc_prim_all_0.1/rtl/prim_sync_reqack.sv:53: 97% 
../src/lowrisc_prim_all_0.1/rtl/prim_gate_gen.sv:124: 97% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv:380: 97% 
../src/lowrisc_ip_aes_0.6/rtl/aes_prng.sv:50: 97% 
../src/lowrisc_ip_aes_0.6/rtl/aes.sv:55: 97% 
../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_reg_wrap.sv:48: 97% 
../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_esc_timer.sv:30: 97% 
../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl.sv:126: 97% 
../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy.sv:86: 97% 
../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy_core.sv:184: 97% 
../src/lowrisc_ip_padctrl_component_0.1/rtl/jtag_mux.sv:88: 97% 
../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_por.sv:33: 97% 
../src/lowrisc_ip_rstmgr_0.1/rtl/rstmgr_info.sv:30: 97% 
../src/lowrisc_ip_rv_dm_0.1/rtl/rv_dm.sv:103: 97% 
../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer.sv:79: 97% 
../src/lowrisc_ip_spi_device_0.1/rtl/spi_device_pkg.sv:54: 97% 
../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_iomux.sv:71: 97% 
../src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic.sv:226: 98% 
../src/lowrisc_prim_all_0.1/rtl/prim_esc_sender.sv:51: 98% 
../src/lowrisc_ip_usb_fs_nb_pe_0.1/rtl/usb_fs_nb_pe.sv:123: 98% 
../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_jtag_tap.sv:82: 98% 
../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_jtag.sv:66: 98% 
../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_csrs.sv:557: 98% 
../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_mem.sv:206: 98% 
../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv:80: 98% 
../src/lowrisc_ip_aes_0.6/rtl/aes_cipher_core.sv:106: 98% 
../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler_ping_timer.sv:78: 98% 
../src/lowrisc_ip_hmac_0.1/rtl/sha2.sv:84: 98% 
../src/lowrisc_ip_hmac_0.1/rtl/hmac.sv:264: 98% 
../src/lowrisc_ip_spi_device_0.1/rtl/spi_device.sv:365: 98% 
../src/lowrisc_ip_usbdev_0.1/rtl/usbdev.sv:175: 98% 
../src/lowrisc_top_earlgrey_xbar_peri_0.1/xbar_peri.sv:133: 98% 
../src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey.sv:283: 99% 
../src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv:251: 99% 
../src/lowrisc_prim_generic_flash_0/rtl/prim_generic_flash.sv:76: 99% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv:153: 99% 
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv:99: 99% 
../src/lowrisc_ip_aes_0.6/rtl/aes_core.sv:269: 99% 
../src/lowrisc_ip_aes_0.6/rtl/aes_key_expand.sv:173: 99% 
../src/lowrisc_ip_alert_handler_component_0.1/rtl/alert_handler.sv:107: 99% 
../src/lowrisc_ip_uart_0.1/rtl/uart_core.sv:176: 99% 
../src/lowrisc_ip_usbdev_0.1/rtl/usbdev_usbif.sv:261: 99% 
