// Seed: 279711337
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_13;
  assign id_4 = -1;
  localparam id_14 = -1;
  assign id_2 = 1;
  parameter id_15 = id_14;
  wire id_16, id_17;
  wire id_18;
  id_19(
      .id_0(id_8)
  );
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1,
    input  logic id_2,
    input  logic id_3
);
  assign id_0 = -1;
  always @(id_3) begin : LABEL_0
    #1 id_0 <= id_3;
  end
  assign id_0 = id_2;
  always disable id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
