<td>./CPU/dataracebench/DRB001-antidep1-orig-yes.c</td><td> 0 </td><td> 1 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB002-antidep1-var-yes.c</td><td> 0 </td><td> 1 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB003-antidep2-orig-yes.c</td><td> 0 </td><td> 3 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB004-antidep2-var-yes.c</td><td> 0 </td><td> 3 </td><td> 3 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB005-indirectaccess1-orig-yes.c</td><td> 0 </td><td> 1 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB006-indirectaccess2-orig-yes.c</td><td> 0 </td><td> 1 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB007-indirectaccess3-orig-yes.c</td><td> 0 </td><td> 1 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB008-indirectaccess4-orig-yes.c</td><td> 0 </td><td> 1 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB009-lastprivatemissing-orig-yes.c</td><td> 0 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB010-lastprivatemissing-var-yes.c</td><td> 0 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB011-minusminus-orig-yes.c</td><td> 1 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB012-minusminus-var-yes.c</td><td> 1 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB013-nowait-orig-yes.c</td><td> 0 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB016-outputdep-orig-yes.c</td><td> 0 </td><td> 0 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB017-outputdep-var-yes.c</td><td> 0 </td><td> 0 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB018-plusplus-orig-yes.c</td><td> 0 </td><td> 1 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB019-plusplus-var-yes.c</td><td> 0 </td><td> 1 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB020-privatemissing-var-yes.c</td><td> 0 </td><td> 2 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB021-reductionmissing-orig-yes.c</td><td> 0 </td><td> 4 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB022-reductionmissing-var-yes.c</td><td> 0 </td><td> 4 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB024-simdtruedep-orig-yes.c</td><td> 0 </td><td> 1 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB025-simdtruedep-var-yes.c</td><td> 0 </td><td> 1 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB026-targetparallelfor-orig-yes.c</td><td> 0 </td><td> 1 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB028-privatemissing-orig-yes.c</td><td> 0 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB029-truedep1-orig-yes.c</td><td> 0 </td><td> 1 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB030-truedep1-var-yes.c</td><td> 0 </td><td> 1 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB031-truedepfirstdimension-orig-yes.c</td><td> 0 </td><td> 3 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB032-truedepfirstdimension-var-yes.c</td><td> 0 </td><td> 3 </td><td> 3 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB033-truedeplinear-orig-yes.c</td><td> 0 </td><td> 1 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB034-truedeplinear-var-yes.c</td><td> 0 </td><td> 1 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB035-truedepscalar-orig-yes.c</td><td> 0 </td><td> 0 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB036-truedepscalar-var-yes.c</td><td> 0 </td><td> 0 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB037-truedepseconddimension-orig-yes.c</td><td> 0 </td><td> 3 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB038-truedepseconddimension-var-yes.c</td><td> 0 </td><td> 3 </td><td> 3 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB039-truedepsingleelement-orig-yes.c</td><td> 0 </td><td> 0 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB040-truedepsingleelement-var-yes.c</td><td> 0 </td><td> 0 </td><td> 2 </td><td> 1 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB045-doall1-orig-no.c</td><td> 0 </td><td> 2 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB046-doall2-orig-no.c</td><td> 0 </td><td> 4 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB047-doallchar-orig-no.c</td><td> 0 </td><td> 2 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB048-firstprivate-orig-no.c</td><td> 0 </td><td> 2 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB049-fprintf-orig-no.c</td><td> 0 </td><td> 1 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB050-functionparameter-orig-no.c</td><td> 0 </td><td> 2 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB052-indirectaccesssharebase-orig-no.c</td><td> 0 </td><td> 1 </td><td> 1 </td><td> 0 </td><td> 1 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB053-inneronly1-orig-no.c</td><td> 0 </td><td> 3 </td><td> 3 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB054-inneronly2-orig-no.c</td><td> 0 </td><td> 3 </td><td> 3 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB059-lastprivate-orig-no.c</td><td> 0 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB060-matrixmultiply-orig-no.c</td><td> 0 </td><td> 3 </td><td> 2 </td><td> 2 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB061-matrixvector1-orig-no.c</td><td> 0 </td><td> 4 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB062-matrixvector2-orig-no.c</td><td> 0 </td><td> 4 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB063-outeronly1-orig-no.c</td><td> 0 </td><td> 3 </td><td> 3 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB064-outeronly2-orig-no.c</td><td> 0 </td><td> 3 </td><td> 3 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB065-pireduction-orig-no.c</td><td> 0 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB066-pointernoaliasing-orig-no.c</td><td> 0 </td><td> 0 </td><td> 1 </td><td> 0 </td><td> 1 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB067-restrictpointer1-orig-no.c</td><td> 0 </td><td> 1 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB068-restrictpointer2-orig-no.c</td><td> 0 </td><td> 2 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB070-simd1-orig-no.c</td><td> 0 </td><td> 2 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB071-targetparallelfor-orig-no.c</td><td> 0 </td><td> 2 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB073-doall2-orig-yes.c</td><td> 0 </td><td> 4 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB084-threadprivatemissing-orig-yes.c</td><td> 1 </td><td> 0 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB090-static-local-orig-yes.c</td><td> 0 </td><td> 3 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB091-threadprivate2-orig-no.c</td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB092-threadprivatemissing2-orig-yes.c</td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB093-doall2-collapse-orig-no.c</td><td> 0 </td><td> 4 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB094-doall2-ordered-orig-no.c</td><td> 0 </td><td> 2 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB095-doall2-taskloop-orig-yes.c</td><td> 0 </td><td> 4 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB097-target-teams-distribute-orig-no.c</td><td> 0 </td><td> 4 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB098-simd2-orig-no.c</td><td> 0 </td><td> 4 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB099-targetparallelfor2-orig-no.c</td><td> 0 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB100-task-reference-orig-no.cpp</td><td> 0 </td><td> 0 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB101-task-value-orig-no.cpp</td><td> 0 </td><td> 0 </td><td> 1 </td><td> 0 </td><td> 1 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB104-nowait-barrier-orig-no.c</td><td> 0 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB109-orderedmissing-orig-yes.c</td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 1 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB110-ordered-orig-no.c</td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 1 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB111-linearmissing-orig-yes.c</td><td> 1 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB113-default-orig-no.c</td><td> 0 </td><td> 6 </td><td> 2 </td><td> 0 </td><td> 0 </td><td> 0 </td>
<td>./CPU/dataracebench/DRB114-if-orig-yes.c</td><td> 0 </td><td> 1 </td><td> 1 </td><td> 0 </td><td> 0 </td><td> 0 </td>
