[2025-09-18 06:04:21] START suite=qualcomm_srv trace=srv737_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv737_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2617212 heartbeat IPC: 3.821 cumulative IPC: 3.821 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5073223 heartbeat IPC: 4.072 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5073223 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5073223 cumulative IPC: 3.942 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14224056 heartbeat IPC: 1.093 cumulative IPC: 1.093 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 23385539 heartbeat IPC: 1.092 cumulative IPC: 1.092 (Simulation time: 00 hr 03 min 38 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 32527270 heartbeat IPC: 1.094 cumulative IPC: 1.093 (Simulation time: 00 hr 04 min 50 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv737_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000008 cycles: 41619691 heartbeat IPC: 1.1 cumulative IPC: 1.094 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 50706719 heartbeat IPC: 1.1 cumulative IPC: 1.096 (Simulation time: 00 hr 07 min 07 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 59943241 heartbeat IPC: 1.083 cumulative IPC: 1.093 (Simulation time: 00 hr 08 min 19 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 69028111 heartbeat IPC: 1.101 cumulative IPC: 1.095 (Simulation time: 00 hr 09 min 25 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 78132373 heartbeat IPC: 1.098 cumulative IPC: 1.095 (Simulation time: 00 hr 10 min 33 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv737_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000019 cycles: 87219473 heartbeat IPC: 1.1 cumulative IPC: 1.096 (Simulation time: 00 hr 11 min 46 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 91222122 cumulative IPC: 1.096 (Simulation time: 00 hr 13 min 00 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 91222122 cumulative IPC: 1.096 (Simulation time: 00 hr 13 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv737_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.096 instructions: 100000000 cycles: 91222122
CPU 0 Branch Prediction Accuracy: 91.04% MPKI: 15.82 Average ROB Occupancy at Mispredict: 26.08
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3744
BRANCH_INDIRECT: 0.4073
BRANCH_CONDITIONAL: 12.93
BRANCH_DIRECT_CALL: 0.9126
BRANCH_INDIRECT_CALL: 0.5885
BRANCH_RETURN: 0.6104


====Backend Stall Breakdown====
ROB_STALL: 82461
LQ_STALL: 0
SQ_STALL: 619614


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 138.75
REPLAY_LOAD: 110.77551
NON_REPLAY_LOAD: 12.600564

== Total ==
ADDR_TRANS: 5550
REPLAY_LOAD: 5428
NON_REPLAY_LOAD: 71483

== Counts ==
ADDR_TRANS: 40
REPLAY_LOAD: 49
NON_REPLAY_LOAD: 5673

cpu0->cpu0_STLB TOTAL        ACCESS:    1853883 HIT:    1849177 MISS:       4706 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1853883 HIT:    1849177 MISS:       4706 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 208.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8820488 HIT:    7528627 MISS:    1291861 MSHR_MERGE:      70646
cpu0->cpu0_L2C LOAD         ACCESS:    6848702 HIT:    5840315 MISS:    1008387 MSHR_MERGE:      10225
cpu0->cpu0_L2C RFO          ACCESS:     571992 HIT:     415268 MISS:     156724 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     364534 HIT:     254699 MISS:     109835 MSHR_MERGE:      60421
cpu0->cpu0_L2C WRITE        ACCESS:    1026763 HIT:    1017749 MISS:       9014 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8497 HIT:        596 MISS:       7901 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     414025 ISSUED:     228583 USEFUL:       7617 USELESS:      10810
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14872166 HIT:    7974534 MISS:    6897632 MSHR_MERGE:    1639083
cpu0->cpu0_L1I LOAD         ACCESS:   14872166 HIT:    7974534 MISS:    6897632 MSHR_MERGE:    1639083
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.24 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30810602 HIT:   26866515 MISS:    3944087 MSHR_MERGE:    1606242
cpu0->cpu0_L1D LOAD         ACCESS:   17076564 HIT:   15083067 MISS:    1993497 MSHR_MERGE:     403343
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     554456 HIT:     297705 MISS:     256751 MSHR_MERGE:      89549
cpu0->cpu0_L1D WRITE        ACCESS:   13169947 HIT:   11484709 MISS:    1685238 MSHR_MERGE:    1113246
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9635 HIT:       1034 MISS:       8601 MSHR_MERGE:        104
cpu0->cpu0_L1D PREFETCH REQUESTED:     723988 ISSUED:     554456 USEFUL:      33548 USELESS:      45055
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.08 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12331401 HIT:   10456716 MISS:    1874685 MSHR_MERGE:     937348
cpu0->cpu0_ITLB LOAD         ACCESS:   12331401 HIT:   10456716 MISS:    1874685 MSHR_MERGE:     937348
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.097 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28708873 HIT:   27472305 MISS:    1236568 MSHR_MERGE:     320022
cpu0->cpu0_DTLB LOAD         ACCESS:   28708873 HIT:   27472305 MISS:    1236568 MSHR_MERGE:     320022
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.977 cycles
cpu0->LLC TOTAL        ACCESS:    1463869 HIT:    1401657 MISS:      62212 MSHR_MERGE:       1745
cpu0->LLC LOAD         ACCESS:     998162 HIT:     980358 MISS:      17804 MSHR_MERGE:        217
cpu0->LLC RFO          ACCESS:     156724 HIT:     127588 MISS:      29136 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      49414 HIT:      38524 MISS:      10890 MSHR_MERGE:       1528
cpu0->LLC WRITE        ACCESS:     251668 HIT:     251491 MISS:        177 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7901 HIT:       3696 MISS:       4205 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 137.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3175
  ROW_BUFFER_MISS:      57099
  AVG DBUS CONGESTED CYCLE: 3.547
Channel 0 WQ ROW_BUFFER_HIT:       1398
  ROW_BUFFER_MISS:      24981
  FULL:          0
Channel 0 REFRESHES ISSUED:       7602

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       503317       441062        95778         2417
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5          143          438          280
  STLB miss resolved @ L2C                0           33           67          261           91
  STLB miss resolved @ LLC                0          219          274         1754          828
  STLB miss resolved @ MEM                0            0          240         2216         2237

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             160404        49604      1219214       161681          346
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           56          165           27
  STLB miss resolved @ L2C                0           50          125           95            0
  STLB miss resolved @ LLC                0           74          282          530           70
  STLB miss resolved @ MEM                0            0           61          247          109
[2025-09-18 06:17:22] END   suite=qualcomm_srv trace=srv737_ap (rc=0)
