0 0 dataAuditErrors
164 0 CELL-OFFGRID
165 0 PATH-CENTERLINE-OFFGRID_pad
166 0 PATH-CENTERLINE-OFFGRID_diff_dg
167 0 PATH-CENTERLINE-OFFGRID_diff_dyi
168 0 PATH-CENTERLINE-OFFGRID_pimp
169 0 PATH-CENTERLINE-OFFGRID_nimp
170 0 PATH-CENTERLINE-OFFGRID_sab
171 0 PATH-CENTERLINE-OFFGRID_nwell
172 0 PATH-CENTERLINE-OFFGRID_dnwelldg
173 0 PATH-CENTERLINE-OFFGRID_dnwellmvdg
174 0 PATH-CENTERLINE-OFFGRID_pwblk
175 0 PATH-CENTERLINE-OFFGRID_mv
176 0 PATH-CENTERLINE-OFFGRID_lvt
177 0 PATH-CENTERLINE-OFFGRID_gxh
178 0 PATH-CENTERLINE-OFFGRID_pbd
179 0 PATH-CENTERLINE-OFFGRID_nbd
180 0 PATH-CENTERLINE-OFFGRID_depl
181 0 PATH-CENTERLINE-OFFGRID_sci
182 0 PATH-CENTERLINE-OFFGRID_pdd
183 0 PATH-CENTERLINE-OFFGRID_isopw
184 0 PATH-CENTERLINE-OFFGRID_hvdepl
185 0 PATH-CENTERLINE-OFFGRID_dnc
186 0 PATH-CENTERLINE-OFFGRID_dpc
187 0 PATH-CENTERLINE-OFFGRID_hnw
188 0 PATH-CENTERLINE-OFFGRID_ndf
189 0 PATH-CENTERLINE-OFFGRID_pdf
190 0 PATH-CENTERLINE-OFFGRID_cont
191 0 PATH-CENTERLINE-OFFGRID_polydg
192 0 PATH-CENTERLINE-OFFGRID_poly_dyi
193 0 PATH-CENTERLINE-OFFGRID_met1dg
194 0 PATH-CENTERLINE-OFFGRID_met1s
195 0 PATH-CENTERLINE-OFFGRID_met1_dyi
196 0 PATH-CENTERLINE-OFFGRID_via1
197 0 PATH-CENTERLINE-OFFGRID_optivia1
198 0 PATH-CENTERLINE-OFFGRID_met2dg
199 0 PATH-CENTERLINE-OFFGRID_met2s
200 0 PATH-CENTERLINE-OFFGRID_met2_dyi
201 0 PATH-CENTERLINE-OFFGRID_via2
202 0 PATH-CENTERLINE-OFFGRID_optivia2
203 0 PATH-CENTERLINE-OFFGRID_met3dg
204 0 PATH-CENTERLINE-OFFGRID_met3s
205 0 PATH-CENTERLINE-OFFGRID_met3_dyi
206 0 PATH-CENTERLINE-OFFGRID_via3
207 0 PATH-CENTERLINE-OFFGRID_optivia3
208 0 PATH-CENTERLINE-OFFGRID_met4dg
209 0 PATH-CENTERLINE-OFFGRID_met4s
210 0 PATH-CENTERLINE-OFFGRID_met4_dyi
211 0 PATH-CENTERLINE-OFFGRID_vtpl
212 0 PATH-CENTERLINE-OFFGRID_mtpldg
213 0 PATH-CENTERLINE-OFFGRID_mtpl_dyi
214 0 PATH-CENTERLINE-OFFGRID_vtp
215 0 PATH-CENTERLINE-OFFGRID_optivtp
216 0 PATH-CENTERLINE-OFFGRID_mtpdg
217 0 PATH-CENTERLINE-OFFGRID_mtps
218 0 PATH-CENTERLINE-OFFGRID_mtp_dyi
219 0 PATH-CENTERLINE-OFFGRID_cm
220 0 PATH-CENTERLINE-OFFGRID_cm2
221 0 PATH-CENTERLINE-OFFGRID_cm3
222 0 PATH-CENTERLINE-OFFGRID_cmh
223 0 PATH-CENTERLINE-OFFGRID_cmh2
224 0 PATH-CENTERLINE-OFFGRID_cmh3
225 0 PATH-CENTERLINE-OFFGRID_cm23f
226 0 PATH-CENTERLINE-OFFGRID_cmh23f
227 0 PATH-CENTERLINE-OFFGRID_cm34f
228 0 PATH-CENTERLINE-OFFGRID_cmh34f
229 0 PATH-CENTERLINE-OFFGRID_dio_mark
230 0 PATH-CENTERLINE-OFFGRID_cap_mark
231 0 PATH-CENTERLINE-OFFGRID_nwres
232 0 PATH-CENTERLINE-OFFGRID_dnwmvres
233 0 PATH-CENTERLINE-OFFGRID_hres
234 0 PATH-CENTERLINE-OFFGRID_mres
235 0 PATH-CENTERLINE-OFFGRID_lndev
236 0 PATH-CENTERLINE-OFFGRID_uln
237 0 PATH-CENTERLINE-OFFGRID_svt
238 0 PATH-CENTERLINE-OFFGRID_respoly
239 0 PATH-CENTERLINE-OFFGRID_resmet1
240 0 PATH-CENTERLINE-OFFGRID_resmet2
241 0 PATH-CENTERLINE-OFFGRID_resmet3
242 0 PATH-CENTERLINE-OFFGRID_resmet4
243 0 PATH-CENTERLINE-OFFGRID_resmtpl
244 0 PATH-CENTERLINE-OFFGRID_resmtp
245 0 PATH-CENTERLINE-OFFGRID_ram
246 0 PATH-CENTERLINE-OFFGRID_rom
247 0 PATH-CENTERLINE-OFFGRID_nvram
248 0 PATH-CENTERLINE-OFFGRID_flash
249 0 PATH-CENTERLINE-OFFGRID_otp
250 0 PATH-CENTERLINE-OFFGRID_mtp_xfl
251 0 PATH-CENTERLINE-OFFGRID_xflay_all
252 0 PATH-CENTERLINE-OFFGRID_devmark
253 0 PATH-CENTERLINE-OFFGRID_phodef
254 0 PATH-CENTERLINE-OFFGRID_uvwin
255 0 PATH-CENTERLINE-OFFGRID_anodop
256 0 PATH-CENTERLINE-OFFGRID_catdop
257 0 PATH-CENTERLINE-OFFGRID_aml
258 0 PATH-CENTERLINE-OFFGRID_bnimp
259 0 PATH-CENTERLINE-OFFGRID_subcut
260 0 PATH-CENTERLINE-OFFGRID_blkp1
261 0 PATH-CENTERLINE-OFFGRID_blkm1
262 0 PATH-CENTERLINE-OFFGRID_blkm2
263 0 PATH-CENTERLINE-OFFGRID_blkm3
264 0 PATH-CENTERLINE-OFFGRID_blkm4
265 0 PATH-CENTERLINE-OFFGRID_blkmt
266 0 PATH-CENTERLINE-OFFGRID_blkml
267 0 PATH-CENTERLINE-OFFGRID_blkall
268 0 PATH-CENTERLINE-OFFGRID_lockdg
269 0 PATH-CENTERLINE-OFFGRID_lock1dg
270 0 PATH-CENTERLINE-OFFGRID_lock2dg
271 0 PATH-CENTERLINE-OFFGRID_lockbnCDBA
272 0 PATH-CENTERLINE-OFFGRID_lock1bnCDBA
273 0 PATH-CENTERLINE-OFFGRID_lock2bnCDBA
274 0 PATH-CENTERLINE-OFFGRID_lock3bnCDBA
275 0 PATH-CENTERLINE-OFFGRID_lock4bnCDBA
276 0 PATH-CENTERLINE-OFFGRID_met1_bndCDBA
277 0 PATH-CENTERLINE-OFFGRID_met2_bndCDBA
278 0 PATH-CENTERLINE-OFFGRID_met3_bndCDBA
279 0 PATH-CENTERLINE-OFFGRID_nopim
280 0 PATH-CENTERLINE-OFFGRID_diffnblk
281 0 PATH-CENTERLINE-OFFGRID_polynblk
282 0 POLYGON-OFFGRID_pad
283 0 POLYGON-OFFGRID_diff_dg
284 0 POLYGON-OFFGRID_diff_dyi
285 0 POLYGON-OFFGRID_pimp
286 0 POLYGON-OFFGRID_nimp
287 0 POLYGON-OFFGRID_sab
288 0 POLYGON-OFFGRID_nwell
289 0 POLYGON-OFFGRID_dnwelldg
290 0 POLYGON-OFFGRID_dnwellmvdg
291 0 POLYGON-OFFGRID_pwblk
292 0 POLYGON-OFFGRID_mv
293 0 POLYGON-OFFGRID_lvt
294 0 POLYGON-OFFGRID_gxh
295 0 POLYGON-OFFGRID_pbd
296 0 POLYGON-OFFGRID_nbd
297 0 POLYGON-OFFGRID_depl
298 0 POLYGON-OFFGRID_sci
299 0 POLYGON-OFFGRID_pdd
300 0 POLYGON-OFFGRID_isopw
301 0 POLYGON-OFFGRID_hvdepl
302 0 POLYGON-OFFGRID_dnc
303 0 POLYGON-OFFGRID_dpc
304 0 POLYGON-OFFGRID_hnw
305 0 POLYGON-OFFGRID_ndf
306 0 POLYGON-OFFGRID_pdf
307 0 POLYGON-OFFGRID_cont
308 0 POLYGON-OFFGRID_polydg
309 0 POLYGON-OFFGRID_poly_dyi
310 0 POLYGON-OFFGRID_met1dg
311 0 POLYGON-OFFGRID_met1s
312 0 POLYGON-OFFGRID_met1_dyi
313 0 POLYGON-OFFGRID_via1
314 0 POLYGON-OFFGRID_optivia1
315 0 POLYGON-OFFGRID_met2dg
316 0 POLYGON-OFFGRID_met2s
317 0 POLYGON-OFFGRID_met2_dyi
318 0 POLYGON-OFFGRID_via2
319 0 POLYGON-OFFGRID_optivia2
320 0 POLYGON-OFFGRID_met3dg
321 0 POLYGON-OFFGRID_met3s
322 0 POLYGON-OFFGRID_met3_dyi
323 0 POLYGON-OFFGRID_via3
324 0 POLYGON-OFFGRID_optivia3
325 0 POLYGON-OFFGRID_met4dg
326 0 POLYGON-OFFGRID_met4s
327 0 POLYGON-OFFGRID_met4_dyi
328 0 POLYGON-OFFGRID_vtpl
329 0 POLYGON-OFFGRID_mtpldg
330 0 POLYGON-OFFGRID_mtpl_dyi
331 0 POLYGON-OFFGRID_vtp
332 0 POLYGON-OFFGRID_optivtp
333 0 POLYGON-OFFGRID_mtpdg
334 0 POLYGON-OFFGRID_mtps
335 0 POLYGON-OFFGRID_mtp_dyi
336 0 POLYGON-OFFGRID_cm
337 0 POLYGON-OFFGRID_cm2
338 0 POLYGON-OFFGRID_cm3
339 0 POLYGON-OFFGRID_cmh
340 0 POLYGON-OFFGRID_cmh2
341 0 POLYGON-OFFGRID_cmh3
342 0 POLYGON-OFFGRID_cm23f
343 0 POLYGON-OFFGRID_cmh23f
344 0 POLYGON-OFFGRID_cm34f
345 0 POLYGON-OFFGRID_cmh34f
346 0 POLYGON-OFFGRID_dio_mark
347 0 POLYGON-OFFGRID_cap_mark
348 0 POLYGON-OFFGRID_nwres
349 0 POLYGON-OFFGRID_dnwmvres
350 0 POLYGON-OFFGRID_hres
351 0 POLYGON-OFFGRID_mres
352 0 POLYGON-OFFGRID_lndev
353 0 POLYGON-OFFGRID_uln
354 0 POLYGON-OFFGRID_svt
355 0 POLYGON-OFFGRID_respoly
356 0 POLYGON-OFFGRID_resmet1
357 0 POLYGON-OFFGRID_resmet2
358 0 POLYGON-OFFGRID_resmet3
359 0 POLYGON-OFFGRID_resmet4
360 0 POLYGON-OFFGRID_resmtpl
361 0 POLYGON-OFFGRID_resmtp
362 0 POLYGON-OFFGRID_ram
363 0 POLYGON-OFFGRID_rom
364 0 POLYGON-OFFGRID_nvram
365 0 POLYGON-OFFGRID_flash
366 0 POLYGON-OFFGRID_otp
367 0 POLYGON-OFFGRID_mtp_xfl
368 0 POLYGON-OFFGRID_xflay_all
369 0 POLYGON-OFFGRID_devmark
370 0 POLYGON-OFFGRID_phodef
371 0 POLYGON-OFFGRID_uvwin
372 0 POLYGON-OFFGRID_anodop
373 0 POLYGON-OFFGRID_catdop
374 0 POLYGON-OFFGRID_aml
375 0 POLYGON-OFFGRID_bnimp
376 0 POLYGON-OFFGRID_subcut
377 0 POLYGON-OFFGRID_blkp1
378 0 POLYGON-OFFGRID_blkm1
379 0 POLYGON-OFFGRID_blkm2
380 0 POLYGON-OFFGRID_blkm3
381 0 POLYGON-OFFGRID_blkm4
382 0 POLYGON-OFFGRID_blkmt
383 0 POLYGON-OFFGRID_blkml
384 0 POLYGON-OFFGRID_blkall
385 0 POLYGON-OFFGRID_lockdg
386 0 POLYGON-OFFGRID_lock1dg
387 0 POLYGON-OFFGRID_lock2dg
388 0 POLYGON-OFFGRID_lockbnCDBA
389 0 POLYGON-OFFGRID_lock1bnCDBA
390 0 POLYGON-OFFGRID_lock2bnCDBA
391 0 POLYGON-OFFGRID_lock3bnCDBA
392 0 POLYGON-OFFGRID_lock4bnCDBA
393 0 POLYGON-OFFGRID_met1_bndCDBA
394 0 POLYGON-OFFGRID_met2_bndCDBA
395 0 POLYGON-OFFGRID_met3_bndCDBA
396 0 POLYGON-OFFGRID_nopim
397 0 POLYGON-OFFGRID_diffnblk
398 0 POLYGON-OFFGRID_polynblk
399 0 PATH-VERTICS-OFFGRID_pad
400 0 PATH-VERTICS-OFFGRID_diff_dg
401 0 PATH-VERTICS-OFFGRID_diff_dyi
402 0 PATH-VERTICS-OFFGRID_pimp
403 0 PATH-VERTICS-OFFGRID_nimp
404 0 PATH-VERTICS-OFFGRID_sab
405 0 PATH-VERTICS-OFFGRID_nwell
406 0 PATH-VERTICS-OFFGRID_dnwelldg
407 0 PATH-VERTICS-OFFGRID_dnwellmvdg
408 0 PATH-VERTICS-OFFGRID_pwblk
409 0 PATH-VERTICS-OFFGRID_mv
410 0 PATH-VERTICS-OFFGRID_lvt
411 0 PATH-VERTICS-OFFGRID_gxh
412 0 PATH-VERTICS-OFFGRID_pbd
413 0 PATH-VERTICS-OFFGRID_nbd
414 0 PATH-VERTICS-OFFGRID_depl
415 0 PATH-VERTICS-OFFGRID_sci
416 0 PATH-VERTICS-OFFGRID_pdd
417 0 PATH-VERTICS-OFFGRID_isopw
418 0 PATH-VERTICS-OFFGRID_hvdepl
419 0 PATH-VERTICS-OFFGRID_dnc
420 0 PATH-VERTICS-OFFGRID_dpc
421 0 PATH-VERTICS-OFFGRID_hnw
422 0 PATH-VERTICS-OFFGRID_ndf
423 0 PATH-VERTICS-OFFGRID_pdf
424 0 PATH-VERTICS-OFFGRID_cont
425 0 PATH-VERTICS-OFFGRID_polydg
426 0 PATH-VERTICS-OFFGRID_poly_dyi
427 0 PATH-VERTICS-OFFGRID_met1dg
428 0 PATH-VERTICS-OFFGRID_met1s
429 0 PATH-VERTICS-OFFGRID_met1_dyi
430 0 PATH-VERTICS-OFFGRID_via1
431 0 PATH-VERTICS-OFFGRID_optivia1
432 0 PATH-VERTICS-OFFGRID_met2dg
433 0 PATH-VERTICS-OFFGRID_met2s
434 0 PATH-VERTICS-OFFGRID_met2_dyi
435 0 PATH-VERTICS-OFFGRID_via2
436 0 PATH-VERTICS-OFFGRID_optivia2
437 0 PATH-VERTICS-OFFGRID_met3dg
438 0 PATH-VERTICS-OFFGRID_met3s
439 0 PATH-VERTICS-OFFGRID_met3_dyi
440 0 PATH-VERTICS-OFFGRID_via3
441 0 PATH-VERTICS-OFFGRID_optivia3
442 0 PATH-VERTICS-OFFGRID_met4dg
443 0 PATH-VERTICS-OFFGRID_met4s
444 0 PATH-VERTICS-OFFGRID_met4_dyi
445 0 PATH-VERTICS-OFFGRID_vtpl
446 0 PATH-VERTICS-OFFGRID_mtpldg
447 0 PATH-VERTICS-OFFGRID_mtpl_dyi
448 0 PATH-VERTICS-OFFGRID_vtp
449 0 PATH-VERTICS-OFFGRID_optivtp
450 0 PATH-VERTICS-OFFGRID_mtpdg
451 0 PATH-VERTICS-OFFGRID_mtps
452 0 PATH-VERTICS-OFFGRID_mtp_dyi
453 0 PATH-VERTICS-OFFGRID_cm
454 0 PATH-VERTICS-OFFGRID_cm2
455 0 PATH-VERTICS-OFFGRID_cm3
456 0 PATH-VERTICS-OFFGRID_cmh
457 0 PATH-VERTICS-OFFGRID_cmh2
458 0 PATH-VERTICS-OFFGRID_cmh3
459 0 PATH-VERTICS-OFFGRID_cm23f
460 0 PATH-VERTICS-OFFGRID_cmh23f
461 0 PATH-VERTICS-OFFGRID_cm34f
462 0 PATH-VERTICS-OFFGRID_cmh34f
463 0 PATH-VERTICS-OFFGRID_dio_mark
464 0 PATH-VERTICS-OFFGRID_cap_mark
465 0 PATH-VERTICS-OFFGRID_nwres
466 0 PATH-VERTICS-OFFGRID_dnwmvres
467 0 PATH-VERTICS-OFFGRID_hres
468 0 PATH-VERTICS-OFFGRID_mres
469 0 PATH-VERTICS-OFFGRID_lndev
470 0 PATH-VERTICS-OFFGRID_uln
471 0 PATH-VERTICS-OFFGRID_svt
472 0 PATH-VERTICS-OFFGRID_respoly
473 0 PATH-VERTICS-OFFGRID_resmet1
474 0 PATH-VERTICS-OFFGRID_resmet2
475 0 PATH-VERTICS-OFFGRID_resmet3
476 0 PATH-VERTICS-OFFGRID_resmet4
477 0 PATH-VERTICS-OFFGRID_resmtpl
478 0 PATH-VERTICS-OFFGRID_resmtp
479 0 PATH-VERTICS-OFFGRID_ram
480 0 PATH-VERTICS-OFFGRID_rom
481 0 PATH-VERTICS-OFFGRID_nvram
482 0 PATH-VERTICS-OFFGRID_flash
483 0 PATH-VERTICS-OFFGRID_otp
484 0 PATH-VERTICS-OFFGRID_mtp_xfl
485 0 PATH-VERTICS-OFFGRID_xflay_all
486 0 PATH-VERTICS-OFFGRID_devmark
487 0 PATH-VERTICS-OFFGRID_phodef
488 0 PATH-VERTICS-OFFGRID_uvwin
489 0 PATH-VERTICS-OFFGRID_anodop
490 0 PATH-VERTICS-OFFGRID_catdop
491 0 PATH-VERTICS-OFFGRID_aml
492 0 PATH-VERTICS-OFFGRID_bnimp
493 0 PATH-VERTICS-OFFGRID_subcut
494 0 PATH-VERTICS-OFFGRID_blkp1
495 0 PATH-VERTICS-OFFGRID_blkm1
496 0 PATH-VERTICS-OFFGRID_blkm2
497 0 PATH-VERTICS-OFFGRID_blkm3
498 0 PATH-VERTICS-OFFGRID_blkm4
499 0 PATH-VERTICS-OFFGRID_blkmt
500 0 PATH-VERTICS-OFFGRID_blkml
501 0 PATH-VERTICS-OFFGRID_blkall
502 0 PATH-VERTICS-OFFGRID_lockdg
503 0 PATH-VERTICS-OFFGRID_lock1dg
504 0 PATH-VERTICS-OFFGRID_lock2dg
505 0 PATH-VERTICS-OFFGRID_lockbnCDBA
506 0 PATH-VERTICS-OFFGRID_lock1bnCDBA
507 0 PATH-VERTICS-OFFGRID_lock2bnCDBA
508 0 PATH-VERTICS-OFFGRID_lock3bnCDBA
509 0 PATH-VERTICS-OFFGRID_lock4bnCDBA
510 0 PATH-VERTICS-OFFGRID_met1_bndCDBA
511 0 PATH-VERTICS-OFFGRID_met2_bndCDBA
512 0 PATH-VERTICS-OFFGRID_met3_bndCDBA
513 0 PATH-VERTICS-OFFGRID_nopim
514 0 PATH-VERTICS-OFFGRID_diffnblk
515 0 PATH-VERTICS-OFFGRID_polynblk
516 0 PATH-HALF-WIDTH-OFFGRID_pad
517 0 PATH-HALF-WIDTH-OFFGRID_diff_dg
518 0 PATH-HALF-WIDTH-OFFGRID_diff_dyi
519 0 PATH-HALF-WIDTH-OFFGRID_pimp
520 0 PATH-HALF-WIDTH-OFFGRID_nimp
521 0 PATH-HALF-WIDTH-OFFGRID_sab
522 0 PATH-HALF-WIDTH-OFFGRID_nwell
523 0 PATH-HALF-WIDTH-OFFGRID_dnwelldg
524 0 PATH-HALF-WIDTH-OFFGRID_dnwellmvdg
525 0 PATH-HALF-WIDTH-OFFGRID_pwblk
526 0 PATH-HALF-WIDTH-OFFGRID_mv
527 0 PATH-HALF-WIDTH-OFFGRID_lvt
528 0 PATH-HALF-WIDTH-OFFGRID_gxh
529 0 PATH-HALF-WIDTH-OFFGRID_pbd
530 0 PATH-HALF-WIDTH-OFFGRID_nbd
531 0 PATH-HALF-WIDTH-OFFGRID_depl
532 0 PATH-HALF-WIDTH-OFFGRID_sci
533 0 PATH-HALF-WIDTH-OFFGRID_pdd
534 0 PATH-HALF-WIDTH-OFFGRID_isopw
535 0 PATH-HALF-WIDTH-OFFGRID_hvdepl
536 0 PATH-HALF-WIDTH-OFFGRID_dnc
537 0 PATH-HALF-WIDTH-OFFGRID_dpc
538 0 PATH-HALF-WIDTH-OFFGRID_hnw
539 0 PATH-HALF-WIDTH-OFFGRID_ndf
540 0 PATH-HALF-WIDTH-OFFGRID_pdf
541 0 PATH-HALF-WIDTH-OFFGRID_cont
542 0 PATH-HALF-WIDTH-OFFGRID_polydg
543 0 PATH-HALF-WIDTH-OFFGRID_poly_dyi
544 0 PATH-HALF-WIDTH-OFFGRID_met1dg
545 0 PATH-HALF-WIDTH-OFFGRID_met1s
546 0 PATH-HALF-WIDTH-OFFGRID_met1_dyi
547 0 PATH-HALF-WIDTH-OFFGRID_via1
548 0 PATH-HALF-WIDTH-OFFGRID_optivia1
549 0 PATH-HALF-WIDTH-OFFGRID_met2dg
550 0 PATH-HALF-WIDTH-OFFGRID_met2s
551 0 PATH-HALF-WIDTH-OFFGRID_met2_dyi
552 0 PATH-HALF-WIDTH-OFFGRID_via2
553 0 PATH-HALF-WIDTH-OFFGRID_optivia2
554 0 PATH-HALF-WIDTH-OFFGRID_met3dg
555 0 PATH-HALF-WIDTH-OFFGRID_met3s
556 0 PATH-HALF-WIDTH-OFFGRID_met3_dyi
557 0 PATH-HALF-WIDTH-OFFGRID_via3
558 0 PATH-HALF-WIDTH-OFFGRID_optivia3
559 0 PATH-HALF-WIDTH-OFFGRID_met4dg
560 0 PATH-HALF-WIDTH-OFFGRID_met4s
561 0 PATH-HALF-WIDTH-OFFGRID_met4_dyi
562 0 PATH-HALF-WIDTH-OFFGRID_vtpl
563 0 PATH-HALF-WIDTH-OFFGRID_mtpldg
564 0 PATH-HALF-WIDTH-OFFGRID_mtpl_dyi
565 0 PATH-HALF-WIDTH-OFFGRID_vtp
566 0 PATH-HALF-WIDTH-OFFGRID_optivtp
567 0 PATH-HALF-WIDTH-OFFGRID_mtpdg
568 0 PATH-HALF-WIDTH-OFFGRID_mtps
569 0 PATH-HALF-WIDTH-OFFGRID_mtp_dyi
570 0 PATH-HALF-WIDTH-OFFGRID_cm
571 0 PATH-HALF-WIDTH-OFFGRID_cm2
572 0 PATH-HALF-WIDTH-OFFGRID_cm3
573 0 PATH-HALF-WIDTH-OFFGRID_cmh
574 0 PATH-HALF-WIDTH-OFFGRID_cmh2
575 0 PATH-HALF-WIDTH-OFFGRID_cmh3
576 0 PATH-HALF-WIDTH-OFFGRID_cm23f
577 0 PATH-HALF-WIDTH-OFFGRID_cmh23f
578 0 PATH-HALF-WIDTH-OFFGRID_cm34f
579 0 PATH-HALF-WIDTH-OFFGRID_cmh34f
580 0 PATH-HALF-WIDTH-OFFGRID_dio_mark
581 0 PATH-HALF-WIDTH-OFFGRID_cap_mark
582 0 PATH-HALF-WIDTH-OFFGRID_nwres
583 0 PATH-HALF-WIDTH-OFFGRID_dnwmvres
584 0 PATH-HALF-WIDTH-OFFGRID_hres
585 0 PATH-HALF-WIDTH-OFFGRID_mres
586 0 PATH-HALF-WIDTH-OFFGRID_lndev
587 0 PATH-HALF-WIDTH-OFFGRID_uln
588 0 PATH-HALF-WIDTH-OFFGRID_svt
589 0 PATH-HALF-WIDTH-OFFGRID_respoly
590 0 PATH-HALF-WIDTH-OFFGRID_resmet1
591 0 PATH-HALF-WIDTH-OFFGRID_resmet2
592 0 PATH-HALF-WIDTH-OFFGRID_resmet3
593 0 PATH-HALF-WIDTH-OFFGRID_resmet4
594 0 PATH-HALF-WIDTH-OFFGRID_resmtpl
595 0 PATH-HALF-WIDTH-OFFGRID_resmtp
596 0 PATH-HALF-WIDTH-OFFGRID_ram
597 0 PATH-HALF-WIDTH-OFFGRID_rom
598 0 PATH-HALF-WIDTH-OFFGRID_nvram
599 0 PATH-HALF-WIDTH-OFFGRID_flash
600 0 PATH-HALF-WIDTH-OFFGRID_otp
601 0 PATH-HALF-WIDTH-OFFGRID_mtp_xfl
602 0 PATH-HALF-WIDTH-OFFGRID_xflay_all
603 0 PATH-HALF-WIDTH-OFFGRID_devmark
604 0 PATH-HALF-WIDTH-OFFGRID_phodef
605 0 PATH-HALF-WIDTH-OFFGRID_uvwin
606 0 PATH-HALF-WIDTH-OFFGRID_anodop
607 0 PATH-HALF-WIDTH-OFFGRID_catdop
608 0 PATH-HALF-WIDTH-OFFGRID_aml
609 0 PATH-HALF-WIDTH-OFFGRID_bnimp
610 0 PATH-HALF-WIDTH-OFFGRID_subcut
611 0 PATH-HALF-WIDTH-OFFGRID_blkp1
612 0 PATH-HALF-WIDTH-OFFGRID_blkm1
613 0 PATH-HALF-WIDTH-OFFGRID_blkm2
614 0 PATH-HALF-WIDTH-OFFGRID_blkm3
615 0 PATH-HALF-WIDTH-OFFGRID_blkm4
616 0 PATH-HALF-WIDTH-OFFGRID_blkmt
617 0 PATH-HALF-WIDTH-OFFGRID_blkml
618 0 PATH-HALF-WIDTH-OFFGRID_blkall
619 0 PATH-HALF-WIDTH-OFFGRID_lockdg
620 0 PATH-HALF-WIDTH-OFFGRID_lock1dg
621 0 PATH-HALF-WIDTH-OFFGRID_lock2dg
622 0 PATH-HALF-WIDTH-OFFGRID_lockbnCDBA
623 0 PATH-HALF-WIDTH-OFFGRID_lock1bnCDBA
624 0 PATH-HALF-WIDTH-OFFGRID_lock2bnCDBA
625 0 PATH-HALF-WIDTH-OFFGRID_lock3bnCDBA
626 0 PATH-HALF-WIDTH-OFFGRID_lock4bnCDBA
627 0 PATH-HALF-WIDTH-OFFGRID_met1_bndCDBA
628 0 PATH-HALF-WIDTH-OFFGRID_met2_bndCDBA
629 0 PATH-HALF-WIDTH-OFFGRID_met3_bndCDBA
630 0 PATH-HALF-WIDTH-OFFGRID_nopim
631 0 PATH-HALF-WIDTH-OFFGRID_diffnblk
632 0 PATH-HALF-WIDTH-OFFGRID_polynblk
846 0 Q1SU : Check for the right usage of the layer SUBCUT
4433 0 NWELL_should_be_contacted
4434 0 minority_NWELL_connectors
4435 0 NWELL_soft_connect
4440 0 DNWELL_should_be_contacted
4441 0 minority_DNWELL_connectors
4442 0 DNWELL_soft_connect
4447 0 BULK_should_be_contacted
4448 0 minority_BULK_connectors
4449 0 BULK_soft_connect
4454 0 isolated_pwells__Q1IW__should_be_contacted
4455 0 minority_isolated_pwells_connectors
4456 0 isolated_pwells_soft_connect
4461 0 HVNWELL_should_be_contacted
4462 0 minority_HVNWELL_connectors
4463 0 HVNWELL_soft_connect
4468 0 PDF_should_be_contacted
4469 0 minority_PDF_connectors
4470 0 PDF_soft_connect
4475 0 NDF_should_be_contacted
4476 0 minority_NDF_connectors
4477 0 NDF_soft_connect
4482 0 HNW_should_be_contacted
4483 0 minority_HNW_connectors
4484 0 HNW_soft_connect
4948 0 B1SU : DIFF or *WELL crossing SUBCUT edge is not allowed
4950 0 W1NW : Minimum NWELL width = 0.86
4952 0 S1NW : Minimum NWELL spacing/notch = 0.6
4961 0 S2NW : Minimum NWELL spacing (different net) = 1.4
4962 0 S2NW : Minimum NWELL spacing (different net) = 1.4
4963 0 A1NW : Minimum NWELL area = 2.25
4994 0 W1W1 : Minimum NWELL1 width = 0.86
4995 0 W1W1 : Minimum NWELL1 width = 0.86
4996 0 W1W2 : Minimum PWELL1 width = 0.6
4997 0 W1W2 : Minimum PWELL1 width = 0.6
4998 0 W1W3 : Minimum NWELL2 width = 0.86
4999 0 W1W4 : Minimum PWELL2 width = 0.6
5000 0 W1W5 : Minimum NWELL3 width = 0.86
5001 0 W1W6 : Minimum PWELL3 width = 0.6
5002 0 W1W7 : Minimum NWELL4 width = 0.86
5003 0 W1W9 : Minimum NWELL5 width = 0.86
5004 0 W1W9 : Minimum NWELL5 width = 0.86
5005 0 W1W10 : Minimum PWELL5 width = 0.6
5006 0 W1W10 : Minimum PWELL5 width = 0.6
5007 0 A1W1 : Minimum NWELL1 area = 2.25
5008 0 A1W2 : Minimum PWELL1 area = 2.25
5009 0 A1W3 : Minimum NWELL2 area = 2.25
5010 0 A1W4 : Minimum PWELL2 area = 2.25
5011 0 A1W5 : Minimum NWELL3 area = 2.25
5012 0 A1W6 : Minimum PWELL3 area = 2.25
5013 0 A1W7 : Minimum NWELL4 area = 2.25
5014 0 A1W9 : Minimum NWELL5 area = 2.25
5015 0 A1W10 : Minimum PWELL5 area = 2.25
5016 0 W1PB : Minimum PWBLK width = 0.6
5021 0 S1PB : Minimum PWBLK spacing/notch = 0.86
5022 0 S1PBDN : Minimum PWBLK spacing to NDIFF = 0.12
5025 0 S1PBNW : Minimum PWBLK spacing to NWELL = 0.86
5026 0 S1PBWM : Minimum PWBLK spacing to DNWELLMV = 0.86
5031 0 B4PB : DIFF crossing PWBLK edge is not allowed
5032 0 B3PB : PWBLK overlap of PDIFF is not allowed
5042 0 B5PB : PWBLK overlap of NDIFF without MV or BNIMP is not allowed
5045 0 B6PB : Only a single rectangular NDIFF inside PWBLK is allowed
5047 0 B6PB : Only a single rectangular NDIFF inside PWBLK is allowed
5049 0 E1PBDN : Fixed PWBLK enclosure of NDIFF = 0.12
5057 0 E1PBDN : Fixed PWBLK enclosure of NDIFF = 0.12
5080 0 B1WD : DNWELL must be surrounded by a GUARD RING consisting of PDIFF and HVPWELL
5085 0 B1WD : DNWELL must be surrounded by a GUARD RING consisting of PDIFF and HVPWELL
5086 0 B3WD : NWELL crossing DNWELL edge is not allowed
5087 0 W1WD : Minimum DNWELL width = 6.44
5089 0 S1WD : Minimum DNWELL spacing/notch = 10.0
5091 0 E1WDWM : Minimum DNWELL enclosure of DNWELLMV = 3.0
5092 0 S1WDNW : Minimum DNWELL spacing to NWELL = 10.0
5093 0 S1WDHN : Minimum DNWELL spacing to HVNWELL = 10.0
5095 0 E1WDNW : Minimum DNWELL enclosure of NWELL = 3.65
5109 0 E1WDHN : Minimum DNWELL enclosure of HVNWELL = 3.65
5111 0 E2WDHN : Minimum DNWELL enclosure of HVNWELL = 2.76
5123 0 E1PBWD : Fixed PWBLK enclosure of DNWELL = 4.0
5132 0 E1PBWD : Minimum PWBLK enclosure of DNWELL = 2.0 (applicable for DNWELL in ESD case)
5133 0 S1WDHP : Minimum DNWELL spacing to HVPWELL = 3.75
5134 0 S1WDHP : Minimum DNWELL spacing to HVPWELL = 2.0 (applicable for DNWELL in ESD case)
5136 0 S1WDDN : Minimum DNWELL spacing to NDIFF = 4.23
5137 0 S1WDDN : Minimum DNWELL spacing to NDIFF = 2.13 (applicable for DNWELL in ESD case)
5138 0 S1WDDP : Fixed DNWELL spacing to PDIFF = 4.0
5139 0 S1WDDP : Minimum DNWELL spacing to PDIFF = 3.0 (applicable for DNWELL in ESD case)
5142 0 S1WDDP : Fixed DNWELL spacing to PDIFF = 4.0
5145 0 E1WDDP : Minimum DNWELL enclosure of PDIFF = 3.5
5147 0 E1WDDP : Minimum DNWELL enclosure of PDIFF = 1.50 (applicable for DNWELL in ESD case)
5149 0 E1WDDN : Fixed DNWELL enclosure of NDIFF = 3.0
5151 0 E1WDDN : Minimum DNWELL enclosure of NDIFF = 1.0 (applicable for DNWELL in ESD case)
5190 0 E1WDDN : Fixed DNWELL enclosure of NDIFF = 3.0
5199 0 E1WDDN : Fixed DNWELL enclosure of NDIFF = 3.0
5200 0 S1P1WD : Minimum POLY1 spacing to DNWELL = 5.35
5201 0 S1P1WD : Minimum POLY1 spacing to DNWELL = 5.35
5203 0 E1WDP1 : Minimum DNWELL enclosure of POLY1 = 3.95
5204 0 B1WM : DNWELLMV crossing DNWELL edge is not allowed
5205 0 W1WM : Minimum DNWELLMV width = 1.6
5206 0 S1WMHP : Minimum DNWELLMV spacing to HVPWELL = 3.0
5207 0 B6WM : HVPWELL crossing DNWELLMV edge is not allowed
5208 0 B7WM : HVNWELL crossing DNWELLMV edge is not allowed
5210 0 E1WMHP : Minimum DNWELLMV enclosure of HVPWELL = 2.0
5211 0 B2WM : NWELL crossing DNWELLMV edge is not allowed
5212 0 B8WM : POLY1 crossing DNWELLMV edge is not allowed
5213 0 S1WMWD : Minimum DNWELLMV spacing to DNWELL = 10.0
5214 0 S1WMP1 : Minimum DNWELLMV spacing to POLY1 = 2.0
5216 0 S1WM : Minimum DNWELLMV spacing/notch = 1.6
5220 0 S2WM : Minimum DNWELLMV spacing (different net) = 5.0
5228 0 S2WM : Minimum DNWELLMV spacing (different net) = 5.0
5229 0 S2WM : Minimum DNWELLMV spacing (different net) = 5.0
5231 0 S1WMNW : Minimum DNWELLMV spacing to NWELL = 3.5
5233 0 E1WMP1 : Minimum DNWELLMV enclosure of POLY1 = 2.0
5234 0 S1WMHN : Minimum DNWELLMV spacing to HVNWELL = 8.0
5236 0 E1WMHN : Minimum DNWELLMV enclosure of HVNWELL = 1.0
5240 0 S1WMDP : Minimum DNWELLMV spacing to PDIFF = 0.43
5243 0 E1WMDP : Minimum DNWELLMV enclosure of PDIFF = 0.86
5244 0 S1WMDN : Minimum DNWELLMV spacing to NDIFF = 0.43
5247 0 E1WMDN : Minimum DNWELLMV enclosure of NDIFF = 0.43
5248 0 A1WM : Minimum DNWELLMV area = 4.0
5249 0 W1PI : Minimum ISOPW width = 0.6
5251 0 S1PI : Minimum ISOPW spacing/notch = 0.6
5253 0 B1PI : ISOPW outside DNWELLMV/DNWELL is not allowed
5258 0 S2IW : Minimum ISOPW spacing (different net) = 1.50 (ESD device)
5274 0 B1IW : ISOWELL overlap of NWELL, HVNWELL, HVPWELL or PDD is not allowed
5275 0 B2IW : ISOWELL crossing DNWELLMV edge is not allowed
5277 0 S1IW : Minimum ISOWELL spacing/notch = 0.6
5279 0 S2IW : Minimum ISOWELL spacing (different net) = 3.0
5281 0 S1IWDN : Minimum ISOWELL spacing to NDIFF = 0.43
5284 0 E1IWDN : Minimum ISOWELL enclosure of NDIFF = 0.43
5285 0 S1IWDP : Minimum ISOWELL spacing to PDIFF = 0.43
5288 0 E1IWDP : Minimum ISOWELL enclosure of PDIFF = 0.43
5289 0 S1IWPT : Minimum ISOWELL spacing to PDD = 8.0
5291 0 S1IWHP : Minimum ISOWELL spacing to HVPWELL = 7.4
5292 0 S1IWHN : Minimum ISOWELL spacing to HVNWELL = 0.8
5294 0 S2IWHN : Minimum ISOWELL spacing to HVNWELL = 3.0
5296 0 E1WMIW : Minimum DNWELLMV enclosure of ISOWELL = 2.0
5301 0 S2IWDN : Minimum ISOWELL spacing to NDIFF = 3.0
5303 0 E2IWDN : Minimum ISOWELL enclosure of NDIFF = 3.5
5304 0 S2IWDP : Minimum ISOWELL spacing to PDIFF = 3.0
5306 0 E2IWDP : Fixed ISOWELL enclosure of PDIFF = 3.0
5313 0 E2IWDP : Fixed ISOWELL enclosure of PDIFF = 3.0
5314 0 W1DF : Minimum DIFF width = 0.22
5320 0 W2DF : Minimum length of coincident NDIFF/PDIFF path edge = 0.42
5322 0 S1DF : Minimum DIFF spacing/notch = 0.28
5324 0 E1NWDP : Minimum NWELL enclosure of PDIFF = 0.43
5325 0 S1DNNW : Minimum NDIFF spacing to NWELL = 0.43
5328 0 E1NWDN : Minimum NWELL enclosure of NDIFF = 0.12
5329 0 S1DPNW : Minimum PDIFF spacing to NWELL = 0.12
5330 0 S2DF : Minimum NDIFF in NWELL spacing to PDIFF in PWELL = 0.36
5331 0 A1DF : Minimum DIFF area = 0.202
5368 0 B1DF : DIFF without NIMP or PIMP is not allowed
5393 0 B2DF : DIFF crossing NTYPE_WELL or PTYPE_WELL edge is not allowed
5397 0 B3DF : DIFF crossing NWELL edge is not allowed
5408 0 S3DF : Minimum PDIFF spacing = 0.56
5409 0 W1MV : Minimum MV width = 0.6
5411 0 S1MV : Minimum MV spacing/notch = 0.45
5413 0 E1MVDF : Minimum MV enclosure of DIFF = 0.32
5414 0 S1MVDF : Minimum MV spacing to DIFF = 0.32
5416 0 E1MVGA : Minimum MV enclosure of GATE = 0.4
5417 0 S1MVGA : Minimum MV spacing to GATE = 0.4
5419 0 B1MV : DIFF crossing MV edge is not allowed
5420 0 B2MV : NW_VERIFY crossing MV edge is not allowed
5423 0 B3MV : MV overlap of HVPWELL, HVNWELL, PDD is not allowed
5424 0 W1P1 : Minimum POLY1 width = 0.18
5427 0 W2P1 : Minimum POLY1 width (for 45 degree bent GATE) = 0.21
5429 0 S1P1 : Minimum POLY1 spacing/notch = 0.25
5430 0 S1P1DF : Minimum POLY1 spacing to DIFF = 0.1
5440 0 E1P1GA : Minimum POLY1 extension beyond GATE = 0.22
5443 0 E1DFGA : Minimum DIFF extension beyond GATE = 0.32
5464 0 B1GA : 90 degree bent GATE is not allowed
5514 0 B2GA : Illegal GATE construct
5523 0 B1P1 : (POLY1 and SBLK and not (HRES or MRES)) without NIMP or PIMP is not allowed
5524 0 A1P1 : Minimum POLY1 area = 0.118
5526 0 A2P1 : Maximum (POLY1 and not SBLK) area = 17000
5527 0 W1SB : Minimum SBLK width = 0.43
5529 0 S1SB : Minimum SBLK spacing/notch = 0.43
5530 0 S1SBDF : Minimum SBLK spacing to DIFF = 0.22
5532 0 E1SBDF : Minimum SBLK extension beyond DIFF = 0.22
5533 0 S1SBP1 : Minimum SBLK spacing to POLY1 = 0.3
5535 0 E1SBP1 : Minimum SBLK extension beyond POLY1 = 0.22
5536 0 S1SBGA : Minimum SBLK spacing to GATE = 0.45
5537 0 O1SBGA : Minimum SBLK overlap of GATE = 0.05
5538 0 S1SBCT : Minimum SBLK spacing to CONT = 0.22
5540 0 E1DFSB : Minimum DIFF extension beyond SBLK = 0.22
5541 0 A1SB : Minimum SBLK area = 2.0
5542 0 W1IN : Minimum NIMP width = 0.44
5544 0 S1IN : Minimum NIMP spacing/notch = 0.44
5547 0 E1INDF : Minimum NIMP extension beyond DIFF = 0.18
5559 0 E1INDF : Minimum NIMP extension beyond DIFF = 0.18
5563 0 E2INDF : Minimum NIMP extension beyond DIFF (in NTYPE1_WELL) = 0.02
5564 0 O1INDF : Minimum DIFF overlap of NIMP = 0.23
5566 0 E1DNP1 : Minimum NDIFF extension beyond POLY1 = 0.32
5567 0 S1INDP : Minimum NIMP spacing to PDIFF = 0.1
5568 0 S2INDP : Minimum NIMP spacing to PDIFF (in NTYPE1_WELL) = 0.26
5573 0 S3INDP : Minimum NIMP spacing to PDIFF = 0.18
5575 0 E1INDN : Minimum NIMP extension beyond POLY1/NDIFF in direction of POLY1 = 0.35
5576 0 A1IN : Minimum NIMP area = 0.3844
5578 0 B1IPIN : PIMP overlap of NIMP is not allowed
5579 0 W1IP : Minimum PIMP width = 0.44
5581 0 S1IP : Minimum PIMP spacing/notch = 0.44
5584 0 E1IPDF : Minimum PIMP extension beyond DIFF = 0.18
5595 0 E1IPDF : Minimum PIMP extension beyond DIFF = 0.18
5599 0 E2IPDF : Minimum PIMP extension beyond DIFF (outside NTYPE1_WELL) = 0.02
5600 0 O1IPDF : Minimum DIFF overlap of PIMP = 0.23
5604 0 E1DPP1 : Minimum PDIFF extension beyond POLY1 = 0.32
5605 0 S1IPDN : Minimum PIMP spacing to NDIFF (outside NTYPE1_WELL) = 0.26
5606 0 S2IPDN : Minimum PIMP spacing to NDIFF = 0.1
5611 0 S3IPDN : Minimum PIMP spacing to NDIFF = 0.18
5613 0 E1IPDP : Minimum PIMP extension beyond POLY1/PDIFF in direction of POLY1 = 0.35
5614 0 A1IP : Minimum PIMP area = 0.3844
5638 0 B1CT : CONT without NDIFF or PDIFF or POLY1 is not allowed
5640 0 B3CT : CONT stripes are only allowed to bend at 135 degrees
5641 0 B1CTGA : CONT overlap of GATE is not allowed
5642 0 B1CTSB : CONT overlap of SBLK is not allowed
5645 0 W1CT : Fixed CONT size = 0.22
5657 0 W2CT : Fixed CONT stripe size = 0.22
5659 0 S1CT : Minimum CONT spacing = 0.25
5662 0 S2CT : Minimum CONT spacing = 0.28
5663 0 S3CT : Minimum CONT stripe to CONT spacing = 0.39
5665 0 S4CT : Minimum CONT stripe spacing/notch = 0.67
5667 0 E1DFCT : Minimum DIFF enclosure of CONT = 0.1
5669 0 S1CTP1 : Minimum CONT spacing to POLY1 = 0.16
5671 0 E1P1CT : Minimum POLY1 enclosure of CONT = 0.1
5673 0 S1CTDF : Minimum CONT spacing to DIFF = 0.2
5675 0 E1CTIP : Minimum PIMP enclosure of DIFFCON = 0.12
5677 0 E1CTIN : Minimum NIMP enclosure of DIFFCON = 0.12
5678 0 B1CTM1 : CONT must be covered by MET1
5872 0 W1M1 : Minimum MET1 width = 0.23
5874 0 S1M1 : Minimum MET1 spacing/notch = 0.23
5875 0 S2M1 : Minimum MET1 spacing to WIDE_MET1 = 0.6
5877 0 E1M1CT : Minimum MET1 enclosure of CONT = 0.005
5883 0 E2M1CT : Minimum MET1 enclosure of CONT = 0.06
5884 0 A1M1 : Minimum MET1 area = 0.202
5886 0 E3M1CT : Minimum MET1 enclosure of CONT stripe = 0.07
5889 0 B1M1 : All MET1 tracks > 35um wide to be slotted (except Pads)
5890 0 W2M1 : Minimum M1SLOT width = 0.6
5891 0 W3M1 : Minimum M1SLOT length = 20.0
5893 0 S3M1 : Minimum M1SLOT spacing/notch = 10.0
5895 0 E1M1M1 : Minimum MET1 enclosure of M1SLOT = 10.0
5896 0 E1M1M1 : M1SLOT without MET1 is not allowed
5899 0 B1V1 : VIA1 must be covered by MET1 and MET2
5901 0 B2V1 : VIA1 stripes are only allowed to bend at 135 degrees
5910 0 W1V1 : Fixed VIA1 size = 0.26
5920 0 W2V1 : Fixed VIA1 stripe size = 0.26
5921 0 S2V1 : Minimum VIA1 stripe to VIA1 spacing = 1.0
5923 0 S1V1 : Minimum VIA1 spacing = 0.26
5925 0 E1M1V1 : Minimum MET1 enclosure of VIA1 = 0.01
5931 0 E2M1V1 : Minimum MET1 enclosure of VIA1 = 0.06
5933 0 E1M2V1 : Minimum MET2 enclosure of VIA1 = 0.01
5939 0 E2M2V1 : Minimum MET2 enclosure of VIA1 = 0.06
5941 0 E4M1V1 : Minimum MET1 enclosure of VIA1 stripe = 0.07
5943 0 E7M2V1 : Minimum MET2 enclosure of VIA1 stripe = 0.07
5944 0 Q20V1 : Check for the right usage of OPTOVIA1
6138 0 W1M2 : Minimum MET2 width = 0.28
6140 0 S1M2 : Minimum MET2 spacing/notch = 0.28
6141 0 S2M2 : Minimum MET2 spacing to WIDE_MET2 = 0.6
6142 0 A1M2 : Minimum MET2 area = 0.202
6152 0 B1M2 : All MET2 tracks > 35um wide to be slotted (except Pads)
6153 0 W2M2 : Minimum M2SLOT width = 0.6
6154 0 W3M2 : Minimum M2SLOT length = 20.0
6156 0 S3M2 : Minimum M2SLOT spacing/notch = 10.0
6157 0 S1M2M1 : Minimum M2SLOT spacing to M1SLOT = 2.0
6159 0 E1M2M2 : Minimum MET2 enclosure of M2SLOT = 10.0
6160 0 E1M2M2 : M2SLOT without MET2 is not allowed
6161 0 S1M2M1 : M2SLOT overlap of M1SLOT is not allowed
6164 0 B1V2 : VIA2 must be covered by MET2 and MET3
6166 0 B2V2 : VIA2 stripes are only allowed to bend at 135 degrees
6175 0 W1V2 : Fixed VIA2 size = 0.26
6182 0 W2V2 : Fixed VIA2 stripe size = 0.26
6183 0 S2V2 : Minimum VIA2 stripe to VIA2 spacing = 1.0
6185 0 S1V2 : Minimum VIA2 spacing = 0.26
6187 0 E1M2V2 : Minimum MET2 enclosure of VIA2 = 0.01
6193 0 E2M2V2 : Minimum MET2 enclosure of VIA2 = 0.06
6195 0 E1M3V2 : Minimum MET3 enclosure of VIA2 = 0.01
6201 0 E2M3V2 : Minimum MET3 enclosure of VIA2 = 0.06
6203 0 E8M2V2 : Minimum MET2 enclosure of VIA2 stripe = 0.1
6205 0 E3M3V2 : Minimum MET3 enclosure of VIA2 stripe = 0.1
6206 0 Q20V2 : Check for the right usage of OPTOVIA2
6400 0 W1M3 : Minimum MET3 width = 0.28
6402 0 S1M3 : Minimum MET3 spacing/notch = 0.28
6403 0 S2M3 : Minimum MET3 spacing to WIDE_MET3 = 0.6
6404 0 A1M3 : Minimum MET3 area = 0.202
6406 0 B1M3 : All MET3 tracks > 35um wide to be slotted (except Pads)
6407 0 W2M3 : Minimum M3SLOT width = 0.6
6408 0 W3M3 : Minimum M3SLOT length = 20.0
6410 0 S3M3 : Minimum M3SLOT spacing/notch = 10.0
6411 0 S1M3M2 : Minimum M3SLOT spacing to M2SLOT = 2.0
6413 0 E1M3M3 : Minimum MET3 enclosure of M3SLOT = 10.0
6414 0 E1M3M3 : M3SLOT without MET3 is not allowed
6415 0 S1M3M2 : M3SLOT overlap of M2SLOT is not allowed
6418 0 B1V3 : VIA3 must be covered by MET3 and MET4
6420 0 B2V3 : VIA3 stripes are only allowed to bend at 135 degrees
6429 0 W1V3 : Fixed VIA3 size = 0.26
6436 0 W2V3 : Fixed VIA3 stripe size = 0.26
6437 0 S2V3 : Minimum VIA3 stripe to VIA3 spacing = 1.0
6439 0 S1V3 : Minimum VIA3 spacing = 0.26
6441 0 E1M3V3 : Minimum MET3 enclosure of VIA3 = 0.01
6447 0 E2M3V3 : Minimum MET3 enclosure of VIA3 = 0.06
6449 0 E1M4V3 : Minimum MET4 enclosure of VIA3 = 0.01
6455 0 E2M4V3 : Minimum MET4 enclosure of VIA3 = 0.06
6457 0 E8M3V3 : Minimum MET3 enclosure of VIA3 stripe = 0.1
6459 0 E4M4V3 : Minimum MET4 enclosure of VIA3 stripe = 0.1
6460 0 Q20V3 : Check for the right usage of OPTOVIA3
6654 0 W1M4 : Minimum MET4 width = 0.28
6656 0 S1M4 : Minimum MET4 spacing/notch = 0.28
6657 0 S2M4 : Minimum MET4 spacing to WIDE_MET4 = 0.6
6658 0 A1M4 : Minimum MET4 area = 0.202
6660 0 B1M4 : All MET4 tracks > 35um wide to be slotted (except Pads)
6661 0 W2M4 : Minimum M4SLOT width = 0.6
6662 0 W3M4 : Minimum M4SLOT length = 20.0
6664 0 S3M4 : Minimum M4SLOT spacing/notch = 10.0
6665 0 S1M4M3 : Minimum M4SLOT spacing to M3SLOT = 2.0
6667 0 E1M4M4 : Minimum MET4 enclosure of M4SLOT = 10.0
6668 0 E1M4M4 : M4SLOT without MET4 is not allowed
6669 0 S1M4M3 : M4SLOT overlap of M3SLOT is not allowed
6670 0 B1VT : VIATP must be covered by METTP
6672 0 B2VT : VIATP stripes are only allowed to bend at 135 degrees
6681 0 W1VT : Fixed VIATP size = 0.36
6688 0 W2VT : Fixed VIATP stripe size = 0.36
6690 0 S1VT : Minimum VIATP spacing = 0.35
6692 0 E1MTVT : Minimum METTP enclosure of VIATP = 0.09
6693 0 S9VT : Minimum VIATP stripe to VIATP spacing = 1.0
6695 0 E3MTVT : Minimum METTP enclosure of VIATP stripe = 0.2
6696 0 Q20VT : Check for the right usage of OPTOVIATP
6697 0 B1VTM4 : VIATP must be covered by MET4
6699 0 E1M4VT : Minimum MET4 enclosure of VIATP = 0.01
6705 0 E2M4VT : Minimum MET4 enclosure of VIATP = 0.06
6707 0 E5M4VT : Minimum MET4 enclosure of VIATP stripe = 0.2
6901 0 W1MT : Minimum METTP width = 0.44
6903 0 S1MT : Minimum METTP spacing/notch = 0.46
6904 0 S2MT : Minimum METTP spacing to WIDE_METTP = 0.6
6905 0 A1MT : Minimum METTP area = 0.562
6908 0 B1MT : All METTP tracks > 35um wide to be slotted (except Pads)
6909 0 W2MT : Minimum MTPSLOT width = 0.6
6910 0 W3MT : Minimum MTPSLOT length = 20.0
6912 0 S3MT : Minimum MTPSLOT spacing/notch = 10.0
6914 0 E1MTMT : Minimum METTP enclosure of MTPSLOT = 10.0
6915 0 E1MTMT : MTPSLOT without METTP is not allowed
6916 0 S1MTM4 : Minimum MTPSLOT spacing to M4SLOT = 2.0
6917 0 S1MTM4 : MTPSLOT overlap M4SLOT is not allowed
6918 0 B1VL : VIATPL must be covered by METTPL
6920 0 W1VL : Fixed VIATPL size = 0.5
6922 0 S1VL : Minimum VIATPL spacing = 0.45
6923 0 B1VLMT : VIATPL must be covered by METTP
6925 0 E1MTVL : Minimum METTP enclosure of VIATPL = 0.5
6932 0 R1VLVT : Maximum local VIATPL density = 19%
6934 0 E1MLVL : Minimum METTPL enclosure of VIATPL = 0.5
6936 0 B1ML : METTPL tracks > 35.0 are not allowed (except Pads)
6937 0 W1ML : Minimum METTPL width = 3.0
6939 0 S1ML : Minimum METTPL spacing/notch = 2.5
6940 0 A1ML : Minimum METTPL area = 10.0
6944 0 A2ML : Minimum METTPL enclosed area = 18.0
6946 0 W1IB : Minimum NOPIM width = 60.0
6948 0 S1IB : Minimum NOPIM spacing/notch = 20.0
6949 0 S1IBPA : Minimum NOPIM spacing to PAD = 40.0
6975 0 B4PA : PAD without METTPL is not allowed
6977 0 E1MLPA : Minimum METTPL enclosure of PAD = 2.0
6978 0 W1PA : Minimum PAD width = 15.0
6980 0 S1PA : Minimum PAD spacing/notch = 7.0
6982 0 B2PA : PAD overlap of DIFF or POLY1 is not allowed
6983 0 Q1PA : Minimum recommended bond PAD width = 53.0
6984 0 Q3PA : Minimum recommended PAD width = 66.0
6985 0 S1PADF : Minimum PAD spacing to DIFF = 5.0
6986 0 S1PAP1 : Minimum PAD spacing to POLY1 = 5.0
6992 0 S1PAM1 : Minimum PAD spacing to MET1 (different net) = 5.0
6998 0 S1PAM2 : Minimum PAD spacing to MET2 (different net) = 5.0
7000 0 E1M1PA : Minimum MET1 enclosure of PAD = 2.0
7001 0 E1M1PA : Minimum MET1 enclosure of PAD = 2.0
7003 0 E1M2PA : Minimum MET2 enclosure of PAD = 2.0
7004 0 E1M2PA : Minimum MET2 enclosure of PAD = 2.0
7006 0 S2V1 : Minimum VIA1 spacing = 0.45
7008 0 S2V2 : Minimum VIA2 spacing = 0.45
7009 0 S1V2V1 : Minimum VIA2 spacing to VIA1 = 0.13
7010 0 S1V2V1 : Minimum VIA2 spacing to VIA1 = 0.13
7012 0 E3M1V1 : Minimum MET1 and MET2 enclosure of VIA1 = 3.0
7014 0 E3M1V1 : Minimum MET1 and MET2 enclosure of VIA1 = 3.0
7020 0 S1PAM3 : Minimum PAD spacing to MET3 (different net) = 5.0
7022 0 E1M3PA : Minimum MET3 enclosure of PAD = 2.0
7023 0 E1M3PA : Minimum MET3 enclosure of PAD = 2.0
7025 0 E3M2V2 : Minimum MET2 and MET3 enclosure of VIA2 = 3.0
7027 0 E3M2V2 : Minimum MET2 and MET3 enclosure of VIA2 = 3.0
7033 0 S1PAMT : Minimum PAD spacing to METTP (different net) = 5.0
7035 0 E2MTVT : Minimum METTP enclosure of VIATP = 3.0
7037 0 E1MTPA : Minimum METTP enclosure of PAD = 2.0
7038 0 E1MTPA : Minimum METTP enclosure of PAD = 2.0
7044 0 S1PAM4 : Minimum PAD spacing to MET4 (different net) = 5.0
7046 0 E1M4PA : Minimum MET4 enclosure of PAD = 2.0
7047 0 E1M4PA : Minimum MET4 enclosure of PAD = 2.0
7049 0 S2V3 : Minimum VIA3 spacing = 0.45
7050 0 S1V3V2 : Minimum VIA3 spacing to VIA2 = 0.13
7051 0 S1V3V2 : Minimum VIA3 spacing to VIA2 = 0.13
7053 0 E3M3V3 : Minimum MET3 and MET4 enclosure of VIA3 = 3.0
7055 0 E3M3V3 : Minimum MET3 and MET4 enclosure of VIA3 = 3.0
7061 0 S1PAML : Minimum PAD spacing to METTPL (different net) = 5.0
7063 0 E2MLVL : Minimum METTPL enclosure of VIATPL = 3.0
7065 0 E2MTVL : Minimum METTP enclosure of VIATPL = 3.0
7066 0 S1VTV3 : Minimum VIATP spacing to VIA3 = 0.06
7067 0 S1VTV3 : Minimum VIATP spacing to VIA3 = 0.06
7069 0 E3M4VT : Minimum MET4 enclosure of VIATP = 3.0
7074 0 R1V1PA : Minimum ratio of VIA1 (in pad) area to PAD area = 0.05
7079 0 R1V2PA : Minimum ratio of VIA2 (in pad) area to PAD area = 0.05
7084 0 R1VTPA : Minimum ratio of VIATP (in pad) area to PAD area = 0.05
7089 0 R1V3PA : Minimum ratio of VIA3 (in pad) area to PAD area = 0.05
7094 0 R1VLPA : Minimum ratio of VIATPL (in pad) area to PAD area = 0.05
7095 0 B15PA : Probe PAD with VIATPL is not allowed
7096 0 S1PAVL : Minimum PAD spacing to VIATPL = 2.0
7115 0 B1CM : CAPM without BM is not allowed
7120 0 B3CM : CAPM is not allowed when CAPM23F, CAPM34F, CAPMH, CAPMH23F, CAPMH34F, CAPM2, CAPMH2, CAPM3 or CAPMH3 is present
7121 0 W1CM : Minimum CAPM width = 2.0
7122 0 W2CM : Maximum CAPM bounding box size = 30.0 x 30.0
7124 0 S1CM : Minimum CAPM spacing/notch = 1.5
7125 0 S1CMPA : Minimum CAPM spacing to PAD = 10.0
7126 0 S1CMVT : Minimum CAPM spacing to VIATP = 0.5
7128 0 E1CMVT : Minimum CAPM enclosure of VIATP = 0.3
7129 0 E1CMVT : Minimum CAPM enclosure of VIATP = 0.3
7131 0 E1BMCM : Minimum BM enclosure of CAPM = 0.5
7134 0 E1BMVT : Minimum BM enclosure of VIATP = 0.15
7136 0 E1BMVN : Minimum BM enclosure of VIAn = 0.15
7137 0 S1CMVN : Minimum CAPM spacing to VIAn = 0.5
7139 0 B2CM : CAPM overlap of VIAn or PAD is not allowed
7141 0 S3VT : Minimum VIATP spacing on CAPM = 2.0
7146 0 Q1VT : Recommended minimum ratio of VIATP to CAPM area = 1%
7147 0 B1CH : CAPMH without BM is not allowed
7152 0 B3CH : CAPMH is not allowed when CAPM, CAPM23F, CAPM34F, CAPMH23F, CAPMH34F, CAPM2, CAPMH2, CAPM3 or CAPMH3 is present
7153 0 W1CH : Minimum CAPMH width = 2.0
7154 0 W2CH : Maximum CAPMH bounding box size = 30.0 x 30.0
7156 0 S1CH : Minimum CAPMH spacing/notch = 1.5
7157 0 S1CHPA : Minimum CAPMH spacing to PAD = 10.0
7158 0 S1CHVT : Minimum CAPMH spacing to VIATP = 0.5
7160 0 E1CHVT : Minimum CAPMH enclosure of VIATP = 0.3
7161 0 E1CHVT : Minimum CAPMH enclosure of VIATP = 0.3
7163 0 E1BMCH : Minimum BM enclosure of CAPMH = 0.5
7166 0 E2BMVT : Minimum BM enclosure of VIATP = 0.15
7168 0 E2BMVN : Minimum BM enclosure of VIAn = 0.15
7169 0 S1CHVN : Minimum CAPMH spacing to VIAn = 0.5
7171 0 B2CH : CAPMH overlap of VIAn or PAD is not allowed
7173 0 S4VT : Minimum VIATP spacing on CAPMH = 2.0
7174 0 Q4VT : Recommended minimum ratio of VIATP to CAPMH area = 1%
7179 0 B1DM : CAPM2 is not allowed when CAPM, CAPM23F, CAPM34F, CAPMH, CAPMH23F, CAPMH34F, CAPMH2, CAPM3 or CAPMH3 is present
7182 0 B2DM : CAPM2 must be enclosed by MET2 and MET3
7184 0 B3DM : CAPM2 must not be over VIA1 or PAD
7185 0 B4DM : CAPM2 without VIA2 is not allowed
7186 0 Q1V2 : Recommended minimum ratio of VIA2 to CAPM2 area = 1%
7187 0 W1DM : Minimum CAPM2 width = 2.0
7188 0 W2DM : Maximum CAPM2 bounding box size = 30.0 x 30.0
7190 0 S1DM : Minimum CAPM2 spacing / notch = 1.5
7191 0 S1DMPA : Minimum CAPM2 spacing to PAD = 10.0
7192 0 S1DMV1 : Minimum CAPM2 spacing to VIA1 = 0.5
7193 0 S1DMV2 : Minimum CAPM2 spacing to VIA2 = 0.5
7195 0 E1DMV2 : Minimum CAPM2 enclosure of VIA2 = 0.3
7196 0 E1DMV2 : Minimum CAPM2 enclosure of VIA2 = 0.3
7198 0 E1M2DM : Minimum MET2 enclosure of CAPM2 = 0.5
7200 0 E1M3DM : Minimum MET3 enclosure of CAPM2 = 0.5
7216 0 E3M2V1 : Minimum MET2 enclosure of VIA1 = 0.15
7218 0 E4M2V2 : Minimum MET2 enclosure of VIA2 = 0.15
7220 0 E4M3V2 : Minimum MET3 enclosure of VIA2 = 0.15
7223 0 S3V2 : Minimum VIA2 spacing on CAPM2 = 2.0
7226 0 B7DM : CAPM2 without VIA3 is not allowed
7231 0 B8DM : MET2 and MET4 must be connected (CAPM2 must be enclosed by MET4)
7232 0 Q1V3 : Recommended minimum ratio of VIA3 to CAPM2 area = 1%
7233 0 S1DMV3 : Minimum CAPM2 spacing to VIA3 = 0.5
7235 0 E1DMV3 : Minimum CAPM2 enclosure of VIA3 = 0.3
7236 0 E1DMV3 : Minimum CAPM2 enclosure of VIA3 = 0.3
7239 0 E4M3V3 : Minimum MET3 enclosure of VIA3 = 0.15
7242 0 S3V3 : Minimum VIA3 spacing on CAPM2 = 2.0
7247 0 B1TM : CAPM3 is not allowed when CAPM, CAPM23F, CAPM34F, CAPMH, CAPMH23F, CAPMH34F, CAPM2, CAPMH2 or CAPMH3 is present
7252 0 B2TM : CAPM3 must be enclosed by MET2, MET3 and MET4
7254 0 B3TM : CAPM3 must not be over VIA1 or PAD
7257 0 B4TM : CAPM3 without VIA2 or VIA3 is not allowed
7261 0 B5TM : MET2 and MET4 must be connected
7262 0 Q2V2 : Recommended minimum ratio of VIA2 to CAPM3 area = 1%
7263 0 Q2V3 : Recommended minimum ratio of VIA3 to CAPM3 area = 1%
7264 0 W1TM : Minimum CAPM3 width = 2.0
7265 0 W2TM : Maximum CAPM3 bounding box size = 30.0 x 30.0
7267 0 S1TM : Minimum CAPM3 spacing / notch = 1.5
7268 0 S1TMPA : Minimum CAPM3 spacing to PAD = 10.0
7269 0 S1TMV1 : Minimum CAPM3 spacing to VIA1 = 0.5
7270 0 S1TMV2 : Minimum CAPM3 spacing to VIA2 = 0.5
7271 0 S1TMV3 : Minimum CAPM3 spacing to VIA3 = 0.5
7273 0 E1TMV2 : Minimum CAPM3 enclosure of VIA2 = 0.3
7274 0 E1TMV2 : Minimum CAPM3 enclosure of VIA2 = 0.3
7276 0 E1TMV3 : Minimum CAPM3 enclosure of VIA3 = 0.3
7277 0 E1TMV3 : Minimum CAPM3 enclosure of VIA3 = 0.3
7279 0 E1M2TM : Minimum MET2 enclosure of CAPM3 = 0.5
7281 0 E1M3TM : Minimum MET3 enclosure of CAPM3 = 0.5
7283 0 E1M4TM : Minimum MET4 enclosure of CAPM3 = 0.5
7303 0 E4M2V1 : Minimum MET2 enclosure of VIA1 = 0.15
7305 0 E5M2V2 : Minimum MET2 enclosure of VIA2 = 0.15
7307 0 E5M3V2 : Minimum MET3 enclosure of VIA2 = 0.15
7309 0 E5M3V3 : Minimum MET3 enclosure of VIA3 = 0.15
7311 0 E3M4V3 : Minimum MET4 enclosure of VIA3 = 0.15
7314 0 S4V2 : Minimum VIA2 spacing on CAPM3 = 2.0
7317 0 S4V3 : Minimum VIA3 spacing on CAPM3 = 2.0
7318 0 B6TM : CAPM3 without VIATP is not allowed
7323 0 B7TM : MET3 and METTP must be connected (CAPM3 must be enclosed by METTP)
7324 0 Q3VT : Recommended minimum ratio of VIATP to CAPM3 area = 1%
7325 0 S1TMVT : Minimum CAPM3 spacing to VIATP = 0.5
7327 0 E1TMVT : Minimum CAPM3 enclosure of VIATP = 0.3
7328 0 E1TMVT : Minimum CAPM3 enclosure of VIATP = 0.3
7331 0 E4M4VT : Minimum MET4 enclosure of VIATP = 0.15
7334 0 S6VT : Minimum VIATP spacing on CAPM3 = 2.0
7339 0 B1DH : CAPMH2 is not allowed when CAPM, CAPM23F, CAPM34F, CAPMH, CAPMH23F, CAPMH34F, CAPM2, CAPM3 or CAPMH3 is present
7342 0 B2DH : CAPMH2 must be enclosed by MET2 and MET3
7344 0 B3DH : CAPMH2 must not be over VIA1 or PAD
7345 0 B4DH : CAPMH2 without VIA2 is not allowed
7346 0 Q5V2 : Recommended minimum ratio of VIA2 to CAPMH2 area = 1%
7347 0 W1DH : Minimum CAPMH2 width = 2.0
7348 0 W2DH : Maximum CAPMH2 bounding box size = 30.0 x 30.0
7350 0 S1DH : Minimum CAPMH2 spacing / notch = 1.5
7351 0 S1DHPA : Minimum CAPMH2 spacing to PAD = 10.0
7352 0 S1DHV1 : Minimum CAPMH2 spacing to VIA1 = 0.5
7353 0 S1DHV2 : Minimum CAPMH2 spacing to VIA2 = 0.5
7355 0 E1DHV2 : Minimum CAPMH2 enclosure of VIA2 = 0.3
7356 0 E1DHV2 : Minimum CAPMH2 enclosure of VIA2 = 0.3
7358 0 E1M2DH : Minimum MET2 enclosure of CAPMH2 = 0.5
7360 0 E1M3DH : Minimum MET3 enclosure of CAPMH2 = 0.5
7376 0 E3M2V1 : Minimum MET2 enclosure of VIA1 = 0.15
7378 0 E4M2V2 : Minimum MET2 enclosure of VIA2 = 0.15
7380 0 E4M3V2 : Minimum MET3 enclosure of VIA2 = 0.15
7383 0 S7V2 : Minimum VIA2 spacing on CAPMH2 = 2.0
7386 0 B7DH : CAPMH2 without VIA3 is not allowed
7391 0 B8DH : MET2 and MET4 must be connected (CAPMH2 must be enclosed by MET4)
7392 0 Q5V3 : Recommended minimum ratio of VIA3 to CAPMH2 area = 1%
7393 0 S1DHV3 : Minimum CAPMH2 spacing to VIA3 = 0.5
7395 0 E1DHV3 : Minimum CAPMH2 enclosure of VIA3 = 0.3
7396 0 E1DHV3 : Minimum CAPMH2 enclosure of VIA3 = 0.3
7399 0 E4M3V3 : Minimum MET3 enclosure of VIA3 = 0.15
7402 0 S7V3 : Minimum VIA3 spacing on CAPMH2 = 2.0
7407 0 B1TH : CAPMH3 is not allowed when CAPM, CAPM23F, CAPM34F, CAPMH, CAPMH23F, CAPMH34F, CAPM2, CAPMH2 or CAPM3 is present
7412 0 B2TH : CAPMH3 must be enclosed by MET2, MET3 and MET4
7414 0 B3TH : CAPMH3 must not be over VIA1 or PAD
7417 0 B4TH : CAPMH3 without VIA2 or VIA3 is not allowed
7421 0 B5TH : MET2 and MET4 must be connected
7422 0 Q6V2 : Recommended minimum ratio of VIA2 to CAPMH3 area = 1%
7423 0 Q6V3 : Recommended minimum ratio of VIA3 to CAPMH3 area = 1%
7424 0 W1TH : Minimum CAPMH3 width = 2.0
7425 0 W2TH : Maximum CAPMH3 bounding box size = 30.0 x 30.0
7427 0 S1TH : Minimum CAPMH3 spacing / notch = 1.5
7428 0 S1THPA : Minimum CAPMH3 spacing to PAD = 10.0
7429 0 S1THV1 : Minimum CAPMH3 spacing to VIA1 = 0.5
7430 0 S1THV2 : Minimum CAPMH3 spacing to VIA2 = 0.5
7431 0 S1THV3 : Minimum CAPMH3 spacing to VIA3 = 0.5
7433 0 E1THV2 : Minimum CAPMH3 enclosure of VIA2 = 0.3
7434 0 E1THV2 : Minimum CAPMH3 enclosure of VIA2 = 0.3
7436 0 E1THV3 : Minimum CAPMH3 enclosure of VIA3 = 0.3
7437 0 E1THV3 : Minimum CAPMH3 enclosure of VIA3 = 0.3
7439 0 E1M2TH : Minimum MET2 enclosure of CAPMH3 = 0.5
7441 0 E1M3TH : Minimum MET3 enclosure of CAPMH3 = 0.5
7443 0 E1M4TH : Minimum MET4 enclosure of CAPMH3 = 0.5
7463 0 E4M2V1 : Minimum MET2 enclosure of VIA1 = 0.15
7465 0 E5M2V2 : Minimum MET2 enclosure of VIA2 = 0.15
7467 0 E5M3V2 : Minimum MET3 enclosure of VIA2 = 0.15
7469 0 E5M3V3 : Minimum MET3 enclosure of VIA3 = 0.15
7471 0 E3M4V3 : Minimum MET4 enclosure of VIA3 = 0.15
7474 0 S8V2 : Minimum VIA2 spacing on CAPMH3 = 2.0
7477 0 S8V3 : Minimum VIA3 spacing on CAPMH3 = 2.0
7478 0 B6TH : CAPMH3 without VIATP is not allowed
7483 0 B7TH : MET3 and METTP must be connected (CAPMH3 must be enclosed by METTP)
7484 0 Q6VT : Recommended minimum ratio of VIATP to CAPMH3 area = 1%
7485 0 S1THVT : Minimum CAPMH3 spacing to VIATP = 0.5
7487 0 E1THVT : Minimum CAPMH3 enclosure of VIATP = 0.3
7488 0 E1THVT : Minimum CAPMH3 enclosure of VIATP = 0.3
7491 0 E4M4VT : Minimum MET4 enclosure of VIATP = 0.15
7494 0 S8VT : Minimum VIATP spacing on CAPMH3 = 2.0
7499 0 B3C3 : CAPM23F is not allowed when CAPM, CAPM34F, CAPMH, CAPMH23F, CAPMH34F, CAPM2, CAPMH2, CAPM3 or CAPMH3 is present
7501 0 B2C3 : CAPM23F overlap of VIA1 or PAD is not allowed
7502 0 B1C3 : CAPM23F without MET2 is not allowed
7503 0 W1C3 : Minimum CAPM23F width = 2.0
7504 0 W2C3 : Maximum CAPM23F bounding box size = 30.0 x 30.0
7506 0 S1C3 : Minimum CAPM23F spacing/notch = 1.5
7507 0 S1C3PA : Minimum CAPM23F spacing to PAD = 10.0
7508 0 S1C3V1 : Minimum CAPM23F spacing to VIA1 = 0.5
7509 0 S1C3V2 : Minimum CAPM23F spacing to VIA2 = 0.5
7511 0 E1C3V2 : Minimum CAPM23F enclosure of VIA2 = 0.3
7512 0 E1C3V2 : Minimum CAPM23F enclosure of VIA2 = 0.3
7515 0 E6M2V2 : Minimum MET2 enclosure of VIA2 = 0.15
7517 0 S5V2 : Minimum VIA2 spacing on CAPM23F = 2.0
7518 0 Q3V2 : Recommended minimum ratio of VIA2 to CAPM23F area = 1%
7520 0 E1M2C3 : Minimum MET2 enclosure of CAPM23F = 0.5
7523 0 E5M2V1 : Minimum MET2 enclosure of VIA1 = 0.15
7528 0 B3C4 : CAPM34F is not allowed when CAPM, CAPM23F, CAPMH, CAPMH23F, CAPMH34F, CAPM2, CAPMH2, CAPM3 or CAPMH3 is present
7530 0 B2C4 : CAPM34F overlap of VIA2 or PAD is not allowed
7531 0 B1C4 : CAPM34F without MET3 is not allowed
7532 0 W1C4 : Minimum CAPM34F width = 2.0
7533 0 W2C4 : Maximum CAPM34F bounding box size = 30.0 x 30.0
7535 0 S1C4 : Minimum CAPM34F spacing/notch = 1.5
7536 0 S1C4PA : Minimum CAPM34F spacing to PAD = 10.0
7537 0 S1C4V2 : Minimum CAPM34F spacing to VIA2 = 0.5
7538 0 S1C4V3 : Minimum CAPM34F spacing to VIA3 = 0.5
7540 0 E1C4V3 : Minimum CAPM34F enclosure of VIA3 = 0.3
7541 0 E1C4V3 : Minimum CAPM34F enclosure of VIA3 = 0.3
7544 0 E6M3V3 : Minimum MET3 enclosure of VIA3 = 0.15
7546 0 S5V3 : Minimum VIA3 spacing on CAPM34F = 2.0
7547 0 Q3V3 : Recommended minimum ratio of VIA3 to CAPM34F area = 1%
7549 0 E1M3C4 : Minimum MET3 enclosure of CAPM34F = 0.5
7552 0 E6M3V2 : Minimum MET3 enclosure of VIA2 = 0.15
7557 0 B3H3 : CAPMH23F is not allowed when CAPM, CAPM23F, CAPM34F, CAPMH, CAPMH34F, CAPM2, CAPMH2, CAPM3 or CAPMH3 is present
7559 0 B2H3 : CAPMH23F overlap of VIA1 or PAD is not allowed
7560 0 B1H3 : CAPMH23F without MET2 is not allowed
7561 0 W1H3 : Minimum CAPMH23F width = 2.0
7562 0 W2H3 : Maximum CAPMH23F bounding box size = 30.0 x 30.0
7564 0 S1H3 : Minimum CAPMH23F spacing/notch = 1.5
7565 0 S1H3PA : Minimum CAPMH23F spacing to PAD = 10.0
7566 0 S1H3V1 : Minimum CAPMH23F spacing to VIA1 = 0.5
7567 0 S1H3V2 : Minimum CAPMH23F spacing to VIA2 = 0.5
7569 0 E1H3V2 : Minimum CAPMH23F enclosure of VIA2 = 0.3
7570 0 E1H3V2 : Minimum CAPMH23F enclosure of VIA2 = 0.3
7573 0 E7M2V2 : Minimum MET2 enclosure of VIA2 = 0.15
7575 0 S6V2 : Minimum VIA2 spacing on CAPMH23F = 2.0
7576 0 Q4V2 : Recommended minimum ratio of VIA2 to CAPMH23F area = 1%
7578 0 E1M2H3 : Minimum MET2 enclosure of CAPMH23F = 0.5
7581 0 E6M2V1 : Minimum MET2 enclosure of VIA1 = 0.15
7586 0 B3H4 : CAPMH34F is not allowed when CAPM, CAPM23F, CAPM34F, CAPMH, CAPMH23F, CAPM2, CAPMH2, CAPM3 or CAPMH3 is present
7588 0 B2H4 : CAPMH34F overlap of VIA2 or PAD is not allowed
7589 0 B1H4 : CAPMH34F without MET3 is not allowed
7590 0 W1H4 : Minimum CAPMH34F width = 2.0
7591 0 W2H4 : Maximum CAPMH34F bounding box size = 30.0 x 30.0
7593 0 S1H4 : Minimum CAPMH34F spacing/notch = 1.5
7594 0 S1H4PA : Minimum CAPMH34F spacing to PAD = 10.0
7595 0 S1H4V2 : Minimum CAPMH34F spacing to VIA2 = 0.5
7596 0 S1H4V3 : Minimum CAPMH34F spacing to VIA3 = 0.5
7598 0 E1H4V3 : Minimum CAPMH34F enclosure of VIA3 = 0.3
7599 0 E1H4V3 : Minimum CAPMH34F enclosure of VIA3 = 0.3
7602 0 E7M3V3 : Minimum MET3 enclosure of VIA3 = 0.15
7604 0 S6V3 : Minimum VIA3 spacing on CAPMH34F = 2.0
7605 0 Q4V3 : Recommended minimum ratio of VIA3 to CAPMH34F area = 1%
7607 0 E1M3H4 : Minimum MET3 enclosure of CAPMH34F = 0.5
7610 0 E7M3V2 : Minimum MET3 enclosure of VIA2 = 0.15
7621 0 B1LV : LVT overlap of PWBLK,MV,HVGOX,HVNWELL,HVPWELL,HNW,DNC,DPC,PDD,SCI or DEPL is not allowed
7628 0 B2LV : LVT overlap of rnw, rdn, rdp, qpva, qpvb, qpvc, qnvba or qnvb is not allowed
7631 0 E1LVGA : Minimum LVT enclosure of GATE = 0.35
7635 0 E2LVGA : Minimum LVT enclosure of GATE = 0.46
7636 0 S1LVGA : Minimum LVT spacing to GATE = 0.35
7638 0 S2LVGA : Minimum LVT spacing to GATE = 0.46
7639 0 S1LVHN : Minimum LVT spacing to HVNWELL = 3.0
7640 0 S1LVHP : Minimum LVT spacing to HVPWELL = 3.0
7641 0 S1LVWM : Minimum LVT spacing to DNWELLMV = 3.5
7642 0 S1LVWD : Minimum LVT spacing to DNWELL = 10.0
7643 0 S1LVHW : Minimum LVT spacing to HNW = 10.0
7644 0 S1LVND : Minimum LVT spacing to NDF = 10.0
7656 0 B1SV : SVT overlap of PWBLK,MV,HVGOX,HVNWELL,HVPWELL,HNW,DNC,DPC,PDD,LVT,SCI or DEPL is not allowed
7663 0 B2SV : SVT overlap of rnw, rdn, rdp, qpva, qpvb, qpvc, qnvba or qnvb is not allowed
7666 0 E1SVGA : Minimum SVT enclosure of GATE = 0.35
7670 0 E2SVGA : Minimum SVT enclosure of GATE = 0.46
7671 0 S1SVGA : Minimum SVT spacing to GATE = 0.35
7673 0 S2SVGA : Minimum SVT spacing to GATE = 0.46
7674 0 S1SVHN : Minimum SVT spacing to HVNWELL = 3.0
7675 0 S1SVHP : Minimum SVT spacing to HVPWELL = 3.0
7676 0 S1SVWM : Minimum SVT spacing to DNWELLMV = 3.5
7677 0 S1SVWD : Minimum SVT spacing to DNWELL = 10.0
7678 0 S1SVHW : Minimum SVT spacing to HNW = 10.0
7679 0 S1SVND : Minimum SVT spacing to NDF = 10.0
7688 0 B1LD : LNDEV overlap of HVGOX, HVNWELL, HVPWELL, HNW, DNC, DPC, PDD, SCI or DEPL is not allowed
7694 0 B2LD : LNDEV overlap of rnw3, rdn3, rdp3, qpva3, qpvb3 or qpvc3 is not allowed
7696 0 B3LD : LNDEV overlap of LVT or SVT is not allowed
7699 0 E1LDGA : Minimum LNDEV enclosure of GATE = 0.35
7703 0 E2LDGA : Minimum LNDEV enclosure of GATE = 0.46
7704 0 S1LDGA : Minimum LNDEV spacing to GATE = 0.35
7706 0 S2LDGA : Minimum LNDEV spacing to GATE = 0.46
7707 0 S1LDHN : Minimum LNDEV spacing to HVNWELL = 3.0
7708 0 S1LDHP : Minimum LNDEV spacing to HVPWELL = 3.0
7710 0 S1LDWM : Minimum LNDEV spacing to DNWELLMV = 3.5
7711 0 S1LDWD : Minimum LNDEV spacing to DNWELL = 10.0
7712 0 S1LDHW : Minimum LNDEV spacing to HNW = 10.0
7713 0 S1LDND : Minimum LNDEV spacing to NDF = 10.0
7729 0 B1UL : ULN overlap of PWBLK,HVGOX,HVNWELL,HVPWELL,HNW,DNC,DPC,PDD,SCI,DEPL,LVT,SVT,LNDEV,CATDOP or ANODOP is not allowed
7734 0 B2UL : ULN overlap of rpp1#, rnp1#, rpp1s#, MRES or HRES is not allowed
7746 0 B1ULSB : ULN overlap of SBLK is not allowed
7747 0 W1UL : Minimum ULN width = 0.44
7749 0 S1UL : Minimum ULN spacing/notch = 0.44
7751 0 E1ULGA : Minimum ULN enclosure of GATE = 0.35
7752 0 S1ULGA : Minimum ULN spacing to GATE = 0.35
7753 0 S1ULSB : Minimum ULN spacing to SBLK = 0.35
7754 0 A1UL : Minimum ULN area < 0.3844
7761 0 B1NU : BNIMP overlap of LVT, SVT, DEPL, HVDEPL, PDD, LNDEV or ULN is not allowed
7762 0 B2NU : BNIMP overlap of NTYPE_WELL is not allowed
7763 0 B3NU : BNIMP overlap of HVPWELL is not allowed
7764 0 B4NU : (BNIMP and DIFF) without NIMP is not allowed
7765 0 W1NU : Minimum BNIMP width = 0.6
7767 0 S1NU : Minimum BNIMP spacing/notch = 0.6
7768 0 S1NUDF : Minimum BNIMP spacing to DIFF = 0.35
7770 0 E1NUDN : Minimum BNIMP extension beyond NDIFF = 0.25
7773 0 E1NUGA : Minimum BNIMP enclosure of GATE = 0.25
7774 0 S1NUGA : Minimum BNIMP spacing to GATE = 0.45
7776 0 B5NU : BNIMP without PWBLK is not allowed
7793 0 E2PBDN : Fixed PWBLK enclosure of NDIFF = 1.2
7794 0 W2NU : Minimum cpod# width = 2.0
7795 0 A1NU : Minimum BNIMP area < 0.3844
7796 0 B1GHMV : HVGOX overlap of MV is not allowed
7797 0 B1GH : DIFF crossing HVGOX edge is not allowed
7798 0 W1GH : Minimum HVGOX width = 0.6
7800 0 S1GH : Minimum HVGOX spacing/notch = 1.0
7802 0 E1GHDF : Minimum HVGOX enclosure of DIFF = 0.2
7803 0 S1GHDF : Minimum HVGOX spacing to DIFF = 0.2
7817 0 W1HP : Minimum HVPWELL width = 0.9
7819 0 S1HP : Minimum HVPWELL spacing/notch = 0.6
7829 0 S2HP : Minimum HVPWELL spacing (different net) = 3.0
7830 0 S1HPDP : Minimum HVPWELL spacing to PDIFF = 0.43
7832 0 E1HPDN : Minimum HVPWELL enclosure of NDIFF = 0.43
7835 0 S1HPDN : Minimum HVPWELL spacing to NDIFF = 0.43
7837 0 B1HP : HVPWELL must be contacted by PDIFF
7850 0 B2HP : DIFF crossing HVPWELL edge is not allowed
7851 0 B3HP : HVPWELL overlap of NWELL is not allowed
7852 0 B4HP : HVPWELL crossing DNWELL edge is not allowed
7853 0 B5HP : HVPWELL overlap of DNWELL is not allowed
7854 0 S1HPNW : Minimum HVPWELL spacing to NWELL = 0.8
7866 0 S2HPDN : Fixed HVPWELL spacing to NDIFF = 3.0
7874 0 S2HPDN : Fixed HVPWELL spacing to NDIFF = 3.0
7875 0 S2HPNW : Minimum HVPWELL spacing to NWELL = 3.0
7881 0 E1HPDP : Minimum HVPWELL enclosure of PDIFF = 0.43
7882 0 A1HP : Minimum HVPWELL area < 2.25
7884 0 B1HN : HVNWELL must be contacted by NDIFF
7886 0 B2HN : HVNWELL overlap of HVPWELL or PDD is not allowed
7888 0 B3HN : HVNWELL overlap of NWELL is not allowed
7895 0 B4HN : DIFF crossing HVNWELL edge is not allowed
7896 0 B6HN : HVNWELL crossing DNWELL edge is not allowed
7897 0 B7HN : HVNWELL overlap of DNWELL is not allowed
7902 0 W1HN : Minimum HVNWELL width = 0.9
7904 0 S1HN : Minimum HVNWELL spacing/notch = 0.6
7905 0 S1HNNW : Minimum HVNWELL spacing to NWELL = 3.0
7913 0 S1HNHP : Minimum HVNWELL spacing to HVPWELL = 3.0
7916 0 S1HNHP : Minimum HVNWELL spacing to HVPWELL = 2.20 (for ped, ped2)
7920 0 E1HNDP : Minimum HVNWELL enclosure of PDIFF = 0.43
7923 0 E1HNDN : Minimum HVNWELL enclosure of NDIFF = 0.12
7925 0 E1HNDN : Minimum HVNWELL enclosure of NDIFF = 0.33 (qnva)
7926 0 S1HNDN : Minimum HVNWELL spacing to NDIFF = 0.43
7928 0 B5HN : HVNWELL without PWBLK is not allowed
7930 0 S2HN : Minimum HVNWELL spacing (different net) = 7.0
7932 0 S2HN : Minimum HVNWELL spacing (different net) = 7.0
7952 0 E1PBHN : Fixed PWBLK enclosure of HVNWELL = 3.0
7954 0 E1PBHN : Fixed PWBLK enclosure of HVNWELL = 3.0
7956 0 E2HNDN : Minimum HVNWELL enclosure of NDIFF = 0.43
7958 0 S2HNDN : Minimum HVNWELL spacing to NDIFF = 3.43
7959 0 S2HNHP : Minimum HVNWELL spacing to HVPWELL = 0.8
7960 0 A1HN : Minimum HVNWELL area < 2.25
7966 0 B1DL : DEPL overlap of HVGOX, NWELL, HVNWELL or HVPWELL is not allowed
7969 0 B2DL : DEPL crossing DNWELLMV / DNWELL edge is not allowed
7971 0 B3DL : DEPL NMOS transistor without MV is not allowed
7972 0 W1DL : Minimum DEPL width = 1.0
7974 0 S1DL : Minimum DEPL spacing/notch = 0.6
7986 0 O1DLPI : Fixed DEPL overlap of ISOPW (same potential) = 0.05
7988 0 E1DLGA : Minimum DEPL extension beyond GATE = 0.7
7990 0 E1DLGA : Minimum DEPL extension beyond GATE = 0.7
7992 0 S1DLGA : Minimum DEPL spacing to GATE = 0.7
7993 0 S1DLHN : Minimum DEPL spacing to HVNWELL = 3.0
7994 0 A1DL : Minimum DEPL area < 2.25
8053 0 B1PT : PDD is only allowed for ned#, ped#
8054 0 W1PT : Minimum PDD width = 1.0
8056 0 S1PT : Minimum PDD spacing/notch = 0.86
8064 0 S1PT : Minimum PDD spacing/notch = 0.86
8065 0 A1PT : Minimum PDD area = 6.0
8069 0 A2PT : Minimum PDD enclosed area = 12.0
8070 0 BDSC : Not allowed to be used by customers
8080 0 B1HW : HNW without HVGOX and PWBLK is not allowed
8082 0 B1HW : HNW without HVGOX and PWBLK is not allowed
8096 0 B2HW : HNW must be surrounded by a GUARD RING consisting of PDIFF and HVPWELL
8107 0 B3HW : HNW overlap of DNWELL, DNWELLMV, NWELL, HVPWELL, ISOWELL or PDD is not allowed
8108 0 B4HW : HVNWELL crossing HNW edge is not allowed
8113 0 B5HW : HNW overlap of rpp1#, rnp1#, rpp1s#, MRES or HRES is not allowed
8114 0 W1HW : Minimum HNW width = 8.0
8116 0 S1HW : Minimum HNW spacing/notch = 10.0
8118 0 E1HWDN : Fixed HNW enclosure of NDIFF = 2.0
8128 0 E1HWDN : Fixed HNW enclosure of NDIFF = 2.0
8130 0 E1HWHN : Minimum HNW enclosure of HVNWELL = 1.76
8132 0 E1GHHW : Minimum HVGOX enclosure of HNW = 0.5
8134 0 E1PBHW : Fixed PWBLK enclosure of HNW = 4.0
8136 0 E1PBHW : Fixed PWBLK enclosure of HNW = 4.0
8137 0 S1HWHP : Minimum HNW spacing to HVPWELL = 3.76
8138 0 S1HWWD : Minimum HNW spacing to DNWELL = 10.0
8139 0 S1HWWM : Minimum HNW spacing to DNWELLMV = 10.0
8140 0 S1HWHN : Minimum HNW spacing to HVNWELL = 10.0
8141 0 S1HWNW : Minimum HNW spacing to NWELL = 10.0
8142 0 S1HWND : Minimum HNW spacing to NDF = 10.0
8143 0 S1HWP1 : Minimum HNW spacing to POLY1 = 5.35
8144 0 S1HWP1 : Minimum HNW spacing to POLY1 = 5.35
8146 0 E1HWP1 : Minimum HNW enclosure of POLY1 = 2.95
8148 0 E1HWDP : Minimum HNW enclosure of PDIFF = 2.86
8149 0 S1HWDN : Minimum HNW spacing to NDIFF = 4.5
8150 0 S1HWDP : Fixed HNW spacing to PDIFF = 4.0
8152 0 S1HWDP : Fixed HNW spacing to PDIFF = 4.0
8154 0 A1ND : Minimum NDF area < 2.25
8156 0 B1ND : NDF without HVGOX and PWBLK is not allowed
8157 0 B1ND : NDF without HVGOX and PWBLK is not allowed
8164 0 B2ND : NDF overlap of DNWELL, DNWELLMV, HVPWELL, ISOPW, SCI, DEPL or PDD is not allowed
8165 0 B3ND : NDF crossing HNW edge is not allowed
8175 0 B4ND : PDIFF overlap of NDF is not allowed
8176 0 B5ND : NDF overlap of HVNWELL is not allowed
8177 0 B6ND : NDF without HVNWELL is not allowed
8182 0 B7ND : NDF overlap of rpp1#, rnp1#, rpp1s#, HRES or MRES is not allowed
8183 0 B8ND : NWELL crossing NDF edge is not allowed
8184 0 B9ND : NW_VERIFY overlap of NDF is not allowed
8185 0 B12ND : NDIFF overlap of NDF is not allowed
8186 0 W1ND : Minimum NDF width = 0.8
8188 0 S1ND : Minimum NDF spacing/notch = 0.54
8250 0 B10ND : NDF must be surrounded by a GUARD RING consisting of PDIFF and HVPWELL
8251 0 B10ND : NDF must be surrounded by a GUARD RING consisting of PDIFF and HVPWELL
8401 0 B10ND : NDF must be surrounded by a GUARD RING consisting of PDIFF and HVPWELL
8402 0 B10ND : NDF must be surrounded by a GUARD RING consisting of PDIFF and HVPWELL
8404 0 B11ND : POLY1 overlap of NDF is not allowed
8406 0 B13ND : NWELL overlap of NDF is not allowed
8409 0 W2ND : Minimum NDF width = 5.32
8420 0 S2ND : Minimum NDF spacing (different net) = 8.42
8465 0 E1NDDN : Fixed NDF enclosure of NDIFF = 1.0
8468 0 E1NDDN : Fixed NDF enclosure of NDIFF = 1.0
8472 0 S1NDDN : Minimum NDF spacing to NDIFF = 4.5
8475 0 S2NDDN : Minimum NDF spacing to NDIFF = 3.0
8476 0 S1NDWD : Minimum NDF spacing to DNWELL = 10.0
8477 0 S1NDWM : Minimum NDF spacing to DNWELLMV = 10.0
8478 0 S1NDHN : Minimum NDF spacing to HVNWELL = 10.0
8480 0 S1NDHP : Minimum NDF spacing to HVPWELL = 3.76
8482 0 S1NDNW : Minimum NDF spacing to NWELL = 10.0
8495 0 E1GHND : Minimum HVGOX enclosure of NDF = 0.5
8504 0 E1PBND : Fixed PWBLK enclosure of NDF = 4.0
8512 0 E1PBND : Fixed PWBLK enclosure of NDF = 4.0
8513 0 S1NDDP : Fixed NDF spacing to PDIFF = 4.0
8515 0 S1NDDP : Fixed NDF spacing to PDIFF = 4.0
8516 0 A1PD : Minimum PDF area < 2.25
8517 0 B1PD : PDF without HNW is not allowed
8519 0 B2PD : NDIFF overlap of PDF is not allowed
8520 0 B3PD : PDF overlap of HVNWELL is not allowed
8525 0 W1PD : Minimum PDF width = 5.0
8534 0 W1DP : Fixed PDIFF stripe width = 0.42
8550 0 S1PD : Minimum PDF spacing/notch = 2.2
8569 0 S2PD : Minimum PDF spacing (different net) = 5.0
8582 0 E1PDDP : Minimum PDF enclosure of PDIFF = 3.0
8584 0 E1HWPD : Minimum HNW enclosure of PDF = 5.0
8597 0 S1PDHN : Minimum PDF spacing to HVNWELL = 2.76
8604 0 S1PDHN : Minimum PDF spacing to HVNWELL = 2.76
8606 0 S1PDDN : Minimum PDF spacing to NDIFF = 3.0
8607 0 S1PDDP : Minimum PDF spacing to PDIFF = 4.0
8621 0 B1HL : HVDEPL is only allowed for nhvd, nhhvd
8622 0 W1HL : Minimum HVDEPL width = 4.5
8624 0 S1HL : Minimum HVDEPL sacing / notch = 0.6
8625 0 S1HLGA : Minimum HVDEPL spacing to GATE = 0.7
8626 0 W12GA : Minimum GATE length = 2.0
8631 0 W13GA : Minimum GATE width = 3.0
8632 0 W3ND : Minimum NDF width = 2.82
8634 0 S3NDHP : Fixed NDF spacing to HVPWELL (in channel region) = 0.0
8636 0 S6DF : Fixed SOURCE/DRAIN-EDGE-STI length = 1.0
8647 0 S6DF : Fixed SOURCE/DRAIN-EDGE-STI length = 1.0
8649 0 E2P1GA : Minimum POLY1 extension beyond GATE = 0.5
8653 0 O1NDGA : Fixed NDF overlap of GATE = 0.4
8654 0 S2P1DN : Minimum POLY1 spacing to SOURCE / DRAIN NDIFF = 0.5
8656 0 E1NDNW : Minimum NDF enclosure of NWELL = 0.78
8657 0 S1NWGA : Minimum NWELL spacing to GATE = 0.78
8659 0 E2NWDN : Minimum NWELL enclosure of NDIFF = 0.22
8663 0 S5NDHP : Fixed NDF spacing to HVPWELL = 1.76
8668 0 S5NDHP : Fixed NDF spacing to HVPWELL = 1.76
8681 0 S5NDHP : Fixed NDF spacing to HVPWELL = 1.76
8682 0 S5NDHP : Fixed NDF spacing to HVPWELL = 1.76
8700 0 S3NDDP : Fixed NDF spacing to PDIFF = 2.0
8714 0 S3NDDP : Fixed NDF spacing to PDIFF = 2.0
8716 0 S3NDDP : Fixed NDF spacing to PDIFF = 2.0
8722 0 E2PBND : Fixed PWBLK enclosure of NDF = 2.0
8724 0 E2PBND : Fixed PWBLK enclosure of NDF = 2.0
8726 0 E2PBND : Fixed PWBLK enclosure of NDF = 2.0
8727 0 W24GA : Minimum GATE length = 1.5
8732 0 W25GA : Minimum GATE width = 3.0
8733 0 W4ND : Minimum NDF width = 2.82
8741 0 S4NDHP : Fixed NDF spacing to HVPWELL (in channel region) = 0.0
8743 0 S9DF : Fixed DRAIN-EDGE-STI length = 1.0
8754 0 S9DF : Fixed DRAIN-EDGE-STI length = 1.0
8757 0 E2P1DN : Minimum POLY1 extension beyond NDIFF = 0.5
8761 0 O3NDGA : Fixed NDF overlap of GATE = 0.4
8762 0 S4P1DN : Minimum POLY1 spacing to DRAIN NDIFF = 0.5
8764 0 E2NDNW : Minimum NDF enclosure of NWELL = 0.78
8765 0 S3NWGA : Minimum NWELL spacing to GATE = 0.78
8767 0 E4NWDN : Minimum NWELL enclosure of NDIFF = 0.22
8771 0 S6NDHP : Fixed NDF spacing to HVPWELL = 1.76
8777 0 S6NDHP : Fixed NDF spacing to HVPWELL = 1.76
8790 0 S6NDHP : Fixed NDF spacing to HVPWELL = 1.76
8791 0 S6NDHP : Fixed NDF spacing to HVPWELL = 1.76
8796 0 W30GA : Fixed GATE length = 3.2
8799 0 W31GA : Minimum GATE width = 3.0
8800 0 W5ND : Minimum NDF width = 2.82
8802 0 S13DF : Fixed SOURCE/DRAIN-EDGE-STI length = 1.0
8813 0 S13DF : Fixed SOURCE/DRAIN-EDGE-STI length = 1.0
8825 0 S8NDHP : Fixed NDF spacing to HVPWELL = 0.3
8829 0 S9NDHP : Fixed NDF spacing to HVPWELL = 1.76
8834 0 S9NDHP : Fixed NDF spacing to HVPWELL = 1.76
8849 0 S9NDHP : Fixed NDF spacing to HVPWELL = 1.76
8850 0 S9NDHP : Fixed NDF spacing to HVPWELL = 1.76
8851 0 S2P1DN : Minimum POLY1 spacing to SOURCE / DRAIN NDIFF = 0.5
8853 0 E7P1GA : Minimum POLY1 extension beyond GATE = 0.5
8857 0 O4NDGA : Fixed NDF overlap of GATE = 0.9
8858 0 S4NWGA : Minimum NWELL spacing to GATE = 0.78
8860 0 E5NWDN : Minimum NWELL enclosure of NDIFF = 0.22
8862 0 E4NDNW : Minimum NDF enclosure of NWELL = 0.78
8870 0 E3PBND : Fixed PWBLK enclosure of NDF = 2.0
8872 0 E3PBND : Fixed PWBLK enclosure of NDF = 2.0
8880 0 E3PBND : Fixed PWBLK enclosure of NDF = 2.0
8881 0 S4NDDP : Fixed NDF spacing to PDIFF = 2.0
8883 0 S4NDDP : Fixed NDF spacing to PDIFF = 2.0
8891 0 S4NDDP : Fixed NDF spacing to PDIFF = 2.0
8892 0 W14GA : Minimum GATE length = 1.8
8897 0 W15GA : Minimum GATE width = 3.0
8898 0 W2PD : Minimum PDF width = 3.02
8902 0 S3PD : Minimum PDF spacing (in channel region) = 0.8
8904 0 E2PDDP : Minimum PDF enclosure of PDIFF = 1.1
8906 0 S1PDND : Fixed PDF spacing to NDF (in channel region) = 0.0
8908 0 S11DF : Fixed SOURCE / DRAIN-EDGE-STI length = 1.0
8919 0 S11DF : Fixed SOURCE / DRAIN-EDGE-STI length = 1.0
8921 0 E6P1GA : Minimum POLY1 extension beyond GATE = 0.5
8925 0 O1PDGA : Fixed PDF overlap of GATE = 0.5
8926 0 S2P1DP : Minimum POLY1 spacing to SOURCE / DRAIN NDIFF = 0.5
8927 0 W28GA : Minimum GATE length = 3.0
8932 0 W29GA : Minimum GATE width = 4.0
8944 0 S2NDHP : Fixed NDF spacing to HVPWELL = 0.5
8945 0 S12DF : Fixed DRAIN-EDGE-STI length = 3.0
8956 0 S12DF : Fixed DRAIN-EDGE-STI length = 3.0
8959 0 E3P1DN : Minimum POLY1 extension beyond NDIFF = 0.6
8960 0 S5P1DN : Minimum POLY1 spacing to DRAIN NDIFF = 2.4
8978 0 E2M1DN : Fixed MET1 overlap of DRAIN NDIFF = 1.0
8981 0 W16GA : Minimum GATE length = 5.0
8986 0 W17GA : Minimum GATE width = 4.0
8998 0 S2NDHP : Fixed NDF spacing to HVPWELL = 0.5
8999 0 S7DF : Fixed SOURCE / DRAIN-EDGE-STI length = 3.0
9010 0 S7DF : Fixed SOURCE / DRAIN-EDGE-STI length = 3.0
9012 0 E3P1GA : Minimum POLY1 extension beyond GATE = 0.6
9013 0 S3P1DN : Minimum POLY1 spacing to SOURCE / DRAIN NDIFF = 2.4
9031 0 E1M1DN : Fixed MET1 enclosure of SOURCE / DRAIN NDIFF = 1.0
9047 0 E2HLGA : Fixed HVDEPL enclosure of GATE = 0.75
9051 0 E1HLGA : Fixed HVDEPL enclosure of GATE = 0.75
9085 0 S2NDDP : Fixed NDF spacing to PDIFF = 4.0
9099 0 S2NDDP : Fixed NDF spacing to PDIFF = 4.0
9101 0 S2NDDP : Fixed NDF spacing to PDIFF = 4.0
9105 0 O2NDGA : Fixed NDF overlap of GATE = 0.9
9107 0 E3NDNW : Minimum NDF enclosure of NWELL = 0.78
9108 0 S2NWGA : Minimum NWELL spacing to GATE = 2.78
9111 0 E3NWDN : Minimum NWELL enclosure of NDIFF = 0.22
9113 0 E3NWDN : Minimum NWELL enclosure of NDIFF = 0.22
9127 0 S7NDHP : Fixed NDF spacing to HVPWELL = 3.76
9134 0 S7NDHP : Fixed NDF spacing to HVPWELL = 3.76
9146 0 S7NDHP : Fixed NDF spacing to HVPWELL = 3.76
9154 0 S7NDHP : Fixed NDF spacing to HVPWELL = 3.76
9155 0 S7NDHP : Fixed NDF spacing to HVPWELL = 3.76
9160 0 E4PBND : Fixed PWBLK enclosure of NDF = 4.0
9162 0 E4PBND : Fixed PWBLK enclosure of NDF = 4.0
9164 0 E4PBND : Fixed PWBLK enclosure of NDF = 4.0
9167 0 B1P1GA : Only a rectangular POLY1 over GATE is allowed
9179 0 E5P1GA : Fixed POLY1 extension beyond GATE = 1.2
9182 0 E5P1GA : Fixed POLY1 extension beyond GATE = 1.2
9183 0 W18GA : Minimum GATE length = 3.5
9188 0 W19GA : Minimum GATE width = 4.0
9190 0 S4PD : Minimum PDF spacing (in channel region) = 2.5
9193 0 S8DF : Fixed SOURCE / DRAIN-EDGE-STI length = 2.5
9204 0 S8DF : Fixed SOURCE / DRAIN-EDGE-STI length = 2.5
9205 0 S3P1DP : Minimum POLY1 spacing to SOURCE / DRAIN PDIFF = 1.25
9207 0 E4P1GA : Minimum POLY1 extension beyond GATE = 1.25
9212 0 O2PDGA : Fixed PDF overlap of GATE = 0.5
9221 0 S3PDND : Fixed PDF spacing to NDF (in channel region) = 0.0
9222 0 W32GA : Minimum GATE length = 2.0
9227 0 W33GA : Minimum GATE width = 4.0
9228 0 S14DF : Fixed DRAIN-EDGE-STI length = 2.5
9239 0 S14DF : Fixed DRAIN-EDGE-STI length = 2.5
9240 0 S5P1DP : Minimum POLY1 spacing to DRAIN PDIFF = 1.25
9243 0 E3P1DP : Minimum POLY1 extension beyond PDIFF = 1.25
9244 0 W20GA : Minimum GATE length = 1.0
9249 0 W21GA : Minimum GATE width = 2.5
9250 0 W22GA : Minimum GATE length = 1.0
9255 0 W23GA : Minimum GATE width = 2.5
9256 0 W26GA : Minimum GATE length = 1.3
9261 0 W27GA : Minimum GATE width = 3.0
9262 0 W3PD : Minimum PDF width = 3.02
9264 0 E3PDDP : Minimum PDF enclosure of PDIFF = 1.1
9275 0 S2PDND : Fixed PDF spacing to NDF (in channel region) = 0.0
9277 0 S10DF : Fixed DRAIN-EDGE-STI length = 1.0
9288 0 S10DF : Fixed DRAIN-EDGE-STI length = 1.0
9291 0 E2P1DP : Minimum POLY1 extension beyond PDIFF = 0.5
9295 0 O3PDGA : Fixed PDF overlap of GATE = 0.5
9296 0 S4P1DP : Minimum POLY1 spacing to DRAIN PDIFF = 0.5
9306 0 Q1D1 : Check for the right usage of the layer PHODEF
9307 0 B1D1 : PHODEF without DIODEF is not allowed
9311 0 B2D1 : PHODEF without BLKALL is not allowed
9326 0 B3D1 : PHODEF and DIFF without SBLK is not allowed (except DIFFCON sized by 0.5um, davl#)
9330 0 B1D1DF : PHODEF and DIFF without NIMP or PIMP or SBLK is not allowed
9332 0 W1DFD1 : Maximum (DIFF overlap of PHODEF) bounding box size = 502 x 502
9336 0 O1SBIN : Minimum PHODEF and SBLK overlap of NIMP
9337 0 O1SBIP : Minimum PHODEF and SBLK overlap of PIMP
9340 0 B1UV : UVWIN overlap of MET3, METTP, PAD is not allowed
9351 0 B2UV : POLY1 overlap of UVWIN is not allowed
9353 0 B3UV : UVWIN is only allowed for dphoc#, dphod#, davlb#
9354 0 B4UV : UVWIN without BLKALL is not allowed
9355 0 W1UV : Minimum UVWIN width = 3.0
9356 0 W2UV : Maximum UVWIN bounding box size = 500.0 x 500.0
9358 0 W1DFUV : Maximum (DIFF overlap of UVWIN) bounding box size = 502 x 502
9359 0 S1UVM3 : Minimum UVWIN spacing to MET3 = 1.5
9360 0 S1UVMT : Minimum UVWIN spacing to METTP = 2.0
9362 0 S1UV : Minimum UVWIN spacing/notch = 3.0
9363 0 S1UVPA : Minimum UVWIN spacing to PAD = 5.0
9365 0 E1BAUV : Minimum BLKALL enclosure of UVWIN = 2.0
9366 0 B1OA : ANODOP is only allowed for dphod#
9367 0 W1OA : Minimum ANODOP width = 0.44
9369 0 S1OA : Minimum ANODOP spacing/notch = 0.44
9370 0 A1OA : Minimum ANODOP area = 0.3844
9372 0 B1OC : CATDOP is only allowed for dphoc#, davl#
9373 0 W1OC : Minimum CATDOP width = 0.44
9375 0 S1OC : Minimum CATDOP spacing/notch = 0.44
9376 0 A1OC : Minimum CATDOP area = 0.3844
9378 0 E1OCDF : Minimum CATDOP extension beyond DIFF = 0.18
9379 0 W1AM : Minimum AML width = 1.0
9381 0 S1AM : Minimum AML spacing/notch = 1.0
9382 0 A1AM : Minimum AML area = 4.0
9383 0 B1AM : AML is only allowed for davl#
9384 0 B2AM : AML without CATDIFF is not allowed
9394 0 B1SB : SBLK overlap of MET1, MET2, MET3, MET4, MET5, METTP or METTPL is not allowed
9403 0 B3SB : (SBLK and AML and not POLY1) overlap of MET1, MET2, MET3, MET4, MET5, METTP or METTPL is not allowed
9408 0 B2SB : SBLK without BLKALL is not allowed
9410 0 E1BASB : Minimum BLKALL enclosure of SBLK = 1.7
9411 0 B4SB : (SBLK and AML) without BLKALL is not allowed
9413 0 E2BASB : Minimum BLKALL enclosure of (SBLK and AML) = 1.7
9416 0 B3AM : AML without SBLK is not allowed
9417 0 B4AM : AML without CATDIFF is not allowed
9419 0 E1DCAM : Minimum CATDIFF enclosure of AML = 1.0
9421 0 E2DCAM : Minimum CATDIFF enclosure of AML = 0.44
9422 0 B1PBDC : CATDIFF without PWBLK is not allowed
9424 0 E1PBDC : Minimum PWBLK enclosure of CATDIFF = 4.5
9426 0 E2PBDC : Minimum PWBLK enclosure of CATDIFF = 1.46
9436 0 B6M2 : dapda0/dspada0 without MET2 is not allowed
9450 0 B7M2 : dapb0/dspb0 without MET2 is not allowed
9457 0 B3NW : dapda/dapda0 without NWELL ring is not allowed
9464 0 B4NW : dapb/dapb0 without NWELL ring is not allowed
9465 0 W4P1 : Minimum GATE length = 0.18
9470 0 W3DF : Minimum GATE width = 0.22
9479 0 W6P1 : Minimum GATE length = 0.35
9480 0 W7P1 : Minimum GATE length = 0.3
9483 0 W9P1 : Minimum GATE length = 0.5
9486 0 W5P1 : Minimum GATE length = 1.0
9491 0 W4DF : Minimum GATE width = 1.0
9493 0 B3GA : Only rectangular GATE inside PWBLK is allowed
9496 0 W1GA : Minimum GATE length = 0.7
9497 0 W2GA : Minimum GATE width = 0.44
9504 0 W10P1 : Minimum GATE length = 0.35
9505 0 W11P1 : Minimum GATE length = 0.3
9512 0 B4GA : Only rectangular GATE is allowed
9513 0 W38GA : Minimum GATE length = 2.0
9514 0 W38GA : Minimum GATE length = 2.0
9515 0 W39GA : Minimum GATE width = 2.0
9517 0 B2M1 : CONT or VIA1 are not allowed within rm1
9518 0 B2M2 : VIA1 is not allowed within rm2
9519 0 B4M2 : VIA2 is not allowed within rm2
9520 0 B2M3 : VIA2 is not allowed within rm3
9521 0 B2MT : VIATP is not allowed within rmtp
9522 0 B4M3 : VIA3 is not allowed within rm3
9523 0 B2M4 : VIA3 is not allowed within rm4
9524 0 B3M4 : VIATP is not allowed within rm4
9525 0 B3MT : VIATPL is not allowed within rmtp
9526 0 B2ML : VIATPL is not allowed within rmtpl
9538 0 B1DN : rdn/rdn3 inside ISOPW, DEPL, SCI, HVPWELL, PDD or PDF is not allowed
9541 0 B2GH : HVGOX overlap of rdn or rdp is not allowed
9553 0 W5DF : Minimum rdn/rdn3, rdp/rdp3 width = 0.42
9554 0 B2CT : CONT is not allowed within rpp1s#
9557 0 B5P1 : rnp1_3 crossing NTYPE_WELL or PTYPE_WELL or SUBCUT edge is not allowed
9559 0 B6P1 : rnp1_3 overlap rnw/rnw3/rdnwmv is not allowed
9562 0 B7P1 : rpp1_3 crossing NTYPE_WELL or PTYPE_WELL or SUBCUT edge is not allowed
9564 0 B8P1 : rpp1_3 overlap rnw/rnw3/rdnwmv is not allowed
9567 0 B9P1 : rpp1s_3 crossing NTYPE_WELL or PTYPE_WELL or SUBCUT edge is not allowed
9569 0 B10P1 : rpp1s_3 overlap rnw/rnw3/rdnwmv is not allowed
9574 0 W3P1 : Minimum rnp1#, rpp1# width = 0.42
9576 0 E1INP1 : Minimum NIMP extension beyond rnp1# = 0.18
9579 0 E1IPP1 : Minimum PIMP extension beyond rpp1# or rpp1s# = 0.18
9581 0 S1INP1 : Minimum NIMP spacing to rpp1# or rpp1s# = 0.26
9582 0 S1IPP1 : Minimum PIMP spacing to rnp1# = 0.26
9583 0 B1HR : HRES overlap of DIFF is not allowed
9584 0 B2HR : NIMP overlap of rnp1h# (resistor body) is not allowed
9585 0 B3HR : PIMP overlap of HRES is not allowed
9586 0 B4HR : POLY1 crossing HRES edge is not allowed
9587 0 B6HR : NIMP crossing HRES edge is not allowed
9588 0 B7HR : MET1 overlap of rnp1h# (resistor body) is not allowed
9591 0 B10HR : rnp1h_3 crossing NTYPE_WELL or PTYPE_WELL or SUBCUT edge is not allowed
9593 0 B11HR : rnp1h_3 overlap rnw/rnw3/rdnwmv is not allowed
9594 0 W1HR : Minimum HRES width = 0.44
9595 0 W2HR : Minimum rnp1h# width = 0.42
9598 0 W3HR : Minimum rnp1h# length = 5.0
9600 0 S1HR : Minimum HRES spacing/notch = 0.44
9601 0 S1HRDF : Minimum HRES spacing to DIFF = 0.32
9602 0 S1HRP1 : Minimum HRES spacing to POLY1 = 0.32
9603 0 S1HRIN : Minimum HRES spacing to NIMP = 0.44
9604 0 S1HRIP : Minimum HRES spacing to PIMP = 0.44
9606 0 E1HRP1 : Minimum HRES enclosure of POLY1 = 0.18
9610 0 E2INP1 : Minimum NIMP extension beyond POLY1 = 0.18
9611 0 S2INP1 : Minimum NIMP (in SBLK) spacing to rnp1h# = 0.18
9612 0 B5HR : rnp1h# terminal without NIMP is not allowed
9613 0 A1MR : Minimum MRES area < 0.3844
9614 0 B1MR : MRES overlap of DIFF is not allowed
9615 0 B2MR : MRES without SBLK is not allowed
9616 0 B3MR : MRES overlap of NIMP or PIMP is not allowed
9617 0 W1MR : Minimum MRES width = 0.44
9619 0 S1MR : Minimum MRES spacing / notch = 0.44
9620 0 S1MRDF : Minimum MRES spacing to DIFF = 0.32
9621 0 S1MRP1 : Minimum MRES spacing to POLY1 = 0.32
9622 0 B4MR : HRES overlap of MRES is not allowed
9625 0 B6MR : rpp1k1_3 crossing NTYPE_WELL or PTYPE_WELL or SUBCUT edge is not allowed
9627 0 B7MR : rpp1k1_3 overlap of rnw/rnw3/rdnwmv is not allowed
9633 0 W16P1 : Minimum rpp1k1# width = 0.42
9637 0 E1MRP1 : Minimum MRES extension beyond rpp1k1# = 0.18
9647 0 E1SBMR : Fixed SBLK extension beyond MRES in direction of POLY1 = 0.22
9651 0 E2IPP1 : Minimum PIMP extension beyond rpp1k1_ext = 0.18
9652 0 E2IPP1 : Minimum PIMP extension beyond rpp1k1_ext = 0.18
9654 0 S3INP1 : Minimum NIMP spacing to rpp1k1# or rpp1k1_ext = 0.26
9655 0 N_CT : Predefined area must not have CONT
9666 0 B2P1 : pfuse overlap of MET1, MET2, MET3, MET4, METTP or METTPL is not allowed
9668 0 B3P1 : pfuse overlap of SBLK or DIFF is not allowed
9671 0 B4P1 : pfuse without NIMP and BLKALL is not allowed
9681 0 E1NWP1 : Fixed NWELL enclosure of pfuse = 1.7
9683 0 E1BAP1 : Minimum BLKALL enclosure of pfuse = 1.7
9686 0 E3INP1 : Minimum NIMP enclosure of POLY1 = 0.3
9689 0 S1DFP1 : Minimum DIFF spacing to pfuse = 2.0
9690 0 S2SBP1 : Minimum SBLK spacing to pfuse = 2.0
9691 0 S2P1 : Minimum POLY1 spacing to pfuse = 2.0
9692 0 S1M1P1 : Minimum MET1 spacing to pfuse = 0.8
9693 0 S1M2P1 : Minimum MET2 spacing to pfuse = 0.8
9694 0 S1M3P1 : Minimum MET3 spacing to pfuse = 1.7
9695 0 S1MTP1 : Minimum METTP spacing to pfuse = 1.7
9696 0 S1M4P1 : Minimum MET4 spacing to pfuse = 1.7
9697 0 S1MLP1 : Minimum METTPL spacing to pfuse = 1.7
9698 0 B4DF : Check for dsb usage
9700 0 B11P1 : dpol body must be a rectangle
9705 0 W12P1 : Minimum dpol width = 1.0
9706 0 W13P1 : Maximum dpol width = 200.0
9710 0 W14P1 : Fixed (SBLK and POLY1) length between NIMP and PIMP regions = 0.85
9717 0 B12P1 : dpol body (oversized by 1.5um) overlap of DIFF is not allowed
9734 0 B13P1 : dpol body (oversized by 1.0um) overlap of MET1, MET2, MET3, MET4, METTP or METTPL is not allowed
9735 0 B14P1 : dpol body (oversized by 1.0um) without BLKALL is not allowed
9738 0 E3IPP1 : Minimum PIMP extension beyond POLY1 = 0.18
9740 0 E3INP1 : Minimum NIMP extension beyond POLY1 = 0.18
9745 0 O1INSB : Fixed SBLK overlap of (POLY1 and NIMP) = 1.0
9750 0 O1IPSB : Fixed SBLK overlap of (POLY1 and PIMP) = 1.0
9758 0 W2NW : Minimum rnw,rnw3 width = 2.0
9760 0 B1NW : NW_VERIFY overlap of DIFF is not allowed
9761 0 B2NW : NW_VERIFY overlap of DNWELL or DNWELLMV is not allowed
9762 0 B3GH : HVGOX overlap of rnw is not allowed
9770 0 W2WM : Minimum rdnwmv width = 2.0
9773 0 B4WM : DNWMV_VERIFY overlap of NWELL, DNWELL or HVNWELL is not allowed
9774 0 B5WM : DNWMV_VERIFY overlap of DIFF is not allowed
9776 0 B9WM : DNWMV_VERIFY overlap of ISOPW, DEPL, SCI, HVPWELL, PDF or PDD is not allowed
9777 0 B4GH : HVGOX overlap of rdnwmv is not allowed
9778 0 B5WD : qnva inside DNWELL is not allowed
9779 0 B4MV : MV overlap of qnva is not allowed
9780 0 B5DF : Check for qnvb usage
9781 0 B6DF : Check for qnvc usage
9782 0 B6WD : qnvb inside DNWELL is not allowed
9784 0 B5MV : MV overlap of qnvb is not allowed
9785 0 B8WD : qnvba inside DNWELL is not allowed
9787 0 B6MV : MV overlap of qnvba is not allowed
9788 0 B7WD : qnvc inside DNWELL is not allowed
9789 0 B9WD : qnvca inside DNWELL is not allowed
9792 0 E1MVWM : Minimum MV enclosure of DNWELLMV = 0.6
9825 0 Predefined area must have SBLK
9826 0 Predefined area must not have SBLK
9852 0 W5GA : Minimum GATE length = 2.9
9857 0 W6GA : Minimum GATE width = 2.5
9858 0 S3HNHP : Fixed HVNWELL spacing to HVPWELL of GATE = 0.5
9870 0 S3HNHP : Fixed HVNWELL spacing to HVPWELL of GATE = 0.5
9899 0 S4HNHP : Fixed HVNWELL spacing to HVPWELL (except channel region) = 1.75
9907 0 S4HNHP : Fixed HVNWELL spacing to HVPWELL (except channel region) = 1.75
9909 0 S4HNHP : Fixed HVNWELL spacing to HVPWELL (except channel region) = 1.75
9925 0 S1DPGA : Maximum PDIFF spacing to GATE (at channel end) = 2.6
9927 0 E2PBHN : Minimum PWBLK enclosure of HVNWELL = 1.75
9928 0 S2HPHN : Fixed HVPWELL spacing to HVNWELL of GATE = 0.8
9940 0 S2HPHN : Fixed HVPWELL spacing to HVNWELL of GATE = 0.8
9969 0 S3HPHN : Minimum HVPWELL spacing to HVNWELL (except channel region) = 2.6
9986 0 S1DNGA : Maximum NDIFF spacing to GATE (at channel end) = 3.3
9988 0 E1HNGA : Minimum HVNWELL extension beyond GATE = 2.7
9989 0 S3HPDN : Minimum SOURCE / DRAIN HVPWELL spacing to NDIFF = 2.6
9992 0 S4DF : Fixed SOURCE / DRAIN-EDGE-STI length = 0.6
10004 0 S4DF : Fixed SOURCE / DRAIN-EDGE-STI length = 0.6
10005 0 S5DF : Fixed SOURCE / DRAIN-EDGE-STI length = 0.6
10017 0 S5DF : Fixed SOURCE / DRAIN-EDGE-STI length = 0.6
10018 0 O1HNGA : Fixed HVNWELL overlap of GATE = 0.2
10022 0 O1HNGA : Fixed HVNWELL overlap of GATE = 0.2
10023 0 O1HPGA : Fixed HVPWELL overlap of GATE = 0.2
10027 0 O1HPGA : Fixed HVPWELL overlap of GATE = 0.2
10028 0 S1P1DN : Minimum POLY1 spacing to SOURCE / DRAIN NDIFF = 0.3
10030 0 E1P1DN : Minimum POLY1 extension beyond GATE = 0.3
10031 0 S1P1DP : Minimum POLY1 spacing to SOURCE / DRAIN PDIFF = 0.3
10033 0 E1P1DP : Minimum POLY1 extension beyond GATE = 0.3
10035 0 B1DNGH : NDIFF without HVGOX is not allowed
10037 0 B1DPGH : PDIFF without HVGOX is not allowed
10039 0 B3WM : pmma inside DNWELLMV is not allowed
10042 0 W10GA : Minimum linear cell width = 5.0
10045 0 W9GA : Fixed CHANNEL length = 0.94
10048 0 W10GA : Minimum linear cell width = 5.0
10052 0 W7GA : Fixed CHANNEL length = 0.65
10056 0 W11GA : Fixed CHANNEL length = 1.25
10058 0 W8GA : Minimum linear cell width = 5.0
10060 0 W8GA : Minimum linear cell width = 5.0
10063 0 N_HW : Predefined area must not have HNW
10066 0 N_WD : Predefined area must not have DNWELL
10069 0 N_WM : Predefined area must not have DNWELLMV
10072 0 N_HN : Predefined area must not have HVNWELL
10075 0 N_HP : Predefined area must not have HVPWELL
10078 0 N_ND : Predefined area must not have NDF
10081 0 N_DL : Predefined area must not have DEPL
10084 0 M_NW : Predefined area must have NWELL
10087 0 N_NW : Predefined area must not have NWELL
10088 0 N_NW : Predefined area must not have NWELL
10092 0 M_PB : Predefined area must have PWBLK
10100 0 N_PB : Predefined area must not have PWBLK
10103 0 M_PB : Predefined area must have MV
10104 0 M_DF : Predefined area must have DIFF
10105 0 M_DN : Predefined area must have NDIFF
10115 0 N_DN : Predefined area must not have NDIFF
10116 0 M_DP : Predefined area must have PDIFF
10126 0 N_DP : Predefined area must not have PDIFF
10137 0 M_P1 : Predefined area must have POLY1
10152 0 N_P1 : Predefined area must not have POLY1
10154 0 M_IN : Predefined area must have NIMP
10155 0 N_IN : Predefined area must not have NIMP
10157 0 M_IP : Predefined area must have PIMP
10158 0 N_IP : Predefined area must not have PIMP
10162 0 M_SB : Predefined area must have SBLK
10170 0 N_SB : Predefined area must not have SBLK
10173 0 N_SB : Predefined area must not have SBLK
10174 0 M_UV : Predefined area must have UVWIN
10178 0 N_UV : Predefined area must not have UVWIN
10179 0 N_OA : Predefined area must not have ANODOP
10182 0 N_GH : Predefined area must not have HVGOX
10185 0 N_LV : Predefined area must not have LVT
10188 0 N_SV : Predefined area must not have SVT
10191 0 N_UL : Predefined area must not have ULN
10194 0 N_LD : Predefined area must not have LNDEV
10197 0 N_NU : Predefined area must not have BNIMP
10198 0 N_HL : Predefined area must not have HVDEPL
10201 0 N_M1 : Predefined area must not have MET1
10203 0 M_M2 : Predefined area must have MET2
10208 0 N_M2 : Predefined area must not have MET2
10209 0 N_M3 : Predefined area must not have MET3
10383 0 M_HW : Predefined area must have HNW
10385 0 N_HW : Predefined area must not have HNW
10386 0 M_HN : Predefined area must have HVNWELL
10388 0 N_HN : Predefined area must not have HVNWELL
10390 0 G_HP : Predefined geometry of HVPWELL violated
10391 0 M_HP : Predefined area must have HVPWELL
10393 0 N_HP : Predefined area must not have HVPWELL
10394 0 N_ND : Predefined area must not have NDF
10395 0 N_HL : Predefined area must not have HVDEPL
10396 0 M_DN : Predefined area must have NDIFF
10398 0 N_DN : Predefined area must not have NDIFF
10399 0 M_DP : Predefined area must have PDIFF
10401 0 N_DP : Predefined area must not have PDIFF
10402 0 M_SB : Predefined area must have SBLK
10404 0 N_SB : Predefined area must not have SBLK
10405 0 B1YD : DIFFDUMMY overlap of DIFF is not allowed
10406 0 B2YD : DIFFDUMMY overlap of NIMP or PIMP is not allowed
10407 0 B3YD : DIFFDUMMY overlap of CONT is not allowed
10408 0 B5YD : DIFFDUMMY overlap of SBLK is not allowed
10409 0 B6YD : DIFFDUMMY overlap of HVDEPL is not allowed
10410 0 B7YD : DIFFDUMMY overlap of PHODEF is not allowed
10411 0 W1YD : Minimum DIFFDUMMY width = 0.4
10413 0 S1YD : Minimum DIFFDUMMY spacing/notch = 0.5
10414 0 S1YDDF : Minimum DIFFDUMMY spacing to DIFF = 3.0
10415 0 S1YDIN : Minimum DIFFDUMMY spacing to NIMP = 0.3
10416 0 S1YDIP : Minimum DIFFDUMMY spacing to PIMP = 0.3
10417 0 S1YDP1 : Minimum DIFFDUMMY spacing to POLY1 = 3.0
10418 0 S1YDSB : Minimum DIFFDUMMY spacing to SBLK = 3.0
10419 0 S1YDHL : Minimum DIFFDUMMY spacing to HVDEPL = 5.0
10420 0 S1YDWD : Minimum DIFFDUMMY spacing to DNWELL = 10.0
10421 0 S1YDHW : Minimum DIFFDUMMY spacing to HNW = 10.0
10422 0 S1YDWM : Minimum DIFFDUMMY spacing to DNWELLMV = 5.0
10423 0 S1YDPI : Minimum DIFFDUMMY spacing to PW4DMY = 5.0
10424 0 S1YDNW : Minimum DIFFDUMMY spacing to NW4DMY = 5.0
10426 0 E1YDWD : Minimum DNWELL enclosure of DIFFDUMMY = 10.0
10428 0 E1YDHW : Minimum HNW enclosure of DIFFDUMMY = 10.0
10430 0 E1YDWM : Minimum DNWELLMV enclosure of DIFFDUMMY = 5.0
10432 0 E1YDPI : Minimum PW4DMY enclosure of DIFFDUMMY = 5.0
10434 0 E1YDNW : Minimum NW4DMY enclosure of DIFFDUMMY = 5.0
10435 0 S10YD : Minimum DIFFDUMMY spacing to LOCKED = 3.6
10436 0 S11YD : Minimum DIFFDUMMY spacing to LOCKED1 = 3.6
10437 0 S12YD : Minimum DIFFDUMMY spacing to LOCKED2 = 3.6
10438 0 S13YD : Minimum DIFFDUMMY spacing to LOCKED3 = 3.6
10439 0 S14YD : Minimum DIFFDUMMY spacing to LOCKED4 = 3.6
10440 0 A1YD : Minimum DIFFDUMMY area = 1.2
10442 0 B1YP : Only rectangular P1DUMMY is allowed
10443 0 B2YP : P1DUMMY overlap of POLY1 is not allowed
10444 0 B3YP : P1DUMMY overlap of CONT is not allowed
10445 0 B5YP : P1DUMMY overlap of SBLK is not allowed
10447 0 B6YP : P1DUMMY overlap of MRES or HRES is not allowed
10448 0 B7YP : P1DUMMY overlap of HVDEPL is not allowed
10449 0 B8YP : P1DUMMY overlap of PHODEF is not allowed
10450 0 W1YP : Minimum P1DUMMY width = 1.0
10452 0 S1YP : Minimum P1DUMMY spacing = 1.0
10453 0 S1YPP1 : Minimum P1DUMMY spacing to POLY1 = 3.0
10454 0 S1YPDF : Minimum P1DUMMY spacing to DIFF = 3.0
10455 0 S1YPYD : Minimum P1DUMMY spacing to DIFFDUMMY = 0.4
10456 0 S1YPSB : Minimum P1DUMMY spacing to SBLK = 3.0
10457 0 S1YPHL : Minimum P1DUMMY spacing to HVDEPL = 5.0
10458 0 S1YPWD : Minimum P1DUMMY spacing to DNWELL = 10.0
10459 0 S1YPHW : Minimum P1DUMMY spacing to HNW = 10.0
10460 0 S1YPWM : Minimum P1DUMMY spacing to DNWELLMV = 5.0
10461 0 S1YPPI : Minimum P1DUMMY spacing to PW4DMY = 5.0
10462 0 S1YPNW : Minimum P1DUMMY spacing to NW4DMY = 5.0
10464 0 E1YPWD : Minimum DNWELL enclosure of P1DUMMY = 10.0
10466 0 E1YPHW : Minimum HNW enclosure of P1DUMMY = 10.0
10468 0 E1YPWM : Minimum DNWELLMV enclosure of P1DUMMY = 5.0
10470 0 E1YPPI : Minimum PW4DMY enclosure of P1DUMMY = 5.0
10472 0 E1YPNW : Minimum NW4DMY enclosure of P1DUMMY = 5.0
10473 0 S10YP : Minimum P1DUMMY spacing to LOCKED = 3.6
10474 0 S11YP : Minimum P1DUMMY spacing to LOCKED1 = 3.6
10475 0 S12YP : Minimum P1DUMMY spacing to LOCKED2 = 3.6
10476 0 S13YP : Minimum P1DUMMY spacing to LOCKED3 = 3.6
10477 0 S14YP : Minimum P1DUMMY spacing to LOCKED4 = 3.6
10479 0 B1Y1 : Only rectangular M1DUMMY is allowed
10480 0 B2Y1 : M1DUMMY overlap of MET1 is not allowed
10482 0 B3Y1 : M1DUMMY overlap of CONT or VIA1 is not allowed
10483 0 B4Y1 : M1DUMMY overlap of HRES is not allowed
10484 0 W1Y1 : Minimum M1DUMMY width = 2.0
10485 0 W2Y1 : Maximum M1DUMMY edge length = 20.0
10487 0 S1Y1 : Minimum M1DUMMY spacing = 2.0
10488 0 S1Y1M1 : Minimum M1DUMMY spacing to MET1 = 4.0
10489 0 S10Y1 : Minimum M1DUMMY spacing to LOCKED = 4.0
10490 0 S11Y1 : Minimum M1DUMMY spacing to LOCKED1 = 4.0
10491 0 S12Y1 : Minimum M1DUMMY spacing to LOCKED2 = 4.0
10492 0 S13Y1 : Minimum M1DUMMY spacing to LOCKED3 = 4.0
10493 0 S14Y1 : Minimum M1DUMMY spacing to LOCKED4 = 4.0
10494 0 S1Y1HR : Minimum M1DUMMY spacing to HRES = 5.0
10496 0 B1Y2 : Only rectangular M2DUMMY is allowed
10497 0 B2Y2 : M2DUMMY overlap of MET2 is not allowed
10498 0 B3Y2V1 : M2DUMMY overlap of VIA1 is not allowed
10499 0 B3Y2V2 : M2DUMMY overlap of VIA2 is not allowed
10500 0 W1Y2 : Minimum M2DUMMY width = 2.0
10501 0 W2Y2 : Maximum M2DUMMY edge length = 20.0
10503 0 S1Y2 : Minimum M2DUMMY spacing = 2.0
10504 0 S1Y2M2 : Minimum M2DUMMY spacing to MET2 = 4.0
10505 0 S10Y2 : Minimum M2DUMMY spacing to LOCKED = 4.0
10506 0 S11Y2 : Minimum M2DUMMY spacing to LOCKED1 = 4.0
10507 0 S12Y2 : Minimum M2DUMMY spacing to LOCKED2 = 4.0
10508 0 S13Y2 : Minimum M2DUMMY spacing to LOCKED3 = 4.0
10509 0 S14Y2 : Minimum M2DUMMY spacing to LOCKED4 = 4.0
10511 0 B1Y3 : Only rectangular M3DUMMY is allowed
10512 0 B2Y3 : M3DUMMY overlap of MET3 is not allowed
10513 0 B3Y3V2 : M3DUMMY overlap of VIA2 is not allowed
10514 0 B3Y3V3 : M3DUMMY overlap of VIA3 is not allowed
10515 0 W1Y3 : Minimum M3DUMMY width = 2.0
10516 0 W2Y3 : Maximum M3DUMMY edge length = 20.0
10518 0 S1Y3 : Minimum M3DUMMY spacing = 2.0
10519 0 S1Y3M3 : Minimum M3DUMMY spacing to MET3 = 4.0
10520 0 S10Y3 : Minimum M3DUMMY spacing to LOCKED = 4.0
10521 0 S11Y3 : Minimum M3DUMMY spacing to LOCKED1 = 4.0
10522 0 S12Y3 : Minimum M3DUMMY spacing to LOCKED2 = 4.0
10523 0 S13Y3 : Minimum M3DUMMY spacing to LOCKED3 = 4.0
10525 0 B1Y4 : Only rectangular M4DUMMY is allowed
10526 0 B2Y4 : M4DUMMY overlap of MET4 is not allowed
10527 0 B3Y4V3 : M4DUMMY overlap of VIA3 is not allowed
10528 0 B3Y4VT : M4DUMMY overlap of VIATP is not allowed
10529 0 W1Y4 : Minimum M4DUMMY width = 2.0
10530 0 W2Y4 : Maximum M4DUMMY edge length = 20.0
10532 0 S1Y4 : Minimum M4DUMMY spacing = 2.0
10533 0 S1Y4M4 : Minimum M4DUMMY spacing to MET4 = 4.0
10534 0 S10Y4 : Minimum M4DUMMY spacing to LOCKED = 4.0
10535 0 S11Y4 : Minimum M4DUMMY spacing to LOCKED1 = 4.0
10536 0 S12Y4 : Minimum M4DUMMY spacing to LOCKED2 = 4.0
10538 0 B1YT : Only rectangular MTPDUMMY is allowed
10539 0 B2YT : MTPDUMMY overlap of METTP is not allowed
10540 0 B3YTVT : MTPDUMMY overlap of VIATP is not allowed
10541 0 B3YTVL : MTPDUMMY overlap of VIATPL is not allowed
10542 0 W1YT : Minimum MTPDUMMY width = 2.0
10543 0 W2YT : Maximum MTPDUMMY edge length = 20.0
10545 0 S1YT : Minimum MTPDUMMY spacing = 2.0
10546 0 S1YTMT : Minimum MTPDUMMY spacing to METTP = 2.0
10547 0 S1YTPA : Minimum MTPDUMMY spacing to PAD = 5.0
10548 0 S10YT : Minimum MTPDUMMY spacing to LOCKED = 2.0
10549 0 S11YT : Minimum MTPDUMMY spacing to LOCKED1 = 2.0
10551 0 B1YL : Only rectangular MTPLDUMMY is allowed
10552 0 B2YL : MTPLDUMMY overlap of METTPL is not allowed
10553 0 B3YLVL : MTPLDUMMY overlap of VIATPL is not allowed
10554 0 W1YL : Minimum MTPLDUMMY width = 5.0
10555 0 W2YL : Maximum MTPLDUMMY edge length = 20.0
10557 0 S1YL : Minimum MTPLDUMMY spacing = 5.0
10558 0 S1YLML : Minimum MTPLDUMMY spacing to METTPL = 5.0
10559 0 S10YL : Minimum MTPLDUMMY spacing to LOCKED = 5.0
11028 0 Q1M1 : Resistor terminal net without VLABEL
11030 0 Q1M1 : Resistor terminal net without VLABEL
11035 0 Q1M1 : Resistor terminal net without VLABEL
11040 0 Q1M1 : Resistor terminal net without VLABEL
11044 0 Q1P1 : Resistor terminal net without VLABEL
11047 0 Q1M1 : Resistor terminal net without VLABEL
11050 0 Q1M2 : Resistor terminal net without VLABEL
11053 0 Q1M3 : Resistor terminal net without VLABEL
11056 0 Q1M4 : Resistor terminal net without VLABEL
11059 0 Q1MT : Resistor terminal net without VLABEL
11062 0 Q1ML : Resistor terminal net without VLABEL
11073 0 S3P1 : Minimum POLY1 spacing for different voltage class = 0.5
11088 0 S5P1DF : Minimum POLY1 spacing to DIFF for different voltage class = 0.5
11105 0 S4M1 : Minimum MET1 spacing for different voltage class = 0.38
11121 0 S4M2 : Minimum MET2 spacing for different voltage class = 0.4
11137 0 S4M3 : Minimum MET3 spacing for different voltage class = 0.4
11153 0 S4M4 : Minimum MET4 spacing for different voltage class = 0.4
11169 0 S4MT : Minimum MTP spacing for different voltage class = 0.5
11171 0 PWBLK not multiple 45 degrees
11173 0 PAD not multiple 45 degrees
11175 0 DIFF not multiple 45 degrees
11177 0 PIMP not multiple 45 degrees
11179 0 NIMP not multiple 45 degrees
11181 0 SBLK not multiple 45 degrees
11183 0 NWELL not multiple 45 degrees
11185 0 DNWELL not multiple 45 degrees
11187 0 DNWELLMV not multiple 45 degrees
11189 0 MV not multiple 45 degrees
11191 0 CONT not multiple 45 degrees
11193 0 POLY1 not multiple 45 degrees
11196 0 MET1 not multiple 45 degrees
11199 0 MET2 not multiple 45 degrees
11201 0 M1HOLE not multiple 45 degrees
11203 0 M2HOLE not multiple 45 degrees
11206 0 MET3 not multiple 45 degrees
11208 0 M3HOLE not multiple 45 degrees
11210 0 VIA2 not multiple 45 degrees
11213 0 MET4 not multiple 45 degrees
11215 0 M4HOLE not multiple 45 degrees
11217 0 VIA3 not multiple 45 degrees
11220 0 METTPL not multiple 45 degrees
11222 0 VIATPL not multiple 45 degrees
11225 0 METTP not multiple 45 degrees
11227 0 MTHOLE not multiple 45 degrees
11229 0 VIATP not multiple 45 degrees
11231 0 VIA1 not multiple 45 degrees
11233 0 CM not multiple 45 degrees
11235 0 CM2 not multiple 45 degrees
11237 0 CM3 not multiple 45 degrees
11239 0 HVGOX not multiple 45 degrees
11241 0 HVPWELL not multiple 45 degrees
11243 0 HVNWELL not multiple 45 degrees
11245 0 DEPL not multiple 45 degrees
11247 0 ISOPW not multiple 45 degrees
11249 0 PDD not multiple 45 degrees
11251 0 SCI not multiple 45 degrees
11253 0 HRES not multiple 45 degrees
11255 0 NOPIM not multiple 45 degrees
11257 0 DNC not multiple 45 degrees
11259 0 DPC not multiple 45 degrees
11261 0 HNW not multiple 45 degrees
11263 0 NDF not multiple 45 degrees
11265 0 PDF not multiple 45 degrees
11267 0 MRES not multiple 45 degrees
11269 0 LVT not multiple 45 degrees
11271 0 HVDEPL not multiple 45 degrees
11273 0 CAPMH not multiple 45 degrees
11275 0 CAPMH2 not multiple 45 degrees
11277 0 CAPMH3 not multiple 45 degrees
11279 0 CAPM23F not multiple 45 degrees
11281 0 CAPMH23F not multiple 45 degrees
11283 0 CAPM34F not multiple 45 degrees
11285 0 CAPMH34F not multiple 45 degrees
11287 0 UVWIN not multiple 45 degrees
11289 0 ANODOP not multiple 45 degrees
11291 0 CATDOP not multiple 45 degrees
11293 0 LNDEV not multiple 45 degrees
11295 0 AML not multiple 45 degrees
11297 0 ULN not multiple 45 degrees
11299 0 BNIMP not multiple 45 degrees
11301 0 SVT not multiple 45 degrees
11303 0 POLY1 pin without POLY1 drawing
11305 0 MET1 pin without MET1 drawing
11307 0 MET2 pin without MET2 drawing
11309 0 MET3 pin without MET3 drawing
11311 0 MET4 pin without MET4 drawing
11313 0 METTP pin without METTP drawing
11315 0 METTPL pin without METTPL drawing
11332 0   BDLOCK : Any structure over LOCKED (ALL) or LOCKED (boundary) is not allowed
11333 0   BDLOCK : Any structure over LOCKED (ALL) or LOCKED (boundary) is not allowed
11334 0   BDLOCK : Any structure over LOCKED (ALL) or LOCKED (boundary) is not allowed
11335 0   BDLOCK : Any structure over LOCKED (ALL) or LOCKED (boundary)is not allowed
11336 0   BDLOCK : Any structure over LOCKED (ALL) or LOCKED (boundary) is not allowed
11338 0   B1LOCK : Any structure over LOCKED (LOCKED1) or LOCKED1 (boundary) is not allowed
11339 0   B1LOCK : Any structure over LOCKED (LOCKED1) or LOCKED1 (boundary) is not allowed
11340 0   B1LOCK : Any structure over LOCKED (LOCKED1) or LOCKED1 (boundary) is not allowed
11341 0   B1LOCK : Any structure over LOCKED (LOCKED1) or LOCKED1 (boundary) is not allowed
11343 0   B2LOCK : Any structure over LOCKED (LOCKED2) or LOCKED2 (boundary) is not allowed
11344 0   B2LOCK : Any structure over LOCKED (LOCKED2) or LOCKED2 (boundary) is not allowed
11345 0   B2LOCK : Any structure over LOCKED (LOCKED2) or LOCKED2 (boundary) is not allowed
11347 0   B3LOCK : Any structure over LOCKED (LOCKED3) or LOCKED3 (boundary) is not allowed
11348 0   B3LOCK : Any structure over LOCKED (LOCKED3) or LOCKED3 (boundary) is not allowed
11350 0   B4LOCK : Any structure over LOCKED (LOCKED4) or LOCKED4 (boundary) is not allowed
11351 0 BDXF : Not allowed to be used by customers
11359 0 BDNC : Not allowed to be used by customers
11360 0 BDPC : Not allowed to be used by customers
11361 0 BDDF : Not allowed to be used by customers
11362 0 BDP1 : Not allowed to be used by customers
11376 0 ant_pfox_gate: R2P1 : Maximum ratio of POLY1 area to connected GATE area = 200
11377 0 ant_pfox_poly: R2P1 : Maximum ratio of POLY1 area to connected GATE area = 200
11378 0 ant_contR_gate: R1CT : Maximum ratio of CONT area to connected GATE area = 10
11379 0 ant_contR_cont: R1CT : Maximum ratio of CONT area to connected GATE area = 10
11382 0 ant_met1_gate: R2M1P1 : Maximum ratio of MET1 area to connected GATE area = 400
11383 0 ant_met1_met1: R2M1P1 : Maximum ratio of MET1 area to connected GATE area = 400
11384 0 ant_via1R_gate: R1V1 : Maximum ratio of VIA1 area to connected GATE area = 20
11385 0 ant_via1R_via1: R1V1 : Maximum ratio of VIA1 area to connected GATE area = 20
11388 0 ant_met2_gate: R2M2P1 : Maximum ratio of MET2 area to connected GATE area = 400
11389 0 ant_met2_met2: R2M2P1 : Maximum ratio of MET2 area to connected GATE area = 400
11390 0 ant_via2R_gate: R1V2 : Maximum ratio of VIA2 area to connected GATE area = 20
11391 0 ant_via2R_via2: R1V2 : Maximum ratio of VIA2 area to connected GATE area = 20
11394 0 ant_met3_gate: R2M3P1 : Maximum ratio of MET3 area to connected GATE area = 400
11395 0 ant_met3_met3: R2M3P1 : Maximum ratio of MET3 area to connected GATE area = 400
11396 0 ant_via3R_gate: R1V3 : Maximum ratio of VIA3 area to connected GATE area = 20
11397 0 ant_via3R_via3: R1V3 : Maximum ratio of VIA3 area to connected GATE area = 20
11400 0 ant_met4_gate: R2M4P1 : Maximum ratio of MET4 area to connected GATE area = 400
11401 0 ant_met4_met4: R2M4P1 : Maximum ratio of MET4 area to connected GATE area = 400
11402 0 ant_vtpR_gate: R1VT : Maximum ratio of VIATP area to connected GATE area = 20
11403 0 ant_vtpR_vtp: R1VT : Maximum ratio of VIATP area to connected GATE area = 20
11406 0 ant_mtp_gate: R2MTP1 : Maximum ratio of METTP area to connected GATE area = 400
11407 0 ant_mtp_mtp: R2MTP1 : Maximum ratio of METTP area to connected GATE area = 400
11408 0 ant_vtplR_gate: R1VL : Maximum ratio of VIATPL area to connected GATE area = 20
11409 0 ant_vtplR_vtpl: R1VL : Maximum ratio of VIATPL area to connected GATE area = 20
11411 0 ant_mtpl_gate: R2MLP1 : Maximum ratio of METTPL area to connected GATE area = 200
11412 0 ant_mtpl_mtpl: R2MLP1 : Maximum ratio of METTPL area to connected GATE area = 200
