// Seed: 1787174786
module module_0;
  reg id_1;
  parameter id_2 = 1'b0;
  wor id_3 = id_2, id_4 = 1;
  always #1 id_1 <= id_1;
  supply0 id_5 = -1, id_6;
  assign id_5 = id_5, id_2 = -1;
  wire id_7;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    output logic id_0,
    input  logic id_1,
    output uwire id_2,
    input  tri1  id_3,
    input  wand  id_4,
    input  tri1  id_5
);
  assign id_2 = | -1'b0;
  wor id_7, id_8, id_9;
  supply1 id_10;
  always id_0 <= {id_1{1}};
  id_11 :
  assert property (@(posedge 1'b0 or posedge -1'd0) -1) id_0 <= 1'b0;
  wand id_12;
  assign id_10 = -1;
  assign id_7  = -1'b0;
  module_0 modCall_1 ();
  assign modCall_1.type_9 = 0;
  assign id_11 = id_11;
  assign id_10 = id_12;
endmodule
