// Seed: 4094586814
module module_0;
  assign id_1 = id_1;
  id_2 :
  assert property (@(id_2 or 1 != id_1) id_1) #1 id_2 <= id_1;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input tri id_2
    , id_8,
    output wire id_3,
    input wand id_4,
    output wire id_5,
    output wire id_6
);
  integer id_9, id_10;
  wire id_11;
  assign id_3 = 1;
  or primCall (id_1, id_10, id_11, id_2, id_4, id_8, id_9);
  assign id_1 = 1;
  assign id_3 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  id_12(
      .id_0((id_11) - 1)
  );
  assign id_9 = id_8;
  supply1 id_13, id_14, id_15 = 1, id_16;
endmodule
