                         Chronologic VCS (TM)
         Version M-2017.03_Full64 -- Thu Oct 25 19:25:20 2018
               Copyright (c) 1991-2017 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '/home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/verilog/sc9_cmos10lpe_base_hvt.v'
Parsing design file './ccs0101_tb.v'
Parsing included file './ccs0101_header.v'.
Back to file './ccs0101_tb.v'.
Parsing included file './ccs0101_tasks.v'.
Back to file './ccs0101_tb.v'.
Parsing design file './pad_model.v'
Parsing design file './padring_tb.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/ccs0101/rtl/ccs0101_define.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/chiplib/rtl/chiplib.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/ccs0101/rtl/ccs0101.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/padring/rtl/padring.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/padring/rtl/rgo_csm65_25v33_50.v'

Warning-[CDNYI] Compiler directive not yet implemented
/home/projects/vlsi/ccs0101/design/modules/padring/rtl/rgo_csm65_25v33_50.v, 65
  Compiler directive <`nounconnected_drive> is not yet implemented.
  Ignored.

Parsing design file '/home/projects/vlsi/ccs0101/design/modules/chip_core/rtl/chip_core.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/uartm/rtl/uartm.v'
Parsing included file '/home/projects/vlsi/ccs0101/design/modules/uartm/rtl/uartm_params.v'.
Back to file '/home/projects/vlsi/ccs0101/design/modules/uartm/rtl/uartm.v'.
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/uartm/rtl/uartm_ahb.v'
Parsing included file '/home/projects/vlsi/ccs0101/design/modules/uartm/rtl/uartm_params.v'.
Back to file '/home/projects/vlsi/ccs0101/design/modules/uartm/rtl/uartm_ahb.v'.
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/uartm/rtl/uartm_rx.v'
Parsing included file '/home/projects/vlsi/ccs0101/design/modules/uartm/rtl/uartm_params.v'.
Back to file '/home/projects/vlsi/ccs0101/design/modules/uartm/rtl/uartm_rx.v'.
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/uartm/rtl/uartm_tx.v'
Parsing included file '/home/projects/vlsi/ccs0101/design/modules/uartm/rtl/uartm_params.v'.
Back to file '/home/projects/vlsi/ccs0101/design/modules/uartm/rtl/uartm_tx.v'.
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/gpcfg/rtl/gpcfg_rd.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/gpcfg/rtl/gpcfg_rd_wr.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/gpcfg/rtl/gpcfg_rd_wr_p.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/gpcfg/rtl/hw_rng_fsm.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/gpcfg/rtl/gpcfg.v'
Parsing included file '/home/projects/vlsi/ccs0101/design/modules/gpcfg/rtl/gpcfg_addr_params.v'.
Back to file '/home/projects/vlsi/ccs0101/design/modules/gpcfg/rtl/gpcfg.v'.
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/crypto_lib/rtl/bin_ext_gcd.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/gpcfg/rtl/mod_exp.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/crypto_lib/rtl/mod_mul_il.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/crypto_lib/rtl/montgomery_from_conv.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/crypto_lib/rtl/montgomery_mul.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/crypto_lib/rtl/montgomery_to_conv.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/crypto_lib/rtl/random_num_gen.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/crypto_lib/rtl/trng.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/crypto_lib/rtl/trng_wrap.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/crypto_lib/rtl/vn_corrector.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/ahb_ic/rtl/ahb_ic.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/gpio/rtl/gpio.v'
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/uarts/rtl/uarts.v'
Parsing included file '/home/projects/vlsi/ccs0101/design/modules/uarts/rtl/uarts_params.v'.
Back to file '/home/projects/vlsi/ccs0101/design/modules/uarts/rtl/uarts.v'.
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/uarts/rtl/uarts_tx.v'
Parsing included file '/home/projects/vlsi/ccs0101/design/modules/uarts/rtl/uarts_params.v'.
Back to file '/home/projects/vlsi/ccs0101/design/modules/uarts/rtl/uarts_tx.v'.
Parsing design file '/home/projects/vlsi/ccs0101/design/modules/uarts/rtl/uarts_rx.v'
Parsing included file '/home/projects/vlsi/ccs0101/design/modules/uarts/rtl/uarts_params.v'.
Back to file '/home/projects/vlsi/ccs0101/design/modules/uarts/rtl/uarts_rx.v'.
CPU time: .714 seconds to compile
