$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $var wire 4 , wxyz_i [3:0] $end
  $var wire 1 - f $end
  $scope module circuit $end
   $var wire 4 , wxyz_i [3:0] $end
   $var wire 1 - f $end
   $var wire 1 # pr1 $end
   $var wire 1 $ pr2 $end
   $var wire 1 % pr3 $end
   $scope module s1 $end
    $var wire 1 . a $end
    $var wire 1 / b $end
    $var wire 1 0 c $end
    $var wire 1 # d $end
    $var wire 1 & tmp1 $end
    $var wire 1 ' tmp2 $end
    $var wire 1 # tmp3 $end
   $upscope $end
   $scope module s2 $end
    $var wire 1 / a $end
    $var wire 1 0 b $end
    $var wire 1 1 c $end
    $var wire 1 $ d $end
    $var wire 1 ( tmp1 $end
    $var wire 1 ) tmp2 $end
    $var wire 1 $ tmp3 $end
   $upscope $end
   $scope module s3 $end
    $var wire 1 0 a $end
    $var wire 1 1 b $end
    $var wire 1 . c $end
    $var wire 1 % d $end
    $var wire 1 * tmp1 $end
    $var wire 1 + tmp2 $end
    $var wire 1 % tmp3 $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
1'
0(
1)
0*
1+
b0000 ,
0-
0.
0/
00
01
#1
1%
1&
0'
b0001 ,
1-
1.
#2
0%
1(
0)
b0010 ,
0-
0.
1/
#3
1%
b0011 ,
1-
1.
#4
1#
0%
0&
1'
1*
0+
b0100 ,
0.
0/
10
#5
0#
1&
0'
b0101 ,
0-
1.
#6
b0110 ,
0.
1/
#7
b0111 ,
1.
#8
1$
0&
1'
0(
1)
b1000 ,
1-
0.
0/
00
11
#9
1&
0'
b1001 ,
1.
#10
0$
1(
0)
b1010 ,
0-
0.
1/
#11
b1011 ,
1.
#12
1#
0&
1'
b1100 ,
1-
0.
0/
10
#13
0#
1&
0'
b1101 ,
0-
1.
#14
b1110 ,
0.
1/
#15
b1111 ,
1.
#18
