abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 398191779
[109168] is replaced by [113076] with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit result/c5315_1_0_2443_47.5.blif
time = 9078833 us
--------------- round 2 ---------------
seed = 2233731061
[116526] is replaced by [112733] with inverter with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit result/c5315_2_0_2432_47.5.blif
time = 17463206 us
--------------- round 3 ---------------
seed = 3775610510
[108980] is replaced by [112698] with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit result/c5315_3_0_2429_47.5.blif
time = 25636341 us
--------------- round 4 ---------------
seed = 835073684
[117729] is replaced by [112845] with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit result/c5315_4_0_2426_47.5.blif
time = 33763575 us
--------------- round 5 ---------------
seed = 2614528209
[108950] is replaced by [112912] with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit result/c5315_5_0_2424_47.5.blif
time = 41894047 us
--------------- round 6 ---------------
seed = 3364849978
[108949] is replaced by [112897] with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit result/c5315_6_0_2421_47.5.blif
time = 50019665 us
--------------- round 7 ---------------
seed = 4178214167
[113125] is replaced by [176607] with inverter with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 958
output circuit result/c5315_7_0_2419_47.5.blif
time = 58120587 us
--------------- round 8 ---------------
seed = 1491689961
[117053] is replaced by [112609] with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit result/c5315_8_0_2417_47.5.blif
time = 66235195 us
--------------- round 9 ---------------
seed = 2181219017
[108957] is replaced by 308 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit result/c5315_9_0_2415_47.5.blif
time = 74352534 us
--------------- round 10 ---------------
seed = 2546683593
[108952] is replaced by 341 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit result/c5315_10_0_2413_47.5.blif
time = 82481839 us
--------------- round 11 ---------------
seed = 1073518368
[108978] is replaced by 324 with estimated error 0
error = 0
area = 2411
delay = 47.5
#gates = 954
output circuit result/c5315_11_0_2411_47.5.blif
time = 90530076 us
--------------- round 12 ---------------
seed = 3867486006
[108953] is replaced by 316 with estimated error 0
error = 0
area = 2409
delay = 47.5
#gates = 953
output circuit result/c5315_12_0_2409_47.5.blif
time = 98608510 us
--------------- round 13 ---------------
seed = 3955358258
[109012] is replaced by 218 with estimated error 0
error = 0
area = 2407
delay = 47.5
#gates = 952
output circuit result/c5315_13_0_2407_47.5.blif
time = 106632768 us
--------------- round 14 ---------------
seed = 778043803
[108970] is replaced by 218 with estimated error 0
error = 0
area = 2405
delay = 47.5
#gates = 951
output circuit result/c5315_14_0_2405_47.5.blif
time = 114659340 us
--------------- round 15 ---------------
seed = 3111181259
[108972] is replaced by 210 with estimated error 0
error = 0
area = 2403
delay = 47.5
#gates = 950
output circuit result/c5315_15_0_2403_47.5.blif
time = 122680305 us
--------------- round 16 ---------------
seed = 3118219300
[108968] is replaced by 234 with estimated error 0
error = 0
area = 2401
delay = 47.5
#gates = 949
output circuit result/c5315_16_0_2401_47.5.blif
time = 130707970 us
--------------- round 17 ---------------
seed = 2006239501
[108956] is replaced by 351 with estimated error 0
error = 0
area = 2399
delay = 47.5
#gates = 948
output circuit result/c5315_17_0_2399_47.5.blif
time = 138740235 us
--------------- round 18 ---------------
seed = 3531299822
[108973] is replaced by 206 with estimated error 0
error = 0
area = 2397
delay = 47.5
#gates = 947
output circuit result/c5315_18_0_2397_47.5.blif
time = 146806341 us
--------------- round 19 ---------------
seed = 2381488521
[108976] is replaced by 257 with estimated error 0
error = 0
area = 2395
delay = 47.5
#gates = 946
output circuit result/c5315_19_0_2395_47.5.blif
time = 154849275 us
--------------- round 20 ---------------
seed = 3722302121
[108960] is replaced by 226 with estimated error 0
error = 0
area = 2393
delay = 47.5
#gates = 945
output circuit result/c5315_20_0_2393_47.5.blif
time = 162853728 us
--------------- round 21 ---------------
seed = 3906727801
[108962] is replaced by 281 with estimated error 0
error = 0
area = 2391
delay = 47.5
#gates = 944
output circuit result/c5315_21_0_2391_47.5.blif
time = 170826122 us
--------------- round 22 ---------------
seed = 266728145
[108964] is replaced by 265 with estimated error 0
error = 0
area = 2389
delay = 47.5
#gates = 943
output circuit result/c5315_22_0_2389_47.5.blif
time = 178759820 us
--------------- round 23 ---------------
seed = 1289526827
[108966] is replaced by 273 with estimated error 0
error = 0
area = 2387
delay = 47.5
#gates = 942
output circuit result/c5315_23_0_2387_47.5.blif
time = 186703900 us
--------------- round 24 ---------------
seed = 296363913
[117019] is replaced by 566 with inverter with estimated error 0
error = 0
area = 2386
delay = 47.5
#gates = 942
output circuit result/c5315_24_0_2386_47.5.blif
time = 194613844 us
--------------- round 25 ---------------
seed = 4048482364
[109005] is replaced by 351 with estimated error 0
error = 0
area = 2384
delay = 47.5
#gates = 941
output circuit result/c5315_25_0_2384_47.5.blif
time = 202586946 us
--------------- round 26 ---------------
seed = 412178017
[115243] is replaced by [112733] with estimated error 0
error = 0
area = 2383
delay = 47.5
#gates = 940
output circuit result/c5315_26_0_2383_47.5.blif
time = 210518494 us
--------------- round 27 ---------------
seed = 4121862161
[115837] is replaced by [112629] with estimated error 0
error = 0
area = 2382
delay = 47.5
#gates = 939
output circuit result/c5315_27_0_2382_47.5.blif
time = 218406731 us
--------------- round 28 ---------------
seed = 3503156296
[117015] is replaced by 583 with inverter with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit result/c5315_28_0_2381_47.4.blif
time = 226281294 us
--------------- round 29 ---------------
seed = 1708573209
[112877] is replaced by [116403] with estimated error 0.00103
error = 0.00103
area = 2371
delay = 47.4
#gates = 935
output circuit result/c5315_29_0.00103_2371_47.4.blif
time = 234161880 us
--------------- round 30 ---------------
seed = 262657227
[112894] is replaced by [116408] with estimated error 0.00211
error = 0.00211
area = 2362
delay = 47.4
#gates = 932
output circuit result/c5315_30_0.00211_2362_47.4.blif
time = 242013078 us
--------------- round 31 ---------------
seed = 4281998231
7703 is replaced by zero with estimated error 0.0043
error = 0.0043
area = 2351
delay = 47.4
#gates = 928
output circuit result/c5315_31_0.0043_2351_47.4.blif
time = 249769659 us
--------------- round 32 ---------------
seed = 3566394116
[112878] is replaced by [117801] with inverter with estimated error 0.00492
error = 0.00492
area = 2346
delay = 47.4
#gates = 927
output circuit result/c5315_32_0.00492_2346_47.4.blif
time = 257416604 us
--------------- round 33 ---------------
seed = 3364922088
exceed error bound
