INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 19:09:23 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.506ns  (required time - arrival time)
  Source:                 n/startBuff/oehb1/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/storeQ/addrQ_0_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 1.169ns (16.021%)  route 6.128ns (83.979%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 5.456 - 4.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4594, unset)         1.396     1.396    n/startBuff/oehb1/clk
    SLICE_X39Y193        FDCE                                         r  n/startBuff/oehb1/data_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y193        FDCE (Prop_fdce_C_Q)         0.246     1.642 f  n/startBuff/oehb1/data_reg_reg[7]/Q
                         net (fo=7, routed)           0.571     2.213    n/startBuff/oehb1/Q[7]
    SLICE_X38Y194        LUT2 (Prop_lut2_I1_O)        0.156     2.369 r  n/startBuff/oehb1/i__i_37/O
                         net (fo=1, routed)           0.000     2.369    n/startBuff/oehb1/i__i_37_n_0
    SLICE_X38Y194        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     2.585 r  n/startBuff/oehb1/i__i_24/CO[3]
                         net (fo=1, routed)           0.000     2.585    n/startBuff/oehb1/i__i_24_n_0
    SLICE_X38Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.645 r  n/startBuff/oehb1/i__i_15/CO[3]
                         net (fo=1, routed)           0.000     2.645    n/startBuff/oehb1/i__i_15_n_0
    SLICE_X38Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.705 r  n/startBuff/oehb1/i__i_6/CO[3]
                         net (fo=1, routed)           0.000     2.705    n/startBuff/oehb1/i__i_6_n_0
    SLICE_X38Y197        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.765 f  n/startBuff/oehb1/i__i_2__2/CO[3]
                         net (fo=58, routed)          0.620     3.385    forkC_9/generateBlocks[4].regblock/dataOutArray[0][0]
    SLICE_X41Y198        LUT6 (Prop_lut6_I4_O)        0.053     3.438 f  forkC_9/generateBlocks[4].regblock/full_reg_i_2__23/O
                         net (fo=4, routed)           0.355     3.793    forkC_19/generateBlocks[0].regblock/phiC_0_validArray_0
    SLICE_X41Y197        LUT5 (Prop_lut5_I2_O)        0.053     3.846 f  forkC_19/generateBlocks[0].regblock/full_reg_i_2__7/O
                         net (fo=5, routed)           0.552     4.398    forkC_19/generateBlocks[0].regblock/branchC_2_pValidArray_0
    SLICE_X50Y197        LUT5 (Prop_lut5_I0_O)        0.053     4.451 f  forkC_19/generateBlocks[0].regblock/full_reg_i_2__5/O
                         net (fo=4, routed)           0.354     4.805    forkC_20/generateBlocks[0].regblock/phiC_2_validArray_0
    SLICE_X51Y195        LUT6 (Prop_lut6_I3_O)        0.053     4.858 f  forkC_20/generateBlocks[0].regblock/full_reg_i_3__2/O
                         net (fo=5, routed)           1.032     5.890    c_LSQ_A/loadQ/phiC_3_validArray_0
    SLICE_X72Y180        LUT3 (Prop_lut3_I1_O)        0.053     5.943 f  c_LSQ_A/loadQ/tail[3]_i_3/O
                         net (fo=159, routed)         0.929     6.872    c_LSQ_A/storeQ/offsetQ_2_reg[1]_0
    SLICE_X73Y175        LUT5 (Prop_lut5_I0_O)        0.053     6.925 f  c_LSQ_A/storeQ/offsetQ_0[3]_i_1__0/O
                         net (fo=8, routed)           0.557     7.482    c_LSQ_A/storeQ/initBits_0
    SLICE_X72Y180        LUT6 (Prop_lut6_I5_O)        0.053     7.535 r  c_LSQ_A/storeQ/addrQ_0[31]_i_1/O
                         net (fo=32, routed)          1.158     8.693    c_LSQ_A/storeQ/addrQ_0
    SLICE_X79Y200        FDRE                                         r  c_LSQ_A/storeQ/addrQ_0_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4594, unset)         1.456     5.456    c_LSQ_A/storeQ/clk
    SLICE_X79Y200        FDRE                                         r  c_LSQ_A/storeQ/addrQ_0_reg[30]/C
                         clock pessimism              0.010     5.466    
                         clock uncertainty           -0.035     5.431    
    SLICE_X79Y200        FDRE (Setup_fdre_C_CE)      -0.244     5.187    c_LSQ_A/storeQ/addrQ_0_reg[30]
  -------------------------------------------------------------------
                         required time                          5.187    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                 -3.506    




