<!DOCTYPE HTML>
<html lang="en">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>Yuchen Tang</title>
    <!----Gonna Keep it, Indeed his work---->
    <meta name="author" content="Jon Barron">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <link rel="stylesheet" type="text/css" href="stylesheet.css">
    
  </head>

  <body>
    <table style="width:100%;max-width:800px;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
      <tr style="padding:0px">
        <td style="padding:0px">
          <!----Breif Bio---->
          <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
            <tr style="padding:0px">
              <td style="padding:2.5%;width:63%;vertical-align:middle">
                <p class="name" style="text-align: center;">
                  Yuchen Tang
                </p>
                <p>I'm a pursuing a M.S. degree in Computer Engineering, here at Stony Brook University. Prior to that, I spent 2 years working at Huawei as an Operating Engineer, researching into tiered memory systems.</a>
                </p>
                  I will be applying to 2026 Fall PhD programs, if you are interested in me, please let me know!
                <p>
                  </a>.
                </p>
                <p style="text-align:center">
                  <a href="mailto:yuchen.tang.1@stonybrook.edu">Email</a> &nbsp;/&nbsp;
                  <a href="data/Yuchen_Tang_Resume.pdf">Resume</a> &nbsp;/&nbsp;
                  <a href="data/Yuchen_Tang_Bio.txt">Bio</a> &nbsp;/&nbsp;
                  <a href="https://www.linkedin.com/in/yuchen-tang-b49a37190/">LinkedIn</a> &nbsp;/&nbsp;
                  <a href="https://github.com/twicy/">Github</a>
                </p>
              </td>
              <td style="padding:2.5%;width:37%;max-width:37%">
                <a href="images/photo.jpg"><img style="width:50%;max-width:100%;object-fit: cover; border-radius: 50%;" alt="profile photo" src="images/photo.jpg" class="hoverZoomLink"></a>
              </td>
            </tr>
          </tbody></table>

          <!----Experience---->
          <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
            <tr>
            <td style="padding:16px;width:100%;vertical-align:middle">
              <h2>Experience</h2>
              <!----Experience.exp1---->
              <div style="float: left"><b>Huawei Technologies Co., Ltd.</b></div><div style="float: right">Operating System Engineer</div>
              <br>
              Hangzhou, China, 2022.09 - 2024.09
              <br>
              <ul>
                <li>Increased RDMA scalability and performance by optimizing OpenUCX, an RDMA communication middle-ware</li>
                <li>Enlarged memory nodes for Huawei's Taishan servers, using FPGA-based CXL 1.1 devices</li>
                <li>Optimized Huawei's tiered memory system manager, etmem, using PEBS sampling, together with other features</li>
              </ul>
              <!----Experience.exp2---->
              <div style="float: left"><b>Wonders Information Co., Ltd.</b></div><div style="float: right">Data warehouse maintenance(Internship)</div>
              <br>
              Shanghai, China, 2021.05 - 2021.08
              <br>
              <ul>
                <li>Composed a Python script that parses text and updates the results to Apache Hive databases accordingly</li>
              </ul>
            </td>
            </tr>
          </tbody></table>
          <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>

          <!----Selected Projects---->
          <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
            <tr>
            <td style="padding:16px;width:100%;vertical-align:middle">
              <h2>Selected Projects</h2>
              <p>
                I'm interested in Operating Systems, Compute Express Link (CXL) and RDMA.
              </p>
            </td>
            </tr>
          </tbody></table>
          <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>

          <!----Selected Projects.Project 1---->
          <tr onmouseout="r2r_stop()" onmouseover="r2r_start()">
            <td style="padding:16px;width:20%;vertical-align:middle">
              <div class="one">
                <img src='images/placeholder.png' width=100%>
              </div>
            </td>
            <td style="padding:8px;width:80%;vertical-align:middle">
              <span class="papertitle">Ethernet Network Driver Development for AMD AXI FPGA</span>
              <br>
              Stony Brook University, Advisor: <a href="https://compas.cs.stonybrook.edu/~mferdman/">Prof. Michael Ferdman</a>, 2024.10 - 2025.1
              <br>
              <ul>
                <li>Implement both packet transmission and reception logic from scratch, 900+ lines of kernel code</li>
                <li>Manipulate two ring buffers of hardware descriptors to ensure safe and complete DMA operations</li>
                <li>Support multi-fragment packet transmission and NAPI-based polling (under construction)</li>
                <li>50% performance boost compared to last generation</li>
              </ul>
            </td>

          </tr>

          <!----Selected Projects.Project 2---->
          <tr onmouseout="r2r_stop()" onmouseover="r2r_start()">
            <td style="padding:16px;width:20%;vertical-align:middle">
              <div class="one">
                <img src='images/placeholder.png' width=100%>
              </div>
            </td>
            <td style="padding:8px;width:80%;vertical-align:middle">
              <span class="papertitle">RDMA communication middle-ware (openUCX) optimization</span>

              <br>
              Huawei Technologies Co., Ltd, Advisor: <a href="https://scholar.google.com/citations?user=6vf_uwYAAAAJ&hl=en&oi=ao">Dr. Yunfei Du</a>, <a href="https://orcid.org/0000-0003-2678-9225">Dr. Yuxin Ren</a>, 2023.10 - 2024.05
              <br>
              <ul>
                <li>Helped implementing XRC service type, efficiently bringing down QP numbers thus increasing RDMA scalability.</li>
                <li>Helped resolving the Head-of-Line blocking problem with message slicing and finer credibility-based priority mechanism.</li>
                <li>Evaluated our implementation based on both micro-benchmarks and real world applications.</li>
              </ul>
            </td>
          </tr>

          <!----Selected Projects.Project 3---->
          <tr onmouseout="r2r_stop()" onmouseover="r2r_start()">
            <td style="padding:16px;width:20%;vertical-align:middle">
              <div class="one">
                <img src='images/placeholder.png' width=100%>
              </div>
            </td>
            <td style="padding:8px;width:80%;vertical-align:middle">
              <span class="papertitle">Memory node expansion using FPGA-based CXL 1.1 devices</span>

              <br>
              Huawei Technologies Co., Ltd, 2023.04 - 2023.12
              <br>
              <ul>
                <li>Observed the frequent page ping-pong caused by original, coarse-grained access bit checking method.</li>
                <li>Developed a substitute kernel module that listens to fine-grained hardware access counter results.</li>
              </ul>
            </td>
          </tr>
          
          <!----Selected Projects.Project 4---->
          <tr onmouseout="r2r_stop()" onmouseover="r2r_start()">
            <td style="padding:16px;width:20%;vertical-align:middle">
              <div class="one">
                <img src='images/placeholder.png' width=100%>
              </div>
            </td>
            <td style="padding:8px;width:80%;vertical-align:middle">
              <span class="papertitle">Tiered Memory System Manager Optimization</span>

              <br>
              Huawei Technologies Co., Ltd, 2022.12 - 2023.04
              <br>
              <ul>
                <li>The company's tiered memory system, <a href="https://github.com/openeuler-mirror/etmem/blob/master/README-en.md">etmem</a>, identifies cold and hot pages and migrates them between tiers of memory to best exploit fast memory for performance and slow memory for capacity.</li>
                <li>Replaced CPU consuming and time costly page table scanning with PEBS sampling.</li>
              </ul>
            </td>
          </tr>

        <!----Credit---->
        </tbody></table>
        <table style="width:100%;border:0px;border-spacing:0px;border-collapse:separate;margin-right:auto;margin-left:auto;"><tbody>
          <tr>
            <td style="padding:0px">
              <br>
              <p style="text-align:right;font-size:small;">
                This website is built using the source code from <a href="https://jonbarron.info/">Jon Barron's public academic website</a>.
              </p>
            </td>
          </tr>
        </tbody></table>
          
  </body>
</html>
