Loading plugins phase: Elapsed time ==> 0s.774ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\cypress\TalkingClock\Talking_Clock.cydsn\Talking_Clock.cyprj -d CY8C4A45LQI-483 -s C:\cypress\TalkingClock\Talking_Clock.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0061: information: Info from component: VDAC_Synth. The UAB_VDAC_v1_10 component (VDAC_Synth) is a prototype component. It has not been tested to production quality and care should be taken if used in a shipping product.
 * C:\cypress\TalkingClock\Talking_Clock.cydsn\TopDesign\TopDesign.cysch (Instance:VDAC_Synth)

ADD: pft.M0074: information: A (re)build is required to use the analog device editor. Unable to load the necessary information from the cyfit file. Partial/wrong data will be displayed until this has been resolved.
 * C:\cypress\TalkingClock\Talking_Clock.cydsn\Talking_Clock.cydwr ()

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 7s.187ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.312ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Talking_Clock.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\cypress\TalkingClock\Talking_Clock.cydsn\Talking_Clock.cyprj -dcpsoc3 Talking_Clock.v -verilog
======================================================================

======================================================================
Compiling:  Talking_Clock.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\cypress\TalkingClock\Talking_Clock.cydsn\Talking_Clock.cyprj -dcpsoc3 Talking_Clock.v -verilog
======================================================================

======================================================================
Compiling:  Talking_Clock.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\cypress\TalkingClock\Talking_Clock.cydsn\Talking_Clock.cyprj -dcpsoc3 -verilog Talking_Clock.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Feb 20 16:21:33 2017


======================================================================
Compiling:  Talking_Clock.v
Program  :   vpp
Options  :    -yv2 -q10 Talking_Clock.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Feb 20 16:21:33 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Talking_Clock.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Talking_Clock.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\cypress\TalkingClock\Talking_Clock.cydsn\Talking_Clock.cyprj -dcpsoc3 -verilog Talking_Clock.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Feb 20 16:21:33 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\cypress\TalkingClock\Talking_Clock.cydsn\codegentemp\Talking_Clock.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\cypress\TalkingClock\Talking_Clock.cydsn\codegentemp\Talking_Clock.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Talking_Clock.v (line 1208, col 24):  Warning: (W460) 't_fvalid' unassigned in module 'Scan_ADC_v1_20_8'.
tovif:  Talking_Clock.v:  Warning: (W5120) Attempt to connect scalar net 'Net_864' with a formal 't_chid' of size 4. Some bits of the formal 't_chid' will be left unconnected.
tovif:  Talking_Clock.v:  Warning: (W5120) Attempt to connect scalar net 'Net_866' with a formal 't_da' of size 12. Some bits of the formal 't_da' will be left unconnected.

tovif:  No errors.  3 warnings.


======================================================================
Compiling:  Talking_Clock.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\cypress\TalkingClock\Talking_Clock.cydsn\Talking_Clock.cyprj -dcpsoc3 -verilog Talking_Clock.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Feb 20 16:21:34 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\cypress\TalkingClock\Talking_Clock.cydsn\codegentemp\Talking_Clock.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\cypress\TalkingClock\Talking_Clock.cydsn\codegentemp\Talking_Clock.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\VDAC_Synth:Net_36\
	\VDAC_Synth:Net_32\
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_222
	Net_223
	Net_232
	Net_233
	Net_234
	Net_235
	Net_236
	Net_237
	Net_238
	\CapSense:Net_147\
	\CapSense:Net_146\
	\ADC:Net_448\
	\ADC:Net_446\
	\ADC:Net_1002\
	\ADC:Net_1009\
	\ADC:Net_1003\
	\ADC:Net_1007\
	\ADC:Net_991\
	\ADC:Net_987\
	\ADC:Net_993\
	\ADC:Net_986\


Deleted 27 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \VDAC_Synth:Net_539\ to \VDAC_Synth:Net_541\
Aliasing \VDAC_Synth:mi\ to \VDAC_Synth:Net_541\
Aliasing \VDAC_Synth:strobe\ to \VDAC_Synth:Net_541\
Aliasing zero to \VDAC_Synth:Net_541\
Aliasing one to tmpOE__Pin_Synth_Out_net_0
Aliasing \Timer_Synth:Net_75\ to \VDAC_Synth:Net_541\
Aliasing \Timer_Synth:Net_69\ to tmpOE__Pin_Synth_Out_net_0
Aliasing \Timer_Synth:Net_66\ to \VDAC_Synth:Net_541\
Aliasing \Timer_Synth:Net_82\ to \VDAC_Synth:Net_541\
Aliasing \Timer_Synth:Net_72\ to \VDAC_Synth:Net_541\
Aliasing \UART:select_s_wire\ to \VDAC_Synth:Net_541\
Aliasing \UART:sclk_s_wire\ to \VDAC_Synth:Net_541\
Aliasing \UART:mosi_s_wire\ to \VDAC_Synth:Net_541\
Aliasing \UART:miso_m_wire\ to \VDAC_Synth:Net_541\
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__Pin_Synth_Out_net_0
Aliasing \UART:tmpOE__rx_net_0\ to tmpOE__Pin_Synth_Out_net_0
Aliasing \UART:cts_wire\ to \VDAC_Synth:Net_541\
Aliasing \CapSense:Net_95\ to \VDAC_Synth:Net_541\
Aliasing \CapSense:Net_94\ to \VDAC_Synth:Net_541\
Aliasing \CapSense:Net_93\ to \VDAC_Synth:Net_541\
Aliasing \CapSense:Net_92\ to \VDAC_Synth:Net_541\
Aliasing \CapSense:tmpOE__Sns_net_0\ to tmpOE__Pin_Synth_Out_net_0
Aliasing \CapSense:Net_57\ to \VDAC_Synth:Net_541\
Aliasing \CapSense:Net_56\ to \VDAC_Synth:Net_541\
Aliasing \CapSense:Net_55\ to \VDAC_Synth:Net_541\
Aliasing \CapSense:Net_54\ to \VDAC_Synth:Net_541\
Aliasing \CapSense:Net_44\ to \VDAC_Synth:Net_541\
Aliasing \CapSense:Net_46\ to \VDAC_Synth:Net_541\
Aliasing \CapSense:Net_47\ to \VDAC_Synth:Net_541\
Aliasing \CapSense:Net_48\ to \VDAC_Synth:Net_541\
Aliasing \CapSense:tmpOE__Cmod_net_0\ to tmpOE__Pin_Synth_Out_net_0
Aliasing tmpOE__Pin_Vlow_net_0 to tmpOE__Pin_Synth_Out_net_0
Aliasing tmpOE__Pin_Vtherm_net_0 to tmpOE__Pin_Synth_Out_net_0
Aliasing tmpOE__Pin_Vhi_net_0 to tmpOE__Pin_Synth_Out_net_0
Aliasing tmpOE__Pin_Vref_net_0 to tmpOE__Pin_Synth_Out_net_0
Aliasing \ADC:Net_410\ to \VDAC_Synth:Net_541\
Aliasing \ADC:st_sel_1\ to \VDAC_Synth:Net_541\
Aliasing \ADC:st_sel_0\ to \VDAC_Synth:Net_541\
Aliasing \ADC:Net_412\ to \VDAC_Synth:Net_541\
Aliasing \ADC:Net_413\ to \VDAC_Synth:Net_541\
Aliasing \ADC:Net_414\ to \VDAC_Synth:Net_541\
Aliasing \ADC:Net_416\ to \VDAC_Synth:Net_541\
Aliasing \ADC:Net_431\ to \VDAC_Synth:Net_541\
Removing Lhs of wire \VDAC_Synth:Net_478\[20] = \VDAC_Synth:Net_30\[19]
Removing Lhs of wire \VDAC_Synth:Net_539\[22] = \VDAC_Synth:Net_541\[21]
Removing Lhs of wire \VDAC_Synth:mi\[26] = \VDAC_Synth:Net_541\[21]
Removing Lhs of wire \VDAC_Synth:strobe\[27] = \VDAC_Synth:Net_541\[21]
Removing Rhs of wire zero[47] = \VDAC_Synth:Net_541\[21]
Removing Lhs of wire one[51] = tmpOE__Pin_Synth_Out_net_0[46]
Removing Lhs of wire \Timer_Synth:Net_81\[54] = Net_142[1]
Removing Lhs of wire \Timer_Synth:Net_75\[55] = zero[47]
Removing Lhs of wire \Timer_Synth:Net_69\[56] = tmpOE__Pin_Synth_Out_net_0[46]
Removing Lhs of wire \Timer_Synth:Net_66\[57] = zero[47]
Removing Lhs of wire \Timer_Synth:Net_82\[58] = zero[47]
Removing Lhs of wire \Timer_Synth:Net_72\[59] = zero[47]
Removing Lhs of wire \UART:select_s_wire\[69] = zero[47]
Removing Rhs of wire \UART:rx_wire\[70] = \UART:Net_1268\[71]
Removing Lhs of wire \UART:Net_1170\[74] = \UART:Net_847\[68]
Removing Lhs of wire \UART:sclk_s_wire\[75] = zero[47]
Removing Lhs of wire \UART:mosi_s_wire\[76] = zero[47]
Removing Lhs of wire \UART:miso_m_wire\[77] = zero[47]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[79] = tmpOE__Pin_Synth_Out_net_0[46]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[90] = tmpOE__Pin_Synth_Out_net_0[46]
Removing Lhs of wire \UART:cts_wire\[94] = zero[47]
Removing Lhs of wire \CapSense:Net_95\[137] = zero[47]
Removing Lhs of wire \CapSense:Net_94\[138] = zero[47]
Removing Lhs of wire \CapSense:Net_93\[142] = zero[47]
Removing Lhs of wire \CapSense:Net_92\[161] = zero[47]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_0\[164] = tmpOE__Pin_Synth_Out_net_0[46]
Removing Lhs of wire \CapSense:Net_57\[172] = zero[47]
Removing Lhs of wire \CapSense:Net_56\[173] = zero[47]
Removing Lhs of wire \CapSense:Net_55\[174] = zero[47]
Removing Lhs of wire \CapSense:Net_54\[175] = zero[47]
Removing Lhs of wire \CapSense:Net_44\[177] = zero[47]
Removing Lhs of wire \CapSense:Net_46\[178] = zero[47]
Removing Lhs of wire \CapSense:Net_47\[179] = zero[47]
Removing Lhs of wire \CapSense:Net_48\[180] = zero[47]
Removing Lhs of wire \CapSense:tmpOE__Cmod_net_0\[182] = tmpOE__Pin_Synth_Out_net_0[46]
Removing Lhs of wire tmpOE__Pin_Vlow_net_0[193] = tmpOE__Pin_Synth_Out_net_0[46]
Removing Lhs of wire tmpOE__Pin_Vtherm_net_0[201] = tmpOE__Pin_Synth_Out_net_0[46]
Removing Lhs of wire tmpOE__Pin_Vhi_net_0[209] = tmpOE__Pin_Synth_Out_net_0[46]
Removing Lhs of wire tmpOE__Pin_Vref_net_0[232] = tmpOE__Pin_Synth_Out_net_0[46]
Removing Rhs of wire \ADC:sarClock\[784] = \ADC:Net_428\[814]
Removing Lhs of wire \ADC:Net_410\[806] = zero[47]
Removing Lhs of wire \ADC:st_sel_1\[807] = zero[47]
Removing Lhs of wire \ADC:st_sel_0\[808] = zero[47]
Removing Lhs of wire \ADC:Net_412\[809] = zero[47]
Removing Lhs of wire \ADC:Net_413\[810] = zero[47]
Removing Lhs of wire \ADC:Net_414\[811] = zero[47]
Removing Lhs of wire \ADC:Net_415\[812] = zero[47]
Removing Lhs of wire \ADC:Net_416\[813] = zero[47]
Removing Lhs of wire \ADC:Net_431\[815] = zero[47]

------------------------------------------------------
Aliased 0 equations, 49 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\cypress\TalkingClock\Talking_Clock.cydsn\Talking_Clock.cyprj -dcpsoc3 Talking_Clock.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.859ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Monday, 20 February 2017 16:21:35
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\cypress\TalkingClock\Talking_Clock.cydsn\Talking_Clock.cyprj -d CY8C4A45LQI-483 Talking_Clock.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Alignment-Only Clock: Automatic-assigning  clock 'ADC_intUabClock'. Fanout=0
    Fixed Function Clock 3: Automatic-assigning  clock 'CapSense_ModClk'. Signal=\CapSense:Net_1423_ff3\
    Fixed Function Clock 12: Automatic-assigning  clock 'ADC_intSarClock'. Signal=\ADC:sarClock_ff12\
    Fixed Function Clock 0: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff0\
    Fixed Function Clock 4: Automatic-assigning  clock 'Clock_Synth'. Signal=Net_142_ff4
    Fixed Function Clock 13: Automatic-assigning  clock 'VDAC_Synth_internalClock'. Signal=\VDAC_Synth:Net_30_ff13\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_Synth_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Synth_Out(0)__PA ,
            analog_term => Net_103 ,
            pad => Pin_Synth_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(0)\
        Attributes:
            Alias: Proximity0_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(0)\__PA ,
            analog_term => \CapSense:Net_2\ ,
            pad => \CapSense:Sns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Cmod(0)\__PA ,
            analog_term => \CapSense:Net_314\ ,
            pad => \CapSense:Cmod(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_Vlow(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Vlow(0)__PA ,
            analog_term => Net_2401 ,
            annotation => Net_2388 ,
            pad => Pin_Vlow(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Vtherm(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Vtherm(0)__PA ,
            analog_term => Net_2400 ,
            annotation => Net_2390 ,
            pad => Pin_Vtherm(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Vhi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Vhi(0)__PA ,
            analog_term => Net_1856 ,
            annotation => Net_2391 ,
            pad => Pin_Vhi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Vref(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Vref(0)__PA ,
            analog_term => Net_1890 ,
            annotation => Net_2391 ,
            pad => Pin_Vref(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_Synth
        PORT MAP (
            dmareq => Net_219 ,
            termout => Net_97 );
        Properties:
        {
            priority = "10"
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_Synth
        PORT MAP (
            interrupt => Net_83 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:SCB_IRQ\
        PORT MAP (
            interrupt => Net_224 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_120\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_423\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Interrupts                    :    4 :   21 :   25 : 16.00 %
IO                            :   11 :   27 :   38 : 28.95 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    0 :    1 : 100.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    2 :    3 : 33.33 %
DMA Channels                  :    1 :    7 :    8 : 12.50 %
Timer/Counter/PWM             :    1 :    7 :    8 : 12.50 %
Decimator                     :    0 :    2 :    2 :  0.00 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
Comparator/Opamp              :    2 :    2 :    4 : 50.00 %
Comparator                    :    1 :    0 :    1 : 100.00 %
UAB Channels                  :    1 :    1 :    2 : 50.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
Voltage References            :    2 :    2 :    4 : 50.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    2 :    0 :    2 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.031ms
Tech Mapping phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.2643195s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.562ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0659088 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_103 {
    p2_2
    PASS0_CTB0_A91
    PASS0_CTB0_oa0_vminus
  }
  Net: Net_1841 {
    PASS0_vref1
    PASS0_AROUTE0_CTB1_V11
    PASS0_ctb1_vref1
    PASS0_CTB1_A73
    PASS0_CTB1_oa1_vplus
  }
  Net: Net_1856 {
    p3_7
  }
  Net: Net_1890 {
    p1_3
    PASS0_CTB1_A92
    PASS0_CTB1_oa1_vminus
  }
  Net: Net_2400 {
    p3_5
  }
  Net: Net_2401 {
    p3_6
  }
  Net: \ADC:Net_1379\ {
    PASS0_vref0
    PASS0_AROUTE0_UAB0_V30
    PASS0_uab0_vref11
    PASS0_AROUTE0_UAB0_V20
    PASS0_uab0_vref10
  }
  Net: \ADC:Net_1448\ {
  }
  Net: \ADC:Net_331\ {
  }
  Net: \ADC:Net_408\ {
  }
  Net: \CapSense:Net_150\ {
  }
  Net: \CapSense:Net_2\ {
    CSD0_sense_internal
    swh_7
    sense0
    BYA
    amuxbusa_csd
    P0_P43
    p0_3
    P5_P40
    p5_0
    idac1_out
    IAIB
    idac0_out
    swhv_3
  }
  Net: \VDAC_Synth:Net_18\ {
  }
  Net: \VDAC_Synth:Net_468\ {
  }
  Net: \VDAC_Synth:Net_470\ {
  }
  Net: \VDAC_Synth:Net_471\ {
  }
  Net: \VDAC_Synth:Net_472\ {
  }
  Net: \VDAC_Synth:Net_493\ {
    PASS0_uab0_vout1
    PASS0_CTB0_A90
    PASS0_CTB0_oa0_vplus
  }
  Net: \ADC:muxoutPlus\ {
    PASS0_sarmux_vplus
    PASS0_AROUTE0_SMP_SRP
    PASS0_sar_vplus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A {
    PASS0_SARMUX0_sw7
    PASS0_SARMUX0_sw5
  }
  Net: \ADC:muxoutMinus\ {
    PASS0_sarmux_vminus
    PASS0_AROUTE0_SMM_SRM
    PASS0_sar_vminus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_B {
    PASS0_SARMUX0_sw13
    PASS0_SARMUX0_sw14
  }
}
Map of item to net {
  p2_2                                             -> Net_103
  PASS0_CTB0_A91                                   -> Net_103
  PASS0_CTB0_oa0_vminus                            -> Net_103
  PASS0_vref1                                      -> Net_1841
  PASS0_AROUTE0_CTB1_V11                           -> Net_1841
  PASS0_ctb1_vref1                                 -> Net_1841
  PASS0_CTB1_A73                                   -> Net_1841
  PASS0_CTB1_oa1_vplus                             -> Net_1841
  p3_7                                             -> Net_1856
  p1_3                                             -> Net_1890
  PASS0_CTB1_A92                                   -> Net_1890
  PASS0_CTB1_oa1_vminus                            -> Net_1890
  p3_5                                             -> Net_2400
  p3_6                                             -> Net_2401
  PASS0_vref0                                      -> \ADC:Net_1379\
  PASS0_AROUTE0_UAB0_V30                           -> \ADC:Net_1379\
  PASS0_uab0_vref11                                -> \ADC:Net_1379\
  PASS0_AROUTE0_UAB0_V20                           -> \ADC:Net_1379\
  PASS0_uab0_vref10                                -> \ADC:Net_1379\
  CSD0_sense_internal                              -> \CapSense:Net_2\
  swh_7                                            -> \CapSense:Net_2\
  sense0                                           -> \CapSense:Net_2\
  BYA                                              -> \CapSense:Net_2\
  amuxbusa_csd                                     -> \CapSense:Net_2\
  P0_P43                                           -> \CapSense:Net_2\
  p0_3                                             -> \CapSense:Net_2\
  P5_P40                                           -> \CapSense:Net_2\
  p5_0                                             -> \CapSense:Net_2\
  idac1_out                                        -> \CapSense:Net_2\
  IAIB                                             -> \CapSense:Net_2\
  idac0_out                                        -> \CapSense:Net_2\
  swhv_3                                           -> \CapSense:Net_2\
  PASS0_uab0_vout1                                 -> \VDAC_Synth:Net_493\
  PASS0_CTB0_A90                                   -> \VDAC_Synth:Net_493\
  PASS0_CTB0_oa0_vplus                             -> \VDAC_Synth:Net_493\
  PASS0_sarmux_vplus                               -> \ADC:muxoutPlus\
  PASS0_AROUTE0_SMP_SRP                            -> \ADC:muxoutPlus\
  PASS0_sar_vplus                                  -> \ADC:muxoutPlus\
  PASS0_SARMUX0_sw7                                -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw5                                -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_sarmux_vminus                              -> \ADC:muxoutMinus\
  PASS0_AROUTE0_SMM_SRM                            -> \ADC:muxoutMinus\
  PASS0_sar_vminus                                 -> \ADC:muxoutMinus\
  PASS0_SARMUX0_sw13                               -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
  PASS0_SARMUX0_sw14                               -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
}
Mux Info {
  Mux: \ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A {
     Mouth: \ADC:muxoutPlus\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1856
      Outer: PASS0_SARMUX0_sw7
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw7
        p3_7
      }
    }
    Arm: 1 {
      Net:   Net_2400
      Outer: PASS0_SARMUX0_sw5
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw5
        p3_5
      }
    }
  }
  Mux: \ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_B {
     Mouth: \ADC:muxoutMinus\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_2400
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 1 {
      Net:   Net_2401
      Outer: PASS0_SARMUX0_sw14
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw14
        p3_6
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =\UART:SCB_IRQ\
        PORT MAP (
            interrupt => Net_224 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_120\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_423\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr_Synth
        PORT MAP (
            interrupt => Net_83 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA_Synth
        PORT MAP (
            dmareq => Net_219 ,
            termout => Net_97 );
        Properties:
        {
            priority = "10"
        }
Port 0 contains the following IO cells:
[IoId=3]: 
Pin : Name = \CapSense:Sns(0)\
    Attributes:
        Alias: Proximity0_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(0)\__PA ,
        analog_term => \CapSense:Net_2\ ,
        pad => \CapSense:Sns(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=3]: 
Pin : Name = Pin_Vref(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Vref(0)__PA ,
        analog_term => Net_1890 ,
        annotation => Net_2391 ,
        pad => Pin_Vref(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_Synth_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Synth_Out(0)__PA ,
        analog_term => Net_103 ,
        pad => Pin_Synth_Out(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=5]: 
Pin : Name = Pin_Vtherm(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Vtherm(0)__PA ,
        analog_term => Net_2400 ,
        annotation => Net_2390 ,
        pad => Pin_Vtherm(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_Vlow(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Vlow(0)__PA ,
        analog_term => Net_2401 ,
        annotation => Net_2388 ,
        pad => Pin_Vlow(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Vhi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Vhi(0)__PA ,
        analog_term => Net_1856 ,
        annotation => Net_2391 ,
        pad => Pin_Vhi(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Cmod(0)\__PA ,
        analog_term => \CapSense:Net_2\ ,
        pad => \CapSense:Cmod(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            ff_div_3 => \CapSense:Net_1423_ff3\ ,
            ff_div_12 => \ADC:sarClock_ff12\ ,
            ff_div_0 => \UART:Net_847_ff0\ ,
            ff_div_4 => Net_142_ff4 ,
            ff_div_13 => \VDAC_Synth:Net_30_ff13\ );
        Properties:
        {
        }
Decimator group 0: empty
SPC group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =\ADC:vssa_kelvin_0\
        PORT MAP (
            vout => \ADC:Net_1405\ );
        Properties:
        {
            autoenable = 1
            guid = "27E55207-D708-4E0A-9CA9-208BEFB90B23"
            ignoresleep = 0
            name = "CY_INTERNAL_VSSA_KELVIN"
        }
WDT group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff0\ ,
            interrupt => Net_224 ,
            rx => \UART:rx_wire\ ,
            tx => \UART:tx_wire\ ,
            rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tx_req => Net_227 ,
            rx_req => Net_226 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CapSense group 0: 
    PSoC4 CapSense @ F(CSD,0): 
    p4csdcell: Name =\CapSense:CSD\
        PORT MAP (
            source => \CapSense:Net_2\ ,
            shield => \CapSense:Net_122\ ,
            csh => \CapSense:Net_84\ ,
            cmod => \CapSense:Net_86\ ,
            shield_pad => \CapSense:Net_15\ ,
            vref_ext => \CapSense:Net_150\ ,
            sense_out => \CapSense:Net_317\ ,
            sample_out => \CapSense:Net_316\ ,
            csh_tank_en => \CapSense:Net_323\ ,
            cmod_en => \CapSense:Net_322\ ,
            hscmp => \CapSense:Net_321\ ,
            sampling => \CapSense:Net_318\ ,
            adc_on => \CapSense:Net_319\ ,
            count_15 => \CapSense:Net_320_15\ ,
            count_14 => \CapSense:Net_320_14\ ,
            count_13 => \CapSense:Net_320_13\ ,
            count_12 => \CapSense:Net_320_12\ ,
            count_11 => \CapSense:Net_320_11\ ,
            count_10 => \CapSense:Net_320_10\ ,
            count_9 => \CapSense:Net_320_9\ ,
            count_8 => \CapSense:Net_320_8\ ,
            count_7 => \CapSense:Net_320_7\ ,
            count_6 => \CapSense:Net_320_6\ ,
            count_5 => \CapSense:Net_320_5\ ,
            count_4 => \CapSense:Net_320_4\ ,
            count_3 => \CapSense:Net_320_3\ ,
            count_2 => \CapSense:Net_320_2\ ,
            count_1 => \CapSense:Net_320_1\ ,
            count_0 => \CapSense:Net_320_0\ ,
            clk => \CapSense:Net_1423_ff3\ ,
            irq => \CapSense:Net_120\ );
        Properties:
        {
            adc_channel_count = 1
            cy_registers = ""
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            rx_count = 1
            sensors_count = 1
            shield_count = 1
            tx_count = 1
        }
7-bit IDAC group 0: 
    PSoC4 7-bit IDAC @ F(CSIDAC7,0): 
    p4csidacV2cell: Name =\CapSense:IDACMod\
        PORT MAP (
            iout => \CapSense:Net_2\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 0
        }
    PSoC4 7-bit IDAC @ F(CSIDAC7,1): 
    p4csidacV2cell: Name =\CapSense:IDACComp\
        PORT MAP (
            iout => \CapSense:Net_2\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 1
        }
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer_Synth:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_142_ff4 ,
            capture => zero ,
            count => tmpOE__Pin_Synth_Out_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_85 ,
            tr_overflow => Net_219 ,
            tr_compare_match => Net_86 ,
            line_out => Net_125 ,
            line_out_compl => Net_88 ,
            interrupt => Net_83 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: 
    PSoC4 Comparator/Opamp @ F(OA,0): 
    p4abufcell: Name =\VDAC_Synth:OUTBUFFER:cy_psoc4_abuf\
        PORT MAP (
            vplus => \VDAC_Synth:Net_493\ ,
            vminus => Net_103 ,
            vout1 => \VDAC_Synth:OUTBUFFER:Net_18\ ,
            vout10 => Net_103 ,
            ctb_dsi_comp => \VDAC_Synth:OUTBUFFER:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
    PSoC4 Comparator/Opamp @ F(OA,3): 
    p4abufcell: Name =\VrefBuffer:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_1841 ,
            vminus => Net_1890 ,
            vout1 => \VrefBuffer:Net_18\ ,
            vout10 => Net_1890 ,
            ctb_dsi_comp => \VrefBuffer:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
RSB group 0: empty
UAB Channels group 0: 
    PSoC4 UAB Channels @ F(HALFUAB,1): 
    p4halfuabcell: Name =\VDAC_Synth:UAB:halfuab\
        PORT MAP (
            x0 => \VDAC_Synth:Net_468\ ,
            x1 => \VDAC_Synth:Net_470\ ,
            x2 => \VDAC_Synth:Net_471\ ,
            x3 => \VDAC_Synth:Net_472\ ,
            ref => \ADC:Net_1379\ ,
            agnd => \ADC:Net_1379\ ,
            vout => \VDAC_Synth:Net_493\ ,
            couple => \VDAC_Synth:Net_18\ ,
            clock => \VDAC_Synth:Net_30_ff13\ ,
            comp => \VDAC_Synth:Net_14\ ,
            uab_valid => \VDAC_Synth:Net_15\ ,
            uab_trig_out => \VDAC_Synth:Net_17\ ,
            uab_dac_intr => \VDAC_Synth:Net_16\ );
        Properties:
        {
            cy_registers = ""
        }
Die Temp group 0: empty
Voltage References group 0: 
    PSoC4 Voltage References @ F(REF,0): 
    p4prefcell: Name =CyDesignWideVoltageReference
        PORT MAP (
            vout => \ADC:Net_1379\ );
        Properties:
        {
        }
    PSoC4 Voltage References @ F(REF,1): 
    p4prefcell: Name =\PVref:cy_psoc4_pref\
        PORT MAP (
            vout => Net_1841 );
        Properties:
        {
            cy_registers = ""
            referenceid = 0
            tapid = 0
        }
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC:cy_psoc4_sar_1\
        PORT MAP (
            vplus => \ADC:muxoutPlus\ ,
            vminus => \ADC:muxoutMinus\ ,
            vref => \ADC:Net_1448\ ,
            ext_vref => \ADC:Net_408\ ,
            clock => \ADC:sarClock_ff12\ ,
            sample_done => Net_861 ,
            chan_id_valid => Net_863 ,
            chan_id_0 => Net_864 ,
            data_valid => Net_865 ,
            data_0 => Net_866 ,
            tr_sar_out => Net_862 ,
            irq => \ADC:Net_423\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
GANGED_PICU group 0: empty
WCO group 0: empty
M0S8DMAC group 0: empty
Smart IO Ports group 0: empty
LNFE group 0: empty

Blocks not positioned by the digital component placer:
    PSoC4 SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC:cy_psoc4_sarmux_1\
        PORT MAP (
            muxin_plus_1 => Net_2400 ,
            muxin_plus_0 => Net_1856 ,
            muxin_minus_1 => Net_2401 ,
            muxin_minus_0 => Net_2400 ,
            cmn_neg_0 => \ADC:Net_331\ ,
            vout_plus => \ADC:muxoutPlus\ ,
            vout_minus => \ADC:muxoutMinus\ );
        Properties:
        {
            cmn_neg_width = 1
            cy_registers = ""
            input_mode = "11"
            muxin_width = 2
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+-------------------------
   0 |   3 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(0)\ | Analog(\CapSense:Net_2\)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |       \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT |       \UART:tx(0)\ | In(\UART:tx_wire\)
-----+-----+-------+-----------+------------------+--------------------+-------------------------
   1 |   3 |     * |      NONE |      HI_Z_ANALOG |        Pin_Vref(0) | Analog(Net_1890)
-----+-----+-------+-----------+------------------+--------------------+-------------------------
   2 |   2 |     * |      NONE |      HI_Z_ANALOG |   Pin_Synth_Out(0) | Analog(Net_103)
-----+-----+-------+-----------+------------------+--------------------+-------------------------
   3 |   5 |     * |      NONE |      HI_Z_ANALOG |      Pin_Vtherm(0) | Analog(Net_2400)
     |   6 |     * |      NONE |      HI_Z_ANALOG |        Pin_Vlow(0) | Analog(Net_2401)
     |   7 |     * |      NONE |      HI_Z_ANALOG |         Pin_Vhi(0) | Analog(Net_1856)
-----+-----+-------+-----------+------------------+--------------------+-------------------------
   5 |   0 |     * |      NONE |      HI_Z_ANALOG | \CapSense:Cmod(0)\ | Analog(\CapSense:Net_2\)
-------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.365ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Info: pft.M0077: There is no timing information available for the selected device. Static timing checks will not be applied and digital routing will not be timing-driven. (App=cydsfit)
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.578ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.281ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
No timing parameter file available for CY8C4A45LQI-483
Static timing analysis phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.343ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.444ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.444ms
DEL: pft.M0074: information: A (re)build is required to use the analog device editor. Unable to load the necessary information from the cyfit file. Partial/wrong data will be displayed until this has been resolved.
 * C:\cypress\TalkingClock\Talking_Clock.cydsn\Talking_Clock.cydwr ()

API generation phase: Elapsed time ==> 6s.921ms
Dependency generation phase: Elapsed time ==> 0s.062ms
Cleanup phase: Elapsed time ==> 0s.015ms
