Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Oct 20 22:25:45 2023
| Host         : DESKTOP-1FT5C23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-11   Warning   DSP output not registered      165         
SYNTH-12   Warning   DSP input not registered       120         
TIMING-18  Warning   Missing input or output delay  416         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (256)
6. checking no_output_delay (150)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (256)
--------------------------------
 There are 256 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (150)
---------------------------------
 There are 150 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.155        0.000                      0                11993        0.066        0.000                      0                11993        3.650        0.000                       0                  3431  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.155        0.000                      0                11993        0.066        0.000                      0                11993        3.650        0.000                       0                  3431  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 L2GEN[7].output_unit/multgen[12].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[7].output_unit/sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 4.397ns (55.711%)  route 3.495ns (44.289%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.304     4.682    L2GEN[7].output_unit/multgen[12].mult_unit/clk_IBUF_BUFG
    DSP48_X6Y60          DSP48E1                                      r  L2GEN[7].output_unit/multgen[12].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y60          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.860     7.542 r  L2GEN[7].output_unit/multgen[12].mult_unit/temp/P[11]
                         net (fo=3, routed)           0.689     8.231    L2GEN[7].output_unit/multgen[10].mult_unit/sum_r_3__134_carry__2_0[2]
    SLICE_X74Y146        LUT3 (Prop_lut3_I2_O)        0.043     8.274 r  L2GEN[7].output_unit/multgen[10].mult_unit/sum_r_3__134_carry__0_i_4/O
                         net (fo=1, routed)           0.371     8.645    L2GEN[7].output_unit/multgen[10].mult_unit_n_17
    SLICE_X73Y146        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     8.914 r  L2GEN[7].output_unit/sum_r_3__134_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.914    L2GEN[7].output_unit/sum_r_3__134_carry__0_n_0
    SLICE_X73Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.080 r  L2GEN[7].output_unit/sum_r_3__134_carry__1/O[1]
                         net (fo=3, routed)           0.582     9.661    L2GEN[7].output_unit/sum_r_3__134_carry__1_n_6
    SLICE_X67Y147        LUT3 (Prop_lut3_I0_O)        0.123     9.784 r  L2GEN[7].output_unit/sum_r_3__321_carry__1_i_2/O
                         net (fo=1, routed)           0.418    10.202    L2GEN[7].output_unit/sum_r_3__321_carry__1_i_2_n_0
    SLICE_X67Y143        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    10.399 r  L2GEN[7].output_unit/sum_r_3__321_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.399    L2GEN[7].output_unit/sum_r_3__321_carry__1_n_0
    SLICE_X67Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.510 r  L2GEN[7].output_unit/sum_r_3__321_carry__2/O[0]
                         net (fo=3, routed)           0.936    11.446    L2GEN[7].output_unit/sum_r_3__321_carry__2_n_7
    SLICE_X58Y119        LUT4 (Prop_lut4_I3_O)        0.124    11.570 f  L2GEN[7].output_unit/sum_r_3__368_carry__2_i_9/O
                         net (fo=2, routed)           0.317    11.887    L2GEN[7].output_unit/sum_r_3__368_carry__2_i_9_n_0
    SLICE_X57Y119        LUT5 (Prop_lut5_I4_O)        0.055    11.942 r  L2GEN[7].output_unit/sum_r_3__368_carry__2_i_2/O
                         net (fo=2, routed)           0.184    12.126    L2GEN[7].output_unit/sum_r_3__368_carry__2_i_2_n_0
    SLICE_X59Y119        LUT6 (Prop_lut6_I0_O)        0.137    12.263 r  L2GEN[7].output_unit/sum_r_3__368_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.263    L2GEN[7].output_unit/sum_r_3__368_carry__2_i_6_n_0
    SLICE_X59Y119        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    12.575 r  L2GEN[7].output_unit/sum_r_3__368_carry__2/O[3]
                         net (fo=1, routed)           0.000    12.575    L2GEN[7].output_unit/sum_r_3__368_carry__2_n_4
    SLICE_X59Y119        FDRE                                         r  L2GEN[7].output_unit/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.325    12.453    L2GEN[7].output_unit/clk_IBUF_BUFG
    SLICE_X59Y119        FDRE                                         r  L2GEN[7].output_unit/sum_reg[15]/C
                         clock pessimism              0.263    12.717    
                         clock uncertainty           -0.035    12.681    
    SLICE_X59Y119        FDRE (Setup_fdre_C_D)        0.049    12.730    L2GEN[7].output_unit/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                         -12.575    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 L2GEN[7].output_unit/multgen[12].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[7].output_unit/sum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 4.367ns (55.542%)  route 3.495ns (44.458%))
  Logic Levels:           10  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    4.682ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.304     4.682    L2GEN[7].output_unit/multgen[12].mult_unit/clk_IBUF_BUFG
    DSP48_X6Y60          DSP48E1                                      r  L2GEN[7].output_unit/multgen[12].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X6Y60          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      2.860     7.542 r  L2GEN[7].output_unit/multgen[12].mult_unit/temp/P[11]
                         net (fo=3, routed)           0.689     8.231    L2GEN[7].output_unit/multgen[10].mult_unit/sum_r_3__134_carry__2_0[2]
    SLICE_X74Y146        LUT3 (Prop_lut3_I2_O)        0.043     8.274 r  L2GEN[7].output_unit/multgen[10].mult_unit/sum_r_3__134_carry__0_i_4/O
                         net (fo=1, routed)           0.371     8.645    L2GEN[7].output_unit/multgen[10].mult_unit_n_17
    SLICE_X73Y146        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     8.914 r  L2GEN[7].output_unit/sum_r_3__134_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.914    L2GEN[7].output_unit/sum_r_3__134_carry__0_n_0
    SLICE_X73Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.080 r  L2GEN[7].output_unit/sum_r_3__134_carry__1/O[1]
                         net (fo=3, routed)           0.582     9.661    L2GEN[7].output_unit/sum_r_3__134_carry__1_n_6
    SLICE_X67Y147        LUT3 (Prop_lut3_I0_O)        0.123     9.784 r  L2GEN[7].output_unit/sum_r_3__321_carry__1_i_2/O
                         net (fo=1, routed)           0.418    10.202    L2GEN[7].output_unit/sum_r_3__321_carry__1_i_2_n_0
    SLICE_X67Y143        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    10.399 r  L2GEN[7].output_unit/sum_r_3__321_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.399    L2GEN[7].output_unit/sum_r_3__321_carry__1_n_0
    SLICE_X67Y144        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.510 r  L2GEN[7].output_unit/sum_r_3__321_carry__2/O[0]
                         net (fo=3, routed)           0.936    11.446    L2GEN[7].output_unit/sum_r_3__321_carry__2_n_7
    SLICE_X58Y119        LUT4 (Prop_lut4_I3_O)        0.124    11.570 f  L2GEN[7].output_unit/sum_r_3__368_carry__2_i_9/O
                         net (fo=2, routed)           0.317    11.887    L2GEN[7].output_unit/sum_r_3__368_carry__2_i_9_n_0
    SLICE_X57Y119        LUT5 (Prop_lut5_I4_O)        0.055    11.942 r  L2GEN[7].output_unit/sum_r_3__368_carry__2_i_2/O
                         net (fo=2, routed)           0.184    12.126    L2GEN[7].output_unit/sum_r_3__368_carry__2_i_2_n_0
    SLICE_X59Y119        LUT6 (Prop_lut6_I0_O)        0.137    12.263 r  L2GEN[7].output_unit/sum_r_3__368_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.263    L2GEN[7].output_unit/sum_r_3__368_carry__2_i_6_n_0
    SLICE_X59Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    12.545 r  L2GEN[7].output_unit/sum_r_3__368_carry__2/O[2]
                         net (fo=1, routed)           0.000    12.545    L2GEN[7].output_unit/sum_r_3__368_carry__2_n_5
    SLICE_X59Y119        FDRE                                         r  L2GEN[7].output_unit/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.325    12.453    L2GEN[7].output_unit/clk_IBUF_BUFG
    SLICE_X59Y119        FDRE                                         r  L2GEN[7].output_unit/sum_reg[14]/C
                         clock pessimism              0.263    12.717    
                         clock uncertainty           -0.035    12.681    
    SLICE_X59Y119        FDRE (Setup_fdre_C_D)        0.049    12.730    L2GEN[7].output_unit/sum_reg[14]
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                         -12.545    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 L2GEN[8].output_unit/multgen[0].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[8].output_unit/sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 4.341ns (56.763%)  route 3.307ns (43.237%))
  Logic Levels:           10  (CARRY4=5 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 12.521 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.662     5.040    L2GEN[8].output_unit/multgen[0].mult_unit/clk_IBUF_BUFG
    DSP48_X2Y57          DSP48E1                                      r  L2GEN[8].output_unit/multgen[0].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y57          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.860     7.900 r  L2GEN[8].output_unit/multgen[0].mult_unit/temp/P[10]
                         net (fo=6, routed)           0.662     8.562    L2GEN[8].output_unit/multgen[8].mult_unit/sum_r_3__1_carry__2_0[2]
    SLICE_X41Y139        LUT3 (Prop_lut3_I1_O)        0.043     8.605 r  L2GEN[8].output_unit/multgen[8].mult_unit/sum_r_3__1_carry_i_1/O
                         net (fo=1, routed)           0.367     8.972    L2GEN[8].output_unit/multgen[8].mult_unit_n_12
    SLICE_X42Y137        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     9.165 r  L2GEN[8].output_unit/sum_r_3__1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.165    L2GEN[8].output_unit/sum_r_3__1_carry_n_0
    SLICE_X42Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     9.273 r  L2GEN[8].output_unit/sum_r_3__1_carry__0/O[0]
                         net (fo=3, routed)           0.348     9.621    L2GEN[8].output_unit/multgen[17].mult_unit/sum_r_3__282_carry__1[0]
    SLICE_X43Y138        LUT3 (Prop_lut3_I0_O)        0.123     9.744 r  L2GEN[8].output_unit/multgen[17].mult_unit/sum_r_3__282_carry__0_i_3/O
                         net (fo=1, routed)           0.830    10.574    L2GEN[8].output_unit/multgen[17].mult_unit_n_16
    SLICE_X48Y138        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.295    10.869 r  L2GEN[8].output_unit/sum_r_3__282_carry__0/O[3]
                         net (fo=3, routed)           0.350    11.219    L2GEN[8].output_unit/sum_r_3__282_carry__0_n_4
    SLICE_X49Y138        LUT3 (Prop_lut3_I0_O)        0.120    11.339 r  L2GEN[8].output_unit/sum_r_3__374_carry__0_i_12__0/O
                         net (fo=2, routed)           0.443    11.783    L2GEN[8].output_unit/sum_r_3__374_carry__0_i_12__0_n_0
    SLICE_X51Y137        LUT5 (Prop_lut5_I4_O)        0.053    11.836 r  L2GEN[8].output_unit/sum_r_3__374_carry__1_i_4__0/O
                         net (fo=2, routed)           0.306    12.142    L2GEN[8].output_unit/sum_r_3__374_carry__1_i_4__0_n_0
    SLICE_X50Y138        LUT6 (Prop_lut6_I0_O)        0.135    12.277 r  L2GEN[8].output_unit/sum_r_3__374_carry__1_i_8__0/O
                         net (fo=1, routed)           0.000    12.277    L2GEN[8].output_unit/sum_r_3__374_carry__1_i_8__0_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.523 r  L2GEN[8].output_unit/sum_r_3__374_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.523    L2GEN[8].output_unit/sum_r_3__374_carry__1_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.688 r  L2GEN[8].output_unit/sum_r_3__374_carry__2/O[1]
                         net (fo=1, routed)           0.000    12.688    L2GEN[8].output_unit/sum_r_3__374_carry__2_n_6
    SLICE_X50Y139        FDRE                                         r  L2GEN[8].output_unit/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.393    12.521    L2GEN[8].output_unit/clk_IBUF_BUFG
    SLICE_X50Y139        FDRE                                         r  L2GEN[8].output_unit/sum_reg[13]/C
                         clock pessimism              0.338    12.860    
                         clock uncertainty           -0.035    12.824    
    SLICE_X50Y139        FDRE (Setup_fdre_C_D)        0.076    12.900    L2GEN[8].output_unit/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                         -12.688    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 L2GEN[8].output_unit/multgen[0].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[8].output_unit/sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 4.327ns (56.684%)  route 3.307ns (43.316%))
  Logic Levels:           10  (CARRY4=5 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 12.521 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.662     5.040    L2GEN[8].output_unit/multgen[0].mult_unit/clk_IBUF_BUFG
    DSP48_X2Y57          DSP48E1                                      r  L2GEN[8].output_unit/multgen[0].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y57          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.860     7.900 r  L2GEN[8].output_unit/multgen[0].mult_unit/temp/P[10]
                         net (fo=6, routed)           0.662     8.562    L2GEN[8].output_unit/multgen[8].mult_unit/sum_r_3__1_carry__2_0[2]
    SLICE_X41Y139        LUT3 (Prop_lut3_I1_O)        0.043     8.605 r  L2GEN[8].output_unit/multgen[8].mult_unit/sum_r_3__1_carry_i_1/O
                         net (fo=1, routed)           0.367     8.972    L2GEN[8].output_unit/multgen[8].mult_unit_n_12
    SLICE_X42Y137        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     9.165 r  L2GEN[8].output_unit/sum_r_3__1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.165    L2GEN[8].output_unit/sum_r_3__1_carry_n_0
    SLICE_X42Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     9.273 r  L2GEN[8].output_unit/sum_r_3__1_carry__0/O[0]
                         net (fo=3, routed)           0.348     9.621    L2GEN[8].output_unit/multgen[17].mult_unit/sum_r_3__282_carry__1[0]
    SLICE_X43Y138        LUT3 (Prop_lut3_I0_O)        0.123     9.744 r  L2GEN[8].output_unit/multgen[17].mult_unit/sum_r_3__282_carry__0_i_3/O
                         net (fo=1, routed)           0.830    10.574    L2GEN[8].output_unit/multgen[17].mult_unit_n_16
    SLICE_X48Y138        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.295    10.869 r  L2GEN[8].output_unit/sum_r_3__282_carry__0/O[3]
                         net (fo=3, routed)           0.350    11.219    L2GEN[8].output_unit/sum_r_3__282_carry__0_n_4
    SLICE_X49Y138        LUT3 (Prop_lut3_I0_O)        0.120    11.339 r  L2GEN[8].output_unit/sum_r_3__374_carry__0_i_12__0/O
                         net (fo=2, routed)           0.443    11.783    L2GEN[8].output_unit/sum_r_3__374_carry__0_i_12__0_n_0
    SLICE_X51Y137        LUT5 (Prop_lut5_I4_O)        0.053    11.836 r  L2GEN[8].output_unit/sum_r_3__374_carry__1_i_4__0/O
                         net (fo=2, routed)           0.306    12.142    L2GEN[8].output_unit/sum_r_3__374_carry__1_i_4__0_n_0
    SLICE_X50Y138        LUT6 (Prop_lut6_I0_O)        0.135    12.277 r  L2GEN[8].output_unit/sum_r_3__374_carry__1_i_8__0/O
                         net (fo=1, routed)           0.000    12.277    L2GEN[8].output_unit/sum_r_3__374_carry__1_i_8__0_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.523 r  L2GEN[8].output_unit/sum_r_3__374_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.523    L2GEN[8].output_unit/sum_r_3__374_carry__1_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    12.674 r  L2GEN[8].output_unit/sum_r_3__374_carry__2/O[3]
                         net (fo=1, routed)           0.000    12.674    L2GEN[8].output_unit/sum_r_3__374_carry__2_n_4
    SLICE_X50Y139        FDRE                                         r  L2GEN[8].output_unit/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.393    12.521    L2GEN[8].output_unit/clk_IBUF_BUFG
    SLICE_X50Y139        FDRE                                         r  L2GEN[8].output_unit/sum_reg[15]/C
                         clock pessimism              0.338    12.860    
                         clock uncertainty           -0.035    12.824    
    SLICE_X50Y139        FDRE (Setup_fdre_C_D)        0.076    12.900    L2GEN[8].output_unit/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                         -12.674    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 L2GEN[3].output_unit/multgen[1].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[3].output_unit/sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 4.526ns (58.622%)  route 3.195ns (41.378%))
  Logic Levels:           10  (CARRY4=5 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.450     4.828    L2GEN[3].output_unit/multgen[1].mult_unit/clk_IBUF_BUFG
    DSP48_X7Y50          DSP48E1                                      r  L2GEN[3].output_unit/multgen[1].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y50          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.860     7.688 r  L2GEN[3].output_unit/multgen[1].mult_unit/temp/P[8]
                         net (fo=3, routed)           0.470     8.159    L2GEN[3].output_unit/multgen[4].mult_unit/P[0]
    SLICE_X99Y126        LUT3 (Prop_lut3_I1_O)        0.043     8.202 r  L2GEN[3].output_unit/multgen[4].mult_unit/sum_r_3__46_carry_i_3/O
                         net (fo=1, routed)           0.330     8.532    L2GEN[3].output_unit/multgen[4].mult_unit_n_12
    SLICE_X98Y126        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.785 r  L2GEN[3].output_unit/sum_r_3__46_carry/CO[3]
                         net (fo=1, routed)           0.000     8.785    L2GEN[3].output_unit/sum_r_3__46_carry_n_0
    SLICE_X98Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.893 r  L2GEN[3].output_unit/sum_r_3__46_carry__0/O[0]
                         net (fo=3, routed)           0.842     9.735    L2GEN[3].output_unit/sum_r_3__46_carry__0_n_7
    SLICE_X70Y124        LUT3 (Prop_lut3_I1_O)        0.123     9.858 r  L2GEN[3].output_unit/sum_r_3__323_carry__0_i_3/O
                         net (fo=1, routed)           0.301    10.159    L2GEN[3].output_unit/sum_r_3__323_carry__0_i_3_n_0
    SLICE_X71Y124        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.291    10.450 r  L2GEN[3].output_unit/sum_r_3__323_carry__0/O[3]
                         net (fo=3, routed)           0.410    10.860    L2GEN[3].output_unit/sum_r_3__323_carry__0_n_4
    SLICE_X71Y120        LUT3 (Prop_lut3_I2_O)        0.127    10.987 r  L2GEN[3].output_unit/sum_r_3__371_carry__1_i_18/O
                         net (fo=2, routed)           0.360    11.347    L2GEN[3].output_unit/sum_r_3__371_carry__1_i_18_n_0
    SLICE_X70Y120        LUT5 (Prop_lut5_I3_O)        0.139    11.486 f  L2GEN[3].output_unit/sum_r_3__371_carry__0_i_14__0/O
                         net (fo=2, routed)           0.235    11.721    L2GEN[3].output_unit/sum_r_3__371_carry__0_i_14__0_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I5_O)        0.134    11.855 r  L2GEN[3].output_unit/sum_r_3__371_carry__1_i_4__0/O
                         net (fo=1, routed)           0.246    12.101    L2GEN[3].output_unit/sum_r_3__371_carry__1_i_4__0_n_0
    SLICE_X72Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    12.384 r  L2GEN[3].output_unit/sum_r_3__371_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.384    L2GEN[3].output_unit/sum_r_3__371_carry__1_n_0
    SLICE_X72Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.549 r  L2GEN[3].output_unit/sum_r_3__371_carry__2/O[1]
                         net (fo=1, routed)           0.000    12.549    L2GEN[3].output_unit/sum_r_3__371_carry__2_n_6
    SLICE_X72Y122        FDRE                                         r  L2GEN[3].output_unit/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.270    12.398    L2GEN[3].output_unit/clk_IBUF_BUFG
    SLICE_X72Y122        FDRE                                         r  L2GEN[3].output_unit/sum_reg[13]/C
                         clock pessimism              0.338    12.737    
                         clock uncertainty           -0.035    12.701    
    SLICE_X72Y122        FDRE (Setup_fdre_C_D)        0.076    12.777    L2GEN[3].output_unit/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         12.777    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 L2GEN[6].output_unit/multgen[0].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[6].output_unit/sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 4.480ns (60.092%)  route 2.975ns (39.908%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 12.428 - 8.000 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.669     5.047    L2GEN[6].output_unit/multgen[0].mult_unit/clk_IBUF_BUFG
    DSP48_X1Y57          DSP48E1                                      r  L2GEN[6].output_unit/multgen[0].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.860     7.907 r  L2GEN[6].output_unit/multgen[0].mult_unit/temp/P[8]
                         net (fo=3, routed)           0.585     8.492    L2GEN[6].output_unit/multgen[0].mult_unit/P[0]
    SLICE_X30Y146        LUT3 (Prop_lut3_I0_O)        0.043     8.535 r  L2GEN[6].output_unit/multgen[0].mult_unit/sum_r_3__0_carry_i_3__3/O
                         net (fo=1, routed)           0.331     8.866    L2GEN[6].output_unit/multgen[0].mult_unit_n_17
    SLICE_X31Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     9.116 r  L2GEN[6].output_unit/sum_r_3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.116    L2GEN[6].output_unit/sum_r_3__0_carry_n_0
    SLICE_X31Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.282 r  L2GEN[6].output_unit/sum_r_3__0_carry__0/O[1]
                         net (fo=3, routed)           0.299     9.581    L2GEN[6].output_unit/multgen[17].mult_unit/sum_r_3__279_carry__1[1]
    SLICE_X32Y148        LUT3 (Prop_lut3_I1_O)        0.123     9.704 r  L2GEN[6].output_unit/multgen[17].mult_unit/sum_r_3__279_carry__0_i_2__1/O
                         net (fo=1, routed)           0.366    10.069    L2GEN[6].output_unit/multgen[17].mult_unit_n_19
    SLICE_X33Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    10.266 r  L2GEN[6].output_unit/sum_r_3__279_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.266    L2GEN[6].output_unit/sum_r_3__279_carry__0_n_0
    SLICE_X33Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.377 r  L2GEN[6].output_unit/sum_r_3__279_carry__1/O[0]
                         net (fo=5, routed)           0.608    10.986    L2GEN[6].output_unit/sum_r_3__279_carry__1_n_7
    SLICE_X37Y156        LUT3 (Prop_lut3_I2_O)        0.124    11.110 r  L2GEN[6].output_unit/sum_r_3__373_carry__1_i_9__0/O
                         net (fo=3, routed)           0.450    11.559    L2GEN[6].output_unit/sum_r_3__373_carry__1_i_9__0_n_0
    SLICE_X38Y157        LUT5 (Prop_lut5_I4_O)        0.051    11.610 r  L2GEN[6].output_unit/sum_r_3__373_carry__1_i_16__0/O
                         net (fo=1, routed)           0.337    11.947    L2GEN[6].output_unit/sum_r_3__373_carry__1_i_16__0_n_0
    SLICE_X38Y155        LUT6 (Prop_lut6_I1_O)        0.134    12.081 r  L2GEN[6].output_unit/sum_r_3__373_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000    12.081    L2GEN[6].output_unit/sum_r_3__373_carry__1_i_7__0_n_0
    SLICE_X38Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.337 r  L2GEN[6].output_unit/sum_r_3__373_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.337    L2GEN[6].output_unit/sum_r_3__373_carry__1_n_0
    SLICE_X38Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    12.502 r  L2GEN[6].output_unit/sum_r_3__373_carry__2/O[1]
                         net (fo=1, routed)           0.000    12.502    L2GEN[6].output_unit/sum_r_3__373_carry__2_n_6
    SLICE_X38Y156        FDRE                                         r  L2GEN[6].output_unit/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.300    12.428    L2GEN[6].output_unit/clk_IBUF_BUFG
    SLICE_X38Y156        FDRE                                         r  L2GEN[6].output_unit/sum_reg[13]/C
                         clock pessimism              0.263    12.692    
                         clock uncertainty           -0.035    12.656    
    SLICE_X38Y156        FDRE (Setup_fdre_C_D)        0.076    12.732    L2GEN[6].output_unit/sum_reg[13]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.502    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 L2GEN[3].output_unit/multgen[1].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[3].output_unit/sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 4.512ns (58.547%)  route 3.195ns (41.453%))
  Logic Levels:           10  (CARRY4=5 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.450     4.828    L2GEN[3].output_unit/multgen[1].mult_unit/clk_IBUF_BUFG
    DSP48_X7Y50          DSP48E1                                      r  L2GEN[3].output_unit/multgen[1].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X7Y50          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.860     7.688 r  L2GEN[3].output_unit/multgen[1].mult_unit/temp/P[8]
                         net (fo=3, routed)           0.470     8.159    L2GEN[3].output_unit/multgen[4].mult_unit/P[0]
    SLICE_X99Y126        LUT3 (Prop_lut3_I1_O)        0.043     8.202 r  L2GEN[3].output_unit/multgen[4].mult_unit/sum_r_3__46_carry_i_3/O
                         net (fo=1, routed)           0.330     8.532    L2GEN[3].output_unit/multgen[4].mult_unit_n_12
    SLICE_X98Y126        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     8.785 r  L2GEN[3].output_unit/sum_r_3__46_carry/CO[3]
                         net (fo=1, routed)           0.000     8.785    L2GEN[3].output_unit/sum_r_3__46_carry_n_0
    SLICE_X98Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.893 r  L2GEN[3].output_unit/sum_r_3__46_carry__0/O[0]
                         net (fo=3, routed)           0.842     9.735    L2GEN[3].output_unit/sum_r_3__46_carry__0_n_7
    SLICE_X70Y124        LUT3 (Prop_lut3_I1_O)        0.123     9.858 r  L2GEN[3].output_unit/sum_r_3__323_carry__0_i_3/O
                         net (fo=1, routed)           0.301    10.159    L2GEN[3].output_unit/sum_r_3__323_carry__0_i_3_n_0
    SLICE_X71Y124        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.291    10.450 r  L2GEN[3].output_unit/sum_r_3__323_carry__0/O[3]
                         net (fo=3, routed)           0.410    10.860    L2GEN[3].output_unit/sum_r_3__323_carry__0_n_4
    SLICE_X71Y120        LUT3 (Prop_lut3_I2_O)        0.127    10.987 r  L2GEN[3].output_unit/sum_r_3__371_carry__1_i_18/O
                         net (fo=2, routed)           0.360    11.347    L2GEN[3].output_unit/sum_r_3__371_carry__1_i_18_n_0
    SLICE_X70Y120        LUT5 (Prop_lut5_I3_O)        0.139    11.486 f  L2GEN[3].output_unit/sum_r_3__371_carry__0_i_14__0/O
                         net (fo=2, routed)           0.235    11.721    L2GEN[3].output_unit/sum_r_3__371_carry__0_i_14__0_n_0
    SLICE_X71Y121        LUT6 (Prop_lut6_I5_O)        0.134    11.855 r  L2GEN[3].output_unit/sum_r_3__371_carry__1_i_4__0/O
                         net (fo=1, routed)           0.246    12.101    L2GEN[3].output_unit/sum_r_3__371_carry__1_i_4__0_n_0
    SLICE_X72Y121        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    12.384 r  L2GEN[3].output_unit/sum_r_3__371_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.384    L2GEN[3].output_unit/sum_r_3__371_carry__1_n_0
    SLICE_X72Y122        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    12.535 r  L2GEN[3].output_unit/sum_r_3__371_carry__2/O[3]
                         net (fo=1, routed)           0.000    12.535    L2GEN[3].output_unit/sum_r_3__371_carry__2_n_4
    SLICE_X72Y122        FDRE                                         r  L2GEN[3].output_unit/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.270    12.398    L2GEN[3].output_unit/clk_IBUF_BUFG
    SLICE_X72Y122        FDRE                                         r  L2GEN[3].output_unit/sum_reg[15]/C
                         clock pessimism              0.338    12.737    
                         clock uncertainty           -0.035    12.701    
    SLICE_X72Y122        FDRE (Setup_fdre_C_D)        0.076    12.777    L2GEN[3].output_unit/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         12.777    
                         arrival time                         -12.535    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 L2GEN[6].output_unit/multgen[0].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[6].output_unit/sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 4.466ns (60.017%)  route 2.975ns (39.983%))
  Logic Levels:           11  (CARRY4=6 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 12.428 - 8.000 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.669     5.047    L2GEN[6].output_unit/multgen[0].mult_unit/clk_IBUF_BUFG
    DSP48_X1Y57          DSP48E1                                      r  L2GEN[6].output_unit/multgen[0].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      2.860     7.907 r  L2GEN[6].output_unit/multgen[0].mult_unit/temp/P[8]
                         net (fo=3, routed)           0.585     8.492    L2GEN[6].output_unit/multgen[0].mult_unit/P[0]
    SLICE_X30Y146        LUT3 (Prop_lut3_I0_O)        0.043     8.535 r  L2GEN[6].output_unit/multgen[0].mult_unit/sum_r_3__0_carry_i_3__3/O
                         net (fo=1, routed)           0.331     8.866    L2GEN[6].output_unit/multgen[0].mult_unit_n_17
    SLICE_X31Y146        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     9.116 r  L2GEN[6].output_unit/sum_r_3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.116    L2GEN[6].output_unit/sum_r_3__0_carry_n_0
    SLICE_X31Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.282 r  L2GEN[6].output_unit/sum_r_3__0_carry__0/O[1]
                         net (fo=3, routed)           0.299     9.581    L2GEN[6].output_unit/multgen[17].mult_unit/sum_r_3__279_carry__1[1]
    SLICE_X32Y148        LUT3 (Prop_lut3_I1_O)        0.123     9.704 r  L2GEN[6].output_unit/multgen[17].mult_unit/sum_r_3__279_carry__0_i_2__1/O
                         net (fo=1, routed)           0.366    10.069    L2GEN[6].output_unit/multgen[17].mult_unit_n_19
    SLICE_X33Y148        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    10.266 r  L2GEN[6].output_unit/sum_r_3__279_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.266    L2GEN[6].output_unit/sum_r_3__279_carry__0_n_0
    SLICE_X33Y149        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    10.377 r  L2GEN[6].output_unit/sum_r_3__279_carry__1/O[0]
                         net (fo=5, routed)           0.608    10.986    L2GEN[6].output_unit/sum_r_3__279_carry__1_n_7
    SLICE_X37Y156        LUT3 (Prop_lut3_I2_O)        0.124    11.110 r  L2GEN[6].output_unit/sum_r_3__373_carry__1_i_9__0/O
                         net (fo=3, routed)           0.450    11.559    L2GEN[6].output_unit/sum_r_3__373_carry__1_i_9__0_n_0
    SLICE_X38Y157        LUT5 (Prop_lut5_I4_O)        0.051    11.610 r  L2GEN[6].output_unit/sum_r_3__373_carry__1_i_16__0/O
                         net (fo=1, routed)           0.337    11.947    L2GEN[6].output_unit/sum_r_3__373_carry__1_i_16__0_n_0
    SLICE_X38Y155        LUT6 (Prop_lut6_I1_O)        0.134    12.081 r  L2GEN[6].output_unit/sum_r_3__373_carry__1_i_7__0/O
                         net (fo=1, routed)           0.000    12.081    L2GEN[6].output_unit/sum_r_3__373_carry__1_i_7__0_n_0
    SLICE_X38Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    12.337 r  L2GEN[6].output_unit/sum_r_3__373_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.337    L2GEN[6].output_unit/sum_r_3__373_carry__1_n_0
    SLICE_X38Y156        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    12.488 r  L2GEN[6].output_unit/sum_r_3__373_carry__2/O[3]
                         net (fo=1, routed)           0.000    12.488    L2GEN[6].output_unit/sum_r_3__373_carry__2_n_4
    SLICE_X38Y156        FDRE                                         r  L2GEN[6].output_unit/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.300    12.428    L2GEN[6].output_unit/clk_IBUF_BUFG
    SLICE_X38Y156        FDRE                                         r  L2GEN[6].output_unit/sum_reg[15]/C
                         clock pessimism              0.263    12.692    
                         clock uncertainty           -0.035    12.656    
    SLICE_X38Y156        FDRE (Setup_fdre_C_D)        0.076    12.732    L2GEN[6].output_unit/sum_reg[15]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.488    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 L2GEN[8].output_unit/multgen[0].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[8].output_unit/sum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 4.288ns (56.462%)  route 3.307ns (43.538%))
  Logic Levels:           10  (CARRY4=5 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 12.521 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.662     5.040    L2GEN[8].output_unit/multgen[0].mult_unit/clk_IBUF_BUFG
    DSP48_X2Y57          DSP48E1                                      r  L2GEN[8].output_unit/multgen[0].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y57          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.860     7.900 r  L2GEN[8].output_unit/multgen[0].mult_unit/temp/P[10]
                         net (fo=6, routed)           0.662     8.562    L2GEN[8].output_unit/multgen[8].mult_unit/sum_r_3__1_carry__2_0[2]
    SLICE_X41Y139        LUT3 (Prop_lut3_I1_O)        0.043     8.605 r  L2GEN[8].output_unit/multgen[8].mult_unit/sum_r_3__1_carry_i_1/O
                         net (fo=1, routed)           0.367     8.972    L2GEN[8].output_unit/multgen[8].mult_unit_n_12
    SLICE_X42Y137        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     9.165 r  L2GEN[8].output_unit/sum_r_3__1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.165    L2GEN[8].output_unit/sum_r_3__1_carry_n_0
    SLICE_X42Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     9.273 r  L2GEN[8].output_unit/sum_r_3__1_carry__0/O[0]
                         net (fo=3, routed)           0.348     9.621    L2GEN[8].output_unit/multgen[17].mult_unit/sum_r_3__282_carry__1[0]
    SLICE_X43Y138        LUT3 (Prop_lut3_I0_O)        0.123     9.744 r  L2GEN[8].output_unit/multgen[17].mult_unit/sum_r_3__282_carry__0_i_3/O
                         net (fo=1, routed)           0.830    10.574    L2GEN[8].output_unit/multgen[17].mult_unit_n_16
    SLICE_X48Y138        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.295    10.869 r  L2GEN[8].output_unit/sum_r_3__282_carry__0/O[3]
                         net (fo=3, routed)           0.350    11.219    L2GEN[8].output_unit/sum_r_3__282_carry__0_n_4
    SLICE_X49Y138        LUT3 (Prop_lut3_I0_O)        0.120    11.339 r  L2GEN[8].output_unit/sum_r_3__374_carry__0_i_12__0/O
                         net (fo=2, routed)           0.443    11.783    L2GEN[8].output_unit/sum_r_3__374_carry__0_i_12__0_n_0
    SLICE_X51Y137        LUT5 (Prop_lut5_I4_O)        0.053    11.836 r  L2GEN[8].output_unit/sum_r_3__374_carry__1_i_4__0/O
                         net (fo=2, routed)           0.306    12.142    L2GEN[8].output_unit/sum_r_3__374_carry__1_i_4__0_n_0
    SLICE_X50Y138        LUT6 (Prop_lut6_I0_O)        0.135    12.277 r  L2GEN[8].output_unit/sum_r_3__374_carry__1_i_8__0/O
                         net (fo=1, routed)           0.000    12.277    L2GEN[8].output_unit/sum_r_3__374_carry__1_i_8__0_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.523 r  L2GEN[8].output_unit/sum_r_3__374_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.523    L2GEN[8].output_unit/sum_r_3__374_carry__1_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    12.635 r  L2GEN[8].output_unit/sum_r_3__374_carry__2/O[2]
                         net (fo=1, routed)           0.000    12.635    L2GEN[8].output_unit/sum_r_3__374_carry__2_n_5
    SLICE_X50Y139        FDRE                                         r  L2GEN[8].output_unit/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.393    12.521    L2GEN[8].output_unit/clk_IBUF_BUFG
    SLICE_X50Y139        FDRE                                         r  L2GEN[8].output_unit/sum_reg[14]/C
                         clock pessimism              0.338    12.860    
                         clock uncertainty           -0.035    12.824    
    SLICE_X50Y139        FDRE (Setup_fdre_C_D)        0.076    12.900    L2GEN[8].output_unit/sum_reg[14]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 L2GEN[8].output_unit/multgen[0].mult_unit/temp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            L2GEN[8].output_unit/sum_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        7.591ns  (logic 4.284ns (56.439%)  route 3.307ns (43.561%))
  Logic Levels:           10  (CARRY4=5 LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 12.521 - 8.000 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.642     0.642 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.644     3.286    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.662     5.040    L2GEN[8].output_unit/multgen[0].mult_unit/clk_IBUF_BUFG
    DSP48_X2Y57          DSP48E1                                      r  L2GEN[8].output_unit/multgen[0].mult_unit/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y57          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      2.860     7.900 r  L2GEN[8].output_unit/multgen[0].mult_unit/temp/P[10]
                         net (fo=6, routed)           0.662     8.562    L2GEN[8].output_unit/multgen[8].mult_unit/sum_r_3__1_carry__2_0[2]
    SLICE_X41Y139        LUT3 (Prop_lut3_I1_O)        0.043     8.605 r  L2GEN[8].output_unit/multgen[8].mult_unit/sum_r_3__1_carry_i_1/O
                         net (fo=1, routed)           0.367     8.972    L2GEN[8].output_unit/multgen[8].mult_unit_n_12
    SLICE_X42Y137        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     9.165 r  L2GEN[8].output_unit/sum_r_3__1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.165    L2GEN[8].output_unit/sum_r_3__1_carry_n_0
    SLICE_X42Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     9.273 r  L2GEN[8].output_unit/sum_r_3__1_carry__0/O[0]
                         net (fo=3, routed)           0.348     9.621    L2GEN[8].output_unit/multgen[17].mult_unit/sum_r_3__282_carry__1[0]
    SLICE_X43Y138        LUT3 (Prop_lut3_I0_O)        0.123     9.744 r  L2GEN[8].output_unit/multgen[17].mult_unit/sum_r_3__282_carry__0_i_3/O
                         net (fo=1, routed)           0.830    10.574    L2GEN[8].output_unit/multgen[17].mult_unit_n_16
    SLICE_X48Y138        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.295    10.869 r  L2GEN[8].output_unit/sum_r_3__282_carry__0/O[3]
                         net (fo=3, routed)           0.350    11.219    L2GEN[8].output_unit/sum_r_3__282_carry__0_n_4
    SLICE_X49Y138        LUT3 (Prop_lut3_I0_O)        0.120    11.339 r  L2GEN[8].output_unit/sum_r_3__374_carry__0_i_12__0/O
                         net (fo=2, routed)           0.443    11.783    L2GEN[8].output_unit/sum_r_3__374_carry__0_i_12__0_n_0
    SLICE_X51Y137        LUT5 (Prop_lut5_I4_O)        0.053    11.836 r  L2GEN[8].output_unit/sum_r_3__374_carry__1_i_4__0/O
                         net (fo=2, routed)           0.306    12.142    L2GEN[8].output_unit/sum_r_3__374_carry__1_i_4__0_n_0
    SLICE_X50Y138        LUT6 (Prop_lut6_I0_O)        0.135    12.277 r  L2GEN[8].output_unit/sum_r_3__374_carry__1_i_8__0/O
                         net (fo=1, routed)           0.000    12.277    L2GEN[8].output_unit/sum_r_3__374_carry__1_i_8__0_n_0
    SLICE_X50Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    12.523 r  L2GEN[8].output_unit/sum_r_3__374_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.523    L2GEN[8].output_unit/sum_r_3__374_carry__1_n_0
    SLICE_X50Y139        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    12.631 r  L2GEN[8].output_unit/sum_r_3__374_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.631    L2GEN[8].output_unit/sum_r_3__374_carry__2_n_7
    SLICE_X50Y139        FDRE                                         r  L2GEN[8].output_unit/sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    AU32                                              0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.535     8.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.510    11.045    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        1.393    12.521    L2GEN[8].output_unit/clk_IBUF_BUFG
    SLICE_X50Y139        FDRE                                         r  L2GEN[8].output_unit/sum_reg[12]/C
                         clock pessimism              0.338    12.860    
                         clock uncertainty           -0.035    12.824    
    SLICE_X50Y139        FDRE (Setup_fdre_C_D)        0.076    12.900    L2GEN[8].output_unit/sum_reg[12]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                         -12.631    
  -------------------------------------------------------------------
                         slack                                  0.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 stage_1_xw_real_reg_reg[11][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            stage_2_xw_real_reg_reg[11][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.193ns (54.974%)  route 0.158ns (45.026%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.589     2.037    clk_IBUF_BUFG
    SLICE_X110Y136       FDRE                                         r  stage_1_xw_real_reg_reg[11][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDRE (Prop_fdre_C_Q)         0.118     2.155 r  stage_1_xw_real_reg_reg[11][1]/Q
                         net (fo=2, routed)           0.158     2.313    stage_1_xw_real_reg_reg[11][1]
    SLICE_X106Y136       LUT2 (Prop_lut2_I0_O)        0.028     2.341 r  stage_2_xw_real_reg[11][3]_i_4/O
                         net (fo=1, routed)           0.000     2.341    stage_2_xw_real_reg[11][3]_i_4_n_0
    SLICE_X106Y136       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.388 r  stage_2_xw_real_reg_reg[11][3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.388    stage_2_xw_real[11][1]
    SLICE_X106Y136       FDRE                                         r  stage_2_xw_real_reg_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.810     2.501    clk_IBUF_BUFG
    SLICE_X106Y136       FDRE                                         r  stage_2_xw_real_reg_reg[11][1]/C
                         clock pessimism             -0.270     2.230    
    SLICE_X106Y136       FDRE (Hold_fdre_C_D)         0.092     2.322    stage_2_xw_real_reg_reg[11][1]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 stage_1_xw_real_reg_reg[11][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            stage_2_xw_real_reg_reg[11][13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.212ns (57.285%)  route 0.158ns (42.715%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.591     2.039    clk_IBUF_BUFG
    SLICE_X110Y139       FDRE                                         r  stage_1_xw_real_reg_reg[11][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDRE (Prop_fdre_C_Q)         0.118     2.157 r  stage_1_xw_real_reg_reg[11][12]/Q
                         net (fo=2, routed)           0.158     2.315    stage_1_xw_real_reg_reg[11][12]
    SLICE_X106Y139       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     2.409 r  stage_2_xw_real_reg_reg[11][15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.409    stage_2_xw_real[11][13]
    SLICE_X106Y139       FDRE                                         r  stage_2_xw_real_reg_reg[11][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.813     2.504    clk_IBUF_BUFG
    SLICE_X106Y139       FDRE                                         r  stage_2_xw_real_reg_reg[11][13]/C
                         clock pessimism             -0.270     2.233    
    SLICE_X106Y139       FDRE (Hold_fdre_C_D)         0.092     2.325    stage_2_xw_real_reg_reg[11][13]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 stage_1_xw_real_reg_reg[11][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            stage_2_xw_real_reg_reg[11][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.212ns (57.285%)  route 0.158ns (42.715%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.591     2.039    clk_IBUF_BUFG
    SLICE_X110Y138       FDRE                                         r  stage_1_xw_real_reg_reg[11][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.118     2.157 r  stage_1_xw_real_reg_reg[11][8]/Q
                         net (fo=2, routed)           0.158     2.315    stage_1_xw_real_reg_reg[11][8]
    SLICE_X106Y138       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     2.409 r  stage_2_xw_real_reg_reg[11][11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.409    stage_2_xw_real[11][9]
    SLICE_X106Y138       FDRE                                         r  stage_2_xw_real_reg_reg[11][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.813     2.504    clk_IBUF_BUFG
    SLICE_X106Y138       FDRE                                         r  stage_2_xw_real_reg_reg[11][9]/C
                         clock pessimism             -0.270     2.233    
    SLICE_X106Y138       FDRE (Hold_fdre_C_D)         0.092     2.325    stage_2_xw_real_reg_reg[11][9]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 stage_1_xw_real_reg_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            stage_2_xw_real_reg_reg[11][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.212ns (57.285%)  route 0.158ns (42.715%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.590     2.038    clk_IBUF_BUFG
    SLICE_X110Y137       FDRE                                         r  stage_1_xw_real_reg_reg[11][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDRE (Prop_fdre_C_Q)         0.118     2.156 r  stage_1_xw_real_reg_reg[11][4]/Q
                         net (fo=2, routed)           0.158     2.314    stage_1_xw_real_reg_reg[11][4]
    SLICE_X106Y137       CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     2.408 r  stage_2_xw_real_reg_reg[11][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.408    stage_2_xw_real[11][5]
    SLICE_X106Y137       FDRE                                         r  stage_2_xw_real_reg_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.811     2.502    clk_IBUF_BUFG
    SLICE_X106Y137       FDRE                                         r  stage_2_xw_real_reg_reg[11][5]/C
                         clock pessimism             -0.270     2.231    
    SLICE_X106Y137       FDRE (Hold_fdre_C_D)         0.092     2.323    stage_2_xw_real_reg_reg[11][5]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 stage_1_xw_real_reg_reg[11][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            stage_2_xw_real_reg_reg[11][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.218ns (58.766%)  route 0.153ns (41.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.589     2.037    clk_IBUF_BUFG
    SLICE_X110Y136       FDRE                                         r  stage_1_xw_real_reg_reg[11][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDRE (Prop_fdre_C_Q)         0.118     2.155 r  stage_1_xw_real_reg_reg[11][2]/Q
                         net (fo=2, routed)           0.153     2.308    stage_1_xw_real_reg_reg[11][2]
    SLICE_X106Y136       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.100     2.408 r  stage_2_xw_real_reg_reg[11][3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.408    stage_2_xw_real[11][3]
    SLICE_X106Y136       FDRE                                         r  stage_2_xw_real_reg_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.810     2.501    clk_IBUF_BUFG
    SLICE_X106Y136       FDRE                                         r  stage_2_xw_real_reg_reg[11][3]/C
                         clock pessimism             -0.270     2.230    
    SLICE_X106Y136       FDRE (Hold_fdre_C_D)         0.092     2.322    stage_2_xw_real_reg_reg[11][3]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 stage_1_xw_real_reg_reg[11][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            stage_2_xw_real_reg_reg[11][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.218ns (57.813%)  route 0.159ns (42.187%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.591     2.039    clk_IBUF_BUFG
    SLICE_X110Y139       FDRE                                         r  stage_1_xw_real_reg_reg[11][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDRE (Prop_fdre_C_Q)         0.118     2.157 r  stage_1_xw_real_reg_reg[11][14]/Q
                         net (fo=2, routed)           0.159     2.316    stage_1_xw_real_reg_reg[11][14]
    SLICE_X106Y139       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.100     2.416 r  stage_2_xw_real_reg_reg[11][15]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.416    stage_2_xw_real[11][15]
    SLICE_X106Y139       FDRE                                         r  stage_2_xw_real_reg_reg[11][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.813     2.504    clk_IBUF_BUFG
    SLICE_X106Y139       FDRE                                         r  stage_2_xw_real_reg_reg[11][15]/C
                         clock pessimism             -0.270     2.233    
    SLICE_X106Y139       FDRE (Hold_fdre_C_D)         0.092     2.325    stage_2_xw_real_reg_reg[11][15]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 stage_1_xw_real_reg_reg[11][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            stage_2_xw_real_reg_reg[11][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.218ns (57.813%)  route 0.159ns (42.187%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.590     2.038    clk_IBUF_BUFG
    SLICE_X110Y137       FDRE                                         r  stage_1_xw_real_reg_reg[11][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y137       FDRE (Prop_fdre_C_Q)         0.118     2.156 r  stage_1_xw_real_reg_reg[11][6]/Q
                         net (fo=2, routed)           0.159     2.315    stage_1_xw_real_reg_reg[11][6]
    SLICE_X106Y137       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.100     2.415 r  stage_2_xw_real_reg_reg[11][7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.415    stage_2_xw_real[11][7]
    SLICE_X106Y137       FDRE                                         r  stage_2_xw_real_reg_reg[11][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.811     2.502    clk_IBUF_BUFG
    SLICE_X106Y137       FDRE                                         r  stage_2_xw_real_reg_reg[11][7]/C
                         clock pessimism             -0.270     2.231    
    SLICE_X106Y137       FDRE (Hold_fdre_C_D)         0.092     2.323    stage_2_xw_real_reg_reg[11][7]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 stage_1_xw_real_reg_reg[11][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            stage_2_xw_real_reg_reg[11][11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.218ns (57.430%)  route 0.162ns (42.570%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.591     2.039    clk_IBUF_BUFG
    SLICE_X110Y138       FDRE                                         r  stage_1_xw_real_reg_reg[11][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y138       FDRE (Prop_fdre_C_Q)         0.118     2.157 r  stage_1_xw_real_reg_reg[11][10]/Q
                         net (fo=2, routed)           0.162     2.319    stage_1_xw_real_reg_reg[11][10]
    SLICE_X106Y138       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.100     2.419 r  stage_2_xw_real_reg_reg[11][11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.419    stage_2_xw_real[11][11]
    SLICE_X106Y138       FDRE                                         r  stage_2_xw_real_reg_reg[11][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.813     2.504    clk_IBUF_BUFG
    SLICE_X106Y138       FDRE                                         r  stage_2_xw_real_reg_reg[11][11]/C
                         clock pessimism             -0.270     2.233    
    SLICE_X106Y138       FDRE (Hold_fdre_C_D)         0.092     2.325    stage_2_xw_real_reg_reg[11][11]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 stage_7_xw_real_reg_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            stage_8_xw_real_reg_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.192ns (42.527%)  route 0.259ns (57.473%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.552     2.000    clk_IBUF_BUFG
    SLICE_X100Y151       FDRE                                         r  stage_7_xw_real_reg_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y151       FDRE (Prop_fdre_C_Q)         0.118     2.118 r  stage_7_xw_real_reg_reg[2][15]/Q
                         net (fo=1, routed)           0.259     2.378    stage_7_xw_real_reg_reg[2][15]
    SLICE_X98Y148        LUT2 (Prop_lut2_I0_O)        0.028     2.406 r  stage_8_xw_real_reg[2][15]_i_2/O
                         net (fo=1, routed)           0.000     2.406    stage_8_xw_real_reg[2][15]_i_2_n_0
    SLICE_X98Y148        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.452 r  stage_8_xw_real_reg_reg[2][15]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.452    stage_8_xw_real[2][15]
    SLICE_X98Y148        FDRE                                         r  stage_8_xw_real_reg_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.825     2.516    clk_IBUF_BUFG
    SLICE_X98Y148        FDRE                                         r  stage_8_xw_real_reg_reg[2][15]/C
                         clock pessimism             -0.250     2.265    
    SLICE_X98Y148        FDRE (Hold_fdre_C_D)         0.092     2.357    stage_8_xw_real_reg_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 stage_7_xw_real_reg_reg[2][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            stage_8_xw_real_reg_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.196ns (42.092%)  route 0.270ns (57.908%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.148     0.148 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.274     1.422    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.448 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.552     2.000    clk_IBUF_BUFG
    SLICE_X100Y151       FDRE                                         r  stage_7_xw_real_reg_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y151       FDRE (Prop_fdre_C_Q)         0.118     2.118 r  stage_7_xw_real_reg_reg[2][12]/Q
                         net (fo=2, routed)           0.270     2.388    stage_7_xw_real_reg_reg[2][12]
    SLICE_X98Y148        LUT2 (Prop_lut2_I0_O)        0.028     2.416 r  stage_8_xw_real_reg[2][15]_i_5/O
                         net (fo=1, routed)           0.000     2.416    stage_8_xw_real_reg[2][15]_i_5_n_0
    SLICE_X98Y148        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.466 r  stage_8_xw_real_reg_reg[2][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.466    stage_8_xw_real[2][12]
    SLICE_X98Y148        FDRE                                         r  stage_8_xw_real_reg_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AU32                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AU32                 IBUF (Prop_ibuf_I_O)         0.315     0.315 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.346     1.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=3595, routed)        0.825     2.516    clk_IBUF_BUFG
    SLICE_X98Y148        FDRE                                         r  stage_8_xw_real_reg_reg[2][12]/C
                         clock pessimism             -0.250     2.265    
    SLICE_X98Y148        FDRE (Hold_fdre_C_D)         0.092     2.357    stage_8_xw_real_reg_reg[2][12]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X3Y12    multgen_L[0].multgen[10].mult_unit/temp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X3Y17    multgen_L[0].multgen[11].mult_unit/temp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X3Y14    multgen_L[0].multgen[12].mult_unit/temp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X3Y16    multgen_L[0].multgen[13].mult_unit/temp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X3Y19    multgen_L[0].multgen[14].mult_unit/temp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X3Y18    multgen_L[0].multgen[15].mult_unit/temp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X2Y13    multgen_L[0].multgen[5].mult_unit/temp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X2Y12    multgen_L[0].multgen[6].mult_unit/temp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X2Y14    multgen_L[0].multgen[7].mult_unit/temp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.772         8.000       5.228      DSP48_X3Y13    multgen_L[0].multgen[9].mult_unit/temp/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X92Y105  Batch_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X92Y105  Batch_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X54Y96   Batch_Count_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X54Y96   Batch_Count_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X54Y93   Batch_Count_reg[0]_rep__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X54Y93   Batch_Count_reg[0]_rep__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X74Y92   Batch_Count_reg[0]_rep__1/C
Low Pulse Width   Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X74Y92   Batch_Count_reg[0]_rep__1/C
Low Pulse Width   Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X62Y95   Batch_Count_reg[0]_rep__2/C
Low Pulse Width   Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X62Y95   Batch_Count_reg[0]_rep__2/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X92Y105  Batch_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X92Y105  Batch_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X54Y96   Batch_Count_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X54Y96   Batch_Count_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X54Y93   Batch_Count_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X54Y93   Batch_Count_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X74Y92   Batch_Count_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X74Y92   Batch_Count_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X62Y95   Batch_Count_reg[0]_rep__2/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X62Y95   Batch_Count_reg[0]_rep__2/C



