# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../VGA.gen/sources_1/ip/vga_bitmap/sim/vga_bitmap.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
