xst -intstyle ise -ifn "E:/Git/FPGA/USART_updated_3may/Sync_Reciver.xst" -ofn "E:/Git/FPGA/USART_updated_3may/Sync_Reciver.syr" 
xst -intstyle ise -ifn "E:/Git/FPGA/USART_updated_3may/Sync_Reciver.xst" -ofn "E:/Git/FPGA/USART_updated_3may/Sync_Reciver.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s250e-cp132-5 Sync_Reciver.ngc Sync_Reciver.ngd  
map -intstyle ise -p xc3s250e-cp132-5 -cm area -ir off -pr off -c 100 -o Sync_Reciver_map.ncd Sync_Reciver.ngd Sync_Reciver.pcf 
par -w -intstyle ise -ol high -t 1 Sync_Reciver_map.ncd Sync_Reciver.ncd Sync_Reciver.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Sync_Reciver.twx Sync_Reciver.ncd -o Sync_Reciver.twr Sync_Reciver.pcf 
vhdtdtfi -lib work E:/Git/FPGA/USART_updated_3may/Sync_Reciver.v -lang verilog -prj USART_updated_3may -o Sync_Reciver.spl -module Sync_Reciver -template C:/Xilinx/14.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e -w Sync_Reciver.spl E:/Git/FPGA/USART_updated_3may/Sync_Reciver.sym 
xst -intstyle ise -ifn "E:/Git/FPGA/USART_updated_3may/Sync_Reciver.xst" -ofn "E:/Git/FPGA/USART_updated_3may/Sync_Reciver.syr" 
xst -intstyle ise -ifn "E:/Git/FPGA/USART_updated_3may/Sync_Reciver.xst" -ofn "E:/Git/FPGA/USART_updated_3may/Sync_Reciver.syr" 
xst -intstyle ise -ifn "E:/Git/FPGA/USART_updated_3may/Sync_Reciver.xst" -ofn "E:/Git/FPGA/USART_updated_3may/Sync_Reciver.syr" 
vhdtdtfi -lib work E:/Git/FPGA/USART_updated_3may/Sync_Reciver.v -lang verilog -prj USART_updated_3may -o Sync_Reciver.spl -module Sync_Reciver -template C:/Xilinx/14.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e -w Sync_Reciver.spl E:/Git/FPGA/USART_updated_3may/Sync_Reciver.sym 
