/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:58 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_PCIE_0_EP_CFG_MSIX_H__
#define BCHP_PCIE_0_EP_CFG_MSIX_H__

/***************************************************************************
 *PCIE_0_EP_CFG_MSIX
 ***************************************************************************/
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP         0x004720a0 /* [RW] msix_cap */
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_TBL_OFF_BIR 0x004720a4 /* [RO] msix_tbl_off_bir */
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_PBA_BIR_OFF 0x004720a8 /* [RO] msix_pba_bir_off */

/***************************************************************************
 *MSIX_CAP - msix_cap
 ***************************************************************************/
/* PCIE_0_EP_CFG_MSIX :: MSIX_CAP :: MSIX_ENABLE [31:31] */
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP_MSIX_ENABLE_MASK          0x80000000
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP_MSIX_ENABLE_SHIFT         31
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP_MSIX_ENABLE_DEFAULT       0x00000000

/* PCIE_0_EP_CFG_MSIX :: MSIX_CAP :: FUNC_MASK [30:30] */
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP_FUNC_MASK_MASK            0x40000000
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP_FUNC_MASK_SHIFT           30
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP_FUNC_MASK_DEFAULT         0x00000000

/* PCIE_0_EP_CFG_MSIX :: MSIX_CAP :: RESERVED [29:27] */
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP_RESERVED_MASK             0x38000000
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP_RESERVED_SHIFT            27
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP_RESERVED_DEFAULT          0x00000000

/* PCIE_0_EP_CFG_MSIX :: MSIX_CAP :: TABLE_SIZE [26:16] */
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP_TABLE_SIZE_MASK           0x07ff0000
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP_TABLE_SIZE_SHIFT          16
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP_TABLE_SIZE_DEFAULT        0x00000000

/* PCIE_0_EP_CFG_MSIX :: MSIX_CAP :: MSIX_NEXT_CAP_PTR [15:08] */
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP_MSIX_NEXT_CAP_PTR_MASK    0x0000ff00
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP_MSIX_NEXT_CAP_PTR_SHIFT   8
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP_MSIX_NEXT_CAP_PTR_DEFAULT 0x000000ac

/* PCIE_0_EP_CFG_MSIX :: MSIX_CAP :: MSIX_CAP_ID [07:00] */
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP_MSIX_CAP_ID_MASK          0x000000ff
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP_MSIX_CAP_ID_SHIFT         0
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_CAP_MSIX_CAP_ID_DEFAULT       0x00000011

/***************************************************************************
 *MSIX_TBL_OFF_BIR - msix_tbl_off_bir
 ***************************************************************************/
/* PCIE_0_EP_CFG_MSIX :: MSIX_TBL_OFF_BIR :: TABLE_OFFSET [31:03] */
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_TBL_OFF_BIR_TABLE_OFFSET_MASK 0xfffffff8
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_TBL_OFF_BIR_TABLE_OFFSET_SHIFT 3
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_TBL_OFF_BIR_TABLE_OFFSET_DEFAULT 0x00000000

/* PCIE_0_EP_CFG_MSIX :: MSIX_TBL_OFF_BIR :: TABLE_BIR [02:00] */
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_TBL_OFF_BIR_TABLE_BIR_MASK    0x00000007
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_TBL_OFF_BIR_TABLE_BIR_SHIFT   0
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_TBL_OFF_BIR_TABLE_BIR_DEFAULT 0x00000000

/***************************************************************************
 *MSIX_PBA_BIR_OFF - msix_pba_bir_off
 ***************************************************************************/
/* PCIE_0_EP_CFG_MSIX :: MSIX_PBA_BIR_OFF :: PBA_OFFSET [31:03] */
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_PBA_BIR_OFF_PBA_OFFSET_MASK   0xfffffff8
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_PBA_BIR_OFF_PBA_OFFSET_SHIFT  3
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_PBA_BIR_OFF_PBA_OFFSET_DEFAULT 0x00000000

/* PCIE_0_EP_CFG_MSIX :: MSIX_PBA_BIR_OFF :: PBA_BIR [02:00] */
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_PBA_BIR_OFF_PBA_BIR_MASK      0x00000007
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_PBA_BIR_OFF_PBA_BIR_SHIFT     0
#define BCHP_PCIE_0_EP_CFG_MSIX_MSIX_PBA_BIR_OFF_PBA_BIR_DEFAULT   0x00000000

#endif /* #ifndef BCHP_PCIE_0_EP_CFG_MSIX_H__ */

/* End of File */
