-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
-- Date        : Thu Sep  9 10:03:18 2021
-- Host        : ugt-synth running 64-bit Ubuntu 16.04.7 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top rom_lut_calo_inv_dr_sq_3 -prefix
--               rom_lut_calo_inv_dr_sq_3_ rom_lut_calo_inv_dr_sq_3_sim_netlist.vhdl
-- Design      : rom_lut_calo_inv_dr_sq_3
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_3_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[13]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end rom_lut_calo_inv_dr_sq_3_blk_mem_gen_mux;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \douta[10]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[11]_INST_0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \douta[12]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[13]_INST_0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \douta[6]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[7]_INST_0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \douta[8]_INST_0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \douta[9]_INST_0\ : label is "soft_lutpair1";
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(4),
      I1 => sel_pipe,
      I2 => \douta[13]\(4),
      O => douta(4)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(5),
      I1 => sel_pipe,
      I2 => \douta[13]\(5),
      O => douta(5)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(6),
      I1 => sel_pipe,
      I2 => \douta[13]\(6),
      O => douta(6)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(7),
      I1 => sel_pipe,
      I2 => \douta[13]\(7),
      O => douta(7)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe,
      I2 => \douta[13]\(0),
      O => douta(0)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(1),
      I1 => sel_pipe,
      I2 => \douta[13]\(1),
      O => douta(1)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(2),
      I1 => sel_pipe,
      I2 => \douta[13]\(2),
      O => douta(2)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOADO(3),
      I1 => sel_pipe,
      I2 => \douta[13]\(3),
      O => douta(3)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"041F47D7D7E0C0CBC18AD7E2C42E59B448104727D730D4DB06DFE80B1E803363",
      INIT_01 => X"F2B5ED7C2830C086AF13D7DC18C3419807CF3282BE9A7E716B132836C7D4FDB3",
      INIT_02 => X"33B5E8278285D3B00019667FEB5C1E2E591047D2BD451485AAC97BDBFDCDD0E6",
      INIT_03 => X"ED533D7BBC3E17594EACF5FDDEBE25D9580F3D7BC144BE154007CA693AEFA800",
      INIT_04 => X"02633C11CC18A7CE37919835519925FC32607D6667846754E7AB99E6C761AD53",
      INIT_05 => X"0219811FA517F692DB23CFA86CAE7722426FE7BA61285D5362258D2A3412ACD8",
      INIT_06 => X"EBAEBFA09F668A75A55747D91DEE01E63DF42660A1CD4A9C6AC4F45FFA8C3AE7",
      INIT_07 => X"2B58DC9EEE366E14E224134A777D479C8133CCA349F684C54E404CCD55652CA1",
      INIT_08 => X"25E8CAEE87EF12E71AAC81CA8B20A74780A81F444335C20E2DB7AD7DBAAEE759",
      INIT_09 => X"BAEB5ED78D284B864DD258CFC6ACCDCF7AE8F44282845D4BFE50133EFD3CA48D",
      INIT_0A => X"898C982650FBC4A9B00F092114DEB80C8AD60727BBB830808B1B4F330872B86D",
      INIT_0B => X"A3DF3D0F49AF669C371B6410B70FDFB1B466ED11F5F5170D64DE41ED9B901134",
      INIT_0C => X"07C97B5E9728451769374AB59F7C1E9B5D647CF498445CDA714001FD7EC06053",
      INIT_0D => X"465960478CCB829CE04E4FC47836ACE0AD197632D27C2EF84DC5ADEBB646B2B8",
      INIT_0E => X"3C9BB3160A305FBDF86A50C7A0A1941EAB980AD665CA113F7F771880999C5582",
      INIT_0F => X"9081ED1F328283E0D4DAA401EBB8372340965811AEED99FBE10886257A515E41",
      INIT_10 => X"132581F3C1CA5CB8468BFE401FD28527D07B3D09826BBBD9A85372DD07D146AF",
      INIT_11 => X"1D63D07D0AE942EE1191A5E7AA3D680D1FCAD098CF5EE35CC4BE72C62582B21A",
      INIT_12 => X"F2590976ED261FA67E0DA9DCB4F261C208C41ED5332BC1684A738BC01B98CC2C",
      INIT_13 => X"5601FD097A4943D84513132BFF190973ACFD07C9925F59E3669A46A4D007B5A0",
      INIT_14 => X"D5D0809BA3E661F5FB835314DDD3ACF43C81EB581F32BCCD284BDBD2C61E5811",
      INIT_15 => X"D31FCED0966F3D78D7DA02F8AFA401807AD025D6038B499845F79A86A4E3FCA8",
      INIT_16 => X"C91804C4209664AEEEE3B848386BAAF6741E63CED533D10F50CD452A71A95589",
      INIT_17 => X"AD31ECA8AEB597BB5CA0C19B8532BA955D0758F26326043C2782DF69CE6C0001",
      INIT_18 => X"41D58F7AE602B597C11117DA1712142731EB7C41ECF42609987330B84C385539",
      INIT_19 => X"D07462B41ECF425F3E8D682EF685DA76918FD3DF1081F3D109E305CC2E69D522",
      INIT_1A => X"23C7ADFD31080ED65E2D8282EE119B8AD01E6E58040A8C99665F5F5CC2E130DF",
      INIT_1B => X"6D022B2AD08C965DBB5ED8282945FBEF62ACEC95EB425810478CA5F5CBC33B9A",
      INIT_1C => X"5B4F241EA3B41ED098CF33D78D27D85A6CEB258A8A8AD097A33CCF5F5E1CCD9A",
      INIT_1D => X"41B95D0601EB5658C98CE3EBCBA1F60C56E463B258F2581ED0AD7B5F344344A0",
      INIT_1E => X"7AB2562ADF1FDEDF2B42A441509997D74F1E58962AE5909132632BA047D7BCCC",
      INIT_1F => X"63AB7FCD6D065757AD1EBB31537276047407407AB419181960263D1F3D65F443",
      INIT_20 => X"0B8063BDFB7AD313107AEB54CA96098C1D3C756D063C9191D602182082633D1F",
      INIT_21 => X"FC791B91B96258ECE89BA8C41FD5FD1EC2E46D01D0641E6E6E62898F42597A32",
      INIT_22 => X"906D3C741896258AB41EB41ECFD5D602AAC906E462A8AB3B2AD18C41ECF3B98F",
      INIT_23 => X"74062418EAD3C7AC962A258F2AD08C4C4EB23AC8F1D0741907A8ECEDF258081E",
      INIT_24 => X"1D3BDD3C795896D31958ECAB7C4C7B20239A13AC831D467C79B962B3B2AE5907",
      INIT_25 => X"B1D3C22418E5895B959FD958F1EB3ADEC74FC790629B39B7FDEB7AD31EB3A247",
      INIT_26 => X"56C8FBDD3C64F1D463A890796D063ADEAB74FC7906245D3C7AB7ADEA257408EC",
      INIT_27 => X"3AB1E40624063AB3558EA13C755DFF64401DE5612AB795895891B918EB256256",
      INIT_28 => X"D3AB1D3F18EAB796C946256D3F23F1D3E406D39A1E56DEAC8FC8EB241896CE5B",
      INIT_29 => X"84901B7905DE56DE5B2406256DEAB740CD3F1890077AAC90189577AB2406396D",
      INIT_2A => X"6D8E55B74FC7795B795B79584AAC8956B23956DE40624F18EAB79588EB2256C8",
      INIT_2B => X"56C89001DE40623AB2241B7506DE406D5B63905C8EAB67AADD3C22402D3AF635",
      INIT_2C => X"0F0623956D9FAB1E0F0B4EACB8FFCB79406DD3EB1DE96C8E56DE40627FF223AA",
      INIT_2D => X"3945B2240062395B2240188E9AC88E553EAC624EBCB8EAB22505C93FC779006C",
      INIT_2E => X"279006D9E506C8E55B224007235001B634FAC6125058793C1C93FC623AAB2DE3",
      INIT_2F => X"6124EAF1DE3FF188E55B1D3956C774E4227A56C779006D9E96B6343C18893AAB",
      INIT_30 => X"6CB793EB1B78FAB188E405B774EA6AC66DDD3EBC727955B6343F1B74E556C722",
      INIT_31 => X"AF1878E556C7793FF18893AAB18778E4AC6224EABCB493FC1D9E4006D89E4FEA",
      INIT_32 => X"3FF0B224E55B188E4301B774E40016C6FFC6DD243F17224EAAC6234FAAF18722",
      INIT_33 => X"4EAABDB7490FF1B22794006C723493900EAF1B7793EBC62239405B622393EAAA",
      INIT_34 => X"D353FF1B2234FAAC6C89E4FAABC6CB219E9416C77790FF1B2224FAABC61C88DE",
      INIT_35 => X"774D4FFC1B72793EAF072DD24E43FAAA234E956B1D8D39556C61D24E50005AC1",
      INIT_36 => X"1C88D3A556B2D8D243EAF06D877748D3C889E9001A1889E43FF06D8778D39394",
      INIT_37 => X"C6CB74939556B18B78E4E9556BC5B2C6A1888D3A556F2D89E3E5015BC618B722",
      INIT_38 => X"FF1B1DDD393EABC6C76274D3A43EA9555ACB6234E50016C62D234E903FFC05AF",
      INIT_39 => X"AAAB071DDD24F9556B071C8B889E34D3005B187749394005B1B622278E4E4E93",
      INIT_3A => X"A40001B1B727493A50005AC6C6DB61CB0FFF06C7222793A555AF1B1CB7622227",
      INIT_3B => X"E7E50005B1B622279E93EA956ABF056B4E50005B1872379E43EA9AAF06F1B1B1",
      INIT_3C => X"278E53FEFC1B1B622234939394F943E54D3940F016C61C88D2490E503FEAAAA5",
      INIT_3D => X"7778E3E40FFC16C6CB621D22749E348DDDE393E955AB1718762378924E393939",
      INIT_3E => X"C87778D390EA55ABC1B1B2CB61D8761C2DDE24D0E95556BC6C61CB7622223777",
      INIT_3F => X"6CB21DE279E43A540015AF06B16C5B06B6DC89D24E43A955ABC1AC6C61B2C6DB",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => addra(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"EB864210FFFF12469D15B07E5E71B730FEEF159F6F9521138E61EE05D767D645",
      INIT_01 => X"EB86420FFFFF02469D15A07E5E71B730EEEF159F6F9410137E61EDF4C757C535",
      INIT_02 => X"EB85320FFEFF02469C05A06D5D60B630EDDE149E6E841F026D5FCCE3A535A312",
      INIT_03 => X"DA85310FEEEF01369C05AF6D4D60A62FDCCD038D4D72FEE15B3EAAC0831270DF",
      INIT_04 => X"DA75310FEEEEF1358BF49F5C4C5F951ECBBCE26C3B50DCCE280B778D4FDE2B89",
      INIT_05 => X"D97420FEDDDEF0247BF38E4B2B4D830DBAABD04A193EB99BF5D743490A78D512",
      INIT_06 => X"C96420EDDCCDEF136AE27D3A192C72EB9889BE27E70B8668C193FEF3A4126EAA",
      INIT_07 => X"B8531FECCBBCDE0258C16B18081A50C976568BF5B3D842247D4EA89D4DAAD500",
      INIT_08 => X"B7520EDCBAABCDF147BF4A07E6F83EA7433358C180940EEF28F84236C5114B64",
      INIT_09 => X"A741FDCAA99ABCE0269E38E5C4D60C742000259E4C50C99AD292DBBE4C879F98",
      INIT_0A => X"9630ECA988889ACE148C16C3A2A4E951FDDDF15A080B74347B2B6335A2DCD3CA",
      INIT_0B => X"852FDB98777789ACF26AF4A07F81B62EBA99BD15B3B51EDE04A3DA9B072F15EA",
      INIT_0C => X"730EB9876555679BD048C27E5D5E83EB865569C16D60B8668C2A41F15B5226E9",
      INIT_0D => X"52FCA86543334579BE15AF5B2A2B5FB74211247B180941FF1491A6459F8436D7",
      INIT_0E => X"41EB9653221223569CF37C28F7F81C730ECCDF26B293DA778B070B99C19535B4",
      INIT_0F => X"3FC9753200F0012469C059F5C3B4E83FB98789C05B3B62FEF16C5FCCE3A42370",
      INIT_10 => X"1EB85310FEDDEF0247AD26C28080A4EA74222369E4B4E96557B193FEF3A3003A",
      INIT_11 => X"0C9631FECCBBBCDF147AE38E5C4C5FA52FDCCDF37D4C51DBBD05D6200391DCE3",
      INIT_12 => X"EA741FDCA9999ABCE147B05B18F81B50C976679C05C3D73101490831027F977C",
      INIT_13 => X"C852FDB987666789BE048C17D4B3C60B7410F0248D3B3E96568C2A41F14B4103",
      INIT_14 => X"A730DB97654344568AD048D39F7F71B61EB999AC05A1A3FBAABF4B50EE17FA8A",
      INIT_15 => X"851EB9653211112357AD049E4B2A2B50B75322248C180940EDE15C4FCBD293F0",
      INIT_16 => X"62FC96420FEEEEF01369C05A06D4D6FA51ECAAACF38E5E8410026C4EA89C2A65",
      INIT_17 => X"40D9641FECBBBBBCE0258C05B18F7094FA74322369E4B3D842237C2B6435A1C9",
      INIT_18 => X"2EA741FDB9887789ACE148C16C2A1A3D830DBAABD049F70B74346B193FEF281C",
      INIT_19 => X"0C841FCA8654444568AC037C17D4C4D61C853111369E4B4E964469E6FA779E5F",
      INIT_1A => X"D952FC97532110112468BE27C17E5D60A50DA9889BE38F70B75458C2A41F0392",
      INIT_1B => X"B73FC96420FEDDDDE0146AD16C28F7F92D9520EEF137C3A3D854459E5E9768D4",
      INIT_1C => X"840C9631FDBA9999ABDF158C16C29081B50C9654568C06D5E953235A082ECD05",
      INIT_1D => X"61DA630DB9866555678ADF37B05B291A3D840DBAABD039F6F9520025A1A52126",
      INIT_1E => X"3FB730DA8643211112357AD15AF5B2A2B50B7410F0137B180940EDE04A1B7557",
      INIT_1F => X"0C840DA7420FEDCCDDF0258BF49E4B3B3D72DA754457AE39093EB99BE291C877",
      INIT_20 => X"D951D9631ECBA98889ABDF259D27D4B3B4E940DA989AC04A192C86557B070B87",
      INIT_21 => X"B62DA630DB97544334567ACF37B16C3B3C5FA62FDCCDF26B180A520F037D5EA7",
      INIT_22 => X"83EA63FC975310FFEFF02469C059F5B3A3C60B742000147B17F82EB99AE291B7",
      INIT_23 => X"50B73FC8531FDBAAAAABCE036AE27D3A2A3C61D96433358B06D5F9532248D4C7",
      INIT_24 => X"2D84FC852FCA8765545578ACF37B05B29192C62DA865579C05B2B50DAAAD16D7",
      INIT_25 => X"E950C841EB864210FFF012469CF38D3907F82C62EB98789CF39070B6311249F6",
      INIT_26 => X"B61D840DA741FECBAAAABCDF258C05B07E6E71B62FCA99ACE27D4C5FB8778B06",
      INIT_27 => X"83E951D952FDB97654445679BE148D28E5C4D60A62FCBAABD04907F940DCCD15",
      INIT_28 => X"5FA61D951EB864210FEEFF12469D059F5B2A2B4E951ECBBBCF26C292C7310025",
      INIT_29 => X"1C72D951DA741FDBA99889ABDF258C16B18F7092D840ECBBBDF37D4B4E963235",
      INIT_2A => X"E83E951D952FCA865432233468AD048D28E5C4D60B62FDBAABD038E4C5FB7545",
      INIT_2B => X"A50A61C841DA7531FEDCCCCDF0258BF48E4A191A4E940DBA99ACF38E5D60B865",
      INIT_2C => X"71C72D840C9520DB9876656679BD036AF4A06E5E71B62EB98789BE27D4C5FB75",
      INIT_2D => X"3E83E940C841DB864210FFFF01357AD15AF5B2A1A3D83FB9755679C05B2A3D95",
      INIT_2E => X"0A4FA50B73FC8530ECB998889ABDF148C05A07E5D6F94FB85422346AE39081B6",
      INIT_2F => X"C60B60C72EA730DB86432111123468BE26A05B29092B50B7420FFF136AF5C4D7",
      INIT_30 => X"92D71C72E952EB8520EDBAAAAABCE0258C05AF6C4B4D60B730DCBABDF26B17F8",
      INIT_31 => X"5F93D83E950C952FCA8654322234579BE26AF4A07E6E71B62EB876668AD16B29",
      INIT_32 => X"1B5F94E940C730C97420EDCBAABBCE0258BF38E3A18082B61C8531000247BF5B",
      INIT_33 => X"D71B5FA50B72EA741EB9764333334568BD048D17D3A2A2B5FA62FDBA9ABD038D",
      INIT_34 => X"93D71B50B61D951EB8531FDCBBABBCDF1369D15A06C3B3B5E94FB864323458BF",
      INIT_35 => X"6F92C71B61C83FB851FCA8654322234579BE259E39F5C4C4D71C841ECBAABDF2",
      INIT_36 => X"2B5E82C71C73EA62EB8531FDCBAAAABCDF136AD26B17D4C4C6F940C863211235",
      INIT_37 => X"E70A4E82D72D940C852FCA76432111123468BE159E39F5C4C4D71C73FCA87778",
      INIT_38 => X"A3C6F93D82D83FA62FB8530ECBA988889ACD0259C15A06C3B3B4E82E9620EDCC",
      INIT_39 => X"6F81B5E83D83E940C851EB975310FFFFF013479C038C17D3A292B4E83FB85310",
      INIT_3A => X"2B4D60A4E83D83FA62EB742FDB98765556789BD036AE38D3A08081A3E940C975",
      INIT_3B => X"E7092B5F93D83E940C840DA7531FEDCCBCCDE01469D049E3906D5D6F82D840CA",
      INIT_3C => X"A3B4E70A4E83D83EA51D9630DB97543221223467ACF26AF49F5B2A2A3C61B72F",
      INIT_3D => X"6E7092C5F93D82D83FA63FB8530ECB98877789ABDF258C049E4A07E6E7093E94",
      INIT_3E => X"2A3C5E70A4E82C72D840C841EB86420FEDDDDDEF1247AD049D28E4B291A3C60A",
      INIT_3F => X"E6F7092B5E82C71C72D951D9630DB975432222234579CE259D26C18E5C4C5E71",
      INIT_40 => X"A2A3C4D7093D71B61C72E952EB8520ECA987777789ACE0369D15AF5A17E6E6E7",
      INIT_41 => X"6E6E7092B4E71B50A50B72EA630CA7521FEDCBBBBCDE02479D048D27D3907F6F",
      INIT_42 => X"1A2A2B4D6F82C60A4FA50B73FB741EB97532100FF0012457AD037BF49E4A17F6",
      INIT_43 => X"D5D6E6F81A3C60A4E83E940B73FC8520DB98654333344679BDF259D15AF5B17E",
      INIT_44 => X"919192A3C5E70A4E82D72D84FB730C9641FDBA987767789ABDF247BE26B05B06",
      INIT_45 => X"5D5D5D5E7F82B4E82C61B61C83FB740DA7531FDCBAAAAAABCEF1369CF37B05AF",
      INIT_46 => X"190808192A3C5F82B50A4FA50B73FB741EB86421FEDDCCCDDE01357AD037BF38",
      INIT_47 => X"D4C4C4C4D5E7092C5F93D83D84FA62EB741EC9754210FFEEFF012468ADF36AD2",
      INIT_48 => X"908F7F7F8091A3C6F93C71B61C72E952EA741ECA86532110001123468ACF258B",
      INIT_49 => X"5C3B3A2A2B3C5D6092C60A4F94FA51D851DA741FCA87543221122335679BE036",
      INIT_4A => X"08F6E6D5D6E6F81A3C6F93D72C72D84FB730C9631ECA8764432222334578ACE0",
      INIT_4B => X"C3B291908191A2B4D6F92C60A5FA50B62EA62FB8530ECA87544322223345689B",
      INIT_4C => X"8F6D5C4C3B3C4C5E7092C5F93D72D72E940C841DA742FDB98654322222233457",
      INIT_4D => X"4B2908F7E6E6E7F8192C5E82B50A4FA50B72EA63FC9630ECA865432110000112",
      INIT_4E => X"07E5C3A2919191A2B3C5E71A4E82C71C72D940C840DA741FCA8653210FFEEEEE",
      INIT_4F => X"C2907E6D4C4C4C4C5D6F81A3D60A4E93E94FA61D952EB742FCA86421FEDCCBBB",
      INIT_50 => X"7E5C3A18F7F6E6E6F7F81A3C5F82C60B50A50C73EA62FB852FCA7531FECBA987",
      INIT_51 => X"3A17E5C3B29190809192A3C5E71A4E82C71C72D84FB73FB851EB9641FDCA8764",
      INIT_52 => X"F6C3A07E6D4C3B3B3B3B4C5E7093C60A4E83D83E940B73FB841EB8520DB97532",
      INIT_53 => X"B28F5C3A18F6E5D5D5D5D6E7092B4E71B5F94E94FA50C73FB730C9630DB86420",
      INIT_54 => X"7D4A17E5C3A1807F7F7F7F8092A3D6F92C60A4F94FA50C73EA62FB841EB8530E",
      INIT_55 => X"39F6C3907E5C3A29190809192A3C5E70A3D71B5FA4FA50B72E951D962FB852FC",
      INIT_56 => X"F5B18E5B2907E5C4B3A2A2A2B3C4D6F81B4E81B60A5FA50B61C84FB73FC851EB",
      INIT_57 => X"B17D3A07D4B2907E5D4C4C4C4C5D6E7092C5F82C60A4F94FA50B62D951D951DA",
      INIT_58 => X"7D39F5B28F6C3A1807E6D5D5D5D6E7F81A3C5F82C60A4E93E83E940B72E951D9",
      INIT_59 => X"39E4B17D4A17E5C3A1807F6E6E6E7F7092A3D6F82C5F93D82C72C72D84FA61D9",
      INIT_5A => X"F4A06C29F5C2906D4B2A1808F7F7F708192B4D6F82B5F82C61B50A50B61C72D9",
      INIT_5B => X"B06C28E4A07D4A18F6D4B2A19080808091A2B4D6F81B4E71B5F93E83D82D83E9",
      INIT_5C => X"7C28D39F5C28F5C2907E5C3B29191809191A2B4C5E71A3D6093D71B50A4F94F9",
      INIT_5D => X"38E39F5B17D3906D3A18F6D4B3A291919191A2B3C5E7092B5E81B5F93D71B50A",
      INIT_5E => X"F4AF5A06C28E4B17E4B2907E5C3B2A191919192A3B4D6E71A3C6F92C6F93D71B",
      INIT_5F => X"B06B16C27D39F5C28F5C3907E5D4B3A291919191A2A3C4D6F81A3D6F92C6F93D",
      INIT_60 => X"7C17C27D38E4A06D3906D3A18F6D4B3A2919180819192A3C4D6F81A3C6F82B5E",
      INIT_61 => X"38D38D38E4AF5B17E4A07D4B18F6D4C3A291808080808091A2B4C5E7092B4E70",
      INIT_62 => X"F49F49F4AF5B06C28E4B17E5B29F6D4C3A1908F7F7F7F7F7F8091A2B4D5E7092",
      INIT_63 => X"B05A05A05A06B17D39F5B28E5B2906D4B2A1807F6E6D5D5D5D6E6F7F8092A3C5",
      INIT_64 => X"7C16B16B06B17C28E39F6C28F5C2906D4B2908F6E5D4C4B3B3B3B3C4C5D5E6F7",
      INIT_65 => X"48D27C27C17C27D38E4A06C29F5C29F6D4B1907E5C4B3A2A1919191919191A2A",
      INIT_66 => X"059E38D28D27D28D39F4A06C29F5C29F6C3A18F6D4B2A1908F7E6E6D5D5D5D5D",
      INIT_67 => X"C15AF49E38D38D38E49F5B06C29F5B28F5C2907E5C3A18F7E5D4C3B3A2A19191",
      INIT_68 => X"8D16B05AF49E39E39E49F5B16C28F5B18E5B28F6C3A18F6D4C3A2908F7E6D5C4",
      INIT_69 => X"49E27C15AF49F49E49F4AF5B06C28E4B17D4A17E4B29F6D4B2907F6D4C3A2918",
      INIT_6A => X"15AE38C16B05AF49F49F4AF5B06C28E4A06D3906C3A07E4B2907E5C3A18F6E5C",
      INIT_6B => X"D16AF48D27B05AF5AF49F4AF5A06C17D39F5C28E5B18E5C2906D4B28F6D4B290",
      INIT_6C => X"9E27B049D27C16B05AF4AF4AF5A05B17D28E4A17D3906D3906D4A18E5C3907E5",
      INIT_6D => X"6AE37C059E37C16B05AF49F49F4AF5B06C27D39F5B28E4A17E4A17E4B28F5C39",
      INIT_6E => X"26BF38C15AE38C16B05AF49E49E49F4AF5B06C28E4A06C28E5B18E4B17E4B18E",
      INIT_6F => X"E37BF48C15AF38D16B05AF49E39E39E39E4AF5B16C28E4A06C28E5B17D4A07D3",
      INIT_70 => X"BF37B048D16AF38D16B05AF49E38D38D38D39E49F5A06C28E39F5B18E4A06C28",
      INIT_71 => X"7BF38C049D16AF38D16B049E38D27D27C27C27D28D39E4AF5B17D28E4A06C28E",
      INIT_72 => X"48C048C059D26AF38D16BF49E38D27C16B16B06B16C17C27D38E4AF5B16C28E3",
      INIT_73 => X"048C048C159D26AF38C16AF48D27C16B05AF5AF4AF4AF5AF5B06B16C27D38E49",
      INIT_74 => X"D148C048D159D26AF38C15AE38D16B05AF49E38D38D28D28D28D38E39E49F4AF",
      INIT_75 => X"9D159D159D159D26AE37C059E37C15AF49E38D27C16B06B05B05A05A05B05B05",
      INIT_76 => X"6AD159D159D159D16AE37B049D26B049E38C16B05AF49E38E38D27D27C27C17C",
      INIT_77 => X"26AD159D159D159D15AE26BF48D16AF38D16B059E38D27C16B05AF49F49E38D2",
      INIT_78 => X"F36AE159D159C059D159D26AF37C059E27C05AE38D16B05AF38D27C16B05AF49",
      INIT_79 => X"CF36AE159D148C048C059D15AE26BF48D16AF38D16BF49E27C16AF49E38C16B0",
      INIT_7A => X"8CF36AE159D048C048C048C059D16AE37B049D26BF49D27B059E37C16AF49D27",
      INIT_7B => X"58CF36AE159C048C047BF37C048C059D16AE37C059D27B049D27B049E27C059E",
      INIT_7C => X"258CF36AE159C048BF37BF37BF37BF38C049D16AE37B049D26BF48D16AF38C15",
      INIT_7D => X"E259CF36AD158C037BF36AE26AE26AE26BF37B048C159E26BF48C15AE27B048D",
      INIT_7E => X"BE258CF36AD148CF37AE26AD159D159D159D16AE26AF37B048D159E26BF37C04",
      INIT_7F => X"8BE258CF369D048BF26AD159D048C048C048C048C048D159D16AE26BF37B048C",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addra(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => douta(3 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"5A5C5E60636567696C6E7174777A7D8083868A8E91959A9EA2A7ACB1B6BCC2C8",
      INIT_01 => X"3233343536373839393A3B3C3E3F40414243454647494A4B4D4E505253555759",
      INIT_02 => X"5A5C5E60636567696C6E7174777A7D8083868A8E9195999EA2A7ACB1B6BCC2C8",
      INIT_03 => X"3233343536373838393A3B3C3E3F40414243454647494A4B4D4E505253555759",
      INIT_04 => X"5A5C5E60636567696C6E717477797D8083868A8D9195999EA2A7ACB1B6BCC2C8",
      INIT_05 => X"3233343536373838393A3B3C3E3F40414243454647494A4B4D4E505253555759",
      INIT_06 => X"5A5C5E60636567696C6E717476797C8083868A8D9195999EA2A7ACB1B6BCC1C7",
      INIT_07 => X"3233343536373838393A3B3C3E3F40414243454647484A4B4D4E505253555758",
      INIT_08 => X"5A5C5E60626567696C6E717476797C7F83868A8D9195999DA2A6ABB0B6BBC1C7",
      INIT_09 => X"3233343536373838393A3B3C3D3F40414243444647484A4B4D4E505153555758",
      INIT_0A => X"5A5C5E60626567696C6E717376797C7F8286898D9195999DA2A6ABB0B5BBC1C7",
      INIT_0B => X"3233343536373738393A3B3C3D3F40414243444647484A4B4D4E505153555758",
      INIT_0C => X"5A5C5E60626467696B6E717376797C7F8286898D9094989DA1A6ABB0B5BAC0C6",
      INIT_0D => X"3233343536373738393A3B3C3D3E40414243444647484A4B4D4E505153555658",
      INIT_0E => X"5A5C5E60626466696B6E707376797C7F8285898C9094989CA1A5AAAFB4BAC0C6",
      INIT_0F => X"3233343536363738393A3B3C3D3E40414243444647484A4B4D4E505153555658",
      INIT_10 => X"5A5C5E60626466696B6E707376787B7E8285888C9094989CA0A5AAAFB4B9BFC5",
      INIT_11 => X"3233343536363738393A3B3C3D3E3F414243444547484A4B4C4E4F5153545658",
      INIT_12 => X"5A5C5E60626466686B6D707375787B7E8185888C8F93979BA0A4A9AEB3B8BEC4",
      INIT_13 => X"3233343535363738393A3B3C3D3E3F41424344454748494B4C4E4F5153545658",
      INIT_14 => X"595B5D5F616466686B6D707275787B7E8184888B8F93979B9FA4A8ADB2B8BDC3",
      INIT_15 => X"3233343535363738393A3B3C3D3E3F40424344454748494B4C4E4F5152545658",
      INIT_16 => X"595B5D5F616366686A6D6F7275777A7D8184878B8E92969A9FA3A8ACB2B7BCC2",
      INIT_17 => X"3233343435363738393A3B3C3D3E3F40414344454648494B4C4D4F5152545657",
      INIT_18 => X"595B5D5F616365686A6C6F7274777A7D8083878A8E92959A9EA2A7ACB1B6BBC1",
      INIT_19 => X"3233343435363738393A3B3C3D3E3F40414344454648494A4C4D4F5052545557",
      INIT_1A => X"595B5D5F616365676A6C6F717477797C8083868A8D9195999DA1A6ABB0B5BAC0",
      INIT_1B => X"3233333435363738393A3B3C3D3E3F40414244454647494A4C4D4F5052535557",
      INIT_1C => X"595A5C5E60626567696C6E717376797C7F8286898D9094989CA1A5AAAFB4B9BF",
      INIT_1D => X"3233333435363738393A3B3C3D3E3F40414243454647494A4B4D4E5052535557",
      INIT_1E => X"585A5C5E60626467696B6E707376787B7E8285888C8F93979BA0A4A9AEB3B8BE",
      INIT_1F => X"3232333435363738393A3A3C3D3E3F40414243454647484A4B4D4E5051535556",
      INIT_20 => X"585A5C5E60626466686B6D707275787B7E8184888B8F92969A9FA3A8ADB2B7BC",
      INIT_21 => X"323233343536373838393A3B3C3D3F40414243444647484A4B4D4E5051535456",
      INIT_22 => X"58595B5D5F616366686A6D6F7275777A7D8084878A8E92969A9EA2A7ABB0B5BB",
      INIT_23 => X"323233343536363738393A3B3C3D3E3F41424344454748494B4C4E4F51525456",
      INIT_24 => X"57595B5D5F616365686A6C6F7174777A7D8083868A8D9195999DA1A5AAAFB4B9",
      INIT_25 => X"313233343535363738393A3B3C3D3E3F40424344454748494B4C4D4F51525456",
      INIT_26 => X"57595B5D5E61636567696C6E717376797C7F8285898C9094979CA0A4A9AEB3B8",
      INIT_27 => X"313233343435363738393A3B3C3D3E3F40414344454648494A4C4D4F50525455",
      INIT_28 => X"57585A5C5E60626467696B6E707375787B7E8184888B8F93969A9FA3A7ACB1B6",
      INIT_29 => X"313233343435363738393A3B3C3D3E3F40414244454647494A4B4D4E50525355",
      INIT_2A => X"56585A5C5E60626466686B6D707275787A7D8084878A8E9195999DA2A6ABAFB5",
      INIT_2B => X"313233333435363738393A3B3C3D3E3F40414243454647484A4B4D4E50515355",
      INIT_2C => X"5658595B5D5F616365686A6C6F7174777A7D808386898D9094989CA0A5A9AEB3",
      INIT_2D => X"31323233343536373838393A3B3C3D3F40414243444647484A4B4C4E4F515254",
      INIT_2E => X"5557595B5D5F61636567696C6E717376797C7F8285888C8F93979B9FA3A8ACB1",
      INIT_2F => X"31323233343536363738393A3B3C3D3E3F41424344454748494B4C4D4F515254",
      INIT_30 => X"5557595A5C5E60626467696B6D707375787B7E8184878B8E9295999DA2A6ABAF",
      INIT_31 => X"31313233343535363738393A3B3C3D3E3F40414344454648494A4C4D4F505253",
      INIT_32 => X"5556585A5C5E60626466686A6D6F7274777A7D808386898D9094989CA0A4A9AD",
      INIT_33 => X"31313233343435363738393A3B3C3D3E3F40414244454647494A4B4D4E505153",
      INIT_34 => X"545658595B5D5F616365676A6C6E717476797C7F8285888C8F93979A9FA3A7AC",
      INIT_35 => X"30313233333435363738393A3B3C3D3E3F40414243444647484A4B4C4E4F5153",
      INIT_36 => X"545557595B5D5E60626567696B6E707375787B7E8184878A8E9195999DA1A5AA",
      INIT_37 => X"3031323233343536373838393A3B3C3D3E4041424344454748494B4C4D4F5052",
      INIT_38 => X"535557585A5C5E60626466686B6D6F7274777A7D808386898D9094979B9FA4A8",
      INIT_39 => X"3031323233343536363738393A3B3C3D3E3F40414344454648494A4C4D4F5052",
      INIT_3A => X"535456585A5B5D5F616365686A6C6E717376797C7F8285888B8F92969A9EA2A6",
      INIT_3B => X"3031313233343535363738393A3B3C3D3E3F40414243454647494A4B4D4E5051",
      INIT_3C => X"52545657595B5D5F60636567696B6E707375787B7D8083878A8D9194989CA0A4",
      INIT_3D => X"3030313233343435363738393A3B3C3D3E3F4041424344464748494B4C4E4F51",
      INIT_3E => X"52535557585A5C5E60626466686A6D6F727477797C7F8285888C8F93969A9EA2",
      INIT_3F => X"303031323333343536373838393A3B3C3D3E3F41424344454648494A4C4D4F50",
      INIT_40 => X"51535456585A5B5D5F616365676A6C6E717376787B7E8184878A8E9195989CA0",
      INIT_41 => X"2F3031323233343536363738393A3B3C3D3E3F40414244454647494A4B4D4E50",
      INIT_42 => X"5152545557595B5C5E60626466696B6D707275777A7D808286898C8F93969A9E",
      INIT_43 => X"2F3031313233343535363738393A3B3C3D3E3F40414243444647484A4B4C4E4F",
      INIT_44 => X"5052535557585A5C5E60626466686A6C6F717376797B7E8184878A8E9195989C",
      INIT_45 => X"2F3030313233333435363738393A3A3B3C3D3E4041424344454748494A4C4D4F",
      INIT_46 => X"505153545658595B5D5F61636567696B6E707275777A7D808386898C8F93969A",
      INIT_47 => X"2F303031323233343536373738393A3B3C3D3E3F40414344454647494A4B4D4E",
      INIT_48 => X"4F5152545557595A5C5E60626466686A6D6F717476797C7E8184878A8E919498",
      INIT_49 => X"2F2F3031313233343535363738393A3B3C3D3E3F40414243444647484A4B4C4E",
      INIT_4A => X"4F5051535556585A5B5D5F61636567696B6E707375787A7D808386898C8F9296",
      INIT_4B => X"2E2F3031313233343435363738393A3B3B3C3D3F4041424344454648494A4C4D",
      INIT_4C => X"4E4F5152545657595B5C5E60626466686A6D6F717476797B7E8184878A8D9194",
      INIT_4D => X"2E2F303031323333343536373738393A3B3C3D3E3F40414244454647494A4B4D",
      INIT_4E => X"4D4F5052535557585A5C5D5F61636567696C6E707375777A7D808285888B8F92",
      INIT_4F => X"2E2F2F3031323233343535363738393A3B3C3D3E3F4041424344464748494B4C",
      INIT_50 => X"4D4E505153545657595B5D5E60626466686A6D6F717476797B7E8184878A8D90",
      INIT_51 => X"2E2E2F3031313233343435363738393A3B3B3C3D3E3F41424344454648494A4B",
      INIT_52 => X"4C4E4F5052545557585A5C5E5F61636567696B6E707275777A7C7F8285888B8E",
      INIT_53 => X"2E2E2F303031323333343536373738393A3B3C3D3E3F40414243454647484A4B",
      INIT_54 => X"4C4D4E505153545658595B5D5E60626466686A6D6F717376787B7D808386898C",
      INIT_55 => X"2D2E2F2F3031323233343535363738393A3B3C3D3E3F4041424344454748494A",
      INIT_56 => X"4B4C4E4F5152545557585A5C5E5F61636567696B6D70727477797C7F8184878A",
      INIT_57 => X"2D2E2F2F303131323334343536373839393A3B3C3D3E3F40414344454647484A",
      INIT_58 => X"4A4C4D4F505153545658595B5D5E60626466686A6C6E717375787A7D7F828588",
      INIT_59 => X"2D2E2E2F303031323333343536373738393A3B3C3D3E3F404142434446474849",
      INIT_5A => X"4A4B4C4E4F5152545557585A5C5D5F61636567696B6D6F727476797B7E808386",
      INIT_5B => X"2D2D2E2F2F3031323233343535363738393A3B3C3C3D3E3F4142434445464749",
      INIT_5C => X"494B4C4D4F505153545657595B5C5E60626466686A6C6E707275777A7C7F8184",
      INIT_5D => X"2D2D2E2E2F303131323333343536373838393A3B3C3D3E3F4041424344464748",
      INIT_5E => X"494A4B4D4E4F5152545557585A5C5D5F61636566686A6D6F717375787A7D7F82",
      INIT_5F => X"2C2D2E2E2F303031323233343536363738393A3B3C3D3E3F4041424344454647",
      INIT_60 => X"48494B4C4D4E505153545657595B5C5E6062636567696B6D6F727476797B7D80",
      INIT_61 => X"2C2D2D2E2F2F303131323334343536373839393A3B3C3D3E3F40414243454647",
      INIT_62 => X"47494A4B4C4E4F5152535556585A5B5D5F60626466686A6C6E70727577797C7E",
      INIT_63 => X"2C2C2D2E2E2F303031323333343536363738393A3B3C3D3E3F40414243444546",
      INIT_64 => X"4748494A4C4D4E505153545657595A5C5E5F61636567696B6D6F717375777A7C",
      INIT_65 => X"2C2C2D2D2E2F2F3031323233343535363738393A3A3B3C3D3E3F404142434546",
      INIT_66 => X"4647494A4B4C4E4F505253555658595B5C5E6062636567696B6D6F717476787A",
      INIT_67 => X"2B2C2D2D2E2E2F303131323333343536373738393A3B3C3D3E3F404142434445",
      INIT_68 => X"464748494A4C4D4E505152545557585A5B5D5F60626466686A6C6E7072747678",
      INIT_69 => X"2B2C2C2D2E2E2F303031323233343535363738393A3A3B3C3D3E3F4041424344",
      INIT_6A => X"454647484A4B4C4D4F505153545657595A5C5E5F61636566686A6C6E70727477",
      INIT_6B => X"2B2B2C2D2D2E2F2F303131323333343536373738393A3B3C3D3E3F4041424344",
      INIT_6C => X"44454748494A4B4D4E4F515253555658595B5C5E6062636567696B6D6F717375",
      INIT_6D => X"2B2B2C2C2D2E2E2F303031323233343535363738393A3A3B3C3D3E3F40414243",
      INIT_6E => X"4445464748494B4C4D4E505152545557585A5B5D5F6062646567696B6D6F7173",
      INIT_6F => X"2A2B2C2C2D2D2E2F2F303131323334343536373738393A3B3C3D3E3F40414243",
      INIT_70 => X"4344454648494A4B4C4E4F505253545657595A5C5D5F61626466686A6B6D6F71",
      INIT_71 => X"2A2B2B2C2C2D2E2E2F303031323233343535363738393A3A3B3C3D3E3F404142",
      INIT_72 => X"424445464748494A4C4D4E4F515253555658595B5C5E5F61636466686A6C6E70",
      INIT_73 => X"2A2A2B2C2C2D2D2E2F2F303131323334343536373738393A3B3C3D3E3E3F4041",
      INIT_74 => X"424344454647484A4B4C4D4E505152545557585A5B5D5E6061636567686A6C6E",
      INIT_75 => X"2A2A2B2B2C2D2D2E2E2F30303132323334353536373839393A3B3C3D3E3F4041",
      INIT_76 => X"41424344454748494A4B4C4E4F505153545657585A5B5D5E6062636567696A6C",
      INIT_77 => X"292A2B2B2C2C2D2D2E2F2F303131323334343536373738393A3B3C3C3D3E3F40",
      INIT_78 => X"4142434445464748494A4B4D4E4F505253545657595A5C5D5F6062646567696A",
      INIT_79 => X"292A2A2B2B2C2D2D2E2E2F30303132323334353536373839393A3B3C3D3E3F40",
      INIT_7A => X"404142434445464748494B4C4D4E50515253555658595A5C5D5F616264656769",
      INIT_7B => X"29292A2B2B2C2C2D2D2E2F2F303131323333343536363738393A3B3B3C3D3E3F",
      INIT_7C => X"3F4041424344454648494A4B4C4D4F50515254555658595B5C5E5F6162646667",
      INIT_7D => X"29292A2A2B2B2C2D2D2E2E2F30303132323334353536373838393A3B3C3D3E3E",
      INIT_7E => X"3F404142434445464748494A4B4C4E4F50515354555758595B5C5E5F61626466",
      INIT_7F => X"2829292A2B2B2C2C2D2D2E2F2F303131323333343536363738393A3A3B3C3D3E",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3E3F404142434445464748494A4C4D4E4F505253545557585A5B5C5E5F616264",
      INIT_01 => X"2829292A2A2B2B2C2D2D2E2E2F30303132323334343536373738393A3B3C3C3D",
      INIT_02 => X"3E3E3F4041424344454647484A4B4C4D4E4F515253545657585A5B5D5E5F6162",
      INIT_03 => X"282829292A2B2B2C2C2D2D2E2F2F30313132333334353536373839393A3B3C3D",
      INIT_04 => X"3D3E3F404142434344464748494A4B4C4D4E50515253545657585A5B5D5E5F61",
      INIT_05 => X"282829292A2A2B2B2C2C2D2E2E2F30303131323334343536363738393A3A3B3C",
      INIT_06 => X"3C3D3E3F404142434445464748494A4B4C4D4E50515253555657585A5B5D5E5F",
      INIT_07 => X"27282829292A2A2B2C2C2D2D2E2F2F30303132323334353536373738393A3B3C",
      INIT_08 => X"3C3D3D3E3F404142434445464748494A4B4C4D4F50515253555657595A5B5D5E",
      INIT_09 => X"27282829292A2A2B2B2C2C2D2E2E2F2F30313132333334353536373839393A3B",
      INIT_0A => X"3B3C3D3E3F3F404142434445464748494A4B4C4E4F50515253555657595A5B5C",
      INIT_0B => X"2727282829292A2A2B2B2C2D2D2E2E2F30303132323334343536363738393A3A",
      INIT_0C => X"3B3B3C3D3E3F40414142434445464748494A4C4D4E4F50515254555657585A5B",
      INIT_0D => X"2727282829292A2A2B2B2C2C2D2D2E2F2F30313132323334353536373738393A",
      INIT_0E => X"3A3B3C3C3D3E3F40414243444445464748494B4C4D4E4F50515253555657585A",
      INIT_0F => X"262727282829292A2A2B2B2C2D2D2E2E2F2F3031313233333435353637383839",
      INIT_10 => X"393A3B3C3D3D3E3F404142434445464748494A4B4C4D4E4F5051525355565758",
      INIT_11 => X"26272727282829292A2B2B2C2C2D2D2E2E2F3030313232333434353636373839",
      INIT_12 => X"393A3A3B3C3D3E3E3F404142434445464748494A4B4C4D4E4F50515253555657",
      INIT_13 => X"26262727282829292A2A2B2B2C2C2D2E2E2F2F30313132323334343536373738",
      INIT_14 => X"38393A3B3B3C3D3E3F3F404142434445464748494A4B4C4D4E4F505152535456",
      INIT_15 => X"2626262727282829292A2A2B2B2C2D2D2E2E2F2F303131323333343535363737",
      INIT_16 => X"3838393A3B3B3C3D3E3F40404142434445464748494A4B4C4D4E4F5051525354",
      INIT_17 => X"2526262727282829292A2A2B2B2C2C2D2D2E2E2F303031323233333435363637",
      INIT_18 => X"373839393A3B3C3C3D3E3F40404142434445464748494A4B4C4D4E4F50515253",
      INIT_19 => X"252526262727282829292A2A2B2B2C2C2D2E2E2F2F3030313232333434353636",
      INIT_1A => X"37373839393A3B3C3C3D3E3F40414142434445464748494A4B4C4D4E4F505152",
      INIT_1B => X"25252626272727282829292A2A2B2B2C2D2D2E2E2F2F30313132333334343536",
      INIT_1C => X"36373738393A3A3B3C3D3D3E3F40414142434445464748494A4A4B4C4D4E4F50",
      INIT_1D => X"25252526262727282829292A2A2B2B2C2C2D2D2E2E2F30303131323333343535",
      INIT_1E => X"3536373738393A3A3B3C3D3D3E3F4041414243444546474848494A4B4C4D4E4F",
      INIT_1F => X"2425252626262727282829292A2A2B2B2C2C2D2D2E2F2F303031323233333435",
      INIT_20 => X"353636373838393A3A3B3C3D3D3E3F4041414243444546474748494A4B4C4D4E",
      INIT_21 => X"242425252626272727282829292A2A2B2B2C2C2D2E2E2F2F3030313232333434",
      INIT_22 => X"34353636373838393A3A3B3C3D3D3E3F4041414243444546464748494A4B4C4D",
      INIT_23 => X"242425252526262727282829292A2A2B2B2C2C2D2D2E2E2F2F30313132323334",
      INIT_24 => X"3434353636373838393A3B3B3C3D3D3E3F4041414243444546464748494A4B4C",
      INIT_25 => X"23242425252626262727282829292A2A2B2B2C2C2D2D2E2E2F30303131323333",
      INIT_26 => X"333434353636373838393A3B3B3C3D3D3E3F4041414243444545464748494A4B",
      INIT_27 => X"2324242425252626272727282829292A2A2B2B2C2C2D2D2E2F2F303031313233",
      INIT_28 => X"33333435353636373838393A3B3B3C3D3D3E3F40404142434444454647484949",
      INIT_29 => X"232324242525252626272728282929292A2A2B2B2C2C2D2E2E2F2F3030313132",
      INIT_2A => X"3233333435353636373838393A3B3B3C3D3D3E3F404041424343444546474748",
      INIT_2B => X"232323242425252626262727282829292A2A2B2B2C2C2D2D2E2E2F2F30303132",
      INIT_2C => X"323233333435353637373838393A3B3B3C3D3D3E3F3F40414242434445464647",
      INIT_2D => X"22232324242425252626272727282829292A2A2B2B2C2C2D2D2E2E2F2F303031",
      INIT_2E => X"31323233333435353637373838393A3A3B3C3D3D3E3F3F404142424344454546",
      INIT_2F => X"2223232324242525252626272728282829292A2A2B2B2C2C2D2D2E2E2F2F3031",
      INIT_30 => X"3131323233333435353637373838393A3A3B3C3C3D3E3F3F4041414243444445",
      INIT_31 => X"222223232324242525252626272728282929292A2A2B2B2C2C2D2D2E2E2F2F30",
      INIT_32 => X"303131323233333435353636373838393A3A3B3C3C3D3E3E3F40404142434344",
      INIT_33 => X"222222232324242425252626262727282829292A2A2A2B2B2C2C2D2D2E2E2F30",
      INIT_34 => X"30303131323233333435353636373838393A3A3B3C3C3D3E3E3F404041424243",
      INIT_35 => X"21222223232324242425252626272727282829292A2A2B2B2B2C2C2D2D2E2F2F",
      INIT_36 => X"2F3030313132323333343535363637383839393A3B3B3C3D3D3E3F3F40414142",
      INIT_37 => X"2122222223232324242525252626272727282829292A2A2B2B2C2C2D2D2E2E2F",
      INIT_38 => X"2F2F3030313132323333343535363637383839393A3B3B3C3D3D3E3E3F404041",
      INIT_39 => X"212122222223232324242525252626272728282829292A2A2B2B2C2C2D2D2E2E",
      INIT_3A => X"2E2F2F3030313132323333343535363637373839393A3A3B3C3C3D3E3E3F4040",
      INIT_3B => X"21212122222223232424242525262626272728282829292A2A2B2B2C2C2D2D2E",
      INIT_3C => X"2E2E2F2F3030313132323333343435363637373838393A3A3B3B3C3D3D3E3F3F",
      INIT_3D => X"2021212122222323232424242525262626272728282929292A2A2B2B2C2C2D2D",
      INIT_3E => X"2D2E2E2F2F303031313232333334343535363737383839393A3B3B3C3C3D3E3E",
      INIT_3F => X"202121212222222323232424242525262626272728282929292A2A2B2B2C2C2D",
      INIT_40 => X"2D2D2E2E2F2F303031313232333334343535363637383839393A3A3B3C3C3D3D",
      INIT_41 => X"20202121212222222323232424252525262627272728282929292A2A2B2B2C2C",
      INIT_42 => X"2C2D2D2E2E2F2F303031313232333334343535363637373839393A3A3B3B3C3D",
      INIT_43 => X"2020202121212222222323232424252525262627272728282929292A2A2B2B2C",
      INIT_44 => X"2C2C2D2D2E2E2E2F2F303031313232333334353536363737383839393A3B3B3C",
      INIT_45 => X"1F2020202121212222222323242424252525262627272728282929292A2A2B2B",
      INIT_46 => X"2B2C2C2D2D2E2E2E2F2F303031313232333334343535363637383839393A3A3B",
      INIT_47 => X"1F2020202121212222222323232424242525252626272727282829292A2A2A2B",
      INIT_48 => X"2B2B2C2C2D2D2D2E2E2F2F30303131323233333434353536363737383839393A",
      INIT_49 => X"1F1F2020202121212222222323232424242525252626272727282829292A2A2A",
      INIT_4A => X"2A2B2B2C2C2D2D2D2E2E2F2F3030313132323333343435353636373738383939",
      INIT_4B => X"1F1F1F202020212121222222232323242424252526262627272728282929292A",
      INIT_4C => X"2A2A2B2B2C2C2C2D2D2E2E2F2F30303131313232333334343535363637373838",
      INIT_4D => X"1F1F1F1F20202021212122222223232324242425252626262727272828292929",
      INIT_4E => X"292A2A2B2B2C2C2C2D2D2E2E2F2F2F3030313132323333343435353636373738",
      INIT_4F => X"1E1F1F1F1F202020212121222222232323242424252526262627272728282929",
      INIT_50 => X"29292A2A2B2B2B2C2C2D2D2E2E2E2F2F30303131323233333334343535363637",
      INIT_51 => X"1E1E1F1F1F202020202121212222222323232424242525262626272727282829",
      INIT_52 => X"2929292A2A2B2B2B2C2C2D2D2D2E2E2F2F303031313132323333343435353636",
      INIT_53 => X"1E1E1E1F1F1F2020202021212122222223232324242425252626262727272828",
      INIT_54 => X"282929292A2A2B2B2B2C2C2D2D2D2E2E2F2F3030303131323233333334343535",
      INIT_55 => X"1E1E1E1E1F1F1F20202021212121222222232323242424252526262627272728",
      INIT_56 => X"28282829292A2A2A2B2B2C2C2C2D2D2E2E2F2F2F303031313132323333343435",
      INIT_57 => X"1D1E1E1E1E1F1F1F202020212121212222222323232424242525262626272727",
      INIT_58 => X"2728282829292A2A2A2B2B2C2C2C2D2D2E2E2E2F2F3030303131323233333334",
      INIT_59 => X"1D1D1E1E1E1F1F1F1F2020202121212222222223232324242425252626262727",
      INIT_5A => X"27272828282929292A2A2B2B2B2C2C2D2D2D2E2E2F2F2F303031313132323333",
      INIT_5B => X"1D1D1D1E1E1E1F1F1F1F20202021212122222222232323242424252525262627",
      INIT_5C => X"2627272828282929292A2A2B2B2B2C2C2C2D2D2E2E2E2F2F3030303131323232",
      INIT_5D => X"1D1D1D1D1E1E1E1F1F1F1F202020212121222222222323232424242525252626",
      INIT_5E => X"262627272728282929292A2A2A2B2B2C2C2C2D2D2D2E2E2F2F2F303031313132",
      INIT_5F => X"1C1D1D1D1D1E1E1E1F1F1F1F2020202121212222222223232324242425252526",
      INIT_60 => X"26262627272728282829292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F3030303131",
      INIT_61 => X"1C1C1D1D1D1E1E1E1E1F1F1F1F20202021212122222222232323242424252525",
      INIT_62 => X"252626262727272828282929292A2A2A2B2B2C2C2C2D2D2D2E2E2F2F2F303030",
      INIT_63 => X"1C1C1C1D1D1D1E1E1E1E1F1F1F1F202020212121222222222323232424242525",
      INIT_64 => X"25252626262727272828282929292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F2F30",
      INIT_65 => X"1C1C1C1D1D1D1D1E1E1E1E1F1F1F1F2020202121212122222223232324242425",
      INIT_66 => X"252525252626262727272828282929292A2A2B2B2B2C2C2C2D2D2D2E2E2E2F2F",
      INIT_67 => X"1C1C1C1C1D1D1D1D1E1E1E1E1F1F1F1F20202021212121222222232323242424",
      INIT_68 => X"24242525252626262727272828282929292A2A2A2B2B2B2C2C2C2D2D2D2E2E2E",
      INIT_69 => X"1B1C1C1C1C1D1D1D1D1E1E1E1E1F1F1F1F202020212121212222222323232424",
      INIT_6A => X"2424242525252626262727272828282929292A2A2A2B2B2B2C2C2C2D2D2D2E2E",
      INIT_6B => X"1B1B1C1C1C1C1D1D1D1D1E1E1E1E1F1F1F1F2020202121212122222223232323",
      INIT_6C => X"23242424252525262626262727272828282929292A2A2A2B2B2B2C2C2C2D2D2D",
      INIT_6D => X"1B1B1B1C1C1C1C1D1D1D1D1E1E1E1E1F1F1F1F20202021212121222222232323",
      INIT_6E => X"232324242425252525262626272727282828292929292A2A2A2B2B2B2C2C2C2D",
      INIT_6F => X"1B1B1B1B1C1C1C1C1D1D1D1D1E1E1E1E1F1F1F1F202020202121212222222223",
      INIT_70 => X"23232324242424252525262626272727272828282929292A2A2A2B2B2B2B2C2C",
      INIT_71 => X"1A1B1B1B1B1C1C1C1C1D1D1D1D1E1E1E1E1F1F1F1F2020202021212122222222",
      INIT_72 => X"222323232324242425252525262626272727282828282929292A2A2A2B2B2B2C",
      INIT_73 => X"1A1A1B1B1B1B1C1C1C1C1D1D1D1D1E1E1E1E1F1F1F1F20202020212121212222",
      INIT_74 => X"2222232323232424242425252526262627272727282828292929292A2A2A2B2B",
      INIT_75 => X"1A1A1A1B1B1B1B1C1C1C1C1D1D1D1D1E1E1E1E1F1F1F1F202020202121212122",
      INIT_76 => X"222222222323232424242425252526262626272727282828282929292A2A2A2A",
      INIT_77 => X"1A1A1A1A1B1B1B1B1C1C1C1C1D1D1D1D1E1E1E1E1E1F1F1F2020202021212121",
      INIT_78 => X"2122222222232323232424242525252526262626272727282828282929292A2A",
      INIT_79 => X"1A1A1A1A1A1B1B1B1B1C1C1C1C1D1D1D1D1D1E1E1E1E1F1F1F1F202020202121",
      INIT_7A => X"2121212222222323232324242424252525252626262727272728282829292929",
      INIT_7B => X"191A1A1A1A1A1B1B1B1B1C1C1C1C1D1D1D1D1D1E1E1E1E1F1F1F1F2020202021",
      INIT_7C => X"2121212122222222232323232424242525252526262626272727272828282929",
      INIT_7D => X"19191A1A1A1A1A1B1B1B1B1C1C1C1C1C1D1D1D1D1E1E1E1E1F1F1F1F20202020",
      INIT_7E => X"2021212121222222222323232324242424252525252626262627272728282828",
      INIT_7F => X"1919191A1A1A1A1A1B1B1B1B1C1C1C1C1C1D1D1D1D1E1E1E1E1F1F1F1F202020",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => addra(12),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_3_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end rom_lut_calo_inv_dr_sq_3_blk_mem_gen_generic_cstr;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_generic_cstr is
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.rom_lut_calo_inv_dr_sq_3_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[3].ram.r_n_0\,
      DOADO(6) => \ramloop[3].ram.r_n_1\,
      DOADO(5) => \ramloop[3].ram.r_n_2\,
      DOADO(4) => \ramloop[3].ram.r_n_3\,
      DOADO(3) => \ramloop[3].ram.r_n_4\,
      DOADO(2) => \ramloop[3].ram.r_n_5\,
      DOADO(1) => \ramloop[3].ram.r_n_6\,
      DOADO(0) => \ramloop[3].ram.r_n_7\,
      addra(0) => addra(12),
      clka => clka,
      douta(7 downto 0) => douta(13 downto 6),
      \douta[13]\(7) => \ramloop[2].ram.r_n_0\,
      \douta[13]\(6) => \ramloop[2].ram.r_n_1\,
      \douta[13]\(5) => \ramloop[2].ram.r_n_2\,
      \douta[13]\(4) => \ramloop[2].ram.r_n_3\,
      \douta[13]\(3) => \ramloop[2].ram.r_n_4\,
      \douta[13]\(2) => \ramloop[2].ram.r_n_5\,
      \douta[13]\(1) => \ramloop[2].ram.r_n_6\,
      \douta[13]\(0) => \ramloop[2].ram.r_n_7\
    );
\ramloop[0].ram.r\: entity work.rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0)
    );
\ramloop[1].ram.r\: entity work.\rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(5 downto 2)
    );
\ramloop[2].ram.r\: entity work.\rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\rom_lut_calo_inv_dr_sq_3_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOADO(7) => \ramloop[3].ram.r_n_0\,
      DOADO(6) => \ramloop[3].ram.r_n_1\,
      DOADO(5) => \ramloop[3].ram.r_n_2\,
      DOADO(4) => \ramloop[3].ram.r_n_3\,
      DOADO(3) => \ramloop[3].ram.r_n_4\,
      DOADO(2) => \ramloop[3].ram.r_n_5\,
      DOADO(1) => \ramloop[3].ram.r_n_6\,
      DOADO(0) => \ramloop[3].ram.r_n_7\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_3_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end rom_lut_calo_inv_dr_sq_3_blk_mem_gen_top;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_top is
begin
\valid.cstr\: entity work.rom_lut_calo_inv_dr_sq_3_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(13 downto 0) => douta(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
end rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.rom_lut_calo_inv_dr_sq_3_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(13 downto 0) => douta(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 13 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     5.80295 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "rom_lut_calo_inv_dr_sq_3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "rom_lut_calo_inv_dr_sq_3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 : entity is "yes";
end rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      douta(13 downto 0) => douta(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rom_lut_calo_inv_dr_sq_3 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of rom_lut_calo_inv_dr_sq_3 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of rom_lut_calo_inv_dr_sq_3 : entity is "rom_lut_calo_inv_dr_sq_3,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of rom_lut_calo_inv_dr_sq_3 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of rom_lut_calo_inv_dr_sq_3 : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end rom_lut_calo_inv_dr_sq_3;

architecture STRUCTURE of rom_lut_calo_inv_dr_sq_3 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.80295 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_calo_inv_dr_sq_3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_calo_inv_dr_sq_3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 8192;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 8192;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 14;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 14;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 8192;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 8192;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 14;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 14;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.rom_lut_calo_inv_dr_sq_3_blk_mem_gen_v8_4_4
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(13 downto 0) => B"00000000000000",
      dinb(13 downto 0) => B"00000000000000",
      douta(13 downto 0) => douta(13 downto 0),
      doutb(13 downto 0) => NLW_U0_doutb_UNCONNECTED(13 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(13 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(13 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(13 downto 0) => B"00000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
