// Seed: 1246370651
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8, id_9;
  assign module_1.id_5 = 0;
  wire id_10;
  tri  id_11;
  assign id_11 = 1'h0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output tri0 id_2,
    output supply0 id_3,
    output tri id_4,
    input wire id_5
);
  logic [7:0] id_7, id_8;
  assign id_7[1] = id_1;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_10;
  xor primCall (id_3, id_5, id_9, id_1, id_7, id_0, id_8);
  wire id_11;
endmodule
