Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Oct 23 12:32:27 2019
| Host         : EE10854 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.566        0.000                      0                13414       -0.166       -7.120                     43                13410        0.264        0.000                       0                  4943  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk100                            {0.000 5.000}        10.000          100.000         
  builder_mmcm_fb                 {0.000 5.000}        10.000          100.000         
  main_soclinux_soclinux_clkout0  {0.000 5.000}        10.000          100.000         
  main_soclinux_soclinux_clkout1  {0.000 2.500}        5.000           200.000         
  main_soclinux_soclinux_clkout2  {1.250 3.750}        5.000           200.000         
  main_soclinux_soclinux_clkout3  {0.000 2.500}        5.000           200.000         
  main_soclinux_soclinux_clkout4  {0.000 10.000}       20.000          50.000          
eth_rx_clk                        {0.000 40.000}       80.000          12.500          
eth_tx_clk                        {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                              3.000        0.000                       0                     1  
  builder_mmcm_fb                                                                                                                                                                   8.751        0.000                       0                     2  
  main_soclinux_soclinux_clkout0        1.566        0.000                      0                12733       -0.166       -7.120                     43                12733        3.750        0.000                       0                  4586  
  main_soclinux_soclinux_clkout1                                                                                                                                                    2.845        0.000                       0                    75  
  main_soclinux_soclinux_clkout2                                                                                                                                                    2.845        0.000                       0                     4  
  main_soclinux_soclinux_clkout3        2.527        0.000                      0                   13        0.142        0.000                      0                   13        0.264        0.000                       0                    10  
  main_soclinux_soclinux_clkout4                                                                                                                                                   17.845        0.000                       0                     2  
eth_rx_clk                             74.278        0.000                      0                  443        0.045        0.000                      0                  443       38.750        0.000                       0                   160  
eth_tx_clk                             72.456        0.000                      0                  221        0.041        0.000                      0                  221       39.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                main_soclinux_soclinux_clkout0        2.695        0.000                      0                    1                                                                        
                                main_soclinux_soclinux_clkout3        2.604        0.000                      0                    1                                                                        
                                eth_rx_clk                            1.812        0.000                      0                    1                                                                        
                                eth_tx_clk                            1.926        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                MMCME2_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  builder_mmcm_fb
  To Clock:  builder_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                MMCME2_ADV/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000               MMCME2_ADV/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout0
  To Clock:  main_soclinux_soclinux_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.566ns,  Total Violation        0.000ns
Hold  :           43  Failing Endpoints,  Worst Slack       -0.166ns,  Total Violation       -7.120ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 VexRiscv/MmuPlugin_ports_1_cache_3_virtualAddress_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_soclinux_clkout0 rise@10.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 3.137ns (37.951%)  route 5.129ns (62.049%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns = ( 13.445 - 10.000 ) 
    Source Clock Delay      (SCD):    3.856ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.066    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.154 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.803     2.957    main_soclinux_soclinux_clkout0
                         BUFG (Prop_bufg_I_O)         0.096     3.053 r  BUFG/O
                         net (fo=4584, unplaced)      0.803     3.856    VexRiscv/stageA_request_size_reg[1]
                         FDRE                                         r  VexRiscv/MmuPlugin_ports_1_cache_3_virtualAddress_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     4.334 r  VexRiscv/MmuPlugin_ports_1_cache_3_virtualAddress_1_reg[5]/Q
                         net (fo=1, unplaced)         0.965     5.299    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[31]_i_23_0[5]
                         LUT6 (Prop_lut6_I0_O)        0.295     5.594 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31]_i_30/O
                         net (fo=1, unplaced)         0.000     5.594    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31]_i_30_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.127 f  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_reg[31]_i_23/CO[3]
                         net (fo=2, unplaced)         0.759     6.886    VexRiscv/IBusCachedPlugin_cache/MmuPlugin_ports_1_cacheHits_313_out
                         LUT4 (Prop_lut4_I3_O)        0.124     7.010 f  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31]_i_11/O
                         net (fo=2, unplaced)         0.460     7.470    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[31]_i_11_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     7.594 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_8/O
                         net (fo=2, unplaced)         0.460     8.054    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_8_n_0
                         LUT5 (Prop_lut5_I4_O)        0.116     8.170 f  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_3/O
                         net (fo=26, unplaced)        0.515     8.685    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.809 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[21]_i_3/O
                         net (fo=10, unplaced)        0.775     9.584    VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[21]_i_3_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     9.708 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress[15]_i_1/O
                         net (fo=2, unplaced)         0.743    10.451    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_mmuBus_rsp_physicalAddress[15]
                         LUT6 (Prop_lut6_I1_O)        0.124    10.575 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_i_9/O
                         net (fo=1, unplaced)         0.000    10.575    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.108 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    11.108    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.360 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_i_2/CO[2]
                         net (fo=1, unplaced)         0.452    11.812    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_00
                         LUT2 (Prop_lut2_I1_O)        0.310    12.122 r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_i_1/O
                         net (fo=1, unplaced)         0.000    12.122    VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_hits_0
                         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.439    11.850    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.933 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.763    12.696    main_soclinux_soclinux_clkout0
                         BUFG (Prop_bufg_I_O)         0.091    12.787 r  BUFG/O
                         net (fo=4584, unplaced)      0.658    13.445    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
                         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg/C
                         clock pessimism              0.266    13.711    
                         clock uncertainty           -0.067    13.643    
                         FDRE (Setup_fdre_C_D)        0.044    13.687    VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg
  -------------------------------------------------------------------
                         required time                         13.687    
                         arrival time                         -12.122    
  -------------------------------------------------------------------
                         slack                                  1.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.166ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2/RST
                            (rising edge-triggered cell OSERDESE2 clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout0 rise@0.000ns - main_soclinux_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.147ns (30.283%)  route 0.338ns (69.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.364    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.414 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.338     0.752    main_soclinux_soclinux_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     0.778 r  BUFG/O
                         net (fo=4584, unplaced)      0.211     0.989    sys_clk
                         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     1.136 r  FDPE_1/Q
                         net (fo=1845, unplaced)      0.338     1.475    sys_rst
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2/RST
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.697    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.750 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.356     1.106    main_soclinux_soclinux_clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.135 r  BUFG/O
                         net (fo=4584, unplaced)      0.356     1.491    sys_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2/CLKDIV
                         clock pessimism             -0.357     1.134    
    OLOGIC_X1Y88         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     1.640    OSERDESE2
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                 -0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                mem_2_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360              MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                storage_13_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750                storage_13_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout1
  To Clock:  main_soclinux_soclinux_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845                BUFG_1/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360              MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout2
  To Clock:  main_soclinux_soclinux_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout2
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845                BUFG_2/I
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360              MMCME2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout3
  To Clock:  main_soclinux_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        2.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_soclinux_clkout3 rise@5.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.773ns (37.433%)  route 1.292ns (62.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 8.226 - 5.000 ) 
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.584     2.066    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.154 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.803     2.957    main_soclinux_soclinux_clkout3
                         BUFG (Prop_bufg_I_O)         0.096     3.053 r  BUFG_3/O
                         net (fo=8, unplaced)         0.584     3.637    clk200_clk
                         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     4.115 r  main_soclinux_soclinux_reset_counter_reg[0]/Q
                         net (fo=6, unplaced)         0.795     4.910    main_soclinux_soclinux_reset_counter[0]
                         LUT4 (Prop_lut4_I1_O)        0.295     5.205 r  main_soclinux_soclinux_reset_counter[3]_i_1/O
                         net (fo=4, unplaced)         0.497     5.702    main_soclinux_soclinux_reset_counter[3]_i_1_n_0
                         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.439     6.850    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     6.933 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.763     7.696    main_soclinux_soclinux_clkout3
                         BUFG (Prop_bufg_I_O)         0.091     7.787 r  BUFG_3/O
                         net (fo=8, unplaced)         0.439     8.226    clk200_clk
                         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[0]/C
                         clock pessimism              0.266     8.492    
                         clock uncertainty           -0.061     8.430    
                         FDSE (Setup_fdse_C_CE)      -0.202     8.228    main_soclinux_soclinux_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.228    
                         arrival time                          -5.702    
  -------------------------------------------------------------------
                         slack                                  2.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 main_soclinux_soclinux_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_soclinux_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_soclinux_clkout3 rise@0.000ns - main_soclinux_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.394ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     0.364    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.414 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.338     0.752    main_soclinux_soclinux_clkout3
                         BUFG (Prop_bufg_I_O)         0.026     0.778 r  BUFG_3/O
                         net (fo=8, unplaced)         0.114     0.892    clk200_clk
                         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     1.039 r  main_soclinux_soclinux_reset_counter_reg[2]/Q
                         net (fo=4, unplaced)         0.141     1.180    main_soclinux_soclinux_reset_counter[2]
                         LUT3 (Prop_lut3_I2_O)        0.098     1.278 r  main_soclinux_soclinux_reset_counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.278    main_soclinux_soclinux_reset_counter[2]_i_1_n_0
                         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.259     0.697    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.750 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.356     1.106    main_soclinux_soclinux_clkout3
                         BUFG (Prop_bufg_I_O)         0.029     1.135 r  BUFG_3/O
                         net (fo=8, unplaced)         0.259     1.394    clk200_clk
                         FDSE                                         r  main_soclinux_soclinux_reset_counter_reg[2]/C
                         clock pessimism             -0.357     1.037    
                         FDSE (Hold_fdse_C_D)         0.099     1.136    main_soclinux_soclinux_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775                IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                IDELAYCTRL/REFCLK
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000                FDPE_6/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000                FDPE_6/C



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_soclinux_clkout4
  To Clock:  main_soclinux_soclinux_clkout4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_soclinux_clkout4
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845               BUFG_4/I
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360              MMCME2_ADV/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       74.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.278ns  (required time - arrival time)
  Source:                 builder_xilinxmultiregimpl9_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            main_soclinux_ethphy_liteethphyrmiirx_converter_converter_strobe_all_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_rx_clk rise@80.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 1.509ns (27.204%)  route 4.038ns (72.796%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 80.439 - 80.000 ) 
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, unplaced)       0.584     0.584    eth_rx_clk
                         FDRE                                         r  builder_xilinxmultiregimpl9_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.062 r  builder_xilinxmultiregimpl9_regs1_reg[6]/Q
                         net (fo=1, unplaced)         0.965     2.027    builder_xilinxmultiregimpl9_regs1[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.322 r  storage_12_reg_i_8/O
                         net (fo=1, unplaced)         0.732     3.054    storage_12_reg_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.178 r  storage_12_reg_i_1/O
                         net (fo=4, unplaced)         0.473     3.651    main_soclinux_rx_cdc_asyncfifo_writable
                         LUT2 (Prop_lut2_I0_O)        0.124     3.775 r  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=4, unplaced)         0.473     4.248    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_3_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     4.372 f  main_soclinux_ethphy_liteethphyrmiirx_converter_converter_demux[1]_i_5/O
                         net (fo=1, unplaced)         0.449     4.821    main_soclinux_ethphy_liteethphyrmiirx_converter_converter_demux[1]_i_5_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     4.945 r  main_soclinux_ethphy_liteethphyrmiirx_converter_converter_demux[1]_i_3/O
                         net (fo=12, unplaced)        0.497     5.442    main_soclinux_ethphy_liteethphyrmiirx_converter_converter_load_part
                         LUT6 (Prop_lut6_I2_O)        0.124     5.566 r  main_soclinux_ethphy_liteethphyrmiirx_converter_converter_strobe_all_i_2/O
                         net (fo=1, unplaced)         0.449     6.015    main_soclinux_ethphy_liteethphyrmiirx_converter_converter_strobe_all64_out
                         LUT5 (Prop_lut5_I1_O)        0.116     6.131 r  main_soclinux_ethphy_liteethphyrmiirx_converter_converter_strobe_all_i_1/O
                         net (fo=1, unplaced)         0.000     6.131    main_soclinux_ethphy_liteethphyrmiirx_converter_converter_strobe_all_i_1_n_0
                         FDRE                                         r  main_soclinux_ethphy_liteethphyrmiirx_converter_converter_strobe_all_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     80.000    80.000 r  
                         BUFG                         0.000    80.000 r  BUFG_4/O
                         net (fo=161, unplaced)       0.439    80.439    eth_rx_clk
                         FDRE                                         r  main_soclinux_ethphy_liteethphyrmiirx_converter_converter_strobe_all_reg/C
                         clock pessimism              0.000    80.439    
                         clock uncertainty           -0.074    80.365    
                         FDRE (Setup_fdre_C_D)        0.044    80.409    main_soclinux_ethphy_liteethphyrmiirx_converter_converter_strobe_all_reg
  -------------------------------------------------------------------
                         required time                         80.409    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                 74.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl1_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            builder_xilinxmultiregimpl1_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.259ns
    Source Clock Delay      (SCD):    0.114ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, unplaced)       0.114     0.114    eth_rx_clk
                         FDRE                                         r  builder_xilinxmultiregimpl1_regs0_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.261 r  builder_xilinxmultiregimpl1_regs0_reg/Q
                         net (fo=1, unplaced)         0.081     0.342    builder_xilinxmultiregimpl1_regs0
                         FDRE                                         r  builder_xilinxmultiregimpl1_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG_4/O
                         net (fo=161, unplaced)       0.259     0.259    eth_rx_clk
                         FDRE                                         r  builder_xilinxmultiregimpl1_regs1_reg/C
                         clock pessimism              0.000     0.259    
                         FDRE (Hold_fdre_C_D)         0.038     0.297    builder_xilinxmultiregimpl1_regs1_reg
  -------------------------------------------------------------------
                         required time                         -0.297    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { BUFG_4/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         80.000      77.424               storage_12_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.000      38.750               storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.000      38.750               storage_10_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       72.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.456ns  (required time - arrival time)
  Source:                 main_soclinux_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (eth_tx_clk rise@80.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        6.759ns  (logic 1.673ns (24.753%)  route 5.086ns (75.247%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.658ns = ( 80.658 - 80.000 ) 
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
                         LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, unplaced)       0.803     0.803    eth_tx_clk
                         FDRE                                         r  main_soclinux_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.321 r  main_soclinux_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, unplaced)         0.976     2.297    main_soclinux_tx_cdc_graycounter1_q[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.592 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8/O
                         net (fo=1, unplaced)         0.449     3.041    FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_8_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     3.165 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_6/O
                         net (fo=2, unplaced)         0.460     3.625    main_soclinux_tx_cdc_asyncfifo_readable
                         LUT3 (Prop_lut3_I0_O)        0.124     3.749 f  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_3/O
                         net (fo=5, unplaced)         0.477     4.226    main_soclinux_padding_inserter_source_valid
                         LUT3 (Prop_lut3_I1_O)        0.124     4.350 f  FSM_sequential_builder_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=5, unplaced)         0.477     4.827    main_soclinux_crc32_inserter_source_valid
                         LUT6 (Prop_lut6_I5_O)        0.124     4.951 r  FSM_onehot_builder_liteethmaccrc32inserter_state[2]_i_4/O
                         net (fo=5, unplaced)         0.477     5.428    main_soclinux_preamble_inserter_sink_ready
                         LUT6 (Prop_lut6_I1_O)        0.124     5.552 r  main_soclinux_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, unplaced)         0.477     6.029    main_soclinux_tx_converter_converter_mux0
                         LUT3 (Prop_lut3_I0_O)        0.116     6.145 r  storage_11_reg_i_47/O
                         net (fo=9, unplaced)         0.490     6.635    main_soclinux_tx_converter_converter_mux
                         LUT6 (Prop_lut6_I1_O)        0.124     6.759 r  storage_11_reg_i_3/O
                         net (fo=2, unplaced)         0.803     7.562    main_soclinux_tx_cdc_graycounter1_q_next_binary[4]
                         RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     80.000    80.000 r  
                         LUT1                         0.000    80.000 r  eth_tx_clk_inst/O
                         net (fo=103, unplaced)       0.658    80.658    eth_tx_clk
                         RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.000    80.658    
                         clock uncertainty           -0.074    80.584    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    80.018    storage_11_reg
  -------------------------------------------------------------------
                         required time                         80.018    
                         arrival time                          -7.562    
  -------------------------------------------------------------------
                         slack                                 72.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 builder_xilinxmultiregimpl6_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            builder_xilinxmultiregimpl6_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.164ns (66.957%)  route 0.081ns (33.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    0.211ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
                         LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, unplaced)       0.211     0.211    eth_tx_clk
                         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.375 r  builder_xilinxmultiregimpl6_regs0_reg[0]/Q
                         net (fo=1, unplaced)         0.081     0.456    builder_xilinxmultiregimpl6_regs0[0]
                         FDRE                                         r  builder_xilinxmultiregimpl6_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
                         LUT1                         0.000     0.000 r  eth_tx_clk_inst/O
                         net (fo=103, unplaced)       0.356     0.356    eth_tx_clk
                         FDRE                                         r  builder_xilinxmultiregimpl6_regs1_reg[0]/C
                         clock pessimism              0.000     0.356    
                         FDRE (Hold_fdre_C_D)         0.059     0.415    builder_xilinxmultiregimpl6_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.415    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { eth_tx_clk_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         80.000      77.424               storage_11_reg/CLKARDCLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         40.000      39.500               FDPE_10/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         40.000      39.500               FDPE_10/C



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_soclinux_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.695ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_soclinux_clkout0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.085ns  (logic 0.000ns (0.000%)  route 0.085ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, unplaced)         0.085     0.085    builder_xilinxasyncresetsynchronizerimpl0_rst_meta
                         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.250 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     2.364    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.414 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.338     2.752    main_soclinux_soclinux_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     2.778 r  BUFG/O
                         net (fo=4584, unplaced)      0.211     2.989    sys_clk
                         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.989    
                         clock uncertainty           -0.150     2.840    
                         FDPE (Setup_fdpe_C_D)       -0.060     2.780    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.780    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  2.695    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        2.604ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 FDPE_6/Q
                            (internal pin)
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_soclinux_clkout3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.085ns  (logic 0.000ns (0.000%)  route 0.085ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  FDPE_6/Q
                         net (fo=1, unplaced)         0.085     0.085    builder_xilinxasyncresetsynchronizerimpl3_rst_meta
                         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.250 r  clk100_IBUF_inst/O
                         net (fo=1, unplaced)         0.114     2.364    clk100_IBUF
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.414 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.338     2.752    main_soclinux_soclinux_clkout3
                         BUFG (Prop_bufg_I_O)         0.026     2.778 r  BUFG_3/O
                         net (fo=8, unplaced)         0.114     2.892    clk200_clk
                         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.000     2.892    
                         clock uncertainty           -0.143     2.749    
                         FDPE (Setup_fdpe_C_D)       -0.060     2.689    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.689    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  2.604    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.812ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 FDPE_12/Q
                            (internal pin)
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.085ns  (logic 0.000ns (0.000%)  route 0.085ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.114ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  FDPE_12/Q
                         net (fo=1, unplaced)         0.085     0.085    builder_xilinxasyncresetsynchronizerimpl6_rst_meta
                         FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         BUFG                         0.000     2.000 r  BUFG_4/O
                         net (fo=161, unplaced)       0.114     2.114    eth_rx_clk
                         FDPE                                         r  FDPE_13/C
                         clock pessimism              0.000     2.114    
                         clock uncertainty           -0.157     1.957    
                         FDPE (Setup_fdpe_C_D)       -0.060     1.897    FDPE_13
  -------------------------------------------------------------------
                         required time                          1.897    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  1.812    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.926ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.085ns  (logic 0.000ns (0.000%)  route 0.085ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, unplaced)         0.085     0.085    builder_xilinxasyncresetsynchronizerimpl5_rst_meta
                         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
                         LUT1                         0.000     2.000 r  eth_tx_clk_inst/O
                         net (fo=103, unplaced)       0.211     2.211    eth_tx_clk
                         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.211    
                         clock uncertainty           -0.157     2.054    
                         FDPE (Setup_fdpe_C_D)       -0.043     2.011    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.011    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  1.926    





