INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_2/ex_5/ex_5.srcs/sources_1/new/and4_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and4_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_2/ex_5/ex_5.srcs/sources_1/new/and4_4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and4_4b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denis/Verilog_projects/Lab_2/ex_5/ex_5.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
