|Ozy_Janus
FX2_CLK => FX2_CLK~0.IN3
IFCLK => SLWR~reg0.CLK
IFCLK => Tx_read_clock.CLK
IFCLK => SLRD~reg0.CLK
IFCLK => SLOE~reg0.CLK
IFCLK => SLEN.CLK
IFCLK => FIFO_ADR[1]~reg0.CLK
IFCLK => FIFO_ADR[0]~reg0.CLK
IFCLK => state_FX[3].CLK
IFCLK => state_FX[2].CLK
IFCLK => state_FX[1].CLK
IFCLK => state_FX[0].CLK
IFCLK => RX_wait[7].CLK
IFCLK => RX_wait[6].CLK
IFCLK => RX_wait[5].CLK
IFCLK => RX_wait[4].CLK
IFCLK => RX_wait[3].CLK
IFCLK => RX_wait[2].CLK
IFCLK => RX_wait[1].CLK
IFCLK => RX_wait[0].CLK
IFCLK => Rx_register[15].CLK
IFCLK => Rx_register[14].CLK
IFCLK => Rx_register[13].CLK
IFCLK => Rx_register[12].CLK
IFCLK => Rx_register[11].CLK
IFCLK => Rx_register[10].CLK
IFCLK => Rx_register[9].CLK
IFCLK => Rx_register[8].CLK
IFCLK => Rx_register[7].CLK
IFCLK => Rx_register[6].CLK
IFCLK => Rx_register[5].CLK
IFCLK => Rx_register[4].CLK
IFCLK => Rx_register[3].CLK
IFCLK => Rx_register[2].CLK
IFCLK => Rx_register[1].CLK
IFCLK => Rx_register[0].CLK
IFCLK => TX_wait[7].CLK
IFCLK => TX_wait[6].CLK
IFCLK => TX_wait[5].CLK
IFCLK => TX_wait[4].CLK
IFCLK => TX_wait[3].CLK
IFCLK => TX_wait[2].CLK
IFCLK => TX_wait[1].CLK
IFCLK => TX_wait[0].CLK
IFCLK => syncd_write_used[10].CLK
CLK_24MHZ => CLK_24MHZ~0.IN1
FX2_FD[0] <= FX2_FD~31
FX2_FD[1] <= FX2_FD~30
FX2_FD[2] <= FX2_FD~29
FX2_FD[3] <= FX2_FD~28
FX2_FD[4] <= FX2_FD~27
FX2_FD[5] <= FX2_FD~26
FX2_FD[6] <= FX2_FD~25
FX2_FD[7] <= FX2_FD~24
FX2_FD[8] <= FX2_FD~23
FX2_FD[9] <= FX2_FD~22
FX2_FD[10] <= FX2_FD~21
FX2_FD[11] <= FX2_FD~20
FX2_FD[12] <= FX2_FD~19
FX2_FD[13] <= FX2_FD~18
FX2_FD[14] <= FX2_FD~17
FX2_FD[15] <= FX2_FD~16
FLAGA => Selector35.IN11
FLAGA => SLOE~0.OUTPUTSELECT
FLAGA => Selector33.IN8
FLAGA => LED[3].DATAIN
FLAGB => ~NO_FANOUT~
FLAGC => Tx_read_clock~0.OUTPUTSELECT
FLAGC => SLEN~0.OUTPUTSELECT
FLAGC => Selector34.IN7
FLAGC => SLWR~1.OUTPUTSELECT
FLAGC => Selector35.IN9
FLAGC => LED[1].DATAIN
SLWR <= SLWR~reg0.DB_MAX_OUTPUT_PORT_TYPE
SLRD <= SLRD~1.DB_MAX_OUTPUT_PORT_TYPE
SLOE <= SLOE~reg0.DB_MAX_OUTPUT_PORT_TYPE
PKEND <= <VCC>
FIFO_ADR[0] <= FIFO_ADR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ADR[1] <= FIFO_ADR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BCLK => BCLK~0.IN2
DOUT => q[0].DATAIN
LRCLK => Selector5.IN9
LRCLK => Selector5.IN10
LRCLK => Selector5.IN11
LRCLK => Selector4.IN2
LED[0] <= Rx_fifo:Rx_fifo.wrfull
LED[1] <= FLAGC.DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= have_sync.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= FLAGA.DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= <VCC>
LED[5] <= PTT_out.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= dot~0.DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= dash~0.DB_MAX_OUTPUT_PORT_TYPE
I_PWM_out <= I_PWM_accumulator[16].DB_MAX_OUTPUT_PORT_TYPE
Q_PWM_out <= Q_PWM_accumulator[16].DB_MAX_OUTPUT_PORT_TYPE
CBCLK <= CBCLK~0.DB_MAX_OUTPUT_PORT_TYPE
CLRCLK <= CLRCLK~0.DB_MAX_OUTPUT_PORT_TYPE
CDOUT => Tx_q[0].DATAIN
CDIN <= I2SAudioOut:I2SAO.outbit_o
DFS0 <= DFS0~0.DB_MAX_OUTPUT_PORT_TYPE
DFS1 <= DFS1~0.DB_MAX_OUTPUT_PORT_TYPE
PTT_in => PTT_in~0.IN1
AK_reset <= AK_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
dot => dot~0.IN1
dash => dash~0.IN1


|Ozy_Janus|clocks:clocks
clock => clock~0.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q


|Ozy_Janus|clocks:clocks|lpm_counter:lpm_counter_component
clock => cntr_tkh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_tkh:auto_generated.q[0]
q[1] <= cntr_tkh:auto_generated.q[1]
q[2] <= cntr_tkh:auto_generated.q[2]
q[3] <= cntr_tkh:auto_generated.q[3]
q[4] <= cntr_tkh:auto_generated.q[4]
q[5] <= cntr_tkh:auto_generated.q[5]
q[6] <= cntr_tkh:auto_generated.q[6]
q[7] <= cntr_tkh:auto_generated.q[7]
q[8] <= cntr_tkh:auto_generated.q[8]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Ozy_Janus|clocks:clocks|lpm_counter:lpm_counter_component|cntr_tkh:auto_generated
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT


|Ozy_Janus|Rx_fifo:Rx_fifo
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdfull <= dcfifo:dcfifo_component.rdfull
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
rdusedw[11] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw
wrusedw[11] <= dcfifo:dcfifo_component.wrusedw


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_3ob1:auto_generated.data[0]
data[1] => dcfifo_3ob1:auto_generated.data[1]
data[2] => dcfifo_3ob1:auto_generated.data[2]
data[3] => dcfifo_3ob1:auto_generated.data[3]
data[4] => dcfifo_3ob1:auto_generated.data[4]
data[5] => dcfifo_3ob1:auto_generated.data[5]
data[6] => dcfifo_3ob1:auto_generated.data[6]
data[7] => dcfifo_3ob1:auto_generated.data[7]
data[8] => dcfifo_3ob1:auto_generated.data[8]
data[9] => dcfifo_3ob1:auto_generated.data[9]
data[10] => dcfifo_3ob1:auto_generated.data[10]
data[11] => dcfifo_3ob1:auto_generated.data[11]
data[12] => dcfifo_3ob1:auto_generated.data[12]
data[13] => dcfifo_3ob1:auto_generated.data[13]
data[14] => dcfifo_3ob1:auto_generated.data[14]
data[15] => dcfifo_3ob1:auto_generated.data[15]
q[0] <= dcfifo_3ob1:auto_generated.q[0]
q[1] <= dcfifo_3ob1:auto_generated.q[1]
q[2] <= dcfifo_3ob1:auto_generated.q[2]
q[3] <= dcfifo_3ob1:auto_generated.q[3]
q[4] <= dcfifo_3ob1:auto_generated.q[4]
q[5] <= dcfifo_3ob1:auto_generated.q[5]
q[6] <= dcfifo_3ob1:auto_generated.q[6]
q[7] <= dcfifo_3ob1:auto_generated.q[7]
q[8] <= dcfifo_3ob1:auto_generated.q[8]
q[9] <= dcfifo_3ob1:auto_generated.q[9]
q[10] <= dcfifo_3ob1:auto_generated.q[10]
q[11] <= dcfifo_3ob1:auto_generated.q[11]
q[12] <= dcfifo_3ob1:auto_generated.q[12]
q[13] <= dcfifo_3ob1:auto_generated.q[13]
q[14] <= dcfifo_3ob1:auto_generated.q[14]
q[15] <= dcfifo_3ob1:auto_generated.q[15]
rdclk => dcfifo_3ob1:auto_generated.rdclk
rdreq => dcfifo_3ob1:auto_generated.rdreq
wrclk => dcfifo_3ob1:auto_generated.wrclk
wrreq => dcfifo_3ob1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= <UNC>
rdfull <= dcfifo_3ob1:auto_generated.rdfull
wrempty <= <GND>
wrfull <= dcfifo_3ob1:auto_generated.wrfull
rdusedw[0] <= dcfifo_3ob1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_3ob1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_3ob1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_3ob1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_3ob1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_3ob1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_3ob1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_3ob1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_3ob1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_3ob1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_3ob1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_3ob1:auto_generated.rdusedw[11]
wrusedw[0] <= dcfifo_3ob1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_3ob1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_3ob1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_3ob1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_3ob1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_3ob1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_3ob1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_3ob1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_3ob1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_3ob1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_3ob1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_3ob1:auto_generated.wrusedw[11]


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated
data[0] => altsyncram_vpu:fifo_ram.data_a[0]
data[1] => altsyncram_vpu:fifo_ram.data_a[1]
data[2] => altsyncram_vpu:fifo_ram.data_a[2]
data[3] => altsyncram_vpu:fifo_ram.data_a[3]
data[4] => altsyncram_vpu:fifo_ram.data_a[4]
data[5] => altsyncram_vpu:fifo_ram.data_a[5]
data[6] => altsyncram_vpu:fifo_ram.data_a[6]
data[7] => altsyncram_vpu:fifo_ram.data_a[7]
data[8] => altsyncram_vpu:fifo_ram.data_a[8]
data[9] => altsyncram_vpu:fifo_ram.data_a[9]
data[10] => altsyncram_vpu:fifo_ram.data_a[10]
data[11] => altsyncram_vpu:fifo_ram.data_a[11]
data[12] => altsyncram_vpu:fifo_ram.data_a[12]
data[13] => altsyncram_vpu:fifo_ram.data_a[13]
data[14] => altsyncram_vpu:fifo_ram.data_a[14]
data[15] => altsyncram_vpu:fifo_ram.data_a[15]
q[0] <= altsyncram_vpu:fifo_ram.q_b[0]
q[1] <= altsyncram_vpu:fifo_ram.q_b[1]
q[2] <= altsyncram_vpu:fifo_ram.q_b[2]
q[3] <= altsyncram_vpu:fifo_ram.q_b[3]
q[4] <= altsyncram_vpu:fifo_ram.q_b[4]
q[5] <= altsyncram_vpu:fifo_ram.q_b[5]
q[6] <= altsyncram_vpu:fifo_ram.q_b[6]
q[7] <= altsyncram_vpu:fifo_ram.q_b[7]
q[8] <= altsyncram_vpu:fifo_ram.q_b[8]
q[9] <= altsyncram_vpu:fifo_ram.q_b[9]
q[10] <= altsyncram_vpu:fifo_ram.q_b[10]
q[11] <= altsyncram_vpu:fifo_ram.q_b[11]
q[12] <= altsyncram_vpu:fifo_ram.q_b[12]
q[13] <= altsyncram_vpu:fifo_ram.q_b[13]
q[14] <= altsyncram_vpu:fifo_ram.q_b[14]
q[15] <= altsyncram_vpu:fifo_ram.q_b[15]
rdclk => a_graycounter_r96:rdptr_g1p.clock
rdclk => altsyncram_vpu:fifo_ram.clock1
rdclk => alt_synch_pipe_b97:rdfull_reg.clock
rdclk => dffpipe_n09:rs_brp.clock
rdclk => dffpipe_n09:rs_bwp.clock
rdclk => alt_synch_pipe_408:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => previous_rdempty.CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= rdempty_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= alt_synch_pipe_b97:rdfull_reg.q[0]
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_lk6:wrptr_g1p.clock
wrclk => a_graycounter_mk6:wrptr_gp.clock
wrclk => altsyncram_vpu:fifo_ram.clock0
wrclk => alt_synch_pipe_c97:wrempty_reg.clock
wrclk => dffpipe_n09:ws_brp.clock
wrclk => dffpipe_n09:ws_bwp.clock
wrclk => alt_synch_pipe_508:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => previous_wrfull.CLK
wrempty <= int_wrempty.DB_MAX_OUTPUT_PORT_TYPE
wrfull <= wrfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_gray2bin_ndb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_gray2bin_ndb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_gray2bin_ndb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_gray2bin_ndb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_r96:rdptr_g1p
aclr => counter_ffa[12].ACLR
aclr => counter_ffa[11].ACLR
aclr => counter_ffa[10].ACLR
aclr => counter_ffa[9].ACLR
aclr => counter_ffa[8].ACLR
aclr => counter_ffa[7].ACLR
aclr => counter_ffa[6].ACLR
aclr => counter_ffa[5].ACLR
aclr => counter_ffa[4].ACLR
aclr => counter_ffa[3].ACLR
aclr => counter_ffa[2].ACLR
aclr => counter_ffa[1].ACLR
aclr => counter_ffa[0].ACLR
aclr => parity_ff.ACLR
clock => counter_ffa[12].CLK
clock => counter_ffa[11].CLK
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].REGOUT
q[1] <= counter_ffa[1].REGOUT
q[2] <= counter_ffa[2].REGOUT
q[3] <= counter_ffa[3].REGOUT
q[4] <= counter_ffa[4].REGOUT
q[5] <= counter_ffa[5].REGOUT
q[6] <= counter_ffa[6].REGOUT
q[7] <= counter_ffa[7].REGOUT
q[8] <= counter_ffa[8].REGOUT
q[9] <= counter_ffa[9].REGOUT
q[10] <= counter_ffa[10].REGOUT
q[11] <= counter_ffa[11].REGOUT
q[12] <= counter_ffa[12].REGOUT


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_lk6:wrptr_g1p
clock => counter_ffa[12].CLK
clock => counter_ffa[11].CLK
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= power_modified_counter_values[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].REGOUT
q[2] <= counter_ffa[2].REGOUT
q[3] <= counter_ffa[3].REGOUT
q[4] <= counter_ffa[4].REGOUT
q[5] <= counter_ffa[5].REGOUT
q[6] <= counter_ffa[6].REGOUT
q[7] <= counter_ffa[7].REGOUT
q[8] <= counter_ffa[8].REGOUT
q[9] <= counter_ffa[9].REGOUT
q[10] <= counter_ffa[10].REGOUT
q[11] <= counter_ffa[11].REGOUT
q[12] <= counter_ffa[12].REGOUT


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|a_graycounter_mk6:wrptr_gp
clock => counter_ffa[12].CLK
clock => counter_ffa[11].CLK
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].REGOUT
q[1] <= counter_ffa[1].REGOUT
q[2] <= counter_ffa[2].REGOUT
q[3] <= counter_ffa[3].REGOUT
q[4] <= counter_ffa[4].REGOUT
q[5] <= counter_ffa[5].REGOUT
q[6] <= counter_ffa[6].REGOUT
q[7] <= counter_ffa[7].REGOUT
q[8] <= counter_ffa[8].REGOUT
q[9] <= counter_ffa[9].REGOUT
q[10] <= counter_ffa[10].REGOUT
q[11] <= counter_ffa[11].REGOUT
q[12] <= counter_ffa[12].REGOUT


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram
address_a[0] => altsyncram_aec1:altsyncram4.address_b[0]
address_a[1] => altsyncram_aec1:altsyncram4.address_b[1]
address_a[2] => altsyncram_aec1:altsyncram4.address_b[2]
address_a[3] => altsyncram_aec1:altsyncram4.address_b[3]
address_a[4] => altsyncram_aec1:altsyncram4.address_b[4]
address_a[5] => altsyncram_aec1:altsyncram4.address_b[5]
address_a[6] => altsyncram_aec1:altsyncram4.address_b[6]
address_a[7] => altsyncram_aec1:altsyncram4.address_b[7]
address_a[8] => altsyncram_aec1:altsyncram4.address_b[8]
address_a[9] => altsyncram_aec1:altsyncram4.address_b[9]
address_a[10] => altsyncram_aec1:altsyncram4.address_b[10]
address_a[11] => altsyncram_aec1:altsyncram4.address_b[11]
address_b[0] => altsyncram_aec1:altsyncram4.address_a[0]
address_b[1] => altsyncram_aec1:altsyncram4.address_a[1]
address_b[2] => altsyncram_aec1:altsyncram4.address_a[2]
address_b[3] => altsyncram_aec1:altsyncram4.address_a[3]
address_b[4] => altsyncram_aec1:altsyncram4.address_a[4]
address_b[5] => altsyncram_aec1:altsyncram4.address_a[5]
address_b[6] => altsyncram_aec1:altsyncram4.address_a[6]
address_b[7] => altsyncram_aec1:altsyncram4.address_a[7]
address_b[8] => altsyncram_aec1:altsyncram4.address_a[8]
address_b[9] => altsyncram_aec1:altsyncram4.address_a[9]
address_b[10] => altsyncram_aec1:altsyncram4.address_a[10]
address_b[11] => altsyncram_aec1:altsyncram4.address_a[11]
addressstall_b => altsyncram_aec1:altsyncram4.addressstall_a
clock0 => altsyncram_aec1:altsyncram4.clock1
clock1 => altsyncram_aec1:altsyncram4.clock0
clocken1 => altsyncram_aec1:altsyncram4.clocken0
data_a[0] => altsyncram_aec1:altsyncram4.data_b[0]
data_a[1] => altsyncram_aec1:altsyncram4.data_b[1]
data_a[2] => altsyncram_aec1:altsyncram4.data_b[2]
data_a[3] => altsyncram_aec1:altsyncram4.data_b[3]
data_a[4] => altsyncram_aec1:altsyncram4.data_b[4]
data_a[5] => altsyncram_aec1:altsyncram4.data_b[5]
data_a[6] => altsyncram_aec1:altsyncram4.data_b[6]
data_a[7] => altsyncram_aec1:altsyncram4.data_b[7]
data_a[8] => altsyncram_aec1:altsyncram4.data_b[8]
data_a[9] => altsyncram_aec1:altsyncram4.data_b[9]
data_a[10] => altsyncram_aec1:altsyncram4.data_b[10]
data_a[11] => altsyncram_aec1:altsyncram4.data_b[11]
data_a[12] => altsyncram_aec1:altsyncram4.data_b[12]
data_a[13] => altsyncram_aec1:altsyncram4.data_b[13]
data_a[14] => altsyncram_aec1:altsyncram4.data_b[14]
data_a[15] => altsyncram_aec1:altsyncram4.data_b[15]
q_b[0] <= altsyncram_aec1:altsyncram4.q_a[0]
q_b[1] <= altsyncram_aec1:altsyncram4.q_a[1]
q_b[2] <= altsyncram_aec1:altsyncram4.q_a[2]
q_b[3] <= altsyncram_aec1:altsyncram4.q_a[3]
q_b[4] <= altsyncram_aec1:altsyncram4.q_a[4]
q_b[5] <= altsyncram_aec1:altsyncram4.q_a[5]
q_b[6] <= altsyncram_aec1:altsyncram4.q_a[6]
q_b[7] <= altsyncram_aec1:altsyncram4.q_a[7]
q_b[8] <= altsyncram_aec1:altsyncram4.q_a[8]
q_b[9] <= altsyncram_aec1:altsyncram4.q_a[9]
q_b[10] <= altsyncram_aec1:altsyncram4.q_a[10]
q_b[11] <= altsyncram_aec1:altsyncram4.q_a[11]
q_b[12] <= altsyncram_aec1:altsyncram4.q_a[12]
q_b[13] <= altsyncram_aec1:altsyncram4.q_a[13]
q_b[14] <= altsyncram_aec1:altsyncram4.q_a[14]
q_b[15] <= altsyncram_aec1:altsyncram4.q_a[15]
wren_a => altsyncram_aec1:altsyncram4.clocken1
wren_a => altsyncram_aec1:altsyncram4.wren_b


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram4
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_a[10] => ram_block5a0.PORTAADDR10
address_a[10] => ram_block5a1.PORTAADDR10
address_a[10] => ram_block5a2.PORTAADDR10
address_a[10] => ram_block5a3.PORTAADDR10
address_a[10] => ram_block5a4.PORTAADDR10
address_a[10] => ram_block5a5.PORTAADDR10
address_a[10] => ram_block5a6.PORTAADDR10
address_a[10] => ram_block5a7.PORTAADDR10
address_a[10] => ram_block5a8.PORTAADDR10
address_a[10] => ram_block5a9.PORTAADDR10
address_a[10] => ram_block5a10.PORTAADDR10
address_a[10] => ram_block5a11.PORTAADDR10
address_a[10] => ram_block5a12.PORTAADDR10
address_a[10] => ram_block5a13.PORTAADDR10
address_a[10] => ram_block5a14.PORTAADDR10
address_a[10] => ram_block5a15.PORTAADDR10
address_a[11] => ram_block5a0.PORTAADDR11
address_a[11] => ram_block5a1.PORTAADDR11
address_a[11] => ram_block5a2.PORTAADDR11
address_a[11] => ram_block5a3.PORTAADDR11
address_a[11] => ram_block5a4.PORTAADDR11
address_a[11] => ram_block5a5.PORTAADDR11
address_a[11] => ram_block5a6.PORTAADDR11
address_a[11] => ram_block5a7.PORTAADDR11
address_a[11] => ram_block5a8.PORTAADDR11
address_a[11] => ram_block5a9.PORTAADDR11
address_a[11] => ram_block5a10.PORTAADDR11
address_a[11] => ram_block5a11.PORTAADDR11
address_a[11] => ram_block5a12.PORTAADDR11
address_a[11] => ram_block5a13.PORTAADDR11
address_a[11] => ram_block5a14.PORTAADDR11
address_a[11] => ram_block5a15.PORTAADDR11
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
address_b[10] => ram_block5a0.PORTBADDR10
address_b[10] => ram_block5a1.PORTBADDR10
address_b[10] => ram_block5a2.PORTBADDR10
address_b[10] => ram_block5a3.PORTBADDR10
address_b[10] => ram_block5a4.PORTBADDR10
address_b[10] => ram_block5a5.PORTBADDR10
address_b[10] => ram_block5a6.PORTBADDR10
address_b[10] => ram_block5a7.PORTBADDR10
address_b[10] => ram_block5a8.PORTBADDR10
address_b[10] => ram_block5a9.PORTBADDR10
address_b[10] => ram_block5a10.PORTBADDR10
address_b[10] => ram_block5a11.PORTBADDR10
address_b[10] => ram_block5a12.PORTBADDR10
address_b[10] => ram_block5a13.PORTBADDR10
address_b[10] => ram_block5a14.PORTBADDR10
address_b[10] => ram_block5a15.PORTBADDR10
address_b[11] => ram_block5a0.PORTBADDR11
address_b[11] => ram_block5a1.PORTBADDR11
address_b[11] => ram_block5a2.PORTBADDR11
address_b[11] => ram_block5a3.PORTBADDR11
address_b[11] => ram_block5a4.PORTBADDR11
address_b[11] => ram_block5a5.PORTBADDR11
address_b[11] => ram_block5a6.PORTBADDR11
address_b[11] => ram_block5a7.PORTBADDR11
address_b[11] => ram_block5a8.PORTBADDR11
address_b[11] => ram_block5a9.PORTBADDR11
address_b[11] => ram_block5a10.PORTBADDR11
address_b[11] => ram_block5a11.PORTBADDR11
address_b[11] => ram_block5a12.PORTBADDR11
address_b[11] => ram_block5a13.PORTBADDR11
address_b[11] => ram_block5a14.PORTBADDR11
address_b[11] => ram_block5a15.PORTBADDR11
addressstall_a => ram_block5a0.PORTAADDRSTALL
addressstall_a => ram_block5a1.PORTAADDRSTALL
addressstall_a => ram_block5a2.PORTAADDRSTALL
addressstall_a => ram_block5a3.PORTAADDRSTALL
addressstall_a => ram_block5a4.PORTAADDRSTALL
addressstall_a => ram_block5a5.PORTAADDRSTALL
addressstall_a => ram_block5a6.PORTAADDRSTALL
addressstall_a => ram_block5a7.PORTAADDRSTALL
addressstall_a => ram_block5a8.PORTAADDRSTALL
addressstall_a => ram_block5a9.PORTAADDRSTALL
addressstall_a => ram_block5a10.PORTAADDRSTALL
addressstall_a => ram_block5a11.PORTAADDRSTALL
addressstall_a => ram_block5a12.PORTAADDRSTALL
addressstall_a => ram_block5a13.PORTAADDRSTALL
addressstall_a => ram_block5a14.PORTAADDRSTALL
addressstall_a => ram_block5a15.PORTAADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_b[0] => ram_block5a0.PORTBDATAIN
data_b[1] => ram_block5a1.PORTBDATAIN
data_b[2] => ram_block5a2.PORTBDATAIN
data_b[3] => ram_block5a3.PORTBDATAIN
data_b[4] => ram_block5a4.PORTBDATAIN
data_b[5] => ram_block5a5.PORTBDATAIN
data_b[6] => ram_block5a6.PORTBDATAIN
data_b[7] => ram_block5a7.PORTBDATAIN
data_b[8] => ram_block5a8.PORTBDATAIN
data_b[9] => ram_block5a9.PORTBDATAIN
data_b[10] => ram_block5a10.PORTBDATAIN
data_b[11] => ram_block5a11.PORTBDATAIN
data_b[12] => ram_block5a12.PORTBDATAIN
data_b[13] => ram_block5a13.PORTBDATAIN
data_b[14] => ram_block5a14.PORTBDATAIN
data_b[15] => ram_block5a15.PORTBDATAIN
q_a[0] <= ram_block5a0.PORTADATAOUT
q_a[1] <= ram_block5a1.PORTADATAOUT
q_a[2] <= ram_block5a2.PORTADATAOUT
q_a[3] <= ram_block5a3.PORTADATAOUT
q_a[4] <= ram_block5a4.PORTADATAOUT
q_a[5] <= ram_block5a5.PORTADATAOUT
q_a[6] <= ram_block5a6.PORTADATAOUT
q_a[7] <= ram_block5a7.PORTADATAOUT
q_a[8] <= ram_block5a8.PORTADATAOUT
q_a[9] <= ram_block5a9.PORTADATAOUT
q_a[10] <= ram_block5a10.PORTADATAOUT
q_a[11] <= ram_block5a11.PORTADATAOUT
q_a[12] <= ram_block5a12.PORTADATAOUT
q_a[13] <= ram_block5a13.PORTADATAOUT
q_a[14] <= ram_block5a14.PORTADATAOUT
q_a[15] <= ram_block5a15.PORTADATAOUT
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_b => ram_block5a0.PORTBRE
wren_b => ram_block5a1.PORTBRE
wren_b => ram_block5a2.PORTBRE
wren_b => ram_block5a3.PORTBRE
wren_b => ram_block5a4.PORTBRE
wren_b => ram_block5a5.PORTBRE
wren_b => ram_block5a6.PORTBRE
wren_b => ram_block5a7.PORTBRE
wren_b => ram_block5a8.PORTBRE
wren_b => ram_block5a9.PORTBRE
wren_b => ram_block5a10.PORTBRE
wren_b => ram_block5a11.PORTBRE
wren_b => ram_block5a12.PORTBRE
wren_b => ram_block5a13.PORTBRE
wren_b => ram_block5a14.PORTBRE
wren_b => ram_block5a15.PORTBRE


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|alt_synch_pipe_b97:rdfull_reg
clock => dffpipe_5a8:dffpipe5.clock
d[0] => dffpipe_5a8:dffpipe5.d[0]
q[0] <= dffpipe_5a8:dffpipe5.q[0]


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|alt_synch_pipe_b97:rdfull_reg|dffpipe_5a8:dffpipe5
clock => dffe6a[0].CLK
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|dffpipe_n09:rs_brp
clock => dffe6a[12].CLK
clock => dffe6a[11].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe6a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe6a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe6a[12].DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|dffpipe_n09:rs_bwp
clock => dffe6a[12].CLK
clock => dffe6a[11].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe6a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe6a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe6a[12].DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|alt_synch_pipe_408:rs_dgwp
clock => dffpipe_019:dffpipe7.clock
d[0] => dffpipe_019:dffpipe7.d[0]
d[1] => dffpipe_019:dffpipe7.d[1]
d[2] => dffpipe_019:dffpipe7.d[2]
d[3] => dffpipe_019:dffpipe7.d[3]
d[4] => dffpipe_019:dffpipe7.d[4]
d[5] => dffpipe_019:dffpipe7.d[5]
d[6] => dffpipe_019:dffpipe7.d[6]
d[7] => dffpipe_019:dffpipe7.d[7]
d[8] => dffpipe_019:dffpipe7.d[8]
d[9] => dffpipe_019:dffpipe7.d[9]
d[10] => dffpipe_019:dffpipe7.d[10]
d[11] => dffpipe_019:dffpipe7.d[11]
d[12] => dffpipe_019:dffpipe7.d[12]
q[0] <= dffpipe_019:dffpipe7.q[0]
q[1] <= dffpipe_019:dffpipe7.q[1]
q[2] <= dffpipe_019:dffpipe7.q[2]
q[3] <= dffpipe_019:dffpipe7.q[3]
q[4] <= dffpipe_019:dffpipe7.q[4]
q[5] <= dffpipe_019:dffpipe7.q[5]
q[6] <= dffpipe_019:dffpipe7.q[6]
q[7] <= dffpipe_019:dffpipe7.q[7]
q[8] <= dffpipe_019:dffpipe7.q[8]
q[9] <= dffpipe_019:dffpipe7.q[9]
q[10] <= dffpipe_019:dffpipe7.q[10]
q[11] <= dffpipe_019:dffpipe7.q[11]
q[12] <= dffpipe_019:dffpipe7.q[12]


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|alt_synch_pipe_408:rs_dgwp|dffpipe_019:dffpipe7
clock => dffe8a[12].CLK
clock => dffe8a[11].CLK
clock => dffe8a[10].CLK
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|alt_synch_pipe_c97:wrempty_reg
clock => dffpipe_6a8:dffpipe9.clock
d[0] => dffpipe_6a8:dffpipe9.d[0]
q[0] <= dffpipe_6a8:dffpipe9.q[0]


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|alt_synch_pipe_c97:wrempty_reg|dffpipe_6a8:dffpipe9
clock => dffe10a[0].CLK
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|dffpipe_n09:ws_brp
clock => dffe6a[12].CLK
clock => dffe6a[11].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe6a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe6a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe6a[12].DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|dffpipe_n09:ws_bwp
clock => dffe6a[12].CLK
clock => dffe6a[11].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe6a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe6a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe6a[12].DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|alt_synch_pipe_508:ws_dgrp
clock => dffpipe_119:dffpipe11.clock
d[0] => dffpipe_119:dffpipe11.d[0]
d[1] => dffpipe_119:dffpipe11.d[1]
d[2] => dffpipe_119:dffpipe11.d[2]
d[3] => dffpipe_119:dffpipe11.d[3]
d[4] => dffpipe_119:dffpipe11.d[4]
d[5] => dffpipe_119:dffpipe11.d[5]
d[6] => dffpipe_119:dffpipe11.d[6]
d[7] => dffpipe_119:dffpipe11.d[7]
d[8] => dffpipe_119:dffpipe11.d[8]
d[9] => dffpipe_119:dffpipe11.d[9]
d[10] => dffpipe_119:dffpipe11.d[10]
d[11] => dffpipe_119:dffpipe11.d[11]
d[12] => dffpipe_119:dffpipe11.d[12]
q[0] <= dffpipe_119:dffpipe11.q[0]
q[1] <= dffpipe_119:dffpipe11.q[1]
q[2] <= dffpipe_119:dffpipe11.q[2]
q[3] <= dffpipe_119:dffpipe11.q[3]
q[4] <= dffpipe_119:dffpipe11.q[4]
q[5] <= dffpipe_119:dffpipe11.q[5]
q[6] <= dffpipe_119:dffpipe11.q[6]
q[7] <= dffpipe_119:dffpipe11.q[7]
q[8] <= dffpipe_119:dffpipe11.q[8]
q[9] <= dffpipe_119:dffpipe11.q[9]
q[10] <= dffpipe_119:dffpipe11.q[10]
q[11] <= dffpipe_119:dffpipe11.q[11]
q[12] <= dffpipe_119:dffpipe11.q[12]


|Ozy_Janus|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_3ob1:auto_generated|alt_synch_pipe_508:ws_dgrp|dffpipe_119:dffpipe11
clock => dffe12a[12].CLK
clock => dffe12a[11].CLK
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe12a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe12a[12].DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|Tx_fifo:Tx_fifo
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrempty <= dcfifo:dcfifo_component.wrempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw


|Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_9p91:auto_generated.data[0]
data[1] => dcfifo_9p91:auto_generated.data[1]
data[2] => dcfifo_9p91:auto_generated.data[2]
data[3] => dcfifo_9p91:auto_generated.data[3]
data[4] => dcfifo_9p91:auto_generated.data[4]
data[5] => dcfifo_9p91:auto_generated.data[5]
data[6] => dcfifo_9p91:auto_generated.data[6]
data[7] => dcfifo_9p91:auto_generated.data[7]
data[8] => dcfifo_9p91:auto_generated.data[8]
data[9] => dcfifo_9p91:auto_generated.data[9]
data[10] => dcfifo_9p91:auto_generated.data[10]
data[11] => dcfifo_9p91:auto_generated.data[11]
data[12] => dcfifo_9p91:auto_generated.data[12]
data[13] => dcfifo_9p91:auto_generated.data[13]
data[14] => dcfifo_9p91:auto_generated.data[14]
data[15] => dcfifo_9p91:auto_generated.data[15]
q[0] <= dcfifo_9p91:auto_generated.q[0]
q[1] <= dcfifo_9p91:auto_generated.q[1]
q[2] <= dcfifo_9p91:auto_generated.q[2]
q[3] <= dcfifo_9p91:auto_generated.q[3]
q[4] <= dcfifo_9p91:auto_generated.q[4]
q[5] <= dcfifo_9p91:auto_generated.q[5]
q[6] <= dcfifo_9p91:auto_generated.q[6]
q[7] <= dcfifo_9p91:auto_generated.q[7]
q[8] <= dcfifo_9p91:auto_generated.q[8]
q[9] <= dcfifo_9p91:auto_generated.q[9]
q[10] <= dcfifo_9p91:auto_generated.q[10]
q[11] <= dcfifo_9p91:auto_generated.q[11]
q[12] <= dcfifo_9p91:auto_generated.q[12]
q[13] <= dcfifo_9p91:auto_generated.q[13]
q[14] <= dcfifo_9p91:auto_generated.q[14]
q[15] <= dcfifo_9p91:auto_generated.q[15]
rdclk => dcfifo_9p91:auto_generated.rdclk
rdreq => dcfifo_9p91:auto_generated.rdreq
wrclk => dcfifo_9p91:auto_generated.wrclk
wrreq => dcfifo_9p91:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_9p91:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= dcfifo_9p91:auto_generated.wrempty
wrfull <= dcfifo_9p91:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
wrusedw[0] <= dcfifo_9p91:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_9p91:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_9p91:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_9p91:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_9p91:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_9p91:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_9p91:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_9p91:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_9p91:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_9p91:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_9p91:auto_generated.wrusedw[10]


|Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated
data[0] => altsyncram_tpu:fifo_ram.data_a[0]
data[1] => altsyncram_tpu:fifo_ram.data_a[1]
data[2] => altsyncram_tpu:fifo_ram.data_a[2]
data[3] => altsyncram_tpu:fifo_ram.data_a[3]
data[4] => altsyncram_tpu:fifo_ram.data_a[4]
data[5] => altsyncram_tpu:fifo_ram.data_a[5]
data[6] => altsyncram_tpu:fifo_ram.data_a[6]
data[7] => altsyncram_tpu:fifo_ram.data_a[7]
data[8] => altsyncram_tpu:fifo_ram.data_a[8]
data[9] => altsyncram_tpu:fifo_ram.data_a[9]
data[10] => altsyncram_tpu:fifo_ram.data_a[10]
data[11] => altsyncram_tpu:fifo_ram.data_a[11]
data[12] => altsyncram_tpu:fifo_ram.data_a[12]
data[13] => altsyncram_tpu:fifo_ram.data_a[13]
data[14] => altsyncram_tpu:fifo_ram.data_a[14]
data[15] => altsyncram_tpu:fifo_ram.data_a[15]
q[0] <= altsyncram_tpu:fifo_ram.q_b[0]
q[1] <= altsyncram_tpu:fifo_ram.q_b[1]
q[2] <= altsyncram_tpu:fifo_ram.q_b[2]
q[3] <= altsyncram_tpu:fifo_ram.q_b[3]
q[4] <= altsyncram_tpu:fifo_ram.q_b[4]
q[5] <= altsyncram_tpu:fifo_ram.q_b[5]
q[6] <= altsyncram_tpu:fifo_ram.q_b[6]
q[7] <= altsyncram_tpu:fifo_ram.q_b[7]
q[8] <= altsyncram_tpu:fifo_ram.q_b[8]
q[9] <= altsyncram_tpu:fifo_ram.q_b[9]
q[10] <= altsyncram_tpu:fifo_ram.q_b[10]
q[11] <= altsyncram_tpu:fifo_ram.q_b[11]
q[12] <= altsyncram_tpu:fifo_ram.q_b[12]
q[13] <= altsyncram_tpu:fifo_ram.q_b[13]
q[14] <= altsyncram_tpu:fifo_ram.q_b[14]
q[15] <= altsyncram_tpu:fifo_ram.q_b[15]
rdclk => a_graycounter_q96:rdptr_g1p.clock
rdclk => altsyncram_tpu:fifo_ram.clock1
rdclk => alt_synch_pipe_uv7:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => previous_rdempty.CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= rdempty_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdreq => altsyncram_tpu:fifo_ram.clocken1
rdreq => rdcnt_addr_ena.IN0
rdreq => rdptr_g[11].ENA
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_jk6:wrptr_g1p.clock
wrclk => a_graycounter_kk6:wrptr_gp.clock
wrclk => altsyncram_tpu:fifo_ram.clock0
wrclk => alt_synch_pipe_797:wrempty_reg.clock
wrclk => dffpipe_c09:ws_brp.clock
wrclk => dffpipe_c09:ws_bwp.clock
wrclk => alt_synch_pipe_vv7:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrempty <= int_wrempty.DB_MAX_OUTPUT_PORT_TYPE
wrfull <= wrfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrreq => a_graycounter_jk6:wrptr_g1p.cnt_en
wrreq => a_graycounter_kk6:wrptr_gp.cnt_en
wrreq => altsyncram_tpu:fifo_ram.wren_a
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_graycounter_q96:rdptr_g1p
aclr => counter_ffa[11].ACLR
aclr => counter_ffa[10].ACLR
aclr => counter_ffa[9].ACLR
aclr => counter_ffa[8].ACLR
aclr => counter_ffa[7].ACLR
aclr => counter_ffa[6].ACLR
aclr => counter_ffa[5].ACLR
aclr => counter_ffa[4].ACLR
aclr => counter_ffa[3].ACLR
aclr => counter_ffa[2].ACLR
aclr => counter_ffa[1].ACLR
aclr => counter_ffa[0].ACLR
aclr => parity_ff.ACLR
clock => counter_ffa[11].CLK
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].REGOUT
q[1] <= counter_ffa[1].REGOUT
q[2] <= counter_ffa[2].REGOUT
q[3] <= counter_ffa[3].REGOUT
q[4] <= counter_ffa[4].REGOUT
q[5] <= counter_ffa[5].REGOUT
q[6] <= counter_ffa[6].REGOUT
q[7] <= counter_ffa[7].REGOUT
q[8] <= counter_ffa[8].REGOUT
q[9] <= counter_ffa[9].REGOUT
q[10] <= counter_ffa[10].REGOUT
q[11] <= counter_ffa[11].REGOUT


|Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_graycounter_jk6:wrptr_g1p
clock => counter_ffa[11].CLK
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= power_modified_counter_values[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].REGOUT
q[2] <= counter_ffa[2].REGOUT
q[3] <= counter_ffa[3].REGOUT
q[4] <= counter_ffa[4].REGOUT
q[5] <= counter_ffa[5].REGOUT
q[6] <= counter_ffa[6].REGOUT
q[7] <= counter_ffa[7].REGOUT
q[8] <= counter_ffa[8].REGOUT
q[9] <= counter_ffa[9].REGOUT
q[10] <= counter_ffa[10].REGOUT
q[11] <= counter_ffa[11].REGOUT


|Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|a_graycounter_kk6:wrptr_gp
clock => counter_ffa[11].CLK
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].REGOUT
q[1] <= counter_ffa[1].REGOUT
q[2] <= counter_ffa[2].REGOUT
q[3] <= counter_ffa[3].REGOUT
q[4] <= counter_ffa[4].REGOUT
q[5] <= counter_ffa[5].REGOUT
q[6] <= counter_ffa[6].REGOUT
q[7] <= counter_ffa[7].REGOUT
q[8] <= counter_ffa[8].REGOUT
q[9] <= counter_ffa[9].REGOUT
q[10] <= counter_ffa[10].REGOUT
q[11] <= counter_ffa[11].REGOUT


|Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|altsyncram_tpu:fifo_ram
address_a[0] => altsyncram_8ec1:altsyncram4.address_b[0]
address_a[1] => altsyncram_8ec1:altsyncram4.address_b[1]
address_a[2] => altsyncram_8ec1:altsyncram4.address_b[2]
address_a[3] => altsyncram_8ec1:altsyncram4.address_b[3]
address_a[4] => altsyncram_8ec1:altsyncram4.address_b[4]
address_a[5] => altsyncram_8ec1:altsyncram4.address_b[5]
address_a[6] => altsyncram_8ec1:altsyncram4.address_b[6]
address_a[7] => altsyncram_8ec1:altsyncram4.address_b[7]
address_a[8] => altsyncram_8ec1:altsyncram4.address_b[8]
address_a[9] => altsyncram_8ec1:altsyncram4.address_b[9]
address_a[10] => altsyncram_8ec1:altsyncram4.address_b[10]
address_b[0] => altsyncram_8ec1:altsyncram4.address_a[0]
address_b[1] => altsyncram_8ec1:altsyncram4.address_a[1]
address_b[2] => altsyncram_8ec1:altsyncram4.address_a[2]
address_b[3] => altsyncram_8ec1:altsyncram4.address_a[3]
address_b[4] => altsyncram_8ec1:altsyncram4.address_a[4]
address_b[5] => altsyncram_8ec1:altsyncram4.address_a[5]
address_b[6] => altsyncram_8ec1:altsyncram4.address_a[6]
address_b[7] => altsyncram_8ec1:altsyncram4.address_a[7]
address_b[8] => altsyncram_8ec1:altsyncram4.address_a[8]
address_b[9] => altsyncram_8ec1:altsyncram4.address_a[9]
address_b[10] => altsyncram_8ec1:altsyncram4.address_a[10]
addressstall_b => altsyncram_8ec1:altsyncram4.addressstall_a
clock0 => altsyncram_8ec1:altsyncram4.clock1
clock1 => altsyncram_8ec1:altsyncram4.clock0
clocken1 => altsyncram_8ec1:altsyncram4.clocken0
data_a[0] => altsyncram_8ec1:altsyncram4.data_b[0]
data_a[1] => altsyncram_8ec1:altsyncram4.data_b[1]
data_a[2] => altsyncram_8ec1:altsyncram4.data_b[2]
data_a[3] => altsyncram_8ec1:altsyncram4.data_b[3]
data_a[4] => altsyncram_8ec1:altsyncram4.data_b[4]
data_a[5] => altsyncram_8ec1:altsyncram4.data_b[5]
data_a[6] => altsyncram_8ec1:altsyncram4.data_b[6]
data_a[7] => altsyncram_8ec1:altsyncram4.data_b[7]
data_a[8] => altsyncram_8ec1:altsyncram4.data_b[8]
data_a[9] => altsyncram_8ec1:altsyncram4.data_b[9]
data_a[10] => altsyncram_8ec1:altsyncram4.data_b[10]
data_a[11] => altsyncram_8ec1:altsyncram4.data_b[11]
data_a[12] => altsyncram_8ec1:altsyncram4.data_b[12]
data_a[13] => altsyncram_8ec1:altsyncram4.data_b[13]
data_a[14] => altsyncram_8ec1:altsyncram4.data_b[14]
data_a[15] => altsyncram_8ec1:altsyncram4.data_b[15]
q_b[0] <= altsyncram_8ec1:altsyncram4.q_a[0]
q_b[1] <= altsyncram_8ec1:altsyncram4.q_a[1]
q_b[2] <= altsyncram_8ec1:altsyncram4.q_a[2]
q_b[3] <= altsyncram_8ec1:altsyncram4.q_a[3]
q_b[4] <= altsyncram_8ec1:altsyncram4.q_a[4]
q_b[5] <= altsyncram_8ec1:altsyncram4.q_a[5]
q_b[6] <= altsyncram_8ec1:altsyncram4.q_a[6]
q_b[7] <= altsyncram_8ec1:altsyncram4.q_a[7]
q_b[8] <= altsyncram_8ec1:altsyncram4.q_a[8]
q_b[9] <= altsyncram_8ec1:altsyncram4.q_a[9]
q_b[10] <= altsyncram_8ec1:altsyncram4.q_a[10]
q_b[11] <= altsyncram_8ec1:altsyncram4.q_a[11]
q_b[12] <= altsyncram_8ec1:altsyncram4.q_a[12]
q_b[13] <= altsyncram_8ec1:altsyncram4.q_a[13]
q_b[14] <= altsyncram_8ec1:altsyncram4.q_a[14]
q_b[15] <= altsyncram_8ec1:altsyncram4.q_a[15]
wren_a => altsyncram_8ec1:altsyncram4.clocken1
wren_a => altsyncram_8ec1:altsyncram4.wren_b


|Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_a[10] => ram_block5a0.PORTAADDR10
address_a[10] => ram_block5a1.PORTAADDR10
address_a[10] => ram_block5a2.PORTAADDR10
address_a[10] => ram_block5a3.PORTAADDR10
address_a[10] => ram_block5a4.PORTAADDR10
address_a[10] => ram_block5a5.PORTAADDR10
address_a[10] => ram_block5a6.PORTAADDR10
address_a[10] => ram_block5a7.PORTAADDR10
address_a[10] => ram_block5a8.PORTAADDR10
address_a[10] => ram_block5a9.PORTAADDR10
address_a[10] => ram_block5a10.PORTAADDR10
address_a[10] => ram_block5a11.PORTAADDR10
address_a[10] => ram_block5a12.PORTAADDR10
address_a[10] => ram_block5a13.PORTAADDR10
address_a[10] => ram_block5a14.PORTAADDR10
address_a[10] => ram_block5a15.PORTAADDR10
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
address_b[10] => ram_block5a0.PORTBADDR10
address_b[10] => ram_block5a1.PORTBADDR10
address_b[10] => ram_block5a2.PORTBADDR10
address_b[10] => ram_block5a3.PORTBADDR10
address_b[10] => ram_block5a4.PORTBADDR10
address_b[10] => ram_block5a5.PORTBADDR10
address_b[10] => ram_block5a6.PORTBADDR10
address_b[10] => ram_block5a7.PORTBADDR10
address_b[10] => ram_block5a8.PORTBADDR10
address_b[10] => ram_block5a9.PORTBADDR10
address_b[10] => ram_block5a10.PORTBADDR10
address_b[10] => ram_block5a11.PORTBADDR10
address_b[10] => ram_block5a12.PORTBADDR10
address_b[10] => ram_block5a13.PORTBADDR10
address_b[10] => ram_block5a14.PORTBADDR10
address_b[10] => ram_block5a15.PORTBADDR10
addressstall_a => ram_block5a0.PORTAADDRSTALL
addressstall_a => ram_block5a1.PORTAADDRSTALL
addressstall_a => ram_block5a2.PORTAADDRSTALL
addressstall_a => ram_block5a3.PORTAADDRSTALL
addressstall_a => ram_block5a4.PORTAADDRSTALL
addressstall_a => ram_block5a5.PORTAADDRSTALL
addressstall_a => ram_block5a6.PORTAADDRSTALL
addressstall_a => ram_block5a7.PORTAADDRSTALL
addressstall_a => ram_block5a8.PORTAADDRSTALL
addressstall_a => ram_block5a9.PORTAADDRSTALL
addressstall_a => ram_block5a10.PORTAADDRSTALL
addressstall_a => ram_block5a11.PORTAADDRSTALL
addressstall_a => ram_block5a12.PORTAADDRSTALL
addressstall_a => ram_block5a13.PORTAADDRSTALL
addressstall_a => ram_block5a14.PORTAADDRSTALL
addressstall_a => ram_block5a15.PORTAADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_b[0] => ram_block5a0.PORTBDATAIN
data_b[1] => ram_block5a1.PORTBDATAIN
data_b[2] => ram_block5a2.PORTBDATAIN
data_b[3] => ram_block5a3.PORTBDATAIN
data_b[4] => ram_block5a4.PORTBDATAIN
data_b[5] => ram_block5a5.PORTBDATAIN
data_b[6] => ram_block5a6.PORTBDATAIN
data_b[7] => ram_block5a7.PORTBDATAIN
data_b[8] => ram_block5a8.PORTBDATAIN
data_b[9] => ram_block5a9.PORTBDATAIN
data_b[10] => ram_block5a10.PORTBDATAIN
data_b[11] => ram_block5a11.PORTBDATAIN
data_b[12] => ram_block5a12.PORTBDATAIN
data_b[13] => ram_block5a13.PORTBDATAIN
data_b[14] => ram_block5a14.PORTBDATAIN
data_b[15] => ram_block5a15.PORTBDATAIN
q_a[0] <= ram_block5a0.PORTADATAOUT
q_a[1] <= ram_block5a1.PORTADATAOUT
q_a[2] <= ram_block5a2.PORTADATAOUT
q_a[3] <= ram_block5a3.PORTADATAOUT
q_a[4] <= ram_block5a4.PORTADATAOUT
q_a[5] <= ram_block5a5.PORTADATAOUT
q_a[6] <= ram_block5a6.PORTADATAOUT
q_a[7] <= ram_block5a7.PORTADATAOUT
q_a[8] <= ram_block5a8.PORTADATAOUT
q_a[9] <= ram_block5a9.PORTADATAOUT
q_a[10] <= ram_block5a10.PORTADATAOUT
q_a[11] <= ram_block5a11.PORTADATAOUT
q_a[12] <= ram_block5a12.PORTADATAOUT
q_a[13] <= ram_block5a13.PORTADATAOUT
q_a[14] <= ram_block5a14.PORTADATAOUT
q_a[15] <= ram_block5a15.PORTADATAOUT
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_b => ram_block5a0.PORTBRE
wren_b => ram_block5a1.PORTBRE
wren_b => ram_block5a2.PORTBRE
wren_b => ram_block5a3.PORTBRE
wren_b => ram_block5a4.PORTBRE
wren_b => ram_block5a5.PORTBRE
wren_b => ram_block5a6.PORTBRE
wren_b => ram_block5a7.PORTBRE
wren_b => ram_block5a8.PORTBRE
wren_b => ram_block5a9.PORTBRE
wren_b => ram_block5a10.PORTBRE
wren_b => ram_block5a11.PORTBRE
wren_b => ram_block5a12.PORTBRE
wren_b => ram_block5a13.PORTBRE
wren_b => ram_block5a14.PORTBRE
wren_b => ram_block5a15.PORTBRE


|Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|alt_synch_pipe_uv7:rs_dgwp
clock => dffpipe_q09:dffpipe4.clock
d[0] => dffpipe_q09:dffpipe4.d[0]
d[1] => dffpipe_q09:dffpipe4.d[1]
d[2] => dffpipe_q09:dffpipe4.d[2]
d[3] => dffpipe_q09:dffpipe4.d[3]
d[4] => dffpipe_q09:dffpipe4.d[4]
d[5] => dffpipe_q09:dffpipe4.d[5]
d[6] => dffpipe_q09:dffpipe4.d[6]
d[7] => dffpipe_q09:dffpipe4.d[7]
d[8] => dffpipe_q09:dffpipe4.d[8]
d[9] => dffpipe_q09:dffpipe4.d[9]
d[10] => dffpipe_q09:dffpipe4.d[10]
d[11] => dffpipe_q09:dffpipe4.d[11]
q[0] <= dffpipe_q09:dffpipe4.q[0]
q[1] <= dffpipe_q09:dffpipe4.q[1]
q[2] <= dffpipe_q09:dffpipe4.q[2]
q[3] <= dffpipe_q09:dffpipe4.q[3]
q[4] <= dffpipe_q09:dffpipe4.q[4]
q[5] <= dffpipe_q09:dffpipe4.q[5]
q[6] <= dffpipe_q09:dffpipe4.q[6]
q[7] <= dffpipe_q09:dffpipe4.q[7]
q[8] <= dffpipe_q09:dffpipe4.q[8]
q[9] <= dffpipe_q09:dffpipe4.q[9]
q[10] <= dffpipe_q09:dffpipe4.q[10]
q[11] <= dffpipe_q09:dffpipe4.q[11]


|Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|alt_synch_pipe_uv7:rs_dgwp|dffpipe_q09:dffpipe4
clock => dffe5a[11].CLK
clock => dffe5a[10].CLK
clock => dffe5a[9].CLK
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
clock => dffe6a[11].CLK
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe6a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe6a[11].DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|alt_synch_pipe_797:wrempty_reg
clock => dffpipe_1a8:dffpipe7.clock
d[0] => dffpipe_1a8:dffpipe7.d[0]
q[0] <= dffpipe_1a8:dffpipe7.q[0]


|Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|alt_synch_pipe_797:wrempty_reg|dffpipe_1a8:dffpipe7
clock => dffe8a[0].CLK
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|dffpipe_c09:ws_brp
clock => dffe11a[11].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe11a[11].DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|dffpipe_c09:ws_bwp
clock => dffe11a[11].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe11a[11].DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|alt_synch_pipe_vv7:ws_dgrp
clock => dffpipe_r09:dffpipe9.clock
d[0] => dffpipe_r09:dffpipe9.d[0]
d[1] => dffpipe_r09:dffpipe9.d[1]
d[2] => dffpipe_r09:dffpipe9.d[2]
d[3] => dffpipe_r09:dffpipe9.d[3]
d[4] => dffpipe_r09:dffpipe9.d[4]
d[5] => dffpipe_r09:dffpipe9.d[5]
d[6] => dffpipe_r09:dffpipe9.d[6]
d[7] => dffpipe_r09:dffpipe9.d[7]
d[8] => dffpipe_r09:dffpipe9.d[8]
d[9] => dffpipe_r09:dffpipe9.d[9]
d[10] => dffpipe_r09:dffpipe9.d[10]
d[11] => dffpipe_r09:dffpipe9.d[11]
q[0] <= dffpipe_r09:dffpipe9.q[0]
q[1] <= dffpipe_r09:dffpipe9.q[1]
q[2] <= dffpipe_r09:dffpipe9.q[2]
q[3] <= dffpipe_r09:dffpipe9.q[3]
q[4] <= dffpipe_r09:dffpipe9.q[4]
q[5] <= dffpipe_r09:dffpipe9.q[5]
q[6] <= dffpipe_r09:dffpipe9.q[6]
q[7] <= dffpipe_r09:dffpipe9.q[7]
q[8] <= dffpipe_r09:dffpipe9.q[8]
q[9] <= dffpipe_r09:dffpipe9.q[9]
q[10] <= dffpipe_r09:dffpipe9.q[10]
q[11] <= dffpipe_r09:dffpipe9.q[11]


|Ozy_Janus|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_9p91:auto_generated|alt_synch_pipe_vv7:ws_dgrp|dffpipe_r09:dffpipe9
clock => dffe10a[11].CLK
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[11].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe11a[11].DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|I2SAudioOut:I2SAO
lrclk_i => Selector0.IN3
lrclk_i => Selector3.IN2
lrclk_i => Selector1.IN1
lrclk_i => Selector4.IN1
lrclk_i => Selector2.IN1
bclk_i => local_left_sample[15].CLK
bclk_i => local_left_sample[14].CLK
bclk_i => local_left_sample[13].CLK
bclk_i => local_left_sample[12].CLK
bclk_i => local_left_sample[11].CLK
bclk_i => local_left_sample[10].CLK
bclk_i => local_left_sample[9].CLK
bclk_i => local_left_sample[8].CLK
bclk_i => local_left_sample[7].CLK
bclk_i => local_left_sample[6].CLK
bclk_i => local_left_sample[5].CLK
bclk_i => local_left_sample[4].CLK
bclk_i => local_left_sample[3].CLK
bclk_i => local_left_sample[2].CLK
bclk_i => local_left_sample[1].CLK
bclk_i => local_left_sample[0].CLK
bclk_i => local_right_sample[15].CLK
bclk_i => local_right_sample[14].CLK
bclk_i => local_right_sample[13].CLK
bclk_i => local_right_sample[12].CLK
bclk_i => local_right_sample[11].CLK
bclk_i => local_right_sample[10].CLK
bclk_i => local_right_sample[9].CLK
bclk_i => local_right_sample[8].CLK
bclk_i => local_right_sample[7].CLK
bclk_i => local_right_sample[6].CLK
bclk_i => local_right_sample[5].CLK
bclk_i => local_right_sample[4].CLK
bclk_i => local_right_sample[3].CLK
bclk_i => local_right_sample[2].CLK
bclk_i => local_right_sample[1].CLK
bclk_i => local_right_sample[0].CLK
bclk_i => outbit_o~reg0.CLK
bclk_i => bit_count[3].CLK
bclk_i => bit_count[2].CLK
bclk_i => bit_count[1].CLK
bclk_i => bit_count[0].CLK
bclk_i => TLV_state~0.IN1
left_sample_i[0] => local_left_sample[0].DATAIN
left_sample_i[1] => local_left_sample[1].DATAIN
left_sample_i[2] => local_left_sample[2].DATAIN
left_sample_i[3] => local_left_sample[3].DATAIN
left_sample_i[4] => local_left_sample[4].DATAIN
left_sample_i[5] => local_left_sample[5].DATAIN
left_sample_i[6] => local_left_sample[6].DATAIN
left_sample_i[7] => local_left_sample[7].DATAIN
left_sample_i[8] => local_left_sample[8].DATAIN
left_sample_i[9] => local_left_sample[9].DATAIN
left_sample_i[10] => local_left_sample[10].DATAIN
left_sample_i[11] => local_left_sample[11].DATAIN
left_sample_i[12] => local_left_sample[12].DATAIN
left_sample_i[13] => local_left_sample[13].DATAIN
left_sample_i[14] => local_left_sample[14].DATAIN
left_sample_i[15] => local_left_sample[15].DATAIN
right_sample_i[0] => local_right_sample[0].DATAIN
right_sample_i[1] => local_right_sample[1].DATAIN
right_sample_i[2] => local_right_sample[2].DATAIN
right_sample_i[3] => local_right_sample[3].DATAIN
right_sample_i[4] => local_right_sample[4].DATAIN
right_sample_i[5] => local_right_sample[5].DATAIN
right_sample_i[6] => local_right_sample[6].DATAIN
right_sample_i[7] => local_right_sample[7].DATAIN
right_sample_i[8] => local_right_sample[8].DATAIN
right_sample_i[9] => local_right_sample[9].DATAIN
right_sample_i[10] => local_right_sample[10].DATAIN
right_sample_i[11] => local_right_sample[11].DATAIN
right_sample_i[12] => local_right_sample[12].DATAIN
right_sample_i[13] => local_right_sample[13].DATAIN
right_sample_i[14] => local_right_sample[14].DATAIN
right_sample_i[15] => local_right_sample[15].DATAIN
outbit_o <= outbit_o~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Ozy_Janus|debounce:de_PTT
clean_pb <= clean_pb~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb => pb_history[0].DATAIN
clk => pb_history[2].CLK
clk => pb_history[1].CLK
clk => pb_history[0].CLK
clk => count[18].CLK
clk => count[17].CLK
clk => count[16].CLK
clk => count[15].CLK
clk => count[14].CLK
clk => count[13].CLK
clk => count[12].CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
clk => clean_pb~reg0.CLK
clk => pb_history[3].CLK


|Ozy_Janus|debounce:de_dot
clean_pb <= clean_pb~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb => pb_history[0].DATAIN
clk => pb_history[2].CLK
clk => pb_history[1].CLK
clk => pb_history[0].CLK
clk => count[18].CLK
clk => count[17].CLK
clk => count[16].CLK
clk => count[15].CLK
clk => count[14].CLK
clk => count[13].CLK
clk => count[12].CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
clk => clean_pb~reg0.CLK
clk => pb_history[3].CLK


|Ozy_Janus|debounce:de_dash
clean_pb <= clean_pb~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb => pb_history[0].DATAIN
clk => pb_history[2].CLK
clk => pb_history[1].CLK
clk => pb_history[0].CLK
clk => count[18].CLK
clk => count[17].CLK
clk => count[16].CLK
clk => count[15].CLK
clk => count[14].CLK
clk => count[13].CLK
clk => count[12].CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
clk => clean_pb~reg0.CLK
clk => pb_history[3].CLK


