{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653169280971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653169280971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 03:11:20 2022 " "Processing started: Sun May 22 03:11:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653169280971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169280971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC -c IITB-RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC -c IITB-RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169280972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653169281837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653169281837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_control.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file state_control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_control-behav " "Found design unit 1: state_control-behav" {  } { { "state_control.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/state_control.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169296983 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_control " "Found entity 1: state_control" {  } { { "state_control.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/state_control.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169296983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169296983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_risc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file iitb_risc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-struct " "Found design unit 1: IITB_RISC-struct" {  } { { "IITB_RISC.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/IITB_RISC.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169296986 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "IITB_RISC.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/IITB_RISC.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169296986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169296986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exec_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file exec_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exec_unit-behave " "Found design unit 1: exec_unit-behave" {  } { { "exec_unit.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169296988 ""} { "Info" "ISGN_ENTITY_NAME" "1 exec_unit " "Found entity 1: exec_unit" {  } { { "exec_unit.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169296988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169296988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/xor_16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/xor_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_16-Struct " "Found design unit 1: xor_16-Struct" {  } { { "Datapath-Components/xor_16.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/xor_16.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169296991 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_16 " "Found entity 1: xor_16" {  } { { "Datapath-Components/xor_16.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/xor_16.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169296991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169296991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/sign_extend_9_16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/sign_extend_9_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend_9_16-Struct " "Found design unit 1: sign_extend_9_16-Struct" {  } { { "Datapath-Components/sign_extend_9_16.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/sign_extend_9_16.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169296993 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_9_16 " "Found entity 1: sign_extend_9_16" {  } { { "Datapath-Components/sign_extend_9_16.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/sign_extend_9_16.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169296993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169296993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/sign_extend_6_16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/sign_extend_6_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend_6_16-Struct " "Found design unit 1: sign_extend_6_16-Struct" {  } { { "Datapath-Components/sign_extend_6_16.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/sign_extend_6_16.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169296995 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_6_16 " "Found entity 1: sign_extend_6_16" {  } { { "Datapath-Components/sign_extend_6_16.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/sign_extend_6_16.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169296995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169296995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/shifter7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/shifter7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter7-Struct " "Found design unit 1: shifter7-Struct" {  } { { "Datapath-Components/shifter7.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/shifter7.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169296998 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter7 " "Found entity 1: shifter7" {  } { { "Datapath-Components/shifter7.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/shifter7.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169296998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169296998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behave " "Found design unit 1: reg_file-behave" {  } { { "Datapath-Components/reg_file.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/reg_file.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297000 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "Datapath-Components/reg_file.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/reg_file.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169297000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-struct " "Found design unit 1: reg-struct" {  } { { "Datapath-Components/reg.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/reg.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297003 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "Datapath-Components/reg.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169297003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_8to1_16b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_8to1_16b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8to1_16-Behavioral " "Found design unit 1: mux_8to1_16-Behavioral" {  } { { "Datapath-Components/mux_8to1_16b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_8to1_16b.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297005 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1_16 " "Found entity 1: mux_8to1_16" {  } { { "Datapath-Components/mux_8to1_16b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_8to1_16b.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169297005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_8to1_1b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_8to1_1b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8to1_1b-Behavioral " "Found design unit 1: mux_8to1_1b-Behavioral" {  } { { "Datapath-Components/mux_8to1_1b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_8to1_1b.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297008 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8to1_1b " "Found entity 1: mux_8to1_1b" {  } { { "Datapath-Components/mux_8to1_1b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_8to1_1b.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169297008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_4to1_16b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_4to1_16b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_16b-Behavioral " "Found design unit 1: mux_4to1_16b-Behavioral" {  } { { "Datapath-Components/mux_4to1_16b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_4to1_16b.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297010 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_16b " "Found entity 1: mux_4to1_16b" {  } { { "Datapath-Components/mux_4to1_16b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_4to1_16b.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169297010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_4to1_3b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_4to1_3b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_3b-Behavioral " "Found design unit 1: mux_4to1_3b-Behavioral" {  } { { "Datapath-Components/mux_4to1_3b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_4to1_3b.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297012 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_3b " "Found entity 1: mux_4to1_3b" {  } { { "Datapath-Components/mux_4to1_3b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_4to1_3b.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169297012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_2to1_16b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_2to1_16b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_16b-Behavioral " "Found design unit 1: mux_2to1_16b-Behavioral" {  } { { "Datapath-Components/mux_2to1_16b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_16b.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297015 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_16b " "Found entity 1: mux_2to1_16b" {  } { { "Datapath-Components/mux_2to1_16b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_16b.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169297015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_2to1_3b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_2to1_3b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_3b-Behavioral " "Found design unit 1: mux_2to1_3b-Behavioral" {  } { { "Datapath-Components/mux_2to1_3b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_3b.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297017 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_3b " "Found entity 1: mux_2to1_3b" {  } { { "Datapath-Components/mux_2to1_3b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_3b.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169297017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/mux_2to1_1b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/mux_2to1_1b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_1b-Behavioral " "Found design unit 1: mux_2to1_1b-Behavioral" {  } { { "Datapath-Components/mux_2to1_1b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_1b.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297019 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_1b " "Found entity 1: mux_2to1_1b" {  } { { "Datapath-Components/mux_2to1_1b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/mux_2to1_1b.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169297019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behave " "Found design unit 1: memory-behave" {  } { { "Datapath-Components/memory.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/memory.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297021 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Datapath-Components/memory.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169297021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/inverter_16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/inverter_16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverter_16-struct " "Found design unit 1: inverter_16-struct" {  } { { "Datapath-Components/inverter_16.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/inverter_16.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297024 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter_16 " "Found entity 1: inverter_16" {  } { { "Datapath-Components/inverter_16.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/inverter_16.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169297024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/instr_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/instr_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_reg-struct " "Found design unit 1: instr_reg-struct" {  } { { "Datapath-Components/Instr_reg.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/Instr_reg.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297026 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_reg " "Found entity 1: instr_reg" {  } { { "Datapath-Components/Instr_reg.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/Instr_reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169297026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/demux_2to1_16b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/demux_2to1_16b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_2to1_16b-Behavioral " "Found design unit 1: demux_2to1_16b-Behavioral" {  } { { "Datapath-Components/demux_2to1_16b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/demux_2to1_16b.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297029 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_2to1_16b " "Found entity 1: demux_2to1_16b" {  } { { "Datapath-Components/demux_2to1_16b.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/demux_2to1_16b.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169297029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/count_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/count_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Count_reg-behav " "Found design unit 1: Count_reg-behav" {  } { { "Datapath-Components/count_reg.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/count_reg.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297032 ""} { "Info" "ISGN_ENTITY_NAME" "1 Count_reg " "Found entity 1: Count_reg" {  } { { "Datapath-Components/count_reg.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/count_reg.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169297032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/ccr.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/ccr.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CCR-struct " "Found design unit 1: CCR-struct" {  } { { "Datapath-Components/CCR.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/CCR.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297035 ""} { "Info" "ISGN_ENTITY_NAME" "1 CCR " "Found entity 1: CCR" {  } { { "Datapath-Components/CCR.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/CCR.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169297035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath-components/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath-components/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "Datapath-Components/ALU.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/ALU.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297038 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Datapath-Components/ALU.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/ALU.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653169297038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169297038 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC " "Elaborating entity \"IITB_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653169297099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exec_unit exec_unit:Datapath " "Elaborating entity \"exec_unit\" for hierarchy \"exec_unit:Datapath\"" {  } { { "IITB_RISC.vhdl" "Datapath" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/IITB_RISC.vhdl" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297101 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_a_in exec_unit.vhdl(208) " "VHDL Signal Declaration warning at exec_unit.vhdl(208): used implicit default value for signal \"mem_a_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "exec_unit.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653169297104 "|IITB_RISC|exec_unit:Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg exec_unit:Datapath\|reg:store_reg " "Elaborating entity \"reg\" for hierarchy \"exec_unit:Datapath\|reg:store_reg\"" {  } { { "exec_unit.vhdl" "store_reg" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_16b exec_unit:Datapath\|mux_2to1_16b:mem_a_mux " "Elaborating entity \"mux_2to1_16b\" for hierarchy \"exec_unit:Datapath\|mux_2to1_16b:mem_a_mux\"" {  } { { "exec_unit.vhdl" "mem_a_mux" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory exec_unit:Datapath\|memory:memory_block " "Elaborating entity \"memory\" for hierarchy \"exec_unit:Datapath\|memory:memory_block\"" {  } { { "exec_unit.vhdl" "memory_block" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_2to1_16b exec_unit:Datapath\|demux_2to1_16b:mem_demux " "Elaborating entity \"demux_2to1_16b\" for hierarchy \"exec_unit:Datapath\|demux_2to1_16b:mem_demux\"" {  } { { "exec_unit.vhdl" "mem_demux" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU exec_unit:Datapath\|ALU:ALunit " "Elaborating entity \"ALU\" for hierarchy \"exec_unit:Datapath\|ALU:ALunit\"" {  } { { "exec_unit.vhdl" "ALunit" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297157 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c_out ALU.vhdl(24) " "VHDL Process Statement warning at ALU.vhdl(24): inferring latch(es) for signal or variable \"c_out\", which holds its previous value in one or more paths through the process" {  } { { "Datapath-Components/ALU.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/ALU.vhdl" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653169297159 "|IITB_RISC|exec_unit:Datapath|ALU:ALunit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_out ALU.vhdl(24) " "Inferred latch for \"c_out\" at ALU.vhdl(24)" {  } { { "Datapath-Components/ALU.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/Datapath-Components/ALU.vhdl" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169297159 "|IITB_RISC|exec_unit:Datapath|ALU:ALunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_1b exec_unit:Datapath\|mux_2to1_1b:opmux " "Elaborating entity \"mux_2to1_1b\" for hierarchy \"exec_unit:Datapath\|mux_2to1_1b:opmux\"" {  } { { "exec_unit.vhdl" "opmux" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCR exec_unit:Datapath\|CCR:flag_unit " "Elaborating entity \"CCR\" for hierarchy \"exec_unit:Datapath\|CCR:flag_unit\"" {  } { { "exec_unit.vhdl" "flag_unit" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_16b exec_unit:Datapath\|mux_4to1_16b:Balu_mux " "Elaborating entity \"mux_4to1_16b\" for hierarchy \"exec_unit:Datapath\|mux_4to1_16b:Balu_mux\"" {  } { { "exec_unit.vhdl" "Balu_mux" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverter_16 exec_unit:Datapath\|inverter_16:inv1 " "Elaborating entity \"inverter_16\" for hierarchy \"exec_unit:Datapath\|inverter_16:inv1\"" {  } { { "exec_unit.vhdl" "inv1" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_6_16 exec_unit:Datapath\|sign_extend_6_16:sign_ex6_16 " "Elaborating entity \"sign_extend_6_16\" for hierarchy \"exec_unit:Datapath\|sign_extend_6_16:sign_ex6_16\"" {  } { { "exec_unit.vhdl" "sign_ex6_16" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_9_16 exec_unit:Datapath\|sign_extend_9_16:sign_ex9_16 " "Elaborating entity \"sign_extend_9_16\" for hierarchy \"exec_unit:Datapath\|sign_extend_9_16:sign_ex9_16\"" {  } { { "exec_unit.vhdl" "sign_ex9_16" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file exec_unit:Datapath\|reg_file:RegisterFile " "Elaborating entity \"reg_file\" for hierarchy \"exec_unit:Datapath\|reg_file:RegisterFile\"" {  } { { "exec_unit.vhdl" "RegisterFile" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_3b exec_unit:Datapath\|mux_2to1_3b:ao1_mux " "Elaborating entity \"mux_2to1_3b\" for hierarchy \"exec_unit:Datapath\|mux_2to1_3b:ao1_mux\"" {  } { { "exec_unit.vhdl" "ao1_mux" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_3b exec_unit:Datapath\|mux_4to1_3b:rg_mux " "Elaborating entity \"mux_4to1_3b\" for hierarchy \"exec_unit:Datapath\|mux_4to1_3b:rg_mux\"" {  } { { "exec_unit.vhdl" "rg_mux" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Count_reg exec_unit:Datapath\|Count_reg:count " "Elaborating entity \"Count_reg\" for hierarchy \"exec_unit:Datapath\|Count_reg:count\"" {  } { { "exec_unit.vhdl" "count" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter7 exec_unit:Datapath\|shifter7:shft " "Elaborating entity \"shifter7\" for hierarchy \"exec_unit:Datapath\|shifter7:shft\"" {  } { { "exec_unit.vhdl" "shft" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8to1_1b exec_unit:Datapath\|mux_8to1_1b:LSbit " "Elaborating entity \"mux_8to1_1b\" for hierarchy \"exec_unit:Datapath\|mux_8to1_1b:LSbit\"" {  } { { "exec_unit.vhdl" "LSbit" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/exec_unit.vhdl" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_control state_control:FSM_control " "Elaborating entity \"state_control\" for hierarchy \"state_control:FSM_control\"" {  } { { "IITB_RISC.vhdl" "FSM_control" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/IITB_RISC.vhdl" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653169297250 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "IITB_RISC.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/IITB_RISC.vhdl" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653169297630 "|IITB_RISC|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "IITB_RISC.vhdl" "" { Text "C:/Users/prate/Desktop/IITB-RISC/VHDL-Files/IITB_RISC.vhdl" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653169297630 "|IITB_RISC|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653169297630 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653169297631 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653169297631 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653169297631 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653169297720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 03:11:37 2022 " "Processing ended: Sun May 22 03:11:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653169297720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653169297720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653169297720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653169297720 ""}
