{
  "design": {
    "design_info": {
      "boundary_crc": "0x2403E8C6FBD19504",
      "device": "xc7k325tffg676-2",
      "gen_directory": "../../../../LongTeng-GPU.gen/longteng_sources/bd/longteng_top",
      "name": "longteng_top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "pcie_controller": "",
      "ddr3_controller": "",
      "util_ds_buf_0": "",
      "clk_wiz_0": "",
      "axi_smc": "",
      "rst_ddr3_controller_200M": ""
    },
    "interface_ports": {
      "pcie_ref_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "pcie_ref_clk_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "pcie_ref_clk_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "pcie_7x_mgt_rtl_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_7x_mgt_rtl_0_rxn",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pcie_7x_mgt_rtl_0_rxp",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "txn": {
            "physical_name": "pcie_7x_mgt_rtl_0_txn",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "txp": {
            "physical_name": "pcie_7x_mgt_rtl_0_txp",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "DDR3_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "DDR3_0_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR3_0_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR3_0_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR3_0_addr",
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "BA": {
            "physical_name": "DDR3_0_ba",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RAS_N": {
            "physical_name": "DDR3_0_ras_n",
            "direction": "O"
          },
          "CAS_N": {
            "physical_name": "DDR3_0_cas_n",
            "direction": "O"
          },
          "WE_N": {
            "physical_name": "DDR3_0_we_n",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "DDR3_0_reset_n",
            "direction": "O"
          },
          "CK_P": {
            "physical_name": "DDR3_0_ck_p",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_N": {
            "physical_name": "DDR3_0_ck_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "DDR3_0_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "DDR3_0_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR3_0_dm",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ODT": {
            "physical_name": "DDR3_0_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "clk_50M": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "longteng_top_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset_rtl_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "init_calib_complete_0": {
        "direction": "O"
      },
      "user_lnk_up_0": {
        "direction": "O"
      }
    },
    "components": {
      "pcie_controller": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "ip_revision": "26",
        "xci_name": "longteng_top_xdma_0_1",
        "xci_path": "ip/longteng_top_xdma_0_1/longteng_top_xdma_0_1.xci",
        "inst_hier_path": "pcie_controller",
        "parameters": {
          "axilite_master_en": {
            "value": "false"
          },
          "axist_bypass_en": {
            "value": "false"
          },
          "mode_selection": {
            "value": "Basic"
          },
          "pcie_id_if": {
            "value": "false"
          },
          "pf0_Use_Class_Code_Lookup_Assistant": {
            "value": "false"
          },
          "pf0_base_class_menu": {
            "value": "Display_controller"
          },
          "pf0_device_id": {
            "value": "beef"
          },
          "pf0_revision_id": {
            "value": "00"
          },
          "pf0_sub_class_interface_menu": {
            "value": "VGA_compatible_controller"
          },
          "pf0_subsystem_id": {
            "value": "babe"
          },
          "pf0_subsystem_vendor_id": {
            "value": "cafe"
          },
          "pl_link_cap_max_link_speed": {
            "value": "5.0_GT/s"
          },
          "pl_link_cap_max_link_width": {
            "value": "X4"
          },
          "vendor_id": {
            "value": "f00d"
          },
          "xdma_num_usr_irq": {
            "value": "1"
          },
          "xdma_pcie_64bit_en": {
            "value": "true"
          },
          "xdma_pcie_prefetchable": {
            "value": "true"
          },
          "xdma_rnum_chnl": {
            "value": "2"
          },
          "xdma_sts_ports": {
            "value": "false"
          },
          "xdma_wnum_chnl": {
            "value": "2"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "ddr3_controller": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "ip_revision": "1",
        "xci_name": "longteng_top_mig_7series_0_1",
        "xci_path": "ip/longteng_top_mig_7series_0_1/longteng_top_mig_7series_0_1.xci",
        "inst_hier_path": "ddr3_controller",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_b.prj"
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "longteng_top_util_ds_buf_0_1",
        "xci_path": "ip/longteng_top_util_ds_buf_0_1/longteng_top_util_ds_buf_0_1.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "longteng_top_clk_wiz_0_1",
        "xci_path": "ip/longteng_top_clk_wiz_0_1/longteng_top_clk_wiz_0_1.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "127.775"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "144.334"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "800.000"
          },
          "CLKOUT1_USED": {
            "value": "true"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "161.087"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "144.334"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "16.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "1.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "4"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "21",
        "xci_name": "longteng_top_axi_smc_1",
        "xci_path": "ip/longteng_top_axi_smc_1/longteng_top_axi_smc_1.xci",
        "inst_hier_path": "axi_smc",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "rst_ddr3_controller_200M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "longteng_top_rst_ddr3_controller_200M_0",
        "xci_path": "ip/longteng_top_rst_ddr3_controller_200M_0/longteng_top_rst_ddr3_controller_200M_0.xci",
        "inst_hier_path": "rst_ddr3_controller_200M"
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "pcie_ref_clk",
          "util_ds_buf_0/CLK_IN_D"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "ddr3_controller/S_AXI"
        ]
      },
      "ddr3_controller_DDR3": {
        "interface_ports": [
          "DDR3_0",
          "ddr3_controller/DDR3"
        ]
      },
      "pcie_controller_M_AXI": {
        "interface_ports": [
          "pcie_controller/M_AXI",
          "axi_smc/S00_AXI"
        ]
      },
      "pcie_controller_pcie_mgt": {
        "interface_ports": [
          "pcie_7x_mgt_rtl_0",
          "pcie_controller/pcie_mgt"
        ]
      }
    },
    "nets": {
      "clk_in1_0_1": {
        "ports": [
          "clk_50M",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "ddr3_controller/sys_clk_i"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "ddr3_controller/clk_ref_i"
        ]
      },
      "ddr3_controller_init_calib_complete": {
        "ports": [
          "ddr3_controller/init_calib_complete",
          "init_calib_complete_0"
        ]
      },
      "ddr3_controller_mmcm_locked": {
        "ports": [
          "ddr3_controller/mmcm_locked",
          "rst_ddr3_controller_200M/dcm_locked"
        ]
      },
      "ddr3_controller_ui_clk": {
        "ports": [
          "ddr3_controller/ui_clk",
          "axi_smc/aclk1",
          "rst_ddr3_controller_200M/slowest_sync_clk"
        ]
      },
      "ddr3_controller_ui_clk_sync_rst": {
        "ports": [
          "ddr3_controller/ui_clk_sync_rst",
          "rst_ddr3_controller_200M/ext_reset_in"
        ]
      },
      "pcie_controller_axi_aclk": {
        "ports": [
          "pcie_controller/axi_aclk",
          "axi_smc/aclk"
        ]
      },
      "pcie_controller_axi_aresetn": {
        "ports": [
          "pcie_controller/axi_aresetn",
          "ddr3_controller/sys_rst",
          "axi_smc/aresetn"
        ]
      },
      "pcie_controller_user_lnk_up": {
        "ports": [
          "pcie_controller/user_lnk_up",
          "user_lnk_up_0"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "reset_rtl_0",
          "pcie_controller/sys_rst_n"
        ]
      },
      "rst_ddr3_controller_200M_peripheral_aresetn": {
        "ports": [
          "rst_ddr3_controller_200M/peripheral_aresetn",
          "ddr3_controller/aresetn"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "pcie_controller/sys_clk"
        ]
      }
    },
    "addressing": {
      "/pcie_controller": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr3_controller_memaddr": {
                "address_block": "/ddr3_controller/memmap/memaddr",
                "offset": "0x0000000080000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}