/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [13:0] _02_;
  wire [26:0] _03_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_2z;
  reg [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~((in_data[187] | celloutsig_1_6z) & in_data[105]);
  assign celloutsig_1_18z = ~((celloutsig_1_9z | celloutsig_1_1z) & in_data[162]);
  assign celloutsig_0_8z = ~((celloutsig_0_6z[2] | celloutsig_0_6z[2]) & celloutsig_0_0z[2]);
  assign celloutsig_0_1z = ~((in_data[50] | in_data[7]) & in_data[81]);
  assign celloutsig_0_22z = ~((in_data[4] | celloutsig_0_16z) & celloutsig_0_20z);
  assign celloutsig_1_0z = ~((in_data[130] | in_data[120]) & in_data[125]);
  assign celloutsig_1_7z = ~((celloutsig_1_0z | celloutsig_1_0z) & (in_data[131] | in_data[166]));
  assign celloutsig_1_8z = ~((celloutsig_1_0z | celloutsig_1_7z) & (celloutsig_1_6z | celloutsig_1_2z));
  assign celloutsig_1_12z = ~((celloutsig_1_2z | in_data[106]) & (celloutsig_1_7z | celloutsig_1_1z));
  assign celloutsig_0_4z = ~((celloutsig_0_2z[1] | celloutsig_0_0z[3]) & (celloutsig_0_2z[1] | in_data[82]));
  assign celloutsig_0_20z = ~((celloutsig_0_7z[5] | in_data[42]) & (celloutsig_0_15z | celloutsig_0_16z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_0z | in_data[148]));
  assign celloutsig_1_2z = ~((in_data[152] | celloutsig_1_1z) & (celloutsig_1_1z | in_data[171]));
  always_ff @(negedge clkin_data[128], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 14'h0000;
    else _02_ <= { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_4z };
  reg [26:0] _18_;
  always_ff @(posedge clkin_data[96], negedge clkin_data[0])
    if (!clkin_data[0]) _18_ <= 27'h0000000;
    else _18_ <= { celloutsig_0_6z[8:5], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign { _03_[26:14], _00_, _01_, _03_[11:0] } = _18_;
  assign celloutsig_1_4z = ~^ { in_data[150:149], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_6z = ~^ { celloutsig_1_3z[4], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_5z = ~^ { in_data[73:71], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_2z[3:1], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_15z = ~^ { in_data[17:14], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_16z = ~^ in_data[25:23];
  assign celloutsig_0_21z = ~^ { celloutsig_0_7z[9:8], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[92:88] - in_data[91:87];
  assign celloutsig_1_5z = { celloutsig_1_3z[5:3], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z } - in_data[148:143];
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z } - { celloutsig_1_3z[2:1], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_19z = { _02_[2:0], celloutsig_1_12z } - { celloutsig_1_3z[3:1], celloutsig_1_2z };
  assign celloutsig_0_6z = { in_data[84:76], celloutsig_0_3z } - { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_0z[2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z } - { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[68:65] - celloutsig_0_0z[3:0];
  assign celloutsig_0_23z = { celloutsig_0_0z[4:1], celloutsig_0_21z } - { _03_[25:22], celloutsig_0_22z };
  assign celloutsig_1_3z = { in_data[117], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z } - in_data[132:127];
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 5'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_3z = { celloutsig_0_2z[0], celloutsig_0_2z };
  assign _03_[13:12] = { _00_, _01_ };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
