Warning (10268): Verilog HDL information at cafeMachine.v(24): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/finalattempt2/cafeMachine.v Line: 24
