verilog work "E:/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/alu_shift8_4.v"
verilog work "E:/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/alu_cmp8_6.v"
verilog work "E:/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/alu_bool8_5.v"
verilog work "E:/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/alu_arith8_3.v"
verilog work "E:/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v"
verilog work "E:/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/alu8_1.v"
verilog work "E:/GitHub/Mojo/1D_8bit_ALU/work/planAhead/1D_8bit_ALU/1D_8bit_ALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
