Fitter Route Stage Report for quartus_compile
Thu Feb 29 17:16:01 2024
Quartus Prime Version 21.1.0 Build 169 03/24/2021 Patches 0.36 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Routing Usage Summary
  3. Route Messages
  4. Estimated Delay Added for Hold Timing Summary
  5. Estimated Delay Added for Hold Timing Details
  6. Global Router Wire Utilization Map
  7. Peak Wire Demand Summary
  8. Peak Wire Demand Details
  9. Peak Total Grid Crossings



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; Routing Usage Summary                                         ;
+--------------------------------+------------------------------+
; Routing Resource Type          ; Usage                        ;
+--------------------------------+------------------------------+
; Block Input Muxes              ; 4 / 361,828 ( < 1 % )        ;
; Block interconnects            ; 17,795 / 4,381,776 ( < 1 % ) ;
; C16 interconnects              ; 4 / 108,864 ( < 1 % )        ;
; C2 interconnects               ; 1,825 / 653,184 ( < 1 % )    ;
; C3 interconnects               ; 1,705 / 1,325,376 ( < 1 % )  ;
; C4 interconnects               ; 2,184 / 851,904 ( < 1 % )    ;
; CLOCK_INVERTs                  ; 6 / 4,032 ( < 1 % )          ;
; DCM_muxes                      ; 0 / 1,088 ( 0 % )            ;
; Direct links                   ; 8,962 / 4,381,776 ( < 1 % )  ;
; GAP Interconnects              ; 0 / 173,376 ( 0 % )          ;
; GAPs                           ; 0 / 29,304 ( 0 % )           ;
; HIO Buffers                    ; 0 / 145,152 ( 0 % )          ;
; Horizontal Buffers             ; 0 / 115,776 ( 0 % )          ;
; Horizontal_clock_segment_muxes ; 4 / 4,032 ( < 1 % )          ;
; Programmable Inverts           ; 51 / 195,696 ( < 1 % )       ;
; R10 interconnects              ; 1,858 / 1,216,008 ( < 1 % )  ;
; R2 interconnects               ; 2,234 / 1,088,640 ( < 1 % )  ;
; R24 interconnects              ; 20 / 152,064 ( < 1 % )       ;
; R24/C16 interconnect drivers   ; 23 / 217,728 ( < 1 % )       ;
; R4 interconnects               ; 3,389 / 1,574,496 ( < 1 % )  ;
; Row Clock Tap-Offs             ; 822 / 350,352 ( < 1 % )      ;
; Switchbox_clock_muxes          ; 19 / 23,040 ( < 1 % )        ;
; Vertical_seam_tap_muxes        ; 16 / 12,096 ( < 1 % )        ;
+--------------------------------+------------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.1.0 Build 169 03/24/2021 Patches 0.36 SC Pro Edition
    Info: Processing started: Thu Feb 29 17:12:15 2024
    Info: System process ID: 457429
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/projects/ljohn/simplescalar/ans/polybench/atax/intelversions/atax_49.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (170193): Fitter routing operations beginning
Info (20215): Router estimated peak short interconnect demand : 16% of up directional wire in region X128_Y144 to X135_Y151
    Info (20265): Estimated peak short right directional wire demand : 10% in region X128_Y152 to X135_Y159
    Info (20265): Estimated peak short left directional wire demand : 9% in region X136_Y152 to X143_Y159
    Info (20265): Estimated peak short up directional wire demand : 16% in region X128_Y144 to X135_Y151
    Info (20265): Estimated peak short down directional wire demand : 12% in region X128_Y160 to X135_Y167
Info (20215): Router estimated peak long high speed interconnect demand : 98% of up directional wire in region X136_Y152 to X143_Y159
    Info (20265): Estimated peak long high speed right directional wire demand : 18% in region X128_Y152 to X135_Y159
    Info (20265): Estimated peak long high speed left directional wire demand : 39% in region X144_Y152 to X151_Y159
    Info (20265): Estimated peak long high speed up directional wire demand : 98% in region X136_Y152 to X143_Y159
    Info (20265): Estimated peak long high speed down directional wire demand : 64% in region X136_Y160 to X143_Y167
    Info (20315): Note that the router may use short wires to implement long connections at higher delay
Info (170239): Router is attempting to preserve 0.01 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (11888): Total time spent on timing analysis during Routing is 3.16 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:01:04


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 201.9             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                  ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                              ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_inputreg0_q[7] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[7] ; 0.404             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_inputreg0_q[6] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[6] ; 0.403             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_inputreg0_q[4] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[4] ; 0.396             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_inputreg0_q[5] ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist26_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax0_i_llvm_fpga_pop_p67f32_arrayidx32564_pop32_atax38_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[5] ; 0.387             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_inputreg0_q[26]                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[26]                                                                ; 0.377             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_inputreg0_q[31]                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[31]                                                                ; 0.373             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][14]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[13]                                                                                           ; 0.313             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[6]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[70]                                                                                                                                                                                    ; 0.309             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[28]                                                                                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[92]                                                                                                                                                                                    ; 0.308             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][15]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[14]                                                                                           ; 0.307             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][8]                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[7]                                                                                            ; 0.307             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[25]                                                                                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[89]                                                                                                                                                                                    ; 0.307             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][4]                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[3]                                                                                            ; 0.307             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][48]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[47]                                                                                           ; 0.306             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][67]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[66]                                                                                           ; 0.306             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_1_tpl_reg1_q[0]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[0]                                                                                                                                                                                     ; 0.306             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[12]                                                                                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[76]                                                                                                                                                                                    ; 0.306             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[47]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[47]                                                                                                                    ; 0.306             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][29]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[28]                                                                                           ; 0.305             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[14]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[14]                                                                                                                    ; 0.305             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[5]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[69]                                                                                                                                                                                    ; 0.305             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[60]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[60]                                                                                                                    ; 0.304             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[24]                                                                                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[88]                                                                                                                                                                                    ; 0.304             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][94]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[93]                                                                                           ; 0.304             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][49]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[48]                                                                                           ; 0.304             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[4]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[68]                                                                                                                                                                                    ; 0.304             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][51]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[50]                                                                                           ; 0.304             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[6]                                                                                                                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[6]                                                                                                                     ; 0.304             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[13]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[13]                                                                                                                    ; 0.303             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[12]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[12]                                                                                                                    ; 0.303             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist37_i_arrayidx366_atax0_dupName_2_trunc_sel_x_b_1_q[12]                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[4]           ; 0.303             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][43]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[42]                                                                                           ; 0.303             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[51]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[51]                                                                                                                    ; 0.303             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[27]                                                                                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[91]                                                                                                                                                                                    ; 0.303             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][98]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[97]                                                                                           ; 0.303             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[63]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[63]                                                                                                                    ; 0.303             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[52]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[52]                                                                                                                    ; 0.303             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[11]                                                                                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[75]                                                                                                                                                                                    ; 0.302             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[29]                                                                                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[93]                                                                                                                                                                                    ; 0.302             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_inputreg0_q[16]                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[16]                                                                ; 0.302             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][85]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[84]                                                                                           ; 0.302             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist37_i_arrayidx366_atax0_dupName_2_trunc_sel_x_b_1_q[9]                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[1]           ; 0.302             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[4]                                                                                                                                                                                     ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[4]                                                                                                                     ; 0.302             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][30]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[29]                                                                                           ; 0.301             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][3]                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[2]                                                                                            ; 0.301             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][37]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[36]                                                                                           ; 0.301             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][93]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[92]                                                                                           ; 0.301             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][45]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[44]                                                                                           ; 0.300             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][34]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[33]                                                                                           ; 0.300             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][16]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[15]                                                                                           ; 0.300             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][99]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[98]                                                                                           ; 0.300             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[43]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[43]                                                                                                                    ; 0.299             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][46]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[45]                                                                                           ; 0.299             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][25]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[24]                                                                                           ; 0.299             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][6]                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[5]                                                                                            ; 0.299             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][96]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[95]                                                                                           ; 0.299             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][87]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[86]                                                                                           ; 0.299             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[59]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[59]                                                                                                                    ; 0.299             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[45]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[45]                                                                                                                    ; 0.299             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_inputreg0_q[30]                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[30]                       ; 0.298             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][95]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[94]                                                                                           ; 0.298             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][91]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[90]                                                                                           ; 0.298             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_inputreg0_q[7]                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[7]                        ; 0.298             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist37_i_arrayidx366_atax0_dupName_2_trunc_sel_x_b_1_q[13]                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[5]           ; 0.298             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][5]                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[4]                                                                                            ; 0.298             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_inputreg0_q[3]                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[3]                        ; 0.298             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[53]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[53]                                                                                                                    ; 0.298             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][27]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[26]                                                                                           ; 0.297             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][24]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[23]                                                                                           ; 0.297             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist37_i_arrayidx366_atax0_dupName_2_trunc_sel_x_b_1_q[8]                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[0]           ; 0.297             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][44]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[43]                                                                                           ; 0.297             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][35]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[34]                                                                                           ; 0.297             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][7]                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[6]                                                                                            ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][20]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[19]                                                                                           ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_inputreg0_q[28]                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[28]                       ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][102]                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[101]                                                                                          ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][50]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[49]                                                                                           ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[14]                                                                                                                                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[78]                                                                                                                                                                                    ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][47]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[46]                                                                                           ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][11]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[10]                                                                                           ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][10]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[9]                                                                                            ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][88]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[87]                                                                                           ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_inputreg0_q[23]                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[23]                       ; 0.296             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_inputreg0_q[12]                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[12]                       ; 0.295             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_2_tpl_reg1_q[9]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[73]                                                                                                                                                                                    ; 0.295             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][58]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[57]                                                                                           ; 0.295             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][36]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[35]                                                                                           ; 0.295             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist37_i_arrayidx366_atax0_dupName_2_trunc_sel_x_b_1_q[11]                                                                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist28_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax0_i_llvm_fpga_pop_i64_idxprom3162_pop31_atax17_mux_x_q_13_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[3]           ; 0.295             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][23]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[22]                                                                                           ; 0.294             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_2_tpl_reg1_q[54]                                                                                                                                                                                    ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[54]                                                                                                                    ; 0.294             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][41]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[40]                                                                                           ; 0.294             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][128]                                                                                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[127]                                                                                          ; 0.294             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_inputreg0_q[2]                        ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[2]                        ; 0.294             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_inputreg0_q[18]                       ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body52_ataxs_c0_enter16817_atax6_aunroll_x|thei_sfc_logic_s_c0_in_for_body52_ataxs_c0_enter16817_atax0_aunroll_x|redist20_i_llvm_fpga_pop_f32_add70_pop40_atax0_i_llvm_fpga_pop_f32_add70_pop40_atax17_mux_x_q_6_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[18]                       ; 0.293             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|i_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x_out_c0_exit149_6_tpl_reg1_q[2]                                                                                                                                                                                 ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[106]                                                                                                                                                                                   ; 0.293             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][97]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[96]                                                                                           ; 0.293             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_inputreg0_q[17]                                                                ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|redist5_sync_together103_aunroll_x_in_c0_eni7_3_tpl_11_mem_dmem|auto_generated|altera_syncram_impl1|portadatain_reg[17]                                                                ; 0.293             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][53]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[52]                                                                                           ; 0.293             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][40]                                                                                            ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[39]                                                                                           ; 0.293             ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|delay_write_interface_of_side_fifo|GEN_STAGES.pipe[0][9]                                                                                             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|portadatain_reg[8]                                                                                            ; 0.293             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


--------------------------------------
; Global Router Wire Utilization Map ;
--------------------------------------
This report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Peak Wire Demand Summary                                                      ;
+-----------------+-----------+-----------------------------------+-------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ;
+-----------------+-----------+-----------------------------------+-------------+
; short           ; right     ; [(128, 152), (135, 159)]          ; 10.968 %    ;
; short           ; left      ; [(136, 152), (143, 159)]          ; 9.895 %     ;
; short           ; up        ; [(128, 144), (135, 151)]          ; 16.009 %    ;
; short           ; down      ; [(128, 160), (135, 167)]          ; 12.993 %    ;
; long high speed ; right     ; [(128, 152), (135, 159)]          ; 18.750 %    ;
; long high speed ; left      ; [(144, 152), (151, 159)]          ; 39.286 %    ;
; long high speed ; up        ; [(136, 152), (143, 159)]          ; 98.438 %    ;
; long high speed ; down      ; [(136, 160), (143, 167)]          ; 64.062 %    ;
+-----------------+-----------+-----------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Wire Demand Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------+-----------+-----------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Wire            ; Direction ; Grid [(Xmin, Ymin), (Xmax, Ymax)] ; Peak Demand ; Net Names                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+-----------+-----------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; short           ; right     ; [(128, 152), (135, 159)]          ; 10.968 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|mux_sel~0                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                 ;
; short           ; right     ; [(128, 152), (135, 159)]          ; 10.968 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|redist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo_o_data_reg1_q[43]                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist2_sync_together60_aunroll_x_in_i_valid_2_q[0]                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|i7~0                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; atax_avmm_0_rw_read[0]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist7_i_llvm_fpga_forked_atax_b12_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[44]                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                  ;
; short           ; left      ; [(136, 152), (143, 159)]          ; 9.895 %     ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|i49                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                   ;
; short           ; left      ; [(136, 152), (143, 159)]          ; 9.895 %     ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[44]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[34]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[35]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[36]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[37]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[38]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[39]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[40]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[51]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[42]                                                                                                                                                                                                                                      ;
; short           ; up        ; [(128, 144), (135, 151)]          ; 16.009 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|theloop_admit|kernel_downstream_latency_match|pipe[2][1]                                                                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[43]                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[51]                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[50]                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[49]                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[48]                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[47]                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[46]                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[45]                                                                                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[44]                                                                                                                                                                                                                                                                                                      ;
; short           ; up        ; [(128, 144), (135, 151)]          ; 16.009 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[31]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[23]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[24]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[25]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[26]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[27]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[28]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[29]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4|thebb_atax_B4_stall_region|i_sfc_s_c0_in_for_body13_ataxs_c0_enter10515_atax3_aunroll_x_out_c0_exit111_1_tpl_reg1_q[6]                                                                                                                                                                                                                                                                                                       ;
; short           ; down      ; [(128, 160), (135, 167)]          ; 12.993 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo__duplicate|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo_3_0                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[35]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[33]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[36]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[37]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[38]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[39]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[40]                                                                                                                                                                                             ;
; short           ; down      ; [(128, 160), (135, 167)]          ; 12.993 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; atax_inst|~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[3]                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[4]                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[5]                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[6]                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[7]                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[8]                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[9]                                                                                                                                                                                              ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[10]                                                                                                                                                                                             ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|dataout_reg[11]                                                                                                                                                                                             ;
; long high speed ; right     ; [(128, 152), (135, 159)]          ; 18.750 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist1_sync_together63_aunroll_x_in_i_valid_2_q[0]                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[84] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[86] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[89] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[91] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[92] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[94] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[96] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[97] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[98] ;
; long high speed ; right     ; [(128, 152), (135, 159)]          ; 18.750 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[84] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[96] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist1_sync_together63_aunroll_x_in_i_valid_2_q[0]                                                                                                                                                                                                               ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[86] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[89] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[91] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[92] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[94] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[97] ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[98] ;
; long high speed ; left      ; [(144, 152), (151, 159)]          ; 39.286 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|i49                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|redist2_sync_together10_aunroll_x_in_c1_eni1_3_tpl_1_q[3]                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[5]                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[7]                                                                                                                                                                                            ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[13]                                                                                                                                                                                           ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|redist2_sync_together10_aunroll_x_in_c1_eni1_3_tpl_1_q[7]                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|redist2_sync_together10_aunroll_x_in_c1_eni1_3_tpl_1_q[10]                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|redist2_sync_together10_aunroll_x_in_c1_eni1_3_tpl_1_q[4]                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_ataxs_c1_enter_atax4_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_ataxs_c1_enter_atax0_aunroll_x|redist2_sync_together10_aunroll_x_in_c1_eni1_3_tpl_1_q[5]                                                                                                                                                                                                     ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[3]                                                                                                                                                                                            ;
; long high speed ; left      ; [(144, 152), (151, 159)]          ; 39.286 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter101_atax0_aunroll_x|redist2_i_arrayidx61_atax0_narrow_x_b_1_q[1]                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter101_atax0_aunroll_x|redist2_i_arrayidx61_atax0_narrow_x_b_1_q[5]                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter101_atax0_aunroll_x|redist2_i_arrayidx61_atax0_narrow_x_b_1_q[3]                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter101_atax0_aunroll_x|redist2_i_arrayidx61_atax0_narrow_x_b_1_q[4]                                                                                                                                                                                                                        ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|redist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo_o_data_reg1_q[12]                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|redist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo_o_data_reg1_q[18]                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|redist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo_o_data_reg1_q[17]                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|redist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo_o_data_reg1_q[16]                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|redist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo_o_data_reg1_q[15]                                                                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|redist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo_o_data_reg1_q[14]                                                                                                                                                                                                                                                                                   ;
; long high speed ; up        ; [(136, 152), (143, 159)]          ; 98.438 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                 ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x_in_i_stall_reg0_q[0]~ERTM                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp|i7~0                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|real_almost_empty.write_into_fifo_late                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[3]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[5]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[4]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[1]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[2]~ERTM                                                                                                                                                                                                                    ;
; long high speed ; up        ; [(136, 152), (143, 159)]          ; 98.438 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[3]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[5]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[4]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[1]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[2]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[0]~ERTM                                                                                                                                                                                                                    ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[12]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[43]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[27]                                                                                                                                                                                                                                      ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|before_fifo_2_x_q[26]                                                                                                                                                                                                                                      ;
; long high speed ; down      ; [(136, 160), (143, 167)]          ; 64.062 %    ;    High Routing Fan-Out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|i49                                                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[7]                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[6]                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                         ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                         ;
; long high speed ; down      ; [(136, 160), (143, 167)]          ; 64.062 %    ;    Long Distance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|m20k_addr_b_clock_en_EV                                                     ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|prefetch_clock_en                                                           ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                   ;
;     --          ;           ;                                   ;             ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                         ;
+-----------------+-----------+-----------------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Peak Total Grid Crossings                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Net Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Total Grid Crossings ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; atax_inst|atax_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 10                   ;
; atax_inst|~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 8                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_full_detector|fast_incr_decr_counter|Mux_2~0_ERTM                                                            ; 6                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|therst_sync|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                            ; 6                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B0_runOnce|thebb_atax_B0_runOnce_stall_region|stall_entry_frontStall_reg0_q[0]~ERTM                                                                                                                                                                                                                                                                                                                                             ; 5                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[3]~ERTM                                                                                                                                                                                                                    ; 5                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[5]~ERTM                                                                                                                                                                                                                    ; 5                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[4]~ERTM                                                                                                                                                                                                                    ; 5                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[1]~ERTM                                                                                                                                                                                                                    ; 5                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[2]~ERTM                                                                                                                                                                                                                    ; 5                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|redist7_i_idxprom_atax10_vt_join_q_1_q[0]~ERTM                                                                                                                                                                                                                    ; 5                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|therst_sync|GEN_RESET_PIPELINE.pipe[2][0]                                                                                                                                                                                                                                                                                       ; 5                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_ataxs_c0_enter9612_atax0_aunroll_x|valid_fanout_reg0_q[0]                                                                                                                                                                                                                                            ; 5                    ;
; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a|mux_intf.req.byteenable[0]~0                                                                                                                                                                                                                                                                                                                                                                                                            ; 5                    ;
; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][36]                                                                                                                                                                                                                                                                                                                                                                                              ; 5                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|merged_in_SE_in_i_llvm_fpga_pop_i1_memdep_phi_pop20_atax0_V0_sync_valid_reg0_q[0]~ERTM                                                                                                                                                                                                                                                                                                            ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter101_atax0_aunroll_x|redist2_i_arrayidx61_atax0_narrow_x_b_1_q[2]                                                                                                                                                                                                                        ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c1_in_for_body_ataxs_c1_enter101_atax5_aunroll_x|thei_sfc_logic_s_c1_in_for_body_ataxs_c1_enter101_atax0_aunroll_x|redist2_i_arrayidx61_atax0_narrow_x_b_1_q[1]                                                                                                                                                                                                                        ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|theloop_admit|out_forked~ERTM                                                                                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|pipe_cmd[1][1][35]~ERTM                                                                                                                                                                                                                                                                                                                                                                                         ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax7_atax3|thei_llvm_fpga_mem_unnamed_atax7_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|data_out_reg[0]                                                                                                                                                                                                                                         ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|theloop_admit|i218~0_ERTM1                                                                                                                                                                                                                                                                                                        ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|data_out_reg[8]                                                                                                                    ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push29_atax0_i_llvm_fpga_push_i32_j_137_push29_atax1_x|llram.acl_latency_one_ram_fifo_inst|data_out_reg[9]                                                                                                                    ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body73_ataxs_c0_enter18714_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body73_ataxs_c0_enter18714_atax0_aunroll_x|redist7_i_llvm_fpga_forked_atax_b12_forked_atax3_out_buffer_out_4_delay_2[0]                                                                                                                                                                              ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_o_valid_reg1_q[0]                                                                                                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start|thebb_atax_B1_start_stall_region|i_iord_bl_call_atax_unnamed_atax1_atax2_aunroll_x_out_o_valid_reg1_q[0]                                                                                                                                                                                                                                                                                                               ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_q_q[15]                                                                                                                                                                                           ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax23|block_rsrvd_fix_q_q[13]                                                                                                                                                                                           ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body30_ataxs_c0_enter13916_atax7_aunroll_x|thei_sfc_logic_s_c0_in_for_body30_ataxs_c0_enter13916_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push28_atax0_i_llvm_fpga_push_f32_add41_push28_atax1_x|zlram.acl_latency_zero_ram_fifo_inst|llram_fifo_inst|data_out_clock_en                                                                                                 ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[96] ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|thei_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_ataxs_c0_exit98_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[84] ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist0_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_31_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                   ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|theatax_B8_merge|theatax_B8_merge_storage|theatax_B8_merge_storage|ms.acl_mid_speed_fifo_inst|i73~1                                                                                                                                                                                                                                                                                                                          ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[13]                                                                                                                                                                                           ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[7]                                                                                                                                                                                            ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[5]                                                                                                                                                                                            ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|theredist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altera_syncram_impl1|q_b[3]                                                                                                                                                                                            ; 4                    ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3|thebb_atax_B3_stall_region|redist1_i_sfc_s_c0_in_for_body_ataxs_c0_enter9612_atax1_aunroll_x_out_c0_exit98_1_tpl_64_fifo_o_data_reg1_q[19]                                                                                                                                                                                                                                                                                   ; 4                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


