Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: test_Memory.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test_Memory.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test_Memory"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : test_Memory
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/DCM_50M.vhd" in Library work.
Architecture behavioral of Entity dcm_50m is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sel_strobeB.vhd" in Library work.
Architecture behavioral of Entity sel_strobeb is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd" in Library work.
Architecture behavioral of Entity bin2bcd3en is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/mux4SSD.vhd" in Library work.
Architecture behavioral of Entity mux4ssd is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/SSD_1dig.vhd" in Library work.
Architecture behavioral of Entity ssd_1dig is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sRAM32x8_ex_pgm_instr.vhd" in Library work.
Architecture behavioral of Entity sram32x8_ex_pgm_instr is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" in Library work.
Architecture behavioral of Entity lab9_bcdbus is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_Memory.vhf" in Library work.
Entity <test_memory> compiled.
Entity <test_memory> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <test_Memory> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sRAM32x8_ex_pgm_instr> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <lab9_BCDBus> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM_50M> in library <work> (architecture <behavioral>) with generics.
	DIV100 = 50
	DIV10k = 5000
	DIV1k = 500
	DIV50 = 25

Analyzing hierarchy for entity <sel_strobeB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bin2BCD3en> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4SSD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SSD_1dig> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_Memory> in library <work> (Architecture <behavioral>).
Entity <test_Memory> analyzed. Unit <test_Memory> generated.

Analyzing Entity <sRAM32x8_ex_pgm_instr> in library <work> (Architecture <behavioral>).
Entity <sRAM32x8_ex_pgm_instr> analyzed. Unit <sRAM32x8_ex_pgm_instr> generated.

Analyzing Entity <lab9_BCDBus> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 110: Unconnected output port 'CLK1M' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 110: Unconnected output port 'CLK10k' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 110: Unconnected output port 'CLK1' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 110: Unconnected output port 'CLK100' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 140: Unconnected output port 'Dout3' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 140: Unconnected output port 'RBout' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 150: Unconnected output port 'dpO' of component 'mux4SSD'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 167: Unconnected output port 'Dout3' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 167: Unconnected output port 'Dout2' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 167: Unconnected output port 'Dout1' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 167: Unconnected output port 'Dout0' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 167: Unconnected output port 'RBout' of component 'bin2BCD3en'.
Entity <lab9_BCDBus> analyzed. Unit <lab9_BCDBus> generated.

Analyzing generic Entity <DCM_50M> in library <work> (Architecture <behavioral>).
	DIV100 = 50
	DIV10k = 5000
	DIV1k = 500
	DIV50 = 25
Entity <DCM_50M> analyzed. Unit <DCM_50M> generated.

Analyzing Entity <sel_strobeB> in library <work> (Architecture <behavioral>).
Entity <sel_strobeB> analyzed. Unit <sel_strobeB> generated.

Analyzing Entity <bin2BCD3en> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <Dout3> in unit <bin2BCD3en> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <bin2BCD3en> analyzed. Unit <bin2BCD3en> generated.

Analyzing Entity <mux4SSD> in library <work> (Architecture <behavioral>).
Entity <mux4SSD> analyzed. Unit <mux4SSD> generated.

Analyzing Entity <SSD_1dig> in library <work> (Architecture <behavioral>).
Entity <SSD_1dig> analyzed. Unit <SSD_1dig> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sRAM32x8_ex_pgm_instr>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sRAM32x8_ex_pgm_instr.vhd".
    Found 8-bit tristate buffer for signal <Q>.
    Found 256-bit register for signal <mem>.
    Found 8-bit 32-to-1 multiplexer for signal <Q$mux0000> created at line 66.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <sRAM32x8_ex_pgm_instr> synthesized.


Synthesizing Unit <DCM_50M>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/DCM_50M.vhd".
    Found 1-bit register for signal <clk_1<0>>.
    Found 1-bit register for signal <clk_100<0>>.
    Found 1-bit register for signal <clk_10k<0>>.
    Found 32-bit adder for signal <clk_1_0$add0000> created at line 164.
    Found 1-bit register for signal <clk_1k<0>>.
    Found 32-bit adder for signal <clk_1k_0$add0000> created at line 116.
    Found 1-bit register for signal <clk_1m>.
    Found 32-bit up counter for signal <cnt1>.
    Found 32-bit comparator greater for signal <cnt1$cmp_gt0000> created at line 165.
    Found 32-bit up counter for signal <cnt100>.
    Found 32-bit adder for signal <cnt100$add0000> created at line 140.
    Found 32-bit comparator greater for signal <cnt100$cmp_gt0000> created at line 141.
    Found 32-bit up counter for signal <cnt10k>.
    Found 32-bit adder for signal <cnt10k$add0000> created at line 92.
    Found 32-bit comparator greater for signal <cnt10k$cmp_gt0000> created at line 93.
    Found 32-bit up counter for signal <cnt1k>.
    Found 32-bit comparator greater for signal <cnt1k$cmp_gt0000> created at line 117.
    Found 5-bit up counter for signal <cnt1M>.
    Summary:
	inferred   5 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <DCM_50M> synthesized.


Synthesizing Unit <sel_strobeB>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sel_strobeB.vhd".
    Found 4x2-bit ROM for signal <sel$mux0001> created at line 44.
    Found 2-bit register for signal <sel>.
    Found 2-bit register for signal <selx>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <sel_strobeB> synthesized.


Synthesizing Unit <bin2BCD3en>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd".
    Found 16x4-bit ROM for signal <b9$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b8$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b7$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b6$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b4$mux0000> created at line 50.
    Found 8x4-bit ROM for signal <b$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b11$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b10$mux0000> created at line 50.
    Found 4-bit register for signal <RBout>.
    Found 4-bit register for signal <Dout0>.
    Found 4-bit register for signal <Dout1>.
    Found 4-bit register for signal <Dout2>.
    Summary:
	inferred   8 ROM(s).
	inferred  12 D-type flip-flop(s).
Unit <bin2BCD3en> synthesized.


Synthesizing Unit <mux4SSD>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/mux4SSD.vhd".
Unit <mux4SSD> synthesized.


Synthesizing Unit <SSD_1dig>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/SSD_1dig.vhd".
    Found 16x7-bit ROM for signal <hexD$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <SSD_1dig> synthesized.


Synthesizing Unit <lab9_BCDBus>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf".
WARNING:Xst:653 - Signal <XLXI_17_Din_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_16_dp_in_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <lab9_BCDBus> synthesized.


Synthesizing Unit <test_Memory>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_Memory.vhf".
Unit <test_Memory> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 18
 16x4-bit ROM                                          : 14
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
 8x4-bit ROM                                           : 2
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Counters                                             : 5
 32-bit up counter                                     : 4
 5-bit up counter                                      : 1
# Registers                                            : 59
 1-bit register                                        : 21
 2-bit register                                        : 2
 4-bit register                                        : 4
 8-bit register                                        : 32
# Comparators                                          : 4
 32-bit comparator greater                             : 4
# Multiplexers                                         : 1
 8-bit 32-to-1 multiplexer                             : 1
# Tristates                                            : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_17> is unconnected in block <XLXI_10>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <Dout2_2> in Unit <XLXI_14> is equivalent to the following FF/Latch, which will be removed : <Dout2_3> 
WARNING:Xst:1710 - FF/Latch <Dout2_2> (without init value) has a constant value of 0 in block <XLXI_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Dout2<3:2>> (without init value) have a constant value of 0 in block <bin2BCD3en>.

Synthesizing (advanced) Unit <sel_strobeB>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_sel_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <sel_strobeB> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 18
 16x4-bit ROM                                          : 14
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
 8x4-bit ROM                                           : 2
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Counters                                             : 5
 32-bit up counter                                     : 4
 5-bit up counter                                      : 1
# Registers                                            : 293
 Flip-Flops                                            : 293
# Comparators                                          : 4
 32-bit comparator greater                             : 4
# Multiplexers                                         : 1
 8-bit 32-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <RBout_1> in Unit <bin2BCD3en> is equivalent to the following FF/Latch, which will be removed : <RBout_0> 
WARNING:Xst:1710 - FF/Latch <RBout_3> (without init value) has a constant value of 1 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RBout_1> (without init value) has a constant value of 0 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2042 - Unit sRAM32x8_ex_pgm_instr: 8 internal tristates are replaced by logic (pull-up yes): Q<0>, Q<1>, Q<2>, Q<3>, Q<4>, Q<5>, Q<6>, Q<7>.

Optimizing unit <test_Memory> ...

Optimizing unit <sRAM32x8_ex_pgm_instr> ...

Optimizing unit <DCM_50M> ...

Optimizing unit <bin2BCD3en> ...

Optimizing unit <lab9_BCDBus> ...
WARNING:Xst:2677 - Node <XLXI_10/XLXI_14/RBout_2> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout0_0> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout0_2> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout0_3> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout0_1> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout1_3> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout1_2> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout1_1> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout1_0> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout2_0> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout2_1> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/RBout_2> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/clk_1m> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/clk_1_0> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/clk_100_0> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/clk_10k_0> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_0> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_1> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_2> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_3> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_4> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_5> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_6> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_7> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_8> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_9> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_10> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_11> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_12> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_13> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_14> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_15> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_16> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_17> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_18> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_19> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_20> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_21> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_22> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_23> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_24> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_25> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_26> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_27> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_28> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_29> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_30> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_31> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1M_0> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1M_1> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1M_2> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1M_3> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1M_4> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_0> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_1> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_2> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_3> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_4> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_5> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_6> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_7> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_8> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_9> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_10> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_11> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_12> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_13> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_14> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_15> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_16> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_17> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_18> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_19> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_20> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_21> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_22> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_23> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_24> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_25> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_26> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_27> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_28> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_29> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_30> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_31> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_0> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_1> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_2> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_3> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_4> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_5> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_6> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_7> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_8> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_9> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_10> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_11> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_12> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_13> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_14> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_15> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_16> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_17> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_18> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_19> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_20> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_21> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_22> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_23> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_24> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_25> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_26> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_27> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_28> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_29> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_30> of sequential type is unconnected in block <test_Memory>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_31> of sequential type is unconnected in block <test_Memory>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_Memory, actual ratio is 27.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 303
 Flip-Flops                                            : 303

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : test_Memory.ngr
Top Level Output File Name         : test_Memory
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 576
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 33
#      LUT2                        : 50
#      LUT3                        : 151
#      LUT4                        : 69
#      MUXCY                       : 76
#      MUXF5                       : 68
#      MUXF6                       : 32
#      MUXF7                       : 16
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 303
#      FD                          : 3
#      FDC                         : 2
#      FDCP                        : 8
#      FDE                         : 289
#      FDR                         : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 27
#      IBUF                        : 15
#      OBUF                        : 12
# Others                           : 5
#      PULLDOWN                    : 4
#      PULLUP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      264  out of    960    27%  
 Number of Slice Flip Flops:            303  out of   1920    15%  
 Number of 4 input LUTs:                310  out of   1920    16%  
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of     83    34%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
WCLK                               | BUFGP                        | 256   |
XLXI_10/XLXI_3/clk_1k_0            | NONE(XLXI_10/XLXI_14/Dout0_0)| 14    |
CLK                                | BUFGP                        | 33    |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------+------------------------------+-------+
Control Signal                                                     | Buffer(FF name)              | Load  |
-------------------------------------------------------------------+------------------------------+-------+
XLXI_10/XLXI_14/Dout0_0_and0000(XLXI_10/XLXI_14/Dout0_0_and00001:O)| NONE(XLXI_10/XLXI_14/Dout0_0)| 1     |
XLXI_10/XLXI_14/Dout0_0_and0001(XLXI_10/XLXI_14/Dout0_0_and00011:O)| NONE(XLXI_10/XLXI_14/Dout0_0)| 1     |
XLXI_10/XLXI_14/Dout0_1_and0000(XLXI_10/XLXI_14/Dout0_1_and00001:O)| NONE(XLXI_10/XLXI_14/Dout0_1)| 1     |
XLXI_10/XLXI_14/Dout0_1_and0001(XLXI_10/XLXI_14/Dout0_1_and00011:O)| NONE(XLXI_10/XLXI_14/Dout0_1)| 1     |
XLXI_10/XLXI_14/Dout0_2_and0000(XLXI_10/XLXI_14/Dout0_2_and00001:O)| NONE(XLXI_10/XLXI_14/Dout0_2)| 1     |
XLXI_10/XLXI_14/Dout0_2_and0001(XLXI_10/XLXI_14/Dout0_2_and00011:O)| NONE(XLXI_10/XLXI_14/Dout0_2)| 1     |
XLXI_10/XLXI_14/Dout0_3_and0000(XLXI_10/XLXI_14/Dout0_3_and00001:O)| NONE(XLXI_10/XLXI_14/Dout0_3)| 1     |
XLXI_10/XLXI_14/Dout0_3_and0001(XLXI_10/XLXI_14/Dout0_3_and00011:O)| NONE(XLXI_10/XLXI_14/Dout0_3)| 1     |
XLXI_10/XLXI_14/Dout1_0_and0000(XLXI_10/XLXI_14/Dout1_0_and00001:O)| NONE(XLXI_10/XLXI_14/Dout1_0)| 1     |
XLXI_10/XLXI_14/Dout1_0_and0001(XLXI_10/XLXI_14/Dout1_0_and00011:O)| NONE(XLXI_10/XLXI_14/Dout1_0)| 1     |
XLXI_10/XLXI_14/Dout1_1_and0000(XLXI_10/XLXI_14/Dout1_1_and00001:O)| NONE(XLXI_10/XLXI_14/Dout1_1)| 1     |
XLXI_10/XLXI_14/Dout1_1_and0001(XLXI_10/XLXI_14/Dout1_1_and00011:O)| NONE(XLXI_10/XLXI_14/Dout1_1)| 1     |
XLXI_10/XLXI_14/Dout1_2_and0000(XLXI_10/XLXI_14/Dout1_2_and00001:O)| NONE(XLXI_10/XLXI_14/Dout1_2)| 1     |
XLXI_10/XLXI_14/Dout1_2_and0001(XLXI_10/XLXI_14/Dout1_2_and00011:O)| NONE(XLXI_10/XLXI_14/Dout1_2)| 1     |
XLXI_10/XLXI_14/Dout1_3_and0000(XLXI_10/XLXI_14/Dout1_3_and00001:O)| NONE(XLXI_10/XLXI_14/Dout1_3)| 1     |
XLXI_10/XLXI_14/Dout1_3_and0001(XLXI_10/XLXI_14/Dout1_3_and00011:O)| NONE(XLXI_10/XLXI_14/Dout1_3)| 1     |
-------------------------------------------------------------------+------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.880ns (Maximum Frequency: 84.176MHz)
   Minimum input arrival time before clock: 12.773ns
   Maximum output required time after clock: 8.053ns
   Maximum combinational path delay: 8.851ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.880ns (frequency: 84.176MHz)
  Total number of paths / destination ports: 314689 / 34
-------------------------------------------------------------------------
Delay:               11.880ns (Levels of Logic = 67)
  Source:            XLXI_10/XLXI_3/cnt1k_1 (FF)
  Destination:       XLXI_10/XLXI_3/cnt1k_31 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_10/XLXI_3/cnt1k_1 to XLXI_10/XLXI_3/cnt1k_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  XLXI_10/XLXI_3/cnt1k_1 (XLXI_10/XLXI_3/cnt1k_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<1>_rt (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<1> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<2> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<3> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<4> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<5> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<6> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<7> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<8> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<9> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<10> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<11> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<12> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<13> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<14> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<15> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<16> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<17> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<18> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<19> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<20> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<21> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<22> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<23> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<24> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<25> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<26> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<27> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<28> (XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_cy<28>)
     XORCY:CI->O           1   0.804   0.424  XLXI_10/XLXI_3/Madd_clk_1k_0_add0000_xor<29> (XLXI_10/XLXI_3/clk_1k_0_add0000<29>)
     LUT4:I3->O            1   0.704   0.000  XLXI_10/XLXI_3/Mcompar_cnt1k_cmp_gt0000_lut<11> (XLXI_10/XLXI_3/Mcompar_cnt1k_cmp_gt0000_lut<11>)
     MUXCY:S->O            1   0.464   0.000  XLXI_10/XLXI_3/Mcompar_cnt1k_cmp_gt0000_cy<11> (XLXI_10/XLXI_3/Mcompar_cnt1k_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcompar_cnt1k_cmp_gt0000_cy<12> (XLXI_10/XLXI_3/Mcompar_cnt1k_cmp_gt0000_cy<12>)
     MUXCY:CI->O          34   0.059   1.342  XLXI_10/XLXI_3/Mcompar_cnt1k_cmp_gt0000_cy<13> (XLXI_10/XLXI_3/Mcompar_cnt1k_cmp_gt0000_cy<13>)
     LUT2:I1->O            1   0.704   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_lut<0> (XLXI_10/XLXI_3/Mcount_cnt1k_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<0> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<1> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<2> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<3> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<4> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<5> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<6> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<7> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<8> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<9> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<10> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<11> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<12> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<13> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<14> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<15> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<16> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<17> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<18> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<19> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<20> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<21> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<22> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<23> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<24> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<25> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<26> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<27> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<28> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<29> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_cy<30> (XLXI_10/XLXI_3/Mcount_cnt1k_cy<30>)
     XORCY:CI->O           1   0.804   0.000  XLXI_10/XLXI_3/Mcount_cnt1k_xor<31> (XLXI_10/XLXI_3/Mcount_cnt1k31)
     FDE:D                     0.308          XLXI_10/XLXI_3/cnt1k_31
    ----------------------------------------
    Total                     11.880ns (9.492ns logic, 2.388ns route)
                                       (79.9% logic, 20.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_10/XLXI_3/clk_1k_0'
  Clock period: 2.225ns (frequency: 449.438MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               2.225ns (Levels of Logic = 1)
  Source:            XLXI_10/XLXI_7/selx_1 (FF)
  Destination:       XLXI_10/XLXI_7/sel_0 (FF)
  Source Clock:      XLXI_10/XLXI_3/clk_1k_0 rising
  Destination Clock: XLXI_10/XLXI_3/clk_1k_0 rising

  Data Path: XLXI_10/XLXI_7/selx_1 to XLXI_10/XLXI_7/sel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  XLXI_10/XLXI_7/selx_1 (XLXI_10/XLXI_7/selx_1)
     LUT2:I0->O            1   0.704   0.000  XLXI_10/XLXI_7/Mrom_sel_mux0001111 (XLXI_10/XLXI_7/Mrom_sel_mux00011)
     FD:D                      0.308          XLXI_10/XLXI_7/sel_0
    ----------------------------------------
    Total                      2.225ns (1.603ns logic, 0.622ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'WCLK'
  Total number of paths / destination ports: 2048 / 512
-------------------------------------------------------------------------
Offset:              6.243ns (Levels of Logic = 3)
  Source:            A<0> (PAD)
  Destination:       XLXI_1/mem_19_7 (FF)
  Destination Clock: WCLK rising

  Data Path: A<0> to XLXI_1/mem_19_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.218   1.469  A_0_IBUF (A_0_IBUF)
     LUT4:I0->O            8   0.704   0.836  XLXI_1/mem_17_and000041 (XLXI_1/mem_17_and0000_bdd4)
     LUT4:I1->O            8   0.704   0.757  XLXI_1/mem_21_and000011 (XLXI_1/mem_21_and0000)
     FDE:CE                    0.555          XLXI_1/mem_21_0
    ----------------------------------------
    Total                      6.243ns (3.181ns logic, 3.062ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_10/XLXI_3/clk_1k_0'
  Total number of paths / destination ports: 23830 / 10
-------------------------------------------------------------------------
Offset:              12.773ns (Levels of Logic = 11)
  Source:            A<0> (PAD)
  Destination:       XLXI_10/XLXI_14/Dout1_3 (FF)
  Destination Clock: XLXI_10/XLXI_3/clk_1k_0 rising

  Data Path: A<0> to XLXI_10/XLXI_14/Dout1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.218   1.469  A_0_IBUF (A_0_IBUF)
     LUT3:I0->O            1   0.704   0.000  XLXI_1/Mmux_Q_mux0000_67 (XLXI_1/Mmux_Q_mux0000_67)
     MUXF5:I1->O           1   0.321   0.000  XLXI_1/Mmux_Q_mux0000_5_f5_6 (XLXI_1/Mmux_Q_mux0000_5_f57)
     MUXF6:I1->O           1   0.521   0.000  XLXI_1/Mmux_Q_mux0000_4_f6_6 (XLXI_1/Mmux_Q_mux0000_4_f67)
     MUXF7:I1->O           1   0.521   0.000  XLXI_1/Mmux_Q_mux0000_3_f7_6 (XLXI_1/Mmux_Q_mux0000_3_f77)
     MUXF8:I1->O           4   0.521   0.762  XLXI_1/Mmux_Q_mux0000_2_f8_6 (XLXI_1/Q_mux0000<7>)
     LUT2:I0->O            4   0.704   0.762  XLXI_1/Q<7>LogicTrst1 (XLXN_1<7>)
     LUT4:I0->O            4   0.704   0.622  XLXI_10/XLXI_14/Mrom_b4_mux0000111 (XLXI_10/XLXI_14/Mrom_b4_mux00001)
     LUT4:I2->O            4   0.704   0.762  XLXI_10/XLXI_14/Mrom_b6_mux0000111 (XLXI_10/XLXI_14/Mrom_b6_mux00001)
     LUT4:I0->O            4   0.704   0.762  XLXI_10/XLXI_14/Mrom_b8_mux000031 (XLXI_10/XLXI_14/Mrom_b8_mux00003)
     LUT4:I0->O            1   0.704   0.000  XLXI_10/XLXI_14/Mrom_b11_mux000021 (XLXI_10/XLXI_14/Mrom_b11_mux00002)
     FDCP:D                    0.308          XLXI_10/XLXI_14/Dout1_3
    ----------------------------------------
    Total                     12.773ns (7.634ns logic, 5.139ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_10/XLXI_3/clk_1k_0'
  Total number of paths / destination ports: 162 / 11
-------------------------------------------------------------------------
Offset:              8.053ns (Levels of Logic = 4)
  Source:            XLXI_10/XLXI_7/sel_0 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      XLXI_10/XLXI_3/clk_1k_0 rising

  Data Path: XLXI_10/XLXI_7/sel_0 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.591   1.158  XLXI_10/XLXI_7/sel_0 (XLXI_10/XLXI_7/sel_0)
     LUT3:I0->O            1   0.704   0.000  XLXI_10/XLXI_15/hexO<1>_F (N12)
     MUXF5:I0->O           7   0.321   0.883  XLXI_10/XLXI_15/hexO<1> (XLXI_10/XLXN_13<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_10/XLXI_16/Mrom_hexD_rom000021 (sseg_4_OBUF)
     OBUF:I->O                 3.272          sseg_4_OBUF (sseg<4>)
    ----------------------------------------
    Total                      8.053ns (5.592ns logic, 2.461ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Delay:               8.851ns (Levels of Logic = 5)
  Source:            A<0> (PAD)
  Destination:       sseg<6> (PAD)

  Data Path: A<0> to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   1.218   1.329  A_0_IBUF (A_0_IBUF)
     LUT3:I2->O            1   0.704   0.000  XLXI_10/XLXI_15/hexO<0>_G (N15)
     MUXF5:I1->O           7   0.321   0.883  XLXI_10/XLXI_15/hexO<0> (XLXI_10/XLXN_13<0>)
     LUT4:I0->O            1   0.704   0.420  XLXI_10/XLXI_16/Mrom_hexD_rom000031 (sseg_3_OBUF)
     OBUF:I->O                 3.272          sseg_3_OBUF (sseg<3>)
    ----------------------------------------
    Total                      8.851ns (6.219ns logic, 2.632ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.81 secs
 
--> 

Total memory usage is 361392 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  137 (   0 filtered)
Number of infos    :    8 (   0 filtered)

