INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13696/project_total/project_total.srcs/sources_1/ip/Driver_UART_0/sim/Clk_Division.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clk_Division
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13696/project_total/project_total.srcs/sources_1/ip/Driver_UART_0/sim/Driver_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_UART
INFO: [VRFC 10-311] analyzing module UART_Rx
INFO: [VRFC 10-311] analyzing module UART_Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13696/project_total/project_total.srcs/sources_1/ip/Driver_UART_0/sim/Driver_UART_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Driver_UART_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/13696/project_total/project_total.srcs/sources_1/new/fenpin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fenpin
ERROR: [VRFC 10-2989] 'count' is not declared [C:/Users/13696/project_total/project_total.srcs/sources_1/new/fenpin.v:32]
ERROR: [VRFC 10-2989] 'clk' is not declared [C:/Users/13696/project_total/project_total.srcs/sources_1/new/fenpin.v:35]
ERROR: [VRFC 10-2865] module 'fenpin' ignored due to previous errors [C:/Users/13696/project_total/project_total.srcs/sources_1/new/fenpin.v:23]
