Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o P:/FPGA2016/cache-management-FPGA/cache_controller/cache_ram_two_way_tb_isim_beh.exe -prj P:/FPGA2016/cache-management-FPGA/cache_controller/cache_ram_two_way_tb_beh.prj work.cache_ram_two_way_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "P:/FPGA2016/cache-management-FPGA/cache_controller/cache_ram_two_way.vhd" into library work
Parsing VHDL file "P:/FPGA2016/cache-management-FPGA/cache_controller/cache_ram_two_way_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity cache_ram_two_way [cache_ram_two_way_default]
Compiling architecture behavior of entity cache_ram_two_way_tb
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable P:/FPGA2016/cache-management-FPGA/cache_controller/cache_ram_two_way_tb_isim_beh.exe
Fuse Memory Usage: 35548 KB
Fuse CPU Usage: 452 ms
