                                                                            D-MEM Bus &
Cycle:      IF      |     ID      |     EX      |     MEM     |     WB      Reg Result
    0:    4:lda     |   0:-       |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    1:    8:lda     |   4:lda     |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[0] accepted 1
    2:   12:mulq    |   8:lda     |   4:lda     |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
    3:   16:stq     |  12:mulq    |   8:lda     |   4:lda     |   0:-       BUS_LOAD  MEM[8] accepted 1
    4:   20:ldq     |  16:stq     |  12:mulq    |   8:lda     |   4:lda     r5=0  BUS_LOAD  MEM[16] accepted 1
    5:   24:stq     |  20:ldq     |  16:stq     |  12:mulq    |   8:lda     r1=4096  BUS_LOAD  MEM[16] accepted 1
    6:    0:-       |  24:stq     |  20:ldq     |  16:stq     |  12:mulq    r2=0  BUS_STORE MEM[4096] = 0 accepted 1
    7:    0:-       |  24:stq     |   0:-       |  20:ldq     |  16:stq     BUS_LOAD  MEM[4096] accepted 1
    8:   28:addq    |   0:-       |  24:stq     |   0:-       |  20:ldq     r3=0  BUS_LOAD  MEM[24] accepted 1
    9:    0:-       |  28:addq    |   0:-       |  24:stq     |   0:-       BUS_STORE MEM[4352] = 0 accepted 1
   10:   32:addq    |   0:-       |  28:addq    |   0:-       |  24:stq     BUS_LOAD  MEM[24] accepted 1
   11:   36:cmple   |  32:addq    |   0:-       |  28:addq    |   0:-       BUS_LOAD  MEM[32] accepted 1
   12:   40:bne     |  36:cmple   |  32:addq    |   0:-       |  28:addq    r1=4104  BUS_LOAD  MEM[32] accepted 1
   13:   44:halt    |  40:bne     |  36:cmple   |  32:addq    |   0:-       BUS_LOAD  MEM[40] accepted 1
   14:   48:call_pal|  44:halt    |  40:bne     |  36:cmple   |  32:addq    r5=1  BUS_LOAD  MEM[40] accepted 1
   15:   52:call_pal|  48:call_pal|  44:halt    |  40:bne     |  36:cmple   r4=1  BUS_LOAD  MEM[48] accepted 1
   16:   12:mulq    |   0:-       |   0:-       |   0:-       |  40:bne     BUS_LOAD  MEM[8] accepted 1
   17:   16:stq     |  12:mulq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
   18:   20:ldq     |  16:stq     |  12:mulq    |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   19:   24:stq     |  20:ldq     |  16:stq     |  12:mulq    |   0:-       BUS_LOAD  MEM[16] accepted 1
   20:    0:-       |  24:stq     |  20:ldq     |  16:stq     |  12:mulq    r2=10  BUS_STORE MEM[4104] = 10 accepted 1
   21:    0:-       |  24:stq     |   0:-       |  20:ldq     |  16:stq     BUS_LOAD  MEM[4104] accepted 1
   22:   28:addq    |   0:-       |  24:stq     |   0:-       |  20:ldq     r3=10  BUS_LOAD  MEM[24] accepted 1
   23:    0:-       |  28:addq    |   0:-       |  24:stq     |   0:-       BUS_STORE MEM[4360] = 10 accepted 1
   24:   32:addq    |   0:-       |  28:addq    |   0:-       |  24:stq     BUS_LOAD  MEM[24] accepted 1
   25:   36:cmple   |  32:addq    |   0:-       |  28:addq    |   0:-       BUS_LOAD  MEM[32] accepted 1
   26:   40:bne     |  36:cmple   |  32:addq    |   0:-       |  28:addq    r1=4112  BUS_LOAD  MEM[32] accepted 1
   27:   44:halt    |  40:bne     |  36:cmple   |  32:addq    |   0:-       BUS_LOAD  MEM[40] accepted 1
   28:   48:call_pal|  44:halt    |  40:bne     |  36:cmple   |  32:addq    r5=2  BUS_LOAD  MEM[40] accepted 1
   29:   52:call_pal|  48:call_pal|  44:halt    |  40:bne     |  36:cmple   r4=1  BUS_LOAD  MEM[48] accepted 1
   30:   12:mulq    |   0:-       |   0:-       |   0:-       |  40:bne     BUS_LOAD  MEM[8] accepted 1
   31:   16:stq     |  12:mulq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
   32:   20:ldq     |  16:stq     |  12:mulq    |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   33:   24:stq     |  20:ldq     |  16:stq     |  12:mulq    |   0:-       BUS_LOAD  MEM[16] accepted 1
   34:    0:-       |  24:stq     |  20:ldq     |  16:stq     |  12:mulq    r2=20  BUS_STORE MEM[4112] = 20 accepted 1
   35:    0:-       |  24:stq     |   0:-       |  20:ldq     |  16:stq     BUS_LOAD  MEM[4112] accepted 1
   36:   28:addq    |   0:-       |  24:stq     |   0:-       |  20:ldq     r3=20  BUS_LOAD  MEM[24] accepted 1
   37:    0:-       |  28:addq    |   0:-       |  24:stq     |   0:-       BUS_STORE MEM[4368] = 20 accepted 1
   38:   32:addq    |   0:-       |  28:addq    |   0:-       |  24:stq     BUS_LOAD  MEM[24] accepted 1
   39:   36:cmple   |  32:addq    |   0:-       |  28:addq    |   0:-       BUS_LOAD  MEM[32] accepted 1
   40:   40:bne     |  36:cmple   |  32:addq    |   0:-       |  28:addq    r1=4120  BUS_LOAD  MEM[32] accepted 1
   41:   44:halt    |  40:bne     |  36:cmple   |  32:addq    |   0:-       BUS_LOAD  MEM[40] accepted 1
   42:   48:call_pal|  44:halt    |  40:bne     |  36:cmple   |  32:addq    r5=3  BUS_LOAD  MEM[40] accepted 1
   43:   52:call_pal|  48:call_pal|  44:halt    |  40:bne     |  36:cmple   r4=1  BUS_LOAD  MEM[48] accepted 1
   44:   12:mulq    |   0:-       |   0:-       |   0:-       |  40:bne     BUS_LOAD  MEM[8] accepted 1
   45:   16:stq     |  12:mulq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
   46:   20:ldq     |  16:stq     |  12:mulq    |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   47:   24:stq     |  20:ldq     |  16:stq     |  12:mulq    |   0:-       BUS_LOAD  MEM[16] accepted 1
   48:    0:-       |  24:stq     |  20:ldq     |  16:stq     |  12:mulq    r2=30  BUS_STORE MEM[4120] = 30 accepted 1
   49:    0:-       |  24:stq     |   0:-       |  20:ldq     |  16:stq     BUS_LOAD  MEM[4120] accepted 1
   50:   28:addq    |   0:-       |  24:stq     |   0:-       |  20:ldq     r3=30  BUS_LOAD  MEM[24] accepted 1
   51:    0:-       |  28:addq    |   0:-       |  24:stq     |   0:-       BUS_STORE MEM[4376] = 30 accepted 1
   52:   32:addq    |   0:-       |  28:addq    |   0:-       |  24:stq     BUS_LOAD  MEM[24] accepted 1
   53:   36:cmple   |  32:addq    |   0:-       |  28:addq    |   0:-       BUS_LOAD  MEM[32] accepted 1
   54:   40:bne     |  36:cmple   |  32:addq    |   0:-       |  28:addq    r1=4128  BUS_LOAD  MEM[32] accepted 1
   55:   44:halt    |  40:bne     |  36:cmple   |  32:addq    |   0:-       BUS_LOAD  MEM[40] accepted 1
   56:   48:call_pal|  44:halt    |  40:bne     |  36:cmple   |  32:addq    r5=4  BUS_LOAD  MEM[40] accepted 1
   57:   52:call_pal|  48:call_pal|  44:halt    |  40:bne     |  36:cmple   r4=1  BUS_LOAD  MEM[48] accepted 1
   58:   12:mulq    |   0:-       |   0:-       |   0:-       |  40:bne     BUS_LOAD  MEM[8] accepted 1
   59:   16:stq     |  12:mulq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
   60:   20:ldq     |  16:stq     |  12:mulq    |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   61:   24:stq     |  20:ldq     |  16:stq     |  12:mulq    |   0:-       BUS_LOAD  MEM[16] accepted 1
   62:    0:-       |  24:stq     |  20:ldq     |  16:stq     |  12:mulq    r2=40  BUS_STORE MEM[4128] = 40 accepted 1
   63:    0:-       |  24:stq     |   0:-       |  20:ldq     |  16:stq     BUS_LOAD  MEM[4128] accepted 1
   64:   28:addq    |   0:-       |  24:stq     |   0:-       |  20:ldq     r3=40  BUS_LOAD  MEM[24] accepted 1
   65:    0:-       |  28:addq    |   0:-       |  24:stq     |   0:-       BUS_STORE MEM[4384] = 40 accepted 1
   66:   32:addq    |   0:-       |  28:addq    |   0:-       |  24:stq     BUS_LOAD  MEM[24] accepted 1
   67:   36:cmple   |  32:addq    |   0:-       |  28:addq    |   0:-       BUS_LOAD  MEM[32] accepted 1
   68:   40:bne     |  36:cmple   |  32:addq    |   0:-       |  28:addq    r1=4136  BUS_LOAD  MEM[32] accepted 1
   69:   44:halt    |  40:bne     |  36:cmple   |  32:addq    |   0:-       BUS_LOAD  MEM[40] accepted 1
   70:   48:call_pal|  44:halt    |  40:bne     |  36:cmple   |  32:addq    r5=5  BUS_LOAD  MEM[40] accepted 1
   71:   52:call_pal|  48:call_pal|  44:halt    |  40:bne     |  36:cmple   r4=1  BUS_LOAD  MEM[48] accepted 1
   72:   12:mulq    |   0:-       |   0:-       |   0:-       |  40:bne     BUS_LOAD  MEM[8] accepted 1
   73:   16:stq     |  12:mulq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
   74:   20:ldq     |  16:stq     |  12:mulq    |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   75:   24:stq     |  20:ldq     |  16:stq     |  12:mulq    |   0:-       BUS_LOAD  MEM[16] accepted 1
   76:    0:-       |  24:stq     |  20:ldq     |  16:stq     |  12:mulq    r2=50  BUS_STORE MEM[4136] = 50 accepted 1
   77:    0:-       |  24:stq     |   0:-       |  20:ldq     |  16:stq     BUS_LOAD  MEM[4136] accepted 1
   78:   28:addq    |   0:-       |  24:stq     |   0:-       |  20:ldq     r3=50  BUS_LOAD  MEM[24] accepted 1
   79:    0:-       |  28:addq    |   0:-       |  24:stq     |   0:-       BUS_STORE MEM[4392] = 50 accepted 1
   80:   32:addq    |   0:-       |  28:addq    |   0:-       |  24:stq     BUS_LOAD  MEM[24] accepted 1
   81:   36:cmple   |  32:addq    |   0:-       |  28:addq    |   0:-       BUS_LOAD  MEM[32] accepted 1
   82:   40:bne     |  36:cmple   |  32:addq    |   0:-       |  28:addq    r1=4144  BUS_LOAD  MEM[32] accepted 1
   83:   44:halt    |  40:bne     |  36:cmple   |  32:addq    |   0:-       BUS_LOAD  MEM[40] accepted 1
   84:   48:call_pal|  44:halt    |  40:bne     |  36:cmple   |  32:addq    r5=6  BUS_LOAD  MEM[40] accepted 1
   85:   52:call_pal|  48:call_pal|  44:halt    |  40:bne     |  36:cmple   r4=1  BUS_LOAD  MEM[48] accepted 1
   86:   12:mulq    |   0:-       |   0:-       |   0:-       |  40:bne     BUS_LOAD  MEM[8] accepted 1
   87:   16:stq     |  12:mulq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
   88:   20:ldq     |  16:stq     |  12:mulq    |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
   89:   24:stq     |  20:ldq     |  16:stq     |  12:mulq    |   0:-       BUS_LOAD  MEM[16] accepted 1
   90:    0:-       |  24:stq     |  20:ldq     |  16:stq     |  12:mulq    r2=60  BUS_STORE MEM[4144] = 60 accepted 1
   91:    0:-       |  24:stq     |   0:-       |  20:ldq     |  16:stq     BUS_LOAD  MEM[4144] accepted 1
   92:   28:addq    |   0:-       |  24:stq     |   0:-       |  20:ldq     r3=60  BUS_LOAD  MEM[24] accepted 1
   93:    0:-       |  28:addq    |   0:-       |  24:stq     |   0:-       BUS_STORE MEM[4400] = 60 accepted 1
   94:   32:addq    |   0:-       |  28:addq    |   0:-       |  24:stq     BUS_LOAD  MEM[24] accepted 1
   95:   36:cmple   |  32:addq    |   0:-       |  28:addq    |   0:-       BUS_LOAD  MEM[32] accepted 1
   96:   40:bne     |  36:cmple   |  32:addq    |   0:-       |  28:addq    r1=4152  BUS_LOAD  MEM[32] accepted 1
   97:   44:halt    |  40:bne     |  36:cmple   |  32:addq    |   0:-       BUS_LOAD  MEM[40] accepted 1
   98:   48:call_pal|  44:halt    |  40:bne     |  36:cmple   |  32:addq    r5=7  BUS_LOAD  MEM[40] accepted 1
   99:   52:call_pal|  48:call_pal|  44:halt    |  40:bne     |  36:cmple   r4=1  BUS_LOAD  MEM[48] accepted 1
  100:   12:mulq    |   0:-       |   0:-       |   0:-       |  40:bne     BUS_LOAD  MEM[8] accepted 1
  101:   16:stq     |  12:mulq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
  102:   20:ldq     |  16:stq     |  12:mulq    |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
  103:   24:stq     |  20:ldq     |  16:stq     |  12:mulq    |   0:-       BUS_LOAD  MEM[16] accepted 1
  104:    0:-       |  24:stq     |  20:ldq     |  16:stq     |  12:mulq    r2=70  BUS_STORE MEM[4152] = 70 accepted 1
  105:    0:-       |  24:stq     |   0:-       |  20:ldq     |  16:stq     BUS_LOAD  MEM[4152] accepted 1
  106:   28:addq    |   0:-       |  24:stq     |   0:-       |  20:ldq     r3=70  BUS_LOAD  MEM[24] accepted 1
  107:    0:-       |  28:addq    |   0:-       |  24:stq     |   0:-       BUS_STORE MEM[4408] = 70 accepted 1
  108:   32:addq    |   0:-       |  28:addq    |   0:-       |  24:stq     BUS_LOAD  MEM[24] accepted 1
  109:   36:cmple   |  32:addq    |   0:-       |  28:addq    |   0:-       BUS_LOAD  MEM[32] accepted 1
  110:   40:bne     |  36:cmple   |  32:addq    |   0:-       |  28:addq    r1=4160  BUS_LOAD  MEM[32] accepted 1
  111:   44:halt    |  40:bne     |  36:cmple   |  32:addq    |   0:-       BUS_LOAD  MEM[40] accepted 1
  112:   48:call_pal|  44:halt    |  40:bne     |  36:cmple   |  32:addq    r5=8  BUS_LOAD  MEM[40] accepted 1
  113:   52:call_pal|  48:call_pal|  44:halt    |  40:bne     |  36:cmple   r4=1  BUS_LOAD  MEM[48] accepted 1
  114:   12:mulq    |   0:-       |   0:-       |   0:-       |  40:bne     BUS_LOAD  MEM[8] accepted 1
  115:   16:stq     |  12:mulq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
  116:   20:ldq     |  16:stq     |  12:mulq    |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
  117:   24:stq     |  20:ldq     |  16:stq     |  12:mulq    |   0:-       BUS_LOAD  MEM[16] accepted 1
  118:    0:-       |  24:stq     |  20:ldq     |  16:stq     |  12:mulq    r2=80  BUS_STORE MEM[4160] = 80 accepted 1
  119:    0:-       |  24:stq     |   0:-       |  20:ldq     |  16:stq     BUS_LOAD  MEM[4160] accepted 1
  120:   28:addq    |   0:-       |  24:stq     |   0:-       |  20:ldq     r3=80  BUS_LOAD  MEM[24] accepted 1
  121:    0:-       |  28:addq    |   0:-       |  24:stq     |   0:-       BUS_STORE MEM[4416] = 80 accepted 1
  122:   32:addq    |   0:-       |  28:addq    |   0:-       |  24:stq     BUS_LOAD  MEM[24] accepted 1
  123:   36:cmple   |  32:addq    |   0:-       |  28:addq    |   0:-       BUS_LOAD  MEM[32] accepted 1
  124:   40:bne     |  36:cmple   |  32:addq    |   0:-       |  28:addq    r1=4168  BUS_LOAD  MEM[32] accepted 1
  125:   44:halt    |  40:bne     |  36:cmple   |  32:addq    |   0:-       BUS_LOAD  MEM[40] accepted 1
  126:   48:call_pal|  44:halt    |  40:bne     |  36:cmple   |  32:addq    r5=9  BUS_LOAD  MEM[40] accepted 1
  127:   52:call_pal|  48:call_pal|  44:halt    |  40:bne     |  36:cmple   r4=1  BUS_LOAD  MEM[48] accepted 1
  128:   12:mulq    |   0:-       |   0:-       |   0:-       |  40:bne     BUS_LOAD  MEM[8] accepted 1
  129:   16:stq     |  12:mulq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
  130:   20:ldq     |  16:stq     |  12:mulq    |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
  131:   24:stq     |  20:ldq     |  16:stq     |  12:mulq    |   0:-       BUS_LOAD  MEM[16] accepted 1
  132:    0:-       |  24:stq     |  20:ldq     |  16:stq     |  12:mulq    r2=90  BUS_STORE MEM[4168] = 90 accepted 1
  133:    0:-       |  24:stq     |   0:-       |  20:ldq     |  16:stq     BUS_LOAD  MEM[4168] accepted 1
  134:   28:addq    |   0:-       |  24:stq     |   0:-       |  20:ldq     r3=90  BUS_LOAD  MEM[24] accepted 1
  135:    0:-       |  28:addq    |   0:-       |  24:stq     |   0:-       BUS_STORE MEM[4424] = 90 accepted 1
  136:   32:addq    |   0:-       |  28:addq    |   0:-       |  24:stq     BUS_LOAD  MEM[24] accepted 1
  137:   36:cmple   |  32:addq    |   0:-       |  28:addq    |   0:-       BUS_LOAD  MEM[32] accepted 1
  138:   40:bne     |  36:cmple   |  32:addq    |   0:-       |  28:addq    r1=4176  BUS_LOAD  MEM[32] accepted 1
  139:   44:halt    |  40:bne     |  36:cmple   |  32:addq    |   0:-       BUS_LOAD  MEM[40] accepted 1
  140:   48:call_pal|  44:halt    |  40:bne     |  36:cmple   |  32:addq    r5=10  BUS_LOAD  MEM[40] accepted 1
  141:   52:call_pal|  48:call_pal|  44:halt    |  40:bne     |  36:cmple   r4=1  BUS_LOAD  MEM[48] accepted 1
  142:   12:mulq    |   0:-       |   0:-       |   0:-       |  40:bne     BUS_LOAD  MEM[8] accepted 1
  143:   16:stq     |  12:mulq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
  144:   20:ldq     |  16:stq     |  12:mulq    |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
  145:   24:stq     |  20:ldq     |  16:stq     |  12:mulq    |   0:-       BUS_LOAD  MEM[16] accepted 1
  146:    0:-       |  24:stq     |  20:ldq     |  16:stq     |  12:mulq    r2=100  BUS_STORE MEM[4176] = 100 accepted 1
  147:    0:-       |  24:stq     |   0:-       |  20:ldq     |  16:stq     BUS_LOAD  MEM[4176] accepted 1
  148:   28:addq    |   0:-       |  24:stq     |   0:-       |  20:ldq     r3=100  BUS_LOAD  MEM[24] accepted 1
  149:    0:-       |  28:addq    |   0:-       |  24:stq     |   0:-       BUS_STORE MEM[4432] = 100 accepted 1
  150:   32:addq    |   0:-       |  28:addq    |   0:-       |  24:stq     BUS_LOAD  MEM[24] accepted 1
  151:   36:cmple   |  32:addq    |   0:-       |  28:addq    |   0:-       BUS_LOAD  MEM[32] accepted 1
  152:   40:bne     |  36:cmple   |  32:addq    |   0:-       |  28:addq    r1=4184  BUS_LOAD  MEM[32] accepted 1
  153:   44:halt    |  40:bne     |  36:cmple   |  32:addq    |   0:-       BUS_LOAD  MEM[40] accepted 1
  154:   48:call_pal|  44:halt    |  40:bne     |  36:cmple   |  32:addq    r5=11  BUS_LOAD  MEM[40] accepted 1
  155:   52:call_pal|  48:call_pal|  44:halt    |  40:bne     |  36:cmple   r4=1  BUS_LOAD  MEM[48] accepted 1
  156:   12:mulq    |   0:-       |   0:-       |   0:-       |  40:bne     BUS_LOAD  MEM[8] accepted 1
  157:   16:stq     |  12:mulq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
  158:   20:ldq     |  16:stq     |  12:mulq    |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
  159:   24:stq     |  20:ldq     |  16:stq     |  12:mulq    |   0:-       BUS_LOAD  MEM[16] accepted 1
  160:    0:-       |  24:stq     |  20:ldq     |  16:stq     |  12:mulq    r2=110  BUS_STORE MEM[4184] = 110 accepted 1
  161:    0:-       |  24:stq     |   0:-       |  20:ldq     |  16:stq     BUS_LOAD  MEM[4184] accepted 1
  162:   28:addq    |   0:-       |  24:stq     |   0:-       |  20:ldq     r3=110  BUS_LOAD  MEM[24] accepted 1
  163:    0:-       |  28:addq    |   0:-       |  24:stq     |   0:-       BUS_STORE MEM[4440] = 110 accepted 1
  164:   32:addq    |   0:-       |  28:addq    |   0:-       |  24:stq     BUS_LOAD  MEM[24] accepted 1
  165:   36:cmple   |  32:addq    |   0:-       |  28:addq    |   0:-       BUS_LOAD  MEM[32] accepted 1
  166:   40:bne     |  36:cmple   |  32:addq    |   0:-       |  28:addq    r1=4192  BUS_LOAD  MEM[32] accepted 1
  167:   44:halt    |  40:bne     |  36:cmple   |  32:addq    |   0:-       BUS_LOAD  MEM[40] accepted 1
  168:   48:call_pal|  44:halt    |  40:bne     |  36:cmple   |  32:addq    r5=12  BUS_LOAD  MEM[40] accepted 1
  169:   52:call_pal|  48:call_pal|  44:halt    |  40:bne     |  36:cmple   r4=1  BUS_LOAD  MEM[48] accepted 1
  170:   12:mulq    |   0:-       |   0:-       |   0:-       |  40:bne     BUS_LOAD  MEM[8] accepted 1
  171:   16:stq     |  12:mulq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
  172:   20:ldq     |  16:stq     |  12:mulq    |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
  173:   24:stq     |  20:ldq     |  16:stq     |  12:mulq    |   0:-       BUS_LOAD  MEM[16] accepted 1
  174:    0:-       |  24:stq     |  20:ldq     |  16:stq     |  12:mulq    r2=120  BUS_STORE MEM[4192] = 120 accepted 1
  175:    0:-       |  24:stq     |   0:-       |  20:ldq     |  16:stq     BUS_LOAD  MEM[4192] accepted 1
  176:   28:addq    |   0:-       |  24:stq     |   0:-       |  20:ldq     r3=120  BUS_LOAD  MEM[24] accepted 1
  177:    0:-       |  28:addq    |   0:-       |  24:stq     |   0:-       BUS_STORE MEM[4448] = 120 accepted 1
  178:   32:addq    |   0:-       |  28:addq    |   0:-       |  24:stq     BUS_LOAD  MEM[24] accepted 1
  179:   36:cmple   |  32:addq    |   0:-       |  28:addq    |   0:-       BUS_LOAD  MEM[32] accepted 1
  180:   40:bne     |  36:cmple   |  32:addq    |   0:-       |  28:addq    r1=4200  BUS_LOAD  MEM[32] accepted 1
  181:   44:halt    |  40:bne     |  36:cmple   |  32:addq    |   0:-       BUS_LOAD  MEM[40] accepted 1
  182:   48:call_pal|  44:halt    |  40:bne     |  36:cmple   |  32:addq    r5=13  BUS_LOAD  MEM[40] accepted 1
  183:   52:call_pal|  48:call_pal|  44:halt    |  40:bne     |  36:cmple   r4=1  BUS_LOAD  MEM[48] accepted 1
  184:   12:mulq    |   0:-       |   0:-       |   0:-       |  40:bne     BUS_LOAD  MEM[8] accepted 1
  185:   16:stq     |  12:mulq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
  186:   20:ldq     |  16:stq     |  12:mulq    |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
  187:   24:stq     |  20:ldq     |  16:stq     |  12:mulq    |   0:-       BUS_LOAD  MEM[16] accepted 1
  188:    0:-       |  24:stq     |  20:ldq     |  16:stq     |  12:mulq    r2=130  BUS_STORE MEM[4200] = 130 accepted 1
  189:    0:-       |  24:stq     |   0:-       |  20:ldq     |  16:stq     BUS_LOAD  MEM[4200] accepted 1
  190:   28:addq    |   0:-       |  24:stq     |   0:-       |  20:ldq     r3=130  BUS_LOAD  MEM[24] accepted 1
  191:    0:-       |  28:addq    |   0:-       |  24:stq     |   0:-       BUS_STORE MEM[4456] = 130 accepted 1
  192:   32:addq    |   0:-       |  28:addq    |   0:-       |  24:stq     BUS_LOAD  MEM[24] accepted 1
  193:   36:cmple   |  32:addq    |   0:-       |  28:addq    |   0:-       BUS_LOAD  MEM[32] accepted 1
  194:   40:bne     |  36:cmple   |  32:addq    |   0:-       |  28:addq    r1=4208  BUS_LOAD  MEM[32] accepted 1
  195:   44:halt    |  40:bne     |  36:cmple   |  32:addq    |   0:-       BUS_LOAD  MEM[40] accepted 1
  196:   48:call_pal|  44:halt    |  40:bne     |  36:cmple   |  32:addq    r5=14  BUS_LOAD  MEM[40] accepted 1
  197:   52:call_pal|  48:call_pal|  44:halt    |  40:bne     |  36:cmple   r4=1  BUS_LOAD  MEM[48] accepted 1
  198:   12:mulq    |   0:-       |   0:-       |   0:-       |  40:bne     BUS_LOAD  MEM[8] accepted 1
  199:   16:stq     |  12:mulq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
  200:   20:ldq     |  16:stq     |  12:mulq    |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
  201:   24:stq     |  20:ldq     |  16:stq     |  12:mulq    |   0:-       BUS_LOAD  MEM[16] accepted 1
  202:    0:-       |  24:stq     |  20:ldq     |  16:stq     |  12:mulq    r2=140  BUS_STORE MEM[4208] = 140 accepted 1
  203:    0:-       |  24:stq     |   0:-       |  20:ldq     |  16:stq     BUS_LOAD  MEM[4208] accepted 1
  204:   28:addq    |   0:-       |  24:stq     |   0:-       |  20:ldq     r3=140  BUS_LOAD  MEM[24] accepted 1
  205:    0:-       |  28:addq    |   0:-       |  24:stq     |   0:-       BUS_STORE MEM[4464] = 140 accepted 1
  206:   32:addq    |   0:-       |  28:addq    |   0:-       |  24:stq     BUS_LOAD  MEM[24] accepted 1
  207:   36:cmple   |  32:addq    |   0:-       |  28:addq    |   0:-       BUS_LOAD  MEM[32] accepted 1
  208:   40:bne     |  36:cmple   |  32:addq    |   0:-       |  28:addq    r1=4216  BUS_LOAD  MEM[32] accepted 1
  209:   44:halt    |  40:bne     |  36:cmple   |  32:addq    |   0:-       BUS_LOAD  MEM[40] accepted 1
  210:   48:call_pal|  44:halt    |  40:bne     |  36:cmple   |  32:addq    r5=15  BUS_LOAD  MEM[40] accepted 1
  211:   52:call_pal|  48:call_pal|  44:halt    |  40:bne     |  36:cmple   r4=1  BUS_LOAD  MEM[48] accepted 1
  212:   12:mulq    |   0:-       |   0:-       |   0:-       |  40:bne     BUS_LOAD  MEM[8] accepted 1
  213:   16:stq     |  12:mulq    |   0:-       |   0:-       |   0:-       BUS_LOAD  MEM[8] accepted 1
  214:   20:ldq     |  16:stq     |  12:mulq    |   0:-       |   0:-       BUS_LOAD  MEM[16] accepted 1
  215:   24:stq     |  20:ldq     |  16:stq     |  12:mulq    |   0:-       BUS_LOAD  MEM[16] accepted 1
  216:    0:-       |  24:stq     |  20:ldq     |  16:stq     |  12:mulq    r2=150  BUS_STORE MEM[4216] = 150 accepted 1
  217:    0:-       |  24:stq     |   0:-       |  20:ldq     |  16:stq     BUS_LOAD  MEM[4216] accepted 1
  218:   28:addq    |   0:-       |  24:stq     |   0:-       |  20:ldq     r3=150  BUS_LOAD  MEM[24] accepted 1
  219:    0:-       |  28:addq    |   0:-       |  24:stq     |   0:-       BUS_STORE MEM[4472] = 150 accepted 1
  220:   32:addq    |   0:-       |  28:addq    |   0:-       |  24:stq     BUS_LOAD  MEM[24] accepted 1
  221:   36:cmple   |  32:addq    |   0:-       |  28:addq    |   0:-       BUS_LOAD  MEM[32] accepted 1
  222:   40:bne     |  36:cmple   |  32:addq    |   0:-       |  28:addq    r1=4224  BUS_LOAD  MEM[32] accepted 1
  223:   44:halt    |  40:bne     |  36:cmple   |  32:addq    |   0:-       BUS_LOAD  MEM[40] accepted 1
  224:   48:call_pal|  44:halt    |  40:bne     |  36:cmple   |  32:addq    r5=16  BUS_LOAD  MEM[40] accepted 1
  225:   52:call_pal|  48:call_pal|  44:halt    |  40:bne     |  36:cmple   r4=0  BUS_LOAD  MEM[48] accepted 1
  226:   56:call_pal|  52:call_pal|  48:-       |  44:halt    |  40:bne     BUS_LOAD  MEM[48] accepted 1
  227:   60:call_pal|  56:call_pal|  52:-       |  48:-       |  44:halt    BUS_LOAD  MEM[56] accepted 1
