Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 14:49:10 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./report/operator_double_div7_timing_routed.rpt
| Design       : operator_double_div7
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 67 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.773      -15.962                     20                  165        0.120        0.000                      0                  165        2.100        0.000                       0                   132  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -1.773      -15.962                     20                  165        0.120        0.000                      0                  165        2.100        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           20  Failing Endpoints,  Worst Slack       -1.773ns,  Total Violation      -15.962ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.773ns  (required time - arrival time)
  Source:                 tmp_1_reg_804_reg[0]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 0.958ns (14.217%)  route 5.781ns (85.783%))
  Logic Levels:           13  (LUT3=1 LUT6=12)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 5.638 - 5.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.672     0.672    ap_clk
    SLICE_X15Y130        FDRE                                         r  tmp_1_reg_804_reg[0]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y130        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  tmp_1_reg_804_reg[0]_replica_1/Q
                         net (fo=13, routed)          0.456     1.397    tmp_1_reg_804_repN_1
    SLICE_X17Y130        LUT3 (Prop_lut3_I1_O)        0.053     1.450 r  ap_return[30]_INST_0_i_4/O
                         net (fo=4, routed)           0.689     2.138    r_in_V[0]
    SLICE_X13Y130        LUT6 (Prop_lut6_I2_O)        0.053     2.191 r  ap_return[29]_INST_0_i_2/O
                         net (fo=6, routed)           0.376     2.568    grp_lut_div7_chunk_fu_151_ap_return_1[1]
    SLICE_X12Y130        LUT6 (Prop_lut6_I1_O)        0.053     2.621 r  ap_return[26]_INST_0_i_2/O
                         net (fo=7, routed)           0.430     3.050    grp_lut_div7_chunk_fu_158_ap_return_1[1]
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.053     3.103 r  ap_return[23]_INST_0_i_4/O
                         net (fo=7, routed)           0.467     3.571    grp_lut_div7_chunk_fu_164_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     3.624 r  ap_return[20]_INST_0_i_4/O
                         net (fo=7, routed)           0.538     4.162    grp_lut_div7_chunk_fu_170_ap_return_1[0]
    SLICE_X15Y128        LUT6 (Prop_lut6_I2_O)        0.053     4.215 r  ap_return[17]_INST_0_i_4/O
                         net (fo=7, routed)           0.433     4.647    grp_lut_div7_chunk_fu_176_ap_return_1[0]
    SLICE_X13Y129        LUT6 (Prop_lut6_I2_O)        0.053     4.700 r  ap_return[14]_INST_0_i_4/O
                         net (fo=7, routed)           0.491     5.191    grp_lut_div7_chunk_fu_182_ap_return_1[0]
    SLICE_X15Y127        LUT6 (Prop_lut6_I2_O)        0.053     5.244 r  ap_return[11]_INST_0_i_4/O
                         net (fo=7, routed)           0.289     5.533    grp_lut_div7_chunk_fu_188_ap_return_1[0]
    SLICE_X13Y128        LUT6 (Prop_lut6_I2_O)        0.053     5.586 r  ap_return[8]_INST_0_i_2/O
                         net (fo=7, routed)           0.592     6.178    grp_lut_div7_chunk_fu_194_ap_return_1[1]
    SLICE_X13Y126        LUT6 (Prop_lut6_I1_O)        0.053     6.231 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.340     6.571    call_ret4_14_i_i_lut_div7_chunk_fu_200_ap_return_1[1]
    SLICE_X13Y125        LUT6 (Prop_lut6_I1_O)        0.053     6.624 r  ap_return[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.540     7.164    call_ret4_15_i_i_lut_div7_chunk_fu_206_ap_return_1[2]
    SLICE_X13Y123        LUT6 (Prop_lut6_I0_O)        0.053     7.217 r  ap_return[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.141     7.358    call_ret4_16_i_i_lut_div7_chunk_fu_212_ap_return_0[0]
    SLICE_X13Y123        LUT6 (Prop_lut6_I1_O)        0.053     7.411 r  p_Repl2_s_reg_142[0]_i_1/O
                         net (fo=1, routed)           0.000     7.411    p_Repl2_s_reg_142[0]_i_1_n_0
    SLICE_X13Y123        FDRE                                         r  p_Repl2_s_reg_142_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.638     5.638    ap_clk
    SLICE_X13Y123        FDRE                                         r  p_Repl2_s_reg_142_reg[0]/C
                         clock pessimism              0.000     5.638    
                         clock uncertainty           -0.035     5.603    
    SLICE_X13Y123        FDRE (Setup_fdre_C_D)        0.035     5.638    p_Repl2_s_reg_142_reg[0]
  -------------------------------------------------------------------
                         required time                          5.638    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                 -1.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 q_chunk_V_ret2_2_i_i_reg_818_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            p_Repl2_s_reg_142_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.771%)  route 0.094ns (42.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.283     0.283    ap_clk
    SLICE_X9Y122         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_818_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  q_chunk_V_ret2_2_i_i_reg_818_reg[0]/Q
                         net (fo=2, routed)           0.094     0.477    q_chunk_V_ret2_2_i_i_reg_818[0]
    SLICE_X8Y122         LUT6 (Prop_lut6_I1_O)        0.028     0.505 r  p_Repl2_s_reg_142[45]_i_1/O
                         net (fo=1, routed)           0.000     0.505    p_Repl2_s_reg_142[45]_i_1_n_0
    SLICE_X8Y122         FDRE                                         r  p_Repl2_s_reg_142_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=131, unset)          0.298     0.298    ap_clk
    SLICE_X8Y122         FDRE                                         r  p_Repl2_s_reg_142_reg[45]/C
                         clock pessimism              0.000     0.298    
    SLICE_X8Y122         FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_142_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDSE/C   n/a            0.750         5.000       4.250      SLICE_X20Y141  p_Repl2_1_reg_808_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.400         2.500       2.100      SLICE_X20Y141  p_Repl2_1_reg_808_reg[6]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.500       2.150      SLICE_X17Y131  ap_CS_fsm_reg[0]/C



