$date
	Thu Dec 04 18:43:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module snake_tb $end
$var wire 5 ! next_head_y [4:0] $end
$var wire 5 " next_head_x [4:0] $end
$var parameter 32 # ADDR_WIDTH $end
$var parameter 32 $ BOARD_HEIGHT $end
$var parameter 32 % BOARD_WIDTH $end
$var reg 1 & clk $end
$var reg 2 ' direction [1:0] $end
$var reg 5 ( head_x [4:0] $end
$var reg 5 ) head_y [4:0] $end
$var reg 1 * reset $end
$var reg 1 + test_enable $end
$scope module UUT $end
$var wire 1 & clk $end
$var wire 2 , direction [1:0] $end
$var wire 5 - head_x [4:0] $end
$var wire 5 . head_y [4:0] $end
$var wire 1 * reset $end
$var parameter 32 / ADDR_WIDTH $end
$var parameter 32 0 BOARD_HEIGHT $end
$var parameter 32 1 BOARD_WIDTH $end
$var parameter 2 2 DIR_EAST $end
$var parameter 2 3 DIR_NORTH $end
$var parameter 2 4 DIR_SOUTH $end
$var parameter 2 5 DIR_WEST $end
$var reg 6 6 new_x [5:0] $end
$var reg 6 7 new_y [5:0] $end
$var reg 5 8 next_head_x [4:0] $end
$var reg 5 9 next_head_y [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 5
b10 4
b0 3
b1 2
b10100 1
b10100 0
b101 /
b10100 %
b10100 $
b101 #
$end
#0
$dumpvars
b1010 9
b1010 8
b1001 7
b1010 6
b1010 .
b1010 -
b0 ,
0+
1*
b1010 )
b1010 (
b0 '
0&
b1010 "
b1010 !
$end
#10000
1&
#20000
0&
0*
#30000
b1001 !
b1001 9
b1010 7
b1011 6
b1 '
b1 ,
1+
1&
#40000
0&
#50000
b1001 7
b1010 !
b1010 9
b1011 "
b1011 8
b1001 )
b1001 .
1&
#60000
0&
#70000
b1010 7
b1100 6
b1001 !
b1001 9
b1010 )
b1010 .
b1011 (
b1011 -
1&
#80000
0&
#90000
b1001 7
b1010 !
b1010 9
b1100 "
b1100 8
b1001 )
b1001 .
1&
#100000
0&
#110000
b1010 7
b1101 6
b1001 !
b1001 9
b1010 )
b1010 .
b1100 (
b1100 -
1&
#120000
0&
#130000
b1001 7
b1010 !
b1010 9
b1101 "
b1101 8
b1001 )
b1001 .
1&
#140000
0&
#150000
b1010 7
b1110 6
b1001 !
b1001 9
b1010 )
b1010 .
b1101 (
b1101 -
1&
#160000
0&
#170000
b1001 7
b1010 !
b1010 9
b1110 "
b1110 8
b1001 )
b1001 .
1&
#180000
0&
#190000
b1010 7
b1111 6
b1001 !
b1001 9
b1010 )
b1010 .
b1110 (
b1110 -
1&
#200000
0&
#210000
b1001 7
b1010 !
b1010 9
b1111 "
b1111 8
b1001 )
b1001 .
1&
#220000
0&
#230000
b1010 7
b10000 6
b1001 !
b1001 9
b1010 )
b1010 .
b1111 (
b1111 -
1&
#240000
0&
#250000
b1001 7
b1010 !
b1010 9
b10000 "
b10000 8
b1001 )
b1001 .
1&
#260000
0&
#270000
b1010 7
b10001 6
b1001 !
b1001 9
b1010 )
b1010 .
b10000 (
b10000 -
1&
#280000
0&
#290000
b1001 7
b1010 !
b1010 9
b10001 "
b10001 8
b1001 )
b1001 .
1&
#300000
0&
#310000
b1010 7
b10010 6
b1001 !
b1001 9
b1010 )
b1010 .
b10001 (
b10001 -
1&
#320000
0&
#330000
b1001 7
b1010 !
b1010 9
b10010 "
b10010 8
b1001 )
b1001 .
1&
#340000
0&
#350000
b1010 7
b10011 6
b1001 !
b1001 9
b1010 )
b1010 .
b10010 (
b10010 -
1&
#360000
0&
#370000
b1001 7
b1010 !
b1010 9
b10011 "
b10011 8
b1001 )
b1001 .
1&
#380000
0&
#390000
b1010 7
b10100 6
b1001 !
b1001 9
b1010 )
b1010 .
b10011 (
b10011 -
1&
#400000
0&
#410000
b1001 7
b1010 !
b1010 9
b0 "
b0 8
b1001 )
b1001 .
1&
#420000
0&
#430000
b1 6
b1001 !
b1001 9
b0 (
b0 -
b1010 7
b1010 )
b1010 .
1&
1+
#440000
0&
#450000
b1001 7
b1010 !
b1010 9
b1 "
b1 8
b1001 )
b1001 .
1&
#460000
0&
#470000
b1001 !
b1001 9
b1001 7
b1 6
b0 '
b0 ,
b1010 )
b1010 .
b1 (
b1 -
1&
1+
#480000
0&
#490000
b1000 7
b1001 )
b1001 .
1&
#500000
0&
#510000
b1000 !
b1000 9
1&
0+
#520000
0&
