# Generated by Yosys 0.7+543 (git sha1 2b00c1db, clang 3.8.1-24+rpi1 -fPIC -Os)

.model helloworld
.inputs i_clk i_rts i_uart_rx
.outputs o_ledg o_cts o_uart_tx
.names $false
.names $true
1
.names $undef
.names $true o_cts
1 1
.names $true o_ledg
1 1
.names $undef o_uart_tx
1 1
.names i_clk transmitter.i_clk
1 1
.end
