
FreeRTOS_SecureIOToggle_TrustZone_Secure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  0c000000  0c000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004cc8  0c0001f8  0c0001f8  000011f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003d8  0c004ec0  0c004ec0  00005ec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0c005298  0c005298  000080a0  2**0
                  CONTENTS
  4 .ARM          00000008  0c005298  0c005298  00006298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0c0052a0  0c0052a0  000080a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0c0052a0  0c0052a0  000062a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0c0052a8  0c0052a8  000062a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  30000000  0c0052b0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .gnu.sgstubs  000000a0  0c03e000  0c03e000  00008000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .bss          00003b88  30000080  30000080  00009080  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  30003c08  30003c08  00009080  2**0
                  ALLOC
 12 .ARM.attributes 00000036  00000000  00000000  000080a0  2**0
                  CONTENTS, READONLY
 13 .debug_line   0000b1b5  00000000  00000000  000080d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 000000ae  00000000  00000000  0001328b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   00008d29  00000000  00000000  00013339  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00001d3f  00000000  00000000  0001c062  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00000960  00000000  00000000  0001dda8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010ee48  00000000  00000000  0001e708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 000006f4  00000000  00000000  0012d550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  000282c5  00000000  00000000  0012dc44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00155f09  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00002464  00000000  00000000  00155f4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0c0001f8 <__do_global_dtors_aux>:
 c0001f8:	b510      	push	{r4, lr}
 c0001fa:	4c05      	ldr	r4, [pc, #20]	@ (c000210 <__do_global_dtors_aux+0x18>)
 c0001fc:	7823      	ldrb	r3, [r4, #0]
 c0001fe:	b933      	cbnz	r3, c00020e <__do_global_dtors_aux+0x16>
 c000200:	4b04      	ldr	r3, [pc, #16]	@ (c000214 <__do_global_dtors_aux+0x1c>)
 c000202:	b113      	cbz	r3, c00020a <__do_global_dtors_aux+0x12>
 c000204:	4804      	ldr	r0, [pc, #16]	@ (c000218 <__do_global_dtors_aux+0x20>)
 c000206:	f3af 8000 	nop.w
 c00020a:	2301      	movs	r3, #1
 c00020c:	7023      	strb	r3, [r4, #0]
 c00020e:	bd10      	pop	{r4, pc}
 c000210:	30000080 	.word	0x30000080
 c000214:	00000000 	.word	0x00000000
 c000218:	0c004ea4 	.word	0x0c004ea4

0c00021c <frame_dummy>:
 c00021c:	b508      	push	{r3, lr}
 c00021e:	4b03      	ldr	r3, [pc, #12]	@ (c00022c <frame_dummy+0x10>)
 c000220:	b11b      	cbz	r3, c00022a <frame_dummy+0xe>
 c000222:	4903      	ldr	r1, [pc, #12]	@ (c000230 <frame_dummy+0x14>)
 c000224:	4803      	ldr	r0, [pc, #12]	@ (c000234 <frame_dummy+0x18>)
 c000226:	f3af 8000 	nop.w
 c00022a:	bd08      	pop	{r3, pc}
 c00022c:	00000000 	.word	0x00000000
 c000230:	30000084 	.word	0x30000084
 c000234:	0c004ea4 	.word	0x0c004ea4

0c000238 <strlen>:
 c000238:	4603      	mov	r3, r0
 c00023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 c00023e:	2a00      	cmp	r2, #0
 c000240:	d1fb      	bne.n	c00023a <strlen+0x2>
 c000242:	1a18      	subs	r0, r3, r0
 c000244:	3801      	subs	r0, #1
 c000246:	4770      	bx	lr

0c000248 <__gnu_cmse_nonsecure_call>:
 c000248:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
 c00024c:	4627      	mov	r7, r4
 c00024e:	46a0      	mov	r8, r4
 c000250:	46a1      	mov	r9, r4
 c000252:	46a2      	mov	sl, r4
 c000254:	46a3      	mov	fp, r4
 c000256:	46a4      	mov	ip, r4
 c000258:	ed2d 8b10 	vpush	{d8-d15}
 c00025c:	f04f 0500 	mov.w	r5, #0
 c000260:	ec45 5b18 	vmov	d8, r5, r5
 c000264:	ec45 5a19 	vmov	s18, s19, r5, r5
 c000268:	ec45 5a1a 	vmov	s20, s21, r5, r5
 c00026c:	ec45 5a1b 	vmov	s22, s23, r5, r5
 c000270:	ec45 5a1c 	vmov	s24, s25, r5, r5
 c000274:	ec45 5a1d 	vmov	s26, s27, r5, r5
 c000278:	ec45 5a1e 	vmov	s28, s29, r5, r5
 c00027c:	ec45 5a1f 	vmov	s30, s31, r5, r5
 c000280:	eef1 5a10 	vmrs	r5, fpscr
 c000284:	f64f 7660 	movw	r6, #65376	@ 0xff60
 c000288:	f6c0 76ff 	movt	r6, #4095	@ 0xfff
 c00028c:	4035      	ands	r5, r6
 c00028e:	eee1 5a10 	vmsr	fpscr, r5
 c000292:	f384 8800 	msr	CPSR_f, r4
 c000296:	4625      	mov	r5, r4
 c000298:	4626      	mov	r6, r4
 c00029a:	47a4      	blxns	r4
 c00029c:	ecbd 8b10 	vpop	{d8-d15}
 c0002a0:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}

0c0002a4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 c0002a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ c0002dc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 c0002a8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 c0002aa:	e003      	b.n	c0002b4 <LoopCopyDataInit>

0c0002ac <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 c0002ac:	4b0c      	ldr	r3, [pc, #48]	@ (c0002e0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 c0002ae:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 c0002b0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 c0002b2:	3104      	adds	r1, #4

0c0002b4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 c0002b4:	480b      	ldr	r0, [pc, #44]	@ (c0002e4 <LoopForever+0xa>)
	ldr	r3, =_edata
 c0002b6:	4b0c      	ldr	r3, [pc, #48]	@ (c0002e8 <LoopForever+0xe>)
	adds	r2, r0, r1
 c0002b8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 c0002ba:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 c0002bc:	d3f6      	bcc.n	c0002ac <CopyDataInit>
	ldr	r2, =_sbss
 c0002be:	4a0b      	ldr	r2, [pc, #44]	@ (c0002ec <LoopForever+0x12>)
	b	LoopFillZerobss
 c0002c0:	e002      	b.n	c0002c8 <LoopFillZerobss>

0c0002c2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 c0002c2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 c0002c4:	f842 3b04 	str.w	r3, [r2], #4

0c0002c8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 c0002c8:	4b09      	ldr	r3, [pc, #36]	@ (c0002f0 <LoopForever+0x16>)
	cmp	r2, r3
 c0002ca:	429a      	cmp	r2, r3
	bcc	FillZerobss
 c0002cc:	d3f9      	bcc.n	c0002c2 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 c0002ce:	f002 fbe1 	bl	c002a94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 c0002d2:	f004 f849 	bl	c004368 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 c0002d6:	f000 fffd 	bl	c0012d4 <main>

0c0002da <LoopForever>:

LoopForever:
    b LoopForever
 c0002da:	e7fe      	b.n	c0002da <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 c0002dc:	30018000 	.word	0x30018000
	ldr	r3, =_sidata
 c0002e0:	0c0052b0 	.word	0x0c0052b0
	ldr	r0, =_sdata
 c0002e4:	30000000 	.word	0x30000000
	ldr	r3, =_edata
 c0002e8:	30000080 	.word	0x30000080
	ldr	r2, =_sbss
 c0002ec:	30000080 	.word	0x30000080
	ldr	r3, = _ebss
 c0002f0:	30003c08 	.word	0x30003c08

0c0002f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 c0002f4:	e7fe      	b.n	c0002f4 <ADC1_2_IRQHandler>
	...

0c0002f8 <KeyExpansion>:
 c0002f8:	b480      	push	{r7}
 c0002fa:	b089      	sub	sp, #36	@ 0x24
 c0002fc:	af00      	add	r7, sp, #0
 c0002fe:	6078      	str	r0, [r7, #4]
 c000300:	6039      	str	r1, [r7, #0]
 c000302:	2300      	movs	r3, #0
 c000304:	61fb      	str	r3, [r7, #28]
 c000306:	e030      	b.n	c00036a <KeyExpansion+0x72>
 c000308:	69fb      	ldr	r3, [r7, #28]
 c00030a:	009b      	lsls	r3, r3, #2
 c00030c:	683a      	ldr	r2, [r7, #0]
 c00030e:	441a      	add	r2, r3
 c000310:	69fb      	ldr	r3, [r7, #28]
 c000312:	009b      	lsls	r3, r3, #2
 c000314:	6879      	ldr	r1, [r7, #4]
 c000316:	440b      	add	r3, r1
 c000318:	7812      	ldrb	r2, [r2, #0]
 c00031a:	701a      	strb	r2, [r3, #0]
 c00031c:	69fb      	ldr	r3, [r7, #28]
 c00031e:	009b      	lsls	r3, r3, #2
 c000320:	3301      	adds	r3, #1
 c000322:	683a      	ldr	r2, [r7, #0]
 c000324:	441a      	add	r2, r3
 c000326:	69fb      	ldr	r3, [r7, #28]
 c000328:	009b      	lsls	r3, r3, #2
 c00032a:	3301      	adds	r3, #1
 c00032c:	6879      	ldr	r1, [r7, #4]
 c00032e:	440b      	add	r3, r1
 c000330:	7812      	ldrb	r2, [r2, #0]
 c000332:	701a      	strb	r2, [r3, #0]
 c000334:	69fb      	ldr	r3, [r7, #28]
 c000336:	009b      	lsls	r3, r3, #2
 c000338:	3302      	adds	r3, #2
 c00033a:	683a      	ldr	r2, [r7, #0]
 c00033c:	441a      	add	r2, r3
 c00033e:	69fb      	ldr	r3, [r7, #28]
 c000340:	009b      	lsls	r3, r3, #2
 c000342:	3302      	adds	r3, #2
 c000344:	6879      	ldr	r1, [r7, #4]
 c000346:	440b      	add	r3, r1
 c000348:	7812      	ldrb	r2, [r2, #0]
 c00034a:	701a      	strb	r2, [r3, #0]
 c00034c:	69fb      	ldr	r3, [r7, #28]
 c00034e:	009b      	lsls	r3, r3, #2
 c000350:	3303      	adds	r3, #3
 c000352:	683a      	ldr	r2, [r7, #0]
 c000354:	441a      	add	r2, r3
 c000356:	69fb      	ldr	r3, [r7, #28]
 c000358:	009b      	lsls	r3, r3, #2
 c00035a:	3303      	adds	r3, #3
 c00035c:	6879      	ldr	r1, [r7, #4]
 c00035e:	440b      	add	r3, r1
 c000360:	7812      	ldrb	r2, [r2, #0]
 c000362:	701a      	strb	r2, [r3, #0]
 c000364:	69fb      	ldr	r3, [r7, #28]
 c000366:	3301      	adds	r3, #1
 c000368:	61fb      	str	r3, [r7, #28]
 c00036a:	69fb      	ldr	r3, [r7, #28]
 c00036c:	2b03      	cmp	r3, #3
 c00036e:	d9cb      	bls.n	c000308 <KeyExpansion+0x10>
 c000370:	2304      	movs	r3, #4
 c000372:	61fb      	str	r3, [r7, #28]
 c000374:	e081      	b.n	c00047a <KeyExpansion+0x182>
 c000376:	69fb      	ldr	r3, [r7, #28]
 c000378:	3b01      	subs	r3, #1
 c00037a:	009b      	lsls	r3, r3, #2
 c00037c:	61bb      	str	r3, [r7, #24]
 c00037e:	687a      	ldr	r2, [r7, #4]
 c000380:	69bb      	ldr	r3, [r7, #24]
 c000382:	4413      	add	r3, r2
 c000384:	781b      	ldrb	r3, [r3, #0]
 c000386:	733b      	strb	r3, [r7, #12]
 c000388:	69bb      	ldr	r3, [r7, #24]
 c00038a:	3301      	adds	r3, #1
 c00038c:	687a      	ldr	r2, [r7, #4]
 c00038e:	4413      	add	r3, r2
 c000390:	781b      	ldrb	r3, [r3, #0]
 c000392:	737b      	strb	r3, [r7, #13]
 c000394:	69bb      	ldr	r3, [r7, #24]
 c000396:	3302      	adds	r3, #2
 c000398:	687a      	ldr	r2, [r7, #4]
 c00039a:	4413      	add	r3, r2
 c00039c:	781b      	ldrb	r3, [r3, #0]
 c00039e:	73bb      	strb	r3, [r7, #14]
 c0003a0:	69bb      	ldr	r3, [r7, #24]
 c0003a2:	3303      	adds	r3, #3
 c0003a4:	687a      	ldr	r2, [r7, #4]
 c0003a6:	4413      	add	r3, r2
 c0003a8:	781b      	ldrb	r3, [r3, #0]
 c0003aa:	73fb      	strb	r3, [r7, #15]
 c0003ac:	69fb      	ldr	r3, [r7, #28]
 c0003ae:	f003 0303 	and.w	r3, r3, #3
 c0003b2:	2b00      	cmp	r3, #0
 c0003b4:	d125      	bne.n	c000402 <KeyExpansion+0x10a>
 c0003b6:	7b3b      	ldrb	r3, [r7, #12]
 c0003b8:	75fb      	strb	r3, [r7, #23]
 c0003ba:	7b7b      	ldrb	r3, [r7, #13]
 c0003bc:	733b      	strb	r3, [r7, #12]
 c0003be:	7bbb      	ldrb	r3, [r7, #14]
 c0003c0:	737b      	strb	r3, [r7, #13]
 c0003c2:	7bfb      	ldrb	r3, [r7, #15]
 c0003c4:	73bb      	strb	r3, [r7, #14]
 c0003c6:	7dfb      	ldrb	r3, [r7, #23]
 c0003c8:	73fb      	strb	r3, [r7, #15]
 c0003ca:	7b3b      	ldrb	r3, [r7, #12]
 c0003cc:	461a      	mov	r2, r3
 c0003ce:	4b30      	ldr	r3, [pc, #192]	@ (c000490 <KeyExpansion+0x198>)
 c0003d0:	5c9b      	ldrb	r3, [r3, r2]
 c0003d2:	733b      	strb	r3, [r7, #12]
 c0003d4:	7b7b      	ldrb	r3, [r7, #13]
 c0003d6:	461a      	mov	r2, r3
 c0003d8:	4b2d      	ldr	r3, [pc, #180]	@ (c000490 <KeyExpansion+0x198>)
 c0003da:	5c9b      	ldrb	r3, [r3, r2]
 c0003dc:	737b      	strb	r3, [r7, #13]
 c0003de:	7bbb      	ldrb	r3, [r7, #14]
 c0003e0:	461a      	mov	r2, r3
 c0003e2:	4b2b      	ldr	r3, [pc, #172]	@ (c000490 <KeyExpansion+0x198>)
 c0003e4:	5c9b      	ldrb	r3, [r3, r2]
 c0003e6:	73bb      	strb	r3, [r7, #14]
 c0003e8:	7bfb      	ldrb	r3, [r7, #15]
 c0003ea:	461a      	mov	r2, r3
 c0003ec:	4b28      	ldr	r3, [pc, #160]	@ (c000490 <KeyExpansion+0x198>)
 c0003ee:	5c9b      	ldrb	r3, [r3, r2]
 c0003f0:	73fb      	strb	r3, [r7, #15]
 c0003f2:	7b3a      	ldrb	r2, [r7, #12]
 c0003f4:	69fb      	ldr	r3, [r7, #28]
 c0003f6:	089b      	lsrs	r3, r3, #2
 c0003f8:	4926      	ldr	r1, [pc, #152]	@ (c000494 <KeyExpansion+0x19c>)
 c0003fa:	5ccb      	ldrb	r3, [r1, r3]
 c0003fc:	4053      	eors	r3, r2
 c0003fe:	b2db      	uxtb	r3, r3
 c000400:	733b      	strb	r3, [r7, #12]
 c000402:	69fb      	ldr	r3, [r7, #28]
 c000404:	009b      	lsls	r3, r3, #2
 c000406:	613b      	str	r3, [r7, #16]
 c000408:	69fb      	ldr	r3, [r7, #28]
 c00040a:	3b04      	subs	r3, #4
 c00040c:	009b      	lsls	r3, r3, #2
 c00040e:	61bb      	str	r3, [r7, #24]
 c000410:	687a      	ldr	r2, [r7, #4]
 c000412:	69bb      	ldr	r3, [r7, #24]
 c000414:	4413      	add	r3, r2
 c000416:	7819      	ldrb	r1, [r3, #0]
 c000418:	7b3a      	ldrb	r2, [r7, #12]
 c00041a:	6878      	ldr	r0, [r7, #4]
 c00041c:	693b      	ldr	r3, [r7, #16]
 c00041e:	4403      	add	r3, r0
 c000420:	404a      	eors	r2, r1
 c000422:	b2d2      	uxtb	r2, r2
 c000424:	701a      	strb	r2, [r3, #0]
 c000426:	69bb      	ldr	r3, [r7, #24]
 c000428:	3301      	adds	r3, #1
 c00042a:	687a      	ldr	r2, [r7, #4]
 c00042c:	4413      	add	r3, r2
 c00042e:	7819      	ldrb	r1, [r3, #0]
 c000430:	7b7a      	ldrb	r2, [r7, #13]
 c000432:	693b      	ldr	r3, [r7, #16]
 c000434:	3301      	adds	r3, #1
 c000436:	6878      	ldr	r0, [r7, #4]
 c000438:	4403      	add	r3, r0
 c00043a:	404a      	eors	r2, r1
 c00043c:	b2d2      	uxtb	r2, r2
 c00043e:	701a      	strb	r2, [r3, #0]
 c000440:	69bb      	ldr	r3, [r7, #24]
 c000442:	3302      	adds	r3, #2
 c000444:	687a      	ldr	r2, [r7, #4]
 c000446:	4413      	add	r3, r2
 c000448:	7819      	ldrb	r1, [r3, #0]
 c00044a:	7bba      	ldrb	r2, [r7, #14]
 c00044c:	693b      	ldr	r3, [r7, #16]
 c00044e:	3302      	adds	r3, #2
 c000450:	6878      	ldr	r0, [r7, #4]
 c000452:	4403      	add	r3, r0
 c000454:	404a      	eors	r2, r1
 c000456:	b2d2      	uxtb	r2, r2
 c000458:	701a      	strb	r2, [r3, #0]
 c00045a:	69bb      	ldr	r3, [r7, #24]
 c00045c:	3303      	adds	r3, #3
 c00045e:	687a      	ldr	r2, [r7, #4]
 c000460:	4413      	add	r3, r2
 c000462:	7819      	ldrb	r1, [r3, #0]
 c000464:	7bfa      	ldrb	r2, [r7, #15]
 c000466:	693b      	ldr	r3, [r7, #16]
 c000468:	3303      	adds	r3, #3
 c00046a:	6878      	ldr	r0, [r7, #4]
 c00046c:	4403      	add	r3, r0
 c00046e:	404a      	eors	r2, r1
 c000470:	b2d2      	uxtb	r2, r2
 c000472:	701a      	strb	r2, [r3, #0]
 c000474:	69fb      	ldr	r3, [r7, #28]
 c000476:	3301      	adds	r3, #1
 c000478:	61fb      	str	r3, [r7, #28]
 c00047a:	69fb      	ldr	r3, [r7, #28]
 c00047c:	2b2b      	cmp	r3, #43	@ 0x2b
 c00047e:	f67f af7a 	bls.w	c000376 <KeyExpansion+0x7e>
 c000482:	bf00      	nop
 c000484:	bf00      	nop
 c000486:	3724      	adds	r7, #36	@ 0x24
 c000488:	46bd      	mov	sp, r7
 c00048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00048e:	4770      	bx	lr
 c000490:	0c005040 	.word	0x0c005040
 c000494:	0c005140 	.word	0x0c005140

0c000498 <AES_init_ctx_iv>:
 c000498:	b580      	push	{r7, lr}
 c00049a:	b084      	sub	sp, #16
 c00049c:	af00      	add	r7, sp, #0
 c00049e:	60f8      	str	r0, [r7, #12]
 c0004a0:	60b9      	str	r1, [r7, #8]
 c0004a2:	607a      	str	r2, [r7, #4]
 c0004a4:	68fb      	ldr	r3, [r7, #12]
 c0004a6:	68b9      	ldr	r1, [r7, #8]
 c0004a8:	4618      	mov	r0, r3
 c0004aa:	f7ff ff25 	bl	c0002f8 <KeyExpansion>
 c0004ae:	68fb      	ldr	r3, [r7, #12]
 c0004b0:	33b0      	adds	r3, #176	@ 0xb0
 c0004b2:	2210      	movs	r2, #16
 c0004b4:	6879      	ldr	r1, [r7, #4]
 c0004b6:	4618      	mov	r0, r3
 c0004b8:	f003 ff7d 	bl	c0043b6 <memcpy>
 c0004bc:	bf00      	nop
 c0004be:	3710      	adds	r7, #16
 c0004c0:	46bd      	mov	sp, r7
 c0004c2:	bd80      	pop	{r7, pc}

0c0004c4 <AddRoundKey>:
 c0004c4:	b480      	push	{r7}
 c0004c6:	b087      	sub	sp, #28
 c0004c8:	af00      	add	r7, sp, #0
 c0004ca:	4603      	mov	r3, r0
 c0004cc:	60b9      	str	r1, [r7, #8]
 c0004ce:	607a      	str	r2, [r7, #4]
 c0004d0:	73fb      	strb	r3, [r7, #15]
 c0004d2:	2300      	movs	r3, #0
 c0004d4:	75fb      	strb	r3, [r7, #23]
 c0004d6:	e027      	b.n	c000528 <AddRoundKey+0x64>
 c0004d8:	2300      	movs	r3, #0
 c0004da:	75bb      	strb	r3, [r7, #22]
 c0004dc:	e01e      	b.n	c00051c <AddRoundKey+0x58>
 c0004de:	7dfa      	ldrb	r2, [r7, #23]
 c0004e0:	7dbb      	ldrb	r3, [r7, #22]
 c0004e2:	68b9      	ldr	r1, [r7, #8]
 c0004e4:	0092      	lsls	r2, r2, #2
 c0004e6:	440a      	add	r2, r1
 c0004e8:	4413      	add	r3, r2
 c0004ea:	7818      	ldrb	r0, [r3, #0]
 c0004ec:	7bfb      	ldrb	r3, [r7, #15]
 c0004ee:	009a      	lsls	r2, r3, #2
 c0004f0:	7dfb      	ldrb	r3, [r7, #23]
 c0004f2:	4413      	add	r3, r2
 c0004f4:	009a      	lsls	r2, r3, #2
 c0004f6:	7dbb      	ldrb	r3, [r7, #22]
 c0004f8:	4413      	add	r3, r2
 c0004fa:	461a      	mov	r2, r3
 c0004fc:	687b      	ldr	r3, [r7, #4]
 c0004fe:	4413      	add	r3, r2
 c000500:	7819      	ldrb	r1, [r3, #0]
 c000502:	7dfa      	ldrb	r2, [r7, #23]
 c000504:	7dbb      	ldrb	r3, [r7, #22]
 c000506:	4041      	eors	r1, r0
 c000508:	b2c8      	uxtb	r0, r1
 c00050a:	68b9      	ldr	r1, [r7, #8]
 c00050c:	0092      	lsls	r2, r2, #2
 c00050e:	440a      	add	r2, r1
 c000510:	4413      	add	r3, r2
 c000512:	4602      	mov	r2, r0
 c000514:	701a      	strb	r2, [r3, #0]
 c000516:	7dbb      	ldrb	r3, [r7, #22]
 c000518:	3301      	adds	r3, #1
 c00051a:	75bb      	strb	r3, [r7, #22]
 c00051c:	7dbb      	ldrb	r3, [r7, #22]
 c00051e:	2b03      	cmp	r3, #3
 c000520:	d9dd      	bls.n	c0004de <AddRoundKey+0x1a>
 c000522:	7dfb      	ldrb	r3, [r7, #23]
 c000524:	3301      	adds	r3, #1
 c000526:	75fb      	strb	r3, [r7, #23]
 c000528:	7dfb      	ldrb	r3, [r7, #23]
 c00052a:	2b03      	cmp	r3, #3
 c00052c:	d9d4      	bls.n	c0004d8 <AddRoundKey+0x14>
 c00052e:	bf00      	nop
 c000530:	bf00      	nop
 c000532:	371c      	adds	r7, #28
 c000534:	46bd      	mov	sp, r7
 c000536:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00053a:	4770      	bx	lr

0c00053c <SubBytes>:
 c00053c:	b480      	push	{r7}
 c00053e:	b085      	sub	sp, #20
 c000540:	af00      	add	r7, sp, #0
 c000542:	6078      	str	r0, [r7, #4]
 c000544:	2300      	movs	r3, #0
 c000546:	73fb      	strb	r3, [r7, #15]
 c000548:	e01d      	b.n	c000586 <SubBytes+0x4a>
 c00054a:	2300      	movs	r3, #0
 c00054c:	73bb      	strb	r3, [r7, #14]
 c00054e:	e014      	b.n	c00057a <SubBytes+0x3e>
 c000550:	7bba      	ldrb	r2, [r7, #14]
 c000552:	7bfb      	ldrb	r3, [r7, #15]
 c000554:	6879      	ldr	r1, [r7, #4]
 c000556:	0092      	lsls	r2, r2, #2
 c000558:	440a      	add	r2, r1
 c00055a:	4413      	add	r3, r2
 c00055c:	781b      	ldrb	r3, [r3, #0]
 c00055e:	4618      	mov	r0, r3
 c000560:	7bba      	ldrb	r2, [r7, #14]
 c000562:	7bfb      	ldrb	r3, [r7, #15]
 c000564:	490d      	ldr	r1, [pc, #52]	@ (c00059c <SubBytes+0x60>)
 c000566:	5c08      	ldrb	r0, [r1, r0]
 c000568:	6879      	ldr	r1, [r7, #4]
 c00056a:	0092      	lsls	r2, r2, #2
 c00056c:	440a      	add	r2, r1
 c00056e:	4413      	add	r3, r2
 c000570:	4602      	mov	r2, r0
 c000572:	701a      	strb	r2, [r3, #0]
 c000574:	7bbb      	ldrb	r3, [r7, #14]
 c000576:	3301      	adds	r3, #1
 c000578:	73bb      	strb	r3, [r7, #14]
 c00057a:	7bbb      	ldrb	r3, [r7, #14]
 c00057c:	2b03      	cmp	r3, #3
 c00057e:	d9e7      	bls.n	c000550 <SubBytes+0x14>
 c000580:	7bfb      	ldrb	r3, [r7, #15]
 c000582:	3301      	adds	r3, #1
 c000584:	73fb      	strb	r3, [r7, #15]
 c000586:	7bfb      	ldrb	r3, [r7, #15]
 c000588:	2b03      	cmp	r3, #3
 c00058a:	d9de      	bls.n	c00054a <SubBytes+0xe>
 c00058c:	bf00      	nop
 c00058e:	bf00      	nop
 c000590:	3714      	adds	r7, #20
 c000592:	46bd      	mov	sp, r7
 c000594:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000598:	4770      	bx	lr
 c00059a:	bf00      	nop
 c00059c:	0c005040 	.word	0x0c005040

0c0005a0 <ShiftRows>:
 c0005a0:	b480      	push	{r7}
 c0005a2:	b085      	sub	sp, #20
 c0005a4:	af00      	add	r7, sp, #0
 c0005a6:	6078      	str	r0, [r7, #4]
 c0005a8:	687b      	ldr	r3, [r7, #4]
 c0005aa:	785b      	ldrb	r3, [r3, #1]
 c0005ac:	73fb      	strb	r3, [r7, #15]
 c0005ae:	687b      	ldr	r3, [r7, #4]
 c0005b0:	795a      	ldrb	r2, [r3, #5]
 c0005b2:	687b      	ldr	r3, [r7, #4]
 c0005b4:	705a      	strb	r2, [r3, #1]
 c0005b6:	687b      	ldr	r3, [r7, #4]
 c0005b8:	7a5a      	ldrb	r2, [r3, #9]
 c0005ba:	687b      	ldr	r3, [r7, #4]
 c0005bc:	715a      	strb	r2, [r3, #5]
 c0005be:	687b      	ldr	r3, [r7, #4]
 c0005c0:	7b5a      	ldrb	r2, [r3, #13]
 c0005c2:	687b      	ldr	r3, [r7, #4]
 c0005c4:	725a      	strb	r2, [r3, #9]
 c0005c6:	687b      	ldr	r3, [r7, #4]
 c0005c8:	7bfa      	ldrb	r2, [r7, #15]
 c0005ca:	735a      	strb	r2, [r3, #13]
 c0005cc:	687b      	ldr	r3, [r7, #4]
 c0005ce:	789b      	ldrb	r3, [r3, #2]
 c0005d0:	73fb      	strb	r3, [r7, #15]
 c0005d2:	687b      	ldr	r3, [r7, #4]
 c0005d4:	7a9a      	ldrb	r2, [r3, #10]
 c0005d6:	687b      	ldr	r3, [r7, #4]
 c0005d8:	709a      	strb	r2, [r3, #2]
 c0005da:	687b      	ldr	r3, [r7, #4]
 c0005dc:	7bfa      	ldrb	r2, [r7, #15]
 c0005de:	729a      	strb	r2, [r3, #10]
 c0005e0:	687b      	ldr	r3, [r7, #4]
 c0005e2:	799b      	ldrb	r3, [r3, #6]
 c0005e4:	73fb      	strb	r3, [r7, #15]
 c0005e6:	687b      	ldr	r3, [r7, #4]
 c0005e8:	7b9a      	ldrb	r2, [r3, #14]
 c0005ea:	687b      	ldr	r3, [r7, #4]
 c0005ec:	719a      	strb	r2, [r3, #6]
 c0005ee:	687b      	ldr	r3, [r7, #4]
 c0005f0:	7bfa      	ldrb	r2, [r7, #15]
 c0005f2:	739a      	strb	r2, [r3, #14]
 c0005f4:	687b      	ldr	r3, [r7, #4]
 c0005f6:	78db      	ldrb	r3, [r3, #3]
 c0005f8:	73fb      	strb	r3, [r7, #15]
 c0005fa:	687b      	ldr	r3, [r7, #4]
 c0005fc:	7bda      	ldrb	r2, [r3, #15]
 c0005fe:	687b      	ldr	r3, [r7, #4]
 c000600:	70da      	strb	r2, [r3, #3]
 c000602:	687b      	ldr	r3, [r7, #4]
 c000604:	7ada      	ldrb	r2, [r3, #11]
 c000606:	687b      	ldr	r3, [r7, #4]
 c000608:	73da      	strb	r2, [r3, #15]
 c00060a:	687b      	ldr	r3, [r7, #4]
 c00060c:	79da      	ldrb	r2, [r3, #7]
 c00060e:	687b      	ldr	r3, [r7, #4]
 c000610:	72da      	strb	r2, [r3, #11]
 c000612:	687b      	ldr	r3, [r7, #4]
 c000614:	7bfa      	ldrb	r2, [r7, #15]
 c000616:	71da      	strb	r2, [r3, #7]
 c000618:	bf00      	nop
 c00061a:	3714      	adds	r7, #20
 c00061c:	46bd      	mov	sp, r7
 c00061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c000622:	4770      	bx	lr

0c000624 <xtime>:
 c000624:	b480      	push	{r7}
 c000626:	b083      	sub	sp, #12
 c000628:	af00      	add	r7, sp, #0
 c00062a:	4603      	mov	r3, r0
 c00062c:	71fb      	strb	r3, [r7, #7]
 c00062e:	79fb      	ldrb	r3, [r7, #7]
 c000630:	005b      	lsls	r3, r3, #1
 c000632:	b25a      	sxtb	r2, r3
 c000634:	79fb      	ldrb	r3, [r7, #7]
 c000636:	09db      	lsrs	r3, r3, #7
 c000638:	b2db      	uxtb	r3, r3
 c00063a:	4619      	mov	r1, r3
 c00063c:	0049      	lsls	r1, r1, #1
 c00063e:	440b      	add	r3, r1
 c000640:	4619      	mov	r1, r3
 c000642:	00c8      	lsls	r0, r1, #3
 c000644:	4619      	mov	r1, r3
 c000646:	4603      	mov	r3, r0
 c000648:	440b      	add	r3, r1
 c00064a:	b2db      	uxtb	r3, r3
 c00064c:	b25b      	sxtb	r3, r3
 c00064e:	4053      	eors	r3, r2
 c000650:	b25b      	sxtb	r3, r3
 c000652:	b2db      	uxtb	r3, r3
 c000654:	4618      	mov	r0, r3
 c000656:	370c      	adds	r7, #12
 c000658:	46bd      	mov	sp, r7
 c00065a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00065e:	4770      	bx	lr

0c000660 <MixColumns>:
 c000660:	b580      	push	{r7, lr}
 c000662:	b084      	sub	sp, #16
 c000664:	af00      	add	r7, sp, #0
 c000666:	6078      	str	r0, [r7, #4]
 c000668:	2300      	movs	r3, #0
 c00066a:	73fb      	strb	r3, [r7, #15]
 c00066c:	e0a4      	b.n	c0007b8 <MixColumns+0x158>
 c00066e:	7bfa      	ldrb	r2, [r7, #15]
 c000670:	687b      	ldr	r3, [r7, #4]
 c000672:	f813 3022 	ldrb.w	r3, [r3, r2, lsl #2]
 c000676:	73bb      	strb	r3, [r7, #14]
 c000678:	7bfa      	ldrb	r2, [r7, #15]
 c00067a:	687b      	ldr	r3, [r7, #4]
 c00067c:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 c000680:	7bfb      	ldrb	r3, [r7, #15]
 c000682:	6879      	ldr	r1, [r7, #4]
 c000684:	009b      	lsls	r3, r3, #2
 c000686:	440b      	add	r3, r1
 c000688:	785b      	ldrb	r3, [r3, #1]
 c00068a:	4053      	eors	r3, r2
 c00068c:	b2da      	uxtb	r2, r3
 c00068e:	7bfb      	ldrb	r3, [r7, #15]
 c000690:	6879      	ldr	r1, [r7, #4]
 c000692:	009b      	lsls	r3, r3, #2
 c000694:	440b      	add	r3, r1
 c000696:	789b      	ldrb	r3, [r3, #2]
 c000698:	4053      	eors	r3, r2
 c00069a:	b2da      	uxtb	r2, r3
 c00069c:	7bfb      	ldrb	r3, [r7, #15]
 c00069e:	6879      	ldr	r1, [r7, #4]
 c0006a0:	009b      	lsls	r3, r3, #2
 c0006a2:	440b      	add	r3, r1
 c0006a4:	78db      	ldrb	r3, [r3, #3]
 c0006a6:	4053      	eors	r3, r2
 c0006a8:	737b      	strb	r3, [r7, #13]
 c0006aa:	7bfa      	ldrb	r2, [r7, #15]
 c0006ac:	687b      	ldr	r3, [r7, #4]
 c0006ae:	f813 2022 	ldrb.w	r2, [r3, r2, lsl #2]
 c0006b2:	7bfb      	ldrb	r3, [r7, #15]
 c0006b4:	6879      	ldr	r1, [r7, #4]
 c0006b6:	009b      	lsls	r3, r3, #2
 c0006b8:	440b      	add	r3, r1
 c0006ba:	785b      	ldrb	r3, [r3, #1]
 c0006bc:	4053      	eors	r3, r2
 c0006be:	733b      	strb	r3, [r7, #12]
 c0006c0:	7b3b      	ldrb	r3, [r7, #12]
 c0006c2:	4618      	mov	r0, r3
 c0006c4:	f7ff ffae 	bl	c000624 <xtime>
 c0006c8:	4603      	mov	r3, r0
 c0006ca:	733b      	strb	r3, [r7, #12]
 c0006cc:	7bfa      	ldrb	r2, [r7, #15]
 c0006ce:	687b      	ldr	r3, [r7, #4]
 c0006d0:	f813 1022 	ldrb.w	r1, [r3, r2, lsl #2]
 c0006d4:	7b3a      	ldrb	r2, [r7, #12]
 c0006d6:	7b7b      	ldrb	r3, [r7, #13]
 c0006d8:	4053      	eors	r3, r2
 c0006da:	b2db      	uxtb	r3, r3
 c0006dc:	7bfa      	ldrb	r2, [r7, #15]
 c0006de:	404b      	eors	r3, r1
 c0006e0:	b2d9      	uxtb	r1, r3
 c0006e2:	687b      	ldr	r3, [r7, #4]
 c0006e4:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
 c0006e8:	7bfb      	ldrb	r3, [r7, #15]
 c0006ea:	687a      	ldr	r2, [r7, #4]
 c0006ec:	009b      	lsls	r3, r3, #2
 c0006ee:	4413      	add	r3, r2
 c0006f0:	785a      	ldrb	r2, [r3, #1]
 c0006f2:	7bfb      	ldrb	r3, [r7, #15]
 c0006f4:	6879      	ldr	r1, [r7, #4]
 c0006f6:	009b      	lsls	r3, r3, #2
 c0006f8:	440b      	add	r3, r1
 c0006fa:	789b      	ldrb	r3, [r3, #2]
 c0006fc:	4053      	eors	r3, r2
 c0006fe:	733b      	strb	r3, [r7, #12]
 c000700:	7b3b      	ldrb	r3, [r7, #12]
 c000702:	4618      	mov	r0, r3
 c000704:	f7ff ff8e 	bl	c000624 <xtime>
 c000708:	4603      	mov	r3, r0
 c00070a:	733b      	strb	r3, [r7, #12]
 c00070c:	7bfb      	ldrb	r3, [r7, #15]
 c00070e:	687a      	ldr	r2, [r7, #4]
 c000710:	009b      	lsls	r3, r3, #2
 c000712:	4413      	add	r3, r2
 c000714:	7859      	ldrb	r1, [r3, #1]
 c000716:	7b3a      	ldrb	r2, [r7, #12]
 c000718:	7b7b      	ldrb	r3, [r7, #13]
 c00071a:	4053      	eors	r3, r2
 c00071c:	b2da      	uxtb	r2, r3
 c00071e:	7bfb      	ldrb	r3, [r7, #15]
 c000720:	404a      	eors	r2, r1
 c000722:	b2d1      	uxtb	r1, r2
 c000724:	687a      	ldr	r2, [r7, #4]
 c000726:	009b      	lsls	r3, r3, #2
 c000728:	4413      	add	r3, r2
 c00072a:	460a      	mov	r2, r1
 c00072c:	705a      	strb	r2, [r3, #1]
 c00072e:	7bfb      	ldrb	r3, [r7, #15]
 c000730:	687a      	ldr	r2, [r7, #4]
 c000732:	009b      	lsls	r3, r3, #2
 c000734:	4413      	add	r3, r2
 c000736:	789a      	ldrb	r2, [r3, #2]
 c000738:	7bfb      	ldrb	r3, [r7, #15]
 c00073a:	6879      	ldr	r1, [r7, #4]
 c00073c:	009b      	lsls	r3, r3, #2
 c00073e:	440b      	add	r3, r1
 c000740:	78db      	ldrb	r3, [r3, #3]
 c000742:	4053      	eors	r3, r2
 c000744:	733b      	strb	r3, [r7, #12]
 c000746:	7b3b      	ldrb	r3, [r7, #12]
 c000748:	4618      	mov	r0, r3
 c00074a:	f7ff ff6b 	bl	c000624 <xtime>
 c00074e:	4603      	mov	r3, r0
 c000750:	733b      	strb	r3, [r7, #12]
 c000752:	7bfb      	ldrb	r3, [r7, #15]
 c000754:	687a      	ldr	r2, [r7, #4]
 c000756:	009b      	lsls	r3, r3, #2
 c000758:	4413      	add	r3, r2
 c00075a:	7899      	ldrb	r1, [r3, #2]
 c00075c:	7b3a      	ldrb	r2, [r7, #12]
 c00075e:	7b7b      	ldrb	r3, [r7, #13]
 c000760:	4053      	eors	r3, r2
 c000762:	b2da      	uxtb	r2, r3
 c000764:	7bfb      	ldrb	r3, [r7, #15]
 c000766:	404a      	eors	r2, r1
 c000768:	b2d1      	uxtb	r1, r2
 c00076a:	687a      	ldr	r2, [r7, #4]
 c00076c:	009b      	lsls	r3, r3, #2
 c00076e:	4413      	add	r3, r2
 c000770:	460a      	mov	r2, r1
 c000772:	709a      	strb	r2, [r3, #2]
 c000774:	7bfb      	ldrb	r3, [r7, #15]
 c000776:	687a      	ldr	r2, [r7, #4]
 c000778:	009b      	lsls	r3, r3, #2
 c00077a:	4413      	add	r3, r2
 c00077c:	78da      	ldrb	r2, [r3, #3]
 c00077e:	7bbb      	ldrb	r3, [r7, #14]
 c000780:	4053      	eors	r3, r2
 c000782:	733b      	strb	r3, [r7, #12]
 c000784:	7b3b      	ldrb	r3, [r7, #12]
 c000786:	4618      	mov	r0, r3
 c000788:	f7ff ff4c 	bl	c000624 <xtime>
 c00078c:	4603      	mov	r3, r0
 c00078e:	733b      	strb	r3, [r7, #12]
 c000790:	7bfb      	ldrb	r3, [r7, #15]
 c000792:	687a      	ldr	r2, [r7, #4]
 c000794:	009b      	lsls	r3, r3, #2
 c000796:	4413      	add	r3, r2
 c000798:	78d9      	ldrb	r1, [r3, #3]
 c00079a:	7b3a      	ldrb	r2, [r7, #12]
 c00079c:	7b7b      	ldrb	r3, [r7, #13]
 c00079e:	4053      	eors	r3, r2
 c0007a0:	b2da      	uxtb	r2, r3
 c0007a2:	7bfb      	ldrb	r3, [r7, #15]
 c0007a4:	404a      	eors	r2, r1
 c0007a6:	b2d1      	uxtb	r1, r2
 c0007a8:	687a      	ldr	r2, [r7, #4]
 c0007aa:	009b      	lsls	r3, r3, #2
 c0007ac:	4413      	add	r3, r2
 c0007ae:	460a      	mov	r2, r1
 c0007b0:	70da      	strb	r2, [r3, #3]
 c0007b2:	7bfb      	ldrb	r3, [r7, #15]
 c0007b4:	3301      	adds	r3, #1
 c0007b6:	73fb      	strb	r3, [r7, #15]
 c0007b8:	7bfb      	ldrb	r3, [r7, #15]
 c0007ba:	2b03      	cmp	r3, #3
 c0007bc:	f67f af57 	bls.w	c00066e <MixColumns+0xe>
 c0007c0:	bf00      	nop
 c0007c2:	bf00      	nop
 c0007c4:	3710      	adds	r7, #16
 c0007c6:	46bd      	mov	sp, r7
 c0007c8:	bd80      	pop	{r7, pc}

0c0007ca <Cipher>:
 c0007ca:	b580      	push	{r7, lr}
 c0007cc:	b084      	sub	sp, #16
 c0007ce:	af00      	add	r7, sp, #0
 c0007d0:	6078      	str	r0, [r7, #4]
 c0007d2:	6039      	str	r1, [r7, #0]
 c0007d4:	2300      	movs	r3, #0
 c0007d6:	73fb      	strb	r3, [r7, #15]
 c0007d8:	683a      	ldr	r2, [r7, #0]
 c0007da:	6879      	ldr	r1, [r7, #4]
 c0007dc:	2000      	movs	r0, #0
 c0007de:	f7ff fe71 	bl	c0004c4 <AddRoundKey>
 c0007e2:	2301      	movs	r3, #1
 c0007e4:	73fb      	strb	r3, [r7, #15]
 c0007e6:	6878      	ldr	r0, [r7, #4]
 c0007e8:	f7ff fea8 	bl	c00053c <SubBytes>
 c0007ec:	6878      	ldr	r0, [r7, #4]
 c0007ee:	f7ff fed7 	bl	c0005a0 <ShiftRows>
 c0007f2:	7bfb      	ldrb	r3, [r7, #15]
 c0007f4:	2b0a      	cmp	r3, #10
 c0007f6:	d00c      	beq.n	c000812 <Cipher+0x48>
 c0007f8:	6878      	ldr	r0, [r7, #4]
 c0007fa:	f7ff ff31 	bl	c000660 <MixColumns>
 c0007fe:	7bfb      	ldrb	r3, [r7, #15]
 c000800:	683a      	ldr	r2, [r7, #0]
 c000802:	6879      	ldr	r1, [r7, #4]
 c000804:	4618      	mov	r0, r3
 c000806:	f7ff fe5d 	bl	c0004c4 <AddRoundKey>
 c00080a:	7bfb      	ldrb	r3, [r7, #15]
 c00080c:	3301      	adds	r3, #1
 c00080e:	73fb      	strb	r3, [r7, #15]
 c000810:	e7e9      	b.n	c0007e6 <Cipher+0x1c>
 c000812:	bf00      	nop
 c000814:	683a      	ldr	r2, [r7, #0]
 c000816:	6879      	ldr	r1, [r7, #4]
 c000818:	200a      	movs	r0, #10
 c00081a:	f7ff fe53 	bl	c0004c4 <AddRoundKey>
 c00081e:	bf00      	nop
 c000820:	3710      	adds	r7, #16
 c000822:	46bd      	mov	sp, r7
 c000824:	bd80      	pop	{r7, pc}

0c000826 <AES_CTR_xcrypt_buffer>:
 c000826:	b590      	push	{r4, r7, lr}
 c000828:	b08b      	sub	sp, #44	@ 0x2c
 c00082a:	af00      	add	r7, sp, #0
 c00082c:	60f8      	str	r0, [r7, #12]
 c00082e:	60b9      	str	r1, [r7, #8]
 c000830:	607a      	str	r2, [r7, #4]
 c000832:	2300      	movs	r3, #0
 c000834:	627b      	str	r3, [r7, #36]	@ 0x24
 c000836:	2310      	movs	r3, #16
 c000838:	623b      	str	r3, [r7, #32]
 c00083a:	e04e      	b.n	c0008da <AES_CTR_xcrypt_buffer+0xb4>
 c00083c:	6a3b      	ldr	r3, [r7, #32]
 c00083e:	2b10      	cmp	r3, #16
 c000840:	d136      	bne.n	c0008b0 <AES_CTR_xcrypt_buffer+0x8a>
 c000842:	68fb      	ldr	r3, [r7, #12]
 c000844:	33b0      	adds	r3, #176	@ 0xb0
 c000846:	f107 0410 	add.w	r4, r7, #16
 c00084a:	6818      	ldr	r0, [r3, #0]
 c00084c:	6859      	ldr	r1, [r3, #4]
 c00084e:	689a      	ldr	r2, [r3, #8]
 c000850:	68db      	ldr	r3, [r3, #12]
 c000852:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 c000854:	68fa      	ldr	r2, [r7, #12]
 c000856:	f107 0310 	add.w	r3, r7, #16
 c00085a:	4611      	mov	r1, r2
 c00085c:	4618      	mov	r0, r3
 c00085e:	f7ff ffb4 	bl	c0007ca <Cipher>
 c000862:	230f      	movs	r3, #15
 c000864:	623b      	str	r3, [r7, #32]
 c000866:	e01e      	b.n	c0008a6 <AES_CTR_xcrypt_buffer+0x80>
 c000868:	68fa      	ldr	r2, [r7, #12]
 c00086a:	6a3b      	ldr	r3, [r7, #32]
 c00086c:	4413      	add	r3, r2
 c00086e:	33b0      	adds	r3, #176	@ 0xb0
 c000870:	781b      	ldrb	r3, [r3, #0]
 c000872:	2bff      	cmp	r3, #255	@ 0xff
 c000874:	d106      	bne.n	c000884 <AES_CTR_xcrypt_buffer+0x5e>
 c000876:	68fa      	ldr	r2, [r7, #12]
 c000878:	6a3b      	ldr	r3, [r7, #32]
 c00087a:	4413      	add	r3, r2
 c00087c:	33b0      	adds	r3, #176	@ 0xb0
 c00087e:	2200      	movs	r2, #0
 c000880:	701a      	strb	r2, [r3, #0]
 c000882:	e00d      	b.n	c0008a0 <AES_CTR_xcrypt_buffer+0x7a>
 c000884:	68fa      	ldr	r2, [r7, #12]
 c000886:	6a3b      	ldr	r3, [r7, #32]
 c000888:	4413      	add	r3, r2
 c00088a:	33b0      	adds	r3, #176	@ 0xb0
 c00088c:	781b      	ldrb	r3, [r3, #0]
 c00088e:	3301      	adds	r3, #1
 c000890:	b2d9      	uxtb	r1, r3
 c000892:	68fa      	ldr	r2, [r7, #12]
 c000894:	6a3b      	ldr	r3, [r7, #32]
 c000896:	4413      	add	r3, r2
 c000898:	33b0      	adds	r3, #176	@ 0xb0
 c00089a:	460a      	mov	r2, r1
 c00089c:	701a      	strb	r2, [r3, #0]
 c00089e:	e005      	b.n	c0008ac <AES_CTR_xcrypt_buffer+0x86>
 c0008a0:	6a3b      	ldr	r3, [r7, #32]
 c0008a2:	3b01      	subs	r3, #1
 c0008a4:	623b      	str	r3, [r7, #32]
 c0008a6:	6a3b      	ldr	r3, [r7, #32]
 c0008a8:	2b00      	cmp	r3, #0
 c0008aa:	dadd      	bge.n	c000868 <AES_CTR_xcrypt_buffer+0x42>
 c0008ac:	2300      	movs	r3, #0
 c0008ae:	623b      	str	r3, [r7, #32]
 c0008b0:	68ba      	ldr	r2, [r7, #8]
 c0008b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 c0008b4:	4413      	add	r3, r2
 c0008b6:	7819      	ldrb	r1, [r3, #0]
 c0008b8:	f107 0210 	add.w	r2, r7, #16
 c0008bc:	6a3b      	ldr	r3, [r7, #32]
 c0008be:	4413      	add	r3, r2
 c0008c0:	781a      	ldrb	r2, [r3, #0]
 c0008c2:	68b8      	ldr	r0, [r7, #8]
 c0008c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 c0008c6:	4403      	add	r3, r0
 c0008c8:	404a      	eors	r2, r1
 c0008ca:	b2d2      	uxtb	r2, r2
 c0008cc:	701a      	strb	r2, [r3, #0]
 c0008ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 c0008d0:	3301      	adds	r3, #1
 c0008d2:	627b      	str	r3, [r7, #36]	@ 0x24
 c0008d4:	6a3b      	ldr	r3, [r7, #32]
 c0008d6:	3301      	adds	r3, #1
 c0008d8:	623b      	str	r3, [r7, #32]
 c0008da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 c0008dc:	687b      	ldr	r3, [r7, #4]
 c0008de:	429a      	cmp	r2, r3
 c0008e0:	d3ac      	bcc.n	c00083c <AES_CTR_xcrypt_buffer+0x16>
 c0008e2:	bf00      	nop
 c0008e4:	bf00      	nop
 c0008e6:	372c      	adds	r7, #44	@ 0x2c
 c0008e8:	46bd      	mov	sp, r7
 c0008ea:	bd90      	pop	{r4, r7, pc}

0c0008ec <sha256_initialize>:
 c0008ec:	b480      	push	{r7}
 c0008ee:	b085      	sub	sp, #20
 c0008f0:	af00      	add	r7, sp, #0
 c0008f2:	6078      	str	r0, [r7, #4]
 c0008f4:	2300      	movs	r3, #0
 c0008f6:	60fb      	str	r3, [r7, #12]
 c0008f8:	e008      	b.n	c00090c <sha256_initialize+0x20>
 c0008fa:	687b      	ldr	r3, [r7, #4]
 c0008fc:	68fa      	ldr	r2, [r7, #12]
 c0008fe:	3208      	adds	r2, #8
 c000900:	2100      	movs	r1, #0
 c000902:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 c000906:	68fb      	ldr	r3, [r7, #12]
 c000908:	3301      	adds	r3, #1
 c00090a:	60fb      	str	r3, [r7, #12]
 c00090c:	68fb      	ldr	r3, [r7, #12]
 c00090e:	2b10      	cmp	r3, #16
 c000910:	ddf3      	ble.n	c0008fa <sha256_initialize+0xe>
 c000912:	687b      	ldr	r3, [r7, #4]
 c000914:	4a16      	ldr	r2, [pc, #88]	@ (c000970 <sha256_initialize+0x84>)
 c000916:	661a      	str	r2, [r3, #96]	@ 0x60
 c000918:	687b      	ldr	r3, [r7, #4]
 c00091a:	4a16      	ldr	r2, [pc, #88]	@ (c000974 <sha256_initialize+0x88>)
 c00091c:	665a      	str	r2, [r3, #100]	@ 0x64
 c00091e:	687b      	ldr	r3, [r7, #4]
 c000920:	4a15      	ldr	r2, [pc, #84]	@ (c000978 <sha256_initialize+0x8c>)
 c000922:	669a      	str	r2, [r3, #104]	@ 0x68
 c000924:	687b      	ldr	r3, [r7, #4]
 c000926:	4a15      	ldr	r2, [pc, #84]	@ (c00097c <sha256_initialize+0x90>)
 c000928:	66da      	str	r2, [r3, #108]	@ 0x6c
 c00092a:	687b      	ldr	r3, [r7, #4]
 c00092c:	4a14      	ldr	r2, [pc, #80]	@ (c000980 <sha256_initialize+0x94>)
 c00092e:	671a      	str	r2, [r3, #112]	@ 0x70
 c000930:	687b      	ldr	r3, [r7, #4]
 c000932:	4a14      	ldr	r2, [pc, #80]	@ (c000984 <sha256_initialize+0x98>)
 c000934:	675a      	str	r2, [r3, #116]	@ 0x74
 c000936:	687b      	ldr	r3, [r7, #4]
 c000938:	4a13      	ldr	r2, [pc, #76]	@ (c000988 <sha256_initialize+0x9c>)
 c00093a:	679a      	str	r2, [r3, #120]	@ 0x78
 c00093c:	687b      	ldr	r3, [r7, #4]
 c00093e:	4a13      	ldr	r2, [pc, #76]	@ (c00098c <sha256_initialize+0xa0>)
 c000940:	67da      	str	r2, [r3, #124]	@ 0x7c
 c000942:	2300      	movs	r3, #0
 c000944:	60fb      	str	r3, [r7, #12]
 c000946:	e008      	b.n	c00095a <sha256_initialize+0x6e>
 c000948:	687a      	ldr	r2, [r7, #4]
 c00094a:	68fb      	ldr	r3, [r7, #12]
 c00094c:	4413      	add	r3, r2
 c00094e:	3380      	adds	r3, #128	@ 0x80
 c000950:	2200      	movs	r2, #0
 c000952:	701a      	strb	r2, [r3, #0]
 c000954:	68fb      	ldr	r3, [r7, #12]
 c000956:	3301      	adds	r3, #1
 c000958:	60fb      	str	r3, [r7, #12]
 c00095a:	68fb      	ldr	r3, [r7, #12]
 c00095c:	2b07      	cmp	r3, #7
 c00095e:	ddf3      	ble.n	c000948 <sha256_initialize+0x5c>
 c000960:	bf00      	nop
 c000962:	bf00      	nop
 c000964:	3714      	adds	r7, #20
 c000966:	46bd      	mov	sp, r7
 c000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00096c:	4770      	bx	lr
 c00096e:	bf00      	nop
 c000970:	6a09e667 	.word	0x6a09e667
 c000974:	bb67ae85 	.word	0xbb67ae85
 c000978:	3c6ef372 	.word	0x3c6ef372
 c00097c:	a54ff53a 	.word	0xa54ff53a
 c000980:	510e527f 	.word	0x510e527f
 c000984:	9b05688c 	.word	0x9b05688c
 c000988:	1f83d9ab 	.word	0x1f83d9ab
 c00098c:	5be0cd19 	.word	0x5be0cd19

0c000990 <sha256_update>:
 c000990:	b590      	push	{r4, r7, lr}
 c000992:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 c000996:	af00      	add	r7, sp, #0
 c000998:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c00099c:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c0009a0:	6018      	str	r0, [r3, #0]
 c0009a2:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c0009a6:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 c0009aa:	6019      	str	r1, [r3, #0]
 c0009ac:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c0009b0:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 c0009b4:	601a      	str	r2, [r3, #0]
 c0009b6:	2307      	movs	r3, #7
 c0009b8:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 c0009bc:	e086      	b.n	c000acc <sha256_update+0x13c>
 c0009be:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 c0009c2:	2b07      	cmp	r3, #7
 c0009c4:	d108      	bne.n	c0009d8 <sha256_update+0x48>
 c0009c6:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c0009ca:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 c0009ce:	681b      	ldr	r3, [r3, #0]
 c0009d0:	00db      	lsls	r3, r3, #3
 c0009d2:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254
 c0009d6:	e01d      	b.n	c000a14 <sha256_update+0x84>
 c0009d8:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 c0009dc:	2b00      	cmp	r3, #0
 c0009de:	d007      	beq.n	c0009f0 <sha256_update+0x60>
 c0009e0:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 c0009e4:	2b01      	cmp	r3, #1
 c0009e6:	d003      	beq.n	c0009f0 <sha256_update+0x60>
 c0009e8:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 c0009ec:	2b02      	cmp	r3, #2
 c0009ee:	d103      	bne.n	c0009f8 <sha256_update+0x68>
 c0009f0:	2300      	movs	r3, #0
 c0009f2:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254
 c0009f6:	e00d      	b.n	c000a14 <sha256_update+0x84>
 c0009f8:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 c0009fc:	00db      	lsls	r3, r3, #3
 c0009fe:	f1c3 0335 	rsb	r3, r3, #53	@ 0x35
 c000a02:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 c000a06:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 c000a0a:	6812      	ldr	r2, [r2, #0]
 c000a0c:	fa22 f303 	lsr.w	r3, r2, r3
 c000a10:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254
 c000a14:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 c000a18:	b2db      	uxtb	r3, r3
 c000a1a:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254
 c000a1e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000a22:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000a26:	681a      	ldr	r2, [r3, #0]
 c000a28:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 c000a2c:	4413      	add	r3, r2
 c000a2e:	3380      	adds	r3, #128	@ 0x80
 c000a30:	781b      	ldrb	r3, [r3, #0]
 c000a32:	461a      	mov	r2, r3
 c000a34:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 c000a38:	4413      	add	r3, r2
 c000a3a:	2bff      	cmp	r3, #255	@ 0xff
 c000a3c:	dd27      	ble.n	c000a8e <sha256_update+0xfe>
 c000a3e:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 c000a42:	3b01      	subs	r3, #1
 c000a44:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
 c000a48:	e004      	b.n	c000a54 <sha256_update+0xc4>
 c000a4a:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 c000a4e:	3b01      	subs	r3, #1
 c000a50:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
 c000a54:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 c000a58:	2b00      	cmp	r3, #0
 c000a5a:	db18      	blt.n	c000a8e <sha256_update+0xfe>
 c000a5c:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000a60:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000a64:	681a      	ldr	r2, [r3, #0]
 c000a66:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 c000a6a:	4413      	add	r3, r2
 c000a6c:	3380      	adds	r3, #128	@ 0x80
 c000a6e:	781b      	ldrb	r3, [r3, #0]
 c000a70:	1c5a      	adds	r2, r3, #1
 c000a72:	b2d0      	uxtb	r0, r2
 c000a74:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 c000a78:	f5a2 7215 	sub.w	r2, r2, #596	@ 0x254
 c000a7c:	6811      	ldr	r1, [r2, #0]
 c000a7e:	f8d7 2258 	ldr.w	r2, [r7, #600]	@ 0x258
 c000a82:	440a      	add	r2, r1
 c000a84:	3280      	adds	r2, #128	@ 0x80
 c000a86:	4601      	mov	r1, r0
 c000a88:	7011      	strb	r1, [r2, #0]
 c000a8a:	2bff      	cmp	r3, #255	@ 0xff
 c000a8c:	d0dd      	beq.n	c000a4a <sha256_update+0xba>
 c000a8e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000a92:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000a96:	681a      	ldr	r2, [r3, #0]
 c000a98:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 c000a9c:	4413      	add	r3, r2
 c000a9e:	3380      	adds	r3, #128	@ 0x80
 c000aa0:	781a      	ldrb	r2, [r3, #0]
 c000aa2:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 c000aa6:	b2db      	uxtb	r3, r3
 c000aa8:	4413      	add	r3, r2
 c000aaa:	b2d9      	uxtb	r1, r3
 c000aac:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000ab0:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000ab4:	681a      	ldr	r2, [r3, #0]
 c000ab6:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 c000aba:	4413      	add	r3, r2
 c000abc:	3380      	adds	r3, #128	@ 0x80
 c000abe:	460a      	mov	r2, r1
 c000ac0:	701a      	strb	r2, [r3, #0]
 c000ac2:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 c000ac6:	3b01      	subs	r3, #1
 c000ac8:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 c000acc:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 c000ad0:	2b00      	cmp	r3, #0
 c000ad2:	f6bf af74 	bge.w	c0009be <sha256_update+0x2e>
 c000ad6:	e294      	b.n	c001002 <sha256_update+0x672>
 c000ad8:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000adc:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000ae0:	681b      	ldr	r3, [r3, #0]
 c000ae2:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 c000ae6:	f003 0301 	and.w	r3, r3, #1
 c000aea:	015b      	lsls	r3, r3, #5
 c000aec:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 c000af0:	f5a2 7215 	sub.w	r2, r2, #596	@ 0x254
 c000af4:	6812      	ldr	r2, [r2, #0]
 c000af6:	f892 2087 	ldrb.w	r2, [r2, #135]	@ 0x87
 c000afa:	08d2      	lsrs	r2, r2, #3
 c000afc:	b2d2      	uxtb	r2, r2
 c000afe:	4413      	add	r3, r2
 c000b00:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
 c000b04:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 c000b08:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000b0c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 c000b10:	681b      	ldr	r3, [r3, #0]
 c000b12:	1ad3      	subs	r3, r2, r3
 c000b14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 c000b18:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
 c000b1c:	e048      	b.n	c000bb0 <sha256_update+0x220>
 c000b1e:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 c000b22:	2b00      	cmp	r3, #0
 c000b24:	da00      	bge.n	c000b28 <sha256_update+0x198>
 c000b26:	3303      	adds	r3, #3
 c000b28:	109b      	asrs	r3, r3, #2
 c000b2a:	461a      	mov	r2, r3
 c000b2c:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000b30:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000b34:	681b      	ldr	r3, [r3, #0]
 c000b36:	f102 0108 	add.w	r1, r2, #8
 c000b3a:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 c000b3e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000b42:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 c000b46:	681b      	ldr	r3, [r3, #0]
 c000b48:	781b      	ldrb	r3, [r3, #0]
 c000b4a:	461c      	mov	r4, r3
 c000b4c:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 c000b50:	4258      	negs	r0, r3
 c000b52:	f003 0303 	and.w	r3, r3, #3
 c000b56:	f000 0003 	and.w	r0, r0, #3
 c000b5a:	bf58      	it	pl
 c000b5c:	4243      	negpl	r3, r0
 c000b5e:	f1c3 0303 	rsb	r3, r3, #3
 c000b62:	00db      	lsls	r3, r3, #3
 c000b64:	fa04 f303 	lsl.w	r3, r4, r3
 c000b68:	4319      	orrs	r1, r3
 c000b6a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000b6e:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000b72:	681b      	ldr	r3, [r3, #0]
 c000b74:	3208      	adds	r2, #8
 c000b76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 c000b7a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000b7e:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 c000b82:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 c000b86:	f5a2 7216 	sub.w	r2, r2, #600	@ 0x258
 c000b8a:	6812      	ldr	r2, [r2, #0]
 c000b8c:	3201      	adds	r2, #1
 c000b8e:	601a      	str	r2, [r3, #0]
 c000b90:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 c000b94:	3301      	adds	r3, #1
 c000b96:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
 c000b9a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000b9e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 c000ba2:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 c000ba6:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 c000baa:	6812      	ldr	r2, [r2, #0]
 c000bac:	3a01      	subs	r2, #1
 c000bae:	601a      	str	r2, [r3, #0]
 c000bb0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000bb4:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 c000bb8:	681b      	ldr	r3, [r3, #0]
 c000bba:	2b00      	cmp	r3, #0
 c000bbc:	d003      	beq.n	c000bc6 <sha256_update+0x236>
 c000bbe:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 c000bc2:	2b3f      	cmp	r3, #63	@ 0x3f
 c000bc4:	ddab      	ble.n	c000b1e <sha256_update+0x18e>
 c000bc6:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 c000bca:	2b40      	cmp	r3, #64	@ 0x40
 c000bcc:	f040 8219 	bne.w	c001002 <sha256_update+0x672>
 c000bd0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000bd4:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 c000bd8:	4a80      	ldr	r2, [pc, #512]	@ (c000ddc <sha256_update+0x44c>)
 c000bda:	4618      	mov	r0, r3
 c000bdc:	4611      	mov	r1, r2
 c000bde:	f44f 7380 	mov.w	r3, #256	@ 0x100
 c000be2:	461a      	mov	r2, r3
 c000be4:	f003 fbe7 	bl	c0043b6 <memcpy>
 c000be8:	2300      	movs	r3, #0
 c000bea:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
 c000bee:	e021      	b.n	c000c34 <sha256_update+0x2a4>
 c000bf0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000bf4:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000bf8:	681b      	ldr	r3, [r3, #0]
 c000bfa:	f8d7 222c 	ldr.w	r2, [r7, #556]	@ 0x22c
 c000bfe:	3208      	adds	r2, #8
 c000c00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 c000c04:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000c08:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 c000c0c:	f8d7 222c 	ldr.w	r2, [r7, #556]	@ 0x22c
 c000c10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 c000c14:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000c18:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000c1c:	681b      	ldr	r3, [r3, #0]
 c000c1e:	f8d7 222c 	ldr.w	r2, [r7, #556]	@ 0x22c
 c000c22:	3208      	adds	r2, #8
 c000c24:	2100      	movs	r1, #0
 c000c26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 c000c2a:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 c000c2e:	3301      	adds	r3, #1
 c000c30:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
 c000c34:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 c000c38:	2b0f      	cmp	r3, #15
 c000c3a:	ddd9      	ble.n	c000bf0 <sha256_update+0x260>
 c000c3c:	2310      	movs	r3, #16
 c000c3e:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
 c000c42:	e081      	b.n	c000d48 <sha256_update+0x3b8>
 c000c44:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 c000c48:	f1a3 020f 	sub.w	r2, r3, #15
 c000c4c:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000c50:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 c000c54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 c000c58:	ea4f 13f3 	mov.w	r3, r3, ror #7
 c000c5c:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
 c000c60:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 c000c64:	f1a3 020f 	sub.w	r2, r3, #15
 c000c68:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000c6c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 c000c70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 c000c74:	ea4f 43b3 	mov.w	r3, r3, ror #18
 c000c78:	f8d7 2218 	ldr.w	r2, [r7, #536]	@ 0x218
 c000c7c:	4053      	eors	r3, r2
 c000c7e:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
 c000c82:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 c000c86:	f1a3 020f 	sub.w	r2, r3, #15
 c000c8a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000c8e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 c000c92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 c000c96:	08db      	lsrs	r3, r3, #3
 c000c98:	f8d7 2218 	ldr.w	r2, [r7, #536]	@ 0x218
 c000c9c:	4053      	eors	r3, r2
 c000c9e:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
 c000ca2:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 c000ca6:	1e9a      	subs	r2, r3, #2
 c000ca8:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000cac:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 c000cb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 c000cb4:	ea4f 4373 	mov.w	r3, r3, ror #17
 c000cb8:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 c000cbc:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 c000cc0:	1e9a      	subs	r2, r3, #2
 c000cc2:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000cc6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 c000cca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 c000cce:	ea4f 43f3 	mov.w	r3, r3, ror #19
 c000cd2:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 c000cd6:	4053      	eors	r3, r2
 c000cd8:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 c000cdc:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 c000ce0:	1e9a      	subs	r2, r3, #2
 c000ce2:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000ce6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 c000cea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 c000cee:	0a9b      	lsrs	r3, r3, #10
 c000cf0:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 c000cf4:	4053      	eors	r3, r2
 c000cf6:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 c000cfa:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 c000cfe:	1fda      	subs	r2, r3, #7
 c000d00:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000d04:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 c000d08:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 c000d0c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 c000d10:	441a      	add	r2, r3
 c000d12:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 c000d16:	441a      	add	r2, r3
 c000d18:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 c000d1c:	f1a3 0110 	sub.w	r1, r3, #16
 c000d20:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000d24:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 c000d28:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 c000d2c:	18d1      	adds	r1, r2, r3
 c000d2e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000d32:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 c000d36:	f8d7 222c 	ldr.w	r2, [r7, #556]	@ 0x22c
 c000d3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 c000d3e:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 c000d42:	3301      	adds	r3, #1
 c000d44:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
 c000d48:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 c000d4c:	2b3f      	cmp	r3, #63	@ 0x3f
 c000d4e:	f77f af79 	ble.w	c000c44 <sha256_update+0x2b4>
 c000d52:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000d56:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000d5a:	681b      	ldr	r3, [r3, #0]
 c000d5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 c000d5e:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 c000d62:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000d66:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000d6a:	681b      	ldr	r3, [r3, #0]
 c000d6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 c000d6e:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248
 c000d72:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000d76:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000d7a:	681b      	ldr	r3, [r3, #0]
 c000d7c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 c000d7e:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
 c000d82:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000d86:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000d8a:	681b      	ldr	r3, [r3, #0]
 c000d8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 c000d8e:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
 c000d92:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000d96:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000d9a:	681b      	ldr	r3, [r3, #0]
 c000d9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 c000d9e:	f8c7 323c 	str.w	r3, [r7, #572]	@ 0x23c
 c000da2:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000da6:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000daa:	681b      	ldr	r3, [r3, #0]
 c000dac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 c000dae:	f8c7 3238 	str.w	r3, [r7, #568]	@ 0x238
 c000db2:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000db6:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000dba:	681b      	ldr	r3, [r3, #0]
 c000dbc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 c000dbe:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
 c000dc2:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000dc6:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000dca:	681b      	ldr	r3, [r3, #0]
 c000dcc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 c000dce:	f8c7 3230 	str.w	r3, [r7, #560]	@ 0x230
 c000dd2:	2300      	movs	r3, #0
 c000dd4:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
 c000dd8:	e096      	b.n	c000f08 <sha256_update+0x578>
 c000dda:	bf00      	nop
 c000ddc:	0c004ec0 	.word	0x0c004ec0
 c000de0:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 c000de4:	ea4f 03b3 	mov.w	r3, r3, ror #2
 c000de8:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
 c000dec:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 c000df0:	ea4f 3373 	mov.w	r3, r3, ror #13
 c000df4:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 c000df8:	4053      	eors	r3, r2
 c000dfa:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
 c000dfe:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 c000e02:	ea4f 53b3 	mov.w	r3, r3, ror #22
 c000e06:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 c000e0a:	4053      	eors	r3, r2
 c000e0c:	f8c7 3228 	str.w	r3, [r7, #552]	@ 0x228
 c000e10:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 c000e14:	ea4f 13b3 	mov.w	r3, r3, ror #6
 c000e18:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 c000e1c:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 c000e20:	ea4f 23f3 	mov.w	r3, r3, ror #11
 c000e24:	f8d7 2224 	ldr.w	r2, [r7, #548]	@ 0x224
 c000e28:	4053      	eors	r3, r2
 c000e2a:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 c000e2e:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 c000e32:	ea4f 6373 	mov.w	r3, r3, ror #25
 c000e36:	f8d7 2224 	ldr.w	r2, [r7, #548]	@ 0x224
 c000e3a:	4053      	eors	r3, r2
 c000e3c:	f8c7 3224 	str.w	r3, [r7, #548]	@ 0x224
 c000e40:	f8d7 2230 	ldr.w	r2, [r7, #560]	@ 0x230
 c000e44:	f8d7 3224 	ldr.w	r3, [r7, #548]	@ 0x224
 c000e48:	441a      	add	r2, r3
 c000e4a:	f8d7 123c 	ldr.w	r1, [r7, #572]	@ 0x23c
 c000e4e:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 c000e52:	4019      	ands	r1, r3
 c000e54:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 c000e58:	43d8      	mvns	r0, r3
 c000e5a:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 c000e5e:	4003      	ands	r3, r0
 c000e60:	404b      	eors	r3, r1
 c000e62:	441a      	add	r2, r3
 c000e64:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000e68:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 c000e6c:	f8d7 122c 	ldr.w	r1, [r7, #556]	@ 0x22c
 c000e70:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 c000e74:	441a      	add	r2, r3
 c000e76:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000e7a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 c000e7e:	f8d7 122c 	ldr.w	r1, [r7, #556]	@ 0x22c
 c000e82:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 c000e86:	4413      	add	r3, r2
 c000e88:	f8c7 3220 	str.w	r3, [r7, #544]	@ 0x220
 c000e8c:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 c000e90:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 c000e94:	405a      	eors	r2, r3
 c000e96:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 c000e9a:	401a      	ands	r2, r3
 c000e9c:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 c000ea0:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 c000ea4:	400b      	ands	r3, r1
 c000ea6:	4053      	eors	r3, r2
 c000ea8:	f8d7 2228 	ldr.w	r2, [r7, #552]	@ 0x228
 c000eac:	4413      	add	r3, r2
 c000eae:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
 c000eb2:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 c000eb6:	f8c7 3230 	str.w	r3, [r7, #560]	@ 0x230
 c000eba:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 c000ebe:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
 c000ec2:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 c000ec6:	f8c7 3238 	str.w	r3, [r7, #568]	@ 0x238
 c000eca:	f8d7 2240 	ldr.w	r2, [r7, #576]	@ 0x240
 c000ece:	f8d7 3220 	ldr.w	r3, [r7, #544]	@ 0x220
 c000ed2:	4413      	add	r3, r2
 c000ed4:	f8c7 323c 	str.w	r3, [r7, #572]	@ 0x23c
 c000ed8:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 c000edc:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
 c000ee0:	f8d7 3248 	ldr.w	r3, [r7, #584]	@ 0x248
 c000ee4:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
 c000ee8:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 c000eec:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248
 c000ef0:	f8d7 2220 	ldr.w	r2, [r7, #544]	@ 0x220
 c000ef4:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 c000ef8:	4413      	add	r3, r2
 c000efa:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 c000efe:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 c000f02:	3301      	adds	r3, #1
 c000f04:	f8c7 322c 	str.w	r3, [r7, #556]	@ 0x22c
 c000f08:	f8d7 322c 	ldr.w	r3, [r7, #556]	@ 0x22c
 c000f0c:	2b3f      	cmp	r3, #63	@ 0x3f
 c000f0e:	f77f af67 	ble.w	c000de0 <sha256_update+0x450>
 c000f12:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000f16:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000f1a:	681b      	ldr	r3, [r3, #0]
 c000f1c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 c000f1e:	f8d7 324c 	ldr.w	r3, [r7, #588]	@ 0x24c
 c000f22:	441a      	add	r2, r3
 c000f24:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000f28:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000f2c:	681b      	ldr	r3, [r3, #0]
 c000f2e:	661a      	str	r2, [r3, #96]	@ 0x60
 c000f30:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000f34:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000f38:	681b      	ldr	r3, [r3, #0]
 c000f3a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 c000f3c:	f8d7 3248 	ldr.w	r3, [r7, #584]	@ 0x248
 c000f40:	441a      	add	r2, r3
 c000f42:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000f46:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000f4a:	681b      	ldr	r3, [r3, #0]
 c000f4c:	665a      	str	r2, [r3, #100]	@ 0x64
 c000f4e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000f52:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000f56:	681b      	ldr	r3, [r3, #0]
 c000f58:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 c000f5a:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 c000f5e:	441a      	add	r2, r3
 c000f60:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000f64:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000f68:	681b      	ldr	r3, [r3, #0]
 c000f6a:	669a      	str	r2, [r3, #104]	@ 0x68
 c000f6c:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000f70:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000f74:	681b      	ldr	r3, [r3, #0]
 c000f76:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 c000f78:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
 c000f7c:	441a      	add	r2, r3
 c000f7e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000f82:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000f86:	681b      	ldr	r3, [r3, #0]
 c000f88:	66da      	str	r2, [r3, #108]	@ 0x6c
 c000f8a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000f8e:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000f92:	681b      	ldr	r3, [r3, #0]
 c000f94:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 c000f96:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 c000f9a:	441a      	add	r2, r3
 c000f9c:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000fa0:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000fa4:	681b      	ldr	r3, [r3, #0]
 c000fa6:	671a      	str	r2, [r3, #112]	@ 0x70
 c000fa8:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000fac:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000fb0:	681b      	ldr	r3, [r3, #0]
 c000fb2:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 c000fb4:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 c000fb8:	441a      	add	r2, r3
 c000fba:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000fbe:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000fc2:	681b      	ldr	r3, [r3, #0]
 c000fc4:	675a      	str	r2, [r3, #116]	@ 0x74
 c000fc6:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000fca:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000fce:	681b      	ldr	r3, [r3, #0]
 c000fd0:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 c000fd2:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 c000fd6:	441a      	add	r2, r3
 c000fd8:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000fdc:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000fe0:	681b      	ldr	r3, [r3, #0]
 c000fe2:	679a      	str	r2, [r3, #120]	@ 0x78
 c000fe4:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000fe8:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000fec:	681b      	ldr	r3, [r3, #0]
 c000fee:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 c000ff0:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 c000ff4:	441a      	add	r2, r3
 c000ff6:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c000ffa:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 c000ffe:	681b      	ldr	r3, [r3, #0]
 c001000:	67da      	str	r2, [r3, #124]	@ 0x7c
 c001002:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 c001006:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 c00100a:	681b      	ldr	r3, [r3, #0]
 c00100c:	2b00      	cmp	r3, #0
 c00100e:	f47f ad63 	bne.w	c000ad8 <sha256_update+0x148>
 c001012:	bf00      	nop
 c001014:	bf00      	nop
 c001016:	f507 7719 	add.w	r7, r7, #612	@ 0x264
 c00101a:	46bd      	mov	sp, r7
 c00101c:	bd90      	pop	{r4, r7, pc}
 c00101e:	bf00      	nop

0c001020 <sha256_finalize>:
 c001020:	b580      	push	{r7, lr}
 c001022:	b098      	sub	sp, #96	@ 0x60
 c001024:	af00      	add	r7, sp, #0
 c001026:	60f8      	str	r0, [r7, #12]
 c001028:	60b9      	str	r1, [r7, #8]
 c00102a:	607a      	str	r2, [r7, #4]
 c00102c:	2380      	movs	r3, #128	@ 0x80
 c00102e:	617b      	str	r3, [r7, #20]
 c001030:	f107 0318 	add.w	r3, r7, #24
 c001034:	2244      	movs	r2, #68	@ 0x44
 c001036:	2100      	movs	r1, #0
 c001038:	4618      	mov	r0, r3
 c00103a:	f003 f91e 	bl	c00427a <memset>
 c00103e:	687b      	ldr	r3, [r7, #4]
 c001040:	2b00      	cmp	r3, #0
 c001042:	d004      	beq.n	c00104e <sha256_finalize+0x2e>
 c001044:	687a      	ldr	r2, [r7, #4]
 c001046:	68b9      	ldr	r1, [r7, #8]
 c001048:	68f8      	ldr	r0, [r7, #12]
 c00104a:	f7ff fca1 	bl	c000990 <sha256_update>
 c00104e:	68fb      	ldr	r3, [r7, #12]
 c001050:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 c001054:	f003 0301 	and.w	r3, r3, #1
 c001058:	f1c3 0302 	rsb	r3, r3, #2
 c00105c:	015b      	lsls	r3, r3, #5
 c00105e:	68fa      	ldr	r2, [r7, #12]
 c001060:	f892 2087 	ldrb.w	r2, [r2, #135]	@ 0x87
 c001064:	08d2      	lsrs	r2, r2, #3
 c001066:	b2d2      	uxtb	r2, r2
 c001068:	1a9b      	subs	r3, r3, r2
 c00106a:	607b      	str	r3, [r7, #4]
 c00106c:	687b      	ldr	r3, [r7, #4]
 c00106e:	2b08      	cmp	r3, #8
 c001070:	d802      	bhi.n	c001078 <sha256_finalize+0x58>
 c001072:	687b      	ldr	r3, [r7, #4]
 c001074:	3340      	adds	r3, #64	@ 0x40
 c001076:	607b      	str	r3, [r7, #4]
 c001078:	2300      	movs	r3, #0
 c00107a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 c00107c:	e00f      	b.n	c00109e <sha256_finalize+0x7e>
 c00107e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 c001080:	687b      	ldr	r3, [r7, #4]
 c001082:	4413      	add	r3, r2
 c001084:	3b08      	subs	r3, #8
 c001086:	68f9      	ldr	r1, [r7, #12]
 c001088:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 c00108a:	440a      	add	r2, r1
 c00108c:	3280      	adds	r2, #128	@ 0x80
 c00108e:	7812      	ldrb	r2, [r2, #0]
 c001090:	3360      	adds	r3, #96	@ 0x60
 c001092:	443b      	add	r3, r7
 c001094:	f803 2c4c 	strb.w	r2, [r3, #-76]
 c001098:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 c00109a:	3301      	adds	r3, #1
 c00109c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 c00109e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 c0010a0:	2b07      	cmp	r3, #7
 c0010a2:	ddec      	ble.n	c00107e <sha256_finalize+0x5e>
 c0010a4:	f107 0314 	add.w	r3, r7, #20
 c0010a8:	687a      	ldr	r2, [r7, #4]
 c0010aa:	4619      	mov	r1, r3
 c0010ac:	68f8      	ldr	r0, [r7, #12]
 c0010ae:	f7ff fc6f 	bl	c000990 <sha256_update>
 c0010b2:	2300      	movs	r3, #0
 c0010b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 c0010b6:	e01f      	b.n	c0010f8 <sha256_finalize+0xd8>
 c0010b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 c0010ba:	2b00      	cmp	r3, #0
 c0010bc:	da00      	bge.n	c0010c0 <sha256_finalize+0xa0>
 c0010be:	3303      	adds	r3, #3
 c0010c0:	109b      	asrs	r3, r3, #2
 c0010c2:	461a      	mov	r2, r3
 c0010c4:	68fb      	ldr	r3, [r7, #12]
 c0010c6:	3218      	adds	r2, #24
 c0010c8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 c0010cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 c0010ce:	4259      	negs	r1, r3
 c0010d0:	f003 0303 	and.w	r3, r3, #3
 c0010d4:	f001 0103 	and.w	r1, r1, #3
 c0010d8:	bf58      	it	pl
 c0010da:	424b      	negpl	r3, r1
 c0010dc:	f1c3 0303 	rsb	r3, r3, #3
 c0010e0:	00db      	lsls	r3, r3, #3
 c0010e2:	fa22 f303 	lsr.w	r3, r2, r3
 c0010e6:	b2d9      	uxtb	r1, r3
 c0010e8:	68fa      	ldr	r2, [r7, #12]
 c0010ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 c0010ec:	4413      	add	r3, r2
 c0010ee:	460a      	mov	r2, r1
 c0010f0:	701a      	strb	r2, [r3, #0]
 c0010f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 c0010f4:	3301      	adds	r3, #1
 c0010f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 c0010f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 c0010fa:	2b1f      	cmp	r3, #31
 c0010fc:	dddc      	ble.n	c0010b8 <sha256_finalize+0x98>
 c0010fe:	bf00      	nop
 c001100:	bf00      	nop
 c001102:	3760      	adds	r7, #96	@ 0x60
 c001104:	46bd      	mov	sp, r7
 c001106:	bd80      	pop	{r7, pc}

0c001108 <hmac_sha256_initialize>:
 c001108:	b580      	push	{r7, lr}
 c00110a:	b086      	sub	sp, #24
 c00110c:	af00      	add	r7, sp, #0
 c00110e:	60f8      	str	r0, [r7, #12]
 c001110:	60b9      	str	r1, [r7, #8]
 c001112:	607a      	str	r2, [r7, #4]
 c001114:	687b      	ldr	r3, [r7, #4]
 c001116:	2b40      	cmp	r3, #64	@ 0x40
 c001118:	dc24      	bgt.n	c001164 <hmac_sha256_initialize+0x5c>
 c00111a:	2300      	movs	r3, #0
 c00111c:	617b      	str	r3, [r7, #20]
 c00111e:	e00f      	b.n	c001140 <hmac_sha256_initialize+0x38>
 c001120:	697b      	ldr	r3, [r7, #20]
 c001122:	68ba      	ldr	r2, [r7, #8]
 c001124:	4413      	add	r3, r2
 c001126:	781b      	ldrb	r3, [r3, #0]
 c001128:	f083 0336 	eor.w	r3, r3, #54	@ 0x36
 c00112c:	b2d9      	uxtb	r1, r3
 c00112e:	68fa      	ldr	r2, [r7, #12]
 c001130:	697b      	ldr	r3, [r7, #20]
 c001132:	4413      	add	r3, r2
 c001134:	3320      	adds	r3, #32
 c001136:	460a      	mov	r2, r1
 c001138:	701a      	strb	r2, [r3, #0]
 c00113a:	697b      	ldr	r3, [r7, #20]
 c00113c:	3301      	adds	r3, #1
 c00113e:	617b      	str	r3, [r7, #20]
 c001140:	697a      	ldr	r2, [r7, #20]
 c001142:	687b      	ldr	r3, [r7, #4]
 c001144:	429a      	cmp	r2, r3
 c001146:	dbeb      	blt.n	c001120 <hmac_sha256_initialize+0x18>
 c001148:	e008      	b.n	c00115c <hmac_sha256_initialize+0x54>
 c00114a:	68fa      	ldr	r2, [r7, #12]
 c00114c:	697b      	ldr	r3, [r7, #20]
 c00114e:	4413      	add	r3, r2
 c001150:	3320      	adds	r3, #32
 c001152:	2236      	movs	r2, #54	@ 0x36
 c001154:	701a      	strb	r2, [r3, #0]
 c001156:	697b      	ldr	r3, [r7, #20]
 c001158:	3301      	adds	r3, #1
 c00115a:	617b      	str	r3, [r7, #20]
 c00115c:	697b      	ldr	r3, [r7, #20]
 c00115e:	2b3f      	cmp	r3, #63	@ 0x3f
 c001160:	ddf3      	ble.n	c00114a <hmac_sha256_initialize+0x42>
 c001162:	e02f      	b.n	c0011c4 <hmac_sha256_initialize+0xbc>
 c001164:	68fb      	ldr	r3, [r7, #12]
 c001166:	3360      	adds	r3, #96	@ 0x60
 c001168:	4618      	mov	r0, r3
 c00116a:	f7ff fbbf 	bl	c0008ec <sha256_initialize>
 c00116e:	68fb      	ldr	r3, [r7, #12]
 c001170:	3360      	adds	r3, #96	@ 0x60
 c001172:	687a      	ldr	r2, [r7, #4]
 c001174:	68b9      	ldr	r1, [r7, #8]
 c001176:	4618      	mov	r0, r3
 c001178:	f7ff ff52 	bl	c001020 <sha256_finalize>
 c00117c:	2300      	movs	r3, #0
 c00117e:	617b      	str	r3, [r7, #20]
 c001180:	e010      	b.n	c0011a4 <hmac_sha256_initialize+0x9c>
 c001182:	68fa      	ldr	r2, [r7, #12]
 c001184:	697b      	ldr	r3, [r7, #20]
 c001186:	4413      	add	r3, r2
 c001188:	3360      	adds	r3, #96	@ 0x60
 c00118a:	781b      	ldrb	r3, [r3, #0]
 c00118c:	f083 0336 	eor.w	r3, r3, #54	@ 0x36
 c001190:	b2d9      	uxtb	r1, r3
 c001192:	68fa      	ldr	r2, [r7, #12]
 c001194:	697b      	ldr	r3, [r7, #20]
 c001196:	4413      	add	r3, r2
 c001198:	3320      	adds	r3, #32
 c00119a:	460a      	mov	r2, r1
 c00119c:	701a      	strb	r2, [r3, #0]
 c00119e:	697b      	ldr	r3, [r7, #20]
 c0011a0:	3301      	adds	r3, #1
 c0011a2:	617b      	str	r3, [r7, #20]
 c0011a4:	697b      	ldr	r3, [r7, #20]
 c0011a6:	2b1f      	cmp	r3, #31
 c0011a8:	ddeb      	ble.n	c001182 <hmac_sha256_initialize+0x7a>
 c0011aa:	e008      	b.n	c0011be <hmac_sha256_initialize+0xb6>
 c0011ac:	68fa      	ldr	r2, [r7, #12]
 c0011ae:	697b      	ldr	r3, [r7, #20]
 c0011b0:	4413      	add	r3, r2
 c0011b2:	3320      	adds	r3, #32
 c0011b4:	2236      	movs	r2, #54	@ 0x36
 c0011b6:	701a      	strb	r2, [r3, #0]
 c0011b8:	697b      	ldr	r3, [r7, #20]
 c0011ba:	3301      	adds	r3, #1
 c0011bc:	617b      	str	r3, [r7, #20]
 c0011be:	697b      	ldr	r3, [r7, #20]
 c0011c0:	2b3f      	cmp	r3, #63	@ 0x3f
 c0011c2:	ddf3      	ble.n	c0011ac <hmac_sha256_initialize+0xa4>
 c0011c4:	68fb      	ldr	r3, [r7, #12]
 c0011c6:	3360      	adds	r3, #96	@ 0x60
 c0011c8:	4618      	mov	r0, r3
 c0011ca:	f7ff fb8f 	bl	c0008ec <sha256_initialize>
 c0011ce:	68fb      	ldr	r3, [r7, #12]
 c0011d0:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 c0011d4:	68fb      	ldr	r3, [r7, #12]
 c0011d6:	3320      	adds	r3, #32
 c0011d8:	2240      	movs	r2, #64	@ 0x40
 c0011da:	4619      	mov	r1, r3
 c0011dc:	f7ff fbd8 	bl	c000990 <sha256_update>
 c0011e0:	bf00      	nop
 c0011e2:	3718      	adds	r7, #24
 c0011e4:	46bd      	mov	sp, r7
 c0011e6:	bd80      	pop	{r7, pc}

0c0011e8 <hmac_sha256_update>:
 c0011e8:	b580      	push	{r7, lr}
 c0011ea:	b084      	sub	sp, #16
 c0011ec:	af00      	add	r7, sp, #0
 c0011ee:	60f8      	str	r0, [r7, #12]
 c0011f0:	60b9      	str	r1, [r7, #8]
 c0011f2:	607a      	str	r2, [r7, #4]
 c0011f4:	68fb      	ldr	r3, [r7, #12]
 c0011f6:	3360      	adds	r3, #96	@ 0x60
 c0011f8:	687a      	ldr	r2, [r7, #4]
 c0011fa:	68b9      	ldr	r1, [r7, #8]
 c0011fc:	4618      	mov	r0, r3
 c0011fe:	f7ff fbc7 	bl	c000990 <sha256_update>
 c001202:	bf00      	nop
 c001204:	3710      	adds	r7, #16
 c001206:	46bd      	mov	sp, r7
 c001208:	bd80      	pop	{r7, pc}

0c00120a <hmac_sha256_finalize>:
 c00120a:	b580      	push	{r7, lr}
 c00120c:	b086      	sub	sp, #24
 c00120e:	af00      	add	r7, sp, #0
 c001210:	60f8      	str	r0, [r7, #12]
 c001212:	60b9      	str	r1, [r7, #8]
 c001214:	607a      	str	r2, [r7, #4]
 c001216:	68fb      	ldr	r3, [r7, #12]
 c001218:	3360      	adds	r3, #96	@ 0x60
 c00121a:	687a      	ldr	r2, [r7, #4]
 c00121c:	68b9      	ldr	r1, [r7, #8]
 c00121e:	4618      	mov	r0, r3
 c001220:	f7ff fefe 	bl	c001020 <sha256_finalize>
 c001224:	2300      	movs	r3, #0
 c001226:	617b      	str	r3, [r7, #20]
 c001228:	e00c      	b.n	c001244 <hmac_sha256_finalize+0x3a>
 c00122a:	68fa      	ldr	r2, [r7, #12]
 c00122c:	697b      	ldr	r3, [r7, #20]
 c00122e:	4413      	add	r3, r2
 c001230:	3360      	adds	r3, #96	@ 0x60
 c001232:	7819      	ldrb	r1, [r3, #0]
 c001234:	68fa      	ldr	r2, [r7, #12]
 c001236:	697b      	ldr	r3, [r7, #20]
 c001238:	4413      	add	r3, r2
 c00123a:	460a      	mov	r2, r1
 c00123c:	701a      	strb	r2, [r3, #0]
 c00123e:	697b      	ldr	r3, [r7, #20]
 c001240:	3301      	adds	r3, #1
 c001242:	617b      	str	r3, [r7, #20]
 c001244:	697b      	ldr	r3, [r7, #20]
 c001246:	2b1f      	cmp	r3, #31
 c001248:	ddef      	ble.n	c00122a <hmac_sha256_finalize+0x20>
 c00124a:	2300      	movs	r3, #0
 c00124c:	617b      	str	r3, [r7, #20]
 c00124e:	e010      	b.n	c001272 <hmac_sha256_finalize+0x68>
 c001250:	68fa      	ldr	r2, [r7, #12]
 c001252:	697b      	ldr	r3, [r7, #20]
 c001254:	4413      	add	r3, r2
 c001256:	3320      	adds	r3, #32
 c001258:	781b      	ldrb	r3, [r3, #0]
 c00125a:	f083 036a 	eor.w	r3, r3, #106	@ 0x6a
 c00125e:	b2d9      	uxtb	r1, r3
 c001260:	68fa      	ldr	r2, [r7, #12]
 c001262:	697b      	ldr	r3, [r7, #20]
 c001264:	4413      	add	r3, r2
 c001266:	3320      	adds	r3, #32
 c001268:	460a      	mov	r2, r1
 c00126a:	701a      	strb	r2, [r3, #0]
 c00126c:	697b      	ldr	r3, [r7, #20]
 c00126e:	3301      	adds	r3, #1
 c001270:	617b      	str	r3, [r7, #20]
 c001272:	697b      	ldr	r3, [r7, #20]
 c001274:	2b3f      	cmp	r3, #63	@ 0x3f
 c001276:	ddeb      	ble.n	c001250 <hmac_sha256_finalize+0x46>
 c001278:	68fb      	ldr	r3, [r7, #12]
 c00127a:	3360      	adds	r3, #96	@ 0x60
 c00127c:	4618      	mov	r0, r3
 c00127e:	f7ff fb35 	bl	c0008ec <sha256_initialize>
 c001282:	68fb      	ldr	r3, [r7, #12]
 c001284:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 c001288:	68fb      	ldr	r3, [r7, #12]
 c00128a:	3320      	adds	r3, #32
 c00128c:	2240      	movs	r2, #64	@ 0x40
 c00128e:	4619      	mov	r1, r3
 c001290:	f7ff fb7e 	bl	c000990 <sha256_update>
 c001294:	68fb      	ldr	r3, [r7, #12]
 c001296:	3360      	adds	r3, #96	@ 0x60
 c001298:	68f9      	ldr	r1, [r7, #12]
 c00129a:	2220      	movs	r2, #32
 c00129c:	4618      	mov	r0, r3
 c00129e:	f7ff febf 	bl	c001020 <sha256_finalize>
 c0012a2:	2300      	movs	r3, #0
 c0012a4:	617b      	str	r3, [r7, #20]
 c0012a6:	e00c      	b.n	c0012c2 <hmac_sha256_finalize+0xb8>
 c0012a8:	68fa      	ldr	r2, [r7, #12]
 c0012aa:	697b      	ldr	r3, [r7, #20]
 c0012ac:	4413      	add	r3, r2
 c0012ae:	3360      	adds	r3, #96	@ 0x60
 c0012b0:	7819      	ldrb	r1, [r3, #0]
 c0012b2:	68fa      	ldr	r2, [r7, #12]
 c0012b4:	697b      	ldr	r3, [r7, #20]
 c0012b6:	4413      	add	r3, r2
 c0012b8:	460a      	mov	r2, r1
 c0012ba:	701a      	strb	r2, [r3, #0]
 c0012bc:	697b      	ldr	r3, [r7, #20]
 c0012be:	3301      	adds	r3, #1
 c0012c0:	617b      	str	r3, [r7, #20]
 c0012c2:	697b      	ldr	r3, [r7, #20]
 c0012c4:	2b1f      	cmp	r3, #31
 c0012c6:	ddef      	ble.n	c0012a8 <hmac_sha256_finalize+0x9e>
 c0012c8:	bf00      	nop
 c0012ca:	bf00      	nop
 c0012cc:	3718      	adds	r7, #24
 c0012ce:	46bd      	mov	sp, r7
 c0012d0:	bd80      	pop	{r7, pc}
	...

0c0012d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 c0012d4:	b580      	push	{r7, lr}
 c0012d6:	b088      	sub	sp, #32
 c0012d8:	af00      	add	r7, sp, #0
  /* SAU/IDAU, FPU and interrupts secure/non-secure allocation setup done */
  /* in SystemInit() based on partition_stm32l552xx.h file's definitions. */

  /* USER CODE BEGIN 1 */
  /* Enable SecureFault handler (HardFault is default) */
  SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
 c0012da:	4b53      	ldr	r3, [pc, #332]	@ (c001428 <main+0x154>)
 c0012dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 c0012de:	4a52      	ldr	r2, [pc, #328]	@ (c001428 <main+0x154>)
 c0012e0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 c0012e4:	6253      	str	r3, [r2, #36]	@ 0x24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 c0012e6:	f001 fcdb 	bl	c002ca0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* GTZC initialisation */
  MX_GTZC_S_Init();
 c0012ea:	f000 f8f5 	bl	c0014d8 <MX_GTZC_S_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 c0012ee:	f000 f97f 	bl	c0015f0 <MX_GPIO_Init>
  MX_ICACHE_Init();
 c0012f2:	f000 f969 	bl	c0015c8 <MX_ICACHE_Init>
   /* Add your secure application code here prior to non-secure initialization
     */

  /* All IOs are by default allocated to secure */
  /* Release them all to non-secure except PC.07 (LED1) kept as secure */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 c0012f6:	4b4d      	ldr	r3, [pc, #308]	@ (c00142c <main+0x158>)
 c0012f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c0012fa:	4a4c      	ldr	r2, [pc, #304]	@ (c00142c <main+0x158>)
 c0012fc:	f043 0301 	orr.w	r3, r3, #1
 c001300:	64d3      	str	r3, [r2, #76]	@ 0x4c
 c001302:	4b4a      	ldr	r3, [pc, #296]	@ (c00142c <main+0x158>)
 c001304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c001306:	f003 0301 	and.w	r3, r3, #1
 c00130a:	61fb      	str	r3, [r7, #28]
 c00130c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 c00130e:	4b47      	ldr	r3, [pc, #284]	@ (c00142c <main+0x158>)
 c001310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c001312:	4a46      	ldr	r2, [pc, #280]	@ (c00142c <main+0x158>)
 c001314:	f043 0302 	orr.w	r3, r3, #2
 c001318:	64d3      	str	r3, [r2, #76]	@ 0x4c
 c00131a:	4b44      	ldr	r3, [pc, #272]	@ (c00142c <main+0x158>)
 c00131c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c00131e:	f003 0302 	and.w	r3, r3, #2
 c001322:	61bb      	str	r3, [r7, #24]
 c001324:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 c001326:	4b41      	ldr	r3, [pc, #260]	@ (c00142c <main+0x158>)
 c001328:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c00132a:	4a40      	ldr	r2, [pc, #256]	@ (c00142c <main+0x158>)
 c00132c:	f043 0304 	orr.w	r3, r3, #4
 c001330:	64d3      	str	r3, [r2, #76]	@ 0x4c
 c001332:	4b3e      	ldr	r3, [pc, #248]	@ (c00142c <main+0x158>)
 c001334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c001336:	f003 0304 	and.w	r3, r3, #4
 c00133a:	617b      	str	r3, [r7, #20]
 c00133c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 c00133e:	4b3b      	ldr	r3, [pc, #236]	@ (c00142c <main+0x158>)
 c001340:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c001342:	4a3a      	ldr	r2, [pc, #232]	@ (c00142c <main+0x158>)
 c001344:	f043 0308 	orr.w	r3, r3, #8
 c001348:	64d3      	str	r3, [r2, #76]	@ 0x4c
 c00134a:	4b38      	ldr	r3, [pc, #224]	@ (c00142c <main+0x158>)
 c00134c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c00134e:	f003 0308 	and.w	r3, r3, #8
 c001352:	613b      	str	r3, [r7, #16]
 c001354:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 c001356:	4b35      	ldr	r3, [pc, #212]	@ (c00142c <main+0x158>)
 c001358:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c00135a:	4a34      	ldr	r2, [pc, #208]	@ (c00142c <main+0x158>)
 c00135c:	f043 0310 	orr.w	r3, r3, #16
 c001360:	64d3      	str	r3, [r2, #76]	@ 0x4c
 c001362:	4b32      	ldr	r3, [pc, #200]	@ (c00142c <main+0x158>)
 c001364:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c001366:	f003 0310 	and.w	r3, r3, #16
 c00136a:	60fb      	str	r3, [r7, #12]
 c00136c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 c00136e:	4b2f      	ldr	r3, [pc, #188]	@ (c00142c <main+0x158>)
 c001370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c001372:	4a2e      	ldr	r2, [pc, #184]	@ (c00142c <main+0x158>)
 c001374:	f043 0320 	orr.w	r3, r3, #32
 c001378:	64d3      	str	r3, [r2, #76]	@ 0x4c
 c00137a:	4b2c      	ldr	r3, [pc, #176]	@ (c00142c <main+0x158>)
 c00137c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c00137e:	f003 0320 	and.w	r3, r3, #32
 c001382:	60bb      	str	r3, [r7, #8]
 c001384:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 c001386:	4b29      	ldr	r3, [pc, #164]	@ (c00142c <main+0x158>)
 c001388:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c00138a:	4a28      	ldr	r2, [pc, #160]	@ (c00142c <main+0x158>)
 c00138c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c001390:	64d3      	str	r3, [r2, #76]	@ 0x4c
 c001392:	4b26      	ldr	r3, [pc, #152]	@ (c00142c <main+0x158>)
 c001394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c001396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 c00139a:	607b      	str	r3, [r7, #4]
 c00139c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 c00139e:	4b23      	ldr	r3, [pc, #140]	@ (c00142c <main+0x158>)
 c0013a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c0013a2:	4a22      	ldr	r2, [pc, #136]	@ (c00142c <main+0x158>)
 c0013a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 c0013a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 c0013aa:	4b20      	ldr	r3, [pc, #128]	@ (c00142c <main+0x158>)
 c0013ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c0013ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 c0013b2:	603b      	str	r3, [r7, #0]
 c0013b4:	683b      	ldr	r3, [r7, #0]
  HAL_GPIO_ConfigPinAttributes(GPIOA, GPIO_PIN_All, GPIO_PIN_NSEC);
 c0013b6:	2200      	movs	r2, #0
 c0013b8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c0013bc:	481c      	ldr	r0, [pc, #112]	@ (c001430 <main+0x15c>)
 c0013be:	f001 ffab 	bl	c003318 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOB, GPIO_PIN_All, GPIO_PIN_NSEC);
 c0013c2:	2200      	movs	r2, #0
 c0013c4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c0013c8:	481a      	ldr	r0, [pc, #104]	@ (c001434 <main+0x160>)
 c0013ca:	f001 ffa5 	bl	c003318 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOC, (GPIO_PIN_All & ~(GPIO_PIN_7)), GPIO_PIN_NSEC);
 c0013ce:	2200      	movs	r2, #0
 c0013d0:	f64f 717f 	movw	r1, #65407	@ 0xff7f
 c0013d4:	4818      	ldr	r0, [pc, #96]	@ (c001438 <main+0x164>)
 c0013d6:	f001 ff9f 	bl	c003318 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOD, GPIO_PIN_All, GPIO_PIN_NSEC);
 c0013da:	2200      	movs	r2, #0
 c0013dc:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c0013e0:	4816      	ldr	r0, [pc, #88]	@ (c00143c <main+0x168>)
 c0013e2:	f001 ff99 	bl	c003318 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOE, GPIO_PIN_All, GPIO_PIN_NSEC);
 c0013e6:	2200      	movs	r2, #0
 c0013e8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c0013ec:	4814      	ldr	r0, [pc, #80]	@ (c001440 <main+0x16c>)
 c0013ee:	f001 ff93 	bl	c003318 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOF, GPIO_PIN_All, GPIO_PIN_NSEC);
 c0013f2:	2200      	movs	r2, #0
 c0013f4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c0013f8:	4812      	ldr	r0, [pc, #72]	@ (c001444 <main+0x170>)
 c0013fa:	f001 ff8d 	bl	c003318 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOG, GPIO_PIN_All, GPIO_PIN_NSEC);
 c0013fe:	2200      	movs	r2, #0
 c001400:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c001404:	4810      	ldr	r0, [pc, #64]	@ (c001448 <main+0x174>)
 c001406:	f001 ff87 	bl	c003318 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOH, GPIO_PIN_All, GPIO_PIN_NSEC);
 c00140a:	2200      	movs	r2, #0
 c00140c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c001410:	480e      	ldr	r0, [pc, #56]	@ (c00144c <main+0x178>)
 c001412:	f001 ff81 	bl	c003318 <HAL_GPIO_ConfigPinAttributes>

  /* Leave the GPIO clocks enabled to let non-secure having I/Os control */

  /* Initialize PC.07 to drive external LED (LED1) */
  BSP_LED_Init(LED1);
 c001416:	2000      	movs	r0, #0
 c001418:	f001 fa44 	bl	c0028a4 <BSP_LED_Init>

  /* Secure SysTick should rather be suspended before calling non-secure  */
  /* in order to avoid wake-up from sleep mode entered by non-secure      */
  /* The Secure SysTick shall be resumed on non-secure callable functions */
  HAL_SuspendTick();
 c00141c:	f001 fcaa 	bl	c002d74 <HAL_SuspendTick>
  /* USER CODE END 2 */

  /*************** Setup and jump to non-secure *******************************/

  NonSecure_Init();
 c001420:	f000 f816 	bl	c001450 <NonSecure_Init>

  /* Non-secure software does not return, this code is not executed */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 c001424:	bf00      	nop
 c001426:	e7fd      	b.n	c001424 <main+0x150>
 c001428:	e000ed00 	.word	0xe000ed00
 c00142c:	50021000 	.word	0x50021000
 c001430:	52020000 	.word	0x52020000
 c001434:	52020400 	.word	0x52020400
 c001438:	52020800 	.word	0x52020800
 c00143c:	52020c00 	.word	0x52020c00
 c001440:	52021000 	.word	0x52021000
 c001444:	52021400 	.word	0x52021400
 c001448:	52021800 	.word	0x52021800
 c00144c:	52021c00 	.word	0x52021c00

0c001450 <NonSecure_Init>:
  *         This function is responsible for Non-secure initialization and switch
  *         to non-secure state
  * @retval None
  */
static void NonSecure_Init(void)
{
 c001450:	b590      	push	{r4, r7, lr}
 c001452:	b083      	sub	sp, #12
 c001454:	af00      	add	r7, sp, #0
  funcptr_NS NonSecure_ResetHandler;

  SCB_NS->VTOR = VTOR_TABLE_NS_START_ADDR;
 c001456:	4b1d      	ldr	r3, [pc, #116]	@ (c0014cc <NonSecure_Init+0x7c>)
 c001458:	4a1d      	ldr	r2, [pc, #116]	@ (c0014d0 <NonSecure_Init+0x80>)
 c00145a:	609a      	str	r2, [r3, #8]

  /* Set non-secure main stack (MSP_NS) */
  __TZ_set_MSP_NS((*(uint32_t *)VTOR_TABLE_NS_START_ADDR));
 c00145c:	4b1c      	ldr	r3, [pc, #112]	@ (c0014d0 <NonSecure_Init+0x80>)
 c00145e:	681b      	ldr	r3, [r3, #0]
 c001460:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 c001462:	683b      	ldr	r3, [r7, #0]
 c001464:	f383 8888 	msr	MSP_NS, r3
}
 c001468:	bf00      	nop

  /* Get non-secure reset handler */
  NonSecure_ResetHandler = (funcptr_NS)(*((uint32_t *)((VTOR_TABLE_NS_START_ADDR) + 4U)));
 c00146a:	4b1a      	ldr	r3, [pc, #104]	@ (c0014d4 <NonSecure_Init+0x84>)
 c00146c:	681b      	ldr	r3, [r3, #0]
 c00146e:	607b      	str	r3, [r7, #4]

  /* Start non-secure state software application */
  NonSecure_ResetHandler();
 c001470:	687b      	ldr	r3, [r7, #4]
 c001472:	461c      	mov	r4, r3
 c001474:	0864      	lsrs	r4, r4, #1
 c001476:	0064      	lsls	r4, r4, #1
 c001478:	4620      	mov	r0, r4
 c00147a:	4621      	mov	r1, r4
 c00147c:	4622      	mov	r2, r4
 c00147e:	4623      	mov	r3, r4
 c001480:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001484:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001488:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c00148c:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001490:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001494:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001498:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c00149c:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c0014a0:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c0014a4:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c0014a8:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c0014ac:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c0014b0:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c0014b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c0014b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c0014bc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c0014c0:	f7fe fec2 	bl	c000248 <__gnu_cmse_nonsecure_call>
}
 c0014c4:	bf00      	nop
 c0014c6:	370c      	adds	r7, #12
 c0014c8:	46bd      	mov	sp, r7
 c0014ca:	bd90      	pop	{r4, r7, pc}
 c0014cc:	e002ed00 	.word	0xe002ed00
 c0014d0:	08040000 	.word	0x08040000
 c0014d4:	08040004 	.word	0x08040004

0c0014d8 <MX_GTZC_S_Init>:
  * @brief GTZC_S Initialization Function
  * @param None
  * @retval None
  */
static void MX_GTZC_S_Init(void)
{
 c0014d8:	b580      	push	{r7, lr}
 c0014da:	b09c      	sub	sp, #112	@ 0x70
 c0014dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN GTZC_S_Init 0 */

  /* USER CODE END GTZC_S_Init 0 */

  MPCBB_ConfigTypeDef MPCBB_NonSecureArea_Desc = {0};
 c0014de:	1d3b      	adds	r3, r7, #4
 c0014e0:	226c      	movs	r2, #108	@ 0x6c
 c0014e2:	2100      	movs	r1, #0
 c0014e4:	4618      	mov	r0, r3
 c0014e6:	f002 fec8 	bl	c00427a <memset>

  /* USER CODE BEGIN GTZC_S_Init 1 */

  /* USER CODE END GTZC_S_Init 1 */
  MPCBB_NonSecureArea_Desc.SecureRWIllegalMode = GTZC_MPCBB_SRWILADIS_ENABLE;
 c0014ea:	2300      	movs	r3, #0
 c0014ec:	607b      	str	r3, [r7, #4]
  MPCBB_NonSecureArea_Desc.InvertSecureState = GTZC_MPCBB_INVSECSTATE_NOT_INVERTED;
 c0014ee:	2300      	movs	r3, #0
 c0014f0:	60bb      	str	r3, [r7, #8]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0xFFFFFFFF;
 c0014f2:	f04f 33ff 	mov.w	r3, #4294967295
 c0014f6:	60fb      	str	r3, [r7, #12]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0xFFFFFFFF;
 c0014f8:	f04f 33ff 	mov.w	r3, #4294967295
 c0014fc:	613b      	str	r3, [r7, #16]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0xFFFFFFFF;
 c0014fe:	f04f 33ff 	mov.w	r3, #4294967295
 c001502:	617b      	str	r3, [r7, #20]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0xFFFFFFFF;
 c001504:	f04f 33ff 	mov.w	r3, #4294967295
 c001508:	61bb      	str	r3, [r7, #24]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0xFFFFFFFF;
 c00150a:	f04f 33ff 	mov.w	r3, #4294967295
 c00150e:	61fb      	str	r3, [r7, #28]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0xFFFFFFFF;
 c001510:	f04f 33ff 	mov.w	r3, #4294967295
 c001514:	623b      	str	r3, [r7, #32]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0xFFFFFFFF;
 c001516:	f04f 33ff 	mov.w	r3, #4294967295
 c00151a:	627b      	str	r3, [r7, #36]	@ 0x24
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0xFFFFFFFF;
 c00151c:	f04f 33ff 	mov.w	r3, #4294967295
 c001520:	62bb      	str	r3, [r7, #40]	@ 0x28
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[8] =   0xFFFFFFFF;
 c001522:	f04f 33ff 	mov.w	r3, #4294967295
 c001526:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[9] =   0xFFFFFFFF;
 c001528:	f04f 33ff 	mov.w	r3, #4294967295
 c00152c:	633b      	str	r3, [r7, #48]	@ 0x30
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[10] =   0xFFFFFFFF;
 c00152e:	f04f 33ff 	mov.w	r3, #4294967295
 c001532:	637b      	str	r3, [r7, #52]	@ 0x34
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[11] =   0xFFFFFFFF;
 c001534:	f04f 33ff 	mov.w	r3, #4294967295
 c001538:	63bb      	str	r3, [r7, #56]	@ 0x38
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[12] =   0x00000000;
 c00153a:	2300      	movs	r3, #0
 c00153c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[13] =   0x00000000;
 c00153e:	2300      	movs	r3, #0
 c001540:	643b      	str	r3, [r7, #64]	@ 0x40
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[14] =   0x00000000;
 c001542:	2300      	movs	r3, #0
 c001544:	647b      	str	r3, [r7, #68]	@ 0x44
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[15] =   0x00000000;
 c001546:	2300      	movs	r3, #0
 c001548:	64bb      	str	r3, [r7, #72]	@ 0x48
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[16] =   0x00000000;
 c00154a:	2300      	movs	r3, #0
 c00154c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[17] =   0x00000000;
 c00154e:	2300      	movs	r3, #0
 c001550:	653b      	str	r3, [r7, #80]	@ 0x50
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[18] =   0x00000000;
 c001552:	2300      	movs	r3, #0
 c001554:	657b      	str	r3, [r7, #84]	@ 0x54
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[19] =   0x00000000;
 c001556:	2300      	movs	r3, #0
 c001558:	65bb      	str	r3, [r7, #88]	@ 0x58
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[20] =   0x00000000;
 c00155a:	2300      	movs	r3, #0
 c00155c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[21] =   0x00000000;
 c00155e:	2300      	movs	r3, #0
 c001560:	663b      	str	r3, [r7, #96]	@ 0x60
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[22] =   0x00000000;
 c001562:	2300      	movs	r3, #0
 c001564:	667b      	str	r3, [r7, #100]	@ 0x64
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[23] =   0x00000000;
 c001566:	2300      	movs	r3, #0
 c001568:	66bb      	str	r3, [r7, #104]	@ 0x68
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c00156a:	2300      	movs	r3, #0
 c00156c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM1_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c00156e:	1d3b      	adds	r3, r7, #4
 c001570:	4619      	mov	r1, r3
 c001572:	f04f 5040 	mov.w	r0, #805306368	@ 0x30000000
 c001576:	f001 feef 	bl	c003358 <HAL_GTZC_MPCBB_ConfigMem>
 c00157a:	4603      	mov	r3, r0
 c00157c:	2b00      	cmp	r3, #0
 c00157e:	d001      	beq.n	c001584 <MX_GTZC_S_Init+0xac>
  {
    Error_Handler();
 c001580:	f000 f856 	bl	c001630 <Error_Handler>
  }
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0x00000000;
 c001584:	2300      	movs	r3, #0
 c001586:	60fb      	str	r3, [r7, #12]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0x00000000;
 c001588:	2300      	movs	r3, #0
 c00158a:	613b      	str	r3, [r7, #16]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0x00000000;
 c00158c:	2300      	movs	r3, #0
 c00158e:	617b      	str	r3, [r7, #20]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0x00000000;
 c001590:	2300      	movs	r3, #0
 c001592:	61bb      	str	r3, [r7, #24]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0x00000000;
 c001594:	2300      	movs	r3, #0
 c001596:	61fb      	str	r3, [r7, #28]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0x00000000;
 c001598:	2300      	movs	r3, #0
 c00159a:	623b      	str	r3, [r7, #32]
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0x00000000;
 c00159c:	2300      	movs	r3, #0
 c00159e:	627b      	str	r3, [r7, #36]	@ 0x24
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0x00000000;
 c0015a0:	2300      	movs	r3, #0
 c0015a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c0015a4:	2300      	movs	r3, #0
 c0015a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM2_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c0015a8:	1d3b      	adds	r3, r7, #4
 c0015aa:	4619      	mov	r1, r3
 c0015ac:	4805      	ldr	r0, [pc, #20]	@ (c0015c4 <MX_GTZC_S_Init+0xec>)
 c0015ae:	f001 fed3 	bl	c003358 <HAL_GTZC_MPCBB_ConfigMem>
 c0015b2:	4603      	mov	r3, r0
 c0015b4:	2b00      	cmp	r3, #0
 c0015b6:	d001      	beq.n	c0015bc <MX_GTZC_S_Init+0xe4>
  {
    Error_Handler();
 c0015b8:	f000 f83a 	bl	c001630 <Error_Handler>
  }
  /* USER CODE BEGIN GTZC_S_Init 2 */

  /* USER CODE END GTZC_S_Init 2 */

}
 c0015bc:	bf00      	nop
 c0015be:	3770      	adds	r7, #112	@ 0x70
 c0015c0:	46bd      	mov	sp, r7
 c0015c2:	bd80      	pop	{r7, pc}
 c0015c4:	30030000 	.word	0x30030000

0c0015c8 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 c0015c8:	b580      	push	{r7, lr}
 c0015ca:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 c0015cc:	2000      	movs	r0, #0
 c0015ce:	f001 ffd5 	bl	c00357c <HAL_ICACHE_ConfigAssociativityMode>
 c0015d2:	4603      	mov	r3, r0
 c0015d4:	2b00      	cmp	r3, #0
 c0015d6:	d001      	beq.n	c0015dc <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 c0015d8:	f000 f82a 	bl	c001630 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 c0015dc:	f001 ffee 	bl	c0035bc <HAL_ICACHE_Enable>
 c0015e0:	4603      	mov	r3, r0
 c0015e2:	2b00      	cmp	r3, #0
 c0015e4:	d001      	beq.n	c0015ea <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 c0015e6:	f000 f823 	bl	c001630 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 c0015ea:	bf00      	nop
 c0015ec:	bd80      	pop	{r7, pc}
	...

0c0015f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 c0015f0:	b580      	push	{r7, lr}
 c0015f2:	b082      	sub	sp, #8
 c0015f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 c0015f6:	4b0c      	ldr	r3, [pc, #48]	@ (c001628 <MX_GPIO_Init+0x38>)
 c0015f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c0015fa:	4a0b      	ldr	r2, [pc, #44]	@ (c001628 <MX_GPIO_Init+0x38>)
 c0015fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c001600:	64d3      	str	r3, [r2, #76]	@ 0x4c
 c001602:	4b09      	ldr	r3, [pc, #36]	@ (c001628 <MX_GPIO_Init+0x38>)
 c001604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c001606:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 c00160a:	607b      	str	r3, [r7, #4]
 c00160c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 c00160e:	f001 ffe5 	bl	c0035dc <HAL_PWREx_EnableVddIO2>

  /*IO attributes management functions */
  HAL_GPIO_ConfigPinAttributes(GPIOG, GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_NSEC);
 c001612:	2200      	movs	r2, #0
 c001614:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 c001618:	4804      	ldr	r0, [pc, #16]	@ (c00162c <MX_GPIO_Init+0x3c>)
 c00161a:	f001 fe7d 	bl	c003318 <HAL_GPIO_ConfigPinAttributes>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 c00161e:	bf00      	nop
 c001620:	3708      	adds	r7, #8
 c001622:	46bd      	mov	sp, r7
 c001624:	bd80      	pop	{r7, pc}
 c001626:	bf00      	nop
 c001628:	50021000 	.word	0x50021000
 c00162c:	52021800 	.word	0x52021800

0c001630 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 c001630:	b480      	push	{r7}
 c001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 c001634:	bf00      	nop
 c001636:	e7fd      	b.n	c001634 <Error_Handler+0x4>

0c001638 <__acle_se_SECURE_RegisterPrintCallback>:
/* Private functions ---------------------------------------------------------*/



CMSE_NS_ENTRY void SECURE_RegisterPrintCallback(void *callback)
{
 c001638:	b480      	push	{r7}
 c00163a:	b083      	sub	sp, #12
 c00163c:	af00      	add	r7, sp, #0
 c00163e:	6078      	str	r0, [r7, #4]
    ns_print_cb = (void (*)(const char *))cmse_nsfptr_create(callback);
 c001640:	687b      	ldr	r3, [r7, #4]
 c001642:	f023 0301 	bic.w	r3, r3, #1
 c001646:	461a      	mov	r2, r3
 c001648:	4b1d      	ldr	r3, [pc, #116]	@ (c0016c0 <__acle_se_SECURE_RegisterPrintCallback+0x88>)
 c00164a:	601a      	str	r2, [r3, #0]
}
 c00164c:	bf00      	nop
 c00164e:	370c      	adds	r7, #12
 c001650:	46bd      	mov	sp, r7
 c001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 c001656:	4670      	mov	r0, lr
 c001658:	4671      	mov	r1, lr
 c00165a:	4672      	mov	r2, lr
 c00165c:	4673      	mov	r3, lr
 c00165e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001662:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001666:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c00166a:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c00166e:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001672:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001676:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c00167a:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c00167e:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001682:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001686:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c00168a:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c00168e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001692:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001696:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c00169a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c00169e:	f38e 8c00 	msr	CPSR_fs, lr
 c0016a2:	b410      	push	{r4}
 c0016a4:	eef1 ca10 	vmrs	ip, fpscr
 c0016a8:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c0016ac:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c0016b0:	ea0c 0c04 	and.w	ip, ip, r4
 c0016b4:	eee1 ca10 	vmsr	fpscr, ip
 c0016b8:	bc10      	pop	{r4}
 c0016ba:	46f4      	mov	ip, lr
 c0016bc:	4774      	bxns	lr
 c0016be:	bf00      	nop
 c0016c0:	300000a4 	.word	0x300000a4

0c0016c4 <__acle_se_SECURE_Print>:

CMSE_NS_ENTRY void SECURE_Print(const char *msg)
{
 c0016c4:	b580      	push	{r7, lr}
 c0016c6:	b082      	sub	sp, #8
 c0016c8:	af00      	add	r7, sp, #0
 c0016ca:	6078      	str	r0, [r7, #4]
    if (ns_print_cb)
 c0016cc:	4b20      	ldr	r3, [pc, #128]	@ (c001750 <__acle_se_SECURE_Print+0x8c>)
 c0016ce:	681b      	ldr	r3, [r3, #0]
 c0016d0:	2b00      	cmp	r3, #0
 c0016d2:	d003      	beq.n	c0016dc <__acle_se_SECURE_Print+0x18>
    {
        ns_print_cb(msg);
 c0016d4:	4b1e      	ldr	r3, [pc, #120]	@ (c001750 <__acle_se_SECURE_Print+0x8c>)
 c0016d6:	681b      	ldr	r3, [r3, #0]
 c0016d8:	6878      	ldr	r0, [r7, #4]
 c0016da:	4798      	blx	r3
    }
}
 c0016dc:	bf00      	nop
 c0016de:	3708      	adds	r7, #8
 c0016e0:	46bd      	mov	sp, r7
 c0016e2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c0016e6:	4670      	mov	r0, lr
 c0016e8:	4671      	mov	r1, lr
 c0016ea:	4672      	mov	r2, lr
 c0016ec:	4673      	mov	r3, lr
 c0016ee:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c0016f2:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c0016f6:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c0016fa:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c0016fe:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001702:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001706:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c00170a:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c00170e:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001712:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001716:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c00171a:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c00171e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001722:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001726:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c00172a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c00172e:	f38e 8c00 	msr	CPSR_fs, lr
 c001732:	b410      	push	{r4}
 c001734:	eef1 ca10 	vmrs	ip, fpscr
 c001738:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c00173c:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c001740:	ea0c 0c04 	and.w	ip, ip, r4
 c001744:	eee1 ca10 	vmsr	fpscr, ip
 c001748:	bc10      	pop	{r4}
 c00174a:	46f4      	mov	ip, lr
 c00174c:	4774      	bxns	lr
 c00174e:	bf00      	nop
 c001750:	300000a4 	.word	0x300000a4

0c001754 <__acle_se_SECURE_RegisterCallback>:
  * @param  CallbackId  callback identifier
  * @param  func        pointer to non-secure function
  * @retval None
  */
CMSE_NS_ENTRY void SECURE_RegisterCallback(SECURE_CallbackIDTypeDef CallbackId, void *func)
{
 c001754:	b480      	push	{r7}
 c001756:	b083      	sub	sp, #12
 c001758:	af00      	add	r7, sp, #0
 c00175a:	4603      	mov	r3, r0
 c00175c:	6039      	str	r1, [r7, #0]
 c00175e:	71fb      	strb	r3, [r7, #7]
  if(func != NULL)
 c001760:	683b      	ldr	r3, [r7, #0]
 c001762:	2b00      	cmp	r3, #0
 c001764:	d00d      	beq.n	c001782 <__acle_se_SECURE_RegisterCallback+0x2e>
  {
    switch(CallbackId)
 c001766:	79fb      	ldrb	r3, [r7, #7]
 c001768:	2b00      	cmp	r3, #0
 c00176a:	d002      	beq.n	c001772 <__acle_se_SECURE_RegisterCallback+0x1e>
 c00176c:	2b01      	cmp	r3, #1
 c00176e:	d004      	beq.n	c00177a <__acle_se_SECURE_RegisterCallback+0x26>
      case GTZC_ERROR_CB_ID:             /* GTZC Interrupt occurred */
        pSecureErrorCallback = func;
        break;
      default:
        /* unknown */
        break;
 c001770:	e007      	b.n	c001782 <__acle_se_SECURE_RegisterCallback+0x2e>
        pSecureFaultCallback = func;
 c001772:	4a20      	ldr	r2, [pc, #128]	@ (c0017f4 <__acle_se_SECURE_RegisterCallback+0xa0>)
 c001774:	683b      	ldr	r3, [r7, #0]
 c001776:	6013      	str	r3, [r2, #0]
        break;
 c001778:	e003      	b.n	c001782 <__acle_se_SECURE_RegisterCallback+0x2e>
        pSecureErrorCallback = func;
 c00177a:	4a1f      	ldr	r2, [pc, #124]	@ (c0017f8 <__acle_se_SECURE_RegisterCallback+0xa4>)
 c00177c:	683b      	ldr	r3, [r7, #0]
 c00177e:	6013      	str	r3, [r2, #0]
        break;
 c001780:	bf00      	nop
    }
  }
}
 c001782:	bf00      	nop
 c001784:	370c      	adds	r7, #12
 c001786:	46bd      	mov	sp, r7
 c001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00178c:	4670      	mov	r0, lr
 c00178e:	4671      	mov	r1, lr
 c001790:	4672      	mov	r2, lr
 c001792:	4673      	mov	r3, lr
 c001794:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001798:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c00179c:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c0017a0:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c0017a4:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c0017a8:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c0017ac:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c0017b0:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c0017b4:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c0017b8:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c0017bc:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c0017c0:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c0017c4:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c0017c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c0017cc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c0017d0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c0017d4:	f38e 8c00 	msr	CPSR_fs, lr
 c0017d8:	b410      	push	{r4}
 c0017da:	eef1 ca10 	vmrs	ip, fpscr
 c0017de:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c0017e2:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c0017e6:	ea0c 0c04 	and.w	ip, ip, r4
 c0017ea:	eee1 ca10 	vmsr	fpscr, ip
 c0017ee:	bc10      	pop	{r4}
 c0017f0:	46f4      	mov	ip, lr
 c0017f2:	4774      	bxns	lr
 c0017f4:	3000009c 	.word	0x3000009c
 c0017f8:	300000a0 	.word	0x300000a0

0c0017fc <__acle_se_SECURE_LEDToggle>:
/**
  * @brief  Secure treatment of non-secure push button interrupt.
  * @retval None
  */
/*CMSE_NS_ENTRY*/secureportNON_SECURE_CALLABLE void SECURE_LEDToggle(void)
{
 c0017fc:	b580      	push	{r7, lr}
 c0017fe:	af00      	add	r7, sp, #0
  BSP_LED_Toggle(LED1);
 c001800:	2000      	movs	r0, #0
 c001802:	f001 f8ad 	bl	c002960 <BSP_LED_Toggle>
}
 c001806:	bf00      	nop
 c001808:	46bd      	mov	sp, r7
 c00180a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c00180e:	4670      	mov	r0, lr
 c001810:	4671      	mov	r1, lr
 c001812:	4672      	mov	r2, lr
 c001814:	4673      	mov	r3, lr
 c001816:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c00181a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c00181e:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001822:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001826:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c00182a:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c00182e:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001832:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001836:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c00183a:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c00183e:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001842:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001846:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c00184a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c00184e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001852:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001856:	f38e 8c00 	msr	CPSR_fs, lr
 c00185a:	b410      	push	{r4}
 c00185c:	eef1 ca10 	vmrs	ip, fpscr
 c001860:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c001864:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c001868:	ea0c 0c04 	and.w	ip, ip, r4
 c00186c:	eee1 ca10 	vmsr	fpscr, ip
 c001870:	bc10      	pop	{r4}
 c001872:	46f4      	mov	ip, lr
 c001874:	4774      	bxns	lr
	...

0c001878 <__acle_se_SECURE_CopyMessage>:
//}


__attribute__((cmse_nonsecure_entry))
void SECURE_CopyMessage(char* buffer, size_t maxlen)
{
 c001878:	b580      	push	{r7, lr}
 c00187a:	b084      	sub	sp, #16
 c00187c:	af00      	add	r7, sp, #0
 c00187e:	6078      	str	r0, [r7, #4]
 c001880:	6039      	str	r1, [r7, #0]
    if (!buffer || maxlen == 0) return;
 c001882:	687b      	ldr	r3, [r7, #4]
 c001884:	2b00      	cmp	r3, #0
 c001886:	d012      	beq.n	c0018ae <__acle_se_SECURE_CopyMessage+0x36>
 c001888:	683b      	ldr	r3, [r7, #0]
 c00188a:	2b00      	cmp	r3, #0
 c00188c:	d00f      	beq.n	c0018ae <__acle_se_SECURE_CopyMessage+0x36>
    const char* secure_msg = "AAA test in secure";
 c00188e:	4b24      	ldr	r3, [pc, #144]	@ (c001920 <__acle_se_SECURE_CopyMessage+0xa8>)
 c001890:	60fb      	str	r3, [r7, #12]
    strncpy(buffer, secure_msg, maxlen - 1);
 c001892:	683b      	ldr	r3, [r7, #0]
 c001894:	3b01      	subs	r3, #1
 c001896:	461a      	mov	r2, r3
 c001898:	68f9      	ldr	r1, [r7, #12]
 c00189a:	6878      	ldr	r0, [r7, #4]
 c00189c:	f002 fcf5 	bl	c00428a <strncpy>
    buffer[maxlen - 1] = '\0';
 c0018a0:	683b      	ldr	r3, [r7, #0]
 c0018a2:	3b01      	subs	r3, #1
 c0018a4:	687a      	ldr	r2, [r7, #4]
 c0018a6:	4413      	add	r3, r2
 c0018a8:	2200      	movs	r2, #0
 c0018aa:	701a      	strb	r2, [r3, #0]
 c0018ac:	e000      	b.n	c0018b0 <__acle_se_SECURE_CopyMessage+0x38>
    if (!buffer || maxlen == 0) return;
 c0018ae:	bf00      	nop
}
 c0018b0:	3710      	adds	r7, #16
 c0018b2:	46bd      	mov	sp, r7
 c0018b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c0018b8:	4670      	mov	r0, lr
 c0018ba:	4671      	mov	r1, lr
 c0018bc:	4672      	mov	r2, lr
 c0018be:	4673      	mov	r3, lr
 c0018c0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c0018c4:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c0018c8:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c0018cc:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c0018d0:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c0018d4:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c0018d8:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c0018dc:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c0018e0:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c0018e4:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c0018e8:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c0018ec:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c0018f0:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c0018f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c0018f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c0018fc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001900:	f38e 8c00 	msr	CPSR_fs, lr
 c001904:	b410      	push	{r4}
 c001906:	eef1 ca10 	vmrs	ip, fpscr
 c00190a:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c00190e:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c001912:	ea0c 0c04 	and.w	ip, ip, r4
 c001916:	eee1 ca10 	vmsr	fpscr, ip
 c00191a:	bc10      	pop	{r4}
 c00191c:	46f4      	mov	ip, lr
 c00191e:	4774      	bxns	lr
 c001920:	0c004fc0 	.word	0x0c004fc0

0c001924 <__acle_se_SECURE_ComputeHMAC>:
static uint8_t secure_digest[SHA256_DIGEST_SIZE];


__attribute__((cmse_nonsecure_entry))
void SECURE_ComputeHMAC(uint8_t *output_digest, size_t maxlen)
{
 c001924:	b5b0      	push	{r4, r5, r7, lr}
 c001926:	b08c      	sub	sp, #48	@ 0x30
 c001928:	af00      	add	r7, sp, #0
 c00192a:	6078      	str	r0, [r7, #4]
 c00192c:	6039      	str	r1, [r7, #0]

    if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c00192e:	687b      	ldr	r3, [r7, #4]
 c001930:	2b00      	cmp	r3, #0
 c001932:	d047      	beq.n	c0019c4 <__acle_se_SECURE_ComputeHMAC+0xa0>
 c001934:	683b      	ldr	r3, [r7, #0]
 c001936:	2b1f      	cmp	r3, #31
 c001938:	d944      	bls.n	c0019c4 <__acle_se_SECURE_ComputeHMAC+0xa0>
  __ASM volatile ("cpsid i" : : : "memory");
 c00193a:	b672      	cpsid	i
}
 c00193c:	bf00      	nop

    __disable_irq();

    for (volatile uint32_t i = 0; i < 10000000; i++);
 c00193e:	2300      	movs	r3, #0
 c001940:	60fb      	str	r3, [r7, #12]
 c001942:	e002      	b.n	c00194a <__acle_se_SECURE_ComputeHMAC+0x26>
 c001944:	68fb      	ldr	r3, [r7, #12]
 c001946:	3301      	adds	r3, #1
 c001948:	60fb      	str	r3, [r7, #12]
 c00194a:	68fb      	ldr	r3, [r7, #12]
 c00194c:	4a3a      	ldr	r2, [pc, #232]	@ (c001a38 <__acle_se_SECURE_ComputeHMAC+0x114>)
 c00194e:	4293      	cmp	r3, r2
 c001950:	d3f8      	bcc.n	c001944 <__acle_se_SECURE_ComputeHMAC+0x20>
  __ASM volatile ("cpsie i" : : : "memory");
 c001952:	b662      	cpsie	i
}
 c001954:	bf00      	nop
	__enable_irq();

    const uint8_t message[] = "Temp Temp from Secure World!";
 c001956:	4b39      	ldr	r3, [pc, #228]	@ (c001a3c <__acle_se_SECURE_ComputeHMAC+0x118>)
 c001958:	f107 0410 	add.w	r4, r7, #16
 c00195c:	461d      	mov	r5, r3
 c00195e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 c001960:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 c001962:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 c001966:	c407      	stmia	r4!, {r0, r1, r2}
 c001968:	7023      	strb	r3, [r4, #0]

    hmac_sha256_initialize(&secure_hmac_ctx, secure_key, strlen((const char*)secure_key));
 c00196a:	220b      	movs	r2, #11
 c00196c:	4934      	ldr	r1, [pc, #208]	@ (c001a40 <__acle_se_SECURE_ComputeHMAC+0x11c>)
 c00196e:	4835      	ldr	r0, [pc, #212]	@ (c001a44 <__acle_se_SECURE_ComputeHMAC+0x120>)
 c001970:	f7ff fbca 	bl	c001108 <hmac_sha256_initialize>
//    hmac_sha256_update(&secure_hmac_ctx, message, strlen((const char*)message));
    hmac_sha256_finalize(&secure_hmac_ctx, NULL, 0);
 c001974:	2200      	movs	r2, #0
 c001976:	2100      	movs	r1, #0
 c001978:	4832      	ldr	r0, [pc, #200]	@ (c001a44 <__acle_se_SECURE_ComputeHMAC+0x120>)
 c00197a:	f7ff fc46 	bl	c00120a <hmac_sha256_finalize>

    for (volatile uint32_t i = 0; i < 10000000; i++);
 c00197e:	2300      	movs	r3, #0
 c001980:	60bb      	str	r3, [r7, #8]
 c001982:	e002      	b.n	c00198a <__acle_se_SECURE_ComputeHMAC+0x66>
 c001984:	68bb      	ldr	r3, [r7, #8]
 c001986:	3301      	adds	r3, #1
 c001988:	60bb      	str	r3, [r7, #8]
 c00198a:	68bb      	ldr	r3, [r7, #8]
 c00198c:	4a2a      	ldr	r2, [pc, #168]	@ (c001a38 <__acle_se_SECURE_ComputeHMAC+0x114>)
 c00198e:	4293      	cmp	r3, r2
 c001990:	d3f8      	bcc.n	c001984 <__acle_se_SECURE_ComputeHMAC+0x60>

    memcpy(secure_digest, secure_hmac_ctx.digest, SHA256_DIGEST_SIZE);
 c001992:	4a2d      	ldr	r2, [pc, #180]	@ (c001a48 <__acle_se_SECURE_ComputeHMAC+0x124>)
 c001994:	4b2b      	ldr	r3, [pc, #172]	@ (c001a44 <__acle_se_SECURE_ComputeHMAC+0x120>)
 c001996:	4614      	mov	r4, r2
 c001998:	461d      	mov	r5, r3
 c00199a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 c00199c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 c00199e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 c0019a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	memcpy(output_digest, secure_digest, SHA256_DIGEST_SIZE);
 c0019a6:	687b      	ldr	r3, [r7, #4]
 c0019a8:	4a27      	ldr	r2, [pc, #156]	@ (c001a48 <__acle_se_SECURE_ComputeHMAC+0x124>)
 c0019aa:	461c      	mov	r4, r3
 c0019ac:	4615      	mov	r5, r2
 c0019ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 c0019b0:	6020      	str	r0, [r4, #0]
 c0019b2:	6061      	str	r1, [r4, #4]
 c0019b4:	60a2      	str	r2, [r4, #8]
 c0019b6:	60e3      	str	r3, [r4, #12]
 c0019b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 c0019ba:	6120      	str	r0, [r4, #16]
 c0019bc:	6161      	str	r1, [r4, #20]
 c0019be:	61a2      	str	r2, [r4, #24]
 c0019c0:	61e3      	str	r3, [r4, #28]
 c0019c2:	e000      	b.n	c0019c6 <__acle_se_SECURE_ComputeHMAC+0xa2>
    if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c0019c4:	bf00      	nop


}
 c0019c6:	3730      	adds	r7, #48	@ 0x30
 c0019c8:	46bd      	mov	sp, r7
 c0019ca:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 c0019ce:	4670      	mov	r0, lr
 c0019d0:	4671      	mov	r1, lr
 c0019d2:	4672      	mov	r2, lr
 c0019d4:	4673      	mov	r3, lr
 c0019d6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c0019da:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c0019de:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c0019e2:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c0019e6:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c0019ea:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c0019ee:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c0019f2:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c0019f6:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c0019fa:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c0019fe:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001a02:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001a06:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001a0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001a0e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001a12:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001a16:	f38e 8c00 	msr	CPSR_fs, lr
 c001a1a:	b410      	push	{r4}
 c001a1c:	eef1 ca10 	vmrs	ip, fpscr
 c001a20:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c001a24:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c001a28:	ea0c 0c04 	and.w	ip, ip, r4
 c001a2c:	eee1 ca10 	vmsr	fpscr, ip
 c001a30:	bc10      	pop	{r4}
 c001a32:	46f4      	mov	ip, lr
 c001a34:	4774      	bxns	lr
 c001a36:	bf00      	nop
 c001a38:	00989680 	.word	0x00989680
 c001a3c:	0c004fd4 	.word	0x0c004fd4
 c001a40:	0c00514c 	.word	0x0c00514c
 c001a44:	300000a8 	.word	0x300000a8
 c001a48:	30000190 	.word	0x30000190

0c001a4c <__acle_se_SECURE_ShuffledHMAC>:



__attribute__((cmse_nonsecure_entry))
void SECURE_ShuffledHMAC(uint8_t *output_digest, size_t maxlen)
{
 c001a4c:	b5b0      	push	{r4, r5, r7, lr}
 c001a4e:	b088      	sub	sp, #32
 c001a50:	af00      	add	r7, sp, #0
 c001a52:	6078      	str	r0, [r7, #4]
 c001a54:	6039      	str	r1, [r7, #0]

	  if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c001a56:	687b      	ldr	r3, [r7, #4]
 c001a58:	2b00      	cmp	r3, #0
 c001a5a:	d06d      	beq.n	c001b38 <__acle_se_SECURE_ShuffledHMAC+0xec>
 c001a5c:	683b      	ldr	r3, [r7, #0]
 c001a5e:	2b1f      	cmp	r3, #31
 c001a60:	d96a      	bls.n	c001b38 <__acle_se_SECURE_ShuffledHMAC+0xec>

	    static int indices[BLOCKS];
	    for (int i = 0; i < BLOCKS; i++) indices[i] = i;
 c001a62:	2300      	movs	r3, #0
 c001a64:	61fb      	str	r3, [r7, #28]
 c001a66:	e007      	b.n	c001a78 <__acle_se_SECURE_ShuffledHMAC+0x2c>
 c001a68:	4950      	ldr	r1, [pc, #320]	@ (c001bac <__acle_se_SECURE_ShuffledHMAC+0x160>)
 c001a6a:	69fb      	ldr	r3, [r7, #28]
 c001a6c:	69fa      	ldr	r2, [r7, #28]
 c001a6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 c001a72:	69fb      	ldr	r3, [r7, #28]
 c001a74:	3301      	adds	r3, #1
 c001a76:	61fb      	str	r3, [r7, #28]
 c001a78:	69fb      	ldr	r3, [r7, #28]
 c001a7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 c001a7e:	dbf3      	blt.n	c001a68 <__acle_se_SECURE_ShuffledHMAC+0x1c>
	    // Simple shuffle without srand for now


	      srand(42);
 c001a80:	202a      	movs	r0, #42	@ 0x2a
 c001a82:	f002 fa89 	bl	c003f98 <srand>

	      for (int i = BLOCKS - 1; i > 0; i--) {
 c001a86:	f240 13ff 	movw	r3, #511	@ 0x1ff
 c001a8a:	61bb      	str	r3, [r7, #24]
 c001a8c:	e01f      	b.n	c001ace <__acle_se_SECURE_ShuffledHMAC+0x82>
	          int j = rand() % (i + 1);
 c001a8e:	f002 fab1 	bl	c003ff4 <rand>
 c001a92:	4602      	mov	r2, r0
 c001a94:	69bb      	ldr	r3, [r7, #24]
 c001a96:	3301      	adds	r3, #1
 c001a98:	fb92 f1f3 	sdiv	r1, r2, r3
 c001a9c:	fb01 f303 	mul.w	r3, r1, r3
 c001aa0:	1ad3      	subs	r3, r2, r3
 c001aa2:	60fb      	str	r3, [r7, #12]
	          int tmp = indices[i];
 c001aa4:	4a41      	ldr	r2, [pc, #260]	@ (c001bac <__acle_se_SECURE_ShuffledHMAC+0x160>)
 c001aa6:	69bb      	ldr	r3, [r7, #24]
 c001aa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c001aac:	60bb      	str	r3, [r7, #8]
	          indices[i] = indices[j];
 c001aae:	4a3f      	ldr	r2, [pc, #252]	@ (c001bac <__acle_se_SECURE_ShuffledHMAC+0x160>)
 c001ab0:	68fb      	ldr	r3, [r7, #12]
 c001ab2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 c001ab6:	493d      	ldr	r1, [pc, #244]	@ (c001bac <__acle_se_SECURE_ShuffledHMAC+0x160>)
 c001ab8:	69bb      	ldr	r3, [r7, #24]
 c001aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	          indices[j] = tmp;
 c001abe:	493b      	ldr	r1, [pc, #236]	@ (c001bac <__acle_se_SECURE_ShuffledHMAC+0x160>)
 c001ac0:	68fb      	ldr	r3, [r7, #12]
 c001ac2:	68ba      	ldr	r2, [r7, #8]
 c001ac4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	      for (int i = BLOCKS - 1; i > 0; i--) {
 c001ac8:	69bb      	ldr	r3, [r7, #24]
 c001aca:	3b01      	subs	r3, #1
 c001acc:	61bb      	str	r3, [r7, #24]
 c001ace:	69bb      	ldr	r3, [r7, #24]
 c001ad0:	2b00      	cmp	r3, #0
 c001ad2:	dcdc      	bgt.n	c001a8e <__acle_se_SECURE_ShuffledHMAC+0x42>
	      }

	    hmac_sha256_initialize(&hmac, key, strlen((const char *)key));
 c001ad4:	220e      	movs	r2, #14
 c001ad6:	4936      	ldr	r1, [pc, #216]	@ (c001bb0 <__acle_se_SECURE_ShuffledHMAC+0x164>)
 c001ad8:	4836      	ldr	r0, [pc, #216]	@ (c001bb4 <__acle_se_SECURE_ShuffledHMAC+0x168>)
 c001ada:	f7ff fb15 	bl	c001108 <hmac_sha256_initialize>
	    for (int i = 0; i < BLOCKS; i++) {
 c001ade:	2300      	movs	r3, #0
 c001ae0:	617b      	str	r3, [r7, #20]
 c001ae2:	e011      	b.n	c001b08 <__acle_se_SECURE_ShuffledHMAC+0xbc>
	        const uint8_t *block = &real_memory[indices[i] * BLOCK_SIZE];
 c001ae4:	4b34      	ldr	r3, [pc, #208]	@ (c001bb8 <__acle_se_SECURE_ShuffledHMAC+0x16c>)
 c001ae6:	681b      	ldr	r3, [r3, #0]
 c001ae8:	4930      	ldr	r1, [pc, #192]	@ (c001bac <__acle_se_SECURE_ShuffledHMAC+0x160>)
 c001aea:	697a      	ldr	r2, [r7, #20]
 c001aec:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 c001af0:	0252      	lsls	r2, r2, #9
 c001af2:	4413      	add	r3, r2
 c001af4:	613b      	str	r3, [r7, #16]
//	        __disable_irq();
	        hmac_sha256_update(&hmac, block, BLOCK_SIZE);
 c001af6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 c001afa:	6939      	ldr	r1, [r7, #16]
 c001afc:	482d      	ldr	r0, [pc, #180]	@ (c001bb4 <__acle_se_SECURE_ShuffledHMAC+0x168>)
 c001afe:	f7ff fb73 	bl	c0011e8 <hmac_sha256_update>
	    for (int i = 0; i < BLOCKS; i++) {
 c001b02:	697b      	ldr	r3, [r7, #20]
 c001b04:	3301      	adds	r3, #1
 c001b06:	617b      	str	r3, [r7, #20]
 c001b08:	697b      	ldr	r3, [r7, #20]
 c001b0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 c001b0e:	dbe9      	blt.n	c001ae4 <__acle_se_SECURE_ShuffledHMAC+0x98>
//	        __enable_irq();
	    }
	    hmac_sha256_finalize(&hmac, NULL, 0);
 c001b10:	2200      	movs	r2, #0
 c001b12:	2100      	movs	r1, #0
 c001b14:	4827      	ldr	r0, [pc, #156]	@ (c001bb4 <__acle_se_SECURE_ShuffledHMAC+0x168>)
 c001b16:	f7ff fb78 	bl	c00120a <hmac_sha256_finalize>
	    memcpy(output_digest, hmac.digest, SHA256_DIGEST_SIZE);
 c001b1a:	687b      	ldr	r3, [r7, #4]
 c001b1c:	4a25      	ldr	r2, [pc, #148]	@ (c001bb4 <__acle_se_SECURE_ShuffledHMAC+0x168>)
 c001b1e:	461c      	mov	r4, r3
 c001b20:	4615      	mov	r5, r2
 c001b22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 c001b24:	6020      	str	r0, [r4, #0]
 c001b26:	6061      	str	r1, [r4, #4]
 c001b28:	60a2      	str	r2, [r4, #8]
 c001b2a:	60e3      	str	r3, [r4, #12]
 c001b2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 c001b2e:	6120      	str	r0, [r4, #16]
 c001b30:	6161      	str	r1, [r4, #20]
 c001b32:	61a2      	str	r2, [r4, #24]
 c001b34:	61e3      	str	r3, [r4, #28]
 c001b36:	e000      	b.n	c001b3a <__acle_se_SECURE_ShuffledHMAC+0xee>
	  if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c001b38:	bf00      	nop



}
 c001b3a:	3720      	adds	r7, #32
 c001b3c:	46bd      	mov	sp, r7
 c001b3e:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 c001b42:	4670      	mov	r0, lr
 c001b44:	4671      	mov	r1, lr
 c001b46:	4672      	mov	r2, lr
 c001b48:	4673      	mov	r3, lr
 c001b4a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001b4e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001b52:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001b56:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001b5a:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001b5e:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001b62:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001b66:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001b6a:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001b6e:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001b72:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001b76:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001b7a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001b7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001b82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001b86:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001b8a:	f38e 8c00 	msr	CPSR_fs, lr
 c001b8e:	b410      	push	{r4}
 c001b90:	eef1 ca10 	vmrs	ip, fpscr
 c001b94:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c001b98:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c001b9c:	ea0c 0c04 	and.w	ip, ip, r4
 c001ba0:	eee1 ca10 	vmsr	fpscr, ip
 c001ba4:	bc10      	pop	{r4}
 c001ba6:	46f4      	mov	ip, lr
 c001ba8:	4774      	bxns	lr
 c001baa:	bf00      	nop
 c001bac:	30000298 	.word	0x30000298
 c001bb0:	0c005158 	.word	0x0c005158
 c001bb4:	300001b0 	.word	0x300001b0
 c001bb8:	30000000 	.word	0x30000000

0c001bbc <derive_aes_key_iv_from_challenge>:
// ---- Key/IV derivation: HMAC(secret, challenge) -> 32B -> 16B key + 16B iv
static void derive_aes_key_iv_from_challenge(uint8_t key16[16],
                                             uint8_t iv16[16],
                                             const uint8_t *challenge,
                                             size_t clen)
{
 c001bbc:	b580      	push	{r7, lr}
 c001bbe:	b086      	sub	sp, #24
 c001bc0:	af00      	add	r7, sp, #0
 c001bc2:	60f8      	str	r0, [r7, #12]
 c001bc4:	60b9      	str	r1, [r7, #8]
 c001bc6:	607a      	str	r2, [r7, #4]
 c001bc8:	603b      	str	r3, [r7, #0]
    hmac_sha256_initialize(&hmac, (const uint8_t*)key, strlen(key));
 c001bca:	220e      	movs	r2, #14
 c001bcc:	4917      	ldr	r1, [pc, #92]	@ (c001c2c <derive_aes_key_iv_from_challenge+0x70>)
 c001bce:	4818      	ldr	r0, [pc, #96]	@ (c001c30 <derive_aes_key_iv_from_challenge+0x74>)
 c001bd0:	f7ff fa9a 	bl	c001108 <hmac_sha256_initialize>
    if (challenge && clen) {
 c001bd4:	687b      	ldr	r3, [r7, #4]
 c001bd6:	2b00      	cmp	r3, #0
 c001bd8:	d009      	beq.n	c001bee <derive_aes_key_iv_from_challenge+0x32>
 c001bda:	683b      	ldr	r3, [r7, #0]
 c001bdc:	2b00      	cmp	r3, #0
 c001bde:	d006      	beq.n	c001bee <derive_aes_key_iv_from_challenge+0x32>
        hmac_sha256_update(&hmac, challenge, clen);
 c001be0:	683b      	ldr	r3, [r7, #0]
 c001be2:	461a      	mov	r2, r3
 c001be4:	6879      	ldr	r1, [r7, #4]
 c001be6:	4812      	ldr	r0, [pc, #72]	@ (c001c30 <derive_aes_key_iv_from_challenge+0x74>)
 c001be8:	f7ff fafe 	bl	c0011e8 <hmac_sha256_update>
 c001bec:	e009      	b.n	c001c02 <derive_aes_key_iv_from_challenge+0x46>
    } else {
        // fallback entropy so its never constant
        uint32_t tick = (uint32_t)SysTick->VAL;
 c001bee:	4b11      	ldr	r3, [pc, #68]	@ (c001c34 <derive_aes_key_iv_from_challenge+0x78>)
 c001bf0:	689b      	ldr	r3, [r3, #8]
 c001bf2:	617b      	str	r3, [r7, #20]
        hmac_sha256_update(&hmac, (uint8_t*)&tick, sizeof(tick));
 c001bf4:	f107 0314 	add.w	r3, r7, #20
 c001bf8:	2204      	movs	r2, #4
 c001bfa:	4619      	mov	r1, r3
 c001bfc:	480c      	ldr	r0, [pc, #48]	@ (c001c30 <derive_aes_key_iv_from_challenge+0x74>)
 c001bfe:	f7ff faf3 	bl	c0011e8 <hmac_sha256_update>
    }
    hmac_sha256_finalize(&hmac, NULL, 0);
 c001c02:	2200      	movs	r2, #0
 c001c04:	2100      	movs	r1, #0
 c001c06:	480a      	ldr	r0, [pc, #40]	@ (c001c30 <derive_aes_key_iv_from_challenge+0x74>)
 c001c08:	f7ff faff 	bl	c00120a <hmac_sha256_finalize>
    memcpy(key16, hmac.digest, 16);
 c001c0c:	2210      	movs	r2, #16
 c001c0e:	4908      	ldr	r1, [pc, #32]	@ (c001c30 <derive_aes_key_iv_from_challenge+0x74>)
 c001c10:	68f8      	ldr	r0, [r7, #12]
 c001c12:	f002 fbd0 	bl	c0043b6 <memcpy>
    memcpy(iv16,  hmac.digest + 16, 16);
 c001c16:	4b08      	ldr	r3, [pc, #32]	@ (c001c38 <derive_aes_key_iv_from_challenge+0x7c>)
 c001c18:	2210      	movs	r2, #16
 c001c1a:	4619      	mov	r1, r3
 c001c1c:	68b8      	ldr	r0, [r7, #8]
 c001c1e:	f002 fbca 	bl	c0043b6 <memcpy>
}
 c001c22:	bf00      	nop
 c001c24:	3718      	adds	r7, #24
 c001c26:	46bd      	mov	sp, r7
 c001c28:	bd80      	pop	{r7, pc}
 c001c2a:	bf00      	nop
 c001c2c:	0c005158 	.word	0x0c005158
 c001c30:	300001b0 	.word	0x300001b0
 c001c34:	e000e010 	.word	0xe000e010
 c001c38:	300001c0 	.word	0x300001c0

0c001c3c <prng_init>:
    uint8_t  buf[16];
    int      idx;   // next unread byte in buf (0..16)
} ctr_prng_t;

static void prng_init(ctr_prng_t *p, const uint8_t key16[16], const uint8_t iv16[16])
{
 c001c3c:	b580      	push	{r7, lr}
 c001c3e:	b084      	sub	sp, #16
 c001c40:	af00      	add	r7, sp, #0
 c001c42:	60f8      	str	r0, [r7, #12]
 c001c44:	60b9      	str	r1, [r7, #8]
 c001c46:	607a      	str	r2, [r7, #4]
    AES_init_ctx_iv(&p->ctx, key16, iv16);
 c001c48:	68fb      	ldr	r3, [r7, #12]
 c001c4a:	687a      	ldr	r2, [r7, #4]
 c001c4c:	68b9      	ldr	r1, [r7, #8]
 c001c4e:	4618      	mov	r0, r3
 c001c50:	f7fe fc22 	bl	c000498 <AES_init_ctx_iv>
    memset(p->buf, 0, sizeof(p->buf));
 c001c54:	68fb      	ldr	r3, [r7, #12]
 c001c56:	33c0      	adds	r3, #192	@ 0xc0
 c001c58:	2210      	movs	r2, #16
 c001c5a:	2100      	movs	r1, #0
 c001c5c:	4618      	mov	r0, r3
 c001c5e:	f002 fb0c 	bl	c00427a <memset>
    p->idx = 16; // force refill on first use
 c001c62:	68fb      	ldr	r3, [r7, #12]
 c001c64:	2210      	movs	r2, #16
 c001c66:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
}
 c001c6a:	bf00      	nop
 c001c6c:	3710      	adds	r7, #16
 c001c6e:	46bd      	mov	sp, r7
 c001c70:	bd80      	pop	{r7, pc}

0c001c72 <prng_refill_block>:

static void prng_refill_block(ctr_prng_t *p)
{
 c001c72:	b5b0      	push	{r4, r5, r7, lr}
 c001c74:	b086      	sub	sp, #24
 c001c76:	af00      	add	r7, sp, #0
 c001c78:	6078      	str	r0, [r7, #4]
    // encrypt zero block  keystream, tiny-AES increments IV internally
    uint8_t zero[16] = {0};
 c001c7a:	2300      	movs	r3, #0
 c001c7c:	60bb      	str	r3, [r7, #8]
 c001c7e:	f107 030c 	add.w	r3, r7, #12
 c001c82:	2200      	movs	r2, #0
 c001c84:	601a      	str	r2, [r3, #0]
 c001c86:	605a      	str	r2, [r3, #4]
 c001c88:	609a      	str	r2, [r3, #8]
    memcpy(p->buf, zero, 16);
 c001c8a:	687b      	ldr	r3, [r7, #4]
 c001c8c:	33c0      	adds	r3, #192	@ 0xc0
 c001c8e:	461d      	mov	r5, r3
 c001c90:	f107 0408 	add.w	r4, r7, #8
 c001c94:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 c001c96:	6028      	str	r0, [r5, #0]
 c001c98:	6069      	str	r1, [r5, #4]
 c001c9a:	60aa      	str	r2, [r5, #8]
 c001c9c:	60eb      	str	r3, [r5, #12]
    AES_CTR_xcrypt_buffer(&p->ctx, p->buf, 16); // p->ctx.Iv auto-increments
 c001c9e:	6878      	ldr	r0, [r7, #4]
 c001ca0:	687b      	ldr	r3, [r7, #4]
 c001ca2:	33c0      	adds	r3, #192	@ 0xc0
 c001ca4:	2210      	movs	r2, #16
 c001ca6:	4619      	mov	r1, r3
 c001ca8:	f7fe fdbd 	bl	c000826 <AES_CTR_xcrypt_buffer>
    p->idx = 0;
 c001cac:	687b      	ldr	r3, [r7, #4]
 c001cae:	2200      	movs	r2, #0
 c001cb0:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
}
 c001cb4:	bf00      	nop
 c001cb6:	3718      	adds	r7, #24
 c001cb8:	46bd      	mov	sp, r7
 c001cba:	bdb0      	pop	{r4, r5, r7, pc}

0c001cbc <prng_next_u32>:

static uint32_t prng_next_u32(ctr_prng_t *p)
{
 c001cbc:	b580      	push	{r7, lr}
 c001cbe:	b084      	sub	sp, #16
 c001cc0:	af00      	add	r7, sp, #0
 c001cc2:	6078      	str	r0, [r7, #4]
    if (p->idx > 12) {           // not enough bytes left  refill
 c001cc4:	687b      	ldr	r3, [r7, #4]
 c001cc6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 c001cca:	2b0c      	cmp	r3, #12
 c001ccc:	dd02      	ble.n	c001cd4 <prng_next_u32+0x18>
        prng_refill_block(p);
 c001cce:	6878      	ldr	r0, [r7, #4]
 c001cd0:	f7ff ffcf 	bl	c001c72 <prng_refill_block>
    }
    uint32_t v;
    memcpy(&v, &p->buf[p->idx], 4);
 c001cd4:	687b      	ldr	r3, [r7, #4]
 c001cd6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 c001cda:	33c0      	adds	r3, #192	@ 0xc0
 c001cdc:	687a      	ldr	r2, [r7, #4]
 c001cde:	4413      	add	r3, r2
 c001ce0:	681b      	ldr	r3, [r3, #0]
 c001ce2:	60fb      	str	r3, [r7, #12]
    p->idx += 4;
 c001ce4:	687b      	ldr	r3, [r7, #4]
 c001ce6:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 c001cea:	1d1a      	adds	r2, r3, #4
 c001cec:	687b      	ldr	r3, [r7, #4]
 c001cee:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    return v;
 c001cf2:	68fb      	ldr	r3, [r7, #12]
}
 c001cf4:	4618      	mov	r0, r3
 c001cf6:	3710      	adds	r7, #16
 c001cf8:	46bd      	mov	sp, r7
 c001cfa:	bd80      	pop	{r7, pc}

0c001cfc <prng_uniform_u32>:

// unbiased integer in [0, n)
static int prng_uniform_u32(ctr_prng_t *p, int n)
{
 c001cfc:	b580      	push	{r7, lr}
 c001cfe:	b084      	sub	sp, #16
 c001d00:	af00      	add	r7, sp, #0
 c001d02:	6078      	str	r0, [r7, #4]
 c001d04:	6039      	str	r1, [r7, #0]
    // rejection sampling to avoid modulo bias
    const uint32_t lim = 0xFFFFFFFFu - (0xFFFFFFFFu % (uint32_t)n);
 c001d06:	683b      	ldr	r3, [r7, #0]
 c001d08:	f04f 32ff 	mov.w	r2, #4294967295
 c001d0c:	fbb2 f1f3 	udiv	r1, r2, r3
 c001d10:	fb01 f303 	mul.w	r3, r1, r3
 c001d14:	1ad3      	subs	r3, r2, r3
 c001d16:	43db      	mvns	r3, r3
 c001d18:	60fb      	str	r3, [r7, #12]
    for (;;) {
        uint32_t r = prng_next_u32(p);
 c001d1a:	6878      	ldr	r0, [r7, #4]
 c001d1c:	f7ff ffce 	bl	c001cbc <prng_next_u32>
 c001d20:	60b8      	str	r0, [r7, #8]
        if (r < lim) return (int)(r % (uint32_t)n);
 c001d22:	68ba      	ldr	r2, [r7, #8]
 c001d24:	68fb      	ldr	r3, [r7, #12]
 c001d26:	429a      	cmp	r2, r3
 c001d28:	d2f7      	bcs.n	c001d1a <prng_uniform_u32+0x1e>
 c001d2a:	683a      	ldr	r2, [r7, #0]
 c001d2c:	68bb      	ldr	r3, [r7, #8]
 c001d2e:	fbb3 f1f2 	udiv	r1, r3, r2
 c001d32:	fb01 f202 	mul.w	r2, r1, r2
 c001d36:	1a9b      	subs	r3, r3, r2
 c001d38:	bf00      	nop
    }
}
 c001d3a:	4618      	mov	r0, r3
 c001d3c:	3710      	adds	r7, #16
 c001d3e:	46bd      	mov	sp, r7
 c001d40:	bd80      	pop	{r7, pc}

0c001d42 <shuffle_secure_aes_ctr>:

// ---- FisherYates using the PRNG above
static void shuffle_secure_aes_ctr(int *arr, int n,
                                   const uint8_t key16[16],
                                   const uint8_t iv16[16])
{
 c001d42:	b580      	push	{r7, lr}
 c001d44:	b0bc      	sub	sp, #240	@ 0xf0
 c001d46:	af00      	add	r7, sp, #0
 c001d48:	60f8      	str	r0, [r7, #12]
 c001d4a:	60b9      	str	r1, [r7, #8]
 c001d4c:	607a      	str	r2, [r7, #4]
 c001d4e:	603b      	str	r3, [r7, #0]
    ctr_prng_t prng;
    prng_init(&prng, key16, iv16);
 c001d50:	f107 0310 	add.w	r3, r7, #16
 c001d54:	683a      	ldr	r2, [r7, #0]
 c001d56:	6879      	ldr	r1, [r7, #4]
 c001d58:	4618      	mov	r0, r3
 c001d5a:	f7ff ff6f 	bl	c001c3c <prng_init>

    for (int i = n - 1; i > 0; i--) {
 c001d5e:	68bb      	ldr	r3, [r7, #8]
 c001d60:	3b01      	subs	r3, #1
 c001d62:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 c001d66:	e02b      	b.n	c001dc0 <shuffle_secure_aes_ctr+0x7e>
        int j = prng_uniform_u32(&prng, i + 1);
 c001d68:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 c001d6c:	1c5a      	adds	r2, r3, #1
 c001d6e:	f107 0310 	add.w	r3, r7, #16
 c001d72:	4611      	mov	r1, r2
 c001d74:	4618      	mov	r0, r3
 c001d76:	f7ff ffc1 	bl	c001cfc <prng_uniform_u32>
 c001d7a:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
        int tmp = arr[i]; arr[i] = arr[j]; arr[j] = tmp;
 c001d7e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 c001d82:	009b      	lsls	r3, r3, #2
 c001d84:	68fa      	ldr	r2, [r7, #12]
 c001d86:	4413      	add	r3, r2
 c001d88:	681b      	ldr	r3, [r3, #0]
 c001d8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 c001d8e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 c001d92:	009b      	lsls	r3, r3, #2
 c001d94:	68fa      	ldr	r2, [r7, #12]
 c001d96:	441a      	add	r2, r3
 c001d98:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 c001d9c:	009b      	lsls	r3, r3, #2
 c001d9e:	68f9      	ldr	r1, [r7, #12]
 c001da0:	440b      	add	r3, r1
 c001da2:	6812      	ldr	r2, [r2, #0]
 c001da4:	601a      	str	r2, [r3, #0]
 c001da6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 c001daa:	009b      	lsls	r3, r3, #2
 c001dac:	68fa      	ldr	r2, [r7, #12]
 c001dae:	4413      	add	r3, r2
 c001db0:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 c001db4:	601a      	str	r2, [r3, #0]
    for (int i = n - 1; i > 0; i--) {
 c001db6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 c001dba:	3b01      	subs	r3, #1
 c001dbc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 c001dc0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 c001dc4:	2b00      	cmp	r3, #0
 c001dc6:	dccf      	bgt.n	c001d68 <shuffle_secure_aes_ctr+0x26>
    }
}
 c001dc8:	bf00      	nop
 c001dca:	bf00      	nop
 c001dcc:	37f0      	adds	r7, #240	@ 0xf0
 c001dce:	46bd      	mov	sp, r7
 c001dd0:	bd80      	pop	{r7, pc}
	...

0c001dd4 <__acle_se_SECURE_ShuffledHMAC_secure>:

// ---- Non-secure callable: secure shuffle + HMAC over blocks
__attribute__((cmse_nonsecure_entry))
void SECURE_ShuffledHMAC_secure(uint8_t *out_digest, size_t out_len,
                                const uint8_t *challenge, size_t challenge_len)
{
 c001dd4:	b5b0      	push	{r4, r5, r7, lr}
 c001dd6:	b090      	sub	sp, #64	@ 0x40
 c001dd8:	af00      	add	r7, sp, #0
 c001dda:	60f8      	str	r0, [r7, #12]
 c001ddc:	60b9      	str	r1, [r7, #8]
 c001dde:	607a      	str	r2, [r7, #4]
 c001de0:	603b      	str	r3, [r7, #0]
    if (!out_digest || out_len < SHA256_DIGEST_SIZE) return;
 c001de2:	68fb      	ldr	r3, [r7, #12]
 c001de4:	2b00      	cmp	r3, #0
 c001de6:	d058      	beq.n	c001e9a <__acle_se_SECURE_ShuffledHMAC_secure+0xc6>
 c001de8:	68bb      	ldr	r3, [r7, #8]
 c001dea:	2b1f      	cmp	r3, #31
 c001dec:	d955      	bls.n	c001e9a <__acle_se_SECURE_ShuffledHMAC_secure+0xc6>

    // 1) indices = 0..BLOCKS-1
    static int indices[BLOCKS];
    for (int i = 0; i < BLOCKS; i++) indices[i] = i;
 c001dee:	2300      	movs	r3, #0
 c001df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 c001df2:	e007      	b.n	c001e04 <__acle_se_SECURE_ShuffledHMAC_secure+0x30>
 c001df4:	4945      	ldr	r1, [pc, #276]	@ (c001f0c <__acle_se_SECURE_ShuffledHMAC_secure+0x138>)
 c001df6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 c001df8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 c001dfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 c001dfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 c001e00:	3301      	adds	r3, #1
 c001e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 c001e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 c001e06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 c001e0a:	dbf3      	blt.n	c001df4 <__acle_se_SECURE_ShuffledHMAC_secure+0x20>

    // 2) derive AES key/IV from challenge
    uint8_t key16[16], iv16[16];
    derive_aes_key_iv_from_challenge(key16, iv16, challenge, challenge_len);
 c001e0c:	f107 0114 	add.w	r1, r7, #20
 c001e10:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 c001e14:	683b      	ldr	r3, [r7, #0]
 c001e16:	687a      	ldr	r2, [r7, #4]
 c001e18:	f7ff fed0 	bl	c001bbc <derive_aes_key_iv_from_challenge>

    // 3) secure shuffle
    shuffle_secure_aes_ctr(indices, BLOCKS, key16, iv16);
 c001e1c:	f107 0314 	add.w	r3, r7, #20
 c001e20:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 c001e24:	f44f 7100 	mov.w	r1, #512	@ 0x200
 c001e28:	4838      	ldr	r0, [pc, #224]	@ (c001f0c <__acle_se_SECURE_ShuffledHMAC_secure+0x138>)
 c001e2a:	f7ff ff8a 	bl	c001d42 <shuffle_secure_aes_ctr>

    // 4) HMAC over shuffled blocks
    hmac_sha256_initialize(&hmac, (const uint8_t*)key, strlen(key));
 c001e2e:	220e      	movs	r2, #14
 c001e30:	4937      	ldr	r1, [pc, #220]	@ (c001f10 <__acle_se_SECURE_ShuffledHMAC_secure+0x13c>)
 c001e32:	4838      	ldr	r0, [pc, #224]	@ (c001f14 <__acle_se_SECURE_ShuffledHMAC_secure+0x140>)
 c001e34:	f7ff f968 	bl	c001108 <hmac_sha256_initialize>
//    uint8_t copy[BLOCK_SIZE];
    for (int i = 0; i < BLOCKS; i++) {
 c001e38:	2300      	movs	r3, #0
 c001e3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 c001e3c:	e015      	b.n	c001e6a <__acle_se_SECURE_ShuffledHMAC_secure+0x96>
        const uint8_t *blk = &real_memory[(size_t)indices[i] * BLOCK_SIZE];
 c001e3e:	4b36      	ldr	r3, [pc, #216]	@ (c001f18 <__acle_se_SECURE_ShuffledHMAC_secure+0x144>)
 c001e40:	681a      	ldr	r2, [r3, #0]
 c001e42:	4932      	ldr	r1, [pc, #200]	@ (c001f0c <__acle_se_SECURE_ShuffledHMAC_secure+0x138>)
 c001e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 c001e46:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 c001e4a:	025b      	lsls	r3, r3, #9
 c001e4c:	4413      	add	r3, r2
 c001e4e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 c001e50:	b672      	cpsid	i
}
 c001e52:	bf00      	nop
        __disable_irq();
        //memcpy(copy, blk, BLOCK_SIZE);
        hmac_sha256_update(&hmac, blk, BLOCK_SIZE);
 c001e54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 c001e58:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 c001e5a:	482e      	ldr	r0, [pc, #184]	@ (c001f14 <__acle_se_SECURE_ShuffledHMAC_secure+0x140>)
 c001e5c:	f7ff f9c4 	bl	c0011e8 <hmac_sha256_update>
  __ASM volatile ("cpsie i" : : : "memory");
 c001e60:	b662      	cpsie	i
}
 c001e62:	bf00      	nop
    for (int i = 0; i < BLOCKS; i++) {
 c001e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 c001e66:	3301      	adds	r3, #1
 c001e68:	63bb      	str	r3, [r7, #56]	@ 0x38
 c001e6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 c001e6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 c001e70:	dbe5      	blt.n	c001e3e <__acle_se_SECURE_ShuffledHMAC_secure+0x6a>

        __enable_irq();
        //hmac_sha256_update(&hmac, copy, BLOCK_SIZE);
    }
    hmac_sha256_finalize(&hmac, NULL, 0);
 c001e72:	2200      	movs	r2, #0
 c001e74:	2100      	movs	r1, #0
 c001e76:	4827      	ldr	r0, [pc, #156]	@ (c001f14 <__acle_se_SECURE_ShuffledHMAC_secure+0x140>)
 c001e78:	f7ff f9c7 	bl	c00120a <hmac_sha256_finalize>
    memcpy(out_digest, hmac.digest, SHA256_DIGEST_SIZE);
 c001e7c:	68fb      	ldr	r3, [r7, #12]
 c001e7e:	4a25      	ldr	r2, [pc, #148]	@ (c001f14 <__acle_se_SECURE_ShuffledHMAC_secure+0x140>)
 c001e80:	461c      	mov	r4, r3
 c001e82:	4615      	mov	r5, r2
 c001e84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 c001e86:	6020      	str	r0, [r4, #0]
 c001e88:	6061      	str	r1, [r4, #4]
 c001e8a:	60a2      	str	r2, [r4, #8]
 c001e8c:	60e3      	str	r3, [r4, #12]
 c001e8e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 c001e90:	6120      	str	r0, [r4, #16]
 c001e92:	6161      	str	r1, [r4, #20]
 c001e94:	61a2      	str	r2, [r4, #24]
 c001e96:	61e3      	str	r3, [r4, #28]
 c001e98:	e000      	b.n	c001e9c <__acle_se_SECURE_ShuffledHMAC_secure+0xc8>
    if (!out_digest || out_len < SHA256_DIGEST_SIZE) return;
 c001e9a:	bf00      	nop
}
 c001e9c:	3740      	adds	r7, #64	@ 0x40
 c001e9e:	46bd      	mov	sp, r7
 c001ea0:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 c001ea4:	4670      	mov	r0, lr
 c001ea6:	4671      	mov	r1, lr
 c001ea8:	4672      	mov	r2, lr
 c001eaa:	4673      	mov	r3, lr
 c001eac:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001eb0:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001eb4:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001eb8:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001ebc:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001ec0:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001ec4:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001ec8:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001ecc:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001ed0:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001ed4:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001ed8:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001edc:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001ee0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001ee4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001ee8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001eec:	f38e 8c00 	msr	CPSR_fs, lr
 c001ef0:	b410      	push	{r4}
 c001ef2:	eef1 ca10 	vmrs	ip, fpscr
 c001ef6:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c001efa:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c001efe:	ea0c 0c04 	and.w	ip, ip, r4
 c001f02:	eee1 ca10 	vmsr	fpscr, ip
 c001f06:	bc10      	pop	{r4}
 c001f08:	46f4      	mov	ip, lr
 c001f0a:	4774      	bxns	lr
 c001f0c:	30000a98 	.word	0x30000a98
 c001f10:	0c005158 	.word	0x0c005158
 c001f14:	300001b0 	.word	0x300001b0
 c001f18:	30000000 	.word	0x30000000

0c001f1c <__acle_se_SECURE_SMARM>:


__attribute__((cmse_nonsecure_entry))
void SECURE_SMARM(uint8_t *output_digest, size_t maxlen)
{
 c001f1c:	b5b0      	push	{r4, r5, r7, lr}
 c001f1e:	f5ad 1d80 	sub.w	sp, sp, #1048576	@ 0x100000
 c001f22:	b088      	sub	sp, #32
 c001f24:	af00      	add	r7, sp, #0
 c001f26:	f107 0320 	add.w	r3, r7, #32
 c001f2a:	f843 0c1c 	str.w	r0, [r3, #-28]
 c001f2e:	f107 0320 	add.w	r3, r7, #32
 c001f32:	f843 1c20 	str.w	r1, [r3, #-32]
	if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c001f36:	f107 0320 	add.w	r3, r7, #32
 c001f3a:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 c001f3e:	2b00      	cmp	r3, #0
 c001f40:	f000 80c5 	beq.w	c0020ce <__acle_se_SECURE_SMARM+0x1b2>
 c001f44:	f107 0320 	add.w	r3, r7, #32
 c001f48:	f853 3c20 	ldr.w	r3, [r3, #-32]
 c001f4c:	2b1f      	cmp	r3, #31
 c001f4e:	f240 80be 	bls.w	c0020ce <__acle_se_SECURE_SMARM+0x1b2>

    srand(42);  // Use fixed seed or hardware-derived one like SysTick->VAL
 c001f52:	202a      	movs	r0, #42	@ 0x2a
 c001f54:	f002 f820 	bl	c003f98 <srand>

	// note #include <aes/aes_cbc.h>  lib

	// ben shuffle_aes_ctr  main.c -> shuffle.c

	for (int i = TOTAL_SIZE - 1; i > 0; i--) {
 c001f58:	4b7a      	ldr	r3, [pc, #488]	@ (c002144 <__acle_se_SECURE_SMARM+0x228>)
 c001f5a:	f507 1280 	add.w	r2, r7, #1048576	@ 0x100000
 c001f5e:	f102 021c 	add.w	r2, r2, #28
 c001f62:	6013      	str	r3, [r2, #0]
 c001f64:	e051      	b.n	c00200a <__acle_se_SECURE_SMARM+0xee>

	int j = rand() % (i + 1);
 c001f66:	f002 f845 	bl	c003ff4 <rand>
 c001f6a:	4602      	mov	r2, r0
 c001f6c:	f507 1380 	add.w	r3, r7, #1048576	@ 0x100000
 c001f70:	f103 031c 	add.w	r3, r3, #28
 c001f74:	681b      	ldr	r3, [r3, #0]
 c001f76:	3301      	adds	r3, #1
 c001f78:	fb92 f1f3 	sdiv	r1, r2, r3
 c001f7c:	fb01 f303 	mul.w	r3, r1, r3
 c001f80:	1ad3      	subs	r3, r2, r3
 c001f82:	f107 1210 	add.w	r2, r7, #1048592	@ 0x100010
 c001f86:	6013      	str	r3, [r2, #0]

	int tmp = indices[i];
 c001f88:	f107 0320 	add.w	r3, r7, #32
 c001f8c:	461a      	mov	r2, r3
 c001f8e:	f507 1380 	add.w	r3, r7, #1048576	@ 0x100000
 c001f92:	f103 031c 	add.w	r3, r3, #28
 c001f96:	681b      	ldr	r3, [r3, #0]
 c001f98:	009b      	lsls	r3, r3, #2
 c001f9a:	4413      	add	r3, r2
 c001f9c:	f853 3c14 	ldr.w	r3, [r3, #-20]
 c001fa0:	f507 1280 	add.w	r2, r7, #1048576	@ 0x100000
 c001fa4:	f102 020c 	add.w	r2, r2, #12
 c001fa8:	6013      	str	r3, [r2, #0]

	indices[i] = indices[j];
 c001faa:	f107 0320 	add.w	r3, r7, #32
 c001fae:	461a      	mov	r2, r3
 c001fb0:	f107 1310 	add.w	r3, r7, #1048592	@ 0x100010
 c001fb4:	681b      	ldr	r3, [r3, #0]
 c001fb6:	009b      	lsls	r3, r3, #2
 c001fb8:	4413      	add	r3, r2
 c001fba:	f853 2c14 	ldr.w	r2, [r3, #-20]
 c001fbe:	f107 0320 	add.w	r3, r7, #32
 c001fc2:	4619      	mov	r1, r3
 c001fc4:	f507 1380 	add.w	r3, r7, #1048576	@ 0x100000
 c001fc8:	f103 031c 	add.w	r3, r3, #28
 c001fcc:	681b      	ldr	r3, [r3, #0]
 c001fce:	009b      	lsls	r3, r3, #2
 c001fd0:	440b      	add	r3, r1
 c001fd2:	f843 2c14 	str.w	r2, [r3, #-20]

	indices[j] = tmp;
 c001fd6:	f107 0320 	add.w	r3, r7, #32
 c001fda:	461a      	mov	r2, r3
 c001fdc:	f107 1310 	add.w	r3, r7, #1048592	@ 0x100010
 c001fe0:	681b      	ldr	r3, [r3, #0]
 c001fe2:	009b      	lsls	r3, r3, #2
 c001fe4:	4413      	add	r3, r2
 c001fe6:	f507 1280 	add.w	r2, r7, #1048576	@ 0x100000
 c001fea:	f102 020c 	add.w	r2, r2, #12
 c001fee:	6812      	ldr	r2, [r2, #0]
 c001ff0:	f843 2c14 	str.w	r2, [r3, #-20]
	for (int i = TOTAL_SIZE - 1; i > 0; i--) {
 c001ff4:	f507 1380 	add.w	r3, r7, #1048576	@ 0x100000
 c001ff8:	f103 031c 	add.w	r3, r3, #28
 c001ffc:	681b      	ldr	r3, [r3, #0]
 c001ffe:	3b01      	subs	r3, #1
 c002000:	f507 1280 	add.w	r2, r7, #1048576	@ 0x100000
 c002004:	f102 021c 	add.w	r2, r2, #28
 c002008:	6013      	str	r3, [r2, #0]
 c00200a:	f507 1380 	add.w	r3, r7, #1048576	@ 0x100000
 c00200e:	f103 031c 	add.w	r3, r3, #28
 c002012:	681b      	ldr	r3, [r3, #0]
 c002014:	2b00      	cmp	r3, #0
 c002016:	dca6      	bgt.n	c001f66 <__acle_se_SECURE_SMARM+0x4a>

	}

	hmac_sha256_initialize(&hmac, key, strlen((const char )key));
 c002018:	4b4b      	ldr	r3, [pc, #300]	@ (c002148 <__acle_se_SECURE_SMARM+0x22c>)
 c00201a:	b2db      	uxtb	r3, r3
 c00201c:	4618      	mov	r0, r3
 c00201e:	f7fe f90b 	bl	c000238 <strlen>
 c002022:	4603      	mov	r3, r0
 c002024:	461a      	mov	r2, r3
 c002026:	4948      	ldr	r1, [pc, #288]	@ (c002148 <__acle_se_SECURE_SMARM+0x22c>)
 c002028:	4848      	ldr	r0, [pc, #288]	@ (c00214c <__acle_se_SECURE_SMARM+0x230>)
 c00202a:	f7ff f86d 	bl	c001108 <hmac_sha256_initialize>

	for (int i = 0; i < BLOCKS; i++) {
 c00202e:	2300      	movs	r3, #0
 c002030:	f507 1280 	add.w	r2, r7, #1048576	@ 0x100000
 c002034:	f102 0218 	add.w	r2, r2, #24
 c002038:	6013      	str	r3, [r2, #0]
 c00203a:	e029      	b.n	c002090 <__acle_se_SECURE_SMARM+0x174>

	const uint8_t *block = &real_memory[indices[i] * BLOCK_SIZE];
 c00203c:	4b44      	ldr	r3, [pc, #272]	@ (c002150 <__acle_se_SECURE_SMARM+0x234>)
 c00203e:	681a      	ldr	r2, [r3, #0]
 c002040:	f107 0320 	add.w	r3, r7, #32
 c002044:	4619      	mov	r1, r3
 c002046:	f507 1380 	add.w	r3, r7, #1048576	@ 0x100000
 c00204a:	f103 0318 	add.w	r3, r3, #24
 c00204e:	681b      	ldr	r3, [r3, #0]
 c002050:	009b      	lsls	r3, r3, #2
 c002052:	440b      	add	r3, r1
 c002054:	f853 3c14 	ldr.w	r3, [r3, #-20]
 c002058:	025b      	lsls	r3, r3, #9
 c00205a:	4413      	add	r3, r2
 c00205c:	f507 1280 	add.w	r2, r7, #1048576	@ 0x100000
 c002060:	f102 0214 	add.w	r2, r2, #20
 c002064:	6013      	str	r3, [r2, #0]

	//	        __disable_irq();

	hmac_sha256_update(&hmac, block, BLOCK_SIZE);
 c002066:	f44f 7200 	mov.w	r2, #512	@ 0x200
 c00206a:	f507 1380 	add.w	r3, r7, #1048576	@ 0x100000
 c00206e:	f103 0314 	add.w	r3, r3, #20
 c002072:	6819      	ldr	r1, [r3, #0]
 c002074:	4835      	ldr	r0, [pc, #212]	@ (c00214c <__acle_se_SECURE_SMARM+0x230>)
 c002076:	f7ff f8b7 	bl	c0011e8 <hmac_sha256_update>
	for (int i = 0; i < BLOCKS; i++) {
 c00207a:	f507 1380 	add.w	r3, r7, #1048576	@ 0x100000
 c00207e:	f103 0318 	add.w	r3, r3, #24
 c002082:	681b      	ldr	r3, [r3, #0]
 c002084:	3301      	adds	r3, #1
 c002086:	f507 1280 	add.w	r2, r7, #1048576	@ 0x100000
 c00208a:	f102 0218 	add.w	r2, r2, #24
 c00208e:	6013      	str	r3, [r2, #0]
 c002090:	f507 1380 	add.w	r3, r7, #1048576	@ 0x100000
 c002094:	f103 0318 	add.w	r3, r3, #24
 c002098:	681b      	ldr	r3, [r3, #0]
 c00209a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 c00209e:	dbcd      	blt.n	c00203c <__acle_se_SECURE_SMARM+0x120>



	}

	hmac_sha256_finalize(&hmac, NULL, 0);
 c0020a0:	2200      	movs	r2, #0
 c0020a2:	2100      	movs	r1, #0
 c0020a4:	4829      	ldr	r0, [pc, #164]	@ (c00214c <__acle_se_SECURE_SMARM+0x230>)
 c0020a6:	f7ff f8b0 	bl	c00120a <hmac_sha256_finalize>

	memcpy(output_digest,hmac.digest, SHA256_DIGEST_SIZE);
 c0020aa:	f107 0320 	add.w	r3, r7, #32
 c0020ae:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 c0020b2:	4a26      	ldr	r2, [pc, #152]	@ (c00214c <__acle_se_SECURE_SMARM+0x230>)
 c0020b4:	461c      	mov	r4, r3
 c0020b6:	4615      	mov	r5, r2
 c0020b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 c0020ba:	6020      	str	r0, [r4, #0]
 c0020bc:	6061      	str	r1, [r4, #4]
 c0020be:	60a2      	str	r2, [r4, #8]
 c0020c0:	60e3      	str	r3, [r4, #12]
 c0020c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 c0020c4:	6120      	str	r0, [r4, #16]
 c0020c6:	6161      	str	r1, [r4, #20]
 c0020c8:	61a2      	str	r2, [r4, #24]
 c0020ca:	61e3      	str	r3, [r4, #28]
 c0020cc:	e000      	b.n	c0020d0 <__acle_se_SECURE_SMARM+0x1b4>
	if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c0020ce:	bf00      	nop
}
 c0020d0:	f507 1780 	add.w	r7, r7, #1048576	@ 0x100000
 c0020d4:	3720      	adds	r7, #32
 c0020d6:	46bd      	mov	sp, r7
 c0020d8:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 c0020dc:	4670      	mov	r0, lr
 c0020de:	4671      	mov	r1, lr
 c0020e0:	4672      	mov	r2, lr
 c0020e2:	4673      	mov	r3, lr
 c0020e4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c0020e8:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c0020ec:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c0020f0:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c0020f4:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c0020f8:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c0020fc:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c002100:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c002104:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c002108:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c00210c:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c002110:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c002114:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c002118:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c00211c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c002120:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c002124:	f38e 8c00 	msr	CPSR_fs, lr
 c002128:	b410      	push	{r4}
 c00212a:	eef1 ca10 	vmrs	ip, fpscr
 c00212e:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c002132:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c002136:	ea0c 0c04 	and.w	ip, ip, r4
 c00213a:	eee1 ca10 	vmsr	fpscr, ip
 c00213e:	bc10      	pop	{r4}
 c002140:	46f4      	mov	ip, lr
 c002142:	4774      	bxns	lr
 c002144:	0003ffff 	.word	0x0003ffff
 c002148:	0c005158 	.word	0x0c005158
 c00214c:	300001b0 	.word	0x300001b0
 c002150:	30000000 	.word	0x30000000

0c002154 <__acle_se_SECURE_LinearHMAC>:

__attribute__((cmse_nonsecure_entry))
void SECURE_LinearHMAC(uint8_t *output_digest, size_t maxlen)
{
 c002154:	b5b0      	push	{r4, r5, r7, lr}
 c002156:	b086      	sub	sp, #24
 c002158:	af00      	add	r7, sp, #0
 c00215a:	6078      	str	r0, [r7, #4]
 c00215c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 c00215e:	b672      	cpsid	i
}
 c002160:	bf00      	nop


    __disable_irq();
    if (!output_digest || maxlen < SHA256_DIGEST_SIZE) {
 c002162:	687b      	ldr	r3, [r7, #4]
 c002164:	2b00      	cmp	r3, #0
 c002166:	d002      	beq.n	c00216e <__acle_se_SECURE_LinearHMAC+0x1a>
 c002168:	683b      	ldr	r3, [r7, #0]
 c00216a:	2b1f      	cmp	r3, #31
 c00216c:	d802      	bhi.n	c002174 <__acle_se_SECURE_LinearHMAC+0x20>
  __ASM volatile ("cpsie i" : : : "memory");
 c00216e:	b662      	cpsie	i
}
 c002170:	bf00      	nop
        __enable_irq();
        return;
 c002172:	e040      	b.n	c0021f6 <__acle_se_SECURE_LinearHMAC+0xa2>
    }

    // Optional: Fill real_memory with known data for consistent testing
    for (int i = 0; i < TOTAL_SIZE; i++) {
 c002174:	2300      	movs	r3, #0
 c002176:	617b      	str	r3, [r7, #20]
 c002178:	e009      	b.n	c00218e <__acle_se_SECURE_LinearHMAC+0x3a>
        real_memory[i] = i & 0xFF;  // test pattern
 c00217a:	4b3b      	ldr	r3, [pc, #236]	@ (c002268 <__acle_se_SECURE_LinearHMAC+0x114>)
 c00217c:	681a      	ldr	r2, [r3, #0]
 c00217e:	697b      	ldr	r3, [r7, #20]
 c002180:	4413      	add	r3, r2
 c002182:	697a      	ldr	r2, [r7, #20]
 c002184:	b2d2      	uxtb	r2, r2
 c002186:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < TOTAL_SIZE; i++) {
 c002188:	697b      	ldr	r3, [r7, #20]
 c00218a:	3301      	adds	r3, #1
 c00218c:	617b      	str	r3, [r7, #20]
 c00218e:	697b      	ldr	r3, [r7, #20]
 c002190:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 c002194:	dbf1      	blt.n	c00217a <__acle_se_SECURE_LinearHMAC+0x26>
    }

    hmac_sha256_initialize(&hmac, key, strlen((const char *)key));
 c002196:	220e      	movs	r2, #14
 c002198:	4934      	ldr	r1, [pc, #208]	@ (c00226c <__acle_se_SECURE_LinearHMAC+0x118>)
 c00219a:	4835      	ldr	r0, [pc, #212]	@ (c002270 <__acle_se_SECURE_LinearHMAC+0x11c>)
 c00219c:	f7fe ffb4 	bl	c001108 <hmac_sha256_initialize>

    // Process blocks sequentially (not shuffled)
    for (int i = 0; i < BLOCKS; i++) {
 c0021a0:	2300      	movs	r3, #0
 c0021a2:	613b      	str	r3, [r7, #16]
 c0021a4:	e00e      	b.n	c0021c4 <__acle_se_SECURE_LinearHMAC+0x70>
        const uint8_t *block = &real_memory[i * BLOCK_SIZE];
 c0021a6:	4b30      	ldr	r3, [pc, #192]	@ (c002268 <__acle_se_SECURE_LinearHMAC+0x114>)
 c0021a8:	681b      	ldr	r3, [r3, #0]
 c0021aa:	693a      	ldr	r2, [r7, #16]
 c0021ac:	0252      	lsls	r2, r2, #9
 c0021ae:	4413      	add	r3, r2
 c0021b0:	60fb      	str	r3, [r7, #12]
        hmac_sha256_update(&hmac, block, BLOCK_SIZE);
 c0021b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 c0021b6:	68f9      	ldr	r1, [r7, #12]
 c0021b8:	482d      	ldr	r0, [pc, #180]	@ (c002270 <__acle_se_SECURE_LinearHMAC+0x11c>)
 c0021ba:	f7ff f815 	bl	c0011e8 <hmac_sha256_update>
    for (int i = 0; i < BLOCKS; i++) {
 c0021be:	693b      	ldr	r3, [r7, #16]
 c0021c0:	3301      	adds	r3, #1
 c0021c2:	613b      	str	r3, [r7, #16]
 c0021c4:	693b      	ldr	r3, [r7, #16]
 c0021c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 c0021ca:	dbec      	blt.n	c0021a6 <__acle_se_SECURE_LinearHMAC+0x52>
    }

    hmac_sha256_finalize(&hmac, NULL, 0);
 c0021cc:	2200      	movs	r2, #0
 c0021ce:	2100      	movs	r1, #0
 c0021d0:	4827      	ldr	r0, [pc, #156]	@ (c002270 <__acle_se_SECURE_LinearHMAC+0x11c>)
 c0021d2:	f7ff f81a 	bl	c00120a <hmac_sha256_finalize>
    memcpy(output_digest, hmac.digest, SHA256_DIGEST_SIZE);
 c0021d6:	687b      	ldr	r3, [r7, #4]
 c0021d8:	4a25      	ldr	r2, [pc, #148]	@ (c002270 <__acle_se_SECURE_LinearHMAC+0x11c>)
 c0021da:	461c      	mov	r4, r3
 c0021dc:	4615      	mov	r5, r2
 c0021de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 c0021e0:	6020      	str	r0, [r4, #0]
 c0021e2:	6061      	str	r1, [r4, #4]
 c0021e4:	60a2      	str	r2, [r4, #8]
 c0021e6:	60e3      	str	r3, [r4, #12]
 c0021e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 c0021ea:	6120      	str	r0, [r4, #16]
 c0021ec:	6161      	str	r1, [r4, #20]
 c0021ee:	61a2      	str	r2, [r4, #24]
 c0021f0:	61e3      	str	r3, [r4, #28]
  __ASM volatile ("cpsie i" : : : "memory");
 c0021f2:	b662      	cpsie	i
}
 c0021f4:	bf00      	nop


    __enable_irq();
}
 c0021f6:	3718      	adds	r7, #24
 c0021f8:	46bd      	mov	sp, r7
 c0021fa:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 c0021fe:	4670      	mov	r0, lr
 c002200:	4671      	mov	r1, lr
 c002202:	4672      	mov	r2, lr
 c002204:	4673      	mov	r3, lr
 c002206:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c00220a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c00220e:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c002212:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c002216:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c00221a:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c00221e:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c002222:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c002226:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c00222a:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c00222e:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c002232:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c002236:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c00223a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c00223e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c002242:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c002246:	f38e 8c00 	msr	CPSR_fs, lr
 c00224a:	b410      	push	{r4}
 c00224c:	eef1 ca10 	vmrs	ip, fpscr
 c002250:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c002254:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c002258:	ea0c 0c04 	and.w	ip, ip, r4
 c00225c:	eee1 ca10 	vmsr	fpscr, ip
 c002260:	bc10      	pop	{r4}
 c002262:	46f4      	mov	ip, lr
 c002264:	4774      	bxns	lr
 c002266:	bf00      	nop
 c002268:	30000000 	.word	0x30000000
 c00226c:	0c005158 	.word	0x0c005158
 c002270:	300001b0 	.word	0x300001b0

0c002274 <__acle_se_SECURE_TEST>:


__attribute__((cmse_nonsecure_entry))
void SECURE_TEST(uint8_t *output_digest, size_t maxlen)
{
 c002274:	b5b0      	push	{r4, r5, r7, lr}
 c002276:	f6ad 0d28 	subw	sp, sp, #2088	@ 0x828
 c00227a:	af00      	add	r7, sp, #0
 c00227c:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 c002280:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 c002284:	6018      	str	r0, [r3, #0]
 c002286:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 c00228a:	f6a3 0328 	subw	r3, r3, #2088	@ 0x828
 c00228e:	6019      	str	r1, [r3, #0]
	 if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c002290:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 c002294:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 c002298:	681b      	ldr	r3, [r3, #0]
 c00229a:	2b00      	cmp	r3, #0
 c00229c:	f000 80b9 	beq.w	c002412 <__acle_se_SECURE_TEST+0x19e>
 c0022a0:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 c0022a4:	f6a3 0328 	subw	r3, r3, #2088	@ 0x828
 c0022a8:	681b      	ldr	r3, [r3, #0]
 c0022aa:	2b1f      	cmp	r3, #31
 c0022ac:	f240 80b1 	bls.w	c002412 <__acle_se_SECURE_TEST+0x19e>

	    // Fill real_memory if ( linear)
	    for (int i = 0; i < TOTAL_SIZE * BLOCK_SIZE; i++) {
 c0022b0:	2300      	movs	r3, #0
 c0022b2:	f8c7 3824 	str.w	r3, [r7, #2084]	@ 0x824
 c0022b6:	e00d      	b.n	c0022d4 <__acle_se_SECURE_TEST+0x60>
	        real_memory[i] = i & 0xFF;
 c0022b8:	4b73      	ldr	r3, [pc, #460]	@ (c002488 <__acle_se_SECURE_TEST+0x214>)
 c0022ba:	681a      	ldr	r2, [r3, #0]
 c0022bc:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 c0022c0:	4413      	add	r3, r2
 c0022c2:	f8d7 2824 	ldr.w	r2, [r7, #2084]	@ 0x824
 c0022c6:	b2d2      	uxtb	r2, r2
 c0022c8:	701a      	strb	r2, [r3, #0]
	    for (int i = 0; i < TOTAL_SIZE * BLOCK_SIZE; i++) {
 c0022ca:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 c0022ce:	3301      	adds	r3, #1
 c0022d0:	f8c7 3824 	str.w	r3, [r7, #2084]	@ 0x824
 c0022d4:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 c0022d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 c0022dc:	dbec      	blt.n	c0022b8 <__acle_se_SECURE_TEST+0x44>
	    }

	    // 1. Initialize indices
	    int indices[BLOCKS];
	    for (int i = 0; i < BLOCKS; i++) indices[i] = i;
 c0022de:	2300      	movs	r3, #0
 c0022e0:	f8c7 3820 	str.w	r3, [r7, #2080]	@ 0x820
 c0022e4:	e00e      	b.n	c002304 <__acle_se_SECURE_TEST+0x90>
 c0022e6:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 c0022ea:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 c0022ee:	f8d7 2820 	ldr.w	r2, [r7, #2080]	@ 0x820
 c0022f2:	f8d7 1820 	ldr.w	r1, [r7, #2080]	@ 0x820
 c0022f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 c0022fa:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 c0022fe:	3301      	adds	r3, #1
 c002300:	f8c7 3820 	str.w	r3, [r7, #2080]	@ 0x820
 c002304:	f8d7 3820 	ldr.w	r3, [r7, #2080]	@ 0x820
 c002308:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 c00230c:	dbeb      	blt.n	c0022e6 <__acle_se_SECURE_TEST+0x72>

	    srand(42);
 c00230e:	202a      	movs	r0, #42	@ 0x2a
 c002310:	f001 fe42 	bl	c003f98 <srand>

	    // 2. Shuffle indices
	    for (int i = BLOCKS - 1; i > 0; i--) {
 c002314:	f240 13ff 	movw	r3, #511	@ 0x1ff
 c002318:	f8c7 381c 	str.w	r3, [r7, #2076]	@ 0x81c
 c00231c:	e035      	b.n	c00238a <__acle_se_SECURE_TEST+0x116>
	        int j = rand() % (i + 1);
 c00231e:	f001 fe69 	bl	c003ff4 <rand>
 c002322:	4602      	mov	r2, r0
 c002324:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 c002328:	3301      	adds	r3, #1
 c00232a:	fb92 f1f3 	sdiv	r1, r2, r3
 c00232e:	fb01 f303 	mul.w	r3, r1, r3
 c002332:	1ad3      	subs	r3, r2, r3
 c002334:	f8c7 3810 	str.w	r3, [r7, #2064]	@ 0x810
	        int tmp = indices[i];
 c002338:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 c00233c:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 c002340:	f8d7 281c 	ldr.w	r2, [r7, #2076]	@ 0x81c
 c002344:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 c002348:	f8c7 380c 	str.w	r3, [r7, #2060]	@ 0x80c
	        indices[i] = indices[j];
 c00234c:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 c002350:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 c002354:	f8d7 2810 	ldr.w	r2, [r7, #2064]	@ 0x810
 c002358:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 c00235c:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 c002360:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 c002364:	f8d7 281c 	ldr.w	r2, [r7, #2076]	@ 0x81c
 c002368:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	        indices[j] = tmp;
 c00236c:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 c002370:	f6a3 031c 	subw	r3, r3, #2076	@ 0x81c
 c002374:	f8d7 2810 	ldr.w	r2, [r7, #2064]	@ 0x810
 c002378:	f8d7 180c 	ldr.w	r1, [r7, #2060]	@ 0x80c
 c00237c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	    for (int i = BLOCKS - 1; i > 0; i--) {
 c002380:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 c002384:	3b01      	subs	r3, #1
 c002386:	f8c7 381c 	str.w	r3, [r7, #2076]	@ 0x81c
 c00238a:	f8d7 381c 	ldr.w	r3, [r7, #2076]	@ 0x81c
 c00238e:	2b00      	cmp	r3, #0
 c002390:	dcc5      	bgt.n	c00231e <__acle_se_SECURE_TEST+0xaa>
	    }

	    hmac_sha256_initialize(&hmac, key, strlen((const char *)key));
 c002392:	220e      	movs	r2, #14
 c002394:	493d      	ldr	r1, [pc, #244]	@ (c00248c <__acle_se_SECURE_TEST+0x218>)
 c002396:	483e      	ldr	r0, [pc, #248]	@ (c002490 <__acle_se_SECURE_TEST+0x21c>)
 c002398:	f7fe feb6 	bl	c001108 <hmac_sha256_initialize>

	    for (int i = 0; i < BLOCKS; i++) {
 c00239c:	2300      	movs	r3, #0
 c00239e:	f8c7 3818 	str.w	r3, [r7, #2072]	@ 0x818
 c0023a2:	e019      	b.n	c0023d8 <__acle_se_SECURE_TEST+0x164>
	        const uint8_t *block = &real_memory[indices[i] * BLOCK_SIZE];
 c0023a4:	4b38      	ldr	r3, [pc, #224]	@ (c002488 <__acle_se_SECURE_TEST+0x214>)
 c0023a6:	681b      	ldr	r3, [r3, #0]
 c0023a8:	f607 0228 	addw	r2, r7, #2088	@ 0x828
 c0023ac:	f6a2 021c 	subw	r2, r2, #2076	@ 0x81c
 c0023b0:	f8d7 1818 	ldr.w	r1, [r7, #2072]	@ 0x818
 c0023b4:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 c0023b8:	0252      	lsls	r2, r2, #9
 c0023ba:	4413      	add	r3, r2
 c0023bc:	f8c7 3814 	str.w	r3, [r7, #2068]	@ 0x814
	        hmac_sha256_update(&hmac, block, BLOCK_SIZE);
 c0023c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 c0023c4:	f8d7 1814 	ldr.w	r1, [r7, #2068]	@ 0x814
 c0023c8:	4831      	ldr	r0, [pc, #196]	@ (c002490 <__acle_se_SECURE_TEST+0x21c>)
 c0023ca:	f7fe ff0d 	bl	c0011e8 <hmac_sha256_update>
	    for (int i = 0; i < BLOCKS; i++) {
 c0023ce:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 c0023d2:	3301      	adds	r3, #1
 c0023d4:	f8c7 3818 	str.w	r3, [r7, #2072]	@ 0x818
 c0023d8:	f8d7 3818 	ldr.w	r3, [r7, #2072]	@ 0x818
 c0023dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 c0023e0:	dbe0      	blt.n	c0023a4 <__acle_se_SECURE_TEST+0x130>
	    }

	    hmac_sha256_finalize(&hmac, NULL, 0);
 c0023e2:	2200      	movs	r2, #0
 c0023e4:	2100      	movs	r1, #0
 c0023e6:	482a      	ldr	r0, [pc, #168]	@ (c002490 <__acle_se_SECURE_TEST+0x21c>)
 c0023e8:	f7fe ff0f 	bl	c00120a <hmac_sha256_finalize>
	    memcpy(output_digest, hmac.digest, SHA256_DIGEST_SIZE);
 c0023ec:	f607 0328 	addw	r3, r7, #2088	@ 0x828
 c0023f0:	f6a3 0324 	subw	r3, r3, #2084	@ 0x824
 c0023f4:	681b      	ldr	r3, [r3, #0]
 c0023f6:	4a26      	ldr	r2, [pc, #152]	@ (c002490 <__acle_se_SECURE_TEST+0x21c>)
 c0023f8:	461c      	mov	r4, r3
 c0023fa:	4615      	mov	r5, r2
 c0023fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 c0023fe:	6020      	str	r0, [r4, #0]
 c002400:	6061      	str	r1, [r4, #4]
 c002402:	60a2      	str	r2, [r4, #8]
 c002404:	60e3      	str	r3, [r4, #12]
 c002406:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 c002408:	6120      	str	r0, [r4, #16]
 c00240a:	6161      	str	r1, [r4, #20]
 c00240c:	61a2      	str	r2, [r4, #24]
 c00240e:	61e3      	str	r3, [r4, #28]
 c002410:	e000      	b.n	c002414 <__acle_se_SECURE_TEST+0x1a0>
	 if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c002412:	bf00      	nop
}
 c002414:	f607 0728 	addw	r7, r7, #2088	@ 0x828
 c002418:	46bd      	mov	sp, r7
 c00241a:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 c00241e:	4670      	mov	r0, lr
 c002420:	4671      	mov	r1, lr
 c002422:	4672      	mov	r2, lr
 c002424:	4673      	mov	r3, lr
 c002426:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c00242a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c00242e:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c002432:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c002436:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c00243a:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c00243e:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c002442:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c002446:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c00244a:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c00244e:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c002452:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c002456:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c00245a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c00245e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c002462:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c002466:	f38e 8c00 	msr	CPSR_fs, lr
 c00246a:	b410      	push	{r4}
 c00246c:	eef1 ca10 	vmrs	ip, fpscr
 c002470:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c002474:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c002478:	ea0c 0c04 	and.w	ip, ip, r4
 c00247c:	eee1 ca10 	vmsr	fpscr, ip
 c002480:	bc10      	pop	{r4}
 c002482:	46f4      	mov	ip, lr
 c002484:	4774      	bxns	lr
 c002486:	bf00      	nop
 c002488:	30000000 	.word	0x30000000
 c00248c:	0c005158 	.word	0x0c005158
 c002490:	300001b0 	.word	0x300001b0

0c002494 <__acle_se_SECURE_FillTest>:



__attribute__((cmse_nonsecure_entry))
void SECURE_FillTest(uint8_t *buffer, size_t len)
{
 c002494:	b580      	push	{r7, lr}
 c002496:	b082      	sub	sp, #8
 c002498:	af00      	add	r7, sp, #0
 c00249a:	6078      	str	r0, [r7, #4]
 c00249c:	6039      	str	r1, [r7, #0]

	BSP_LED_Toggle(LED1);
 c00249e:	2000      	movs	r0, #0
 c0024a0:	f000 fa5e 	bl	c002960 <BSP_LED_Toggle>

    if (!buffer || len < 4) return;
 c0024a4:	687b      	ldr	r3, [r7, #4]
 c0024a6:	2b00      	cmp	r3, #0
 c0024a8:	d012      	beq.n	c0024d0 <__acle_se_SECURE_FillTest+0x3c>
 c0024aa:	683b      	ldr	r3, [r7, #0]
 c0024ac:	2b03      	cmp	r3, #3
 c0024ae:	d90f      	bls.n	c0024d0 <__acle_se_SECURE_FillTest+0x3c>

    buffer[0] = 0xDE;
 c0024b0:	687b      	ldr	r3, [r7, #4]
 c0024b2:	22de      	movs	r2, #222	@ 0xde
 c0024b4:	701a      	strb	r2, [r3, #0]
    buffer[1] = 0xAD;
 c0024b6:	687b      	ldr	r3, [r7, #4]
 c0024b8:	3301      	adds	r3, #1
 c0024ba:	22ad      	movs	r2, #173	@ 0xad
 c0024bc:	701a      	strb	r2, [r3, #0]
    buffer[2] = 0xBE;
 c0024be:	687b      	ldr	r3, [r7, #4]
 c0024c0:	3302      	adds	r3, #2
 c0024c2:	22be      	movs	r2, #190	@ 0xbe
 c0024c4:	701a      	strb	r2, [r3, #0]
    buffer[3] = 0xEF;
 c0024c6:	687b      	ldr	r3, [r7, #4]
 c0024c8:	3303      	adds	r3, #3
 c0024ca:	22ef      	movs	r2, #239	@ 0xef
 c0024cc:	701a      	strb	r2, [r3, #0]
 c0024ce:	e000      	b.n	c0024d2 <__acle_se_SECURE_FillTest+0x3e>
    if (!buffer || len < 4) return;
 c0024d0:	bf00      	nop
}
 c0024d2:	3708      	adds	r7, #8
 c0024d4:	46bd      	mov	sp, r7
 c0024d6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c0024da:	4670      	mov	r0, lr
 c0024dc:	4671      	mov	r1, lr
 c0024de:	4672      	mov	r2, lr
 c0024e0:	4673      	mov	r3, lr
 c0024e2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c0024e6:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c0024ea:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c0024ee:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c0024f2:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c0024f6:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c0024fa:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c0024fe:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c002502:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c002506:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c00250a:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c00250e:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c002512:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c002516:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c00251a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c00251e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c002522:	f38e 8c00 	msr	CPSR_fs, lr
 c002526:	b410      	push	{r4}
 c002528:	eef1 ca10 	vmrs	ip, fpscr
 c00252c:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c002530:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c002534:	ea0c 0c04 	and.w	ip, ip, r4
 c002538:	eee1 ca10 	vmsr	fpscr, ip
 c00253c:	bc10      	pop	{r4}
 c00253e:	46f4      	mov	ip, lr
 c002540:	4774      	bxns	lr
	...

0c002544 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 c002544:	b580      	push	{r7, lr}
 c002546:	b084      	sub	sp, #16
 c002548:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 c00254a:	4b19      	ldr	r3, [pc, #100]	@ (c0025b0 <HAL_MspInit+0x6c>)
 c00254c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 c00254e:	4a18      	ldr	r2, [pc, #96]	@ (c0025b0 <HAL_MspInit+0x6c>)
 c002550:	f043 0301 	orr.w	r3, r3, #1
 c002554:	6613      	str	r3, [r2, #96]	@ 0x60
 c002556:	4b16      	ldr	r3, [pc, #88]	@ (c0025b0 <HAL_MspInit+0x6c>)
 c002558:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 c00255a:	f003 0301 	and.w	r3, r3, #1
 c00255e:	60fb      	str	r3, [r7, #12]
 c002560:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_PWR_CLK_ENABLE();
 c002562:	4b13      	ldr	r3, [pc, #76]	@ (c0025b0 <HAL_MspInit+0x6c>)
 c002564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 c002566:	4a12      	ldr	r2, [pc, #72]	@ (c0025b0 <HAL_MspInit+0x6c>)
 c002568:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 c00256c:	6593      	str	r3, [r2, #88]	@ 0x58
 c00256e:	4b10      	ldr	r3, [pc, #64]	@ (c0025b0 <HAL_MspInit+0x6c>)
 c002570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 c002572:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 c002576:	60bb      	str	r3, [r7, #8]
 c002578:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GTZC_CLK_ENABLE();
 c00257a:	4b0d      	ldr	r3, [pc, #52]	@ (c0025b0 <HAL_MspInit+0x6c>)
 c00257c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 c00257e:	4a0c      	ldr	r2, [pc, #48]	@ (c0025b0 <HAL_MspInit+0x6c>)
 c002580:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 c002584:	6493      	str	r3, [r2, #72]	@ 0x48
 c002586:	4b0a      	ldr	r3, [pc, #40]	@ (c0025b0 <HAL_MspInit+0x6c>)
 c002588:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 c00258a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 c00258e:	607b      	str	r3, [r7, #4]
 c002590:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* GTZC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c002592:	2200      	movs	r2, #0
 c002594:	2100      	movs	r1, #0
 c002596:	2008      	movs	r0, #8
 c002598:	f000 fcd7 	bl	c002f4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(GTZC_IRQn);
 c00259c:	2008      	movs	r0, #8
 c00259e:	f000 fcee 	bl	c002f7e <HAL_NVIC_EnableIRQ>

    /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 c0025a2:	f001 f82b 	bl	c0035fc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 c0025a6:	bf00      	nop
 c0025a8:	3710      	adds	r7, #16
 c0025aa:	46bd      	mov	sp, r7
 c0025ac:	bd80      	pop	{r7, pc}
 c0025ae:	bf00      	nop
 c0025b0:	50021000 	.word	0x50021000

0c0025b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 c0025b4:	b480      	push	{r7}
 c0025b6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 c0025b8:	bf00      	nop
 c0025ba:	46bd      	mov	sp, r7
 c0025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0025c0:	4770      	bx	lr

0c0025c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 c0025c2:	b480      	push	{r7}
 c0025c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 c0025c6:	bf00      	nop
 c0025c8:	e7fd      	b.n	c0025c6 <HardFault_Handler+0x4>

0c0025ca <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 c0025ca:	b480      	push	{r7}
 c0025cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 c0025ce:	bf00      	nop
 c0025d0:	e7fd      	b.n	c0025ce <MemManage_Handler+0x4>

0c0025d2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 c0025d2:	b480      	push	{r7}
 c0025d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 c0025d6:	bf00      	nop
 c0025d8:	e7fd      	b.n	c0025d6 <BusFault_Handler+0x4>

0c0025da <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 c0025da:	b480      	push	{r7}
 c0025dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 c0025de:	bf00      	nop
 c0025e0:	e7fd      	b.n	c0025de <UsageFault_Handler+0x4>
	...

0c0025e4 <SecureFault_Handler>:

/**
  * @brief This function handles Secure fault.
  */
void SecureFault_Handler(void)
{
 c0025e4:	b590      	push	{r4, r7, lr}
 c0025e6:	b083      	sub	sp, #12
 c0025e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SecureFault_IRQn 0 */
  funcptr_NS callback_NS; /* non-secure callback function pointer */

  if(pSecureFaultCallback != (funcptr_NS)NULL)
 c0025ea:	4b1c      	ldr	r3, [pc, #112]	@ (c00265c <SecureFault_Handler+0x78>)
 c0025ec:	681b      	ldr	r3, [r3, #0]
 c0025ee:	2b00      	cmp	r3, #0
 c0025f0:	d02f      	beq.n	c002652 <SecureFault_Handler+0x6e>
  {
   /* return function pointer with cleared LSB */
   callback_NS = (funcptr_NS)cmse_nsfptr_create(pSecureFaultCallback);
 c0025f2:	4b1a      	ldr	r3, [pc, #104]	@ (c00265c <SecureFault_Handler+0x78>)
 c0025f4:	681b      	ldr	r3, [r3, #0]
 c0025f6:	f023 0301 	bic.w	r3, r3, #1
 c0025fa:	607b      	str	r3, [r7, #4]

   callback_NS();
 c0025fc:	687b      	ldr	r3, [r7, #4]
 c0025fe:	461c      	mov	r4, r3
 c002600:	0864      	lsrs	r4, r4, #1
 c002602:	0064      	lsls	r4, r4, #1
 c002604:	4620      	mov	r0, r4
 c002606:	4621      	mov	r1, r4
 c002608:	4622      	mov	r2, r4
 c00260a:	4623      	mov	r3, r4
 c00260c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c002610:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c002614:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c002618:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c00261c:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c002620:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c002624:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c002628:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c00262c:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c002630:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c002634:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c002638:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c00263c:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c002640:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c002644:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c002648:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c00264c:	f7fd fdfc 	bl	c000248 <__gnu_cmse_nonsecure_call>
   return ;
 c002650:	e000      	b.n	c002654 <SecureFault_Handler+0x70>
  }
  /* USER CODE END SecureFault_IRQn 0 */
  while (1)
 c002652:	e7fe      	b.n	c002652 <SecureFault_Handler+0x6e>
  {
    /* USER CODE BEGIN W1_SecureFault_IRQn 0 */
    /* USER CODE END W1_SecureFault_IRQn 0 */
  }
}
 c002654:	370c      	adds	r7, #12
 c002656:	46bd      	mov	sp, r7
 c002658:	bd90      	pop	{r4, r7, pc}
 c00265a:	bf00      	nop
 c00265c:	3000009c 	.word	0x3000009c

0c002660 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 c002660:	b480      	push	{r7}
 c002662:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 c002664:	bf00      	nop
 c002666:	46bd      	mov	sp, r7
 c002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00266c:	4770      	bx	lr

0c00266e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 c00266e:	b480      	push	{r7}
 c002670:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 c002672:	bf00      	nop
 c002674:	46bd      	mov	sp, r7
 c002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00267a:	4770      	bx	lr

0c00267c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 c00267c:	b480      	push	{r7}
 c00267e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 c002680:	bf00      	nop
 c002682:	46bd      	mov	sp, r7
 c002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002688:	4770      	bx	lr

0c00268a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 c00268a:	b580      	push	{r7, lr}
 c00268c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 c00268e:	f000 fb5d 	bl	c002d4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 c002692:	bf00      	nop
 c002694:	bd80      	pop	{r7, pc}
	...

0c002698 <GTZC_IRQHandler>:

/**
  * @brief This function handles Global TrustZone controller global interrupt.
  */
void GTZC_IRQHandler(void)
{
 c002698:	b590      	push	{r4, r7, lr}
 c00269a:	b083      	sub	sp, #12
 c00269c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GTZC_IRQn 0 */
  funcptr_NS callback_NS; /* non-secure callback function pointer */
  /* USER CODE END GTZC_IRQn 0 */
  HAL_GTZC_IRQHandler();
 c00269e:	f000 fedf 	bl	c003460 <HAL_GTZC_IRQHandler>
  /* USER CODE BEGIN GTZC_IRQn 1 */
  if(pSecureErrorCallback != (funcptr_NS)NULL)
 c0026a2:	4b1c      	ldr	r3, [pc, #112]	@ (c002714 <GTZC_IRQHandler+0x7c>)
 c0026a4:	681b      	ldr	r3, [r3, #0]
 c0026a6:	2b00      	cmp	r3, #0
 c0026a8:	d02f      	beq.n	c00270a <GTZC_IRQHandler+0x72>
  {
   /* return function pointer with cleared LSB */
   callback_NS = (funcptr_NS)cmse_nsfptr_create(pSecureErrorCallback);
 c0026aa:	4b1a      	ldr	r3, [pc, #104]	@ (c002714 <GTZC_IRQHandler+0x7c>)
 c0026ac:	681b      	ldr	r3, [r3, #0]
 c0026ae:	f023 0301 	bic.w	r3, r3, #1
 c0026b2:	607b      	str	r3, [r7, #4]

   callback_NS();
 c0026b4:	687b      	ldr	r3, [r7, #4]
 c0026b6:	461c      	mov	r4, r3
 c0026b8:	0864      	lsrs	r4, r4, #1
 c0026ba:	0064      	lsls	r4, r4, #1
 c0026bc:	4620      	mov	r0, r4
 c0026be:	4621      	mov	r1, r4
 c0026c0:	4622      	mov	r2, r4
 c0026c2:	4623      	mov	r3, r4
 c0026c4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c0026c8:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c0026cc:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c0026d0:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c0026d4:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c0026d8:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c0026dc:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c0026e0:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c0026e4:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c0026e8:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c0026ec:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c0026f0:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c0026f4:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c0026f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c0026fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c002700:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c002704:	f7fd fda0 	bl	c000248 <__gnu_cmse_nonsecure_call>
  {
    /* Something went wrong in test case */
    while(1);
  }
  /* USER CODE END GTZC_IRQn 1 */
}
 c002708:	e000      	b.n	c00270c <GTZC_IRQHandler+0x74>
    while(1);
 c00270a:	e7fe      	b.n	c00270a <GTZC_IRQHandler+0x72>
}
 c00270c:	370c      	adds	r7, #12
 c00270e:	46bd      	mov	sp, r7
 c002710:	bd90      	pop	{r4, r7, pc}
 c002712:	bf00      	nop
 c002714:	300000a0 	.word	0x300000a0

0c002718 <_getpid>:
 c002718:	b480      	push	{r7}
 c00271a:	af00      	add	r7, sp, #0
 c00271c:	2301      	movs	r3, #1
 c00271e:	4618      	mov	r0, r3
 c002720:	46bd      	mov	sp, r7
 c002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002726:	4770      	bx	lr

0c002728 <_kill>:
 c002728:	b580      	push	{r7, lr}
 c00272a:	b082      	sub	sp, #8
 c00272c:	af00      	add	r7, sp, #0
 c00272e:	6078      	str	r0, [r7, #4]
 c002730:	6039      	str	r1, [r7, #0]
 c002732:	f001 fe13 	bl	c00435c <__errno>
 c002736:	4603      	mov	r3, r0
 c002738:	2216      	movs	r2, #22
 c00273a:	601a      	str	r2, [r3, #0]
 c00273c:	f04f 33ff 	mov.w	r3, #4294967295
 c002740:	4618      	mov	r0, r3
 c002742:	3708      	adds	r7, #8
 c002744:	46bd      	mov	sp, r7
 c002746:	bd80      	pop	{r7, pc}

0c002748 <_exit>:
 c002748:	b580      	push	{r7, lr}
 c00274a:	b082      	sub	sp, #8
 c00274c:	af00      	add	r7, sp, #0
 c00274e:	6078      	str	r0, [r7, #4]
 c002750:	f04f 31ff 	mov.w	r1, #4294967295
 c002754:	6878      	ldr	r0, [r7, #4]
 c002756:	f7ff ffe7 	bl	c002728 <_kill>
 c00275a:	bf00      	nop
 c00275c:	e7fd      	b.n	c00275a <_exit+0x12>

0c00275e <_read>:
 c00275e:	b580      	push	{r7, lr}
 c002760:	b086      	sub	sp, #24
 c002762:	af00      	add	r7, sp, #0
 c002764:	60f8      	str	r0, [r7, #12]
 c002766:	60b9      	str	r1, [r7, #8]
 c002768:	607a      	str	r2, [r7, #4]
 c00276a:	2300      	movs	r3, #0
 c00276c:	617b      	str	r3, [r7, #20]
 c00276e:	e00a      	b.n	c002786 <_read+0x28>
 c002770:	f3af 8000 	nop.w
 c002774:	4601      	mov	r1, r0
 c002776:	68bb      	ldr	r3, [r7, #8]
 c002778:	1c5a      	adds	r2, r3, #1
 c00277a:	60ba      	str	r2, [r7, #8]
 c00277c:	b2ca      	uxtb	r2, r1
 c00277e:	701a      	strb	r2, [r3, #0]
 c002780:	697b      	ldr	r3, [r7, #20]
 c002782:	3301      	adds	r3, #1
 c002784:	617b      	str	r3, [r7, #20]
 c002786:	697a      	ldr	r2, [r7, #20]
 c002788:	687b      	ldr	r3, [r7, #4]
 c00278a:	429a      	cmp	r2, r3
 c00278c:	dbf0      	blt.n	c002770 <_read+0x12>
 c00278e:	687b      	ldr	r3, [r7, #4]
 c002790:	4618      	mov	r0, r3
 c002792:	3718      	adds	r7, #24
 c002794:	46bd      	mov	sp, r7
 c002796:	bd80      	pop	{r7, pc}

0c002798 <_write>:
 c002798:	b580      	push	{r7, lr}
 c00279a:	b086      	sub	sp, #24
 c00279c:	af00      	add	r7, sp, #0
 c00279e:	60f8      	str	r0, [r7, #12]
 c0027a0:	60b9      	str	r1, [r7, #8]
 c0027a2:	607a      	str	r2, [r7, #4]
 c0027a4:	2300      	movs	r3, #0
 c0027a6:	617b      	str	r3, [r7, #20]
 c0027a8:	e009      	b.n	c0027be <_write+0x26>
 c0027aa:	68bb      	ldr	r3, [r7, #8]
 c0027ac:	1c5a      	adds	r2, r3, #1
 c0027ae:	60ba      	str	r2, [r7, #8]
 c0027b0:	781b      	ldrb	r3, [r3, #0]
 c0027b2:	4618      	mov	r0, r3
 c0027b4:	f3af 8000 	nop.w
 c0027b8:	697b      	ldr	r3, [r7, #20]
 c0027ba:	3301      	adds	r3, #1
 c0027bc:	617b      	str	r3, [r7, #20]
 c0027be:	697a      	ldr	r2, [r7, #20]
 c0027c0:	687b      	ldr	r3, [r7, #4]
 c0027c2:	429a      	cmp	r2, r3
 c0027c4:	dbf1      	blt.n	c0027aa <_write+0x12>
 c0027c6:	687b      	ldr	r3, [r7, #4]
 c0027c8:	4618      	mov	r0, r3
 c0027ca:	3718      	adds	r7, #24
 c0027cc:	46bd      	mov	sp, r7
 c0027ce:	bd80      	pop	{r7, pc}

0c0027d0 <_close>:
 c0027d0:	b480      	push	{r7}
 c0027d2:	b083      	sub	sp, #12
 c0027d4:	af00      	add	r7, sp, #0
 c0027d6:	6078      	str	r0, [r7, #4]
 c0027d8:	f04f 33ff 	mov.w	r3, #4294967295
 c0027dc:	4618      	mov	r0, r3
 c0027de:	370c      	adds	r7, #12
 c0027e0:	46bd      	mov	sp, r7
 c0027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0027e6:	4770      	bx	lr

0c0027e8 <_fstat>:
 c0027e8:	b480      	push	{r7}
 c0027ea:	b083      	sub	sp, #12
 c0027ec:	af00      	add	r7, sp, #0
 c0027ee:	6078      	str	r0, [r7, #4]
 c0027f0:	6039      	str	r1, [r7, #0]
 c0027f2:	683b      	ldr	r3, [r7, #0]
 c0027f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 c0027f8:	605a      	str	r2, [r3, #4]
 c0027fa:	2300      	movs	r3, #0
 c0027fc:	4618      	mov	r0, r3
 c0027fe:	370c      	adds	r7, #12
 c002800:	46bd      	mov	sp, r7
 c002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002806:	4770      	bx	lr

0c002808 <_isatty>:
 c002808:	b480      	push	{r7}
 c00280a:	b083      	sub	sp, #12
 c00280c:	af00      	add	r7, sp, #0
 c00280e:	6078      	str	r0, [r7, #4]
 c002810:	2301      	movs	r3, #1
 c002812:	4618      	mov	r0, r3
 c002814:	370c      	adds	r7, #12
 c002816:	46bd      	mov	sp, r7
 c002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00281c:	4770      	bx	lr

0c00281e <_lseek>:
 c00281e:	b480      	push	{r7}
 c002820:	b085      	sub	sp, #20
 c002822:	af00      	add	r7, sp, #0
 c002824:	60f8      	str	r0, [r7, #12]
 c002826:	60b9      	str	r1, [r7, #8]
 c002828:	607a      	str	r2, [r7, #4]
 c00282a:	2300      	movs	r3, #0
 c00282c:	4618      	mov	r0, r3
 c00282e:	3714      	adds	r7, #20
 c002830:	46bd      	mov	sp, r7
 c002832:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002836:	4770      	bx	lr

0c002838 <_sbrk>:
 c002838:	b580      	push	{r7, lr}
 c00283a:	b086      	sub	sp, #24
 c00283c:	af00      	add	r7, sp, #0
 c00283e:	6078      	str	r0, [r7, #4]
 c002840:	4a14      	ldr	r2, [pc, #80]	@ (c002894 <_sbrk+0x5c>)
 c002842:	4b15      	ldr	r3, [pc, #84]	@ (c002898 <_sbrk+0x60>)
 c002844:	1ad3      	subs	r3, r2, r3
 c002846:	617b      	str	r3, [r7, #20]
 c002848:	697b      	ldr	r3, [r7, #20]
 c00284a:	613b      	str	r3, [r7, #16]
 c00284c:	4b13      	ldr	r3, [pc, #76]	@ (c00289c <_sbrk+0x64>)
 c00284e:	681b      	ldr	r3, [r3, #0]
 c002850:	2b00      	cmp	r3, #0
 c002852:	d102      	bne.n	c00285a <_sbrk+0x22>
 c002854:	4b11      	ldr	r3, [pc, #68]	@ (c00289c <_sbrk+0x64>)
 c002856:	4a12      	ldr	r2, [pc, #72]	@ (c0028a0 <_sbrk+0x68>)
 c002858:	601a      	str	r2, [r3, #0]
 c00285a:	4b10      	ldr	r3, [pc, #64]	@ (c00289c <_sbrk+0x64>)
 c00285c:	681a      	ldr	r2, [r3, #0]
 c00285e:	687b      	ldr	r3, [r7, #4]
 c002860:	4413      	add	r3, r2
 c002862:	693a      	ldr	r2, [r7, #16]
 c002864:	429a      	cmp	r2, r3
 c002866:	d207      	bcs.n	c002878 <_sbrk+0x40>
 c002868:	f001 fd78 	bl	c00435c <__errno>
 c00286c:	4603      	mov	r3, r0
 c00286e:	220c      	movs	r2, #12
 c002870:	601a      	str	r2, [r3, #0]
 c002872:	f04f 33ff 	mov.w	r3, #4294967295
 c002876:	e009      	b.n	c00288c <_sbrk+0x54>
 c002878:	4b08      	ldr	r3, [pc, #32]	@ (c00289c <_sbrk+0x64>)
 c00287a:	681b      	ldr	r3, [r3, #0]
 c00287c:	60fb      	str	r3, [r7, #12]
 c00287e:	4b07      	ldr	r3, [pc, #28]	@ (c00289c <_sbrk+0x64>)
 c002880:	681a      	ldr	r2, [r3, #0]
 c002882:	687b      	ldr	r3, [r7, #4]
 c002884:	4413      	add	r3, r2
 c002886:	4a05      	ldr	r2, [pc, #20]	@ (c00289c <_sbrk+0x64>)
 c002888:	6013      	str	r3, [r2, #0]
 c00288a:	68fb      	ldr	r3, [r7, #12]
 c00288c:	4618      	mov	r0, r3
 c00288e:	3718      	adds	r7, #24
 c002890:	46bd      	mov	sp, r7
 c002892:	bd80      	pop	{r7, pc}
 c002894:	30018000 	.word	0x30018000
 c002898:	00000400 	.word	0x00000400
 c00289c:	30001298 	.word	0x30001298
 c0028a0:	30003c08 	.word	0x30003c08

0c0028a4 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 c0028a4:	b580      	push	{r7, lr}
 c0028a6:	b08a      	sub	sp, #40	@ 0x28
 c0028a8:	af00      	add	r7, sp, #0
 c0028aa:	4603      	mov	r3, r0
 c0028ac:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef GPIO_Init;

  /* Enable the GPIO_LED Clock */
  if (Led == LED1)
 c0028ae:	79fb      	ldrb	r3, [r7, #7]
 c0028b0:	2b00      	cmp	r3, #0
 c0028b2:	d10c      	bne.n	c0028ce <BSP_LED_Init+0x2a>
  {
    LED1_GPIO_CLK_ENABLE();
 c0028b4:	4b27      	ldr	r3, [pc, #156]	@ (c002954 <BSP_LED_Init+0xb0>)
 c0028b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c0028b8:	4a26      	ldr	r2, [pc, #152]	@ (c002954 <BSP_LED_Init+0xb0>)
 c0028ba:	f043 0304 	orr.w	r3, r3, #4
 c0028be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 c0028c0:	4b24      	ldr	r3, [pc, #144]	@ (c002954 <BSP_LED_Init+0xb0>)
 c0028c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c0028c4:	f003 0304 	and.w	r3, r3, #4
 c0028c8:	613b      	str	r3, [r7, #16]
 c0028ca:	693b      	ldr	r3, [r7, #16]
 c0028cc:	e01b      	b.n	c002906 <BSP_LED_Init+0x62>
  }
  else if (Led == LED2)
 c0028ce:	79fb      	ldrb	r3, [r7, #7]
 c0028d0:	2b01      	cmp	r3, #1
 c0028d2:	d10c      	bne.n	c0028ee <BSP_LED_Init+0x4a>
  {
    LED2_GPIO_CLK_ENABLE();
 c0028d4:	4b1f      	ldr	r3, [pc, #124]	@ (c002954 <BSP_LED_Init+0xb0>)
 c0028d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c0028d8:	4a1e      	ldr	r2, [pc, #120]	@ (c002954 <BSP_LED_Init+0xb0>)
 c0028da:	f043 0302 	orr.w	r3, r3, #2
 c0028de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 c0028e0:	4b1c      	ldr	r3, [pc, #112]	@ (c002954 <BSP_LED_Init+0xb0>)
 c0028e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c0028e4:	f003 0302 	and.w	r3, r3, #2
 c0028e8:	60fb      	str	r3, [r7, #12]
 c0028ea:	68fb      	ldr	r3, [r7, #12]
 c0028ec:	e00b      	b.n	c002906 <BSP_LED_Init+0x62>
  }
  else /* Led = LED3 */
  {
    LED3_GPIO_CLK_ENABLE();
 c0028ee:	4b19      	ldr	r3, [pc, #100]	@ (c002954 <BSP_LED_Init+0xb0>)
 c0028f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c0028f2:	4a18      	ldr	r2, [pc, #96]	@ (c002954 <BSP_LED_Init+0xb0>)
 c0028f4:	f043 0301 	orr.w	r3, r3, #1
 c0028f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 c0028fa:	4b16      	ldr	r3, [pc, #88]	@ (c002954 <BSP_LED_Init+0xb0>)
 c0028fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c0028fe:	f003 0301 	and.w	r3, r3, #1
 c002902:	60bb      	str	r3, [r7, #8]
 c002904:	68bb      	ldr	r3, [r7, #8]
  }

  /* configure the GPIO_LED pin */
  GPIO_Init.Pin   = LED_PIN[Led];
 c002906:	79fb      	ldrb	r3, [r7, #7]
 c002908:	4a13      	ldr	r2, [pc, #76]	@ (c002958 <BSP_LED_Init+0xb4>)
 c00290a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 c00290e:	617b      	str	r3, [r7, #20]
  GPIO_Init.Mode  = GPIO_MODE_OUTPUT_PP;
 c002910:	2301      	movs	r3, #1
 c002912:	61bb      	str	r3, [r7, #24]
  GPIO_Init.Pull  = GPIO_PULLUP;
 c002914:	2301      	movs	r3, #1
 c002916:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 c002918:	2303      	movs	r3, #3
 c00291a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_Init);
 c00291c:	79fb      	ldrb	r3, [r7, #7]
 c00291e:	4a0f      	ldr	r2, [pc, #60]	@ (c00295c <BSP_LED_Init+0xb8>)
 c002920:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c002924:	f107 0214 	add.w	r2, r7, #20
 c002928:	4611      	mov	r1, r2
 c00292a:	4618      	mov	r0, r3
 c00292c:	f000 fb42 	bl	c002fb4 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 c002930:	79fb      	ldrb	r3, [r7, #7]
 c002932:	4a0a      	ldr	r2, [pc, #40]	@ (c00295c <BSP_LED_Init+0xb8>)
 c002934:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 c002938:	79fb      	ldrb	r3, [r7, #7]
 c00293a:	4a07      	ldr	r2, [pc, #28]	@ (c002958 <BSP_LED_Init+0xb4>)
 c00293c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 c002940:	2200      	movs	r2, #0
 c002942:	4619      	mov	r1, r3
 c002944:	f000 fcb6 	bl	c0032b4 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 c002948:	2300      	movs	r3, #0
}
 c00294a:	4618      	mov	r0, r3
 c00294c:	3728      	adds	r7, #40	@ 0x28
 c00294e:	46bd      	mov	sp, r7
 c002950:	bd80      	pop	{r7, pc}
 c002952:	bf00      	nop
 c002954:	50021000 	.word	0x50021000
 c002958:	30000004 	.word	0x30000004
 c00295c:	3000000c 	.word	0x3000000c

0c002960 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 c002960:	b580      	push	{r7, lr}
 c002962:	b082      	sub	sp, #8
 c002964:	af00      	add	r7, sp, #0
 c002966:	4603      	mov	r3, r0
 c002968:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 c00296a:	79fb      	ldrb	r3, [r7, #7]
 c00296c:	4a07      	ldr	r2, [pc, #28]	@ (c00298c <BSP_LED_Toggle+0x2c>)
 c00296e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 c002972:	79fb      	ldrb	r3, [r7, #7]
 c002974:	4906      	ldr	r1, [pc, #24]	@ (c002990 <BSP_LED_Toggle+0x30>)
 c002976:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 c00297a:	4619      	mov	r1, r3
 c00297c:	4610      	mov	r0, r2
 c00297e:	f000 fcb1 	bl	c0032e4 <HAL_GPIO_TogglePin>
  return BSP_ERROR_NONE;
 c002982:	2300      	movs	r3, #0
}
 c002984:	4618      	mov	r0, r3
 c002986:	3708      	adds	r7, #8
 c002988:	46bd      	mov	sp, r7
 c00298a:	bd80      	pop	{r7, pc}
 c00298c:	3000000c 	.word	0x3000000c
 c002990:	30000004 	.word	0x30000004

0c002994 <TZ_SAU_Setup>:
  \brief   Setup a SAU Region
  \details Writes the region information contained in SAU_Region to the
           registers SAU_RNR, SAU_RBAR, and SAU_RLAR
 */
__STATIC_INLINE void TZ_SAU_Setup (void)
{
 c002994:	b480      	push	{r7}
 c002996:	af00      	add	r7, sp, #0

#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)

  #if defined (SAU_INIT_REGION0) && (SAU_INIT_REGION0 == 1U)
    SAU_INIT_REGION(0);
 c002998:	4b30      	ldr	r3, [pc, #192]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c00299a:	2200      	movs	r2, #0
 c00299c:	609a      	str	r2, [r3, #8]
 c00299e:	4b2f      	ldr	r3, [pc, #188]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c0029a0:	4a2f      	ldr	r2, [pc, #188]	@ (c002a60 <TZ_SAU_Setup+0xcc>)
 c0029a2:	60da      	str	r2, [r3, #12]
 c0029a4:	4b2d      	ldr	r3, [pc, #180]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c0029a6:	4a2f      	ldr	r2, [pc, #188]	@ (c002a64 <TZ_SAU_Setup+0xd0>)
 c0029a8:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION1) && (SAU_INIT_REGION1 == 1U)
    SAU_INIT_REGION(1);
 c0029aa:	4b2c      	ldr	r3, [pc, #176]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c0029ac:	2201      	movs	r2, #1
 c0029ae:	609a      	str	r2, [r3, #8]
 c0029b0:	4b2a      	ldr	r3, [pc, #168]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c0029b2:	4a2d      	ldr	r2, [pc, #180]	@ (c002a68 <TZ_SAU_Setup+0xd4>)
 c0029b4:	60da      	str	r2, [r3, #12]
 c0029b6:	4b29      	ldr	r3, [pc, #164]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c0029b8:	4a2c      	ldr	r2, [pc, #176]	@ (c002a6c <TZ_SAU_Setup+0xd8>)
 c0029ba:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION2) && (SAU_INIT_REGION2 == 1U)
    SAU_INIT_REGION(2);
 c0029bc:	4b27      	ldr	r3, [pc, #156]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c0029be:	2202      	movs	r2, #2
 c0029c0:	609a      	str	r2, [r3, #8]
 c0029c2:	4b26      	ldr	r3, [pc, #152]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c0029c4:	4a2a      	ldr	r2, [pc, #168]	@ (c002a70 <TZ_SAU_Setup+0xdc>)
 c0029c6:	60da      	str	r2, [r3, #12]
 c0029c8:	4b24      	ldr	r3, [pc, #144]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c0029ca:	4a2a      	ldr	r2, [pc, #168]	@ (c002a74 <TZ_SAU_Setup+0xe0>)
 c0029cc:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION3) && (SAU_INIT_REGION3 == 1U)
    SAU_INIT_REGION(3);
 c0029ce:	4b23      	ldr	r3, [pc, #140]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c0029d0:	2203      	movs	r2, #3
 c0029d2:	609a      	str	r2, [r3, #8]
 c0029d4:	4b21      	ldr	r3, [pc, #132]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c0029d6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 c0029da:	60da      	str	r2, [r3, #12]
 c0029dc:	4b1f      	ldr	r3, [pc, #124]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c0029de:	4a26      	ldr	r2, [pc, #152]	@ (c002a78 <TZ_SAU_Setup+0xe4>)
 c0029e0:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION4) && (SAU_INIT_REGION4 == 1U)
    SAU_INIT_REGION(4);
 c0029e2:	4b1e      	ldr	r3, [pc, #120]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c0029e4:	2204      	movs	r2, #4
 c0029e6:	609a      	str	r2, [r3, #8]
 c0029e8:	4b1c      	ldr	r3, [pc, #112]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c0029ea:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 c0029ee:	60da      	str	r2, [r3, #12]
 c0029f0:	4b1a      	ldr	r3, [pc, #104]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c0029f2:	4a22      	ldr	r2, [pc, #136]	@ (c002a7c <TZ_SAU_Setup+0xe8>)
 c0029f4:	611a      	str	r2, [r3, #16]
  #endif

  #if defined (SAU_INIT_REGION5) && (SAU_INIT_REGION5 == 1U)
    SAU_INIT_REGION(5);
 c0029f6:	4b19      	ldr	r3, [pc, #100]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c0029f8:	2205      	movs	r2, #5
 c0029fa:	609a      	str	r2, [r3, #8]
 c0029fc:	4b17      	ldr	r3, [pc, #92]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c0029fe:	4a20      	ldr	r2, [pc, #128]	@ (c002a80 <TZ_SAU_Setup+0xec>)
 c002a00:	60da      	str	r2, [r3, #12]
 c002a02:	4b16      	ldr	r3, [pc, #88]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c002a04:	4a1f      	ldr	r2, [pc, #124]	@ (c002a84 <TZ_SAU_Setup+0xf0>)
 c002a06:	611a      	str	r2, [r3, #16]
  /* repeat this for all possible SAU regions */

#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */

  #if defined (SAU_INIT_CTRL) && (SAU_INIT_CTRL == 1U)
    SAU->CTRL = ((SAU_INIT_CTRL_ENABLE << SAU_CTRL_ENABLE_Pos) & SAU_CTRL_ENABLE_Msk) |
 c002a08:	4b14      	ldr	r3, [pc, #80]	@ (c002a5c <TZ_SAU_Setup+0xc8>)
 c002a0a:	2201      	movs	r2, #1
 c002a0c:	601a      	str	r2, [r3, #0]
  #endif /* defined (SCB_CSR_AIRCR_INIT) && (SCB_CSR_AIRCR_INIT == 1U) */

  #if defined (__FPU_USED) && (__FPU_USED == 1U) && \
      defined (TZ_FPU_NS_USAGE) && (TZ_FPU_NS_USAGE == 1U)

    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
 c002a0e:	4b1e      	ldr	r3, [pc, #120]	@ (c002a88 <TZ_SAU_Setup+0xf4>)
 c002a10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 c002a14:	4a1c      	ldr	r2, [pc, #112]	@ (c002a88 <TZ_SAU_Setup+0xf4>)
 c002a16:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 c002a1a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                   ((SCB_NSACR_CP10_11_VAL << SCB_NSACR_CP10_Pos) & (SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk));

    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c002a1e:	4b1b      	ldr	r3, [pc, #108]	@ (c002a8c <TZ_SAU_Setup+0xf8>)
 c002a20:	685b      	ldr	r3, [r3, #4]
                   ((FPU_FPCCR_TS_VAL        << FPU_FPCCR_TS_Pos       ) & FPU_FPCCR_TS_Msk       ) |
 c002a22:	f023 53e0 	bic.w	r3, r3, #469762048	@ 0x1c000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c002a26:	4a19      	ldr	r2, [pc, #100]	@ (c002a8c <TZ_SAU_Setup+0xf8>)
                   ((FPU_FPCCR_CLRONRETS_VAL << FPU_FPCCR_CLRONRETS_Pos) & FPU_FPCCR_CLRONRETS_Msk) |
 c002a28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c002a2c:	6053      	str	r3, [r2, #4]
                   ((FPU_FPCCR_CLRONRET_VAL  << FPU_FPCCR_CLRONRET_Pos ) & FPU_FPCCR_CLRONRET_Msk );
  #endif

  #if defined (NVIC_INIT_ITNS0) && (NVIC_INIT_ITNS0 == 1U)
    NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL;
 c002a2e:	4b18      	ldr	r3, [pc, #96]	@ (c002a90 <TZ_SAU_Setup+0xfc>)
 c002a30:	2200      	movs	r2, #0
 c002a32:	f8c3 2280 	str.w	r2, [r3, #640]	@ 0x280
  #endif

  #if defined (NVIC_INIT_ITNS1) && (NVIC_INIT_ITNS1 == 1U)
    NVIC->ITNS[1] = NVIC_INIT_ITNS1_VAL;
 c002a36:	4b16      	ldr	r3, [pc, #88]	@ (c002a90 <TZ_SAU_Setup+0xfc>)
 c002a38:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 c002a3c:	f8c3 2284 	str.w	r2, [r3, #644]	@ 0x284
  #endif

  #if defined (NVIC_INIT_ITNS2) && (NVIC_INIT_ITNS2 == 1U)
    NVIC->ITNS[2] = NVIC_INIT_ITNS2_VAL;
 c002a40:	4b13      	ldr	r3, [pc, #76]	@ (c002a90 <TZ_SAU_Setup+0xfc>)
 c002a42:	2204      	movs	r2, #4
 c002a44:	f8c3 2288 	str.w	r2, [r3, #648]	@ 0x288
  #endif

  #if defined (NVIC_INIT_ITNS3) && (NVIC_INIT_ITNS3 == 1U)
    NVIC->ITNS[3] = NVIC_INIT_ITNS3_VAL;
 c002a48:	4b11      	ldr	r3, [pc, #68]	@ (c002a90 <TZ_SAU_Setup+0xfc>)
 c002a4a:	2200      	movs	r2, #0
 c002a4c:	f8c3 228c 	str.w	r2, [r3, #652]	@ 0x28c
  #endif

}
 c002a50:	bf00      	nop
 c002a52:	46bd      	mov	sp, r7
 c002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002a58:	4770      	bx	lr
 c002a5a:	bf00      	nop
 c002a5c:	e000edd0 	.word	0xe000edd0
 c002a60:	0c03e000 	.word	0x0c03e000
 c002a64:	0c03ffe3 	.word	0x0c03ffe3
 c002a68:	08040000 	.word	0x08040000
 c002a6c:	0807ffe1 	.word	0x0807ffe1
 c002a70:	20018000 	.word	0x20018000
 c002a74:	2003ffe1 	.word	0x2003ffe1
 c002a78:	4fffffe1 	.word	0x4fffffe1
 c002a7c:	9fffffe1 	.word	0x9fffffe1
 c002a80:	0bf90000 	.word	0x0bf90000
 c002a84:	0bfa8fe1 	.word	0x0bfa8fe1
 c002a88:	e000ed00 	.word	0xe000ed00
 c002a8c:	e000ef30 	.word	0xe000ef30
 c002a90:	e000e100 	.word	0xe000e100

0c002a94 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 c002a94:	b580      	push	{r7, lr}
 c002a96:	af00      	add	r7, sp, #0
  /* SAU/IDAU, FPU and Interrupts secure/non-secure allocation settings */
  TZ_SAU_Setup();
 c002a98:	f7ff ff7c 	bl	c002994 <TZ_SAU_Setup>
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c002a9c:	4b08      	ldr	r3, [pc, #32]	@ (c002ac0 <SystemInit+0x2c>)
 c002a9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c002aa2:	4a07      	ldr	r2, [pc, #28]	@ (c002ac0 <SystemInit+0x2c>)
 c002aa4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 c002aa8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c002aac:	4b05      	ldr	r3, [pc, #20]	@ (c002ac4 <SystemInit+0x30>)
 c002aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c002ab2:	4a04      	ldr	r2, [pc, #16]	@ (c002ac4 <SystemInit+0x30>)
 c002ab4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 c002ab8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 c002abc:	bf00      	nop
 c002abe:	bd80      	pop	{r7, pc}
 c002ac0:	e000ed00 	.word	0xe000ed00
 c002ac4:	e002ed00 	.word	0xe002ed00

0c002ac8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 c002ac8:	b480      	push	{r7}
 c002aca:	b087      	sub	sp, #28
 c002acc:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c002ace:	4b4f      	ldr	r3, [pc, #316]	@ (c002c0c <SystemCoreClockUpdate+0x144>)
 c002ad0:	681b      	ldr	r3, [r3, #0]
 c002ad2:	f003 0308 	and.w	r3, r3, #8
 c002ad6:	2b00      	cmp	r3, #0
 c002ad8:	d107      	bne.n	c002aea <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 c002ada:	4b4c      	ldr	r3, [pc, #304]	@ (c002c0c <SystemCoreClockUpdate+0x144>)
 c002adc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 c002ae0:	0a1b      	lsrs	r3, r3, #8
 c002ae2:	f003 030f 	and.w	r3, r3, #15
 c002ae6:	617b      	str	r3, [r7, #20]
 c002ae8:	e005      	b.n	c002af6 <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 c002aea:	4b48      	ldr	r3, [pc, #288]	@ (c002c0c <SystemCoreClockUpdate+0x144>)
 c002aec:	681b      	ldr	r3, [r3, #0]
 c002aee:	091b      	lsrs	r3, r3, #4
 c002af0:	f003 030f 	and.w	r3, r3, #15
 c002af4:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 c002af6:	4a46      	ldr	r2, [pc, #280]	@ (c002c10 <SystemCoreClockUpdate+0x148>)
 c002af8:	697b      	ldr	r3, [r7, #20]
 c002afa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c002afe:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c002b00:	4b42      	ldr	r3, [pc, #264]	@ (c002c0c <SystemCoreClockUpdate+0x144>)
 c002b02:	689b      	ldr	r3, [r3, #8]
 c002b04:	f003 030c 	and.w	r3, r3, #12
 c002b08:	2b0c      	cmp	r3, #12
 c002b0a:	d866      	bhi.n	c002bda <SystemCoreClockUpdate+0x112>
 c002b0c:	a201      	add	r2, pc, #4	@ (adr r2, c002b14 <SystemCoreClockUpdate+0x4c>)
 c002b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 c002b12:	bf00      	nop
 c002b14:	0c002b49 	.word	0x0c002b49
 c002b18:	0c002bdb 	.word	0x0c002bdb
 c002b1c:	0c002bdb 	.word	0x0c002bdb
 c002b20:	0c002bdb 	.word	0x0c002bdb
 c002b24:	0c002b51 	.word	0x0c002b51
 c002b28:	0c002bdb 	.word	0x0c002bdb
 c002b2c:	0c002bdb 	.word	0x0c002bdb
 c002b30:	0c002bdb 	.word	0x0c002bdb
 c002b34:	0c002b59 	.word	0x0c002b59
 c002b38:	0c002bdb 	.word	0x0c002bdb
 c002b3c:	0c002bdb 	.word	0x0c002bdb
 c002b40:	0c002bdb 	.word	0x0c002bdb
 c002b44:	0c002b61 	.word	0x0c002b61
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 c002b48:	4a32      	ldr	r2, [pc, #200]	@ (c002c14 <SystemCoreClockUpdate+0x14c>)
 c002b4a:	697b      	ldr	r3, [r7, #20]
 c002b4c:	6013      	str	r3, [r2, #0]
      break;
 c002b4e:	e048      	b.n	c002be2 <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 c002b50:	4b30      	ldr	r3, [pc, #192]	@ (c002c14 <SystemCoreClockUpdate+0x14c>)
 c002b52:	4a31      	ldr	r2, [pc, #196]	@ (c002c18 <SystemCoreClockUpdate+0x150>)
 c002b54:	601a      	str	r2, [r3, #0]
      break;
 c002b56:	e044      	b.n	c002be2 <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 c002b58:	4b2e      	ldr	r3, [pc, #184]	@ (c002c14 <SystemCoreClockUpdate+0x14c>)
 c002b5a:	4a2f      	ldr	r2, [pc, #188]	@ (c002c18 <SystemCoreClockUpdate+0x150>)
 c002b5c:	601a      	str	r2, [r3, #0]
      break;
 c002b5e:	e040      	b.n	c002be2 <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c002b60:	4b2a      	ldr	r3, [pc, #168]	@ (c002c0c <SystemCoreClockUpdate+0x144>)
 c002b62:	68db      	ldr	r3, [r3, #12]
 c002b64:	f003 0303 	and.w	r3, r3, #3
 c002b68:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 c002b6a:	4b28      	ldr	r3, [pc, #160]	@ (c002c0c <SystemCoreClockUpdate+0x144>)
 c002b6c:	68db      	ldr	r3, [r3, #12]
 c002b6e:	091b      	lsrs	r3, r3, #4
 c002b70:	f003 030f 	and.w	r3, r3, #15
 c002b74:	3301      	adds	r3, #1
 c002b76:	60bb      	str	r3, [r7, #8]
 c002b78:	68fb      	ldr	r3, [r7, #12]
 c002b7a:	2b02      	cmp	r3, #2
 c002b7c:	d003      	beq.n	c002b86 <SystemCoreClockUpdate+0xbe>
 c002b7e:	68fb      	ldr	r3, [r7, #12]
 c002b80:	2b03      	cmp	r3, #3
 c002b82:	d006      	beq.n	c002b92 <SystemCoreClockUpdate+0xca>
 c002b84:	e00b      	b.n	c002b9e <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 c002b86:	4a24      	ldr	r2, [pc, #144]	@ (c002c18 <SystemCoreClockUpdate+0x150>)
 c002b88:	68bb      	ldr	r3, [r7, #8]
 c002b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 c002b8e:	613b      	str	r3, [r7, #16]
          break;
 c002b90:	e00b      	b.n	c002baa <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 c002b92:	4a21      	ldr	r2, [pc, #132]	@ (c002c18 <SystemCoreClockUpdate+0x150>)
 c002b94:	68bb      	ldr	r3, [r7, #8]
 c002b96:	fbb2 f3f3 	udiv	r3, r2, r3
 c002b9a:	613b      	str	r3, [r7, #16]
          break;
 c002b9c:	e005      	b.n	c002baa <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 c002b9e:	697a      	ldr	r2, [r7, #20]
 c002ba0:	68bb      	ldr	r3, [r7, #8]
 c002ba2:	fbb2 f3f3 	udiv	r3, r2, r3
 c002ba6:	613b      	str	r3, [r7, #16]
          break;
 c002ba8:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 c002baa:	4b18      	ldr	r3, [pc, #96]	@ (c002c0c <SystemCoreClockUpdate+0x144>)
 c002bac:	68db      	ldr	r3, [r3, #12]
 c002bae:	0a1b      	lsrs	r3, r3, #8
 c002bb0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 c002bb4:	693b      	ldr	r3, [r7, #16]
 c002bb6:	fb02 f303 	mul.w	r3, r2, r3
 c002bba:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 c002bbc:	4b13      	ldr	r3, [pc, #76]	@ (c002c0c <SystemCoreClockUpdate+0x144>)
 c002bbe:	68db      	ldr	r3, [r3, #12]
 c002bc0:	0e5b      	lsrs	r3, r3, #25
 c002bc2:	f003 0303 	and.w	r3, r3, #3
 c002bc6:	3301      	adds	r3, #1
 c002bc8:	005b      	lsls	r3, r3, #1
 c002bca:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 c002bcc:	693a      	ldr	r2, [r7, #16]
 c002bce:	687b      	ldr	r3, [r7, #4]
 c002bd0:	fbb2 f3f3 	udiv	r3, r2, r3
 c002bd4:	4a0f      	ldr	r2, [pc, #60]	@ (c002c14 <SystemCoreClockUpdate+0x14c>)
 c002bd6:	6013      	str	r3, [r2, #0]
      break;
 c002bd8:	e003      	b.n	c002be2 <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 c002bda:	4a0e      	ldr	r2, [pc, #56]	@ (c002c14 <SystemCoreClockUpdate+0x14c>)
 c002bdc:	697b      	ldr	r3, [r7, #20]
 c002bde:	6013      	str	r3, [r2, #0]
      break;
 c002be0:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 c002be2:	4b0a      	ldr	r3, [pc, #40]	@ (c002c0c <SystemCoreClockUpdate+0x144>)
 c002be4:	689b      	ldr	r3, [r3, #8]
 c002be6:	091b      	lsrs	r3, r3, #4
 c002be8:	f003 030f 	and.w	r3, r3, #15
 c002bec:	4a0b      	ldr	r2, [pc, #44]	@ (c002c1c <SystemCoreClockUpdate+0x154>)
 c002bee:	5cd3      	ldrb	r3, [r2, r3]
 c002bf0:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 c002bf2:	4b08      	ldr	r3, [pc, #32]	@ (c002c14 <SystemCoreClockUpdate+0x14c>)
 c002bf4:	681a      	ldr	r2, [r3, #0]
 c002bf6:	683b      	ldr	r3, [r7, #0]
 c002bf8:	fa22 f303 	lsr.w	r3, r2, r3
 c002bfc:	4a05      	ldr	r2, [pc, #20]	@ (c002c14 <SystemCoreClockUpdate+0x14c>)
 c002bfe:	6013      	str	r3, [r2, #0]
}
 c002c00:	bf00      	nop
 c002c02:	371c      	adds	r7, #28
 c002c04:	46bd      	mov	sp, r7
 c002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002c0a:	4770      	bx	lr
 c002c0c:	50021000 	.word	0x50021000
 c002c10:	0c005178 	.word	0x0c005178
 c002c14:	30000018 	.word	0x30000018
 c002c18:	00f42400 	.word	0x00f42400
 c002c1c:	0c005168 	.word	0x0c005168

0c002c20 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value (HCLK)
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
 c002c20:	b580      	push	{r7, lr}
 c002c22:	af00      	add	r7, sp, #0
  SystemCoreClockUpdate();
 c002c24:	f7ff ff50 	bl	c002ac8 <SystemCoreClockUpdate>
  
  return SystemCoreClock;
 c002c28:	4b1c      	ldr	r3, [pc, #112]	@ (c002c9c <__acle_se_SECURE_SystemCoreClockUpdate+0x7c>)
 c002c2a:	681b      	ldr	r3, [r3, #0]
}
 c002c2c:	4618      	mov	r0, r3
 c002c2e:	46bd      	mov	sp, r7
 c002c30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c002c34:	4671      	mov	r1, lr
 c002c36:	4672      	mov	r2, lr
 c002c38:	4673      	mov	r3, lr
 c002c3a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c002c3e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c002c42:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c002c46:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c002c4a:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c002c4e:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c002c52:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c002c56:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c002c5a:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c002c5e:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c002c62:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c002c66:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c002c6a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c002c6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c002c72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c002c76:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c002c7a:	f38e 8c00 	msr	CPSR_fs, lr
 c002c7e:	b410      	push	{r4}
 c002c80:	eef1 ca10 	vmrs	ip, fpscr
 c002c84:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c002c88:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c002c8c:	ea0c 0c04 	and.w	ip, ip, r4
 c002c90:	eee1 ca10 	vmsr	fpscr, ip
 c002c94:	bc10      	pop	{r4}
 c002c96:	46f4      	mov	ip, lr
 c002c98:	4774      	bxns	lr
 c002c9a:	bf00      	nop
 c002c9c:	30000018 	.word	0x30000018

0c002ca0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 c002ca0:	b580      	push	{r7, lr}
 c002ca2:	b082      	sub	sp, #8
 c002ca4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 c002ca6:	2300      	movs	r3, #0
 c002ca8:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 c002caa:	2004      	movs	r0, #4
 c002cac:	f000 f942 	bl	c002f34 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 c002cb0:	f7ff ff0a 	bl	c002ac8 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 c002cb4:	2000      	movs	r0, #0
 c002cb6:	f000 f80d 	bl	c002cd4 <HAL_InitTick>
 c002cba:	4603      	mov	r3, r0
 c002cbc:	2b00      	cmp	r3, #0
 c002cbe:	d002      	beq.n	c002cc6 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 c002cc0:	2301      	movs	r3, #1
 c002cc2:	71fb      	strb	r3, [r7, #7]
 c002cc4:	e001      	b.n	c002cca <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 c002cc6:	f7ff fc3d 	bl	c002544 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 c002cca:	79fb      	ldrb	r3, [r7, #7]
}
 c002ccc:	4618      	mov	r0, r3
 c002cce:	3708      	adds	r7, #8
 c002cd0:	46bd      	mov	sp, r7
 c002cd2:	bd80      	pop	{r7, pc}

0c002cd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 c002cd4:	b580      	push	{r7, lr}
 c002cd6:	b084      	sub	sp, #16
 c002cd8:	af00      	add	r7, sp, #0
 c002cda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 c002cdc:	2300      	movs	r3, #0
 c002cde:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 c002ce0:	4b17      	ldr	r3, [pc, #92]	@ (c002d40 <HAL_InitTick+0x6c>)
 c002ce2:	781b      	ldrb	r3, [r3, #0]
 c002ce4:	2b00      	cmp	r3, #0
 c002ce6:	d023      	beq.n	c002d30 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 c002ce8:	4b16      	ldr	r3, [pc, #88]	@ (c002d44 <HAL_InitTick+0x70>)
 c002cea:	681a      	ldr	r2, [r3, #0]
 c002cec:	4b14      	ldr	r3, [pc, #80]	@ (c002d40 <HAL_InitTick+0x6c>)
 c002cee:	781b      	ldrb	r3, [r3, #0]
 c002cf0:	4619      	mov	r1, r3
 c002cf2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 c002cf6:	fbb3 f3f1 	udiv	r3, r3, r1
 c002cfa:	fbb2 f3f3 	udiv	r3, r2, r3
 c002cfe:	4618      	mov	r0, r3
 c002d00:	f000 f94b 	bl	c002f9a <HAL_SYSTICK_Config>
 c002d04:	4603      	mov	r3, r0
 c002d06:	2b00      	cmp	r3, #0
 c002d08:	d10f      	bne.n	c002d2a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 c002d0a:	687b      	ldr	r3, [r7, #4]
 c002d0c:	2b07      	cmp	r3, #7
 c002d0e:	d809      	bhi.n	c002d24 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 c002d10:	2200      	movs	r2, #0
 c002d12:	6879      	ldr	r1, [r7, #4]
 c002d14:	f04f 30ff 	mov.w	r0, #4294967295
 c002d18:	f000 f917 	bl	c002f4a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 c002d1c:	4a0a      	ldr	r2, [pc, #40]	@ (c002d48 <HAL_InitTick+0x74>)
 c002d1e:	687b      	ldr	r3, [r7, #4]
 c002d20:	6013      	str	r3, [r2, #0]
 c002d22:	e007      	b.n	c002d34 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 c002d24:	2301      	movs	r3, #1
 c002d26:	73fb      	strb	r3, [r7, #15]
 c002d28:	e004      	b.n	c002d34 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 c002d2a:	2301      	movs	r3, #1
 c002d2c:	73fb      	strb	r3, [r7, #15]
 c002d2e:	e001      	b.n	c002d34 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 c002d30:	2301      	movs	r3, #1
 c002d32:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 c002d34:	7bfb      	ldrb	r3, [r7, #15]
}
 c002d36:	4618      	mov	r0, r3
 c002d38:	3710      	adds	r7, #16
 c002d3a:	46bd      	mov	sp, r7
 c002d3c:	bd80      	pop	{r7, pc}
 c002d3e:	bf00      	nop
 c002d40:	30000020 	.word	0x30000020
 c002d44:	30000018 	.word	0x30000018
 c002d48:	3000001c 	.word	0x3000001c

0c002d4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 c002d4c:	b480      	push	{r7}
 c002d4e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 c002d50:	4b06      	ldr	r3, [pc, #24]	@ (c002d6c <HAL_IncTick+0x20>)
 c002d52:	781b      	ldrb	r3, [r3, #0]
 c002d54:	461a      	mov	r2, r3
 c002d56:	4b06      	ldr	r3, [pc, #24]	@ (c002d70 <HAL_IncTick+0x24>)
 c002d58:	681b      	ldr	r3, [r3, #0]
 c002d5a:	4413      	add	r3, r2
 c002d5c:	4a04      	ldr	r2, [pc, #16]	@ (c002d70 <HAL_IncTick+0x24>)
 c002d5e:	6013      	str	r3, [r2, #0]
}
 c002d60:	bf00      	nop
 c002d62:	46bd      	mov	sp, r7
 c002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002d68:	4770      	bx	lr
 c002d6a:	bf00      	nop
 c002d6c:	30000020 	.word	0x30000020
 c002d70:	3000129c 	.word	0x3000129c

0c002d74 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 c002d74:	b480      	push	{r7}
 c002d76:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 c002d78:	4b05      	ldr	r3, [pc, #20]	@ (c002d90 <HAL_SuspendTick+0x1c>)
 c002d7a:	681b      	ldr	r3, [r3, #0]
 c002d7c:	4a04      	ldr	r2, [pc, #16]	@ (c002d90 <HAL_SuspendTick+0x1c>)
 c002d7e:	f023 0302 	bic.w	r3, r3, #2
 c002d82:	6013      	str	r3, [r2, #0]
}
 c002d84:	bf00      	nop
 c002d86:	46bd      	mov	sp, r7
 c002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002d8c:	4770      	bx	lr
 c002d8e:	bf00      	nop
 c002d90:	e000e010 	.word	0xe000e010

0c002d94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 c002d94:	b480      	push	{r7}
 c002d96:	b085      	sub	sp, #20
 c002d98:	af00      	add	r7, sp, #0
 c002d9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 c002d9c:	687b      	ldr	r3, [r7, #4]
 c002d9e:	f003 0307 	and.w	r3, r3, #7
 c002da2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 c002da4:	4b0c      	ldr	r3, [pc, #48]	@ (c002dd8 <__NVIC_SetPriorityGrouping+0x44>)
 c002da6:	68db      	ldr	r3, [r3, #12]
 c002da8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 c002daa:	68ba      	ldr	r2, [r7, #8]
 c002dac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 c002db0:	4013      	ands	r3, r2
 c002db2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 c002db4:	68fb      	ldr	r3, [r7, #12]
 c002db6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 c002db8:	68bb      	ldr	r3, [r7, #8]
 c002dba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 c002dbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 c002dc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 c002dc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 c002dc6:	4a04      	ldr	r2, [pc, #16]	@ (c002dd8 <__NVIC_SetPriorityGrouping+0x44>)
 c002dc8:	68bb      	ldr	r3, [r7, #8]
 c002dca:	60d3      	str	r3, [r2, #12]
}
 c002dcc:	bf00      	nop
 c002dce:	3714      	adds	r7, #20
 c002dd0:	46bd      	mov	sp, r7
 c002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002dd6:	4770      	bx	lr
 c002dd8:	e000ed00 	.word	0xe000ed00

0c002ddc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 c002ddc:	b480      	push	{r7}
 c002dde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 c002de0:	4b04      	ldr	r3, [pc, #16]	@ (c002df4 <__NVIC_GetPriorityGrouping+0x18>)
 c002de2:	68db      	ldr	r3, [r3, #12]
 c002de4:	0a1b      	lsrs	r3, r3, #8
 c002de6:	f003 0307 	and.w	r3, r3, #7
}
 c002dea:	4618      	mov	r0, r3
 c002dec:	46bd      	mov	sp, r7
 c002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002df2:	4770      	bx	lr
 c002df4:	e000ed00 	.word	0xe000ed00

0c002df8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 c002df8:	b480      	push	{r7}
 c002dfa:	b083      	sub	sp, #12
 c002dfc:	af00      	add	r7, sp, #0
 c002dfe:	4603      	mov	r3, r0
 c002e00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 c002e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c002e06:	2b00      	cmp	r3, #0
 c002e08:	db0b      	blt.n	c002e22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 c002e0a:	79fb      	ldrb	r3, [r7, #7]
 c002e0c:	f003 021f 	and.w	r2, r3, #31
 c002e10:	4907      	ldr	r1, [pc, #28]	@ (c002e30 <__NVIC_EnableIRQ+0x38>)
 c002e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c002e16:	095b      	lsrs	r3, r3, #5
 c002e18:	2001      	movs	r0, #1
 c002e1a:	fa00 f202 	lsl.w	r2, r0, r2
 c002e1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 c002e22:	bf00      	nop
 c002e24:	370c      	adds	r7, #12
 c002e26:	46bd      	mov	sp, r7
 c002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002e2c:	4770      	bx	lr
 c002e2e:	bf00      	nop
 c002e30:	e000e100 	.word	0xe000e100

0c002e34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 c002e34:	b480      	push	{r7}
 c002e36:	b083      	sub	sp, #12
 c002e38:	af00      	add	r7, sp, #0
 c002e3a:	4603      	mov	r3, r0
 c002e3c:	6039      	str	r1, [r7, #0]
 c002e3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 c002e40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c002e44:	2b00      	cmp	r3, #0
 c002e46:	db0a      	blt.n	c002e5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002e48:	683b      	ldr	r3, [r7, #0]
 c002e4a:	b2da      	uxtb	r2, r3
 c002e4c:	490c      	ldr	r1, [pc, #48]	@ (c002e80 <__NVIC_SetPriority+0x4c>)
 c002e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c002e52:	0152      	lsls	r2, r2, #5
 c002e54:	b2d2      	uxtb	r2, r2
 c002e56:	440b      	add	r3, r1
 c002e58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 c002e5c:	e00a      	b.n	c002e74 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002e5e:	683b      	ldr	r3, [r7, #0]
 c002e60:	b2da      	uxtb	r2, r3
 c002e62:	4908      	ldr	r1, [pc, #32]	@ (c002e84 <__NVIC_SetPriority+0x50>)
 c002e64:	79fb      	ldrb	r3, [r7, #7]
 c002e66:	f003 030f 	and.w	r3, r3, #15
 c002e6a:	3b04      	subs	r3, #4
 c002e6c:	0152      	lsls	r2, r2, #5
 c002e6e:	b2d2      	uxtb	r2, r2
 c002e70:	440b      	add	r3, r1
 c002e72:	761a      	strb	r2, [r3, #24]
}
 c002e74:	bf00      	nop
 c002e76:	370c      	adds	r7, #12
 c002e78:	46bd      	mov	sp, r7
 c002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002e7e:	4770      	bx	lr
 c002e80:	e000e100 	.word	0xe000e100
 c002e84:	e000ed00 	.word	0xe000ed00

0c002e88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 c002e88:	b480      	push	{r7}
 c002e8a:	b089      	sub	sp, #36	@ 0x24
 c002e8c:	af00      	add	r7, sp, #0
 c002e8e:	60f8      	str	r0, [r7, #12]
 c002e90:	60b9      	str	r1, [r7, #8]
 c002e92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 c002e94:	68fb      	ldr	r3, [r7, #12]
 c002e96:	f003 0307 	and.w	r3, r3, #7
 c002e9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c002e9c:	69fb      	ldr	r3, [r7, #28]
 c002e9e:	f1c3 0307 	rsb	r3, r3, #7
 c002ea2:	2b03      	cmp	r3, #3
 c002ea4:	bf28      	it	cs
 c002ea6:	2303      	movcs	r3, #3
 c002ea8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c002eaa:	69fb      	ldr	r3, [r7, #28]
 c002eac:	3303      	adds	r3, #3
 c002eae:	2b06      	cmp	r3, #6
 c002eb0:	d902      	bls.n	c002eb8 <NVIC_EncodePriority+0x30>
 c002eb2:	69fb      	ldr	r3, [r7, #28]
 c002eb4:	3b04      	subs	r3, #4
 c002eb6:	e000      	b.n	c002eba <NVIC_EncodePriority+0x32>
 c002eb8:	2300      	movs	r3, #0
 c002eba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c002ebc:	f04f 32ff 	mov.w	r2, #4294967295
 c002ec0:	69bb      	ldr	r3, [r7, #24]
 c002ec2:	fa02 f303 	lsl.w	r3, r2, r3
 c002ec6:	43da      	mvns	r2, r3
 c002ec8:	68bb      	ldr	r3, [r7, #8]
 c002eca:	401a      	ands	r2, r3
 c002ecc:	697b      	ldr	r3, [r7, #20]
 c002ece:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 c002ed0:	f04f 31ff 	mov.w	r1, #4294967295
 c002ed4:	697b      	ldr	r3, [r7, #20]
 c002ed6:	fa01 f303 	lsl.w	r3, r1, r3
 c002eda:	43d9      	mvns	r1, r3
 c002edc:	687b      	ldr	r3, [r7, #4]
 c002ede:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c002ee0:	4313      	orrs	r3, r2
         );
}
 c002ee2:	4618      	mov	r0, r3
 c002ee4:	3724      	adds	r7, #36	@ 0x24
 c002ee6:	46bd      	mov	sp, r7
 c002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 c002eec:	4770      	bx	lr
	...

0c002ef0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 c002ef0:	b580      	push	{r7, lr}
 c002ef2:	b082      	sub	sp, #8
 c002ef4:	af00      	add	r7, sp, #0
 c002ef6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 c002ef8:	687b      	ldr	r3, [r7, #4]
 c002efa:	3b01      	subs	r3, #1
 c002efc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 c002f00:	d301      	bcc.n	c002f06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 c002f02:	2301      	movs	r3, #1
 c002f04:	e00f      	b.n	c002f26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 c002f06:	4a0a      	ldr	r2, [pc, #40]	@ (c002f30 <SysTick_Config+0x40>)
 c002f08:	687b      	ldr	r3, [r7, #4]
 c002f0a:	3b01      	subs	r3, #1
 c002f0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 c002f0e:	2107      	movs	r1, #7
 c002f10:	f04f 30ff 	mov.w	r0, #4294967295
 c002f14:	f7ff ff8e 	bl	c002e34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 c002f18:	4b05      	ldr	r3, [pc, #20]	@ (c002f30 <SysTick_Config+0x40>)
 c002f1a:	2200      	movs	r2, #0
 c002f1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 c002f1e:	4b04      	ldr	r3, [pc, #16]	@ (c002f30 <SysTick_Config+0x40>)
 c002f20:	2207      	movs	r2, #7
 c002f22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 c002f24:	2300      	movs	r3, #0
}
 c002f26:	4618      	mov	r0, r3
 c002f28:	3708      	adds	r7, #8
 c002f2a:	46bd      	mov	sp, r7
 c002f2c:	bd80      	pop	{r7, pc}
 c002f2e:	bf00      	nop
 c002f30:	e000e010 	.word	0xe000e010

0c002f34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 c002f34:	b580      	push	{r7, lr}
 c002f36:	b082      	sub	sp, #8
 c002f38:	af00      	add	r7, sp, #0
 c002f3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 c002f3c:	6878      	ldr	r0, [r7, #4]
 c002f3e:	f7ff ff29 	bl	c002d94 <__NVIC_SetPriorityGrouping>
}
 c002f42:	bf00      	nop
 c002f44:	3708      	adds	r7, #8
 c002f46:	46bd      	mov	sp, r7
 c002f48:	bd80      	pop	{r7, pc}

0c002f4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 c002f4a:	b580      	push	{r7, lr}
 c002f4c:	b086      	sub	sp, #24
 c002f4e:	af00      	add	r7, sp, #0
 c002f50:	4603      	mov	r3, r0
 c002f52:	60b9      	str	r1, [r7, #8]
 c002f54:	607a      	str	r2, [r7, #4]
 c002f56:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 c002f58:	f7ff ff40 	bl	c002ddc <__NVIC_GetPriorityGrouping>
 c002f5c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 c002f5e:	687a      	ldr	r2, [r7, #4]
 c002f60:	68b9      	ldr	r1, [r7, #8]
 c002f62:	6978      	ldr	r0, [r7, #20]
 c002f64:	f7ff ff90 	bl	c002e88 <NVIC_EncodePriority>
 c002f68:	4602      	mov	r2, r0
 c002f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 c002f6e:	4611      	mov	r1, r2
 c002f70:	4618      	mov	r0, r3
 c002f72:	f7ff ff5f 	bl	c002e34 <__NVIC_SetPriority>
}
 c002f76:	bf00      	nop
 c002f78:	3718      	adds	r7, #24
 c002f7a:	46bd      	mov	sp, r7
 c002f7c:	bd80      	pop	{r7, pc}

0c002f7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 c002f7e:	b580      	push	{r7, lr}
 c002f80:	b082      	sub	sp, #8
 c002f82:	af00      	add	r7, sp, #0
 c002f84:	4603      	mov	r3, r0
 c002f86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 c002f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 c002f8c:	4618      	mov	r0, r3
 c002f8e:	f7ff ff33 	bl	c002df8 <__NVIC_EnableIRQ>
}
 c002f92:	bf00      	nop
 c002f94:	3708      	adds	r7, #8
 c002f96:	46bd      	mov	sp, r7
 c002f98:	bd80      	pop	{r7, pc}

0c002f9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 c002f9a:	b580      	push	{r7, lr}
 c002f9c:	b082      	sub	sp, #8
 c002f9e:	af00      	add	r7, sp, #0
 c002fa0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 c002fa2:	6878      	ldr	r0, [r7, #4]
 c002fa4:	f7ff ffa4 	bl	c002ef0 <SysTick_Config>
 c002fa8:	4603      	mov	r3, r0
}
 c002faa:	4618      	mov	r0, r3
 c002fac:	3708      	adds	r7, #8
 c002fae:	46bd      	mov	sp, r7
 c002fb0:	bd80      	pop	{r7, pc}
	...

0c002fb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 c002fb4:	b480      	push	{r7}
 c002fb6:	b087      	sub	sp, #28
 c002fb8:	af00      	add	r7, sp, #0
 c002fba:	6078      	str	r0, [r7, #4]
 c002fbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 c002fbe:	2300      	movs	r3, #0
 c002fc0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 c002fc2:	e158      	b.n	c003276 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 c002fc4:	683b      	ldr	r3, [r7, #0]
 c002fc6:	681a      	ldr	r2, [r3, #0]
 c002fc8:	2101      	movs	r1, #1
 c002fca:	697b      	ldr	r3, [r7, #20]
 c002fcc:	fa01 f303 	lsl.w	r3, r1, r3
 c002fd0:	4013      	ands	r3, r2
 c002fd2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 c002fd4:	68fb      	ldr	r3, [r7, #12]
 c002fd6:	2b00      	cmp	r3, #0
 c002fd8:	f000 814a 	beq.w	c003270 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 c002fdc:	683b      	ldr	r3, [r7, #0]
 c002fde:	685b      	ldr	r3, [r3, #4]
 c002fe0:	f003 0303 	and.w	r3, r3, #3
 c002fe4:	2b01      	cmp	r3, #1
 c002fe6:	d005      	beq.n	c002ff4 <HAL_GPIO_Init+0x40>
 c002fe8:	683b      	ldr	r3, [r7, #0]
 c002fea:	685b      	ldr	r3, [r3, #4]
 c002fec:	f003 0303 	and.w	r3, r3, #3
 c002ff0:	2b02      	cmp	r3, #2
 c002ff2:	d130      	bne.n	c003056 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 c002ff4:	687b      	ldr	r3, [r7, #4]
 c002ff6:	689b      	ldr	r3, [r3, #8]
 c002ff8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 c002ffa:	697b      	ldr	r3, [r7, #20]
 c002ffc:	005b      	lsls	r3, r3, #1
 c002ffe:	2203      	movs	r2, #3
 c003000:	fa02 f303 	lsl.w	r3, r2, r3
 c003004:	43db      	mvns	r3, r3
 c003006:	693a      	ldr	r2, [r7, #16]
 c003008:	4013      	ands	r3, r2
 c00300a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 c00300c:	683b      	ldr	r3, [r7, #0]
 c00300e:	68da      	ldr	r2, [r3, #12]
 c003010:	697b      	ldr	r3, [r7, #20]
 c003012:	005b      	lsls	r3, r3, #1
 c003014:	fa02 f303 	lsl.w	r3, r2, r3
 c003018:	693a      	ldr	r2, [r7, #16]
 c00301a:	4313      	orrs	r3, r2
 c00301c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 c00301e:	687b      	ldr	r3, [r7, #4]
 c003020:	693a      	ldr	r2, [r7, #16]
 c003022:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 c003024:	687b      	ldr	r3, [r7, #4]
 c003026:	685b      	ldr	r3, [r3, #4]
 c003028:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 c00302a:	2201      	movs	r2, #1
 c00302c:	697b      	ldr	r3, [r7, #20]
 c00302e:	fa02 f303 	lsl.w	r3, r2, r3
 c003032:	43db      	mvns	r3, r3
 c003034:	693a      	ldr	r2, [r7, #16]
 c003036:	4013      	ands	r3, r2
 c003038:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 c00303a:	683b      	ldr	r3, [r7, #0]
 c00303c:	685b      	ldr	r3, [r3, #4]
 c00303e:	091b      	lsrs	r3, r3, #4
 c003040:	f003 0201 	and.w	r2, r3, #1
 c003044:	697b      	ldr	r3, [r7, #20]
 c003046:	fa02 f303 	lsl.w	r3, r2, r3
 c00304a:	693a      	ldr	r2, [r7, #16]
 c00304c:	4313      	orrs	r3, r2
 c00304e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 c003050:	687b      	ldr	r3, [r7, #4]
 c003052:	693a      	ldr	r2, [r7, #16]
 c003054:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 c003056:	683b      	ldr	r3, [r7, #0]
 c003058:	685b      	ldr	r3, [r3, #4]
 c00305a:	f003 0303 	and.w	r3, r3, #3
 c00305e:	2b03      	cmp	r3, #3
 c003060:	d017      	beq.n	c003092 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 c003062:	687b      	ldr	r3, [r7, #4]
 c003064:	68db      	ldr	r3, [r3, #12]
 c003066:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 c003068:	697b      	ldr	r3, [r7, #20]
 c00306a:	005b      	lsls	r3, r3, #1
 c00306c:	2203      	movs	r2, #3
 c00306e:	fa02 f303 	lsl.w	r3, r2, r3
 c003072:	43db      	mvns	r3, r3
 c003074:	693a      	ldr	r2, [r7, #16]
 c003076:	4013      	ands	r3, r2
 c003078:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 c00307a:	683b      	ldr	r3, [r7, #0]
 c00307c:	689a      	ldr	r2, [r3, #8]
 c00307e:	697b      	ldr	r3, [r7, #20]
 c003080:	005b      	lsls	r3, r3, #1
 c003082:	fa02 f303 	lsl.w	r3, r2, r3
 c003086:	693a      	ldr	r2, [r7, #16]
 c003088:	4313      	orrs	r3, r2
 c00308a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 c00308c:	687b      	ldr	r3, [r7, #4]
 c00308e:	693a      	ldr	r2, [r7, #16]
 c003090:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 c003092:	683b      	ldr	r3, [r7, #0]
 c003094:	685b      	ldr	r3, [r3, #4]
 c003096:	f003 0303 	and.w	r3, r3, #3
 c00309a:	2b02      	cmp	r3, #2
 c00309c:	d123      	bne.n	c0030e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 c00309e:	697b      	ldr	r3, [r7, #20]
 c0030a0:	08da      	lsrs	r2, r3, #3
 c0030a2:	687b      	ldr	r3, [r7, #4]
 c0030a4:	3208      	adds	r2, #8
 c0030a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 c0030aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c0030ac:	697b      	ldr	r3, [r7, #20]
 c0030ae:	f003 0307 	and.w	r3, r3, #7
 c0030b2:	009b      	lsls	r3, r3, #2
 c0030b4:	220f      	movs	r2, #15
 c0030b6:	fa02 f303 	lsl.w	r3, r2, r3
 c0030ba:	43db      	mvns	r3, r3
 c0030bc:	693a      	ldr	r2, [r7, #16]
 c0030be:	4013      	ands	r3, r2
 c0030c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 c0030c2:	683b      	ldr	r3, [r7, #0]
 c0030c4:	691a      	ldr	r2, [r3, #16]
 c0030c6:	697b      	ldr	r3, [r7, #20]
 c0030c8:	f003 0307 	and.w	r3, r3, #7
 c0030cc:	009b      	lsls	r3, r3, #2
 c0030ce:	fa02 f303 	lsl.w	r3, r2, r3
 c0030d2:	693a      	ldr	r2, [r7, #16]
 c0030d4:	4313      	orrs	r3, r2
 c0030d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 c0030d8:	697b      	ldr	r3, [r7, #20]
 c0030da:	08da      	lsrs	r2, r3, #3
 c0030dc:	687b      	ldr	r3, [r7, #4]
 c0030de:	3208      	adds	r2, #8
 c0030e0:	6939      	ldr	r1, [r7, #16]
 c0030e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 c0030e6:	687b      	ldr	r3, [r7, #4]
 c0030e8:	681b      	ldr	r3, [r3, #0]
 c0030ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 c0030ec:	697b      	ldr	r3, [r7, #20]
 c0030ee:	005b      	lsls	r3, r3, #1
 c0030f0:	2203      	movs	r2, #3
 c0030f2:	fa02 f303 	lsl.w	r3, r2, r3
 c0030f6:	43db      	mvns	r3, r3
 c0030f8:	693a      	ldr	r2, [r7, #16]
 c0030fa:	4013      	ands	r3, r2
 c0030fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 c0030fe:	683b      	ldr	r3, [r7, #0]
 c003100:	685b      	ldr	r3, [r3, #4]
 c003102:	f003 0203 	and.w	r2, r3, #3
 c003106:	697b      	ldr	r3, [r7, #20]
 c003108:	005b      	lsls	r3, r3, #1
 c00310a:	fa02 f303 	lsl.w	r3, r2, r3
 c00310e:	693a      	ldr	r2, [r7, #16]
 c003110:	4313      	orrs	r3, r2
 c003112:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 c003114:	687b      	ldr	r3, [r7, #4]
 c003116:	693a      	ldr	r2, [r7, #16]
 c003118:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 c00311a:	683b      	ldr	r3, [r7, #0]
 c00311c:	685b      	ldr	r3, [r3, #4]
 c00311e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 c003122:	2b00      	cmp	r3, #0
 c003124:	f000 80a4 	beq.w	c003270 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 c003128:	4a5a      	ldr	r2, [pc, #360]	@ (c003294 <HAL_GPIO_Init+0x2e0>)
 c00312a:	697b      	ldr	r3, [r7, #20]
 c00312c:	089b      	lsrs	r3, r3, #2
 c00312e:	3318      	adds	r3, #24
 c003130:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 c003134:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 c003136:	697b      	ldr	r3, [r7, #20]
 c003138:	f003 0303 	and.w	r3, r3, #3
 c00313c:	00db      	lsls	r3, r3, #3
 c00313e:	220f      	movs	r2, #15
 c003140:	fa02 f303 	lsl.w	r3, r2, r3
 c003144:	43db      	mvns	r3, r3
 c003146:	693a      	ldr	r2, [r7, #16]
 c003148:	4013      	ands	r3, r2
 c00314a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 c00314c:	687b      	ldr	r3, [r7, #4]
 c00314e:	4a52      	ldr	r2, [pc, #328]	@ (c003298 <HAL_GPIO_Init+0x2e4>)
 c003150:	4293      	cmp	r3, r2
 c003152:	d025      	beq.n	c0031a0 <HAL_GPIO_Init+0x1ec>
 c003154:	687b      	ldr	r3, [r7, #4]
 c003156:	4a51      	ldr	r2, [pc, #324]	@ (c00329c <HAL_GPIO_Init+0x2e8>)
 c003158:	4293      	cmp	r3, r2
 c00315a:	d01f      	beq.n	c00319c <HAL_GPIO_Init+0x1e8>
 c00315c:	687b      	ldr	r3, [r7, #4]
 c00315e:	4a50      	ldr	r2, [pc, #320]	@ (c0032a0 <HAL_GPIO_Init+0x2ec>)
 c003160:	4293      	cmp	r3, r2
 c003162:	d019      	beq.n	c003198 <HAL_GPIO_Init+0x1e4>
 c003164:	687b      	ldr	r3, [r7, #4]
 c003166:	4a4f      	ldr	r2, [pc, #316]	@ (c0032a4 <HAL_GPIO_Init+0x2f0>)
 c003168:	4293      	cmp	r3, r2
 c00316a:	d013      	beq.n	c003194 <HAL_GPIO_Init+0x1e0>
 c00316c:	687b      	ldr	r3, [r7, #4]
 c00316e:	4a4e      	ldr	r2, [pc, #312]	@ (c0032a8 <HAL_GPIO_Init+0x2f4>)
 c003170:	4293      	cmp	r3, r2
 c003172:	d00d      	beq.n	c003190 <HAL_GPIO_Init+0x1dc>
 c003174:	687b      	ldr	r3, [r7, #4]
 c003176:	4a4d      	ldr	r2, [pc, #308]	@ (c0032ac <HAL_GPIO_Init+0x2f8>)
 c003178:	4293      	cmp	r3, r2
 c00317a:	d007      	beq.n	c00318c <HAL_GPIO_Init+0x1d8>
 c00317c:	687b      	ldr	r3, [r7, #4]
 c00317e:	4a4c      	ldr	r2, [pc, #304]	@ (c0032b0 <HAL_GPIO_Init+0x2fc>)
 c003180:	4293      	cmp	r3, r2
 c003182:	d101      	bne.n	c003188 <HAL_GPIO_Init+0x1d4>
 c003184:	2306      	movs	r3, #6
 c003186:	e00c      	b.n	c0031a2 <HAL_GPIO_Init+0x1ee>
 c003188:	2307      	movs	r3, #7
 c00318a:	e00a      	b.n	c0031a2 <HAL_GPIO_Init+0x1ee>
 c00318c:	2305      	movs	r3, #5
 c00318e:	e008      	b.n	c0031a2 <HAL_GPIO_Init+0x1ee>
 c003190:	2304      	movs	r3, #4
 c003192:	e006      	b.n	c0031a2 <HAL_GPIO_Init+0x1ee>
 c003194:	2303      	movs	r3, #3
 c003196:	e004      	b.n	c0031a2 <HAL_GPIO_Init+0x1ee>
 c003198:	2302      	movs	r3, #2
 c00319a:	e002      	b.n	c0031a2 <HAL_GPIO_Init+0x1ee>
 c00319c:	2301      	movs	r3, #1
 c00319e:	e000      	b.n	c0031a2 <HAL_GPIO_Init+0x1ee>
 c0031a0:	2300      	movs	r3, #0
 c0031a2:	697a      	ldr	r2, [r7, #20]
 c0031a4:	f002 0203 	and.w	r2, r2, #3
 c0031a8:	00d2      	lsls	r2, r2, #3
 c0031aa:	4093      	lsls	r3, r2
 c0031ac:	693a      	ldr	r2, [r7, #16]
 c0031ae:	4313      	orrs	r3, r2
 c0031b0:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 c0031b2:	4938      	ldr	r1, [pc, #224]	@ (c003294 <HAL_GPIO_Init+0x2e0>)
 c0031b4:	697b      	ldr	r3, [r7, #20]
 c0031b6:	089b      	lsrs	r3, r3, #2
 c0031b8:	3318      	adds	r3, #24
 c0031ba:	693a      	ldr	r2, [r7, #16]
 c0031bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 c0031c0:	4b34      	ldr	r3, [pc, #208]	@ (c003294 <HAL_GPIO_Init+0x2e0>)
 c0031c2:	681b      	ldr	r3, [r3, #0]
 c0031c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c0031c6:	68fb      	ldr	r3, [r7, #12]
 c0031c8:	43db      	mvns	r3, r3
 c0031ca:	693a      	ldr	r2, [r7, #16]
 c0031cc:	4013      	ands	r3, r2
 c0031ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 c0031d0:	683b      	ldr	r3, [r7, #0]
 c0031d2:	685b      	ldr	r3, [r3, #4]
 c0031d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 c0031d8:	2b00      	cmp	r3, #0
 c0031da:	d003      	beq.n	c0031e4 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 c0031dc:	693a      	ldr	r2, [r7, #16]
 c0031de:	68fb      	ldr	r3, [r7, #12]
 c0031e0:	4313      	orrs	r3, r2
 c0031e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 c0031e4:	4a2b      	ldr	r2, [pc, #172]	@ (c003294 <HAL_GPIO_Init+0x2e0>)
 c0031e6:	693b      	ldr	r3, [r7, #16]
 c0031e8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 c0031ea:	4b2a      	ldr	r3, [pc, #168]	@ (c003294 <HAL_GPIO_Init+0x2e0>)
 c0031ec:	685b      	ldr	r3, [r3, #4]
 c0031ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c0031f0:	68fb      	ldr	r3, [r7, #12]
 c0031f2:	43db      	mvns	r3, r3
 c0031f4:	693a      	ldr	r2, [r7, #16]
 c0031f6:	4013      	ands	r3, r2
 c0031f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 c0031fa:	683b      	ldr	r3, [r7, #0]
 c0031fc:	685b      	ldr	r3, [r3, #4]
 c0031fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 c003202:	2b00      	cmp	r3, #0
 c003204:	d003      	beq.n	c00320e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 c003206:	693a      	ldr	r2, [r7, #16]
 c003208:	68fb      	ldr	r3, [r7, #12]
 c00320a:	4313      	orrs	r3, r2
 c00320c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 c00320e:	4a21      	ldr	r2, [pc, #132]	@ (c003294 <HAL_GPIO_Init+0x2e0>)
 c003210:	693b      	ldr	r3, [r7, #16]
 c003212:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 c003214:	4b1f      	ldr	r3, [pc, #124]	@ (c003294 <HAL_GPIO_Init+0x2e0>)
 c003216:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 c00321a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c00321c:	68fb      	ldr	r3, [r7, #12]
 c00321e:	43db      	mvns	r3, r3
 c003220:	693a      	ldr	r2, [r7, #16]
 c003222:	4013      	ands	r3, r2
 c003224:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 c003226:	683b      	ldr	r3, [r7, #0]
 c003228:	685b      	ldr	r3, [r3, #4]
 c00322a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 c00322e:	2b00      	cmp	r3, #0
 c003230:	d003      	beq.n	c00323a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 c003232:	693a      	ldr	r2, [r7, #16]
 c003234:	68fb      	ldr	r3, [r7, #12]
 c003236:	4313      	orrs	r3, r2
 c003238:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 c00323a:	4a16      	ldr	r2, [pc, #88]	@ (c003294 <HAL_GPIO_Init+0x2e0>)
 c00323c:	693b      	ldr	r3, [r7, #16]
 c00323e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 c003242:	4b14      	ldr	r3, [pc, #80]	@ (c003294 <HAL_GPIO_Init+0x2e0>)
 c003244:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 c003248:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 c00324a:	68fb      	ldr	r3, [r7, #12]
 c00324c:	43db      	mvns	r3, r3
 c00324e:	693a      	ldr	r2, [r7, #16]
 c003250:	4013      	ands	r3, r2
 c003252:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 c003254:	683b      	ldr	r3, [r7, #0]
 c003256:	685b      	ldr	r3, [r3, #4]
 c003258:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 c00325c:	2b00      	cmp	r3, #0
 c00325e:	d003      	beq.n	c003268 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 c003260:	693a      	ldr	r2, [r7, #16]
 c003262:	68fb      	ldr	r3, [r7, #12]
 c003264:	4313      	orrs	r3, r2
 c003266:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 c003268:	4a0a      	ldr	r2, [pc, #40]	@ (c003294 <HAL_GPIO_Init+0x2e0>)
 c00326a:	693b      	ldr	r3, [r7, #16]
 c00326c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 c003270:	697b      	ldr	r3, [r7, #20]
 c003272:	3301      	adds	r3, #1
 c003274:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 c003276:	683b      	ldr	r3, [r7, #0]
 c003278:	681a      	ldr	r2, [r3, #0]
 c00327a:	697b      	ldr	r3, [r7, #20]
 c00327c:	fa22 f303 	lsr.w	r3, r2, r3
 c003280:	2b00      	cmp	r3, #0
 c003282:	f47f ae9f 	bne.w	c002fc4 <HAL_GPIO_Init+0x10>
  }
}
 c003286:	bf00      	nop
 c003288:	bf00      	nop
 c00328a:	371c      	adds	r7, #28
 c00328c:	46bd      	mov	sp, r7
 c00328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003292:	4770      	bx	lr
 c003294:	5002f400 	.word	0x5002f400
 c003298:	52020000 	.word	0x52020000
 c00329c:	52020400 	.word	0x52020400
 c0032a0:	52020800 	.word	0x52020800
 c0032a4:	52020c00 	.word	0x52020c00
 c0032a8:	52021000 	.word	0x52021000
 c0032ac:	52021400 	.word	0x52021400
 c0032b0:	52021800 	.word	0x52021800

0c0032b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 c0032b4:	b480      	push	{r7}
 c0032b6:	b083      	sub	sp, #12
 c0032b8:	af00      	add	r7, sp, #0
 c0032ba:	6078      	str	r0, [r7, #4]
 c0032bc:	460b      	mov	r3, r1
 c0032be:	807b      	strh	r3, [r7, #2]
 c0032c0:	4613      	mov	r3, r2
 c0032c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 c0032c4:	787b      	ldrb	r3, [r7, #1]
 c0032c6:	2b00      	cmp	r3, #0
 c0032c8:	d003      	beq.n	c0032d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 c0032ca:	887a      	ldrh	r2, [r7, #2]
 c0032cc:	687b      	ldr	r3, [r7, #4]
 c0032ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 c0032d0:	e002      	b.n	c0032d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 c0032d2:	887a      	ldrh	r2, [r7, #2]
 c0032d4:	687b      	ldr	r3, [r7, #4]
 c0032d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 c0032d8:	bf00      	nop
 c0032da:	370c      	adds	r7, #12
 c0032dc:	46bd      	mov	sp, r7
 c0032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0032e2:	4770      	bx	lr

0c0032e4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 c0032e4:	b480      	push	{r7}
 c0032e6:	b085      	sub	sp, #20
 c0032e8:	af00      	add	r7, sp, #0
 c0032ea:	6078      	str	r0, [r7, #4]
 c0032ec:	460b      	mov	r3, r1
 c0032ee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 c0032f0:	687b      	ldr	r3, [r7, #4]
 c0032f2:	695b      	ldr	r3, [r3, #20]
 c0032f4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 c0032f6:	887a      	ldrh	r2, [r7, #2]
 c0032f8:	68fb      	ldr	r3, [r7, #12]
 c0032fa:	4013      	ands	r3, r2
 c0032fc:	041a      	lsls	r2, r3, #16
 c0032fe:	68fb      	ldr	r3, [r7, #12]
 c003300:	43d9      	mvns	r1, r3
 c003302:	887b      	ldrh	r3, [r7, #2]
 c003304:	400b      	ands	r3, r1
 c003306:	431a      	orrs	r2, r3
 c003308:	687b      	ldr	r3, [r7, #4]
 c00330a:	619a      	str	r2, [r3, #24]
}
 c00330c:	bf00      	nop
 c00330e:	3714      	adds	r7, #20
 c003310:	46bd      	mov	sp, r7
 c003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003316:	4770      	bx	lr

0c003318 <HAL_GPIO_ConfigPinAttributes>:
  * @param  GPIO_Pin specifies the pin(s) to configure the secure attribute
  * @param  PinAttributes specifies the pin(s) to be set in secure mode, other being set non secured.
  * @retval None
  */
void HAL_GPIO_ConfigPinAttributes(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, uint32_t PinAttributes)
{
 c003318:	b480      	push	{r7}
 c00331a:	b087      	sub	sp, #28
 c00331c:	af00      	add	r7, sp, #0
 c00331e:	60f8      	str	r0, [r7, #12]
 c003320:	460b      	mov	r3, r1
 c003322:	607a      	str	r2, [r7, #4]
 c003324:	817b      	strh	r3, [r7, #10]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ATTRIBUTES(PinAttributes));

  /* Configure the port pins */
  temp = GPIOx->SECCFGR;
 c003326:	68fb      	ldr	r3, [r7, #12]
 c003328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 c00332a:	617b      	str	r3, [r7, #20]
  if (PinAttributes != GPIO_PIN_NSEC)
 c00332c:	687b      	ldr	r3, [r7, #4]
 c00332e:	2b00      	cmp	r3, #0
 c003330:	d004      	beq.n	c00333c <HAL_GPIO_ConfigPinAttributes+0x24>
  {
    temp |= (uint32_t)GPIO_Pin;
 c003332:	897b      	ldrh	r3, [r7, #10]
 c003334:	697a      	ldr	r2, [r7, #20]
 c003336:	4313      	orrs	r3, r2
 c003338:	617b      	str	r3, [r7, #20]
 c00333a:	e004      	b.n	c003346 <HAL_GPIO_ConfigPinAttributes+0x2e>
  }
  else
  {
    temp &= ~((uint32_t)GPIO_Pin);
 c00333c:	897b      	ldrh	r3, [r7, #10]
 c00333e:	43db      	mvns	r3, r3
 c003340:	697a      	ldr	r2, [r7, #20]
 c003342:	4013      	ands	r3, r2
 c003344:	617b      	str	r3, [r7, #20]
  }

  /* Set secure attributes */
  GPIOx->SECCFGR = temp;
 c003346:	68fb      	ldr	r3, [r7, #12]
 c003348:	697a      	ldr	r2, [r7, #20]
 c00334a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 c00334c:	bf00      	nop
 c00334e:	371c      	adds	r7, #28
 c003350:	46bd      	mov	sp, r7
 c003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003356:	4770      	bx	lr

0c003358 <HAL_GTZC_MPCBB_ConfigMem>:
  *         The structure description is available in @ref GTZC_Exported_Types.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_MPCBB_ConfigMem(uint32_t MemBaseAddress,
                                           const MPCBB_ConfigTypeDef *pMPCBB_desc)
{
 c003358:	b480      	push	{r7}
 c00335a:	b089      	sub	sp, #36	@ 0x24
 c00335c:	af00      	add	r7, sp, #0
 c00335e:	6078      	str	r0, [r7, #4]
 c003360:	6039      	str	r1, [r7, #0]
  uint32_t size_mask;
  uint32_t size_in_superblocks;
  uint32_t i;

  /* check entry parameters */
  if ((!(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c003362:	687b      	ldr	r3, [r7, #4]
 c003364:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 c003368:	d00b      	beq.n	c003382 <HAL_GTZC_MPCBB_ConfigMem+0x2a>
 c00336a:	687b      	ldr	r3, [r7, #4]
 c00336c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 c003370:	d007      	beq.n	c003382 <HAL_GTZC_MPCBB_ConfigMem+0x2a>
       &&  !(IS_GTZC_BASE_ADDRESS(SRAM2, MemBaseAddress)))
 c003372:	687b      	ldr	r3, [r7, #4]
 c003374:	4a36      	ldr	r2, [pc, #216]	@ (c003450 <HAL_GTZC_MPCBB_ConfigMem+0xf8>)
 c003376:	4293      	cmp	r3, r2
 c003378:	d003      	beq.n	c003382 <HAL_GTZC_MPCBB_ConfigMem+0x2a>
 c00337a:	687b      	ldr	r3, [r7, #4]
 c00337c:	4a35      	ldr	r2, [pc, #212]	@ (c003454 <HAL_GTZC_MPCBB_ConfigMem+0xfc>)
 c00337e:	4293      	cmp	r3, r2
 c003380:	d111      	bne.n	c0033a6 <HAL_GTZC_MPCBB_ConfigMem+0x4e>
      || ((pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_ENABLE)
 c003382:	683b      	ldr	r3, [r7, #0]
 c003384:	681b      	ldr	r3, [r3, #0]
 c003386:	2b00      	cmp	r3, #0
 c003388:	d004      	beq.n	c003394 <HAL_GTZC_MPCBB_ConfigMem+0x3c>
          && (pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_DISABLE))
 c00338a:	683b      	ldr	r3, [r7, #0]
 c00338c:	681b      	ldr	r3, [r3, #0]
 c00338e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 c003392:	d108      	bne.n	c0033a6 <HAL_GTZC_MPCBB_ConfigMem+0x4e>
      || ((pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_NOT_INVERTED)
 c003394:	683b      	ldr	r3, [r7, #0]
 c003396:	685b      	ldr	r3, [r3, #4]
 c003398:	2b00      	cmp	r3, #0
 c00339a:	d006      	beq.n	c0033aa <HAL_GTZC_MPCBB_ConfigMem+0x52>
          && (pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_INVERTED)))
 c00339c:	683b      	ldr	r3, [r7, #0]
 c00339e:	685b      	ldr	r3, [r3, #4]
 c0033a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 c0033a4:	d001      	beq.n	c0033aa <HAL_GTZC_MPCBB_ConfigMem+0x52>
  {
    return HAL_ERROR;
 c0033a6:	2301      	movs	r3, #1
 c0033a8:	e04b      	b.n	c003442 <HAL_GTZC_MPCBB_ConfigMem+0xea>
  }

  /* write InvertSecureState and SecureRWIllegalMode properties */
  /* assume their Position/Mask is identical for all sub-blocks */
  reg_value = pMPCBB_desc->InvertSecureState;
 c0033aa:	683b      	ldr	r3, [r7, #0]
 c0033ac:	685b      	ldr	r3, [r3, #4]
 c0033ae:	613b      	str	r3, [r7, #16]
  reg_value |= pMPCBB_desc->SecureRWIllegalMode;
 c0033b0:	683b      	ldr	r3, [r7, #0]
 c0033b2:	681b      	ldr	r3, [r3, #0]
 c0033b4:	693a      	ldr	r2, [r7, #16]
 c0033b6:	4313      	orrs	r3, r2
 c0033b8:	613b      	str	r3, [r7, #16]
  if (IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c0033ba:	687b      	ldr	r3, [r7, #4]
 c0033bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 c0033c0:	d003      	beq.n	c0033ca <HAL_GTZC_MPCBB_ConfigMem+0x72>
 c0033c2:	687b      	ldr	r3, [r7, #4]
 c0033c4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 c0033c8:	d105      	bne.n	c0033d6 <HAL_GTZC_MPCBB_ConfigMem+0x7e>
  {
    mpcbb_ptr = GTZC_MPCBB1_S;
 c0033ca:	4b23      	ldr	r3, [pc, #140]	@ (c003458 <HAL_GTZC_MPCBB_ConfigMem+0x100>)
 c0033cc:	61fb      	str	r3, [r7, #28]
    mem_size = GTZC_MEM_SIZE(SRAM1);
 c0033ce:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 c0033d2:	61bb      	str	r3, [r7, #24]
 c0033d4:	e004      	b.n	c0033e0 <HAL_GTZC_MPCBB_ConfigMem+0x88>
  }
  else
  {
    /* Here MemBaseAddress is inside SRAM2 (already tested) */
    mpcbb_ptr = GTZC_MPCBB2_S;
 c0033d6:	4b21      	ldr	r3, [pc, #132]	@ (c00345c <HAL_GTZC_MPCBB_ConfigMem+0x104>)
 c0033d8:	61fb      	str	r3, [r7, #28]
    mem_size = GTZC_MEM_SIZE(SRAM2);
 c0033da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 c0033de:	61bb      	str	r3, [r7, #24]
  }

  /* write vector register information */
  size_in_superblocks = (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE);
 c0033e0:	69bb      	ldr	r3, [r7, #24]
 c0033e2:	0b5b      	lsrs	r3, r3, #13
 c0033e4:	60fb      	str	r3, [r7, #12]
  for (i = 0U; i < size_in_superblocks; i++)
 c0033e6:	2300      	movs	r3, #0
 c0033e8:	617b      	str	r3, [r7, #20]
 c0033ea:	e00c      	b.n	c003406 <HAL_GTZC_MPCBB_ConfigMem+0xae>
  {
    WRITE_REG(mpcbb_ptr->VCTR[i],
 c0033ec:	683b      	ldr	r3, [r7, #0]
 c0033ee:	697a      	ldr	r2, [r7, #20]
 c0033f0:	3202      	adds	r2, #2
 c0033f2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 c0033f6:	69fb      	ldr	r3, [r7, #28]
 c0033f8:	697a      	ldr	r2, [r7, #20]
 c0033fa:	3240      	adds	r2, #64	@ 0x40
 c0033fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0U; i < size_in_superblocks; i++)
 c003400:	697b      	ldr	r3, [r7, #20]
 c003402:	3301      	adds	r3, #1
 c003404:	617b      	str	r3, [r7, #20]
 c003406:	697a      	ldr	r2, [r7, #20]
 c003408:	68fb      	ldr	r3, [r7, #12]
 c00340a:	429a      	cmp	r2, r3
 c00340c:	d3ee      	bcc.n	c0033ec <HAL_GTZC_MPCBB_ConfigMem+0x94>
              pMPCBB_desc->AttributeConfig.MPCBB_SecConfig_array[i]);
  }

  /* write configuration and lock register information */
  MODIFY_REG(mpcbb_ptr->CR,
 c00340e:	69fb      	ldr	r3, [r7, #28]
 c003410:	681b      	ldr	r3, [r3, #0]
 c003412:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 c003416:	693b      	ldr	r3, [r7, #16]
 c003418:	431a      	orrs	r2, r3
 c00341a:	69fb      	ldr	r3, [r7, #28]
 c00341c:	601a      	str	r2, [r3, #0]
             GTZC_MPCBB_CR_INVSECSTATE_Msk | GTZC_MPCBB_CR_SRWILADIS_Msk, reg_value);

  size_mask = (1UL << (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE)) - 1U;
 c00341e:	69bb      	ldr	r3, [r7, #24]
 c003420:	0b5b      	lsrs	r3, r3, #13
 c003422:	2201      	movs	r2, #1
 c003424:	fa02 f303 	lsl.w	r3, r2, r3
 c003428:	3b01      	subs	r3, #1
 c00342a:	60bb      	str	r3, [r7, #8]
  /* limitation: code not portable with memory > 256K */
  MODIFY_REG(mpcbb_ptr->LCKVTR1, size_mask, pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0]);
 c00342c:	69fb      	ldr	r3, [r7, #28]
 c00342e:	691a      	ldr	r2, [r3, #16]
 c003430:	68bb      	ldr	r3, [r7, #8]
 c003432:	43db      	mvns	r3, r3
 c003434:	401a      	ands	r2, r3
 c003436:	683b      	ldr	r3, [r7, #0]
 c003438:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 c00343a:	431a      	orrs	r2, r3
 c00343c:	69fb      	ldr	r3, [r7, #28]
 c00343e:	611a      	str	r2, [r3, #16]

  return HAL_OK;
 c003440:	2300      	movs	r3, #0
}
 c003442:	4618      	mov	r0, r3
 c003444:	3724      	adds	r7, #36	@ 0x24
 c003446:	46bd      	mov	sp, r7
 c003448:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00344c:	4770      	bx	lr
 c00344e:	bf00      	nop
 c003450:	20030000 	.word	0x20030000
 c003454:	30030000 	.word	0x30030000
 c003458:	50032c00 	.word	0x50032c00
 c00345c:	50033000 	.word	0x50033000

0c003460 <HAL_GTZC_IRQHandler>:
/**
  * @brief  This function handles GTZC interrupt request.
  * @retval None.
  */
void HAL_GTZC_IRQHandler(void)
{
 c003460:	b580      	push	{r7, lr}
 c003462:	b084      	sub	sp, #16
 c003464:	af00      	add	r7, sp, #0
  uint32_t flag;
  uint32_t ier_itsources;
  uint32_t sr_flags;

  /* Get current IT Flags and IT sources value on 1st register */
  ier_itsources = READ_REG(GTZC_TZIC->IER1);
 c003466:	4b3f      	ldr	r3, [pc, #252]	@ (c003564 <HAL_GTZC_IRQHandler+0x104>)
 c003468:	681b      	ldr	r3, [r3, #0]
 c00346a:	60bb      	str	r3, [r7, #8]
  sr_flags      = READ_REG(GTZC_TZIC->SR1);
 c00346c:	4b3d      	ldr	r3, [pc, #244]	@ (c003564 <HAL_GTZC_IRQHandler+0x104>)
 c00346e:	691b      	ldr	r3, [r3, #16]
 c003470:	607b      	str	r3, [r7, #4]

  /* Get Mask interrupt and then clear them */
  flag = ier_itsources & sr_flags;
 c003472:	68ba      	ldr	r2, [r7, #8]
 c003474:	687b      	ldr	r3, [r7, #4]
 c003476:	4013      	ands	r3, r2
 c003478:	603b      	str	r3, [r7, #0]
  if (flag != 0U)
 c00347a:	683b      	ldr	r3, [r7, #0]
 c00347c:	2b00      	cmp	r3, #0
 c00347e:	d019      	beq.n	c0034b4 <HAL_GTZC_IRQHandler+0x54>
  {
    WRITE_REG(GTZC_TZIC->FCR1, flag);
 c003480:	4a38      	ldr	r2, [pc, #224]	@ (c003564 <HAL_GTZC_IRQHandler+0x104>)
 c003482:	683b      	ldr	r3, [r7, #0]
 c003484:	6213      	str	r3, [r2, #32]

    /* Loop on flag to check, which ones have been raised */
    position = 0U;
 c003486:	2300      	movs	r3, #0
 c003488:	60fb      	str	r3, [r7, #12]
    while ((flag >> position) != 0U)
 c00348a:	e00d      	b.n	c0034a8 <HAL_GTZC_IRQHandler+0x48>
    {
      if ((flag & (1UL << position)) != 0U)
 c00348c:	683a      	ldr	r2, [r7, #0]
 c00348e:	68fb      	ldr	r3, [r7, #12]
 c003490:	fa22 f303 	lsr.w	r3, r2, r3
 c003494:	f003 0301 	and.w	r3, r3, #1
 c003498:	2b00      	cmp	r3, #0
 c00349a:	d002      	beq.n	c0034a2 <HAL_GTZC_IRQHandler+0x42>
      {
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG1 | position);
 c00349c:	68f8      	ldr	r0, [r7, #12]
 c00349e:	f000 f863 	bl	c003568 <HAL_GTZC_TZIC_Callback>
      }

      /* Position bit to be updated */
      position++;
 c0034a2:	68fb      	ldr	r3, [r7, #12]
 c0034a4:	3301      	adds	r3, #1
 c0034a6:	60fb      	str	r3, [r7, #12]
    while ((flag >> position) != 0U)
 c0034a8:	683a      	ldr	r2, [r7, #0]
 c0034aa:	68fb      	ldr	r3, [r7, #12]
 c0034ac:	fa22 f303 	lsr.w	r3, r2, r3
 c0034b0:	2b00      	cmp	r3, #0
 c0034b2:	d1eb      	bne.n	c00348c <HAL_GTZC_IRQHandler+0x2c>
    }
  }

  /* Get current IT Flags and IT sources value on 2nd register */
  ier_itsources = READ_REG(GTZC_TZIC->IER2);
 c0034b4:	4b2b      	ldr	r3, [pc, #172]	@ (c003564 <HAL_GTZC_IRQHandler+0x104>)
 c0034b6:	685b      	ldr	r3, [r3, #4]
 c0034b8:	60bb      	str	r3, [r7, #8]
  sr_flags      = READ_REG(GTZC_TZIC->SR2);
 c0034ba:	4b2a      	ldr	r3, [pc, #168]	@ (c003564 <HAL_GTZC_IRQHandler+0x104>)
 c0034bc:	695b      	ldr	r3, [r3, #20]
 c0034be:	607b      	str	r3, [r7, #4]

  /* Get Mask interrupt and then clear them */
  flag = ier_itsources & sr_flags;
 c0034c0:	68ba      	ldr	r2, [r7, #8]
 c0034c2:	687b      	ldr	r3, [r7, #4]
 c0034c4:	4013      	ands	r3, r2
 c0034c6:	603b      	str	r3, [r7, #0]
  if (flag != 0U)
 c0034c8:	683b      	ldr	r3, [r7, #0]
 c0034ca:	2b00      	cmp	r3, #0
 c0034cc:	d01c      	beq.n	c003508 <HAL_GTZC_IRQHandler+0xa8>
  {
    WRITE_REG(GTZC_TZIC->FCR2, flag);
 c0034ce:	4a25      	ldr	r2, [pc, #148]	@ (c003564 <HAL_GTZC_IRQHandler+0x104>)
 c0034d0:	683b      	ldr	r3, [r7, #0]
 c0034d2:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Loop on flag to check, which ones have been raised */
    position = 0U;
 c0034d4:	2300      	movs	r3, #0
 c0034d6:	60fb      	str	r3, [r7, #12]
    while ((flag >> position) != 0U)
 c0034d8:	e010      	b.n	c0034fc <HAL_GTZC_IRQHandler+0x9c>
    {
      if ((flag & (1UL << position)) != 0U)
 c0034da:	683a      	ldr	r2, [r7, #0]
 c0034dc:	68fb      	ldr	r3, [r7, #12]
 c0034de:	fa22 f303 	lsr.w	r3, r2, r3
 c0034e2:	f003 0301 	and.w	r3, r3, #1
 c0034e6:	2b00      	cmp	r3, #0
 c0034e8:	d005      	beq.n	c0034f6 <HAL_GTZC_IRQHandler+0x96>
      {
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG2 | position);
 c0034ea:	68fb      	ldr	r3, [r7, #12]
 c0034ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 c0034f0:	4618      	mov	r0, r3
 c0034f2:	f000 f839 	bl	c003568 <HAL_GTZC_TZIC_Callback>
      }

      /* Position bit to be updated */
      position++;
 c0034f6:	68fb      	ldr	r3, [r7, #12]
 c0034f8:	3301      	adds	r3, #1
 c0034fa:	60fb      	str	r3, [r7, #12]
    while ((flag >> position) != 0U)
 c0034fc:	683a      	ldr	r2, [r7, #0]
 c0034fe:	68fb      	ldr	r3, [r7, #12]
 c003500:	fa22 f303 	lsr.w	r3, r2, r3
 c003504:	2b00      	cmp	r3, #0
 c003506:	d1e8      	bne.n	c0034da <HAL_GTZC_IRQHandler+0x7a>
    }
  }

  /* Get current IT Flags and IT sources value on 3rd register */
  ier_itsources = READ_REG(GTZC_TZIC->IER3);
 c003508:	4b16      	ldr	r3, [pc, #88]	@ (c003564 <HAL_GTZC_IRQHandler+0x104>)
 c00350a:	689b      	ldr	r3, [r3, #8]
 c00350c:	60bb      	str	r3, [r7, #8]
  sr_flags      = READ_REG(GTZC_TZIC->SR3);
 c00350e:	4b15      	ldr	r3, [pc, #84]	@ (c003564 <HAL_GTZC_IRQHandler+0x104>)
 c003510:	699b      	ldr	r3, [r3, #24]
 c003512:	607b      	str	r3, [r7, #4]

  /* Get Mask interrupt and then clear them */
  flag = ier_itsources & sr_flags;
 c003514:	68ba      	ldr	r2, [r7, #8]
 c003516:	687b      	ldr	r3, [r7, #4]
 c003518:	4013      	ands	r3, r2
 c00351a:	603b      	str	r3, [r7, #0]
  if (flag != 0U)
 c00351c:	683b      	ldr	r3, [r7, #0]
 c00351e:	2b00      	cmp	r3, #0
 c003520:	d01c      	beq.n	c00355c <HAL_GTZC_IRQHandler+0xfc>
  {
    WRITE_REG(GTZC_TZIC->FCR3, flag);
 c003522:	4a10      	ldr	r2, [pc, #64]	@ (c003564 <HAL_GTZC_IRQHandler+0x104>)
 c003524:	683b      	ldr	r3, [r7, #0]
 c003526:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Loop on flag to check, which ones have been raised */
    position = 0U;
 c003528:	2300      	movs	r3, #0
 c00352a:	60fb      	str	r3, [r7, #12]
    while ((flag >> position) != 0U)
 c00352c:	e010      	b.n	c003550 <HAL_GTZC_IRQHandler+0xf0>
    {
      if ((flag & (1UL << position)) != 0U)
 c00352e:	683a      	ldr	r2, [r7, #0]
 c003530:	68fb      	ldr	r3, [r7, #12]
 c003532:	fa22 f303 	lsr.w	r3, r2, r3
 c003536:	f003 0301 	and.w	r3, r3, #1
 c00353a:	2b00      	cmp	r3, #0
 c00353c:	d005      	beq.n	c00354a <HAL_GTZC_IRQHandler+0xea>
      {
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG3 | position);
 c00353e:	68fb      	ldr	r3, [r7, #12]
 c003540:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 c003544:	4618      	mov	r0, r3
 c003546:	f000 f80f 	bl	c003568 <HAL_GTZC_TZIC_Callback>
      }

      /* Position bit to be updated */
      position++;
 c00354a:	68fb      	ldr	r3, [r7, #12]
 c00354c:	3301      	adds	r3, #1
 c00354e:	60fb      	str	r3, [r7, #12]
    while ((flag >> position) != 0U)
 c003550:	683a      	ldr	r2, [r7, #0]
 c003552:	68fb      	ldr	r3, [r7, #12]
 c003554:	fa22 f303 	lsr.w	r3, r2, r3
 c003558:	2b00      	cmp	r3, #0
 c00355a:	d1e8      	bne.n	c00352e <HAL_GTZC_IRQHandler+0xce>
    }
  }
}
 c00355c:	bf00      	nop
 c00355e:	3710      	adds	r7, #16
 c003560:	46bd      	mov	sp, r7
 c003562:	bd80      	pop	{r7, pc}
 c003564:	50032800 	.word	0x50032800

0c003568 <HAL_GTZC_TZIC_Callback>:
  * @param  PeriphId Peripheral identifier triggering the illegal access.
  *         This parameter can be a value of @ref GTZC_TZSC_TZIC_PeriphId
  * @retval None.
  */
__weak void HAL_GTZC_TZIC_Callback(uint32_t PeriphId)
{
 c003568:	b480      	push	{r7}
 c00356a:	b083      	sub	sp, #12
 c00356c:	af00      	add	r7, sp, #0
 c00356e:	6078      	str	r0, [r7, #4]
  UNUSED(PeriphId);

  /* NOTE: This function should not be modified. When the callback is needed,
   * the HAL_GTZC_TZIC_Callback is to be implemented in the user file
   */
}
 c003570:	bf00      	nop
 c003572:	370c      	adds	r7, #12
 c003574:	46bd      	mov	sp, r7
 c003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00357a:	4770      	bx	lr

0c00357c <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 c00357c:	b480      	push	{r7}
 c00357e:	b085      	sub	sp, #20
 c003580:	af00      	add	r7, sp, #0
 c003582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 c003584:	2300      	movs	r3, #0
 c003586:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 c003588:	4b0b      	ldr	r3, [pc, #44]	@ (c0035b8 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 c00358a:	681b      	ldr	r3, [r3, #0]
 c00358c:	f003 0301 	and.w	r3, r3, #1
 c003590:	2b00      	cmp	r3, #0
 c003592:	d002      	beq.n	c00359a <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 c003594:	2301      	movs	r3, #1
 c003596:	73fb      	strb	r3, [r7, #15]
 c003598:	e007      	b.n	c0035aa <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 c00359a:	4b07      	ldr	r3, [pc, #28]	@ (c0035b8 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 c00359c:	681b      	ldr	r3, [r3, #0]
 c00359e:	f023 0204 	bic.w	r2, r3, #4
 c0035a2:	4905      	ldr	r1, [pc, #20]	@ (c0035b8 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 c0035a4:	687b      	ldr	r3, [r7, #4]
 c0035a6:	4313      	orrs	r3, r2
 c0035a8:	600b      	str	r3, [r1, #0]
  }

  return status;
 c0035aa:	7bfb      	ldrb	r3, [r7, #15]
}
 c0035ac:	4618      	mov	r0, r3
 c0035ae:	3714      	adds	r7, #20
 c0035b0:	46bd      	mov	sp, r7
 c0035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0035b6:	4770      	bx	lr
 c0035b8:	50030400 	.word	0x50030400

0c0035bc <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 c0035bc:	b480      	push	{r7}
 c0035be:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 c0035c0:	4b05      	ldr	r3, [pc, #20]	@ (c0035d8 <HAL_ICACHE_Enable+0x1c>)
 c0035c2:	681b      	ldr	r3, [r3, #0]
 c0035c4:	4a04      	ldr	r2, [pc, #16]	@ (c0035d8 <HAL_ICACHE_Enable+0x1c>)
 c0035c6:	f043 0301 	orr.w	r3, r3, #1
 c0035ca:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 c0035cc:	2300      	movs	r3, #0
}
 c0035ce:	4618      	mov	r0, r3
 c0035d0:	46bd      	mov	sp, r7
 c0035d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0035d6:	4770      	bx	lr
 c0035d8:	50030400 	.word	0x50030400

0c0035dc <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 c0035dc:	b480      	push	{r7}
 c0035de:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 c0035e0:	4b05      	ldr	r3, [pc, #20]	@ (c0035f8 <HAL_PWREx_EnableVddIO2+0x1c>)
 c0035e2:	685b      	ldr	r3, [r3, #4]
 c0035e4:	4a04      	ldr	r2, [pc, #16]	@ (c0035f8 <HAL_PWREx_EnableVddIO2+0x1c>)
 c0035e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 c0035ea:	6053      	str	r3, [r2, #4]
}
 c0035ec:	bf00      	nop
 c0035ee:	46bd      	mov	sp, r7
 c0035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0035f4:	4770      	bx	lr
 c0035f6:	bf00      	nop
 c0035f8:	50007000 	.word	0x50007000

0c0035fc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 c0035fc:	b480      	push	{r7}
 c0035fe:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 c003600:	4b05      	ldr	r3, [pc, #20]	@ (c003618 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 c003602:	689b      	ldr	r3, [r3, #8]
 c003604:	4a04      	ldr	r2, [pc, #16]	@ (c003618 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 c003606:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 c00360a:	6093      	str	r3, [r2, #8]
}
 c00360c:	bf00      	nop
 c00360e:	46bd      	mov	sp, r7
 c003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003614:	4770      	bx	lr
 c003616:	bf00      	nop
 c003618:	50007000 	.word	0x50007000

0c00361c <__acle_se_SecureContext_Init>:
	uint8_t *pucStackStart;				/**< First location of the stack memory. */
} SecureContext_t;
/*-----------------------------------------------------------*/

secureportNON_SECURE_CALLABLE void SecureContext_Init( void )
{
 c00361c:	b480      	push	{r7}
 c00361e:	b083      	sub	sp, #12
 c003620:	af00      	add	r7, sp, #0
	uint32_t ulIPSR;

	/* Read the Interrupt Program Status Register (IPSR) value. */
	secureportREAD_IPSR( ulIPSR );
 c003622:	f3ef 8305 	mrs	r3, IPSR
 c003626:	607b      	str	r3, [r7, #4]

	/* Do nothing if the processor is running in the Thread Mode. IPSR is zero
	 * when the processor is running in the Thread Mode. */
	if( ulIPSR != 0 )
 c003628:	687b      	ldr	r3, [r7, #4]
 c00362a:	2b00      	cmp	r3, #0
 c00362c:	d008      	beq.n	c003640 <__acle_se_SecureContext_Init+0x24>
	{
		/* No stack for thread mode until a task's context is loaded. */
		secureportSET_PSPLIM( securecontextNO_STACK );
 c00362e:	2300      	movs	r3, #0
 c003630:	f383 880b 	msr	PSPLIM, r3
		secureportSET_PSP( securecontextNO_STACK );
 c003634:	2300      	movs	r3, #0
 c003636:	f383 8809 	msr	PSP, r3
			secureportSET_CONTROL( securecontextCONTROL_VALUE_UNPRIVILEGED );
		}
		#else /* configENABLE_MPU */
		{
			/* Configure thread mode to use PSP and to be privileged.. */
			secureportSET_CONTROL( securecontextCONTROL_VALUE_PRIVILEGED );
 c00363a:	2302      	movs	r3, #2
 c00363c:	f383 8814 	msr	CONTROL, r3
		}
		#endif /* configENABLE_MPU */
	}
}
 c003640:	bf00      	nop
 c003642:	370c      	adds	r7, #12
 c003644:	46bd      	mov	sp, r7
 c003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 c00364a:	4670      	mov	r0, lr
 c00364c:	4671      	mov	r1, lr
 c00364e:	4672      	mov	r2, lr
 c003650:	4673      	mov	r3, lr
 c003652:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c003656:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c00365a:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c00365e:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c003662:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c003666:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c00366a:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c00366e:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c003672:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c003676:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c00367a:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c00367e:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c003682:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c003686:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c00368a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c00368e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c003692:	f38e 8c00 	msr	CPSR_fs, lr
 c003696:	b410      	push	{r4}
 c003698:	eef1 ca10 	vmrs	ip, fpscr
 c00369c:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c0036a0:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c0036a4:	ea0c 0c04 	and.w	ip, ip, r4
 c0036a8:	eee1 ca10 	vmsr	fpscr, ip
 c0036ac:	bc10      	pop	{r4}
 c0036ae:	46f4      	mov	ip, lr
 c0036b0:	4774      	bxns	lr

0c0036b2 <__acle_se_SecureContext_AllocateContext>:
#if( configENABLE_MPU == 1 )
	secureportNON_SECURE_CALLABLE SecureContextHandle_t SecureContext_AllocateContext( uint32_t ulSecureStackSize, uint32_t ulIsTaskPrivileged )
#else /* configENABLE_MPU */
	secureportNON_SECURE_CALLABLE SecureContextHandle_t SecureContext_AllocateContext( uint32_t ulSecureStackSize )
#endif /* configENABLE_MPU */
{
 c0036b2:	b580      	push	{r7, lr}
 c0036b4:	b086      	sub	sp, #24
 c0036b6:	af00      	add	r7, sp, #0
 c0036b8:	6078      	str	r0, [r7, #4]
	uint8_t *pucStackMemory = NULL;
 c0036ba:	2300      	movs	r3, #0
 c0036bc:	613b      	str	r3, [r7, #16]
	uint32_t ulIPSR;
	SecureContextHandle_t xSecureContextHandle = NULL;
 c0036be:	2300      	movs	r3, #0
 c0036c0:	617b      	str	r3, [r7, #20]
	#if( configENABLE_MPU == 1 )
		uint32_t *pulCurrentStackPointer = NULL;
	#endif /* configENABLE_MPU */

	/* Read the Interrupt Program Status Register (IPSR) value. */
	secureportREAD_IPSR( ulIPSR );
 c0036c2:	f3ef 8305 	mrs	r3, IPSR
 c0036c6:	60fb      	str	r3, [r7, #12]

	/* Do nothing if the processor is running in the Thread Mode. IPSR is zero
	 * when the processor is running in the Thread Mode. */
	if( ulIPSR != 0 )
 c0036c8:	68fb      	ldr	r3, [r7, #12]
 c0036ca:	2b00      	cmp	r3, #0
 c0036cc:	d01f      	beq.n	c00370e <__acle_se_SecureContext_AllocateContext+0x5c>
	{
		/* Allocate the context structure. */
		xSecureContextHandle = ( SecureContextHandle_t ) pvPortMalloc( sizeof( SecureContext_t ) );
 c0036ce:	200c      	movs	r0, #12
 c0036d0:	f000 f9f8 	bl	c003ac4 <pvPortMalloc>
 c0036d4:	6178      	str	r0, [r7, #20]

		if( xSecureContextHandle != NULL )
 c0036d6:	697b      	ldr	r3, [r7, #20]
 c0036d8:	2b00      	cmp	r3, #0
 c0036da:	d018      	beq.n	c00370e <__acle_se_SecureContext_AllocateContext+0x5c>
		{
			/* Allocate the stack space. */
			pucStackMemory = pvPortMalloc( ulSecureStackSize );
 c0036dc:	6878      	ldr	r0, [r7, #4]
 c0036de:	f000 f9f1 	bl	c003ac4 <pvPortMalloc>
 c0036e2:	6138      	str	r0, [r7, #16]

			if( pucStackMemory != NULL )
 c0036e4:	693b      	ldr	r3, [r7, #16]
 c0036e6:	2b00      	cmp	r3, #0
 c0036e8:	d00c      	beq.n	c003704 <__acle_se_SecureContext_AllocateContext+0x52>
				 * location. Note that this location is next to the last
				 * allocated byte because the hardware decrements the stack
				 * pointer before writing i.e. if stack pointer is 0x2, a push
				 * operation will decrement the stack pointer to 0x1 and then
				 * write at 0x1. */
				xSecureContextHandle->pucStackStart = pucStackMemory + ulSecureStackSize;
 c0036ea:	693a      	ldr	r2, [r7, #16]
 c0036ec:	687b      	ldr	r3, [r7, #4]
 c0036ee:	441a      	add	r2, r3
 c0036f0:	697b      	ldr	r3, [r7, #20]
 c0036f2:	609a      	str	r2, [r3, #8]

				/* The stack cannot go beyond this location. This value is
				 * programmed in the PSPLIM register on context switch.*/
				xSecureContextHandle->pucStackLimit = pucStackMemory;
 c0036f4:	697b      	ldr	r3, [r7, #20]
 c0036f6:	693a      	ldr	r2, [r7, #16]
 c0036f8:	605a      	str	r2, [r3, #4]
				}
				#else /* configENABLE_MPU */
				{
					/* Current SP is set to the starting of the stack. This
					 * value programmed in the PSP register on context switch. */
					xSecureContextHandle->pucCurrentStackPointer = xSecureContextHandle->pucStackStart;
 c0036fa:	697b      	ldr	r3, [r7, #20]
 c0036fc:	689a      	ldr	r2, [r3, #8]
 c0036fe:	697b      	ldr	r3, [r7, #20]
 c003700:	601a      	str	r2, [r3, #0]
 c003702:	e004      	b.n	c00370e <__acle_se_SecureContext_AllocateContext+0x5c>
			}
			else
			{
				/* Free the context to avoid memory leak and make sure to return
				 * NULL to indicate failure. */
				vPortFree( xSecureContextHandle );
 c003704:	6978      	ldr	r0, [r7, #20]
 c003706:	f000 fa95 	bl	c003c34 <vPortFree>
				xSecureContextHandle = NULL;
 c00370a:	2300      	movs	r3, #0
 c00370c:	617b      	str	r3, [r7, #20]
			}
		}
	}

	return xSecureContextHandle;
 c00370e:	697b      	ldr	r3, [r7, #20]
}
 c003710:	4618      	mov	r0, r3
 c003712:	3718      	adds	r7, #24
 c003714:	46bd      	mov	sp, r7
 c003716:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c00371a:	4671      	mov	r1, lr
 c00371c:	4672      	mov	r2, lr
 c00371e:	4673      	mov	r3, lr
 c003720:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c003724:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c003728:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c00372c:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c003730:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c003734:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c003738:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c00373c:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c003740:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c003744:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c003748:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c00374c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c003750:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c003754:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c003758:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c00375c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c003760:	f38e 8c00 	msr	CPSR_fs, lr
 c003764:	b410      	push	{r4}
 c003766:	eef1 ca10 	vmrs	ip, fpscr
 c00376a:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c00376e:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c003772:	ea0c 0c04 	and.w	ip, ip, r4
 c003776:	eee1 ca10 	vmsr	fpscr, ip
 c00377a:	bc10      	pop	{r4}
 c00377c:	46f4      	mov	ip, lr
 c00377e:	4774      	bxns	lr

0c003780 <__acle_se_SecureContext_FreeContext>:
/*-----------------------------------------------------------*/

secureportNON_SECURE_CALLABLE void SecureContext_FreeContext( SecureContextHandle_t xSecureContextHandle )
{
 c003780:	b580      	push	{r7, lr}
 c003782:	b084      	sub	sp, #16
 c003784:	af00      	add	r7, sp, #0
 c003786:	6078      	str	r0, [r7, #4]
	uint32_t ulIPSR;

	/* Read the Interrupt Program Status Register (IPSR) value. */
	secureportREAD_IPSR( ulIPSR );
 c003788:	f3ef 8305 	mrs	r3, IPSR
 c00378c:	60fb      	str	r3, [r7, #12]

	/* Do nothing if the processor is running in the Thread Mode. IPSR is zero
	 * when the processor is running in the Thread Mode. */
	if( ulIPSR != 0 )
 c00378e:	68fb      	ldr	r3, [r7, #12]
 c003790:	2b00      	cmp	r3, #0
 c003792:	d012      	beq.n	c0037ba <__acle_se_SecureContext_FreeContext+0x3a>
	{
		/* Ensure that valid parameters are passed. */
		secureportASSERT( xSecureContextHandle != NULL );
 c003794:	687b      	ldr	r3, [r7, #4]
 c003796:	2b00      	cmp	r3, #0
 c003798:	d107      	bne.n	c0037aa <__acle_se_SecureContext_FreeContext+0x2a>
 c00379a:	2301      	movs	r3, #1
 c00379c:	f383 8810 	msr	PRIMASK, r3
 c0037a0:	2301      	movs	r3, #1
 c0037a2:	f383 8890 	msr	PRIMASK_NS, r3
 c0037a6:	bf00      	nop
 c0037a8:	e7fd      	b.n	c0037a6 <__acle_se_SecureContext_FreeContext+0x26>

		/* Free the stack space. */
		vPortFree( xSecureContextHandle->pucStackLimit );
 c0037aa:	687b      	ldr	r3, [r7, #4]
 c0037ac:	685b      	ldr	r3, [r3, #4]
 c0037ae:	4618      	mov	r0, r3
 c0037b0:	f000 fa40 	bl	c003c34 <vPortFree>

		/* Free the context itself. */
		vPortFree( xSecureContextHandle );
 c0037b4:	6878      	ldr	r0, [r7, #4]
 c0037b6:	f000 fa3d 	bl	c003c34 <vPortFree>
	}
}
 c0037ba:	bf00      	nop
 c0037bc:	3710      	adds	r7, #16
 c0037be:	46bd      	mov	sp, r7
 c0037c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 c0037c4:	4670      	mov	r0, lr
 c0037c6:	4671      	mov	r1, lr
 c0037c8:	4672      	mov	r2, lr
 c0037ca:	4673      	mov	r3, lr
 c0037cc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c0037d0:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c0037d4:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c0037d8:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c0037dc:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c0037e0:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c0037e4:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c0037e8:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c0037ec:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c0037f0:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c0037f4:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c0037f8:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c0037fc:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c003800:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c003804:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c003808:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c00380c:	f38e 8c00 	msr	CPSR_fs, lr
 c003810:	b410      	push	{r4}
 c003812:	eef1 ca10 	vmrs	ip, fpscr
 c003816:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c00381a:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c00381e:	ea0c 0c04 	and.w	ip, ip, r4
 c003822:	eee1 ca10 	vmsr	fpscr, ip
 c003826:	bc10      	pop	{r4}
 c003828:	46f4      	mov	ip, lr
 c00382a:	4774      	bxns	lr

0c00382c <__acle_se_SecureContext_LoadContext>:

/* Secure port macros. */
#include "secure_port_macros.h"

secureportNON_SECURE_CALLABLE void SecureContext_LoadContext( SecureContextHandle_t xSecureContextHandle )
{
 c00382c:	b480      	push	{r7}
 c00382e:	b083      	sub	sp, #12
 c003830:	af00      	add	r7, sp, #0
 c003832:	6078      	str	r0, [r7, #4]
	/* xSecureContextHandle value is in r0. */
	__asm volatile
 c003834:	f3ef 8105 	mrs	r1, IPSR
 c003838:	b121      	cbz	r1, c003844 <load_ctx_therad_mode>
 c00383a:	c806      	ldmia	r0!, {r1, r2}
 c00383c:	f382 880b 	msr	PSPLIM, r2
 c003840:	f381 8809 	msr	PSP, r1

0c003844 <load_ctx_therad_mode>:
 c003844:	bf00      	nop
	" load_ctx_therad_mode:						\n"
	"	nop										\n"
	"											\n"
	:::"r0", "r1", "r2"
	);
}
 c003846:	bf00      	nop
 c003848:	370c      	adds	r7, #12
 c00384a:	46bd      	mov	sp, r7
 c00384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003850:	4670      	mov	r0, lr
 c003852:	4671      	mov	r1, lr
 c003854:	4672      	mov	r2, lr
 c003856:	4673      	mov	r3, lr
 c003858:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c00385c:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c003860:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c003864:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c003868:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c00386c:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c003870:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c003874:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c003878:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c00387c:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c003880:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c003884:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c003888:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c00388c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c003890:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c003894:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c003898:	f38e 8c00 	msr	CPSR_fs, lr
 c00389c:	b410      	push	{r4}
 c00389e:	eef1 ca10 	vmrs	ip, fpscr
 c0038a2:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c0038a6:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c0038aa:	ea0c 0c04 	and.w	ip, ip, r4
 c0038ae:	eee1 ca10 	vmsr	fpscr, ip
 c0038b2:	bc10      	pop	{r4}
 c0038b4:	46f4      	mov	ip, lr
 c0038b6:	4774      	bxns	lr

0c0038b8 <__acle_se_SecureContext_SaveContext>:
/*-----------------------------------------------------------*/

secureportNON_SECURE_CALLABLE void SecureContext_SaveContext( SecureContextHandle_t xSecureContextHandle )
{
 c0038b8:	b480      	push	{r7}
 c0038ba:	b083      	sub	sp, #12
 c0038bc:	af00      	add	r7, sp, #0
 c0038be:	6078      	str	r0, [r7, #4]
	/* xSecureContextHandle value is in r0. */
	__asm volatile
 c0038c0:	f3ef 8105 	mrs	r1, IPSR
 c0038c4:	b139      	cbz	r1, c0038d6 <save_ctx_therad_mode>
 c0038c6:	f3ef 8109 	mrs	r1, PSP
 c0038ca:	6001      	str	r1, [r0, #0]
 c0038cc:	2100      	movs	r1, #0
 c0038ce:	f381 880b 	msr	PSPLIM, r1
 c0038d2:	f381 8809 	msr	PSP, r1

0c0038d6 <save_ctx_therad_mode>:
 c0038d6:	bf00      	nop
	" save_ctx_therad_mode:						\n"
	"	nop										\n"
	"											\n"
	:: "i" ( securecontextNO_STACK ) : "r1", "memory"
	);
}
 c0038d8:	bf00      	nop
 c0038da:	370c      	adds	r7, #12
 c0038dc:	46bd      	mov	sp, r7
 c0038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0038e2:	4670      	mov	r0, lr
 c0038e4:	4671      	mov	r1, lr
 c0038e6:	4672      	mov	r2, lr
 c0038e8:	4673      	mov	r3, lr
 c0038ea:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c0038ee:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c0038f2:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c0038f6:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c0038fa:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c0038fe:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c003902:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c003906:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c00390a:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c00390e:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c003912:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c003916:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c00391a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c00391e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c003922:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c003926:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c00392a:	f38e 8c00 	msr	CPSR_fs, lr
 c00392e:	b410      	push	{r4}
 c003930:	eef1 ca10 	vmrs	ip, fpscr
 c003934:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c003938:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c00393c:	ea0c 0c04 	and.w	ip, ip, r4
 c003940:	eee1 ca10 	vmsr	fpscr, ip
 c003944:	bc10      	pop	{r4}
 c003946:	46f4      	mov	ip, lr
 c003948:	4774      	bxns	lr
	...

0c00394c <prvHeapInit>:
 c00394c:	b480      	push	{r7}
 c00394e:	b085      	sub	sp, #20
 c003950:	af00      	add	r7, sp, #0
 c003952:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 c003956:	60bb      	str	r3, [r7, #8]
 c003958:	4b27      	ldr	r3, [pc, #156]	@ (c0039f8 <prvHeapInit+0xac>)
 c00395a:	60fb      	str	r3, [r7, #12]
 c00395c:	68fb      	ldr	r3, [r7, #12]
 c00395e:	f003 0307 	and.w	r3, r3, #7
 c003962:	2b00      	cmp	r3, #0
 c003964:	d00c      	beq.n	c003980 <prvHeapInit+0x34>
 c003966:	68fb      	ldr	r3, [r7, #12]
 c003968:	3307      	adds	r3, #7
 c00396a:	60fb      	str	r3, [r7, #12]
 c00396c:	68fb      	ldr	r3, [r7, #12]
 c00396e:	f023 0307 	bic.w	r3, r3, #7
 c003972:	60fb      	str	r3, [r7, #12]
 c003974:	68ba      	ldr	r2, [r7, #8]
 c003976:	68fb      	ldr	r3, [r7, #12]
 c003978:	1ad3      	subs	r3, r2, r3
 c00397a:	4a1f      	ldr	r2, [pc, #124]	@ (c0039f8 <prvHeapInit+0xac>)
 c00397c:	4413      	add	r3, r2
 c00397e:	60bb      	str	r3, [r7, #8]
 c003980:	68fb      	ldr	r3, [r7, #12]
 c003982:	607b      	str	r3, [r7, #4]
 c003984:	4a1d      	ldr	r2, [pc, #116]	@ (c0039fc <prvHeapInit+0xb0>)
 c003986:	687b      	ldr	r3, [r7, #4]
 c003988:	6013      	str	r3, [r2, #0]
 c00398a:	4b1c      	ldr	r3, [pc, #112]	@ (c0039fc <prvHeapInit+0xb0>)
 c00398c:	2200      	movs	r2, #0
 c00398e:	605a      	str	r2, [r3, #4]
 c003990:	687b      	ldr	r3, [r7, #4]
 c003992:	68ba      	ldr	r2, [r7, #8]
 c003994:	4413      	add	r3, r2
 c003996:	60fb      	str	r3, [r7, #12]
 c003998:	2208      	movs	r2, #8
 c00399a:	68fb      	ldr	r3, [r7, #12]
 c00399c:	1a9b      	subs	r3, r3, r2
 c00399e:	60fb      	str	r3, [r7, #12]
 c0039a0:	68fb      	ldr	r3, [r7, #12]
 c0039a2:	f023 0307 	bic.w	r3, r3, #7
 c0039a6:	60fb      	str	r3, [r7, #12]
 c0039a8:	68fb      	ldr	r3, [r7, #12]
 c0039aa:	4a15      	ldr	r2, [pc, #84]	@ (c003a00 <prvHeapInit+0xb4>)
 c0039ac:	6013      	str	r3, [r2, #0]
 c0039ae:	4b14      	ldr	r3, [pc, #80]	@ (c003a00 <prvHeapInit+0xb4>)
 c0039b0:	681b      	ldr	r3, [r3, #0]
 c0039b2:	2200      	movs	r2, #0
 c0039b4:	605a      	str	r2, [r3, #4]
 c0039b6:	4b12      	ldr	r3, [pc, #72]	@ (c003a00 <prvHeapInit+0xb4>)
 c0039b8:	681b      	ldr	r3, [r3, #0]
 c0039ba:	2200      	movs	r2, #0
 c0039bc:	601a      	str	r2, [r3, #0]
 c0039be:	687b      	ldr	r3, [r7, #4]
 c0039c0:	603b      	str	r3, [r7, #0]
 c0039c2:	683b      	ldr	r3, [r7, #0]
 c0039c4:	68fa      	ldr	r2, [r7, #12]
 c0039c6:	1ad2      	subs	r2, r2, r3
 c0039c8:	683b      	ldr	r3, [r7, #0]
 c0039ca:	605a      	str	r2, [r3, #4]
 c0039cc:	4b0c      	ldr	r3, [pc, #48]	@ (c003a00 <prvHeapInit+0xb4>)
 c0039ce:	681a      	ldr	r2, [r3, #0]
 c0039d0:	683b      	ldr	r3, [r7, #0]
 c0039d2:	601a      	str	r2, [r3, #0]
 c0039d4:	683b      	ldr	r3, [r7, #0]
 c0039d6:	685b      	ldr	r3, [r3, #4]
 c0039d8:	4a0a      	ldr	r2, [pc, #40]	@ (c003a04 <prvHeapInit+0xb8>)
 c0039da:	6013      	str	r3, [r2, #0]
 c0039dc:	683b      	ldr	r3, [r7, #0]
 c0039de:	685b      	ldr	r3, [r3, #4]
 c0039e0:	4a09      	ldr	r2, [pc, #36]	@ (c003a08 <prvHeapInit+0xbc>)
 c0039e2:	6013      	str	r3, [r2, #0]
 c0039e4:	4b09      	ldr	r3, [pc, #36]	@ (c003a0c <prvHeapInit+0xc0>)
 c0039e6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 c0039ea:	601a      	str	r2, [r3, #0]
 c0039ec:	bf00      	nop
 c0039ee:	3714      	adds	r7, #20
 c0039f0:	46bd      	mov	sp, r7
 c0039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 c0039f6:	4770      	bx	lr
 c0039f8:	300012a0 	.word	0x300012a0
 c0039fc:	30003aa0 	.word	0x30003aa0
 c003a00:	30003aa8 	.word	0x30003aa8
 c003a04:	30003ab0 	.word	0x30003ab0
 c003a08:	30003aac 	.word	0x30003aac
 c003a0c:	30003ab4 	.word	0x30003ab4

0c003a10 <prvInsertBlockIntoFreeList>:
 c003a10:	b480      	push	{r7}
 c003a12:	b085      	sub	sp, #20
 c003a14:	af00      	add	r7, sp, #0
 c003a16:	6078      	str	r0, [r7, #4]
 c003a18:	4b28      	ldr	r3, [pc, #160]	@ (c003abc <prvInsertBlockIntoFreeList+0xac>)
 c003a1a:	60fb      	str	r3, [r7, #12]
 c003a1c:	e002      	b.n	c003a24 <prvInsertBlockIntoFreeList+0x14>
 c003a1e:	68fb      	ldr	r3, [r7, #12]
 c003a20:	681b      	ldr	r3, [r3, #0]
 c003a22:	60fb      	str	r3, [r7, #12]
 c003a24:	68fb      	ldr	r3, [r7, #12]
 c003a26:	681b      	ldr	r3, [r3, #0]
 c003a28:	687a      	ldr	r2, [r7, #4]
 c003a2a:	429a      	cmp	r2, r3
 c003a2c:	d8f7      	bhi.n	c003a1e <prvInsertBlockIntoFreeList+0xe>
 c003a2e:	68fb      	ldr	r3, [r7, #12]
 c003a30:	60bb      	str	r3, [r7, #8]
 c003a32:	68fb      	ldr	r3, [r7, #12]
 c003a34:	685b      	ldr	r3, [r3, #4]
 c003a36:	68ba      	ldr	r2, [r7, #8]
 c003a38:	4413      	add	r3, r2
 c003a3a:	687a      	ldr	r2, [r7, #4]
 c003a3c:	429a      	cmp	r2, r3
 c003a3e:	d108      	bne.n	c003a52 <prvInsertBlockIntoFreeList+0x42>
 c003a40:	68fb      	ldr	r3, [r7, #12]
 c003a42:	685a      	ldr	r2, [r3, #4]
 c003a44:	687b      	ldr	r3, [r7, #4]
 c003a46:	685b      	ldr	r3, [r3, #4]
 c003a48:	441a      	add	r2, r3
 c003a4a:	68fb      	ldr	r3, [r7, #12]
 c003a4c:	605a      	str	r2, [r3, #4]
 c003a4e:	68fb      	ldr	r3, [r7, #12]
 c003a50:	607b      	str	r3, [r7, #4]
 c003a52:	687b      	ldr	r3, [r7, #4]
 c003a54:	60bb      	str	r3, [r7, #8]
 c003a56:	687b      	ldr	r3, [r7, #4]
 c003a58:	685b      	ldr	r3, [r3, #4]
 c003a5a:	68ba      	ldr	r2, [r7, #8]
 c003a5c:	441a      	add	r2, r3
 c003a5e:	68fb      	ldr	r3, [r7, #12]
 c003a60:	681b      	ldr	r3, [r3, #0]
 c003a62:	429a      	cmp	r2, r3
 c003a64:	d118      	bne.n	c003a98 <prvInsertBlockIntoFreeList+0x88>
 c003a66:	68fb      	ldr	r3, [r7, #12]
 c003a68:	681a      	ldr	r2, [r3, #0]
 c003a6a:	4b15      	ldr	r3, [pc, #84]	@ (c003ac0 <prvInsertBlockIntoFreeList+0xb0>)
 c003a6c:	681b      	ldr	r3, [r3, #0]
 c003a6e:	429a      	cmp	r2, r3
 c003a70:	d00d      	beq.n	c003a8e <prvInsertBlockIntoFreeList+0x7e>
 c003a72:	687b      	ldr	r3, [r7, #4]
 c003a74:	685a      	ldr	r2, [r3, #4]
 c003a76:	68fb      	ldr	r3, [r7, #12]
 c003a78:	681b      	ldr	r3, [r3, #0]
 c003a7a:	685b      	ldr	r3, [r3, #4]
 c003a7c:	441a      	add	r2, r3
 c003a7e:	687b      	ldr	r3, [r7, #4]
 c003a80:	605a      	str	r2, [r3, #4]
 c003a82:	68fb      	ldr	r3, [r7, #12]
 c003a84:	681b      	ldr	r3, [r3, #0]
 c003a86:	681a      	ldr	r2, [r3, #0]
 c003a88:	687b      	ldr	r3, [r7, #4]
 c003a8a:	601a      	str	r2, [r3, #0]
 c003a8c:	e008      	b.n	c003aa0 <prvInsertBlockIntoFreeList+0x90>
 c003a8e:	4b0c      	ldr	r3, [pc, #48]	@ (c003ac0 <prvInsertBlockIntoFreeList+0xb0>)
 c003a90:	681a      	ldr	r2, [r3, #0]
 c003a92:	687b      	ldr	r3, [r7, #4]
 c003a94:	601a      	str	r2, [r3, #0]
 c003a96:	e003      	b.n	c003aa0 <prvInsertBlockIntoFreeList+0x90>
 c003a98:	68fb      	ldr	r3, [r7, #12]
 c003a9a:	681a      	ldr	r2, [r3, #0]
 c003a9c:	687b      	ldr	r3, [r7, #4]
 c003a9e:	601a      	str	r2, [r3, #0]
 c003aa0:	68fa      	ldr	r2, [r7, #12]
 c003aa2:	687b      	ldr	r3, [r7, #4]
 c003aa4:	429a      	cmp	r2, r3
 c003aa6:	d002      	beq.n	c003aae <prvInsertBlockIntoFreeList+0x9e>
 c003aa8:	68fb      	ldr	r3, [r7, #12]
 c003aaa:	687a      	ldr	r2, [r7, #4]
 c003aac:	601a      	str	r2, [r3, #0]
 c003aae:	bf00      	nop
 c003ab0:	3714      	adds	r7, #20
 c003ab2:	46bd      	mov	sp, r7
 c003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003ab8:	4770      	bx	lr
 c003aba:	bf00      	nop
 c003abc:	30003aa0 	.word	0x30003aa0
 c003ac0:	30003aa8 	.word	0x30003aa8

0c003ac4 <pvPortMalloc>:
 c003ac4:	b580      	push	{r7, lr}
 c003ac6:	b086      	sub	sp, #24
 c003ac8:	af00      	add	r7, sp, #0
 c003aca:	6078      	str	r0, [r7, #4]
 c003acc:	2300      	movs	r3, #0
 c003ace:	60fb      	str	r3, [r7, #12]
 c003ad0:	4b53      	ldr	r3, [pc, #332]	@ (c003c20 <pvPortMalloc+0x15c>)
 c003ad2:	681b      	ldr	r3, [r3, #0]
 c003ad4:	2b00      	cmp	r3, #0
 c003ad6:	d101      	bne.n	c003adc <pvPortMalloc+0x18>
 c003ad8:	f7ff ff38 	bl	c00394c <prvHeapInit>
 c003adc:	4b51      	ldr	r3, [pc, #324]	@ (c003c24 <pvPortMalloc+0x160>)
 c003ade:	681a      	ldr	r2, [r3, #0]
 c003ae0:	687b      	ldr	r3, [r7, #4]
 c003ae2:	4013      	ands	r3, r2
 c003ae4:	2b00      	cmp	r3, #0
 c003ae6:	f040 8088 	bne.w	c003bfa <pvPortMalloc+0x136>
 c003aea:	687b      	ldr	r3, [r7, #4]
 c003aec:	2b00      	cmp	r3, #0
 c003aee:	d01a      	beq.n	c003b26 <pvPortMalloc+0x62>
 c003af0:	2208      	movs	r2, #8
 c003af2:	687b      	ldr	r3, [r7, #4]
 c003af4:	4413      	add	r3, r2
 c003af6:	607b      	str	r3, [r7, #4]
 c003af8:	687b      	ldr	r3, [r7, #4]
 c003afa:	f003 0307 	and.w	r3, r3, #7
 c003afe:	2b00      	cmp	r3, #0
 c003b00:	d011      	beq.n	c003b26 <pvPortMalloc+0x62>
 c003b02:	687b      	ldr	r3, [r7, #4]
 c003b04:	f023 0307 	bic.w	r3, r3, #7
 c003b08:	3308      	adds	r3, #8
 c003b0a:	607b      	str	r3, [r7, #4]
 c003b0c:	687b      	ldr	r3, [r7, #4]
 c003b0e:	f003 0307 	and.w	r3, r3, #7
 c003b12:	2b00      	cmp	r3, #0
 c003b14:	d007      	beq.n	c003b26 <pvPortMalloc+0x62>
 c003b16:	2301      	movs	r3, #1
 c003b18:	f383 8810 	msr	PRIMASK, r3
 c003b1c:	2301      	movs	r3, #1
 c003b1e:	f383 8890 	msr	PRIMASK_NS, r3
 c003b22:	bf00      	nop
 c003b24:	e7fd      	b.n	c003b22 <pvPortMalloc+0x5e>
 c003b26:	687b      	ldr	r3, [r7, #4]
 c003b28:	2b00      	cmp	r3, #0
 c003b2a:	d066      	beq.n	c003bfa <pvPortMalloc+0x136>
 c003b2c:	4b3e      	ldr	r3, [pc, #248]	@ (c003c28 <pvPortMalloc+0x164>)
 c003b2e:	681b      	ldr	r3, [r3, #0]
 c003b30:	687a      	ldr	r2, [r7, #4]
 c003b32:	429a      	cmp	r2, r3
 c003b34:	d861      	bhi.n	c003bfa <pvPortMalloc+0x136>
 c003b36:	4b3d      	ldr	r3, [pc, #244]	@ (c003c2c <pvPortMalloc+0x168>)
 c003b38:	613b      	str	r3, [r7, #16]
 c003b3a:	4b3c      	ldr	r3, [pc, #240]	@ (c003c2c <pvPortMalloc+0x168>)
 c003b3c:	681b      	ldr	r3, [r3, #0]
 c003b3e:	617b      	str	r3, [r7, #20]
 c003b40:	e004      	b.n	c003b4c <pvPortMalloc+0x88>
 c003b42:	697b      	ldr	r3, [r7, #20]
 c003b44:	613b      	str	r3, [r7, #16]
 c003b46:	697b      	ldr	r3, [r7, #20]
 c003b48:	681b      	ldr	r3, [r3, #0]
 c003b4a:	617b      	str	r3, [r7, #20]
 c003b4c:	697b      	ldr	r3, [r7, #20]
 c003b4e:	685b      	ldr	r3, [r3, #4]
 c003b50:	687a      	ldr	r2, [r7, #4]
 c003b52:	429a      	cmp	r2, r3
 c003b54:	d903      	bls.n	c003b5e <pvPortMalloc+0x9a>
 c003b56:	697b      	ldr	r3, [r7, #20]
 c003b58:	681b      	ldr	r3, [r3, #0]
 c003b5a:	2b00      	cmp	r3, #0
 c003b5c:	d1f1      	bne.n	c003b42 <pvPortMalloc+0x7e>
 c003b5e:	4b30      	ldr	r3, [pc, #192]	@ (c003c20 <pvPortMalloc+0x15c>)
 c003b60:	681b      	ldr	r3, [r3, #0]
 c003b62:	697a      	ldr	r2, [r7, #20]
 c003b64:	429a      	cmp	r2, r3
 c003b66:	d048      	beq.n	c003bfa <pvPortMalloc+0x136>
 c003b68:	693b      	ldr	r3, [r7, #16]
 c003b6a:	681b      	ldr	r3, [r3, #0]
 c003b6c:	2208      	movs	r2, #8
 c003b6e:	4413      	add	r3, r2
 c003b70:	60fb      	str	r3, [r7, #12]
 c003b72:	697b      	ldr	r3, [r7, #20]
 c003b74:	681a      	ldr	r2, [r3, #0]
 c003b76:	693b      	ldr	r3, [r7, #16]
 c003b78:	601a      	str	r2, [r3, #0]
 c003b7a:	697b      	ldr	r3, [r7, #20]
 c003b7c:	685a      	ldr	r2, [r3, #4]
 c003b7e:	687b      	ldr	r3, [r7, #4]
 c003b80:	1ad2      	subs	r2, r2, r3
 c003b82:	2308      	movs	r3, #8
 c003b84:	005b      	lsls	r3, r3, #1
 c003b86:	429a      	cmp	r2, r3
 c003b88:	d91c      	bls.n	c003bc4 <pvPortMalloc+0x100>
 c003b8a:	697a      	ldr	r2, [r7, #20]
 c003b8c:	687b      	ldr	r3, [r7, #4]
 c003b8e:	4413      	add	r3, r2
 c003b90:	60bb      	str	r3, [r7, #8]
 c003b92:	68bb      	ldr	r3, [r7, #8]
 c003b94:	f003 0307 	and.w	r3, r3, #7
 c003b98:	2b00      	cmp	r3, #0
 c003b9a:	d007      	beq.n	c003bac <pvPortMalloc+0xe8>
 c003b9c:	2301      	movs	r3, #1
 c003b9e:	f383 8810 	msr	PRIMASK, r3
 c003ba2:	2301      	movs	r3, #1
 c003ba4:	f383 8890 	msr	PRIMASK_NS, r3
 c003ba8:	bf00      	nop
 c003baa:	e7fd      	b.n	c003ba8 <pvPortMalloc+0xe4>
 c003bac:	697b      	ldr	r3, [r7, #20]
 c003bae:	685a      	ldr	r2, [r3, #4]
 c003bb0:	687b      	ldr	r3, [r7, #4]
 c003bb2:	1ad2      	subs	r2, r2, r3
 c003bb4:	68bb      	ldr	r3, [r7, #8]
 c003bb6:	605a      	str	r2, [r3, #4]
 c003bb8:	697b      	ldr	r3, [r7, #20]
 c003bba:	687a      	ldr	r2, [r7, #4]
 c003bbc:	605a      	str	r2, [r3, #4]
 c003bbe:	68b8      	ldr	r0, [r7, #8]
 c003bc0:	f7ff ff26 	bl	c003a10 <prvInsertBlockIntoFreeList>
 c003bc4:	4b18      	ldr	r3, [pc, #96]	@ (c003c28 <pvPortMalloc+0x164>)
 c003bc6:	681a      	ldr	r2, [r3, #0]
 c003bc8:	697b      	ldr	r3, [r7, #20]
 c003bca:	685b      	ldr	r3, [r3, #4]
 c003bcc:	1ad3      	subs	r3, r2, r3
 c003bce:	4a16      	ldr	r2, [pc, #88]	@ (c003c28 <pvPortMalloc+0x164>)
 c003bd0:	6013      	str	r3, [r2, #0]
 c003bd2:	4b15      	ldr	r3, [pc, #84]	@ (c003c28 <pvPortMalloc+0x164>)
 c003bd4:	681a      	ldr	r2, [r3, #0]
 c003bd6:	4b16      	ldr	r3, [pc, #88]	@ (c003c30 <pvPortMalloc+0x16c>)
 c003bd8:	681b      	ldr	r3, [r3, #0]
 c003bda:	429a      	cmp	r2, r3
 c003bdc:	d203      	bcs.n	c003be6 <pvPortMalloc+0x122>
 c003bde:	4b12      	ldr	r3, [pc, #72]	@ (c003c28 <pvPortMalloc+0x164>)
 c003be0:	681b      	ldr	r3, [r3, #0]
 c003be2:	4a13      	ldr	r2, [pc, #76]	@ (c003c30 <pvPortMalloc+0x16c>)
 c003be4:	6013      	str	r3, [r2, #0]
 c003be6:	697b      	ldr	r3, [r7, #20]
 c003be8:	685a      	ldr	r2, [r3, #4]
 c003bea:	4b0e      	ldr	r3, [pc, #56]	@ (c003c24 <pvPortMalloc+0x160>)
 c003bec:	681b      	ldr	r3, [r3, #0]
 c003bee:	431a      	orrs	r2, r3
 c003bf0:	697b      	ldr	r3, [r7, #20]
 c003bf2:	605a      	str	r2, [r3, #4]
 c003bf4:	697b      	ldr	r3, [r7, #20]
 c003bf6:	2200      	movs	r2, #0
 c003bf8:	601a      	str	r2, [r3, #0]
 c003bfa:	68fb      	ldr	r3, [r7, #12]
 c003bfc:	f003 0307 	and.w	r3, r3, #7
 c003c00:	2b00      	cmp	r3, #0
 c003c02:	d007      	beq.n	c003c14 <pvPortMalloc+0x150>
 c003c04:	2301      	movs	r3, #1
 c003c06:	f383 8810 	msr	PRIMASK, r3
 c003c0a:	2301      	movs	r3, #1
 c003c0c:	f383 8890 	msr	PRIMASK_NS, r3
 c003c10:	bf00      	nop
 c003c12:	e7fd      	b.n	c003c10 <pvPortMalloc+0x14c>
 c003c14:	68fb      	ldr	r3, [r7, #12]
 c003c16:	4618      	mov	r0, r3
 c003c18:	3718      	adds	r7, #24
 c003c1a:	46bd      	mov	sp, r7
 c003c1c:	bd80      	pop	{r7, pc}
 c003c1e:	bf00      	nop
 c003c20:	30003aa8 	.word	0x30003aa8
 c003c24:	30003ab4 	.word	0x30003ab4
 c003c28:	30003aac 	.word	0x30003aac
 c003c2c:	30003aa0 	.word	0x30003aa0
 c003c30:	30003ab0 	.word	0x30003ab0

0c003c34 <vPortFree>:
 c003c34:	b580      	push	{r7, lr}
 c003c36:	b084      	sub	sp, #16
 c003c38:	af00      	add	r7, sp, #0
 c003c3a:	6078      	str	r0, [r7, #4]
 c003c3c:	687b      	ldr	r3, [r7, #4]
 c003c3e:	60fb      	str	r3, [r7, #12]
 c003c40:	687b      	ldr	r3, [r7, #4]
 c003c42:	2b00      	cmp	r3, #0
 c003c44:	d044      	beq.n	c003cd0 <vPortFree+0x9c>
 c003c46:	2308      	movs	r3, #8
 c003c48:	425b      	negs	r3, r3
 c003c4a:	68fa      	ldr	r2, [r7, #12]
 c003c4c:	4413      	add	r3, r2
 c003c4e:	60fb      	str	r3, [r7, #12]
 c003c50:	68fb      	ldr	r3, [r7, #12]
 c003c52:	60bb      	str	r3, [r7, #8]
 c003c54:	68bb      	ldr	r3, [r7, #8]
 c003c56:	685a      	ldr	r2, [r3, #4]
 c003c58:	4b1f      	ldr	r3, [pc, #124]	@ (c003cd8 <vPortFree+0xa4>)
 c003c5a:	681b      	ldr	r3, [r3, #0]
 c003c5c:	4013      	ands	r3, r2
 c003c5e:	2b00      	cmp	r3, #0
 c003c60:	d107      	bne.n	c003c72 <vPortFree+0x3e>
 c003c62:	2301      	movs	r3, #1
 c003c64:	f383 8810 	msr	PRIMASK, r3
 c003c68:	2301      	movs	r3, #1
 c003c6a:	f383 8890 	msr	PRIMASK_NS, r3
 c003c6e:	bf00      	nop
 c003c70:	e7fd      	b.n	c003c6e <vPortFree+0x3a>
 c003c72:	68bb      	ldr	r3, [r7, #8]
 c003c74:	681b      	ldr	r3, [r3, #0]
 c003c76:	2b00      	cmp	r3, #0
 c003c78:	d007      	beq.n	c003c8a <vPortFree+0x56>
 c003c7a:	2301      	movs	r3, #1
 c003c7c:	f383 8810 	msr	PRIMASK, r3
 c003c80:	2301      	movs	r3, #1
 c003c82:	f383 8890 	msr	PRIMASK_NS, r3
 c003c86:	bf00      	nop
 c003c88:	e7fd      	b.n	c003c86 <vPortFree+0x52>
 c003c8a:	68bb      	ldr	r3, [r7, #8]
 c003c8c:	685a      	ldr	r2, [r3, #4]
 c003c8e:	4b12      	ldr	r3, [pc, #72]	@ (c003cd8 <vPortFree+0xa4>)
 c003c90:	681b      	ldr	r3, [r3, #0]
 c003c92:	4013      	ands	r3, r2
 c003c94:	2b00      	cmp	r3, #0
 c003c96:	d01b      	beq.n	c003cd0 <vPortFree+0x9c>
 c003c98:	68bb      	ldr	r3, [r7, #8]
 c003c9a:	681b      	ldr	r3, [r3, #0]
 c003c9c:	2b00      	cmp	r3, #0
 c003c9e:	d117      	bne.n	c003cd0 <vPortFree+0x9c>
 c003ca0:	68bb      	ldr	r3, [r7, #8]
 c003ca2:	685a      	ldr	r2, [r3, #4]
 c003ca4:	4b0c      	ldr	r3, [pc, #48]	@ (c003cd8 <vPortFree+0xa4>)
 c003ca6:	681b      	ldr	r3, [r3, #0]
 c003ca8:	43db      	mvns	r3, r3
 c003caa:	401a      	ands	r2, r3
 c003cac:	68bb      	ldr	r3, [r7, #8]
 c003cae:	605a      	str	r2, [r3, #4]
 c003cb0:	2301      	movs	r3, #1
 c003cb2:	f383 8890 	msr	PRIMASK_NS, r3
 c003cb6:	68bb      	ldr	r3, [r7, #8]
 c003cb8:	685a      	ldr	r2, [r3, #4]
 c003cba:	4b08      	ldr	r3, [pc, #32]	@ (c003cdc <vPortFree+0xa8>)
 c003cbc:	681b      	ldr	r3, [r3, #0]
 c003cbe:	4413      	add	r3, r2
 c003cc0:	4a06      	ldr	r2, [pc, #24]	@ (c003cdc <vPortFree+0xa8>)
 c003cc2:	6013      	str	r3, [r2, #0]
 c003cc4:	68b8      	ldr	r0, [r7, #8]
 c003cc6:	f7ff fea3 	bl	c003a10 <prvInsertBlockIntoFreeList>
 c003cca:	2300      	movs	r3, #0
 c003ccc:	f383 8890 	msr	PRIMASK_NS, r3
 c003cd0:	bf00      	nop
 c003cd2:	3710      	adds	r7, #16
 c003cd4:	46bd      	mov	sp, r7
 c003cd6:	bd80      	pop	{r7, pc}
 c003cd8:	30003ab4 	.word	0x30003ab4
 c003cdc:	30003aac 	.word	0x30003aac

0c003ce0 <__acle_se_SecureInit_DePrioritizeNSExceptions>:
#define secureinitNSACR_CP11_POS			( 11UL )
#define secureinitNSACR_CP11_MASK			( 1UL << secureinitNSACR_CP11_POS )
/*-----------------------------------------------------------*/

secureportNON_SECURE_CALLABLE void SecureInit_DePrioritizeNSExceptions( void )
{
 c003ce0:	b480      	push	{r7}
 c003ce2:	b083      	sub	sp, #12
 c003ce4:	af00      	add	r7, sp, #0
	uint32_t ulIPSR;

	 /* Read the Interrupt Program Status Register (IPSR) value. */
	secureportREAD_IPSR( ulIPSR );
 c003ce6:	f3ef 8305 	mrs	r3, IPSR
 c003cea:	607b      	str	r3, [r7, #4]

	/* Do nothing if the processor is running in the Thread Mode. IPSR is zero
	 * when the processor is running in the Thread Mode. */
	if( ulIPSR != 0 )
 c003cec:	687b      	ldr	r3, [r7, #4]
 c003cee:	2b00      	cmp	r3, #0
 c003cf0:	d008      	beq.n	c003d04 <__acle_se_SecureInit_DePrioritizeNSExceptions+0x24>
	{
		*( secureinitSCB_AIRCR ) =	( *( secureinitSCB_AIRCR ) & ~( secureinitSCB_AIRCR_VECTKEY_MASK | secureinitSCB_AIRCR_PRIS_MASK ) ) |
 c003cf2:	4b21      	ldr	r3, [pc, #132]	@ (c003d78 <__acle_se_SecureInit_DePrioritizeNSExceptions+0x98>)
 c003cf4:	681b      	ldr	r3, [r3, #0]
									( ( 0x05FAUL << secureinitSCB_AIRCR_VECTKEY_POS ) & secureinitSCB_AIRCR_VECTKEY_MASK ) |
 c003cf6:	b29b      	uxth	r3, r3
		*( secureinitSCB_AIRCR ) =	( *( secureinitSCB_AIRCR ) & ~( secureinitSCB_AIRCR_VECTKEY_MASK | secureinitSCB_AIRCR_PRIS_MASK ) ) |
 c003cf8:	4a1f      	ldr	r2, [pc, #124]	@ (c003d78 <__acle_se_SecureInit_DePrioritizeNSExceptions+0x98>)
									( ( 0x05FAUL << secureinitSCB_AIRCR_VECTKEY_POS ) & secureinitSCB_AIRCR_VECTKEY_MASK ) |
 c003cfa:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 c003cfe:	f443 3310 	orr.w	r3, r3, #147456	@ 0x24000
		*( secureinitSCB_AIRCR ) =	( *( secureinitSCB_AIRCR ) & ~( secureinitSCB_AIRCR_VECTKEY_MASK | secureinitSCB_AIRCR_PRIS_MASK ) ) |
 c003d02:	6013      	str	r3, [r2, #0]
									( ( 0x1UL	<< secureinitSCB_AIRCR_PRIS_POS )	& secureinitSCB_AIRCR_PRIS_MASK );
	}
}
 c003d04:	bf00      	nop
 c003d06:	370c      	adds	r7, #12
 c003d08:	46bd      	mov	sp, r7
 c003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003d0e:	4670      	mov	r0, lr
 c003d10:	4671      	mov	r1, lr
 c003d12:	4672      	mov	r2, lr
 c003d14:	4673      	mov	r3, lr
 c003d16:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c003d1a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c003d1e:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c003d22:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c003d26:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c003d2a:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c003d2e:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c003d32:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c003d36:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c003d3a:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c003d3e:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c003d42:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c003d46:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c003d4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c003d4e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c003d52:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c003d56:	f38e 8c00 	msr	CPSR_fs, lr
 c003d5a:	b410      	push	{r4}
 c003d5c:	eef1 ca10 	vmrs	ip, fpscr
 c003d60:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c003d64:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c003d68:	ea0c 0c04 	and.w	ip, ip, r4
 c003d6c:	eee1 ca10 	vmsr	fpscr, ip
 c003d70:	bc10      	pop	{r4}
 c003d72:	46f4      	mov	ip, lr
 c003d74:	4774      	bxns	lr
 c003d76:	bf00      	nop
 c003d78:	e000ed0c 	.word	0xe000ed0c

0c003d7c <__acle_se_SecureInit_EnableNSFPUAccess>:
/*-----------------------------------------------------------*/

secureportNON_SECURE_CALLABLE void SecureInit_EnableNSFPUAccess( void )
{
 c003d7c:	b480      	push	{r7}
 c003d7e:	b083      	sub	sp, #12
 c003d80:	af00      	add	r7, sp, #0
	uint32_t ulIPSR;

	 /* Read the Interrupt Program Status Register (IPSR) value. */
	secureportREAD_IPSR( ulIPSR );
 c003d82:	f3ef 8305 	mrs	r3, IPSR
 c003d86:	607b      	str	r3, [r7, #4]

	/* Do nothing if the processor is running in the Thread Mode. IPSR is zero
	 * when the processor is running in the Thread Mode. */
	if( ulIPSR != 0 )
 c003d88:	687b      	ldr	r3, [r7, #4]
 c003d8a:	2b00      	cmp	r3, #0
 c003d8c:	d011      	beq.n	c003db2 <__acle_se_SecureInit_EnableNSFPUAccess+0x36>
	{
		/* CP10 = 1 ==> Non-secure access to the Floating Point Unit is
		 * permitted. CP11 should be programmed to the same value as CP10. */
		*( secureinitNSACR ) |= ( secureinitNSACR_CP10_MASK | secureinitNSACR_CP11_MASK );
 c003d8e:	4b25      	ldr	r3, [pc, #148]	@ (c003e24 <__acle_se_SecureInit_EnableNSFPUAccess+0xa8>)
 c003d90:	681b      	ldr	r3, [r3, #0]
 c003d92:	4a24      	ldr	r2, [pc, #144]	@ (c003e24 <__acle_se_SecureInit_EnableNSFPUAccess+0xa8>)
 c003d94:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 c003d98:	6013      	str	r3, [r2, #0]

		/* LSPENS = 0 ==> LSPEN is writable fron non-secure state. This ensures
		 * that we can enable/disable lazy stacking in port.c file. */
		*( secureinitFPCCR ) &= ~ ( secureinitFPCCR_LSPENS_MASK );
 c003d9a:	4b23      	ldr	r3, [pc, #140]	@ (c003e28 <__acle_se_SecureInit_EnableNSFPUAccess+0xac>)
 c003d9c:	681b      	ldr	r3, [r3, #0]
 c003d9e:	4a22      	ldr	r2, [pc, #136]	@ (c003e28 <__acle_se_SecureInit_EnableNSFPUAccess+0xac>)
 c003da0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 c003da4:	6013      	str	r3, [r2, #0]

		/* TS = 1 ==> Treat FP registers as secure i.e. callee saved FP
		 * registers (S16-S31) are also pushed to stack on exception entry and
		 * restored on exception return. */
		*( secureinitFPCCR ) |= ( secureinitFPCCR_TS_MASK );
 c003da6:	4b20      	ldr	r3, [pc, #128]	@ (c003e28 <__acle_se_SecureInit_EnableNSFPUAccess+0xac>)
 c003da8:	681b      	ldr	r3, [r3, #0]
 c003daa:	4a1f      	ldr	r2, [pc, #124]	@ (c003e28 <__acle_se_SecureInit_EnableNSFPUAccess+0xac>)
 c003dac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 c003db0:	6013      	str	r3, [r2, #0]
	}
}
 c003db2:	bf00      	nop
 c003db4:	370c      	adds	r7, #12
 c003db6:	46bd      	mov	sp, r7
 c003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 c003dbc:	4670      	mov	r0, lr
 c003dbe:	4671      	mov	r1, lr
 c003dc0:	4672      	mov	r2, lr
 c003dc2:	4673      	mov	r3, lr
 c003dc4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c003dc8:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c003dcc:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c003dd0:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c003dd4:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c003dd8:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c003ddc:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c003de0:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c003de4:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c003de8:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c003dec:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c003df0:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c003df4:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c003df8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c003dfc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c003e00:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c003e04:	f38e 8c00 	msr	CPSR_fs, lr
 c003e08:	b410      	push	{r4}
 c003e0a:	eef1 ca10 	vmrs	ip, fpscr
 c003e0e:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c003e12:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c003e16:	ea0c 0c04 	and.w	ip, ip, r4
 c003e1a:	eee1 ca10 	vmsr	fpscr, ip
 c003e1e:	bc10      	pop	{r4}
 c003e20:	46f4      	mov	ip, lr
 c003e22:	4774      	bxns	lr
 c003e24:	e000ed8c 	.word	0xe000ed8c
 c003e28:	e000ef34 	.word	0xe000ef34

0c003e2c <malloc>:
 c003e2c:	4b02      	ldr	r3, [pc, #8]	@ (c003e38 <malloc+0xc>)
 c003e2e:	4601      	mov	r1, r0
 c003e30:	6818      	ldr	r0, [r3, #0]
 c003e32:	f000 b825 	b.w	c003e80 <_malloc_r>
 c003e36:	bf00      	nop
 c003e38:	30000030 	.word	0x30000030

0c003e3c <sbrk_aligned>:
 c003e3c:	b570      	push	{r4, r5, r6, lr}
 c003e3e:	4e0f      	ldr	r6, [pc, #60]	@ (c003e7c <sbrk_aligned+0x40>)
 c003e40:	460c      	mov	r4, r1
 c003e42:	4605      	mov	r5, r0
 c003e44:	6831      	ldr	r1, [r6, #0]
 c003e46:	b911      	cbnz	r1, c003e4e <sbrk_aligned+0x12>
 c003e48:	f000 fa66 	bl	c004318 <_sbrk_r>
 c003e4c:	6030      	str	r0, [r6, #0]
 c003e4e:	4621      	mov	r1, r4
 c003e50:	4628      	mov	r0, r5
 c003e52:	f000 fa61 	bl	c004318 <_sbrk_r>
 c003e56:	1c43      	adds	r3, r0, #1
 c003e58:	d103      	bne.n	c003e62 <sbrk_aligned+0x26>
 c003e5a:	f04f 34ff 	mov.w	r4, #4294967295
 c003e5e:	4620      	mov	r0, r4
 c003e60:	bd70      	pop	{r4, r5, r6, pc}
 c003e62:	1cc4      	adds	r4, r0, #3
 c003e64:	f024 0403 	bic.w	r4, r4, #3
 c003e68:	42a0      	cmp	r0, r4
 c003e6a:	d0f8      	beq.n	c003e5e <sbrk_aligned+0x22>
 c003e6c:	1a21      	subs	r1, r4, r0
 c003e6e:	4628      	mov	r0, r5
 c003e70:	f000 fa52 	bl	c004318 <_sbrk_r>
 c003e74:	3001      	adds	r0, #1
 c003e76:	d1f2      	bne.n	c003e5e <sbrk_aligned+0x22>
 c003e78:	e7ef      	b.n	c003e5a <sbrk_aligned+0x1e>
 c003e7a:	bf00      	nop
 c003e7c:	30003ab8 	.word	0x30003ab8

0c003e80 <_malloc_r>:
 c003e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 c003e84:	1ccd      	adds	r5, r1, #3
 c003e86:	4606      	mov	r6, r0
 c003e88:	f025 0503 	bic.w	r5, r5, #3
 c003e8c:	3508      	adds	r5, #8
 c003e8e:	2d0c      	cmp	r5, #12
 c003e90:	bf38      	it	cc
 c003e92:	250c      	movcc	r5, #12
 c003e94:	2d00      	cmp	r5, #0
 c003e96:	db01      	blt.n	c003e9c <_malloc_r+0x1c>
 c003e98:	42a9      	cmp	r1, r5
 c003e9a:	d904      	bls.n	c003ea6 <_malloc_r+0x26>
 c003e9c:	230c      	movs	r3, #12
 c003e9e:	6033      	str	r3, [r6, #0]
 c003ea0:	2000      	movs	r0, #0
 c003ea2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 c003ea6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ c003f7c <_malloc_r+0xfc>
 c003eaa:	f000 f869 	bl	c003f80 <__malloc_lock>
 c003eae:	f8d8 3000 	ldr.w	r3, [r8]
 c003eb2:	461c      	mov	r4, r3
 c003eb4:	bb44      	cbnz	r4, c003f08 <_malloc_r+0x88>
 c003eb6:	4629      	mov	r1, r5
 c003eb8:	4630      	mov	r0, r6
 c003eba:	f7ff ffbf 	bl	c003e3c <sbrk_aligned>
 c003ebe:	1c43      	adds	r3, r0, #1
 c003ec0:	4604      	mov	r4, r0
 c003ec2:	d158      	bne.n	c003f76 <_malloc_r+0xf6>
 c003ec4:	f8d8 4000 	ldr.w	r4, [r8]
 c003ec8:	4627      	mov	r7, r4
 c003eca:	2f00      	cmp	r7, #0
 c003ecc:	d143      	bne.n	c003f56 <_malloc_r+0xd6>
 c003ece:	2c00      	cmp	r4, #0
 c003ed0:	d04b      	beq.n	c003f6a <_malloc_r+0xea>
 c003ed2:	6823      	ldr	r3, [r4, #0]
 c003ed4:	4639      	mov	r1, r7
 c003ed6:	4630      	mov	r0, r6
 c003ed8:	eb04 0903 	add.w	r9, r4, r3
 c003edc:	f000 fa1c 	bl	c004318 <_sbrk_r>
 c003ee0:	4581      	cmp	r9, r0
 c003ee2:	d142      	bne.n	c003f6a <_malloc_r+0xea>
 c003ee4:	6821      	ldr	r1, [r4, #0]
 c003ee6:	4630      	mov	r0, r6
 c003ee8:	1a6d      	subs	r5, r5, r1
 c003eea:	4629      	mov	r1, r5
 c003eec:	f7ff ffa6 	bl	c003e3c <sbrk_aligned>
 c003ef0:	3001      	adds	r0, #1
 c003ef2:	d03a      	beq.n	c003f6a <_malloc_r+0xea>
 c003ef4:	6823      	ldr	r3, [r4, #0]
 c003ef6:	442b      	add	r3, r5
 c003ef8:	6023      	str	r3, [r4, #0]
 c003efa:	f8d8 3000 	ldr.w	r3, [r8]
 c003efe:	685a      	ldr	r2, [r3, #4]
 c003f00:	bb62      	cbnz	r2, c003f5c <_malloc_r+0xdc>
 c003f02:	f8c8 7000 	str.w	r7, [r8]
 c003f06:	e00f      	b.n	c003f28 <_malloc_r+0xa8>
 c003f08:	6822      	ldr	r2, [r4, #0]
 c003f0a:	1b52      	subs	r2, r2, r5
 c003f0c:	d420      	bmi.n	c003f50 <_malloc_r+0xd0>
 c003f0e:	2a0b      	cmp	r2, #11
 c003f10:	d917      	bls.n	c003f42 <_malloc_r+0xc2>
 c003f12:	1961      	adds	r1, r4, r5
 c003f14:	42a3      	cmp	r3, r4
 c003f16:	6025      	str	r5, [r4, #0]
 c003f18:	bf18      	it	ne
 c003f1a:	6059      	strne	r1, [r3, #4]
 c003f1c:	6863      	ldr	r3, [r4, #4]
 c003f1e:	bf08      	it	eq
 c003f20:	f8c8 1000 	streq.w	r1, [r8]
 c003f24:	5162      	str	r2, [r4, r5]
 c003f26:	604b      	str	r3, [r1, #4]
 c003f28:	4630      	mov	r0, r6
 c003f2a:	f000 f82f 	bl	c003f8c <__malloc_unlock>
 c003f2e:	f104 000b 	add.w	r0, r4, #11
 c003f32:	1d23      	adds	r3, r4, #4
 c003f34:	f020 0007 	bic.w	r0, r0, #7
 c003f38:	1ac2      	subs	r2, r0, r3
 c003f3a:	bf1c      	itt	ne
 c003f3c:	1a1b      	subne	r3, r3, r0
 c003f3e:	50a3      	strne	r3, [r4, r2]
 c003f40:	e7af      	b.n	c003ea2 <_malloc_r+0x22>
 c003f42:	6862      	ldr	r2, [r4, #4]
 c003f44:	42a3      	cmp	r3, r4
 c003f46:	bf0c      	ite	eq
 c003f48:	f8c8 2000 	streq.w	r2, [r8]
 c003f4c:	605a      	strne	r2, [r3, #4]
 c003f4e:	e7eb      	b.n	c003f28 <_malloc_r+0xa8>
 c003f50:	4623      	mov	r3, r4
 c003f52:	6864      	ldr	r4, [r4, #4]
 c003f54:	e7ae      	b.n	c003eb4 <_malloc_r+0x34>
 c003f56:	463c      	mov	r4, r7
 c003f58:	687f      	ldr	r7, [r7, #4]
 c003f5a:	e7b6      	b.n	c003eca <_malloc_r+0x4a>
 c003f5c:	461a      	mov	r2, r3
 c003f5e:	685b      	ldr	r3, [r3, #4]
 c003f60:	42a3      	cmp	r3, r4
 c003f62:	d1fb      	bne.n	c003f5c <_malloc_r+0xdc>
 c003f64:	2300      	movs	r3, #0
 c003f66:	6053      	str	r3, [r2, #4]
 c003f68:	e7de      	b.n	c003f28 <_malloc_r+0xa8>
 c003f6a:	230c      	movs	r3, #12
 c003f6c:	4630      	mov	r0, r6
 c003f6e:	6033      	str	r3, [r6, #0]
 c003f70:	f000 f80c 	bl	c003f8c <__malloc_unlock>
 c003f74:	e794      	b.n	c003ea0 <_malloc_r+0x20>
 c003f76:	6005      	str	r5, [r0, #0]
 c003f78:	e7d6      	b.n	c003f28 <_malloc_r+0xa8>
 c003f7a:	bf00      	nop
 c003f7c:	30003abc 	.word	0x30003abc

0c003f80 <__malloc_lock>:
 c003f80:	4801      	ldr	r0, [pc, #4]	@ (c003f88 <__malloc_lock+0x8>)
 c003f82:	f000 ba16 	b.w	c0043b2 <__retarget_lock_acquire_recursive>
 c003f86:	bf00      	nop
 c003f88:	30003c00 	.word	0x30003c00

0c003f8c <__malloc_unlock>:
 c003f8c:	4801      	ldr	r0, [pc, #4]	@ (c003f94 <__malloc_unlock+0x8>)
 c003f8e:	f000 ba11 	b.w	c0043b4 <__retarget_lock_release_recursive>
 c003f92:	bf00      	nop
 c003f94:	30003c00 	.word	0x30003c00

0c003f98 <srand>:
 c003f98:	b538      	push	{r3, r4, r5, lr}
 c003f9a:	4b10      	ldr	r3, [pc, #64]	@ (c003fdc <srand+0x44>)
 c003f9c:	4604      	mov	r4, r0
 c003f9e:	681d      	ldr	r5, [r3, #0]
 c003fa0:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 c003fa2:	b9b3      	cbnz	r3, c003fd2 <srand+0x3a>
 c003fa4:	2018      	movs	r0, #24
 c003fa6:	f7ff ff41 	bl	c003e2c <malloc>
 c003faa:	4602      	mov	r2, r0
 c003fac:	6328      	str	r0, [r5, #48]	@ 0x30
 c003fae:	b920      	cbnz	r0, c003fba <srand+0x22>
 c003fb0:	4b0b      	ldr	r3, [pc, #44]	@ (c003fe0 <srand+0x48>)
 c003fb2:	2146      	movs	r1, #70	@ 0x46
 c003fb4:	480b      	ldr	r0, [pc, #44]	@ (c003fe4 <srand+0x4c>)
 c003fb6:	f000 fa0b 	bl	c0043d0 <__assert_func>
 c003fba:	490b      	ldr	r1, [pc, #44]	@ (c003fe8 <srand+0x50>)
 c003fbc:	4b0b      	ldr	r3, [pc, #44]	@ (c003fec <srand+0x54>)
 c003fbe:	e9c0 1300 	strd	r1, r3, [r0]
 c003fc2:	4b0b      	ldr	r3, [pc, #44]	@ (c003ff0 <srand+0x58>)
 c003fc4:	2100      	movs	r1, #0
 c003fc6:	6083      	str	r3, [r0, #8]
 c003fc8:	230b      	movs	r3, #11
 c003fca:	8183      	strh	r3, [r0, #12]
 c003fcc:	2001      	movs	r0, #1
 c003fce:	e9c2 0104 	strd	r0, r1, [r2, #16]
 c003fd2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 c003fd4:	2200      	movs	r2, #0
 c003fd6:	611c      	str	r4, [r3, #16]
 c003fd8:	615a      	str	r2, [r3, #20]
 c003fda:	bd38      	pop	{r3, r4, r5, pc}
 c003fdc:	30000030 	.word	0x30000030
 c003fe0:	0c0051b8 	.word	0x0c0051b8
 c003fe4:	0c0051cf 	.word	0x0c0051cf
 c003fe8:	abcd330e 	.word	0xabcd330e
 c003fec:	e66d1234 	.word	0xe66d1234
 c003ff0:	0005deec 	.word	0x0005deec

0c003ff4 <rand>:
 c003ff4:	4b16      	ldr	r3, [pc, #88]	@ (c004050 <rand+0x5c>)
 c003ff6:	b510      	push	{r4, lr}
 c003ff8:	681c      	ldr	r4, [r3, #0]
 c003ffa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 c003ffc:	b9b3      	cbnz	r3, c00402c <rand+0x38>
 c003ffe:	2018      	movs	r0, #24
 c004000:	f7ff ff14 	bl	c003e2c <malloc>
 c004004:	4602      	mov	r2, r0
 c004006:	6320      	str	r0, [r4, #48]	@ 0x30
 c004008:	b920      	cbnz	r0, c004014 <rand+0x20>
 c00400a:	4b12      	ldr	r3, [pc, #72]	@ (c004054 <rand+0x60>)
 c00400c:	2152      	movs	r1, #82	@ 0x52
 c00400e:	4812      	ldr	r0, [pc, #72]	@ (c004058 <rand+0x64>)
 c004010:	f000 f9de 	bl	c0043d0 <__assert_func>
 c004014:	4911      	ldr	r1, [pc, #68]	@ (c00405c <rand+0x68>)
 c004016:	4b12      	ldr	r3, [pc, #72]	@ (c004060 <rand+0x6c>)
 c004018:	e9c0 1300 	strd	r1, r3, [r0]
 c00401c:	4b11      	ldr	r3, [pc, #68]	@ (c004064 <rand+0x70>)
 c00401e:	2100      	movs	r1, #0
 c004020:	6083      	str	r3, [r0, #8]
 c004022:	230b      	movs	r3, #11
 c004024:	8183      	strh	r3, [r0, #12]
 c004026:	2001      	movs	r0, #1
 c004028:	e9c2 0104 	strd	r0, r1, [r2, #16]
 c00402c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 c00402e:	480e      	ldr	r0, [pc, #56]	@ (c004068 <rand+0x74>)
 c004030:	690b      	ldr	r3, [r1, #16]
 c004032:	694c      	ldr	r4, [r1, #20]
 c004034:	4a0d      	ldr	r2, [pc, #52]	@ (c00406c <rand+0x78>)
 c004036:	4358      	muls	r0, r3
 c004038:	fb02 0004 	mla	r0, r2, r4, r0
 c00403c:	fba3 3202 	umull	r3, r2, r3, r2
 c004040:	3301      	adds	r3, #1
 c004042:	eb40 0002 	adc.w	r0, r0, r2
 c004046:	e9c1 3004 	strd	r3, r0, [r1, #16]
 c00404a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 c00404e:	bd10      	pop	{r4, pc}
 c004050:	30000030 	.word	0x30000030
 c004054:	0c0051b8 	.word	0x0c0051b8
 c004058:	0c0051cf 	.word	0x0c0051cf
 c00405c:	abcd330e 	.word	0xabcd330e
 c004060:	e66d1234 	.word	0xe66d1234
 c004064:	0005deec 	.word	0x0005deec
 c004068:	5851f42d 	.word	0x5851f42d
 c00406c:	4c957f2d 	.word	0x4c957f2d

0c004070 <std>:
 c004070:	2300      	movs	r3, #0
 c004072:	b510      	push	{r4, lr}
 c004074:	4604      	mov	r4, r0
 c004076:	6083      	str	r3, [r0, #8]
 c004078:	8181      	strh	r1, [r0, #12]
 c00407a:	4619      	mov	r1, r3
 c00407c:	6643      	str	r3, [r0, #100]	@ 0x64
 c00407e:	81c2      	strh	r2, [r0, #14]
 c004080:	2208      	movs	r2, #8
 c004082:	6183      	str	r3, [r0, #24]
 c004084:	e9c0 3300 	strd	r3, r3, [r0]
 c004088:	e9c0 3304 	strd	r3, r3, [r0, #16]
 c00408c:	305c      	adds	r0, #92	@ 0x5c
 c00408e:	f000 f8f4 	bl	c00427a <memset>
 c004092:	4b0d      	ldr	r3, [pc, #52]	@ (c0040c8 <std+0x58>)
 c004094:	6224      	str	r4, [r4, #32]
 c004096:	6263      	str	r3, [r4, #36]	@ 0x24
 c004098:	4b0c      	ldr	r3, [pc, #48]	@ (c0040cc <std+0x5c>)
 c00409a:	62a3      	str	r3, [r4, #40]	@ 0x28
 c00409c:	4b0c      	ldr	r3, [pc, #48]	@ (c0040d0 <std+0x60>)
 c00409e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 c0040a0:	4b0c      	ldr	r3, [pc, #48]	@ (c0040d4 <std+0x64>)
 c0040a2:	6323      	str	r3, [r4, #48]	@ 0x30
 c0040a4:	4b0c      	ldr	r3, [pc, #48]	@ (c0040d8 <std+0x68>)
 c0040a6:	429c      	cmp	r4, r3
 c0040a8:	d006      	beq.n	c0040b8 <std+0x48>
 c0040aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 c0040ae:	4294      	cmp	r4, r2
 c0040b0:	d002      	beq.n	c0040b8 <std+0x48>
 c0040b2:	33d0      	adds	r3, #208	@ 0xd0
 c0040b4:	429c      	cmp	r4, r3
 c0040b6:	d105      	bne.n	c0040c4 <std+0x54>
 c0040b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 c0040bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 c0040c0:	f000 b976 	b.w	c0043b0 <__retarget_lock_init_recursive>
 c0040c4:	bd10      	pop	{r4, pc}
 c0040c6:	bf00      	nop
 c0040c8:	0c0041f5 	.word	0x0c0041f5
 c0040cc:	0c004217 	.word	0x0c004217
 c0040d0:	0c00424f 	.word	0x0c00424f
 c0040d4:	0c004273 	.word	0x0c004273
 c0040d8:	30003ac0 	.word	0x30003ac0

0c0040dc <stdio_exit_handler>:
 c0040dc:	4a02      	ldr	r2, [pc, #8]	@ (c0040e8 <stdio_exit_handler+0xc>)
 c0040de:	4903      	ldr	r1, [pc, #12]	@ (c0040ec <stdio_exit_handler+0x10>)
 c0040e0:	4803      	ldr	r0, [pc, #12]	@ (c0040f0 <stdio_exit_handler+0x14>)
 c0040e2:	f000 b869 	b.w	c0041b8 <_fwalk_sglue>
 c0040e6:	bf00      	nop
 c0040e8:	30000024 	.word	0x30000024
 c0040ec:	0c004b51 	.word	0x0c004b51
 c0040f0:	30000034 	.word	0x30000034

0c0040f4 <cleanup_stdio>:
 c0040f4:	6841      	ldr	r1, [r0, #4]
 c0040f6:	4b0c      	ldr	r3, [pc, #48]	@ (c004128 <cleanup_stdio+0x34>)
 c0040f8:	4299      	cmp	r1, r3
 c0040fa:	b510      	push	{r4, lr}
 c0040fc:	4604      	mov	r4, r0
 c0040fe:	d001      	beq.n	c004104 <cleanup_stdio+0x10>
 c004100:	f000 fd26 	bl	c004b50 <_fflush_r>
 c004104:	68a1      	ldr	r1, [r4, #8]
 c004106:	4b09      	ldr	r3, [pc, #36]	@ (c00412c <cleanup_stdio+0x38>)
 c004108:	4299      	cmp	r1, r3
 c00410a:	d002      	beq.n	c004112 <cleanup_stdio+0x1e>
 c00410c:	4620      	mov	r0, r4
 c00410e:	f000 fd1f 	bl	c004b50 <_fflush_r>
 c004112:	68e1      	ldr	r1, [r4, #12]
 c004114:	4b06      	ldr	r3, [pc, #24]	@ (c004130 <cleanup_stdio+0x3c>)
 c004116:	4299      	cmp	r1, r3
 c004118:	d004      	beq.n	c004124 <cleanup_stdio+0x30>
 c00411a:	4620      	mov	r0, r4
 c00411c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 c004120:	f000 bd16 	b.w	c004b50 <_fflush_r>
 c004124:	bd10      	pop	{r4, pc}
 c004126:	bf00      	nop
 c004128:	30003ac0 	.word	0x30003ac0
 c00412c:	30003b28 	.word	0x30003b28
 c004130:	30003b90 	.word	0x30003b90

0c004134 <global_stdio_init.part.0>:
 c004134:	b510      	push	{r4, lr}
 c004136:	4b0b      	ldr	r3, [pc, #44]	@ (c004164 <global_stdio_init.part.0+0x30>)
 c004138:	2104      	movs	r1, #4
 c00413a:	4c0b      	ldr	r4, [pc, #44]	@ (c004168 <global_stdio_init.part.0+0x34>)
 c00413c:	4a0b      	ldr	r2, [pc, #44]	@ (c00416c <global_stdio_init.part.0+0x38>)
 c00413e:	4620      	mov	r0, r4
 c004140:	601a      	str	r2, [r3, #0]
 c004142:	2200      	movs	r2, #0
 c004144:	f7ff ff94 	bl	c004070 <std>
 c004148:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 c00414c:	2201      	movs	r2, #1
 c00414e:	2109      	movs	r1, #9
 c004150:	f7ff ff8e 	bl	c004070 <std>
 c004154:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 c004158:	2202      	movs	r2, #2
 c00415a:	2112      	movs	r1, #18
 c00415c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 c004160:	f7ff bf86 	b.w	c004070 <std>
 c004164:	30003bf8 	.word	0x30003bf8
 c004168:	30003ac0 	.word	0x30003ac0
 c00416c:	0c0040dd 	.word	0x0c0040dd

0c004170 <__sfp_lock_acquire>:
 c004170:	4801      	ldr	r0, [pc, #4]	@ (c004178 <__sfp_lock_acquire+0x8>)
 c004172:	f000 b91e 	b.w	c0043b2 <__retarget_lock_acquire_recursive>
 c004176:	bf00      	nop
 c004178:	30003c01 	.word	0x30003c01

0c00417c <__sfp_lock_release>:
 c00417c:	4801      	ldr	r0, [pc, #4]	@ (c004184 <__sfp_lock_release+0x8>)
 c00417e:	f000 b919 	b.w	c0043b4 <__retarget_lock_release_recursive>
 c004182:	bf00      	nop
 c004184:	30003c01 	.word	0x30003c01

0c004188 <__sinit>:
 c004188:	b510      	push	{r4, lr}
 c00418a:	4604      	mov	r4, r0
 c00418c:	f7ff fff0 	bl	c004170 <__sfp_lock_acquire>
 c004190:	6a23      	ldr	r3, [r4, #32]
 c004192:	b11b      	cbz	r3, c00419c <__sinit+0x14>
 c004194:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 c004198:	f7ff bff0 	b.w	c00417c <__sfp_lock_release>
 c00419c:	4b04      	ldr	r3, [pc, #16]	@ (c0041b0 <__sinit+0x28>)
 c00419e:	6223      	str	r3, [r4, #32]
 c0041a0:	4b04      	ldr	r3, [pc, #16]	@ (c0041b4 <__sinit+0x2c>)
 c0041a2:	681b      	ldr	r3, [r3, #0]
 c0041a4:	2b00      	cmp	r3, #0
 c0041a6:	d1f5      	bne.n	c004194 <__sinit+0xc>
 c0041a8:	f7ff ffc4 	bl	c004134 <global_stdio_init.part.0>
 c0041ac:	e7f2      	b.n	c004194 <__sinit+0xc>
 c0041ae:	bf00      	nop
 c0041b0:	0c0040f5 	.word	0x0c0040f5
 c0041b4:	30003bf8 	.word	0x30003bf8

0c0041b8 <_fwalk_sglue>:
 c0041b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 c0041bc:	4607      	mov	r7, r0
 c0041be:	4688      	mov	r8, r1
 c0041c0:	4614      	mov	r4, r2
 c0041c2:	2600      	movs	r6, #0
 c0041c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 c0041c8:	f1b9 0901 	subs.w	r9, r9, #1
 c0041cc:	d505      	bpl.n	c0041da <_fwalk_sglue+0x22>
 c0041ce:	6824      	ldr	r4, [r4, #0]
 c0041d0:	2c00      	cmp	r4, #0
 c0041d2:	d1f7      	bne.n	c0041c4 <_fwalk_sglue+0xc>
 c0041d4:	4630      	mov	r0, r6
 c0041d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 c0041da:	89ab      	ldrh	r3, [r5, #12]
 c0041dc:	2b01      	cmp	r3, #1
 c0041de:	d907      	bls.n	c0041f0 <_fwalk_sglue+0x38>
 c0041e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 c0041e4:	3301      	adds	r3, #1
 c0041e6:	d003      	beq.n	c0041f0 <_fwalk_sglue+0x38>
 c0041e8:	4629      	mov	r1, r5
 c0041ea:	4638      	mov	r0, r7
 c0041ec:	47c0      	blx	r8
 c0041ee:	4306      	orrs	r6, r0
 c0041f0:	3568      	adds	r5, #104	@ 0x68
 c0041f2:	e7e9      	b.n	c0041c8 <_fwalk_sglue+0x10>

0c0041f4 <__sread>:
 c0041f4:	b510      	push	{r4, lr}
 c0041f6:	460c      	mov	r4, r1
 c0041f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c0041fc:	f000 f87a 	bl	c0042f4 <_read_r>
 c004200:	2800      	cmp	r0, #0
 c004202:	bfab      	itete	ge
 c004204:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 c004206:	89a3      	ldrhlt	r3, [r4, #12]
 c004208:	181b      	addge	r3, r3, r0
 c00420a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 c00420e:	bfac      	ite	ge
 c004210:	6563      	strge	r3, [r4, #84]	@ 0x54
 c004212:	81a3      	strhlt	r3, [r4, #12]
 c004214:	bd10      	pop	{r4, pc}

0c004216 <__swrite>:
 c004216:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 c00421a:	461f      	mov	r7, r3
 c00421c:	898b      	ldrh	r3, [r1, #12]
 c00421e:	4605      	mov	r5, r0
 c004220:	460c      	mov	r4, r1
 c004222:	05db      	lsls	r3, r3, #23
 c004224:	4616      	mov	r6, r2
 c004226:	d505      	bpl.n	c004234 <__swrite+0x1e>
 c004228:	2302      	movs	r3, #2
 c00422a:	2200      	movs	r2, #0
 c00422c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c004230:	f000 f84e 	bl	c0042d0 <_lseek_r>
 c004234:	89a3      	ldrh	r3, [r4, #12]
 c004236:	4632      	mov	r2, r6
 c004238:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 c00423c:	4628      	mov	r0, r5
 c00423e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 c004242:	81a3      	strh	r3, [r4, #12]
 c004244:	463b      	mov	r3, r7
 c004246:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 c00424a:	f000 b875 	b.w	c004338 <_write_r>

0c00424e <__sseek>:
 c00424e:	b510      	push	{r4, lr}
 c004250:	460c      	mov	r4, r1
 c004252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c004256:	f000 f83b 	bl	c0042d0 <_lseek_r>
 c00425a:	1c43      	adds	r3, r0, #1
 c00425c:	89a3      	ldrh	r3, [r4, #12]
 c00425e:	bf15      	itete	ne
 c004260:	6560      	strne	r0, [r4, #84]	@ 0x54
 c004262:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 c004266:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 c00426a:	81a3      	strheq	r3, [r4, #12]
 c00426c:	bf18      	it	ne
 c00426e:	81a3      	strhne	r3, [r4, #12]
 c004270:	bd10      	pop	{r4, pc}

0c004272 <__sclose>:
 c004272:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c004276:	f000 b81b 	b.w	c0042b0 <_close_r>

0c00427a <memset>:
 c00427a:	4402      	add	r2, r0
 c00427c:	4603      	mov	r3, r0
 c00427e:	4293      	cmp	r3, r2
 c004280:	d100      	bne.n	c004284 <memset+0xa>
 c004282:	4770      	bx	lr
 c004284:	f803 1b01 	strb.w	r1, [r3], #1
 c004288:	e7f9      	b.n	c00427e <memset+0x4>

0c00428a <strncpy>:
 c00428a:	3901      	subs	r1, #1
 c00428c:	4603      	mov	r3, r0
 c00428e:	b510      	push	{r4, lr}
 c004290:	b132      	cbz	r2, c0042a0 <strncpy+0x16>
 c004292:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 c004296:	3a01      	subs	r2, #1
 c004298:	f803 4b01 	strb.w	r4, [r3], #1
 c00429c:	2c00      	cmp	r4, #0
 c00429e:	d1f7      	bne.n	c004290 <strncpy+0x6>
 c0042a0:	441a      	add	r2, r3
 c0042a2:	2100      	movs	r1, #0
 c0042a4:	4293      	cmp	r3, r2
 c0042a6:	d100      	bne.n	c0042aa <strncpy+0x20>
 c0042a8:	bd10      	pop	{r4, pc}
 c0042aa:	f803 1b01 	strb.w	r1, [r3], #1
 c0042ae:	e7f9      	b.n	c0042a4 <strncpy+0x1a>

0c0042b0 <_close_r>:
 c0042b0:	b538      	push	{r3, r4, r5, lr}
 c0042b2:	2300      	movs	r3, #0
 c0042b4:	4d05      	ldr	r5, [pc, #20]	@ (c0042cc <_close_r+0x1c>)
 c0042b6:	4604      	mov	r4, r0
 c0042b8:	4608      	mov	r0, r1
 c0042ba:	602b      	str	r3, [r5, #0]
 c0042bc:	f7fe fa88 	bl	c0027d0 <_close>
 c0042c0:	1c43      	adds	r3, r0, #1
 c0042c2:	d102      	bne.n	c0042ca <_close_r+0x1a>
 c0042c4:	682b      	ldr	r3, [r5, #0]
 c0042c6:	b103      	cbz	r3, c0042ca <_close_r+0x1a>
 c0042c8:	6023      	str	r3, [r4, #0]
 c0042ca:	bd38      	pop	{r3, r4, r5, pc}
 c0042cc:	30003bfc 	.word	0x30003bfc

0c0042d0 <_lseek_r>:
 c0042d0:	b538      	push	{r3, r4, r5, lr}
 c0042d2:	4604      	mov	r4, r0
 c0042d4:	4d06      	ldr	r5, [pc, #24]	@ (c0042f0 <_lseek_r+0x20>)
 c0042d6:	4608      	mov	r0, r1
 c0042d8:	4611      	mov	r1, r2
 c0042da:	2200      	movs	r2, #0
 c0042dc:	602a      	str	r2, [r5, #0]
 c0042de:	461a      	mov	r2, r3
 c0042e0:	f7fe fa9d 	bl	c00281e <_lseek>
 c0042e4:	1c43      	adds	r3, r0, #1
 c0042e6:	d102      	bne.n	c0042ee <_lseek_r+0x1e>
 c0042e8:	682b      	ldr	r3, [r5, #0]
 c0042ea:	b103      	cbz	r3, c0042ee <_lseek_r+0x1e>
 c0042ec:	6023      	str	r3, [r4, #0]
 c0042ee:	bd38      	pop	{r3, r4, r5, pc}
 c0042f0:	30003bfc 	.word	0x30003bfc

0c0042f4 <_read_r>:
 c0042f4:	b538      	push	{r3, r4, r5, lr}
 c0042f6:	4604      	mov	r4, r0
 c0042f8:	4d06      	ldr	r5, [pc, #24]	@ (c004314 <_read_r+0x20>)
 c0042fa:	4608      	mov	r0, r1
 c0042fc:	4611      	mov	r1, r2
 c0042fe:	2200      	movs	r2, #0
 c004300:	602a      	str	r2, [r5, #0]
 c004302:	461a      	mov	r2, r3
 c004304:	f7fe fa2b 	bl	c00275e <_read>
 c004308:	1c43      	adds	r3, r0, #1
 c00430a:	d102      	bne.n	c004312 <_read_r+0x1e>
 c00430c:	682b      	ldr	r3, [r5, #0]
 c00430e:	b103      	cbz	r3, c004312 <_read_r+0x1e>
 c004310:	6023      	str	r3, [r4, #0]
 c004312:	bd38      	pop	{r3, r4, r5, pc}
 c004314:	30003bfc 	.word	0x30003bfc

0c004318 <_sbrk_r>:
 c004318:	b538      	push	{r3, r4, r5, lr}
 c00431a:	2300      	movs	r3, #0
 c00431c:	4d05      	ldr	r5, [pc, #20]	@ (c004334 <_sbrk_r+0x1c>)
 c00431e:	4604      	mov	r4, r0
 c004320:	4608      	mov	r0, r1
 c004322:	602b      	str	r3, [r5, #0]
 c004324:	f7fe fa88 	bl	c002838 <_sbrk>
 c004328:	1c43      	adds	r3, r0, #1
 c00432a:	d102      	bne.n	c004332 <_sbrk_r+0x1a>
 c00432c:	682b      	ldr	r3, [r5, #0]
 c00432e:	b103      	cbz	r3, c004332 <_sbrk_r+0x1a>
 c004330:	6023      	str	r3, [r4, #0]
 c004332:	bd38      	pop	{r3, r4, r5, pc}
 c004334:	30003bfc 	.word	0x30003bfc

0c004338 <_write_r>:
 c004338:	b538      	push	{r3, r4, r5, lr}
 c00433a:	4604      	mov	r4, r0
 c00433c:	4d06      	ldr	r5, [pc, #24]	@ (c004358 <_write_r+0x20>)
 c00433e:	4608      	mov	r0, r1
 c004340:	4611      	mov	r1, r2
 c004342:	2200      	movs	r2, #0
 c004344:	602a      	str	r2, [r5, #0]
 c004346:	461a      	mov	r2, r3
 c004348:	f7fe fa26 	bl	c002798 <_write>
 c00434c:	1c43      	adds	r3, r0, #1
 c00434e:	d102      	bne.n	c004356 <_write_r+0x1e>
 c004350:	682b      	ldr	r3, [r5, #0]
 c004352:	b103      	cbz	r3, c004356 <_write_r+0x1e>
 c004354:	6023      	str	r3, [r4, #0]
 c004356:	bd38      	pop	{r3, r4, r5, pc}
 c004358:	30003bfc 	.word	0x30003bfc

0c00435c <__errno>:
 c00435c:	4b01      	ldr	r3, [pc, #4]	@ (c004364 <__errno+0x8>)
 c00435e:	6818      	ldr	r0, [r3, #0]
 c004360:	4770      	bx	lr
 c004362:	bf00      	nop
 c004364:	30000030 	.word	0x30000030

0c004368 <__libc_init_array>:
 c004368:	b570      	push	{r4, r5, r6, lr}
 c00436a:	4d0d      	ldr	r5, [pc, #52]	@ (c0043a0 <__libc_init_array+0x38>)
 c00436c:	2600      	movs	r6, #0
 c00436e:	4c0d      	ldr	r4, [pc, #52]	@ (c0043a4 <__libc_init_array+0x3c>)
 c004370:	1b64      	subs	r4, r4, r5
 c004372:	10a4      	asrs	r4, r4, #2
 c004374:	42a6      	cmp	r6, r4
 c004376:	d109      	bne.n	c00438c <__libc_init_array+0x24>
 c004378:	4d0b      	ldr	r5, [pc, #44]	@ (c0043a8 <__libc_init_array+0x40>)
 c00437a:	2600      	movs	r6, #0
 c00437c:	4c0b      	ldr	r4, [pc, #44]	@ (c0043ac <__libc_init_array+0x44>)
 c00437e:	f000 fd91 	bl	c004ea4 <_init>
 c004382:	1b64      	subs	r4, r4, r5
 c004384:	10a4      	asrs	r4, r4, #2
 c004386:	42a6      	cmp	r6, r4
 c004388:	d105      	bne.n	c004396 <__libc_init_array+0x2e>
 c00438a:	bd70      	pop	{r4, r5, r6, pc}
 c00438c:	f855 3b04 	ldr.w	r3, [r5], #4
 c004390:	3601      	adds	r6, #1
 c004392:	4798      	blx	r3
 c004394:	e7ee      	b.n	c004374 <__libc_init_array+0xc>
 c004396:	f855 3b04 	ldr.w	r3, [r5], #4
 c00439a:	3601      	adds	r6, #1
 c00439c:	4798      	blx	r3
 c00439e:	e7f2      	b.n	c004386 <__libc_init_array+0x1e>
 c0043a0:	0c0052a0 	.word	0x0c0052a0
 c0043a4:	0c0052a0 	.word	0x0c0052a0
 c0043a8:	0c0052a0 	.word	0x0c0052a0
 c0043ac:	0c0052a4 	.word	0x0c0052a4

0c0043b0 <__retarget_lock_init_recursive>:
 c0043b0:	4770      	bx	lr

0c0043b2 <__retarget_lock_acquire_recursive>:
 c0043b2:	4770      	bx	lr

0c0043b4 <__retarget_lock_release_recursive>:
 c0043b4:	4770      	bx	lr

0c0043b6 <memcpy>:
 c0043b6:	440a      	add	r2, r1
 c0043b8:	1e43      	subs	r3, r0, #1
 c0043ba:	4291      	cmp	r1, r2
 c0043bc:	d100      	bne.n	c0043c0 <memcpy+0xa>
 c0043be:	4770      	bx	lr
 c0043c0:	b510      	push	{r4, lr}
 c0043c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 c0043c6:	4291      	cmp	r1, r2
 c0043c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 c0043cc:	d1f9      	bne.n	c0043c2 <memcpy+0xc>
 c0043ce:	bd10      	pop	{r4, pc}

0c0043d0 <__assert_func>:
 c0043d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 c0043d2:	4614      	mov	r4, r2
 c0043d4:	461a      	mov	r2, r3
 c0043d6:	4b09      	ldr	r3, [pc, #36]	@ (c0043fc <__assert_func+0x2c>)
 c0043d8:	4605      	mov	r5, r0
 c0043da:	681b      	ldr	r3, [r3, #0]
 c0043dc:	68d8      	ldr	r0, [r3, #12]
 c0043de:	b954      	cbnz	r4, c0043f6 <__assert_func+0x26>
 c0043e0:	4b07      	ldr	r3, [pc, #28]	@ (c004400 <__assert_func+0x30>)
 c0043e2:	461c      	mov	r4, r3
 c0043e4:	9100      	str	r1, [sp, #0]
 c0043e6:	4907      	ldr	r1, [pc, #28]	@ (c004404 <__assert_func+0x34>)
 c0043e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 c0043ec:	462b      	mov	r3, r5
 c0043ee:	f000 fbd7 	bl	c004ba0 <fiprintf>
 c0043f2:	f000 fc89 	bl	c004d08 <abort>
 c0043f6:	4b04      	ldr	r3, [pc, #16]	@ (c004408 <__assert_func+0x38>)
 c0043f8:	e7f4      	b.n	c0043e4 <__assert_func+0x14>
 c0043fa:	bf00      	nop
 c0043fc:	30000030 	.word	0x30000030
 c004400:	0c005262 	.word	0x0c005262
 c004404:	0c005234 	.word	0x0c005234
 c004408:	0c005227 	.word	0x0c005227

0c00440c <_free_r>:
 c00440c:	b538      	push	{r3, r4, r5, lr}
 c00440e:	4605      	mov	r5, r0
 c004410:	2900      	cmp	r1, #0
 c004412:	d041      	beq.n	c004498 <_free_r+0x8c>
 c004414:	f851 3c04 	ldr.w	r3, [r1, #-4]
 c004418:	1f0c      	subs	r4, r1, #4
 c00441a:	2b00      	cmp	r3, #0
 c00441c:	bfb8      	it	lt
 c00441e:	18e4      	addlt	r4, r4, r3
 c004420:	f7ff fdae 	bl	c003f80 <__malloc_lock>
 c004424:	4a1d      	ldr	r2, [pc, #116]	@ (c00449c <_free_r+0x90>)
 c004426:	6813      	ldr	r3, [r2, #0]
 c004428:	b933      	cbnz	r3, c004438 <_free_r+0x2c>
 c00442a:	6063      	str	r3, [r4, #4]
 c00442c:	6014      	str	r4, [r2, #0]
 c00442e:	4628      	mov	r0, r5
 c004430:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 c004434:	f7ff bdaa 	b.w	c003f8c <__malloc_unlock>
 c004438:	42a3      	cmp	r3, r4
 c00443a:	d908      	bls.n	c00444e <_free_r+0x42>
 c00443c:	6820      	ldr	r0, [r4, #0]
 c00443e:	1821      	adds	r1, r4, r0
 c004440:	428b      	cmp	r3, r1
 c004442:	bf01      	itttt	eq
 c004444:	6819      	ldreq	r1, [r3, #0]
 c004446:	685b      	ldreq	r3, [r3, #4]
 c004448:	1809      	addeq	r1, r1, r0
 c00444a:	6021      	streq	r1, [r4, #0]
 c00444c:	e7ed      	b.n	c00442a <_free_r+0x1e>
 c00444e:	461a      	mov	r2, r3
 c004450:	685b      	ldr	r3, [r3, #4]
 c004452:	b10b      	cbz	r3, c004458 <_free_r+0x4c>
 c004454:	42a3      	cmp	r3, r4
 c004456:	d9fa      	bls.n	c00444e <_free_r+0x42>
 c004458:	6811      	ldr	r1, [r2, #0]
 c00445a:	1850      	adds	r0, r2, r1
 c00445c:	42a0      	cmp	r0, r4
 c00445e:	d10b      	bne.n	c004478 <_free_r+0x6c>
 c004460:	6820      	ldr	r0, [r4, #0]
 c004462:	4401      	add	r1, r0
 c004464:	1850      	adds	r0, r2, r1
 c004466:	6011      	str	r1, [r2, #0]
 c004468:	4283      	cmp	r3, r0
 c00446a:	d1e0      	bne.n	c00442e <_free_r+0x22>
 c00446c:	6818      	ldr	r0, [r3, #0]
 c00446e:	685b      	ldr	r3, [r3, #4]
 c004470:	4408      	add	r0, r1
 c004472:	6053      	str	r3, [r2, #4]
 c004474:	6010      	str	r0, [r2, #0]
 c004476:	e7da      	b.n	c00442e <_free_r+0x22>
 c004478:	d902      	bls.n	c004480 <_free_r+0x74>
 c00447a:	230c      	movs	r3, #12
 c00447c:	602b      	str	r3, [r5, #0]
 c00447e:	e7d6      	b.n	c00442e <_free_r+0x22>
 c004480:	6820      	ldr	r0, [r4, #0]
 c004482:	1821      	adds	r1, r4, r0
 c004484:	428b      	cmp	r3, r1
 c004486:	bf02      	ittt	eq
 c004488:	6819      	ldreq	r1, [r3, #0]
 c00448a:	685b      	ldreq	r3, [r3, #4]
 c00448c:	1809      	addeq	r1, r1, r0
 c00448e:	6063      	str	r3, [r4, #4]
 c004490:	bf08      	it	eq
 c004492:	6021      	streq	r1, [r4, #0]
 c004494:	6054      	str	r4, [r2, #4]
 c004496:	e7ca      	b.n	c00442e <_free_r+0x22>
 c004498:	bd38      	pop	{r3, r4, r5, pc}
 c00449a:	bf00      	nop
 c00449c:	30003abc 	.word	0x30003abc

0c0044a0 <__sfputc_r>:
 c0044a0:	6893      	ldr	r3, [r2, #8]
 c0044a2:	3b01      	subs	r3, #1
 c0044a4:	2b00      	cmp	r3, #0
 c0044a6:	6093      	str	r3, [r2, #8]
 c0044a8:	b410      	push	{r4}
 c0044aa:	da08      	bge.n	c0044be <__sfputc_r+0x1e>
 c0044ac:	6994      	ldr	r4, [r2, #24]
 c0044ae:	42a3      	cmp	r3, r4
 c0044b0:	db01      	blt.n	c0044b6 <__sfputc_r+0x16>
 c0044b2:	290a      	cmp	r1, #10
 c0044b4:	d103      	bne.n	c0044be <__sfputc_r+0x1e>
 c0044b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 c0044ba:	f000 bb83 	b.w	c004bc4 <__swbuf_r>
 c0044be:	6813      	ldr	r3, [r2, #0]
 c0044c0:	1c58      	adds	r0, r3, #1
 c0044c2:	6010      	str	r0, [r2, #0]
 c0044c4:	4608      	mov	r0, r1
 c0044c6:	7019      	strb	r1, [r3, #0]
 c0044c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 c0044cc:	4770      	bx	lr

0c0044ce <__sfputs_r>:
 c0044ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c0044d0:	4606      	mov	r6, r0
 c0044d2:	460f      	mov	r7, r1
 c0044d4:	4614      	mov	r4, r2
 c0044d6:	18d5      	adds	r5, r2, r3
 c0044d8:	42ac      	cmp	r4, r5
 c0044da:	d101      	bne.n	c0044e0 <__sfputs_r+0x12>
 c0044dc:	2000      	movs	r0, #0
 c0044de:	e007      	b.n	c0044f0 <__sfputs_r+0x22>
 c0044e0:	463a      	mov	r2, r7
 c0044e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 c0044e6:	4630      	mov	r0, r6
 c0044e8:	f7ff ffda 	bl	c0044a0 <__sfputc_r>
 c0044ec:	1c43      	adds	r3, r0, #1
 c0044ee:	d1f3      	bne.n	c0044d8 <__sfputs_r+0xa>
 c0044f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0c0044f4 <_vfiprintf_r>:
 c0044f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c0044f8:	460d      	mov	r5, r1
 c0044fa:	b09d      	sub	sp, #116	@ 0x74
 c0044fc:	4614      	mov	r4, r2
 c0044fe:	4698      	mov	r8, r3
 c004500:	4606      	mov	r6, r0
 c004502:	b118      	cbz	r0, c00450c <_vfiprintf_r+0x18>
 c004504:	6a03      	ldr	r3, [r0, #32]
 c004506:	b90b      	cbnz	r3, c00450c <_vfiprintf_r+0x18>
 c004508:	f7ff fe3e 	bl	c004188 <__sinit>
 c00450c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 c00450e:	07d9      	lsls	r1, r3, #31
 c004510:	d405      	bmi.n	c00451e <_vfiprintf_r+0x2a>
 c004512:	89ab      	ldrh	r3, [r5, #12]
 c004514:	059a      	lsls	r2, r3, #22
 c004516:	d402      	bmi.n	c00451e <_vfiprintf_r+0x2a>
 c004518:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 c00451a:	f7ff ff4a 	bl	c0043b2 <__retarget_lock_acquire_recursive>
 c00451e:	89ab      	ldrh	r3, [r5, #12]
 c004520:	071b      	lsls	r3, r3, #28
 c004522:	d501      	bpl.n	c004528 <_vfiprintf_r+0x34>
 c004524:	692b      	ldr	r3, [r5, #16]
 c004526:	b99b      	cbnz	r3, c004550 <_vfiprintf_r+0x5c>
 c004528:	4629      	mov	r1, r5
 c00452a:	4630      	mov	r0, r6
 c00452c:	f000 fb88 	bl	c004c40 <__swsetup_r>
 c004530:	b170      	cbz	r0, c004550 <_vfiprintf_r+0x5c>
 c004532:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 c004534:	07dc      	lsls	r4, r3, #31
 c004536:	d504      	bpl.n	c004542 <_vfiprintf_r+0x4e>
 c004538:	f04f 30ff 	mov.w	r0, #4294967295
 c00453c:	b01d      	add	sp, #116	@ 0x74
 c00453e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c004542:	89ab      	ldrh	r3, [r5, #12]
 c004544:	0598      	lsls	r0, r3, #22
 c004546:	d4f7      	bmi.n	c004538 <_vfiprintf_r+0x44>
 c004548:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 c00454a:	f7ff ff33 	bl	c0043b4 <__retarget_lock_release_recursive>
 c00454e:	e7f3      	b.n	c004538 <_vfiprintf_r+0x44>
 c004550:	2300      	movs	r3, #0
 c004552:	f8cd 800c 	str.w	r8, [sp, #12]
 c004556:	f04f 0901 	mov.w	r9, #1
 c00455a:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ c004710 <_vfiprintf_r+0x21c>
 c00455e:	9309      	str	r3, [sp, #36]	@ 0x24
 c004560:	2320      	movs	r3, #32
 c004562:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 c004566:	2330      	movs	r3, #48	@ 0x30
 c004568:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 c00456c:	4623      	mov	r3, r4
 c00456e:	469a      	mov	sl, r3
 c004570:	f813 2b01 	ldrb.w	r2, [r3], #1
 c004574:	b10a      	cbz	r2, c00457a <_vfiprintf_r+0x86>
 c004576:	2a25      	cmp	r2, #37	@ 0x25
 c004578:	d1f9      	bne.n	c00456e <_vfiprintf_r+0x7a>
 c00457a:	ebba 0b04 	subs.w	fp, sl, r4
 c00457e:	d00b      	beq.n	c004598 <_vfiprintf_r+0xa4>
 c004580:	465b      	mov	r3, fp
 c004582:	4622      	mov	r2, r4
 c004584:	4629      	mov	r1, r5
 c004586:	4630      	mov	r0, r6
 c004588:	f7ff ffa1 	bl	c0044ce <__sfputs_r>
 c00458c:	3001      	adds	r0, #1
 c00458e:	f000 80a7 	beq.w	c0046e0 <_vfiprintf_r+0x1ec>
 c004592:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 c004594:	445a      	add	r2, fp
 c004596:	9209      	str	r2, [sp, #36]	@ 0x24
 c004598:	f89a 3000 	ldrb.w	r3, [sl]
 c00459c:	2b00      	cmp	r3, #0
 c00459e:	f000 809f 	beq.w	c0046e0 <_vfiprintf_r+0x1ec>
 c0045a2:	2300      	movs	r3, #0
 c0045a4:	f04f 32ff 	mov.w	r2, #4294967295
 c0045a8:	f10a 0a01 	add.w	sl, sl, #1
 c0045ac:	9304      	str	r3, [sp, #16]
 c0045ae:	9307      	str	r3, [sp, #28]
 c0045b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 c0045b4:	931a      	str	r3, [sp, #104]	@ 0x68
 c0045b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 c0045ba:	4654      	mov	r4, sl
 c0045bc:	2205      	movs	r2, #5
 c0045be:	4854      	ldr	r0, [pc, #336]	@ (c004710 <_vfiprintf_r+0x21c>)
 c0045c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 c0045c4:	f000 fb92 	bl	c004cec <memchr>
 c0045c8:	9a04      	ldr	r2, [sp, #16]
 c0045ca:	b9d8      	cbnz	r0, c004604 <_vfiprintf_r+0x110>
 c0045cc:	06d1      	lsls	r1, r2, #27
 c0045ce:	bf44      	itt	mi
 c0045d0:	2320      	movmi	r3, #32
 c0045d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 c0045d6:	0713      	lsls	r3, r2, #28
 c0045d8:	bf44      	itt	mi
 c0045da:	232b      	movmi	r3, #43	@ 0x2b
 c0045dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 c0045e0:	f89a 3000 	ldrb.w	r3, [sl]
 c0045e4:	2b2a      	cmp	r3, #42	@ 0x2a
 c0045e6:	d015      	beq.n	c004614 <_vfiprintf_r+0x120>
 c0045e8:	9a07      	ldr	r2, [sp, #28]
 c0045ea:	4654      	mov	r4, sl
 c0045ec:	2000      	movs	r0, #0
 c0045ee:	f04f 0c0a 	mov.w	ip, #10
 c0045f2:	4621      	mov	r1, r4
 c0045f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 c0045f8:	3b30      	subs	r3, #48	@ 0x30
 c0045fa:	2b09      	cmp	r3, #9
 c0045fc:	d94b      	bls.n	c004696 <_vfiprintf_r+0x1a2>
 c0045fe:	b1b0      	cbz	r0, c00462e <_vfiprintf_r+0x13a>
 c004600:	9207      	str	r2, [sp, #28]
 c004602:	e014      	b.n	c00462e <_vfiprintf_r+0x13a>
 c004604:	eba0 0308 	sub.w	r3, r0, r8
 c004608:	46a2      	mov	sl, r4
 c00460a:	fa09 f303 	lsl.w	r3, r9, r3
 c00460e:	4313      	orrs	r3, r2
 c004610:	9304      	str	r3, [sp, #16]
 c004612:	e7d2      	b.n	c0045ba <_vfiprintf_r+0xc6>
 c004614:	9b03      	ldr	r3, [sp, #12]
 c004616:	1d19      	adds	r1, r3, #4
 c004618:	681b      	ldr	r3, [r3, #0]
 c00461a:	2b00      	cmp	r3, #0
 c00461c:	9103      	str	r1, [sp, #12]
 c00461e:	bfbb      	ittet	lt
 c004620:	425b      	neglt	r3, r3
 c004622:	f042 0202 	orrlt.w	r2, r2, #2
 c004626:	9307      	strge	r3, [sp, #28]
 c004628:	9307      	strlt	r3, [sp, #28]
 c00462a:	bfb8      	it	lt
 c00462c:	9204      	strlt	r2, [sp, #16]
 c00462e:	7823      	ldrb	r3, [r4, #0]
 c004630:	2b2e      	cmp	r3, #46	@ 0x2e
 c004632:	d10a      	bne.n	c00464a <_vfiprintf_r+0x156>
 c004634:	7863      	ldrb	r3, [r4, #1]
 c004636:	2b2a      	cmp	r3, #42	@ 0x2a
 c004638:	d132      	bne.n	c0046a0 <_vfiprintf_r+0x1ac>
 c00463a:	9b03      	ldr	r3, [sp, #12]
 c00463c:	3402      	adds	r4, #2
 c00463e:	1d1a      	adds	r2, r3, #4
 c004640:	681b      	ldr	r3, [r3, #0]
 c004642:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 c004646:	9203      	str	r2, [sp, #12]
 c004648:	9305      	str	r3, [sp, #20]
 c00464a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ c004720 <_vfiprintf_r+0x22c>
 c00464e:	2203      	movs	r2, #3
 c004650:	7821      	ldrb	r1, [r4, #0]
 c004652:	4650      	mov	r0, sl
 c004654:	f000 fb4a 	bl	c004cec <memchr>
 c004658:	b138      	cbz	r0, c00466a <_vfiprintf_r+0x176>
 c00465a:	eba0 000a 	sub.w	r0, r0, sl
 c00465e:	2240      	movs	r2, #64	@ 0x40
 c004660:	9b04      	ldr	r3, [sp, #16]
 c004662:	3401      	adds	r4, #1
 c004664:	4082      	lsls	r2, r0
 c004666:	4313      	orrs	r3, r2
 c004668:	9304      	str	r3, [sp, #16]
 c00466a:	f814 1b01 	ldrb.w	r1, [r4], #1
 c00466e:	2206      	movs	r2, #6
 c004670:	4828      	ldr	r0, [pc, #160]	@ (c004714 <_vfiprintf_r+0x220>)
 c004672:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 c004676:	f000 fb39 	bl	c004cec <memchr>
 c00467a:	2800      	cmp	r0, #0
 c00467c:	d03f      	beq.n	c0046fe <_vfiprintf_r+0x20a>
 c00467e:	4b26      	ldr	r3, [pc, #152]	@ (c004718 <_vfiprintf_r+0x224>)
 c004680:	bb1b      	cbnz	r3, c0046ca <_vfiprintf_r+0x1d6>
 c004682:	9b03      	ldr	r3, [sp, #12]
 c004684:	3307      	adds	r3, #7
 c004686:	f023 0307 	bic.w	r3, r3, #7
 c00468a:	3308      	adds	r3, #8
 c00468c:	9303      	str	r3, [sp, #12]
 c00468e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 c004690:	443b      	add	r3, r7
 c004692:	9309      	str	r3, [sp, #36]	@ 0x24
 c004694:	e76a      	b.n	c00456c <_vfiprintf_r+0x78>
 c004696:	fb0c 3202 	mla	r2, ip, r2, r3
 c00469a:	460c      	mov	r4, r1
 c00469c:	2001      	movs	r0, #1
 c00469e:	e7a8      	b.n	c0045f2 <_vfiprintf_r+0xfe>
 c0046a0:	2300      	movs	r3, #0
 c0046a2:	3401      	adds	r4, #1
 c0046a4:	f04f 0c0a 	mov.w	ip, #10
 c0046a8:	4619      	mov	r1, r3
 c0046aa:	9305      	str	r3, [sp, #20]
 c0046ac:	4620      	mov	r0, r4
 c0046ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 c0046b2:	3a30      	subs	r2, #48	@ 0x30
 c0046b4:	2a09      	cmp	r2, #9
 c0046b6:	d903      	bls.n	c0046c0 <_vfiprintf_r+0x1cc>
 c0046b8:	2b00      	cmp	r3, #0
 c0046ba:	d0c6      	beq.n	c00464a <_vfiprintf_r+0x156>
 c0046bc:	9105      	str	r1, [sp, #20]
 c0046be:	e7c4      	b.n	c00464a <_vfiprintf_r+0x156>
 c0046c0:	fb0c 2101 	mla	r1, ip, r1, r2
 c0046c4:	4604      	mov	r4, r0
 c0046c6:	2301      	movs	r3, #1
 c0046c8:	e7f0      	b.n	c0046ac <_vfiprintf_r+0x1b8>
 c0046ca:	ab03      	add	r3, sp, #12
 c0046cc:	462a      	mov	r2, r5
 c0046ce:	a904      	add	r1, sp, #16
 c0046d0:	4630      	mov	r0, r6
 c0046d2:	9300      	str	r3, [sp, #0]
 c0046d4:	4b11      	ldr	r3, [pc, #68]	@ (c00471c <_vfiprintf_r+0x228>)
 c0046d6:	f3af 8000 	nop.w
 c0046da:	4607      	mov	r7, r0
 c0046dc:	1c78      	adds	r0, r7, #1
 c0046de:	d1d6      	bne.n	c00468e <_vfiprintf_r+0x19a>
 c0046e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 c0046e2:	07d9      	lsls	r1, r3, #31
 c0046e4:	d405      	bmi.n	c0046f2 <_vfiprintf_r+0x1fe>
 c0046e6:	89ab      	ldrh	r3, [r5, #12]
 c0046e8:	059a      	lsls	r2, r3, #22
 c0046ea:	d402      	bmi.n	c0046f2 <_vfiprintf_r+0x1fe>
 c0046ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 c0046ee:	f7ff fe61 	bl	c0043b4 <__retarget_lock_release_recursive>
 c0046f2:	89ab      	ldrh	r3, [r5, #12]
 c0046f4:	065b      	lsls	r3, r3, #25
 c0046f6:	f53f af1f 	bmi.w	c004538 <_vfiprintf_r+0x44>
 c0046fa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 c0046fc:	e71e      	b.n	c00453c <_vfiprintf_r+0x48>
 c0046fe:	ab03      	add	r3, sp, #12
 c004700:	462a      	mov	r2, r5
 c004702:	a904      	add	r1, sp, #16
 c004704:	4630      	mov	r0, r6
 c004706:	9300      	str	r3, [sp, #0]
 c004708:	4b04      	ldr	r3, [pc, #16]	@ (c00471c <_vfiprintf_r+0x228>)
 c00470a:	f000 f87d 	bl	c004808 <_printf_i>
 c00470e:	e7e4      	b.n	c0046da <_vfiprintf_r+0x1e6>
 c004710:	0c005263 	.word	0x0c005263
 c004714:	0c00526d 	.word	0x0c00526d
 c004718:	00000000 	.word	0x00000000
 c00471c:	0c0044cf 	.word	0x0c0044cf
 c004720:	0c005269 	.word	0x0c005269

0c004724 <_printf_common>:
 c004724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 c004728:	4616      	mov	r6, r2
 c00472a:	4698      	mov	r8, r3
 c00472c:	688a      	ldr	r2, [r1, #8]
 c00472e:	4607      	mov	r7, r0
 c004730:	690b      	ldr	r3, [r1, #16]
 c004732:	460c      	mov	r4, r1
 c004734:	f8dd 9020 	ldr.w	r9, [sp, #32]
 c004738:	4293      	cmp	r3, r2
 c00473a:	bfb8      	it	lt
 c00473c:	4613      	movlt	r3, r2
 c00473e:	6033      	str	r3, [r6, #0]
 c004740:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 c004744:	b10a      	cbz	r2, c00474a <_printf_common+0x26>
 c004746:	3301      	adds	r3, #1
 c004748:	6033      	str	r3, [r6, #0]
 c00474a:	6823      	ldr	r3, [r4, #0]
 c00474c:	0699      	lsls	r1, r3, #26
 c00474e:	bf42      	ittt	mi
 c004750:	6833      	ldrmi	r3, [r6, #0]
 c004752:	3302      	addmi	r3, #2
 c004754:	6033      	strmi	r3, [r6, #0]
 c004756:	6825      	ldr	r5, [r4, #0]
 c004758:	f015 0506 	ands.w	r5, r5, #6
 c00475c:	d106      	bne.n	c00476c <_printf_common+0x48>
 c00475e:	f104 0a19 	add.w	sl, r4, #25
 c004762:	68e3      	ldr	r3, [r4, #12]
 c004764:	6832      	ldr	r2, [r6, #0]
 c004766:	1a9b      	subs	r3, r3, r2
 c004768:	42ab      	cmp	r3, r5
 c00476a:	dc2b      	bgt.n	c0047c4 <_printf_common+0xa0>
 c00476c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 c004770:	6822      	ldr	r2, [r4, #0]
 c004772:	3b00      	subs	r3, #0
 c004774:	bf18      	it	ne
 c004776:	2301      	movne	r3, #1
 c004778:	0692      	lsls	r2, r2, #26
 c00477a:	d430      	bmi.n	c0047de <_printf_common+0xba>
 c00477c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 c004780:	4641      	mov	r1, r8
 c004782:	4638      	mov	r0, r7
 c004784:	47c8      	blx	r9
 c004786:	3001      	adds	r0, #1
 c004788:	d023      	beq.n	c0047d2 <_printf_common+0xae>
 c00478a:	6823      	ldr	r3, [r4, #0]
 c00478c:	341a      	adds	r4, #26
 c00478e:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 c004792:	f003 0306 	and.w	r3, r3, #6
 c004796:	2b04      	cmp	r3, #4
 c004798:	bf0a      	itet	eq
 c00479a:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 c00479e:	2500      	movne	r5, #0
 c0047a0:	6833      	ldreq	r3, [r6, #0]
 c0047a2:	f04f 0600 	mov.w	r6, #0
 c0047a6:	bf08      	it	eq
 c0047a8:	1aed      	subeq	r5, r5, r3
 c0047aa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 c0047ae:	bf08      	it	eq
 c0047b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 c0047b4:	4293      	cmp	r3, r2
 c0047b6:	bfc4      	itt	gt
 c0047b8:	1a9b      	subgt	r3, r3, r2
 c0047ba:	18ed      	addgt	r5, r5, r3
 c0047bc:	42b5      	cmp	r5, r6
 c0047be:	d11a      	bne.n	c0047f6 <_printf_common+0xd2>
 c0047c0:	2000      	movs	r0, #0
 c0047c2:	e008      	b.n	c0047d6 <_printf_common+0xb2>
 c0047c4:	2301      	movs	r3, #1
 c0047c6:	4652      	mov	r2, sl
 c0047c8:	4641      	mov	r1, r8
 c0047ca:	4638      	mov	r0, r7
 c0047cc:	47c8      	blx	r9
 c0047ce:	3001      	adds	r0, #1
 c0047d0:	d103      	bne.n	c0047da <_printf_common+0xb6>
 c0047d2:	f04f 30ff 	mov.w	r0, #4294967295
 c0047d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 c0047da:	3501      	adds	r5, #1
 c0047dc:	e7c1      	b.n	c004762 <_printf_common+0x3e>
 c0047de:	18e1      	adds	r1, r4, r3
 c0047e0:	1c5a      	adds	r2, r3, #1
 c0047e2:	2030      	movs	r0, #48	@ 0x30
 c0047e4:	3302      	adds	r3, #2
 c0047e6:	4422      	add	r2, r4
 c0047e8:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 c0047ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 c0047f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 c0047f4:	e7c2      	b.n	c00477c <_printf_common+0x58>
 c0047f6:	2301      	movs	r3, #1
 c0047f8:	4622      	mov	r2, r4
 c0047fa:	4641      	mov	r1, r8
 c0047fc:	4638      	mov	r0, r7
 c0047fe:	47c8      	blx	r9
 c004800:	3001      	adds	r0, #1
 c004802:	d0e6      	beq.n	c0047d2 <_printf_common+0xae>
 c004804:	3601      	adds	r6, #1
 c004806:	e7d9      	b.n	c0047bc <_printf_common+0x98>

0c004808 <_printf_i>:
 c004808:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 c00480c:	7e0f      	ldrb	r7, [r1, #24]
 c00480e:	4691      	mov	r9, r2
 c004810:	4680      	mov	r8, r0
 c004812:	460c      	mov	r4, r1
 c004814:	2f78      	cmp	r7, #120	@ 0x78
 c004816:	469a      	mov	sl, r3
 c004818:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 c00481a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 c00481e:	d807      	bhi.n	c004830 <_printf_i+0x28>
 c004820:	2f62      	cmp	r7, #98	@ 0x62
 c004822:	d80a      	bhi.n	c00483a <_printf_i+0x32>
 c004824:	2f00      	cmp	r7, #0
 c004826:	f000 80d2 	beq.w	c0049ce <_printf_i+0x1c6>
 c00482a:	2f58      	cmp	r7, #88	@ 0x58
 c00482c:	f000 80b9 	beq.w	c0049a2 <_printf_i+0x19a>
 c004830:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 c004834:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 c004838:	e03a      	b.n	c0048b0 <_printf_i+0xa8>
 c00483a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 c00483e:	2b15      	cmp	r3, #21
 c004840:	d8f6      	bhi.n	c004830 <_printf_i+0x28>
 c004842:	a101      	add	r1, pc, #4	@ (adr r1, c004848 <_printf_i+0x40>)
 c004844:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 c004848:	0c0048a1 	.word	0x0c0048a1
 c00484c:	0c0048b5 	.word	0x0c0048b5
 c004850:	0c004831 	.word	0x0c004831
 c004854:	0c004831 	.word	0x0c004831
 c004858:	0c004831 	.word	0x0c004831
 c00485c:	0c004831 	.word	0x0c004831
 c004860:	0c0048b5 	.word	0x0c0048b5
 c004864:	0c004831 	.word	0x0c004831
 c004868:	0c004831 	.word	0x0c004831
 c00486c:	0c004831 	.word	0x0c004831
 c004870:	0c004831 	.word	0x0c004831
 c004874:	0c0049b5 	.word	0x0c0049b5
 c004878:	0c0048df 	.word	0x0c0048df
 c00487c:	0c00496f 	.word	0x0c00496f
 c004880:	0c004831 	.word	0x0c004831
 c004884:	0c004831 	.word	0x0c004831
 c004888:	0c0049d7 	.word	0x0c0049d7
 c00488c:	0c004831 	.word	0x0c004831
 c004890:	0c0048df 	.word	0x0c0048df
 c004894:	0c004831 	.word	0x0c004831
 c004898:	0c004831 	.word	0x0c004831
 c00489c:	0c004977 	.word	0x0c004977
 c0048a0:	6833      	ldr	r3, [r6, #0]
 c0048a2:	1d1a      	adds	r2, r3, #4
 c0048a4:	681b      	ldr	r3, [r3, #0]
 c0048a6:	6032      	str	r2, [r6, #0]
 c0048a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 c0048ac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 c0048b0:	2301      	movs	r3, #1
 c0048b2:	e09d      	b.n	c0049f0 <_printf_i+0x1e8>
 c0048b4:	6833      	ldr	r3, [r6, #0]
 c0048b6:	6820      	ldr	r0, [r4, #0]
 c0048b8:	1d19      	adds	r1, r3, #4
 c0048ba:	6031      	str	r1, [r6, #0]
 c0048bc:	0606      	lsls	r6, r0, #24
 c0048be:	d501      	bpl.n	c0048c4 <_printf_i+0xbc>
 c0048c0:	681d      	ldr	r5, [r3, #0]
 c0048c2:	e003      	b.n	c0048cc <_printf_i+0xc4>
 c0048c4:	0645      	lsls	r5, r0, #25
 c0048c6:	d5fb      	bpl.n	c0048c0 <_printf_i+0xb8>
 c0048c8:	f9b3 5000 	ldrsh.w	r5, [r3]
 c0048cc:	2d00      	cmp	r5, #0
 c0048ce:	da03      	bge.n	c0048d8 <_printf_i+0xd0>
 c0048d0:	232d      	movs	r3, #45	@ 0x2d
 c0048d2:	426d      	negs	r5, r5
 c0048d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 c0048d8:	4859      	ldr	r0, [pc, #356]	@ (c004a40 <_printf_i+0x238>)
 c0048da:	230a      	movs	r3, #10
 c0048dc:	e011      	b.n	c004902 <_printf_i+0xfa>
 c0048de:	6821      	ldr	r1, [r4, #0]
 c0048e0:	6833      	ldr	r3, [r6, #0]
 c0048e2:	0608      	lsls	r0, r1, #24
 c0048e4:	f853 5b04 	ldr.w	r5, [r3], #4
 c0048e8:	d402      	bmi.n	c0048f0 <_printf_i+0xe8>
 c0048ea:	0649      	lsls	r1, r1, #25
 c0048ec:	bf48      	it	mi
 c0048ee:	b2ad      	uxthmi	r5, r5
 c0048f0:	2f6f      	cmp	r7, #111	@ 0x6f
 c0048f2:	6033      	str	r3, [r6, #0]
 c0048f4:	4852      	ldr	r0, [pc, #328]	@ (c004a40 <_printf_i+0x238>)
 c0048f6:	bf14      	ite	ne
 c0048f8:	230a      	movne	r3, #10
 c0048fa:	2308      	moveq	r3, #8
 c0048fc:	2100      	movs	r1, #0
 c0048fe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 c004902:	6866      	ldr	r6, [r4, #4]
 c004904:	2e00      	cmp	r6, #0
 c004906:	60a6      	str	r6, [r4, #8]
 c004908:	bfa2      	ittt	ge
 c00490a:	6821      	ldrge	r1, [r4, #0]
 c00490c:	f021 0104 	bicge.w	r1, r1, #4
 c004910:	6021      	strge	r1, [r4, #0]
 c004912:	b90d      	cbnz	r5, c004918 <_printf_i+0x110>
 c004914:	2e00      	cmp	r6, #0
 c004916:	d04b      	beq.n	c0049b0 <_printf_i+0x1a8>
 c004918:	4616      	mov	r6, r2
 c00491a:	fbb5 f1f3 	udiv	r1, r5, r3
 c00491e:	fb03 5711 	mls	r7, r3, r1, r5
 c004922:	5dc7      	ldrb	r7, [r0, r7]
 c004924:	f806 7d01 	strb.w	r7, [r6, #-1]!
 c004928:	462f      	mov	r7, r5
 c00492a:	460d      	mov	r5, r1
 c00492c:	42bb      	cmp	r3, r7
 c00492e:	d9f4      	bls.n	c00491a <_printf_i+0x112>
 c004930:	2b08      	cmp	r3, #8
 c004932:	d10b      	bne.n	c00494c <_printf_i+0x144>
 c004934:	6823      	ldr	r3, [r4, #0]
 c004936:	07df      	lsls	r7, r3, #31
 c004938:	d508      	bpl.n	c00494c <_printf_i+0x144>
 c00493a:	6923      	ldr	r3, [r4, #16]
 c00493c:	6861      	ldr	r1, [r4, #4]
 c00493e:	4299      	cmp	r1, r3
 c004940:	bfde      	ittt	le
 c004942:	2330      	movle	r3, #48	@ 0x30
 c004944:	f806 3c01 	strble.w	r3, [r6, #-1]
 c004948:	f106 36ff 	addle.w	r6, r6, #4294967295
 c00494c:	1b92      	subs	r2, r2, r6
 c00494e:	6122      	str	r2, [r4, #16]
 c004950:	464b      	mov	r3, r9
 c004952:	aa03      	add	r2, sp, #12
 c004954:	4621      	mov	r1, r4
 c004956:	4640      	mov	r0, r8
 c004958:	f8cd a000 	str.w	sl, [sp]
 c00495c:	f7ff fee2 	bl	c004724 <_printf_common>
 c004960:	3001      	adds	r0, #1
 c004962:	d14a      	bne.n	c0049fa <_printf_i+0x1f2>
 c004964:	f04f 30ff 	mov.w	r0, #4294967295
 c004968:	b004      	add	sp, #16
 c00496a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 c00496e:	6823      	ldr	r3, [r4, #0]
 c004970:	f043 0320 	orr.w	r3, r3, #32
 c004974:	6023      	str	r3, [r4, #0]
 c004976:	2778      	movs	r7, #120	@ 0x78
 c004978:	4832      	ldr	r0, [pc, #200]	@ (c004a44 <_printf_i+0x23c>)
 c00497a:	6823      	ldr	r3, [r4, #0]
 c00497c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 c004980:	061f      	lsls	r7, r3, #24
 c004982:	6831      	ldr	r1, [r6, #0]
 c004984:	f851 5b04 	ldr.w	r5, [r1], #4
 c004988:	d402      	bmi.n	c004990 <_printf_i+0x188>
 c00498a:	065f      	lsls	r7, r3, #25
 c00498c:	bf48      	it	mi
 c00498e:	b2ad      	uxthmi	r5, r5
 c004990:	6031      	str	r1, [r6, #0]
 c004992:	07d9      	lsls	r1, r3, #31
 c004994:	bf44      	itt	mi
 c004996:	f043 0320 	orrmi.w	r3, r3, #32
 c00499a:	6023      	strmi	r3, [r4, #0]
 c00499c:	b11d      	cbz	r5, c0049a6 <_printf_i+0x19e>
 c00499e:	2310      	movs	r3, #16
 c0049a0:	e7ac      	b.n	c0048fc <_printf_i+0xf4>
 c0049a2:	4827      	ldr	r0, [pc, #156]	@ (c004a40 <_printf_i+0x238>)
 c0049a4:	e7e9      	b.n	c00497a <_printf_i+0x172>
 c0049a6:	6823      	ldr	r3, [r4, #0]
 c0049a8:	f023 0320 	bic.w	r3, r3, #32
 c0049ac:	6023      	str	r3, [r4, #0]
 c0049ae:	e7f6      	b.n	c00499e <_printf_i+0x196>
 c0049b0:	4616      	mov	r6, r2
 c0049b2:	e7bd      	b.n	c004930 <_printf_i+0x128>
 c0049b4:	6833      	ldr	r3, [r6, #0]
 c0049b6:	6825      	ldr	r5, [r4, #0]
 c0049b8:	1d18      	adds	r0, r3, #4
 c0049ba:	6961      	ldr	r1, [r4, #20]
 c0049bc:	6030      	str	r0, [r6, #0]
 c0049be:	062e      	lsls	r6, r5, #24
 c0049c0:	681b      	ldr	r3, [r3, #0]
 c0049c2:	d501      	bpl.n	c0049c8 <_printf_i+0x1c0>
 c0049c4:	6019      	str	r1, [r3, #0]
 c0049c6:	e002      	b.n	c0049ce <_printf_i+0x1c6>
 c0049c8:	0668      	lsls	r0, r5, #25
 c0049ca:	d5fb      	bpl.n	c0049c4 <_printf_i+0x1bc>
 c0049cc:	8019      	strh	r1, [r3, #0]
 c0049ce:	2300      	movs	r3, #0
 c0049d0:	4616      	mov	r6, r2
 c0049d2:	6123      	str	r3, [r4, #16]
 c0049d4:	e7bc      	b.n	c004950 <_printf_i+0x148>
 c0049d6:	6833      	ldr	r3, [r6, #0]
 c0049d8:	2100      	movs	r1, #0
 c0049da:	1d1a      	adds	r2, r3, #4
 c0049dc:	6032      	str	r2, [r6, #0]
 c0049de:	681e      	ldr	r6, [r3, #0]
 c0049e0:	6862      	ldr	r2, [r4, #4]
 c0049e2:	4630      	mov	r0, r6
 c0049e4:	f000 f982 	bl	c004cec <memchr>
 c0049e8:	b108      	cbz	r0, c0049ee <_printf_i+0x1e6>
 c0049ea:	1b80      	subs	r0, r0, r6
 c0049ec:	6060      	str	r0, [r4, #4]
 c0049ee:	6863      	ldr	r3, [r4, #4]
 c0049f0:	6123      	str	r3, [r4, #16]
 c0049f2:	2300      	movs	r3, #0
 c0049f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 c0049f8:	e7aa      	b.n	c004950 <_printf_i+0x148>
 c0049fa:	6923      	ldr	r3, [r4, #16]
 c0049fc:	4632      	mov	r2, r6
 c0049fe:	4649      	mov	r1, r9
 c004a00:	4640      	mov	r0, r8
 c004a02:	47d0      	blx	sl
 c004a04:	3001      	adds	r0, #1
 c004a06:	d0ad      	beq.n	c004964 <_printf_i+0x15c>
 c004a08:	6823      	ldr	r3, [r4, #0]
 c004a0a:	079b      	lsls	r3, r3, #30
 c004a0c:	d413      	bmi.n	c004a36 <_printf_i+0x22e>
 c004a0e:	68e0      	ldr	r0, [r4, #12]
 c004a10:	9b03      	ldr	r3, [sp, #12]
 c004a12:	4298      	cmp	r0, r3
 c004a14:	bfb8      	it	lt
 c004a16:	4618      	movlt	r0, r3
 c004a18:	e7a6      	b.n	c004968 <_printf_i+0x160>
 c004a1a:	2301      	movs	r3, #1
 c004a1c:	4632      	mov	r2, r6
 c004a1e:	4649      	mov	r1, r9
 c004a20:	4640      	mov	r0, r8
 c004a22:	47d0      	blx	sl
 c004a24:	3001      	adds	r0, #1
 c004a26:	d09d      	beq.n	c004964 <_printf_i+0x15c>
 c004a28:	3501      	adds	r5, #1
 c004a2a:	68e3      	ldr	r3, [r4, #12]
 c004a2c:	9903      	ldr	r1, [sp, #12]
 c004a2e:	1a5b      	subs	r3, r3, r1
 c004a30:	42ab      	cmp	r3, r5
 c004a32:	dcf2      	bgt.n	c004a1a <_printf_i+0x212>
 c004a34:	e7eb      	b.n	c004a0e <_printf_i+0x206>
 c004a36:	2500      	movs	r5, #0
 c004a38:	f104 0619 	add.w	r6, r4, #25
 c004a3c:	e7f5      	b.n	c004a2a <_printf_i+0x222>
 c004a3e:	bf00      	nop
 c004a40:	0c005274 	.word	0x0c005274
 c004a44:	0c005285 	.word	0x0c005285

0c004a48 <__sflush_r>:
 c004a48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 c004a4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 c004a50:	0716      	lsls	r6, r2, #28
 c004a52:	4605      	mov	r5, r0
 c004a54:	460c      	mov	r4, r1
 c004a56:	d454      	bmi.n	c004b02 <__sflush_r+0xba>
 c004a58:	684b      	ldr	r3, [r1, #4]
 c004a5a:	2b00      	cmp	r3, #0
 c004a5c:	dc02      	bgt.n	c004a64 <__sflush_r+0x1c>
 c004a5e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 c004a60:	2b00      	cmp	r3, #0
 c004a62:	dd48      	ble.n	c004af6 <__sflush_r+0xae>
 c004a64:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 c004a66:	2e00      	cmp	r6, #0
 c004a68:	d045      	beq.n	c004af6 <__sflush_r+0xae>
 c004a6a:	2300      	movs	r3, #0
 c004a6c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 c004a70:	682f      	ldr	r7, [r5, #0]
 c004a72:	6a21      	ldr	r1, [r4, #32]
 c004a74:	602b      	str	r3, [r5, #0]
 c004a76:	d030      	beq.n	c004ada <__sflush_r+0x92>
 c004a78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 c004a7a:	89a3      	ldrh	r3, [r4, #12]
 c004a7c:	0759      	lsls	r1, r3, #29
 c004a7e:	d505      	bpl.n	c004a8c <__sflush_r+0x44>
 c004a80:	6863      	ldr	r3, [r4, #4]
 c004a82:	1ad2      	subs	r2, r2, r3
 c004a84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 c004a86:	b10b      	cbz	r3, c004a8c <__sflush_r+0x44>
 c004a88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 c004a8a:	1ad2      	subs	r2, r2, r3
 c004a8c:	2300      	movs	r3, #0
 c004a8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 c004a90:	6a21      	ldr	r1, [r4, #32]
 c004a92:	4628      	mov	r0, r5
 c004a94:	47b0      	blx	r6
 c004a96:	1c43      	adds	r3, r0, #1
 c004a98:	89a3      	ldrh	r3, [r4, #12]
 c004a9a:	d106      	bne.n	c004aaa <__sflush_r+0x62>
 c004a9c:	6829      	ldr	r1, [r5, #0]
 c004a9e:	291d      	cmp	r1, #29
 c004aa0:	d82b      	bhi.n	c004afa <__sflush_r+0xb2>
 c004aa2:	4a2a      	ldr	r2, [pc, #168]	@ (c004b4c <__sflush_r+0x104>)
 c004aa4:	410a      	asrs	r2, r1
 c004aa6:	07d6      	lsls	r6, r2, #31
 c004aa8:	d427      	bmi.n	c004afa <__sflush_r+0xb2>
 c004aaa:	2200      	movs	r2, #0
 c004aac:	04d9      	lsls	r1, r3, #19
 c004aae:	6062      	str	r2, [r4, #4]
 c004ab0:	6922      	ldr	r2, [r4, #16]
 c004ab2:	6022      	str	r2, [r4, #0]
 c004ab4:	d504      	bpl.n	c004ac0 <__sflush_r+0x78>
 c004ab6:	1c42      	adds	r2, r0, #1
 c004ab8:	d101      	bne.n	c004abe <__sflush_r+0x76>
 c004aba:	682b      	ldr	r3, [r5, #0]
 c004abc:	b903      	cbnz	r3, c004ac0 <__sflush_r+0x78>
 c004abe:	6560      	str	r0, [r4, #84]	@ 0x54
 c004ac0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 c004ac2:	602f      	str	r7, [r5, #0]
 c004ac4:	b1b9      	cbz	r1, c004af6 <__sflush_r+0xae>
 c004ac6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 c004aca:	4299      	cmp	r1, r3
 c004acc:	d002      	beq.n	c004ad4 <__sflush_r+0x8c>
 c004ace:	4628      	mov	r0, r5
 c004ad0:	f7ff fc9c 	bl	c00440c <_free_r>
 c004ad4:	2300      	movs	r3, #0
 c004ad6:	6363      	str	r3, [r4, #52]	@ 0x34
 c004ad8:	e00d      	b.n	c004af6 <__sflush_r+0xae>
 c004ada:	2301      	movs	r3, #1
 c004adc:	4628      	mov	r0, r5
 c004ade:	47b0      	blx	r6
 c004ae0:	4602      	mov	r2, r0
 c004ae2:	1c50      	adds	r0, r2, #1
 c004ae4:	d1c9      	bne.n	c004a7a <__sflush_r+0x32>
 c004ae6:	682b      	ldr	r3, [r5, #0]
 c004ae8:	2b00      	cmp	r3, #0
 c004aea:	d0c6      	beq.n	c004a7a <__sflush_r+0x32>
 c004aec:	2b1d      	cmp	r3, #29
 c004aee:	d001      	beq.n	c004af4 <__sflush_r+0xac>
 c004af0:	2b16      	cmp	r3, #22
 c004af2:	d11d      	bne.n	c004b30 <__sflush_r+0xe8>
 c004af4:	602f      	str	r7, [r5, #0]
 c004af6:	2000      	movs	r0, #0
 c004af8:	e021      	b.n	c004b3e <__sflush_r+0xf6>
 c004afa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c004afe:	b21b      	sxth	r3, r3
 c004b00:	e01a      	b.n	c004b38 <__sflush_r+0xf0>
 c004b02:	690f      	ldr	r7, [r1, #16]
 c004b04:	2f00      	cmp	r7, #0
 c004b06:	d0f6      	beq.n	c004af6 <__sflush_r+0xae>
 c004b08:	0793      	lsls	r3, r2, #30
 c004b0a:	680e      	ldr	r6, [r1, #0]
 c004b0c:	600f      	str	r7, [r1, #0]
 c004b0e:	bf0c      	ite	eq
 c004b10:	694b      	ldreq	r3, [r1, #20]
 c004b12:	2300      	movne	r3, #0
 c004b14:	eba6 0807 	sub.w	r8, r6, r7
 c004b18:	608b      	str	r3, [r1, #8]
 c004b1a:	f1b8 0f00 	cmp.w	r8, #0
 c004b1e:	ddea      	ble.n	c004af6 <__sflush_r+0xae>
 c004b20:	4643      	mov	r3, r8
 c004b22:	463a      	mov	r2, r7
 c004b24:	6a21      	ldr	r1, [r4, #32]
 c004b26:	4628      	mov	r0, r5
 c004b28:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 c004b2a:	47b0      	blx	r6
 c004b2c:	2800      	cmp	r0, #0
 c004b2e:	dc08      	bgt.n	c004b42 <__sflush_r+0xfa>
 c004b30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c004b34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c004b38:	f04f 30ff 	mov.w	r0, #4294967295
 c004b3c:	81a3      	strh	r3, [r4, #12]
 c004b3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 c004b42:	4407      	add	r7, r0
 c004b44:	eba8 0800 	sub.w	r8, r8, r0
 c004b48:	e7e7      	b.n	c004b1a <__sflush_r+0xd2>
 c004b4a:	bf00      	nop
 c004b4c:	dfbffffe 	.word	0xdfbffffe

0c004b50 <_fflush_r>:
 c004b50:	b538      	push	{r3, r4, r5, lr}
 c004b52:	690b      	ldr	r3, [r1, #16]
 c004b54:	4605      	mov	r5, r0
 c004b56:	460c      	mov	r4, r1
 c004b58:	b913      	cbnz	r3, c004b60 <_fflush_r+0x10>
 c004b5a:	2500      	movs	r5, #0
 c004b5c:	4628      	mov	r0, r5
 c004b5e:	bd38      	pop	{r3, r4, r5, pc}
 c004b60:	b118      	cbz	r0, c004b6a <_fflush_r+0x1a>
 c004b62:	6a03      	ldr	r3, [r0, #32]
 c004b64:	b90b      	cbnz	r3, c004b6a <_fflush_r+0x1a>
 c004b66:	f7ff fb0f 	bl	c004188 <__sinit>
 c004b6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c004b6e:	2b00      	cmp	r3, #0
 c004b70:	d0f3      	beq.n	c004b5a <_fflush_r+0xa>
 c004b72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 c004b74:	07d0      	lsls	r0, r2, #31
 c004b76:	d404      	bmi.n	c004b82 <_fflush_r+0x32>
 c004b78:	0599      	lsls	r1, r3, #22
 c004b7a:	d402      	bmi.n	c004b82 <_fflush_r+0x32>
 c004b7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 c004b7e:	f7ff fc18 	bl	c0043b2 <__retarget_lock_acquire_recursive>
 c004b82:	4628      	mov	r0, r5
 c004b84:	4621      	mov	r1, r4
 c004b86:	f7ff ff5f 	bl	c004a48 <__sflush_r>
 c004b8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 c004b8c:	4605      	mov	r5, r0
 c004b8e:	07da      	lsls	r2, r3, #31
 c004b90:	d4e4      	bmi.n	c004b5c <_fflush_r+0xc>
 c004b92:	89a3      	ldrh	r3, [r4, #12]
 c004b94:	059b      	lsls	r3, r3, #22
 c004b96:	d4e1      	bmi.n	c004b5c <_fflush_r+0xc>
 c004b98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 c004b9a:	f7ff fc0b 	bl	c0043b4 <__retarget_lock_release_recursive>
 c004b9e:	e7dd      	b.n	c004b5c <_fflush_r+0xc>

0c004ba0 <fiprintf>:
 c004ba0:	b40e      	push	{r1, r2, r3}
 c004ba2:	b503      	push	{r0, r1, lr}
 c004ba4:	ab03      	add	r3, sp, #12
 c004ba6:	4601      	mov	r1, r0
 c004ba8:	4805      	ldr	r0, [pc, #20]	@ (c004bc0 <fiprintf+0x20>)
 c004baa:	f853 2b04 	ldr.w	r2, [r3], #4
 c004bae:	6800      	ldr	r0, [r0, #0]
 c004bb0:	9301      	str	r3, [sp, #4]
 c004bb2:	f7ff fc9f 	bl	c0044f4 <_vfiprintf_r>
 c004bb6:	b002      	add	sp, #8
 c004bb8:	f85d eb04 	ldr.w	lr, [sp], #4
 c004bbc:	b003      	add	sp, #12
 c004bbe:	4770      	bx	lr
 c004bc0:	30000030 	.word	0x30000030

0c004bc4 <__swbuf_r>:
 c004bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c004bc6:	460e      	mov	r6, r1
 c004bc8:	4614      	mov	r4, r2
 c004bca:	4605      	mov	r5, r0
 c004bcc:	b118      	cbz	r0, c004bd6 <__swbuf_r+0x12>
 c004bce:	6a03      	ldr	r3, [r0, #32]
 c004bd0:	b90b      	cbnz	r3, c004bd6 <__swbuf_r+0x12>
 c004bd2:	f7ff fad9 	bl	c004188 <__sinit>
 c004bd6:	69a3      	ldr	r3, [r4, #24]
 c004bd8:	60a3      	str	r3, [r4, #8]
 c004bda:	89a3      	ldrh	r3, [r4, #12]
 c004bdc:	071a      	lsls	r2, r3, #28
 c004bde:	d501      	bpl.n	c004be4 <__swbuf_r+0x20>
 c004be0:	6923      	ldr	r3, [r4, #16]
 c004be2:	b943      	cbnz	r3, c004bf6 <__swbuf_r+0x32>
 c004be4:	4621      	mov	r1, r4
 c004be6:	4628      	mov	r0, r5
 c004be8:	f000 f82a 	bl	c004c40 <__swsetup_r>
 c004bec:	b118      	cbz	r0, c004bf6 <__swbuf_r+0x32>
 c004bee:	f04f 37ff 	mov.w	r7, #4294967295
 c004bf2:	4638      	mov	r0, r7
 c004bf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 c004bf6:	6823      	ldr	r3, [r4, #0]
 c004bf8:	b2f6      	uxtb	r6, r6
 c004bfa:	6922      	ldr	r2, [r4, #16]
 c004bfc:	4637      	mov	r7, r6
 c004bfe:	1a98      	subs	r0, r3, r2
 c004c00:	6963      	ldr	r3, [r4, #20]
 c004c02:	4283      	cmp	r3, r0
 c004c04:	dc05      	bgt.n	c004c12 <__swbuf_r+0x4e>
 c004c06:	4621      	mov	r1, r4
 c004c08:	4628      	mov	r0, r5
 c004c0a:	f7ff ffa1 	bl	c004b50 <_fflush_r>
 c004c0e:	2800      	cmp	r0, #0
 c004c10:	d1ed      	bne.n	c004bee <__swbuf_r+0x2a>
 c004c12:	68a3      	ldr	r3, [r4, #8]
 c004c14:	3b01      	subs	r3, #1
 c004c16:	60a3      	str	r3, [r4, #8]
 c004c18:	6823      	ldr	r3, [r4, #0]
 c004c1a:	1c5a      	adds	r2, r3, #1
 c004c1c:	6022      	str	r2, [r4, #0]
 c004c1e:	701e      	strb	r6, [r3, #0]
 c004c20:	1c43      	adds	r3, r0, #1
 c004c22:	6962      	ldr	r2, [r4, #20]
 c004c24:	429a      	cmp	r2, r3
 c004c26:	d004      	beq.n	c004c32 <__swbuf_r+0x6e>
 c004c28:	89a3      	ldrh	r3, [r4, #12]
 c004c2a:	07db      	lsls	r3, r3, #31
 c004c2c:	d5e1      	bpl.n	c004bf2 <__swbuf_r+0x2e>
 c004c2e:	2e0a      	cmp	r6, #10
 c004c30:	d1df      	bne.n	c004bf2 <__swbuf_r+0x2e>
 c004c32:	4621      	mov	r1, r4
 c004c34:	4628      	mov	r0, r5
 c004c36:	f7ff ff8b 	bl	c004b50 <_fflush_r>
 c004c3a:	2800      	cmp	r0, #0
 c004c3c:	d0d9      	beq.n	c004bf2 <__swbuf_r+0x2e>
 c004c3e:	e7d6      	b.n	c004bee <__swbuf_r+0x2a>

0c004c40 <__swsetup_r>:
 c004c40:	b538      	push	{r3, r4, r5, lr}
 c004c42:	4b29      	ldr	r3, [pc, #164]	@ (c004ce8 <__swsetup_r+0xa8>)
 c004c44:	4605      	mov	r5, r0
 c004c46:	460c      	mov	r4, r1
 c004c48:	6818      	ldr	r0, [r3, #0]
 c004c4a:	b118      	cbz	r0, c004c54 <__swsetup_r+0x14>
 c004c4c:	6a03      	ldr	r3, [r0, #32]
 c004c4e:	b90b      	cbnz	r3, c004c54 <__swsetup_r+0x14>
 c004c50:	f7ff fa9a 	bl	c004188 <__sinit>
 c004c54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c004c58:	0719      	lsls	r1, r3, #28
 c004c5a:	d422      	bmi.n	c004ca2 <__swsetup_r+0x62>
 c004c5c:	06da      	lsls	r2, r3, #27
 c004c5e:	d407      	bmi.n	c004c70 <__swsetup_r+0x30>
 c004c60:	2209      	movs	r2, #9
 c004c62:	602a      	str	r2, [r5, #0]
 c004c64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c004c68:	f04f 30ff 	mov.w	r0, #4294967295
 c004c6c:	81a3      	strh	r3, [r4, #12]
 c004c6e:	e033      	b.n	c004cd8 <__swsetup_r+0x98>
 c004c70:	0758      	lsls	r0, r3, #29
 c004c72:	d512      	bpl.n	c004c9a <__swsetup_r+0x5a>
 c004c74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 c004c76:	b141      	cbz	r1, c004c8a <__swsetup_r+0x4a>
 c004c78:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 c004c7c:	4299      	cmp	r1, r3
 c004c7e:	d002      	beq.n	c004c86 <__swsetup_r+0x46>
 c004c80:	4628      	mov	r0, r5
 c004c82:	f7ff fbc3 	bl	c00440c <_free_r>
 c004c86:	2300      	movs	r3, #0
 c004c88:	6363      	str	r3, [r4, #52]	@ 0x34
 c004c8a:	89a3      	ldrh	r3, [r4, #12]
 c004c8c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 c004c90:	81a3      	strh	r3, [r4, #12]
 c004c92:	2300      	movs	r3, #0
 c004c94:	6063      	str	r3, [r4, #4]
 c004c96:	6923      	ldr	r3, [r4, #16]
 c004c98:	6023      	str	r3, [r4, #0]
 c004c9a:	89a3      	ldrh	r3, [r4, #12]
 c004c9c:	f043 0308 	orr.w	r3, r3, #8
 c004ca0:	81a3      	strh	r3, [r4, #12]
 c004ca2:	6923      	ldr	r3, [r4, #16]
 c004ca4:	b94b      	cbnz	r3, c004cba <__swsetup_r+0x7a>
 c004ca6:	89a3      	ldrh	r3, [r4, #12]
 c004ca8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 c004cac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 c004cb0:	d003      	beq.n	c004cba <__swsetup_r+0x7a>
 c004cb2:	4621      	mov	r1, r4
 c004cb4:	4628      	mov	r0, r5
 c004cb6:	f000 f853 	bl	c004d60 <__smakebuf_r>
 c004cba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c004cbe:	f013 0201 	ands.w	r2, r3, #1
 c004cc2:	d00a      	beq.n	c004cda <__swsetup_r+0x9a>
 c004cc4:	2200      	movs	r2, #0
 c004cc6:	60a2      	str	r2, [r4, #8]
 c004cc8:	6962      	ldr	r2, [r4, #20]
 c004cca:	4252      	negs	r2, r2
 c004ccc:	61a2      	str	r2, [r4, #24]
 c004cce:	6922      	ldr	r2, [r4, #16]
 c004cd0:	b942      	cbnz	r2, c004ce4 <__swsetup_r+0xa4>
 c004cd2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 c004cd6:	d1c5      	bne.n	c004c64 <__swsetup_r+0x24>
 c004cd8:	bd38      	pop	{r3, r4, r5, pc}
 c004cda:	0799      	lsls	r1, r3, #30
 c004cdc:	bf58      	it	pl
 c004cde:	6962      	ldrpl	r2, [r4, #20]
 c004ce0:	60a2      	str	r2, [r4, #8]
 c004ce2:	e7f4      	b.n	c004cce <__swsetup_r+0x8e>
 c004ce4:	2000      	movs	r0, #0
 c004ce6:	e7f7      	b.n	c004cd8 <__swsetup_r+0x98>
 c004ce8:	30000030 	.word	0x30000030

0c004cec <memchr>:
 c004cec:	b2c9      	uxtb	r1, r1
 c004cee:	4603      	mov	r3, r0
 c004cf0:	4402      	add	r2, r0
 c004cf2:	b510      	push	{r4, lr}
 c004cf4:	4293      	cmp	r3, r2
 c004cf6:	4618      	mov	r0, r3
 c004cf8:	d101      	bne.n	c004cfe <memchr+0x12>
 c004cfa:	2000      	movs	r0, #0
 c004cfc:	e003      	b.n	c004d06 <memchr+0x1a>
 c004cfe:	7804      	ldrb	r4, [r0, #0]
 c004d00:	3301      	adds	r3, #1
 c004d02:	428c      	cmp	r4, r1
 c004d04:	d1f6      	bne.n	c004cf4 <memchr+0x8>
 c004d06:	bd10      	pop	{r4, pc}

0c004d08 <abort>:
 c004d08:	2006      	movs	r0, #6
 c004d0a:	b508      	push	{r3, lr}
 c004d0c:	f000 f88c 	bl	c004e28 <raise>
 c004d10:	2001      	movs	r0, #1
 c004d12:	f7fd fd19 	bl	c002748 <_exit>

0c004d16 <__swhatbuf_r>:
 c004d16:	b570      	push	{r4, r5, r6, lr}
 c004d18:	460c      	mov	r4, r1
 c004d1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c004d1e:	b096      	sub	sp, #88	@ 0x58
 c004d20:	4615      	mov	r5, r2
 c004d22:	2900      	cmp	r1, #0
 c004d24:	461e      	mov	r6, r3
 c004d26:	da0c      	bge.n	c004d42 <__swhatbuf_r+0x2c>
 c004d28:	89a3      	ldrh	r3, [r4, #12]
 c004d2a:	2100      	movs	r1, #0
 c004d2c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 c004d30:	bf14      	ite	ne
 c004d32:	2340      	movne	r3, #64	@ 0x40
 c004d34:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 c004d38:	2000      	movs	r0, #0
 c004d3a:	6031      	str	r1, [r6, #0]
 c004d3c:	602b      	str	r3, [r5, #0]
 c004d3e:	b016      	add	sp, #88	@ 0x58
 c004d40:	bd70      	pop	{r4, r5, r6, pc}
 c004d42:	466a      	mov	r2, sp
 c004d44:	f000 f878 	bl	c004e38 <_fstat_r>
 c004d48:	2800      	cmp	r0, #0
 c004d4a:	dbed      	blt.n	c004d28 <__swhatbuf_r+0x12>
 c004d4c:	9901      	ldr	r1, [sp, #4]
 c004d4e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 c004d52:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 c004d56:	4259      	negs	r1, r3
 c004d58:	4159      	adcs	r1, r3
 c004d5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 c004d5e:	e7eb      	b.n	c004d38 <__swhatbuf_r+0x22>

0c004d60 <__smakebuf_r>:
 c004d60:	898b      	ldrh	r3, [r1, #12]
 c004d62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 c004d64:	079d      	lsls	r5, r3, #30
 c004d66:	4606      	mov	r6, r0
 c004d68:	460c      	mov	r4, r1
 c004d6a:	d507      	bpl.n	c004d7c <__smakebuf_r+0x1c>
 c004d6c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 c004d70:	6023      	str	r3, [r4, #0]
 c004d72:	6123      	str	r3, [r4, #16]
 c004d74:	2301      	movs	r3, #1
 c004d76:	6163      	str	r3, [r4, #20]
 c004d78:	b003      	add	sp, #12
 c004d7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 c004d7c:	ab01      	add	r3, sp, #4
 c004d7e:	466a      	mov	r2, sp
 c004d80:	f7ff ffc9 	bl	c004d16 <__swhatbuf_r>
 c004d84:	9f00      	ldr	r7, [sp, #0]
 c004d86:	4605      	mov	r5, r0
 c004d88:	4630      	mov	r0, r6
 c004d8a:	4639      	mov	r1, r7
 c004d8c:	f7ff f878 	bl	c003e80 <_malloc_r>
 c004d90:	b948      	cbnz	r0, c004da6 <__smakebuf_r+0x46>
 c004d92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c004d96:	059a      	lsls	r2, r3, #22
 c004d98:	d4ee      	bmi.n	c004d78 <__smakebuf_r+0x18>
 c004d9a:	f023 0303 	bic.w	r3, r3, #3
 c004d9e:	f043 0302 	orr.w	r3, r3, #2
 c004da2:	81a3      	strh	r3, [r4, #12]
 c004da4:	e7e2      	b.n	c004d6c <__smakebuf_r+0xc>
 c004da6:	89a3      	ldrh	r3, [r4, #12]
 c004da8:	6020      	str	r0, [r4, #0]
 c004daa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 c004dae:	81a3      	strh	r3, [r4, #12]
 c004db0:	9b01      	ldr	r3, [sp, #4]
 c004db2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 c004db6:	b15b      	cbz	r3, c004dd0 <__smakebuf_r+0x70>
 c004db8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 c004dbc:	4630      	mov	r0, r6
 c004dbe:	f000 f84d 	bl	c004e5c <_isatty_r>
 c004dc2:	b128      	cbz	r0, c004dd0 <__smakebuf_r+0x70>
 c004dc4:	89a3      	ldrh	r3, [r4, #12]
 c004dc6:	f023 0303 	bic.w	r3, r3, #3
 c004dca:	f043 0301 	orr.w	r3, r3, #1
 c004dce:	81a3      	strh	r3, [r4, #12]
 c004dd0:	89a3      	ldrh	r3, [r4, #12]
 c004dd2:	431d      	orrs	r5, r3
 c004dd4:	81a5      	strh	r5, [r4, #12]
 c004dd6:	e7cf      	b.n	c004d78 <__smakebuf_r+0x18>

0c004dd8 <_raise_r>:
 c004dd8:	291f      	cmp	r1, #31
 c004dda:	b538      	push	{r3, r4, r5, lr}
 c004ddc:	4605      	mov	r5, r0
 c004dde:	460c      	mov	r4, r1
 c004de0:	d904      	bls.n	c004dec <_raise_r+0x14>
 c004de2:	2316      	movs	r3, #22
 c004de4:	6003      	str	r3, [r0, #0]
 c004de6:	f04f 30ff 	mov.w	r0, #4294967295
 c004dea:	bd38      	pop	{r3, r4, r5, pc}
 c004dec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 c004dee:	b112      	cbz	r2, c004df6 <_raise_r+0x1e>
 c004df0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 c004df4:	b94b      	cbnz	r3, c004e0a <_raise_r+0x32>
 c004df6:	4628      	mov	r0, r5
 c004df8:	f000 f852 	bl	c004ea0 <_getpid_r>
 c004dfc:	4622      	mov	r2, r4
 c004dfe:	4601      	mov	r1, r0
 c004e00:	4628      	mov	r0, r5
 c004e02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 c004e06:	f000 b839 	b.w	c004e7c <_kill_r>
 c004e0a:	2b01      	cmp	r3, #1
 c004e0c:	d00a      	beq.n	c004e24 <_raise_r+0x4c>
 c004e0e:	1c59      	adds	r1, r3, #1
 c004e10:	d103      	bne.n	c004e1a <_raise_r+0x42>
 c004e12:	2316      	movs	r3, #22
 c004e14:	6003      	str	r3, [r0, #0]
 c004e16:	2001      	movs	r0, #1
 c004e18:	e7e7      	b.n	c004dea <_raise_r+0x12>
 c004e1a:	2100      	movs	r1, #0
 c004e1c:	4620      	mov	r0, r4
 c004e1e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 c004e22:	4798      	blx	r3
 c004e24:	2000      	movs	r0, #0
 c004e26:	e7e0      	b.n	c004dea <_raise_r+0x12>

0c004e28 <raise>:
 c004e28:	4b02      	ldr	r3, [pc, #8]	@ (c004e34 <raise+0xc>)
 c004e2a:	4601      	mov	r1, r0
 c004e2c:	6818      	ldr	r0, [r3, #0]
 c004e2e:	f7ff bfd3 	b.w	c004dd8 <_raise_r>
 c004e32:	bf00      	nop
 c004e34:	30000030 	.word	0x30000030

0c004e38 <_fstat_r>:
 c004e38:	b538      	push	{r3, r4, r5, lr}
 c004e3a:	2300      	movs	r3, #0
 c004e3c:	4d06      	ldr	r5, [pc, #24]	@ (c004e58 <_fstat_r+0x20>)
 c004e3e:	4604      	mov	r4, r0
 c004e40:	4608      	mov	r0, r1
 c004e42:	4611      	mov	r1, r2
 c004e44:	602b      	str	r3, [r5, #0]
 c004e46:	f7fd fccf 	bl	c0027e8 <_fstat>
 c004e4a:	1c43      	adds	r3, r0, #1
 c004e4c:	d102      	bne.n	c004e54 <_fstat_r+0x1c>
 c004e4e:	682b      	ldr	r3, [r5, #0]
 c004e50:	b103      	cbz	r3, c004e54 <_fstat_r+0x1c>
 c004e52:	6023      	str	r3, [r4, #0]
 c004e54:	bd38      	pop	{r3, r4, r5, pc}
 c004e56:	bf00      	nop
 c004e58:	30003bfc 	.word	0x30003bfc

0c004e5c <_isatty_r>:
 c004e5c:	b538      	push	{r3, r4, r5, lr}
 c004e5e:	2300      	movs	r3, #0
 c004e60:	4d05      	ldr	r5, [pc, #20]	@ (c004e78 <_isatty_r+0x1c>)
 c004e62:	4604      	mov	r4, r0
 c004e64:	4608      	mov	r0, r1
 c004e66:	602b      	str	r3, [r5, #0]
 c004e68:	f7fd fcce 	bl	c002808 <_isatty>
 c004e6c:	1c43      	adds	r3, r0, #1
 c004e6e:	d102      	bne.n	c004e76 <_isatty_r+0x1a>
 c004e70:	682b      	ldr	r3, [r5, #0]
 c004e72:	b103      	cbz	r3, c004e76 <_isatty_r+0x1a>
 c004e74:	6023      	str	r3, [r4, #0]
 c004e76:	bd38      	pop	{r3, r4, r5, pc}
 c004e78:	30003bfc 	.word	0x30003bfc

0c004e7c <_kill_r>:
 c004e7c:	b538      	push	{r3, r4, r5, lr}
 c004e7e:	2300      	movs	r3, #0
 c004e80:	4d06      	ldr	r5, [pc, #24]	@ (c004e9c <_kill_r+0x20>)
 c004e82:	4604      	mov	r4, r0
 c004e84:	4608      	mov	r0, r1
 c004e86:	4611      	mov	r1, r2
 c004e88:	602b      	str	r3, [r5, #0]
 c004e8a:	f7fd fc4d 	bl	c002728 <_kill>
 c004e8e:	1c43      	adds	r3, r0, #1
 c004e90:	d102      	bne.n	c004e98 <_kill_r+0x1c>
 c004e92:	682b      	ldr	r3, [r5, #0]
 c004e94:	b103      	cbz	r3, c004e98 <_kill_r+0x1c>
 c004e96:	6023      	str	r3, [r4, #0]
 c004e98:	bd38      	pop	{r3, r4, r5, pc}
 c004e9a:	bf00      	nop
 c004e9c:	30003bfc 	.word	0x30003bfc

0c004ea0 <_getpid_r>:
 c004ea0:	f7fd bc3a 	b.w	c002718 <_getpid>

0c004ea4 <_init>:
 c004ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c004ea6:	bf00      	nop
 c004ea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c004eaa:	bc08      	pop	{r3}
 c004eac:	469e      	mov	lr, r3
 c004eae:	4770      	bx	lr

0c004eb0 <_fini>:
 c004eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c004eb2:	bf00      	nop
 c004eb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c004eb6:	bc08      	pop	{r3}
 c004eb8:	469e      	mov	lr, r3
 c004eba:	4770      	bx	lr
 c004ebc:	0000      	movs	r0, r0
	...

Disassembly of section .gnu.sgstubs:

0c03e000 <SECURE_RegisterPrintCallback>:
 c03e000:	e97f e97f 	sg
 c03e004:	f7c3 bb18 	b.w	c001638 <__acle_se_SECURE_RegisterPrintCallback>

0c03e008 <SecureInit_DePrioritizeNSExceptions>:
 c03e008:	e97f e97f 	sg
 c03e00c:	f7c5 be68 	b.w	c003ce0 <__acle_se_SecureInit_DePrioritizeNSExceptions>

0c03e010 <SECURE_SystemCoreClockUpdate>:
 c03e010:	e97f e97f 	sg
 c03e014:	f7c4 be04 	b.w	c002c20 <__acle_se_SECURE_SystemCoreClockUpdate>

0c03e018 <SecureContext_AllocateContext>:
 c03e018:	e97f e97f 	sg
 c03e01c:	f7c5 bb49 	b.w	c0036b2 <__acle_se_SecureContext_AllocateContext>

0c03e020 <SECURE_SMARM>:
 c03e020:	e97f e97f 	sg
 c03e024:	f7c3 bf7a 	b.w	c001f1c <__acle_se_SECURE_SMARM>

0c03e028 <SECURE_ShuffledHMAC>:
 c03e028:	e97f e97f 	sg
 c03e02c:	f7c3 bd0e 	b.w	c001a4c <__acle_se_SECURE_ShuffledHMAC>

0c03e030 <SECURE_LEDToggle>:
 c03e030:	e97f e97f 	sg
 c03e034:	f7c3 bbe2 	b.w	c0017fc <__acle_se_SECURE_LEDToggle>

0c03e038 <SECURE_ShuffledHMAC_secure>:
 c03e038:	e97f e97f 	sg
 c03e03c:	f7c3 beca 	b.w	c001dd4 <__acle_se_SECURE_ShuffledHMAC_secure>

0c03e040 <SecureContext_Init>:
 c03e040:	e97f e97f 	sg
 c03e044:	f7c5 baea 	b.w	c00361c <__acle_se_SecureContext_Init>

0c03e048 <SECURE_LinearHMAC>:
 c03e048:	e97f e97f 	sg
 c03e04c:	f7c4 b882 	b.w	c002154 <__acle_se_SECURE_LinearHMAC>

0c03e050 <SECURE_TEST>:
 c03e050:	e97f e97f 	sg
 c03e054:	f7c4 b90e 	b.w	c002274 <__acle_se_SECURE_TEST>

0c03e058 <SecureContext_LoadContext>:
 c03e058:	e97f e97f 	sg
 c03e05c:	f7c5 bbe6 	b.w	c00382c <__acle_se_SecureContext_LoadContext>

0c03e060 <SECURE_RegisterCallback>:
 c03e060:	e97f e97f 	sg
 c03e064:	f7c3 bb76 	b.w	c001754 <__acle_se_SECURE_RegisterCallback>

0c03e068 <SECURE_Print>:
 c03e068:	e97f e97f 	sg
 c03e06c:	f7c3 bb2a 	b.w	c0016c4 <__acle_se_SECURE_Print>

0c03e070 <SecureContext_SaveContext>:
 c03e070:	e97f e97f 	sg
 c03e074:	f7c5 bc20 	b.w	c0038b8 <__acle_se_SecureContext_SaveContext>

0c03e078 <SECURE_FillTest>:
 c03e078:	e97f e97f 	sg
 c03e07c:	f7c4 ba0a 	b.w	c002494 <__acle_se_SECURE_FillTest>

0c03e080 <SecureInit_EnableNSFPUAccess>:
 c03e080:	e97f e97f 	sg
 c03e084:	f7c5 be7a 	b.w	c003d7c <__acle_se_SecureInit_EnableNSFPUAccess>

0c03e088 <SecureContext_FreeContext>:
 c03e088:	e97f e97f 	sg
 c03e08c:	f7c5 bb78 	b.w	c003780 <__acle_se_SecureContext_FreeContext>

0c03e090 <SECURE_CopyMessage>:
 c03e090:	e97f e97f 	sg
 c03e094:	f7c3 bbf0 	b.w	c001878 <__acle_se_SECURE_CopyMessage>

0c03e098 <SECURE_ComputeHMAC>:
 c03e098:	e97f e97f 	sg
 c03e09c:	f7c3 bc42 	b.w	c001924 <__acle_se_SECURE_ComputeHMAC>
