5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd always6.vcd -o always6.cdd -v always6.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" always6.v 1 20 1
2 1 6 90009 2 1 8 0 0 a
2 2 6 90009 0 2a 20000 0 0 2 2 a
2 3 6 90009 5 29 2100a 1 2 1 2 2
2 4 6 120012 2 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 5 6 100013 2 23 c 0 4 a
2 6 6 c000c 0 1 400 0 0 b
2 7 6 c0013 2 37 600e 5 6
1 a 3 3000a 1 0 2 1 2 33 120a
1 b 4 83000a 1 0 0 0 1 33 1002
4 7 3 3
4 3 7 0
3 1 main.$u0 "main.$u0" always6.v 0 18 1
