Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Thu Feb 13 23:16:50 2020
| Host             : DESKTOP-0942VSL running 64-bit major release  (build 9200)
| Command          : report_power -file LDPC_decoder_6_4_power_routed.rpt -pb LDPC_decoder_6_4_power_summary_routed.pb -rpx LDPC_decoder_6_4_power_routed.rpx
| Design           : LDPC_decoder_6_4
| Device           : xc7k70tfbv676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 11.970       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 11.853       |
| Device Static (W)        | 0.117        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 62.5         |
| Junction Temperature (C) | 47.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     4.133 |     1657 |       --- |             --- |
|   LUT as Logic |     3.254 |      366 |     41000 |            0.89 |
|   Register     |     0.650 |      928 |     82000 |            1.13 |
|   CARRY4       |     0.117 |       54 |     10250 |            0.53 |
|   F7/F8 Muxes  |     0.107 |       72 |     41000 |            0.18 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |      128 |       --- |             --- |
| Signals        |     5.846 |     1178 |       --- |             --- |
| I/O            |     1.874 |      112 |       300 |           37.33 |
| Static Power   |     0.117 |          |           |                 |
| Total          |    11.970 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    10.450 |      10.395 |      0.055 |
| Vccaux    |       1.800 |     0.129 |       0.116 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.695 |       0.694 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| LDPC_decoder_6_4           |    11.853 |
|   PN1                      |     0.247 |
|   PN3                      |     0.110 |
|   PN4                      |     0.139 |
|   SSC1                     |     0.538 |
|     Pi_RandomNumComparator |     0.059 |
|     RandomGenerator        |     0.239 |
|   SSC2                     |     0.500 |
|     Pi_RandomNumComparator |     0.084 |
|     RandomGenerator        |     0.218 |
|   SSC3                     |     0.486 |
|     Pi_RandomNumComparator |     0.069 |
|     RandomGenerator        |     0.196 |
|   SSC4                     |     0.471 |
|     Pi_RandomNumComparator |     0.078 |
|     RandomGenerator        |     0.205 |
|   SSC5                     |     0.483 |
|     Pi_RandomNumComparator |     0.066 |
|     RandomGenerator        |     0.207 |
|   SSC6                     |     0.491 |
|     Pi_RandomNumComparator |     0.091 |
|     RandomGenerator        |     0.201 |
|   UDSCnt1                  |     0.041 |
|   UDSCnt2                  |     0.045 |
|   UDSCnt3                  |     0.040 |
|   UDSCnt4                  |     0.043 |
|   UDSCnt5                  |     0.039 |
|   UDSCnt6                  |     0.045 |
|   VN1_PN1                  |     0.555 |
|     DRE                    |     0.228 |
|     EdgeMemory             |     0.320 |
|   VN1_PN2                  |     0.351 |
|     DRE                    |     0.227 |
|     EdgeMemory             |     0.120 |
|   VN2_PN3                  |     0.486 |
|     DRE                    |     0.199 |
|     EdgeMemory             |     0.258 |
|   VN2_PN4                  |     0.523 |
|     DRE                    |     0.210 |
|     EdgeMemory             |     0.279 |
|   VN3_PN1                  |     0.511 |
|     DRE                    |     0.197 |
|     EdgeMemory             |     0.304 |
|   VN3_PN2                  |     0.318 |
|     DRE                    |     0.189 |
|     EdgeMemory             |     0.124 |
|   VN4_PN3                  |     0.509 |
|     DRE                    |     0.210 |
|     EdgeMemory             |     0.261 |
|   VN4_PN4                  |     0.506 |
|     DRE                    |     0.203 |
|     EdgeMemory             |     0.264 |
|   VN5_PN1                  |     0.509 |
|     DRE                    |     0.206 |
|     EdgeMemory             |     0.295 |
|   VN5_PN2                  |     0.355 |
|     DRE                    |     0.236 |
|     EdgeMemory             |     0.114 |
|   VN6_PN3                  |     0.492 |
|     DRE                    |     0.194 |
|     EdgeMemory             |     0.256 |
|   VN6_PN4                  |     0.493 |
|     DRE                    |     0.182 |
|     EdgeMemory             |     0.261 |
+----------------------------+-----------+


