Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_sim_behav xil_defaultlib.OTTER_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'BR_LTU' on this module [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/OTTER.sv:104]
ERROR: [VRFC 10-3180] cannot find port 'PC_SOURCE' on this module [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/OTTER.sv:116]
ERROR: [VRFC 10-3180] cannot find port 'BR_LT' on this module [C:/Users/vicer/OneDrive/Desktop/CAD Files + Code/Vivado Modules/OTTER_Diego_Curiel/OTTER.sv:115]
WARNING: [VRFC 10-2861] module 'OTTER_Wrapper' does not have a parameter named SIM_MODE [C:/Users/vicer/Vivado Projects/RISCV_OTTER/RISCV_OTTER.srcs/sim_1/new/OTTER_sim.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
