{
  "section_index": 56,
  "section_id": "4.12.13",
  "title": "4.12.13 DSSD Power State (Feature Identifier C7h) Set Feature",
  "level": 3,
  "pages": {
    "start": 69,
    "end": 70,
    "count": 2
  },
  "content": {
    "text": "This Set Feature causes the device to move the given DSSD Power State:",
    "tables": [
      {
        "id": "table_69_392",
        "page": 69,
        "bbox": [
          119.0,
          392.0,
          933.0,
          611.0
        ],
        "image_path": "Table_4_12_13_DSSD_Power_State_Feature_Identifier_C7h_Set_Feature_1.png",
        "title": "Table_4_12_13_DSSD_Power_State_Feature_Identifier_C7h_Set_Feature_1",
        "table_md": "| Requirement ID | Description |\n| :--- | :--- |\n| DSSDPSS-1 | If the host selects an DSSD Power State via a DSSD Power State (Feature Identifier C7h) Set Feature, the device shall accept the command and run at the highest powered NVMe Power State whose Maximum Power (MP) is less than or equal to the number of the DSSD Power State in watts (see <a href=\"DCLP-9\">DCLP-9 (DSSD Power State Descriptors)</a> and <a href=\"DSSDPD-3\">DSSDPD-3 (NVMe Power State)</a>). |\n| DSSDPSS-2 | If the host selects a DSSD Power State via DSSD Power State (Feature Identifier C7h) Set Feature and the number of that DSSD Power State is less than the Minimum DSSD Power State (see <a href=\"DCLP-8\">DCLP-8 (Minimum Valid DSSD Power State)</a>), the device shall abort the Set Feature command with Invalid Field in Command status. |"
      },
      {
        "id": "table_69_661",
        "page": 69,
        "bbox": [
          119.0,
          661.0,
          936.0,
          867.0
        ],
        "has_intervening_text": true,
        "image_path": "Table_4_12_13_DSSD_Power_State_Feature_Identifier_C7h_Set_Feature_2.png",
        "title": "Table_4_12_13_DSSD_Power_State_Feature_Identifier_C7h_Set_Feature_2",
        "merged_count": 2,
        "table_md": "| Requirement ID | Dword | Field | Bits | Field Description |\n| :--- | :--- | :--- | :--- | :--- |\n| SDSSDPS-1 | 0 | Command Identifier (CID) | 31:16 | Shall be set as defined in NVMe Specification version 1.4b. |\n| SDSSDPS-2 | 0 | PRP or SGL for Data Transfer (PSDT) | 15:14 | Shall be cleared to 00b. |\n| SDSSDPS-3 | 0 | Reserved | 13:10 | Shall be cleared to zero. |\n| SDSSDPS-4 | 0 | Fused Operation (FUSE) | 9:8 | Shall be cleared to 00b. |\n| SDSSDPS-5 | 0 | Opcode (OPC) | 7:0 | Shall be set to 09h. |\n| SDSSDPS-6 | 1 | Namespace Identifier (NSID) | 31:0 | Shall be cleared to zero. |\n| SDSSDPS-7 | 2:3 | Reserved | 31:0 | Shall be cleared to zero. |\n| SDSSDPS-8 | 4:5 | Metadata Pointer (MPTR) | 31:0 | Shall be cleared to zero. |\n| SDSSDPS-9 | 6:9 | Data Pointer (DPTR) | 31:0 | Shall be cleared to zero. |\n| SDSSDPS-10 | 10 | Save (SV) | 31 | This bit specifies that the controller shall persist the DSSD Power State through all power cycles and resets. The device shall support setting this bit to 1b. |\n| SDSSDPS-11 | 10 | Reserved | 30:8 | Shall be cleared to zero. |\n| SDSSDPS-12 | 10 | Feature Identifier (FID) | 7:0 | Shall be set to C7h. |\n| SDSSDPS-13 | 11 | Reserved | 31:7 | Shall be cleared to zero. |\n| SDSSDPS-14 | 11 | DSSD Power State | 6:0 | DSSD Power State to set in watts. |\n| SDSSDPS-15 | 12:13 | Reserved | 31:0 | Shall be cleared to zero. |\n| SDSSDPS-16 | 14 | UUID Index | 31:0 | Shall be set per UUID-3. |\n| SDSSDPS-17 | 15 | Reserved | 31:0 | Shall be cleared to zero. |"
      }
    ],
    "figures": []
  },
  "statistics": {
    "table_count": 2,
    "figure_count": 0
  }
}