<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="UART_Rx_Sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="UART_Rx_Sim" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="10073889199995791fs"></ZoomStartTime>
      <ZoomEndTime time="10073889200002992fs"></ZoomEndTime>
      <Cursor1Time time="10073889200000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="124"></NameColumnWidth>
      <ValueColumnWidth column_width="75"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="12" />
   <wvobject fp_name="/UART_Rx_Sim/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_Rx_Sim/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_Rx_Sim/rxin" type="logic">
      <obj_property name="ElementShortName">rxin</obj_property>
      <obj_property name="ObjectShortName">rxin</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_Rx_Sim/rd_uart" type="logic">
      <obj_property name="ElementShortName">rd_uart</obj_property>
      <obj_property name="ObjectShortName">rd_uart</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_Rx_Sim/rxout" type="array">
      <obj_property name="ElementShortName">rxout[7:0]</obj_property>
      <obj_property name="ObjectShortName">rxout[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_Rx_Sim/T" type="other">
      <obj_property name="ElementShortName">T</obj_property>
      <obj_property name="ObjectShortName">T</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_Rx_Sim/UUT/R/state_reg" type="other">
      <obj_property name="ElementShortName">state_reg</obj_property>
      <obj_property name="ObjectShortName">state_reg</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_Rx_Sim/UUT/Fifo_R/empty" type="logic">
      <obj_property name="ElementShortName">empty</obj_property>
      <obj_property name="ObjectShortName">empty</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_Rx_Sim/UUT/Fifo_R/full" type="logic">
      <obj_property name="ElementShortName">full</obj_property>
      <obj_property name="ObjectShortName">full</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_Rx_Sim/UUT/Fifo_R/B/Fifo_buffer" type="array">
      <obj_property name="ElementShortName">Fifo_buffer[0:31][7:0]</obj_property>
      <obj_property name="ObjectShortName">Fifo_buffer[0:31][7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_Rx_Sim/UUT/Fifo_R/fifo_datain" type="array">
      <obj_property name="ElementShortName">fifo_datain[7:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_datain[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/UART_Rx_Sim/UUT/Fifo_R/fifo_dataout" type="array">
      <obj_property name="ElementShortName">fifo_dataout[7:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_dataout[7:0]</obj_property>
   </wvobject>
</wave_config>
