# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Savarankiskas_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:38 on Oct 10,2022
# vcom -reportprogress 300 -93 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CSlaveController
# -- Compiling architecture arc of I2CSlaveController
# End time: 21:31:38 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CSlaveController
# -- Compiling architecture arc of I2CSlaveController
# End time: 21:31:55 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:31:55 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CTestBench
# -- Compiling architecture arc of I2CTestBench
# ** Warning: C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd(10): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 21:31:55 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.i2ctestbench
# vsim work.i2ctestbench 
# Start time: 21:32:00 on Oct 10,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.i2ctestbench(arc)
# Loading work.i2cslavecontroller(arc)
add wave -position end  sim:/i2ctestbench/Data_out
add wave -position end  sim:/i2ctestbench/SCL
add wave -position end  sim:/i2ctestbench/SDA
run
# ** Note: Start
#    Time: 0 ps  Iteration: 1  Instance: /i2ctestbench/slave1
# ** Note: Data read done
#    Time: 90 ps  Iteration: 1  Instance: /i2ctestbench/slave1
# ** Note: This address
#    Time: 90 ps  Iteration: 2  Instance: /i2ctestbench/slave1
run
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:13 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CSlaveController
# -- Compiling architecture arc of I2CSlaveController
# End time: 21:43:13 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:13 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CTestBench
# -- Compiling architecture arc of I2CTestBench
# ** Warning: C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd(10): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 21:43:13 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.i2ctestbench
# End time: 21:43:20 on Oct 10,2022, Elapsed time: 0:11:20
# Errors: 0, Warnings: 1
# vsim work.i2ctestbench 
# Start time: 21:43:21 on Oct 10,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.i2ctestbench(arc)
# Loading work.i2cslavecontroller(arc)
add wave -position end  sim:/i2ctestbench/Data_out
add wave -position end  sim:/i2ctestbench/SCL
add wave -position end  sim:/i2ctestbench/SDA
run
# ** Note: Start
#    Time: 0 ps  Iteration: 1  Instance: /i2ctestbench/slave1
# ** Note: Data read done
#    Time: 90 ps  Iteration: 1  Instance: /i2ctestbench/slave1
# ** Note: This address
#    Time: 90 ps  Iteration: 2  Instance: /i2ctestbench/slave1
run
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:31 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CSlaveController
# -- Compiling architecture arc of I2CSlaveController
# End time: 21:45:31 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:45:31 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CTestBench
# -- Compiling architecture arc of I2CTestBench
# ** Warning: C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd(10): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 21:45:31 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.i2ctestbench
# End time: 21:45:36 on Oct 10,2022, Elapsed time: 0:02:15
# Errors: 0, Warnings: 1
# vsim work.i2ctestbench 
# Start time: 21:45:36 on Oct 10,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.i2ctestbench(arc)
# Loading work.i2cslavecontroller(arc)
add wave -position end  sim:/i2ctestbench/Data_out
add wave -position end  sim:/i2ctestbench/SCL
add wave -position end  sim:/i2ctestbench/SDA
run
# ** Note: Start
#    Time: 0 ps  Iteration: 1  Instance: /i2ctestbench/slave1
# ** Note: Data read done
#    Time: 90 ps  Iteration: 1  Instance: /i2ctestbench/slave1
# ** Note: This address
#    Time: 90 ps  Iteration: 2  Instance: /i2ctestbench/slave1
run
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:30 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CSlaveController
# -- Compiling architecture arc of I2CSlaveController
# End time: 21:46:31 on Oct 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:31 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CTestBench
# -- Compiling architecture arc of I2CTestBench
# ** Warning: C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd(10): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 21:46:31 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.i2ctestbench
# End time: 21:46:35 on Oct 10,2022, Elapsed time: 0:00:59
# Errors: 0, Warnings: 1
# vsim work.i2ctestbench 
# Start time: 21:46:35 on Oct 10,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.i2ctestbench(arc)
# Loading work.i2cslavecontroller(arc)
add wave -position end  sim:/i2ctestbench/Data_out
add wave -position end  sim:/i2ctestbench/SCL
add wave -position end  sim:/i2ctestbench/SDA
run
# ** Note: Start
#    Time: 0 ps  Iteration: 1  Instance: /i2ctestbench/slave1
# ** Note: Data read done
#    Time: 90 ps  Iteration: 1  Instance: /i2ctestbench/slave1
run
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:45 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CSlaveController
# -- Compiling architecture arc of I2CSlaveController
# End time: 21:47:45 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:47:45 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CTestBench
# -- Compiling architecture arc of I2CTestBench
# ** Warning: C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd(10): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 21:47:45 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.i2ctestbench
# End time: 21:47:49 on Oct 10,2022, Elapsed time: 0:01:14
# Errors: 0, Warnings: 1
# vsim work.i2ctestbench 
# Start time: 21:47:49 on Oct 10,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.i2ctestbench(arc)
# Loading work.i2cslavecontroller(arc)
add wave -position end  sim:/i2ctestbench/Data_out
add wave -position end  sim:/i2ctestbench/SCL
add wave -position end  sim:/i2ctestbench/SDA
run
# ** Note: Start
#    Time: 10 ps  Iteration: 1  Instance: /i2ctestbench/slave1
# ** Note: Data read done
#    Time: 90 ps  Iteration: 1  Instance: /i2ctestbench/slave1
run
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:03 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CSlaveController
# -- Compiling architecture arc of I2CSlaveController
# End time: 21:49:03 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:03 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CTestBench
# -- Compiling architecture arc of I2CTestBench
# ** Warning: C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd(10): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 21:49:03 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.i2ctestbench
# End time: 21:49:10 on Oct 10,2022, Elapsed time: 0:01:21
# Errors: 0, Warnings: 1
# vsim work.i2ctestbench 
# Start time: 21:49:10 on Oct 10,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.i2ctestbench(arc)
# Loading work.i2cslavecontroller(arc)
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:01 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CSlaveController
# -- Compiling architecture arc of I2CSlaveController
# End time: 21:51:01 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:51:01 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CTestBench
# -- Compiling architecture arc of I2CTestBench
# ** Warning: C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd(10): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 21:51:01 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.i2ctestbench
# End time: 21:51:07 on Oct 10,2022, Elapsed time: 0:01:57
# Errors: 0, Warnings: 1
# vsim work.i2ctestbench 
# Start time: 21:51:07 on Oct 10,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.i2ctestbench(arc)
# Loading work.i2cslavecontroller(arc)
add wave -position end  sim:/i2ctestbench/Data_out
add wave -position end  sim:/i2ctestbench/SCL
add wave -position end  sim:/i2ctestbench/SDA
run
# ** Note: Start
#    Time: 10 ps  Iteration: 1  Instance: /i2ctestbench/slave1
# ** Note: Data read done
#    Time: 80 ps  Iteration: 1  Instance: /i2ctestbench/slave1
run
# ** Note: Data read done
#    Time: 160 ps  Iteration: 1  Instance: /i2ctestbench/slave1
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:12 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CSlaveController
# -- Compiling architecture arc of I2CSlaveController
# End time: 21:57:12 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:57:12 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CTestBench
# -- Compiling architecture arc of I2CTestBench
# ** Warning: C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd(10): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 21:57:12 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.i2ctestbench
# End time: 21:57:17 on Oct 10,2022, Elapsed time: 0:06:10
# Errors: 0, Warnings: 1
# vsim work.i2ctestbench 
# Start time: 21:57:17 on Oct 10,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.i2ctestbench(arc)
# Loading work.i2cslavecontroller(arc)
add wave -position end  sim:/i2ctestbench/Data_out
add wave -position end  sim:/i2ctestbench/SCL
add wave -position end  sim:/i2ctestbench/SDA
run
# ** Note: Start
#    Time: 0 ps  Iteration: 1  Instance: /i2ctestbench/slave1
# ** Note: Data read done
#    Time: 90 ps  Iteration: 1  Instance: /i2ctestbench/slave1
run
# ** Note: Data read done
#    Time: 170 ps  Iteration: 1  Instance: /i2ctestbench/slave1
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:23 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CSlaveController
# -- Compiling architecture arc of I2CSlaveController
# End time: 21:58:23 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:58:23 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CTestBench
# -- Compiling architecture arc of I2CTestBench
# ** Warning: C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd(10): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 21:58:23 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.i2ctestbench
# End time: 21:58:30 on Oct 10,2022, Elapsed time: 0:01:13
# Errors: 0, Warnings: 1
# vsim work.i2ctestbench 
# Start time: 21:58:30 on Oct 10,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.i2ctestbench(arc)
# Loading work.i2cslavecontroller(arc)
add wave -position end  sim:/i2ctestbench/Data_out
add wave -position end  sim:/i2ctestbench/SCL
add wave -position end  sim:/i2ctestbench/SDA
run
# ** Note: Start
#    Time: 0 ps  Iteration: 1  Instance: /i2ctestbench/slave1
# ** Note: Data read done
#    Time: 80 ps  Iteration: 1  Instance: /i2ctestbench/slave1
run
# ** Note: Data read done
#    Time: 160 ps  Iteration: 1  Instance: /i2ctestbench/slave1
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:01 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CSlaveController
# -- Compiling architecture arc of I2CSlaveController
# End time: 21:59:01 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:01 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CTestBench
# -- Compiling architecture arc of I2CTestBench
# ** Warning: C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd(10): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 21:59:01 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.i2ctestbench
# End time: 21:59:05 on Oct 10,2022, Elapsed time: 0:00:35
# Errors: 0, Warnings: 1
# vsim work.i2ctestbench 
# Start time: 21:59:05 on Oct 10,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.i2ctestbench(arc)
# Loading work.i2cslavecontroller(arc)
add wave -position end  sim:/i2ctestbench/Data_out
add wave -position end  sim:/i2ctestbench/SCL
add wave -position end  sim:/i2ctestbench/SDA
run
# ** Note: Start
#    Time: 0 ps  Iteration: 1  Instance: /i2ctestbench/slave1
# ** Note: Data read done
#    Time: 90 ps  Iteration: 1  Instance: /i2ctestbench/slave1
run
# ** Note: Data read done
#    Time: 180 ps  Iteration: 1  Instance: /i2ctestbench/slave1
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CSlaveController
# -- Compiling architecture arc of I2CSlaveController
# End time: 21:59:36 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CTestBench
# -- Compiling architecture arc of I2CTestBench
# ** Warning: C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd(10): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 21:59:36 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.i2ctestbench
# End time: 21:59:41 on Oct 10,2022, Elapsed time: 0:00:36
# Errors: 0, Warnings: 1
# vsim work.i2ctestbench 
# Start time: 21:59:41 on Oct 10,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.i2ctestbench(arc)
# Loading work.i2cslavecontroller(arc)
add wave -position end  sim:/i2ctestbench/Data_out
add wave -position end  sim:/i2ctestbench/SCL
add wave -position end  sim:/i2ctestbench/SDA
run
# ** Note: Start
#    Time: 0 ps  Iteration: 1  Instance: /i2ctestbench/slave1
# ** Note: Data read done
#    Time: 90 ps  Iteration: 1  Instance: /i2ctestbench/slave1
run
# ** Note: Data read done
#    Time: 180 ps  Iteration: 1  Instance: /i2ctestbench/slave1
run
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:19 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CSlaveController
# -- Compiling architecture arc of I2CSlaveController
# End time: 22:00:19 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:19 on Oct 10,2022
# vcom -reportprogress 300 -work work C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity I2CTestBench
# -- Compiling architecture arc of I2CTestBench
# ** Warning: C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd(10): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 22:00:19 on Oct 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim work.i2ctestbench
# End time: 22:00:23 on Oct 10,2022, Elapsed time: 0:00:42
# Errors: 0, Warnings: 1
# vsim work.i2ctestbench 
# Start time: 22:00:23 on Oct 10,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.i2ctestbench(arc)
# Loading work.i2cslavecontroller(arc)
add wave -position end  sim:/i2ctestbench/Data_out
add wave -position end  sim:/i2ctestbench/SCL
add wave -position end  sim:/i2ctestbench/SDA
run
# ** Note: Start
#    Time: 0 ps  Iteration: 1  Instance: /i2ctestbench/slave1
# ** Note: Data read done
#    Time: 90 ps  Iteration: 1  Instance: /i2ctestbench/slave1
# ** Note: This address
#    Time: 90 ps  Iteration: 2  Instance: /i2ctestbench/slave1
run
# ** Note: Data read done
#    Time: 180 ps  Iteration: 1  Instance: /i2ctestbench/slave1
# ** Note: Comm2
#    Time: 180 ps  Iteration: 2  Instance: /i2ctestbench/slave1
