TimeQuest Timing Analyzer report for system
Sun Jan 22 20:01:07 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_in'
 12. Slow Model Setup: 'FP_EXAMINE'
 13. Slow Model Setup: 'FP_DEPOSIT'
 14. Slow Model Setup: 'FP_ADDR_LOAD'
 15. Slow Model Hold: 'clk_in'
 16. Slow Model Hold: 'FP_EXAMINE'
 17. Slow Model Hold: 'FP_ADDR_LOAD'
 18. Slow Model Hold: 'FP_DEPOSIT'
 19. Slow Model Minimum Pulse Width: 'clk_in'
 20. Slow Model Minimum Pulse Width: 'FP_ADDR_LOAD'
 21. Slow Model Minimum Pulse Width: 'FP_DEPOSIT'
 22. Slow Model Minimum Pulse Width: 'FP_EXAMINE'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Fast Model Setup Summary
 30. Fast Model Hold Summary
 31. Fast Model Recovery Summary
 32. Fast Model Removal Summary
 33. Fast Model Minimum Pulse Width Summary
 34. Fast Model Setup: 'clk_in'
 35. Fast Model Setup: 'FP_EXAMINE'
 36. Fast Model Setup: 'FP_DEPOSIT'
 37. Fast Model Setup: 'FP_ADDR_LOAD'
 38. Fast Model Hold: 'clk_in'
 39. Fast Model Hold: 'FP_EXAMINE'
 40. Fast Model Hold: 'FP_ADDR_LOAD'
 41. Fast Model Hold: 'FP_DEPOSIT'
 42. Fast Model Minimum Pulse Width: 'clk_in'
 43. Fast Model Minimum Pulse Width: 'FP_ADDR_LOAD'
 44. Fast Model Minimum Pulse Width: 'FP_DEPOSIT'
 45. Fast Model Minimum Pulse Width: 'FP_EXAMINE'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Multicorner Timing Analysis Summary
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Progagation Delay
 58. Minimum Progagation Delay
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; system                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                     ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; clk_in       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_in }       ;
; FP_ADDR_LOAD ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FP_ADDR_LOAD } ;
; FP_DEPOSIT   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FP_DEPOSIT }   ;
; FP_EXAMINE   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FP_EXAMINE }   ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+----------------------------------------------------+
; Slow Model Fmax Summary                            ;
+------------+-----------------+--------------+------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note ;
+------------+-----------------+--------------+------+
; 44.17 MHz  ; 44.17 MHz       ; clk_in       ;      ;
; 133.89 MHz ; 133.89 MHz      ; FP_EXAMINE   ;      ;
; 137.31 MHz ; 137.31 MHz      ; FP_DEPOSIT   ;      ;
; 148.61 MHz ; 148.61 MHz      ; FP_ADDR_LOAD ;      ;
+------------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------+
; Slow Model Setup Summary               ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; clk_in       ; -21.638 ; -2403.319     ;
; FP_EXAMINE   ; -9.337  ; -9.337        ;
; FP_DEPOSIT   ; -8.818  ; -8.818        ;
; FP_ADDR_LOAD ; -8.469  ; -8.469        ;
+--------------+---------+---------------+


+---------------------------------------+
; Slow Model Hold Summary               ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; clk_in       ; -1.151 ; -5.005        ;
; FP_EXAMINE   ; 0.990  ; 0.000         ;
; FP_ADDR_LOAD ; 1.004  ; 0.000         ;
; FP_DEPOSIT   ; 1.193  ; 0.000         ;
+--------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------------+--------+----------------+
; Clock        ; Slack  ; End Point TNS  ;
+--------------+--------+----------------+
; clk_in       ; -2.064 ; -744.509       ;
; FP_ADDR_LOAD ; -1.469 ; -1.469         ;
; FP_DEPOSIT   ; -1.469 ; -1.469         ;
; FP_EXAMINE   ; -1.469 ; -1.469         ;
+--------------+--------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_in'                                                                                                                                                                                                                                                                                                                               ;
+---------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -21.638 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg         ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.127     ; 20.245     ;
; -21.638 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg0   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.127     ; 20.245     ;
; -21.638 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg1   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.127     ; 20.245     ;
; -21.638 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg2   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.127     ; 20.245     ;
; -21.638 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg3   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.127     ; 20.245     ;
; -21.638 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg4   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.127     ; 20.245     ;
; -21.638 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg5   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.127     ; 20.245     ;
; -21.638 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg6   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.127     ; 20.245     ;
; -21.638 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg7   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.127     ; 20.245     ;
; -21.638 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg8   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.127     ; 20.245     ;
; -21.638 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg9   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.127     ; 20.245     ;
; -21.638 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg10  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.127     ; 20.245     ;
; -21.638 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg11  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.127     ; 20.245     ;
; -21.626 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg         ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.081     ; 19.822     ;
; -21.626 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg0   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.081     ; 19.822     ;
; -21.626 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg1   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.081     ; 19.822     ;
; -21.626 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg2   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.081     ; 19.822     ;
; -21.626 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg3   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.081     ; 19.822     ;
; -21.626 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg4   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.081     ; 19.822     ;
; -21.626 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg5   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.081     ; 19.822     ;
; -21.626 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg6   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.081     ; 19.822     ;
; -21.626 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg7   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.081     ; 19.822     ;
; -21.626 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg8   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.081     ; 19.822     ;
; -21.626 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg9   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.081     ; 19.822     ;
; -21.626 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg10  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.081     ; 19.822     ;
; -21.626 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg11  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.081     ; 19.822     ;
; -21.456 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.137     ; 20.053     ;
; -21.456 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.137     ; 20.053     ;
; -21.456 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.137     ; 20.053     ;
; -21.456 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.137     ; 20.053     ;
; -21.456 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.137     ; 20.053     ;
; -21.456 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.137     ; 20.053     ;
; -21.456 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.137     ; 20.053     ;
; -21.456 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.137     ; 20.053     ;
; -21.456 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.137     ; 20.053     ;
; -21.456 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.137     ; 20.053     ;
; -21.456 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.137     ; 20.053     ;
; -21.456 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.137     ; 20.053     ;
; -21.456 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.137     ; 20.053     ;
; -21.444 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.091     ; 19.630     ;
; -21.444 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.091     ; 19.630     ;
; -21.444 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.091     ; 19.630     ;
; -21.444 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.091     ; 19.630     ;
; -21.444 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.091     ; 19.630     ;
; -21.444 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.091     ; 19.630     ;
; -21.444 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.091     ; 19.630     ;
; -21.444 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.091     ; 19.630     ;
; -21.444 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.091     ; 19.630     ;
; -21.444 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.091     ; 19.630     ;
; -21.444 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.091     ; 19.630     ;
; -21.444 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.091     ; 19.630     ;
; -21.444 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.091     ; 19.630     ;
; -21.387 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg         ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 21.237     ;
; -21.387 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg0   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 21.237     ;
; -21.387 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg1   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 21.237     ;
; -21.387 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg2   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 21.237     ;
; -21.387 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg3   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 21.237     ;
; -21.387 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg4   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 21.237     ;
; -21.387 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg5   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 21.237     ;
; -21.387 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg6   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 21.237     ;
; -21.387 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg7   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 21.237     ;
; -21.387 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg8   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 21.237     ;
; -21.387 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg9   ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 21.237     ;
; -21.387 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg10  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 21.237     ;
; -21.387 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg11  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 21.237     ;
; -21.205 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.028      ; 21.045     ;
; -21.205 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.028      ; 21.045     ;
; -21.205 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.028      ; 21.045     ;
; -21.205 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.028      ; 21.045     ;
; -21.205 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.028      ; 21.045     ;
; -21.205 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.028      ; 21.045     ;
; -21.205 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.028      ; 21.045     ;
; -21.205 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.028      ; 21.045     ;
; -21.205 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.028      ; 21.045     ;
; -21.205 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.028      ; 21.045     ;
; -21.205 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.028      ; 21.045     ;
; -21.205 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.028      ; 21.045     ;
; -21.205 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.028      ; 21.045     ;
; -21.199 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_we_reg         ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 19.810     ;
; -21.199 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg0   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 19.810     ;
; -21.199 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg1   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 19.810     ;
; -21.199 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg2   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 19.810     ;
; -21.199 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg3   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 19.810     ;
; -21.199 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg4   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 19.810     ;
; -21.199 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg5   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 19.810     ;
; -21.199 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg6   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 19.810     ;
; -21.199 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg7   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 19.810     ;
; -21.199 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg8   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 19.810     ;
; -21.199 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg9   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 19.810     ;
; -21.199 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg10  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 19.810     ;
; -21.199 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg11  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 19.810     ;
; -21.187 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_we_reg         ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.077     ; 19.387     ;
; -21.187 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg0   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.077     ; 19.387     ;
; -21.187 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg1   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.077     ; 19.387     ;
; -21.187 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg2   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.077     ; 19.387     ;
; -21.187 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg3   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.077     ; 19.387     ;
; -21.187 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg4   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.077     ; 19.387     ;
; -21.187 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg5   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.077     ; 19.387     ;
; -21.187 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg6   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.077     ; 19.387     ;
; -21.187 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg7   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.077     ; 19.387     ;
+---------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FP_EXAMINE'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.337 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -4.177     ; 3.780      ;
; -9.038 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -4.175     ; 3.483      ;
; -8.463 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.859     ; 6.224      ;
; -8.352 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.864     ; 6.108      ;
; -8.155 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.864     ; 5.911      ;
; -7.528 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -2.543     ; 3.605      ;
; -7.277 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.287     ; 5.610      ;
; -7.152 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.292     ; 5.480      ;
; -6.986 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.292     ; 5.314      ;
; -6.802 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_EXAMINE  ; 1.000        ; -0.016     ; 5.406      ;
; -6.630 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -1.649     ; 3.601      ;
; -6.597 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_EXAMINE  ; 1.000        ; 0.031      ; 5.248      ;
; -6.469 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 1.000        ; 0.000      ; 5.089      ;
; -4.734 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; 0.485      ; 3.839      ;
; -4.142 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.500        ; 2.818      ; 5.080      ;
; -3.642 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; 2.818      ; 5.080      ;
; -2.870 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.500        ; 2.818      ; 3.808      ;
; -2.370 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 1.000        ; 2.818      ; 3.808      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FP_DEPOSIT'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.818 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -4.161     ; 4.220      ;
; -8.519 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -4.159     ; 3.923      ;
; -7.944 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.843     ; 6.664      ;
; -7.833 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.848     ; 6.548      ;
; -7.636 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.848     ; 6.351      ;
; -7.009 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -2.527     ; 4.045      ;
; -6.758 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.271     ; 6.050      ;
; -6.633 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.276     ; 5.920      ;
; -6.467 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.276     ; 5.754      ;
; -6.283 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 1.000        ; 0.000      ; 5.846      ;
; -6.111 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -1.633     ; 4.041      ;
; -6.078 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_DEPOSIT  ; 1.000        ; 0.047      ; 5.688      ;
; -5.950 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_DEPOSIT  ; 1.000        ; 0.016      ; 5.529      ;
; -4.215 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; 0.501      ; 4.279      ;
; -3.623 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.500        ; 2.834      ; 5.520      ;
; -3.123 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; 2.834      ; 5.520      ;
; -2.130 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.500        ; 2.834      ; 4.027      ;
; -1.630 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 1.000        ; 2.834      ; 4.027      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FP_ADDR_LOAD'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -8.469 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -4.208     ; 3.791      ;
; -8.170 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -4.206     ; 3.494      ;
; -7.595 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.890     ; 6.235      ;
; -7.484 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.895     ; 6.119      ;
; -7.287 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.895     ; 5.922      ;
; -6.660 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -2.574     ; 3.616      ;
; -6.409 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.318     ; 5.621      ;
; -6.284 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.323     ; 5.491      ;
; -6.118 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.323     ; 5.325      ;
; -5.934 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_ADDR_LOAD ; 1.000        ; -0.047     ; 5.417      ;
; -5.762 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -1.680     ; 3.612      ;
; -5.729 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 1.000        ; 0.000      ; 5.259      ;
; -5.601 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_ADDR_LOAD ; 1.000        ; -0.031     ; 5.100      ;
; -3.866 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; 0.454      ; 3.850      ;
; -3.274 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.500        ; 2.787      ; 5.091      ;
; -2.774 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; 2.787      ; 5.091      ;
; -1.974 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.500        ; 2.787      ; 3.791      ;
; -1.474 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 1.000        ; 2.787      ; 3.791      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.151 ; clk_in                                                                                                                                                                ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 6.995      ; 5.844      ;
; -0.745 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg                                                                                   ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.875      ; 2.388      ;
; -0.651 ; clk_in                                                                                                                                                                ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; -0.500       ; 6.995      ; 5.844      ;
; -0.401 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg                                                                                   ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.879      ; 2.736      ;
; -0.396 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.883      ; 2.745      ;
; -0.375 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.863      ; 2.746      ;
; -0.358 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.887      ; 2.787      ;
; -0.357 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.880      ; 2.781      ;
; -0.341 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.865      ; 2.782      ;
; -0.324 ; clk_in                                                                                                                                                                ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 5.760      ; 5.436      ;
; -0.294 ; clk_in                                                                                                                                                                ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 5.760      ; 5.466      ;
; -0.263 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clk_in       ; clk_in      ; 0.000        ; 2.105      ; 1.842      ;
; -0.059 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 4.662      ; 4.603      ;
; 0.091  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.871      ; 3.220      ;
; 0.156  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.859      ; 3.273      ;
; 0.166  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.869      ; 3.293      ;
; 0.171  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.854      ; 3.283      ;
; 0.176  ; clk_in                                                                                                                                                                ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 5.760      ; 5.436      ;
; 0.206  ; clk_in                                                                                                                                                                ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 5.760      ; 5.466      ;
; 0.248  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11                                                                            ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.875      ; 3.381      ;
; 0.248  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10                                                                            ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.875      ; 3.381      ;
; 0.248  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.875      ; 3.381      ;
; 0.248  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.875      ; 3.381      ;
; 0.248  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.875      ; 3.381      ;
; 0.248  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.875      ; 3.381      ;
; 0.248  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.875      ; 3.381      ;
; 0.248  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.875      ; 3.381      ;
; 0.248  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.875      ; 3.381      ;
; 0.248  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.875      ; 3.381      ;
; 0.248  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.875      ; 3.381      ;
; 0.248  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.875      ; 3.381      ;
; 0.248  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.874      ; 3.380      ;
; 0.423  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.876      ; 3.557      ;
; 0.517  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11                                                                            ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.891      ; 3.666      ;
; 0.517  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10                                                                            ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.891      ; 3.666      ;
; 0.517  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.891      ; 3.666      ;
; 0.517  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.891      ; 3.666      ;
; 0.517  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.891      ; 3.666      ;
; 0.517  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.891      ; 3.666      ;
; 0.517  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.891      ; 3.666      ;
; 0.517  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.891      ; 3.666      ;
; 0.517  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.891      ; 3.666      ;
; 0.517  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.891      ; 3.666      ;
; 0.517  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.891      ; 3.666      ;
; 0.517  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.891      ; 3.666      ;
; 0.517  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.890      ; 3.665      ;
; 0.517  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg                                                                                   ; FP_EXAMINE   ; clk_in      ; 0.000        ; 2.891      ; 3.666      ;
; 0.541  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                     ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 3.643      ; 4.184      ;
; 0.571  ; clk_in                                                                                                                                                                ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 5.714      ; 6.285      ;
; 0.584  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11                                                                            ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.879      ; 3.721      ;
; 0.584  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10                                                                            ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.879      ; 3.721      ;
; 0.584  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.879      ; 3.721      ;
; 0.584  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.879      ; 3.721      ;
; 0.584  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.879      ; 3.721      ;
; 0.584  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.879      ; 3.721      ;
; 0.584  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.879      ; 3.721      ;
; 0.584  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.879      ; 3.721      ;
; 0.584  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.879      ; 3.721      ;
; 0.584  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.879      ; 3.721      ;
; 0.584  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.879      ; 3.721      ;
; 0.584  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.879      ; 3.721      ;
; 0.584  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.878      ; 3.720      ;
; 0.591  ; clk_in                                                                                                                                                                ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                             ; clk_in       ; clk_in      ; 0.000        ; 5.596      ; 6.187      ;
; 0.592  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg11                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.863      ; 3.713      ;
; 0.592  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg10                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.863      ; 3.713      ;
; 0.592  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg9                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.863      ; 3.713      ;
; 0.592  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg8                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.863      ; 3.713      ;
; 0.592  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg7                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.863      ; 3.713      ;
; 0.592  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg6                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.863      ; 3.713      ;
; 0.592  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg5                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.863      ; 3.713      ;
; 0.592  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg4                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.863      ; 3.713      ;
; 0.592  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg3                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.863      ; 3.713      ;
; 0.592  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg2                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.863      ; 3.713      ;
; 0.592  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg1                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.863      ; 3.713      ;
; 0.592  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg0                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.863      ; 3.713      ;
; 0.592  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_datain_reg0                                                                               ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.862      ; 3.712      ;
; 0.604  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.883      ; 3.745      ;
; 0.604  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.883      ; 3.745      ;
; 0.604  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg9                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.883      ; 3.745      ;
; 0.604  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg8                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.883      ; 3.745      ;
; 0.604  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg7                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.883      ; 3.745      ;
; 0.604  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg6                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.883      ; 3.745      ;
; 0.604  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg5                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.883      ; 3.745      ;
; 0.604  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg4                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.883      ; 3.745      ;
; 0.604  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg3                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.883      ; 3.745      ;
; 0.604  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.883      ; 3.745      ;
; 0.604  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg1                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.883      ; 3.745      ;
; 0.604  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg0                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.883      ; 3.745      ;
; 0.604  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_datain_reg0                                                                               ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.882      ; 3.744      ;
; 0.615  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg11                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.887      ; 3.760      ;
; 0.615  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg10                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.887      ; 3.760      ;
; 0.615  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg9                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.887      ; 3.760      ;
; 0.615  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg8                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.887      ; 3.760      ;
; 0.615  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg7                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.887      ; 3.760      ;
; 0.615  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg6                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.887      ; 3.760      ;
; 0.615  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg5                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.887      ; 3.760      ;
; 0.615  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg4                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.887      ; 3.760      ;
; 0.615  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg3                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.887      ; 3.760      ;
; 0.615  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg2                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.887      ; 3.760      ;
; 0.615  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg1                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 2.887      ; 3.760      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FP_EXAMINE'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.990 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.000        ; 2.818      ; 3.808      ;
; 1.255 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; 2.818      ; 4.073      ;
; 1.490 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; -0.500       ; 2.818      ; 3.808      ;
; 1.755 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; -0.500       ; 2.818      ; 4.073      ;
; 1.857 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.000        ; 0.000      ; 1.857      ;
; 2.347 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; 0.485      ; 2.832      ;
; 3.703 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_EXAMINE  ; 0.000        ; 0.031      ; 3.734      ;
; 3.908 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_EXAMINE  ; 0.000        ; -0.016     ; 3.892      ;
; 3.951 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.864     ; 3.087      ;
; 4.060 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.864     ; 3.196      ;
; 4.157 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.292     ; 3.865      ;
; 4.171 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.292     ; 3.879      ;
; 4.260 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.859     ; 3.401      ;
; 4.464 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -1.649     ; 2.815      ;
; 5.141 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -2.543     ; 2.598      ;
; 5.215 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.287     ; 4.928      ;
; 6.829 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -4.177     ; 2.652      ;
; 6.903 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -4.175     ; 2.728      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FP_ADDR_LOAD'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 1.004 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.000        ; 2.787      ; 3.791      ;
; 1.285 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; 2.787      ; 4.072      ;
; 1.379 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.000        ; 0.000      ; 1.379      ;
; 1.504 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; -0.500       ; 2.787      ; 3.791      ;
; 1.785 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; -0.500       ; 2.787      ; 4.072      ;
; 2.377 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; 0.454      ; 2.831      ;
; 3.605 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_ADDR_LOAD ; 0.000        ; -0.031     ; 3.574      ;
; 3.938 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_ADDR_LOAD ; 0.000        ; -0.047     ; 3.891      ;
; 3.978 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.895     ; 3.083      ;
; 4.087 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.895     ; 3.192      ;
; 4.184 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.323     ; 3.861      ;
; 4.198 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.323     ; 3.875      ;
; 4.287 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.890     ; 3.397      ;
; 4.491 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -1.680     ; 2.811      ;
; 5.171 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -2.574     ; 2.597      ;
; 5.242 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.318     ; 4.924      ;
; 6.856 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -4.208     ; 2.648      ;
; 6.930 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -4.206     ; 2.724      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FP_DEPOSIT'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.193 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.000        ; 2.834      ; 4.027      ;
; 1.237 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; 2.834      ; 4.071      ;
; 1.560 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.000        ; 0.000      ; 1.560      ;
; 1.693 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; -0.500       ; 2.834      ; 4.027      ;
; 1.737 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; -0.500       ; 2.834      ; 4.071      ;
; 2.329 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; 0.501      ; 2.830      ;
; 3.557 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_DEPOSIT  ; 0.000        ; 0.016      ; 3.573      ;
; 3.685 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_DEPOSIT  ; 0.000        ; 0.047      ; 3.732      ;
; 3.933 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.848     ; 3.085      ;
; 4.042 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.848     ; 3.194      ;
; 4.139 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.276     ; 3.863      ;
; 4.153 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.276     ; 3.877      ;
; 4.242 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.843     ; 3.399      ;
; 4.446 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -1.633     ; 2.813      ;
; 5.123 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -2.527     ; 2.596      ;
; 5.197 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.271     ; 4.926      ;
; 6.811 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -4.161     ; 2.650      ;
; 6.885 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -4.159     ; 2.726      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_in'                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FP_ADDR_LOAD'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD                                                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD|combout                                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD|combout                                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FP_DEPOSIT'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT                                                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FP_EXAMINE'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; FP_EXAMINE ; Rise       ; FP_EXAMINE                                                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; FP_EXAMINE|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; FP_EXAMINE|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+------------------+--------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD     ; FP_ADDR_LOAD ; 2.474  ; 2.474  ; Rise       ; FP_ADDR_LOAD    ;
; clk_in           ; FP_ADDR_LOAD ; 3.774  ; 3.774  ; Rise       ; FP_ADDR_LOAD    ;
; not_reset        ; FP_ADDR_LOAD ; 4.224  ; 4.224  ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT       ; FP_DEPOSIT   ; 2.630  ; 2.630  ; Rise       ; FP_DEPOSIT      ;
; clk_in           ; FP_DEPOSIT   ; 4.123  ; 4.123  ; Rise       ; FP_DEPOSIT      ;
; not_reset        ; FP_DEPOSIT   ; 3.731  ; 3.731  ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE       ; FP_EXAMINE   ; 3.370  ; 3.370  ; Rise       ; FP_EXAMINE      ;
; clk_in           ; FP_EXAMINE   ; 4.642  ; 4.642  ; Rise       ; FP_EXAMINE      ;
; not_reset        ; FP_EXAMINE   ; 4.518  ; 4.518  ; Rise       ; FP_EXAMINE      ;
; FP_SR_INPUT[*]   ; clk_in       ; 16.729 ; 16.729 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[0]  ; clk_in       ; 12.042 ; 12.042 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[1]  ; clk_in       ; 9.039  ; 9.039  ; Rise       ; clk_in          ;
;  FP_SR_INPUT[2]  ; clk_in       ; 13.706 ; 13.706 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[3]  ; clk_in       ; 14.253 ; 14.253 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[4]  ; clk_in       ; 14.719 ; 14.719 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[5]  ; clk_in       ; 14.794 ; 14.794 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[6]  ; clk_in       ; 14.922 ; 14.922 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[7]  ; clk_in       ; 15.776 ; 15.776 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[8]  ; clk_in       ; 16.154 ; 16.154 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[9]  ; clk_in       ; 16.729 ; 16.729 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[10] ; clk_in       ; 16.452 ; 16.452 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[11] ; clk_in       ; 16.622 ; 16.622 ; Rise       ; clk_in          ;
; HRQ              ; clk_in       ; 3.500  ; 3.500  ; Rise       ; clk_in          ;
; START            ; clk_in       ; -0.161 ; -0.161 ; Rise       ; clk_in          ;
; STEP             ; clk_in       ; -0.224 ; -0.224 ; Rise       ; clk_in          ;
; clk_in           ; clk_in       ; 5.962  ; 5.962  ; Rise       ; clk_in          ;
; not_reset        ; clk_in       ; 6.486  ; 6.486  ; Rise       ; clk_in          ;
+------------------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+------------------+--------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD     ; FP_ADDR_LOAD ; -1.004 ; -1.004 ; Rise       ; FP_ADDR_LOAD    ;
; clk_in           ; FP_ADDR_LOAD ; -1.285 ; -1.285 ; Rise       ; FP_ADDR_LOAD    ;
; not_reset        ; FP_ADDR_LOAD ; -2.754 ; -2.754 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT       ; FP_DEPOSIT   ; -1.193 ; -1.193 ; Rise       ; FP_DEPOSIT      ;
; clk_in           ; FP_DEPOSIT   ; -1.237 ; -1.237 ; Rise       ; FP_DEPOSIT      ;
; not_reset        ; FP_DEPOSIT   ; -2.294 ; -2.294 ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE       ; FP_EXAMINE   ; -0.990 ; -0.990 ; Rise       ; FP_EXAMINE      ;
; clk_in           ; FP_EXAMINE   ; -1.255 ; -1.255 ; Rise       ; FP_EXAMINE      ;
; not_reset        ; FP_EXAMINE   ; -2.138 ; -2.138 ; Rise       ; FP_EXAMINE      ;
; FP_SR_INPUT[*]   ; clk_in       ; -1.713 ; -1.713 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[0]  ; clk_in       ; -6.165 ; -6.165 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[1]  ; clk_in       ; -1.713 ; -1.713 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[2]  ; clk_in       ; -6.965 ; -6.965 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[3]  ; clk_in       ; -7.492 ; -7.492 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[4]  ; clk_in       ; -7.599 ; -7.599 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[5]  ; clk_in       ; -7.740 ; -7.740 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[6]  ; clk_in       ; -7.162 ; -7.162 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[7]  ; clk_in       ; -8.388 ; -8.388 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[8]  ; clk_in       ; -8.931 ; -8.931 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[9]  ; clk_in       ; -8.474 ; -8.474 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[10] ; clk_in       ; -9.545 ; -9.545 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[11] ; clk_in       ; -7.227 ; -7.227 ; Rise       ; clk_in          ;
; HRQ              ; clk_in       ; -2.296 ; -2.296 ; Rise       ; clk_in          ;
; START            ; clk_in       ; 1.208  ; 1.208  ; Rise       ; clk_in          ;
; STEP             ; clk_in       ; 1.271  ; 1.271  ; Rise       ; clk_in          ;
; clk_in           ; clk_in       ; 1.151  ; 1.151  ; Rise       ; clk_in          ;
; not_reset        ; clk_in       ; 3.159  ; 3.159  ; Rise       ; clk_in          ;
+------------------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+---------------------+--------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+--------------+--------+--------+------------+-----------------+
; FP_DATA_OUTPUT[*]   ; FP_ADDR_LOAD ; 22.374 ; 22.374 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[0]  ; FP_ADDR_LOAD ; 22.374 ; 22.374 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[1]  ; FP_ADDR_LOAD ; 21.844 ; 21.844 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[2]  ; FP_ADDR_LOAD ; 20.894 ; 20.894 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[3]  ; FP_ADDR_LOAD ; 20.514 ; 20.514 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[4]  ; FP_ADDR_LOAD ; 21.035 ; 21.035 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[5]  ; FP_ADDR_LOAD ; 20.160 ; 20.160 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[6]  ; FP_ADDR_LOAD ; 19.559 ; 19.559 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[7]  ; FP_ADDR_LOAD ; 20.799 ; 20.799 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[8]  ; FP_ADDR_LOAD ; 18.547 ; 18.547 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[9]  ; FP_ADDR_LOAD ; 19.572 ; 19.572 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[10] ; FP_ADDR_LOAD ; 19.695 ; 19.695 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[11] ; FP_ADDR_LOAD ; 18.609 ; 18.609 ; Rise       ; FP_ADDR_LOAD    ;
; clk_out             ; FP_ADDR_LOAD ; 10.524 ; 10.524 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DATA_OUTPUT[*]   ; FP_DEPOSIT   ; 22.579 ; 22.579 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[0]  ; FP_DEPOSIT   ; 22.579 ; 22.579 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[1]  ; FP_DEPOSIT   ; 22.049 ; 22.049 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[2]  ; FP_DEPOSIT   ; 21.099 ; 21.099 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[3]  ; FP_DEPOSIT   ; 20.719 ; 20.719 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[4]  ; FP_DEPOSIT   ; 21.240 ; 21.240 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[5]  ; FP_DEPOSIT   ; 20.365 ; 20.365 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[6]  ; FP_DEPOSIT   ; 19.764 ; 19.764 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[7]  ; FP_DEPOSIT   ; 21.004 ; 21.004 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[8]  ; FP_DEPOSIT   ; 18.752 ; 18.752 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[9]  ; FP_DEPOSIT   ; 19.777 ; 19.777 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[10] ; FP_DEPOSIT   ; 19.900 ; 19.900 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[11] ; FP_DEPOSIT   ; 18.814 ; 18.814 ; Rise       ; FP_DEPOSIT      ;
; clk_out             ; FP_DEPOSIT   ; 10.729 ; 10.729 ; Rise       ; FP_DEPOSIT      ;
; FP_DATA_OUTPUT[*]   ; FP_EXAMINE   ; 22.246 ; 22.246 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[0]  ; FP_EXAMINE   ; 22.246 ; 22.246 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[1]  ; FP_EXAMINE   ; 21.716 ; 21.716 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[2]  ; FP_EXAMINE   ; 20.766 ; 20.766 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[3]  ; FP_EXAMINE   ; 20.386 ; 20.386 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[4]  ; FP_EXAMINE   ; 20.907 ; 20.907 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[5]  ; FP_EXAMINE   ; 20.032 ; 20.032 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[6]  ; FP_EXAMINE   ; 19.431 ; 19.431 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[7]  ; FP_EXAMINE   ; 20.671 ; 20.671 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[8]  ; FP_EXAMINE   ; 18.419 ; 18.419 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[9]  ; FP_EXAMINE   ; 19.444 ; 19.444 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[10] ; FP_EXAMINE   ; 19.567 ; 19.567 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[11] ; FP_EXAMINE   ; 18.481 ; 18.481 ; Rise       ; FP_EXAMINE      ;
; clk_out             ; FP_EXAMINE   ; 10.396 ; 10.396 ; Rise       ; FP_EXAMINE      ;
; FP_DATA_OUTPUT[*]   ; clk_in       ; 28.595 ; 28.595 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[0]  ; clk_in       ; 28.595 ; 28.595 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[1]  ; clk_in       ; 28.065 ; 28.065 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[2]  ; clk_in       ; 27.115 ; 27.115 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[3]  ; clk_in       ; 26.735 ; 26.735 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[4]  ; clk_in       ; 27.256 ; 27.256 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[5]  ; clk_in       ; 26.381 ; 26.381 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[6]  ; clk_in       ; 25.780 ; 25.780 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[7]  ; clk_in       ; 26.910 ; 26.910 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[8]  ; clk_in       ; 24.768 ; 24.768 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[9]  ; clk_in       ; 25.793 ; 25.793 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[10] ; clk_in       ; 25.916 ; 25.916 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[11] ; clk_in       ; 24.364 ; 24.364 ; Rise       ; clk_in          ;
; FP_PC_OUTPUT[*]     ; clk_in       ; 10.368 ; 10.368 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[0]    ; clk_in       ; 10.157 ; 10.157 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[1]    ; clk_in       ; 10.137 ; 10.137 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[2]    ; clk_in       ; 10.041 ; 10.041 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[3]    ; clk_in       ; 9.726  ; 9.726  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[4]    ; clk_in       ; 9.940  ; 9.940  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[5]    ; clk_in       ; 10.368 ; 10.368 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[6]    ; clk_in       ; 9.882  ; 9.882  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[7]    ; clk_in       ; 10.170 ; 10.170 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[8]    ; clk_in       ; 9.842  ; 9.842  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[9]    ; clk_in       ; 10.261 ; 10.261 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[10]   ; clk_in       ; 10.213 ; 10.213 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[11]   ; clk_in       ; 10.240 ; 10.240 ; Rise       ; clk_in          ;
; HLT_indicator       ; clk_in       ; 10.062 ; 10.062 ; Rise       ; clk_in          ;
; RUN_indicator       ; clk_in       ; 10.232 ; 10.232 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 11.962 ; 11.962 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 8.076  ; 8.076  ; Fall       ; clk_in          ;
+---------------------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                       ;
+---------------------+--------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+--------------+--------+--------+------------+-----------------+
; FP_DATA_OUTPUT[*]   ; FP_ADDR_LOAD ; 12.947 ; 12.947 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[0]  ; FP_ADDR_LOAD ; 14.286 ; 14.286 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[1]  ; FP_ADDR_LOAD ; 13.981 ; 13.981 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[2]  ; FP_ADDR_LOAD ; 12.947 ; 12.947 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[3]  ; FP_ADDR_LOAD ; 13.435 ; 13.435 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[4]  ; FP_ADDR_LOAD ; 14.420 ; 14.420 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[5]  ; FP_ADDR_LOAD ; 13.832 ; 13.832 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[6]  ; FP_ADDR_LOAD ; 13.253 ; 13.253 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[7]  ; FP_ADDR_LOAD ; 15.023 ; 15.023 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[8]  ; FP_ADDR_LOAD ; 13.123 ; 13.123 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[9]  ; FP_ADDR_LOAD ; 14.535 ; 14.535 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[10] ; FP_ADDR_LOAD ; 14.312 ; 14.312 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[11] ; FP_ADDR_LOAD ; 14.186 ; 14.186 ; Rise       ; FP_ADDR_LOAD    ;
; clk_out             ; FP_ADDR_LOAD ; 10.524 ; 10.524 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DATA_OUTPUT[*]   ; FP_DEPOSIT   ; 13.152 ; 13.152 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[0]  ; FP_DEPOSIT   ; 14.491 ; 14.491 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[1]  ; FP_DEPOSIT   ; 14.186 ; 14.186 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[2]  ; FP_DEPOSIT   ; 13.152 ; 13.152 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[3]  ; FP_DEPOSIT   ; 13.640 ; 13.640 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[4]  ; FP_DEPOSIT   ; 14.625 ; 14.625 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[5]  ; FP_DEPOSIT   ; 14.037 ; 14.037 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[6]  ; FP_DEPOSIT   ; 13.458 ; 13.458 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[7]  ; FP_DEPOSIT   ; 15.228 ; 15.228 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[8]  ; FP_DEPOSIT   ; 13.328 ; 13.328 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[9]  ; FP_DEPOSIT   ; 14.445 ; 14.445 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[10] ; FP_DEPOSIT   ; 14.517 ; 14.517 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[11] ; FP_DEPOSIT   ; 13.953 ; 13.953 ; Rise       ; FP_DEPOSIT      ;
; clk_out             ; FP_DEPOSIT   ; 10.729 ; 10.729 ; Rise       ; FP_DEPOSIT      ;
; FP_DATA_OUTPUT[*]   ; FP_EXAMINE   ; 12.819 ; 12.819 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[0]  ; FP_EXAMINE   ; 14.158 ; 14.158 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[1]  ; FP_EXAMINE   ; 13.853 ; 13.853 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[2]  ; FP_EXAMINE   ; 12.819 ; 12.819 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[3]  ; FP_EXAMINE   ; 13.307 ; 13.307 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[4]  ; FP_EXAMINE   ; 14.292 ; 14.292 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[5]  ; FP_EXAMINE   ; 13.704 ; 13.704 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[6]  ; FP_EXAMINE   ; 13.125 ; 13.125 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[7]  ; FP_EXAMINE   ; 14.895 ; 14.895 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[8]  ; FP_EXAMINE   ; 12.995 ; 12.995 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[9]  ; FP_EXAMINE   ; 14.290 ; 14.290 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[10] ; FP_EXAMINE   ; 14.184 ; 14.184 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[11] ; FP_EXAMINE   ; 13.798 ; 13.798 ; Rise       ; FP_EXAMINE      ;
; clk_out             ; FP_EXAMINE   ; 10.396 ; 10.396 ; Rise       ; FP_EXAMINE      ;
; FP_DATA_OUTPUT[*]   ; clk_in       ; 10.853 ; 10.853 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[0]  ; clk_in       ; 12.954 ; 12.954 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[1]  ; clk_in       ; 11.673 ; 11.673 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[2]  ; clk_in       ; 12.206 ; 12.206 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[3]  ; clk_in       ; 11.826 ; 11.826 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[4]  ; clk_in       ; 13.047 ; 13.047 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[5]  ; clk_in       ; 11.199 ; 11.199 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[6]  ; clk_in       ; 10.853 ; 10.853 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[7]  ; clk_in       ; 12.915 ; 12.915 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[8]  ; clk_in       ; 11.335 ; 11.335 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[9]  ; clk_in       ; 11.050 ; 11.050 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[10] ; clk_in       ; 12.519 ; 12.519 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[11] ; clk_in       ; 12.786 ; 12.786 ; Rise       ; clk_in          ;
; FP_PC_OUTPUT[*]     ; clk_in       ; 9.726  ; 9.726  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[0]    ; clk_in       ; 10.157 ; 10.157 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[1]    ; clk_in       ; 10.137 ; 10.137 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[2]    ; clk_in       ; 10.041 ; 10.041 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[3]    ; clk_in       ; 9.726  ; 9.726  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[4]    ; clk_in       ; 9.940  ; 9.940  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[5]    ; clk_in       ; 10.368 ; 10.368 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[6]    ; clk_in       ; 9.882  ; 9.882  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[7]    ; clk_in       ; 10.170 ; 10.170 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[8]    ; clk_in       ; 9.842  ; 9.842  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[9]    ; clk_in       ; 10.261 ; 10.261 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[10]   ; clk_in       ; 10.213 ; 10.213 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[11]   ; clk_in       ; 10.240 ; 10.240 ; Rise       ; clk_in          ;
; HLT_indicator       ; clk_in       ; 10.062 ; 10.062 ; Rise       ; clk_in          ;
; RUN_indicator       ; clk_in       ; 10.232 ; 10.232 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 8.076  ; 8.076  ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 8.076  ; 8.076  ; Fall       ; clk_in          ;
+---------------------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Propagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[0]  ; 9.253  ; 8.974  ; 8.974  ; 9.253  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[1]  ; 10.996 ; 10.422 ; 10.422 ; 10.996 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[2]  ; 10.074 ; 9.831  ; 9.831  ; 10.074 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[3]  ; 10.239 ; 10.382 ; 10.382 ; 10.239 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[4]  ; 9.069  ; 9.391  ; 9.391  ; 9.069  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[5]  ; 9.819  ; 9.634  ; 9.634  ; 9.819  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[6]  ; 9.540  ; 9.352  ; 9.352  ; 9.540  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[7]  ; 9.555  ; 9.517  ; 9.517  ; 9.555  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[8]  ; 10.370 ; 9.981  ; 9.981  ; 10.370 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[9]  ; 10.121 ; 9.150  ; 9.150  ; 10.121 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[10] ; 9.532  ; 9.501  ; 9.501  ; 9.532  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[11] ; 9.240  ; 9.206  ; 9.206  ; 9.240  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[0]  ; 8.789  ; 8.998  ; 8.998  ; 8.789  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[1]  ; 10.237 ; 10.741 ; 10.741 ; 10.237 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[2]  ; 9.633  ; 9.819  ; 9.819  ; 9.633  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[3]  ; 10.197 ; 9.984  ; 9.984  ; 10.197 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[4]  ; 9.206  ; 8.814  ; 8.814  ; 9.206  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[5]  ; 9.449  ; 9.564  ; 9.564  ; 9.449  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[6]  ; 9.167  ; 9.285  ; 9.285  ; 9.167  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[7]  ; 9.332  ; 9.300  ; 9.300  ; 9.332  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[8]  ; 9.796  ; 10.115 ; 10.115 ; 9.796  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[9]  ; 8.965  ; 9.866  ; 9.866  ; 8.965  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[10] ; 9.316  ; 9.277  ; 9.277  ; 9.316  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[11] ; 9.021  ; 8.985  ; 8.985  ; 9.021  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[0]  ; 7.604  ; 8.826  ; 8.826  ; 7.604  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[1]  ; 8.836  ; 10.569 ; 10.569 ; 8.836  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[2]  ; 9.506  ; 9.647  ; 9.647  ; 9.506  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[3]  ; 8.620  ; 10.016 ; 10.016 ; 8.620  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[4]  ; 7.753  ; 9.025  ; 9.025  ; 7.753  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[5]  ; 8.956  ; 9.392  ; 9.392  ; 8.956  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[6]  ; 8.672  ; 9.113  ; 9.113  ; 8.672  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[7]  ; 7.878  ; 9.151  ; 9.151  ; 7.878  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[8]  ; 8.943  ; 9.943  ; 9.943  ; 8.943  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[9]  ; 8.675  ; 9.694  ; 9.694  ; 8.675  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[10] ; 7.884  ; 9.135  ; 9.135  ; 7.884  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[11] ; 7.592  ; 8.840  ; 8.840  ; 7.592  ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[0]  ; 19.217 ; 19.217 ; 19.217 ; 19.217 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[1]  ; 18.255 ; 18.255 ; 18.255 ; 18.255 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[0]  ; 14.857 ; 14.857 ; 14.857 ; 14.857 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[1]  ; 14.466 ; 14.466 ; 14.466 ; 14.466 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[2]  ; 13.516 ; 13.516 ; 13.516 ; 13.516 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[0]  ; 19.574 ; 19.574 ; 19.574 ; 19.574 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[1]  ; 19.183 ; 19.183 ; 19.183 ; 19.183 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[2]  ; 18.183 ; 18.183 ; 18.183 ; 18.183 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[3]  ; 17.644 ; 17.644 ; 17.644 ; 17.644 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[0]  ; 20.210 ; 20.210 ; 20.210 ; 20.210 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[1]  ; 19.680 ; 19.680 ; 19.680 ; 19.680 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[2]  ; 18.730 ; 18.730 ; 18.730 ; 18.730 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[3]  ; 18.448 ; 18.448 ; 18.448 ; 18.448 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[4]  ; 18.839 ; 18.839 ; 18.839 ; 18.839 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[0]  ; 20.676 ; 20.676 ; 20.676 ; 20.676 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[1]  ; 20.146 ; 20.146 ; 20.146 ; 20.146 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[2]  ; 19.196 ; 19.196 ; 19.196 ; 19.196 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[3]  ; 18.816 ; 18.816 ; 18.816 ; 18.816 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[4]  ; 19.207 ; 19.207 ; 19.207 ; 19.207 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[5]  ; 17.965 ; 17.965 ; 17.965 ; 17.965 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[0]  ; 20.751 ; 20.751 ; 20.751 ; 20.751 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[1]  ; 20.221 ; 20.221 ; 20.221 ; 20.221 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[2]  ; 19.271 ; 19.271 ; 19.271 ; 19.271 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[3]  ; 18.891 ; 18.891 ; 18.891 ; 18.891 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[4]  ; 19.282 ; 19.282 ; 19.282 ; 19.282 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[5]  ; 18.202 ; 18.202 ; 18.202 ; 18.202 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[6]  ; 17.601 ; 17.601 ; 17.601 ; 17.601 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[0]  ; 20.640 ; 20.640 ; 20.640 ; 20.640 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[1]  ; 20.145 ; 20.145 ; 20.145 ; 20.145 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[2]  ; 19.160 ; 19.160 ; 19.160 ; 19.160 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[3]  ; 18.780 ; 18.780 ; 18.780 ; 18.780 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[4]  ; 19.552 ; 19.552 ; 19.552 ; 19.552 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[5]  ; 18.677 ; 18.677 ; 18.677 ; 18.677 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[6]  ; 18.076 ; 18.076 ; 18.076 ; 18.076 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[7]  ; 18.573 ; 18.573 ; 18.573 ; 18.573 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[0]  ; 21.733 ; 21.733 ; 21.733 ; 21.733 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[1]  ; 21.203 ; 21.203 ; 21.203 ; 21.203 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[2]  ; 20.253 ; 20.253 ; 20.253 ; 20.253 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[3]  ; 19.873 ; 19.873 ; 19.873 ; 19.873 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[4]  ; 20.394 ; 20.394 ; 20.394 ; 20.394 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[5]  ; 19.519 ; 19.519 ; 19.519 ; 19.519 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[6]  ; 18.918 ; 18.918 ; 18.918 ; 18.918 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[7]  ; 20.040 ; 20.040 ; 20.040 ; 20.040 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[8]  ; 17.637 ; 17.637 ; 17.637 ; 17.637 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[0]  ; 22.111 ; 22.111 ; 22.111 ; 22.111 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[1]  ; 21.581 ; 21.581 ; 21.581 ; 21.581 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[2]  ; 20.631 ; 20.631 ; 20.631 ; 20.631 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[3]  ; 20.251 ; 20.251 ; 20.251 ; 20.251 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[4]  ; 20.772 ; 20.772 ; 20.772 ; 20.772 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[5]  ; 19.897 ; 19.897 ; 19.897 ; 19.897 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[6]  ; 19.296 ; 19.296 ; 19.296 ; 19.296 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[7]  ; 20.418 ; 20.418 ; 20.418 ; 20.418 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[8]  ; 17.938 ; 17.938 ; 17.938 ; 17.938 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[9]  ; 18.401 ; 18.401 ; 18.401 ; 18.401 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[0]  ; 22.686 ; 22.686 ; 22.686 ; 22.686 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[1]  ; 22.156 ; 22.156 ; 22.156 ; 22.156 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[2]  ; 21.206 ; 21.206 ; 21.206 ; 21.206 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[3]  ; 20.826 ; 20.826 ; 20.826 ; 20.826 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[4]  ; 21.347 ; 21.347 ; 21.347 ; 21.347 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[5]  ; 20.472 ; 20.472 ; 20.472 ; 20.472 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[6]  ; 19.871 ; 19.871 ; 19.871 ; 19.871 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[7]  ; 20.993 ; 20.993 ; 20.993 ; 20.993 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[8]  ; 18.524 ; 18.524 ; 18.524 ; 18.524 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[9]  ; 19.325 ; 19.325 ; 19.325 ; 19.325 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[10] ; 19.448 ; 19.448 ; 19.448 ; 19.448 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[0]  ; 22.409 ; 22.409 ; 22.409 ; 22.409 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[1]  ; 21.879 ; 21.879 ; 21.879 ; 21.879 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[2]  ; 20.929 ; 20.929 ; 20.929 ; 20.929 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[3]  ; 20.549 ; 20.549 ; 20.549 ; 20.549 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[4]  ; 21.070 ; 21.070 ; 21.070 ; 21.070 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[5]  ; 20.195 ; 20.195 ; 20.195 ; 20.195 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[6]  ; 19.594 ; 19.594 ; 19.594 ; 19.594 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[7]  ; 20.818 ; 20.818 ; 20.818 ; 20.818 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[8]  ; 18.629 ; 18.629 ; 18.629 ; 18.629 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[9]  ; 19.654 ; 19.654 ; 19.654 ; 19.654 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[10] ; 19.777 ; 19.777 ; 19.777 ; 19.777 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[11] ; 17.785 ; 17.785 ; 17.785 ; 17.785 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[0]  ; 22.579 ; 22.579 ; 22.579 ; 22.579 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[1]  ; 22.049 ; 22.049 ; 22.049 ; 22.049 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[2]  ; 21.099 ; 21.099 ; 21.099 ; 21.099 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[3]  ; 20.719 ; 20.719 ; 20.719 ; 20.719 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[4]  ; 21.240 ; 21.240 ; 21.240 ; 21.240 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[5]  ; 20.365 ; 20.365 ; 20.365 ; 20.365 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[6]  ; 19.764 ; 19.764 ; 19.764 ; 19.764 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[7]  ; 20.941 ; 20.941 ; 20.941 ; 20.941 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[8]  ; 18.799 ; 18.799 ; 18.799 ; 18.799 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[9]  ; 19.824 ; 19.824 ; 19.824 ; 19.824 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[10] ; 19.947 ; 19.947 ; 19.947 ; 19.947 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[11] ; 18.395 ; 18.395 ; 18.395 ; 18.395 ;
+-------------------+--------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------------+
; Minimum Propagation Delay                                                  ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[0]  ; 9.253  ; 7.929  ; 7.929  ; 9.253  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[1]  ; 10.996 ; 9.161  ; 9.161  ; 10.996 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[2]  ; 10.074 ; 9.818  ; 9.818  ; 10.074 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[3]  ; 10.239 ; 8.945  ; 8.945  ; 10.239 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[4]  ; 9.069  ; 8.078  ; 8.078  ; 9.069  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[5]  ; 9.819  ; 9.281  ; 9.281  ; 9.819  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[6]  ; 9.540  ; 8.997  ; 8.997  ; 9.540  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[7]  ; 9.555  ; 8.203  ; 8.203  ; 9.555  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[8]  ; 10.370 ; 9.268  ; 9.268  ; 10.370 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[9]  ; 10.121 ; 9.000  ; 9.000  ; 10.121 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[10] ; 9.532  ; 8.209  ; 8.209  ; 9.532  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[11] ; 9.240  ; 7.917  ; 7.917  ; 9.240  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[0]  ; 8.789  ; 7.780  ; 7.780  ; 8.789  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[1]  ; 10.237 ; 9.012  ; 9.012  ; 10.237 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[2]  ; 9.633  ; 9.682  ; 9.682  ; 9.633  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[3]  ; 10.197 ; 8.796  ; 8.796  ; 10.197 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[4]  ; 9.206  ; 7.929  ; 7.929  ; 9.206  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[5]  ; 9.449  ; 9.132  ; 9.132  ; 9.449  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[6]  ; 9.167  ; 8.848  ; 8.848  ; 9.167  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[7]  ; 9.332  ; 8.054  ; 8.054  ; 9.332  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[8]  ; 9.796  ; 9.119  ; 9.119  ; 9.796  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[9]  ; 8.965  ; 8.851  ; 8.851  ; 8.965  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[10] ; 9.316  ; 8.060  ; 8.060  ; 9.316  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[11] ; 9.021  ; 7.768  ; 7.768  ; 9.021  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[0]  ; 7.604  ; 8.608  ; 8.608  ; 7.604  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[1]  ; 8.836  ; 10.056 ; 10.056 ; 8.836  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[2]  ; 9.506  ; 9.452  ; 9.452  ; 9.506  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[3]  ; 8.620  ; 9.812  ; 9.812  ; 8.620  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[4]  ; 7.753  ; 8.642  ; 8.642  ; 7.753  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[5]  ; 8.956  ; 9.268  ; 9.268  ; 8.956  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[6]  ; 8.672  ; 8.986  ; 8.986  ; 8.672  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[7]  ; 7.878  ; 9.128  ; 9.128  ; 7.878  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[8]  ; 8.943  ; 9.615  ; 9.615  ; 8.943  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[9]  ; 8.675  ; 8.784  ; 8.784  ; 8.675  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[10] ; 7.884  ; 9.105  ; 9.105  ; 7.884  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[11] ; 7.592  ; 8.813  ; 8.813  ; 7.592  ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[0]  ; 17.353 ; 17.353 ; 17.353 ; 17.353 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[1]  ; 16.391 ; 16.391 ; 16.391 ; 16.391 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[0]  ; 12.901 ; 12.901 ; 12.901 ; 12.901 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[1]  ; 12.958 ; 12.958 ; 12.958 ; 12.958 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[2]  ; 12.109 ; 12.109 ; 12.109 ; 12.109 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[0]  ; 18.153 ; 18.153 ; 18.153 ; 18.153 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[1]  ; 17.117 ; 17.117 ; 17.117 ; 17.117 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[2]  ; 16.702 ; 16.702 ; 16.702 ; 16.702 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[3]  ; 16.506 ; 16.506 ; 16.506 ; 16.506 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[0]  ; 18.932 ; 18.932 ; 18.932 ; 18.932 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[1]  ; 18.264 ; 18.264 ; 18.264 ; 18.264 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[2]  ; 16.558 ; 16.558 ; 16.558 ; 16.558 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[3]  ; 16.630 ; 16.630 ; 16.630 ; 16.630 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[4]  ; 18.044 ; 18.044 ; 18.044 ; 18.044 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[0]  ; 19.212 ; 19.212 ; 19.212 ; 19.212 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[1]  ; 18.192 ; 18.192 ; 18.192 ; 18.192 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[2]  ; 17.084 ; 17.084 ; 17.084 ; 17.084 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[3]  ; 16.737 ; 16.737 ; 16.737 ; 16.737 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[4]  ; 17.921 ; 17.921 ; 17.921 ; 17.921 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[5]  ; 17.177 ; 17.177 ; 17.177 ; 17.177 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[0]  ; 19.230 ; 19.230 ; 19.230 ; 19.230 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[1]  ; 18.210 ; 18.210 ; 18.210 ; 18.210 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[2]  ; 17.272 ; 17.272 ; 17.272 ; 17.272 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[3]  ; 16.878 ; 16.878 ; 16.878 ; 16.878 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[4]  ; 18.165 ; 18.165 ; 18.165 ; 18.165 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[5]  ; 17.318 ; 17.318 ; 17.318 ; 17.318 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[6]  ; 17.034 ; 17.034 ; 17.034 ; 17.034 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[0]  ; 18.647 ; 18.647 ; 18.647 ; 18.647 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[1]  ; 17.627 ; 17.627 ; 17.627 ; 17.627 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[2]  ; 16.766 ; 16.766 ; 16.766 ; 16.766 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[3]  ; 16.300 ; 16.300 ; 16.300 ; 16.300 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[4]  ; 17.780 ; 17.780 ; 17.780 ; 17.780 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[5]  ; 16.740 ; 16.740 ; 16.740 ; 16.740 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[6]  ; 16.473 ; 16.473 ; 16.473 ; 16.473 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[7]  ; 17.837 ; 17.837 ; 17.837 ; 17.837 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[0]  ; 19.706 ; 19.706 ; 19.706 ; 19.706 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[1]  ; 18.686 ; 18.686 ; 18.686 ; 18.686 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[2]  ; 17.632 ; 17.632 ; 17.632 ; 17.632 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[3]  ; 17.526 ; 17.526 ; 17.526 ; 17.526 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[4]  ; 18.615 ; 18.615 ; 18.615 ; 18.615 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[5]  ; 17.884 ; 17.884 ; 17.884 ; 17.884 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[6]  ; 17.123 ; 17.123 ; 17.123 ; 17.123 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[7]  ; 17.921 ; 17.921 ; 17.921 ; 17.921 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[8]  ; 16.506 ; 16.506 ; 16.506 ; 16.506 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[0]  ; 20.249 ; 20.249 ; 20.249 ; 20.249 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[1]  ; 19.229 ; 19.229 ; 19.229 ; 19.229 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[2]  ; 18.175 ; 18.175 ; 18.175 ; 18.175 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[3]  ; 18.069 ; 18.069 ; 18.069 ; 18.069 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[4]  ; 19.158 ; 19.158 ; 19.158 ; 19.158 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[5]  ; 18.427 ; 18.427 ; 18.427 ; 18.427 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[6]  ; 17.638 ; 17.638 ; 17.638 ; 17.638 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[7]  ; 18.256 ; 18.256 ; 18.256 ; 18.256 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[8]  ; 16.834 ; 16.834 ; 16.834 ; 16.834 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[9]  ; 17.739 ; 17.739 ; 17.739 ; 17.739 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[0]  ; 19.792 ; 19.792 ; 19.792 ; 19.792 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[1]  ; 18.772 ; 18.772 ; 18.772 ; 18.772 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[2]  ; 17.718 ; 17.718 ; 17.718 ; 17.718 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[3]  ; 17.612 ; 17.612 ; 17.612 ; 17.612 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[4]  ; 18.701 ; 18.701 ; 18.701 ; 18.701 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[5]  ; 17.970 ; 17.970 ; 17.970 ; 17.970 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[6]  ; 17.181 ; 17.181 ; 17.181 ; 17.181 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[7]  ; 17.979 ; 17.979 ; 17.979 ; 17.979 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[8]  ; 16.564 ; 16.564 ; 16.564 ; 16.564 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[9]  ; 17.586 ; 17.586 ; 17.586 ; 17.586 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[10] ; 18.184 ; 18.184 ; 18.184 ; 18.184 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[0]  ; 20.891 ; 20.891 ; 20.891 ; 20.891 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[1]  ; 19.871 ; 19.871 ; 19.871 ; 19.871 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[2]  ; 18.817 ; 18.817 ; 18.817 ; 18.817 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[3]  ; 18.711 ; 18.711 ; 18.711 ; 18.711 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[4]  ; 19.800 ; 19.800 ; 19.800 ; 19.800 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[5]  ; 19.069 ; 19.069 ; 19.069 ; 19.069 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[6]  ; 18.280 ; 18.280 ; 18.280 ; 18.280 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[7]  ; 19.061 ; 19.061 ; 19.061 ; 19.061 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[8]  ; 17.414 ; 17.414 ; 17.414 ; 17.414 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[9]  ; 17.543 ; 17.543 ; 17.543 ; 17.543 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[10] ; 17.681 ; 17.681 ; 17.681 ; 17.681 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[11] ; 17.051 ; 17.051 ; 17.051 ; 17.051 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[0]  ; 20.505 ; 20.505 ; 20.505 ; 20.505 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[1]  ; 19.485 ; 19.485 ; 19.485 ; 19.485 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[2]  ; 18.431 ; 18.431 ; 18.431 ; 18.431 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[3]  ; 18.325 ; 18.325 ; 18.325 ; 18.325 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[4]  ; 19.414 ; 19.414 ; 19.414 ; 19.414 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[5]  ; 18.683 ; 18.683 ; 18.683 ; 18.683 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[6]  ; 17.894 ; 17.894 ; 17.894 ; 17.894 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[7]  ; 18.675 ; 18.675 ; 18.675 ; 18.675 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[8]  ; 17.028 ; 17.028 ; 17.028 ; 17.028 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[9]  ; 17.401 ; 17.401 ; 17.401 ; 17.401 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[10] ; 17.539 ; 17.539 ; 17.539 ; 17.539 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[11] ; 16.909 ; 16.909 ; 16.909 ; 16.909 ;
+-------------------+--------------------+--------+--------+--------+--------+


+---------------------------------------+
; Fast Model Setup Summary              ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; clk_in       ; -7.642 ; -712.638      ;
; FP_EXAMINE   ; -2.708 ; -2.708        ;
; FP_DEPOSIT   ; -2.541 ; -2.541        ;
; FP_ADDR_LOAD ; -2.426 ; -2.426        ;
+--------------+--------+---------------+


+---------------------------------------+
; Fast Model Hold Summary               ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; clk_in       ; -0.680 ; -20.020       ;
; FP_EXAMINE   ; 0.322  ; 0.000         ;
; FP_ADDR_LOAD ; 0.330  ; 0.000         ;
; FP_DEPOSIT   ; 0.401  ; 0.000         ;
+--------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------------+--------+----------------+
; Clock        ; Slack  ; End Point TNS  ;
+--------------+--------+----------------+
; clk_in       ; -2.000 ; -721.222       ;
; FP_ADDR_LOAD ; -1.222 ; -1.222         ;
; FP_DEPOSIT   ; -1.222 ; -1.222         ;
; FP_EXAMINE   ; -1.222 ; -1.222         ;
+--------------+--------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_in'                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg         ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.152     ; 7.563      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg0   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.152     ; 7.563      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg1   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.152     ; 7.563      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg2   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.152     ; 7.563      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg3   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.152     ; 7.563      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg4   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.152     ; 7.563      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg5   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.152     ; 7.563      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg6   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.152     ; 7.563      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg7   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.152     ; 7.563      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg8   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.152     ; 7.563      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg9   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.152     ; 7.563      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg10  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.152     ; 7.563      ;
; -7.642 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg11  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.152     ; 7.563      ;
; -7.610 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.161     ; 7.522      ;
; -7.610 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.161     ; 7.522      ;
; -7.610 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.161     ; 7.522      ;
; -7.610 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.161     ; 7.522      ;
; -7.610 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.161     ; 7.522      ;
; -7.610 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.161     ; 7.522      ;
; -7.610 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.161     ; 7.522      ;
; -7.610 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.161     ; 7.522      ;
; -7.610 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.161     ; 7.522      ;
; -7.610 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.161     ; 7.522      ;
; -7.610 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.161     ; 7.522      ;
; -7.610 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.161     ; 7.522      ;
; -7.610 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.161     ; 7.522      ;
; -7.477 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg         ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.159     ; 7.391      ;
; -7.477 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg0   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.159     ; 7.391      ;
; -7.477 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg1   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.159     ; 7.391      ;
; -7.477 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg2   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.159     ; 7.391      ;
; -7.477 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg3   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.159     ; 7.391      ;
; -7.477 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg4   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.159     ; 7.391      ;
; -7.477 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg5   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.159     ; 7.391      ;
; -7.477 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg6   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.159     ; 7.391      ;
; -7.477 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg7   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.159     ; 7.391      ;
; -7.477 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg8   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.159     ; 7.391      ;
; -7.477 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg9   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.159     ; 7.391      ;
; -7.477 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg10  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.159     ; 7.391      ;
; -7.477 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg11  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.159     ; 7.391      ;
; -7.450 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_we_reg         ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.145     ; 7.378      ;
; -7.450 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg0   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.145     ; 7.378      ;
; -7.450 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg1   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.145     ; 7.378      ;
; -7.450 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg2   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.145     ; 7.378      ;
; -7.450 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg3   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.145     ; 7.378      ;
; -7.450 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg4   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.145     ; 7.378      ;
; -7.450 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg5   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.145     ; 7.378      ;
; -7.450 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg6   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.145     ; 7.378      ;
; -7.450 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg7   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.145     ; 7.378      ;
; -7.450 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg8   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.145     ; 7.378      ;
; -7.450 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg9   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.145     ; 7.378      ;
; -7.450 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg10  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.145     ; 7.378      ;
; -7.450 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg11  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.145     ; 7.378      ;
; -7.434 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg         ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.178     ; 7.511      ;
; -7.434 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg0   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.178     ; 7.511      ;
; -7.434 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg1   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.178     ; 7.511      ;
; -7.434 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg2   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.178     ; 7.511      ;
; -7.434 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg3   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.178     ; 7.511      ;
; -7.434 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg4   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.178     ; 7.511      ;
; -7.434 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg5   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.178     ; 7.511      ;
; -7.434 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg6   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.178     ; 7.511      ;
; -7.434 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg7   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.178     ; 7.511      ;
; -7.434 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg8   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.178     ; 7.511      ;
; -7.434 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg9   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.178     ; 7.511      ;
; -7.434 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg10  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.178     ; 7.511      ;
; -7.434 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg11  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.178     ; 7.511      ;
; -7.415 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_we_reg         ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.165     ; 7.323      ;
; -7.415 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg0   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.165     ; 7.323      ;
; -7.415 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg1   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.165     ; 7.323      ;
; -7.415 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg2   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.165     ; 7.323      ;
; -7.415 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg3   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.165     ; 7.323      ;
; -7.415 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg4   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.165     ; 7.323      ;
; -7.415 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg5   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.165     ; 7.323      ;
; -7.415 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg6   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.165     ; 7.323      ;
; -7.415 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg7   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.165     ; 7.323      ;
; -7.415 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg8   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.165     ; 7.323      ;
; -7.415 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg9   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.165     ; 7.323      ;
; -7.415 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg10  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.165     ; 7.323      ;
; -7.415 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg11  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.165     ; 7.323      ;
; -7.402 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.187     ; 7.470      ;
; -7.402 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.187     ; 7.470      ;
; -7.402 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.187     ; 7.470      ;
; -7.402 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.187     ; 7.470      ;
; -7.402 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.187     ; 7.470      ;
; -7.402 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.187     ; 7.470      ;
; -7.402 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.187     ; 7.470      ;
; -7.402 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.187     ; 7.470      ;
; -7.402 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.187     ; 7.470      ;
; -7.402 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.187     ; 7.470      ;
; -7.402 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.187     ; 7.470      ;
; -7.402 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.187     ; 7.470      ;
; -7.402 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.187     ; 7.470      ;
; -7.269 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg         ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.339      ;
; -7.269 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg0   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.339      ;
; -7.269 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg1   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.339      ;
; -7.269 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg2   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.339      ;
; -7.269 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg3   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.339      ;
; -7.269 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg4   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.339      ;
; -7.269 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg5   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.339      ;
; -7.269 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg6   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.339      ;
; -7.269 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg7   ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.339      ;
+--------+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FP_EXAMINE'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.708 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -1.684     ; 1.251      ;
; -2.614 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -1.683     ; 1.158      ;
; -2.174 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.338     ; 2.063      ;
; -2.159 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.342     ; 2.044      ;
; -2.061 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.341     ; 1.947      ;
; -1.940 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.926     ; 1.241      ;
; -1.770 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.123     ; 1.874      ;
; -1.709 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.127     ; 1.809      ;
; -1.655 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.128     ; 1.754      ;
; -1.573 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_EXAMINE  ; 1.000        ; -0.011     ; 1.789      ;
; -1.552 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.571     ; 1.208      ;
; -1.507 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_EXAMINE  ; 1.000        ; 0.016      ; 1.750      ;
; -1.453 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 1.000        ; 0.000      ; 1.680      ;
; -1.089 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.500        ; 1.171      ; 1.987      ;
; -0.955 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; 0.150      ; 1.332      ;
; -0.595 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.500        ; 1.171      ; 1.493      ;
; -0.589 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; 1.171      ; 1.987      ;
; -0.095 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 1.000        ; 1.171      ; 1.493      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FP_DEPOSIT'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.541 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -1.673     ; 1.406      ;
; -2.447 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -1.672     ; 1.313      ;
; -2.007 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.327     ; 2.218      ;
; -1.992 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.331     ; 2.199      ;
; -1.894 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.330     ; 2.102      ;
; -1.773 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.915     ; 1.396      ;
; -1.603 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.112     ; 2.029      ;
; -1.542 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.116     ; 1.964      ;
; -1.488 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.117     ; 1.909      ;
; -1.406 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 1.000        ; 0.000      ; 1.944      ;
; -1.385 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.560     ; 1.363      ;
; -1.340 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_DEPOSIT  ; 1.000        ; 0.027      ; 1.905      ;
; -1.286 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_DEPOSIT  ; 1.000        ; 0.011      ; 1.835      ;
; -0.922 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.500        ; 1.182      ; 2.142      ;
; -0.788 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; 0.161      ; 1.487      ;
; -0.422 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; 1.182      ; 2.142      ;
; -0.363 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.500        ; 1.182      ; 1.583      ;
; 0.137  ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 1.000        ; 1.182      ; 1.583      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FP_ADDR_LOAD'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -2.426 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -1.700     ; 1.257      ;
; -2.332 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -1.699     ; 1.164      ;
; -1.892 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.354     ; 2.069      ;
; -1.877 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.358     ; 2.050      ;
; -1.779 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.357     ; 1.953      ;
; -1.658 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.942     ; 1.247      ;
; -1.488 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.139     ; 1.880      ;
; -1.427 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.143     ; 1.815      ;
; -1.373 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.144     ; 1.760      ;
; -1.291 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_ADDR_LOAD ; 1.000        ; -0.027     ; 1.795      ;
; -1.270 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.587     ; 1.214      ;
; -1.225 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 1.000        ; 0.000      ; 1.756      ;
; -1.171 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_ADDR_LOAD ; 1.000        ; -0.016     ; 1.686      ;
; -0.807 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.500        ; 1.155      ; 1.993      ;
; -0.673 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; 0.134      ; 1.338      ;
; -0.307 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; 1.155      ; 1.993      ;
; -0.299 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.500        ; 1.155      ; 1.485      ;
; 0.201  ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 1.000        ; 1.155      ; 1.485      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.680 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg                                                                                   ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.385      ; 0.840      ;
; -0.660 ; clk_in                                                                                                                                                                ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 2.855      ; 2.195      ;
; -0.565 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg                                                                                   ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.389      ; 0.959      ;
; -0.560 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 0.968      ;
; -0.547 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.373      ; 0.961      ;
; -0.533 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 0.995      ;
; -0.532 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.387      ; 0.990      ;
; -0.522 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.373      ; 0.986      ;
; -0.411 ; clk_in                                                                                                                                                                ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.460      ; 2.049      ;
; -0.390 ; clk_in                                                                                                                                                                ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.457      ; 2.067      ;
; -0.352 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.381      ; 1.164      ;
; -0.328 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.370      ; 1.177      ;
; -0.315 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.380      ; 1.200      ;
; -0.309 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.366      ; 1.192      ;
; -0.294 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 1.834      ; 1.540      ;
; -0.253 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11                                                                            ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.385      ; 1.267      ;
; -0.253 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10                                                                            ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.385      ; 1.267      ;
; -0.253 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.385      ; 1.267      ;
; -0.253 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.385      ; 1.267      ;
; -0.253 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.385      ; 1.267      ;
; -0.253 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.385      ; 1.267      ;
; -0.253 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.385      ; 1.267      ;
; -0.253 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.385      ; 1.267      ;
; -0.253 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.385      ; 1.267      ;
; -0.253 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.385      ; 1.267      ;
; -0.253 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.385      ; 1.267      ;
; -0.253 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.385      ; 1.267      ;
; -0.253 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.384      ; 1.266      ;
; -0.242 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_we_reg                                                                                    ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.386      ; 1.279      ;
; -0.199 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11                                                                            ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.396      ; 1.332      ;
; -0.199 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10                                                                            ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.396      ; 1.332      ;
; -0.199 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.396      ; 1.332      ;
; -0.199 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.396      ; 1.332      ;
; -0.199 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.396      ; 1.332      ;
; -0.199 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.396      ; 1.332      ;
; -0.199 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.396      ; 1.332      ;
; -0.199 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.396      ; 1.332      ;
; -0.199 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.396      ; 1.332      ;
; -0.199 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.396      ; 1.332      ;
; -0.199 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.396      ; 1.332      ;
; -0.199 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0                                                                             ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.396      ; 1.332      ;
; -0.199 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0                                                                              ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.395      ; 1.331      ;
; -0.199 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg                                                                                   ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.396      ; 1.332      ;
; -0.160 ; clk_in                                                                                                                                                                ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; -0.500       ; 2.855      ; 2.195      ;
; -0.148 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clk_in       ; clk_in      ; 0.000        ; 0.754      ; 0.606      ;
; -0.143 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11                                                                            ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.389      ; 1.381      ;
; -0.143 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10                                                                            ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.389      ; 1.381      ;
; -0.143 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.389      ; 1.381      ;
; -0.143 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.389      ; 1.381      ;
; -0.143 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.389      ; 1.381      ;
; -0.143 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.389      ; 1.381      ;
; -0.143 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.389      ; 1.381      ;
; -0.143 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.389      ; 1.381      ;
; -0.143 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.389      ; 1.381      ;
; -0.143 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.389      ; 1.381      ;
; -0.143 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.389      ; 1.381      ;
; -0.143 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.389      ; 1.381      ;
; -0.143 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.388      ; 1.380      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg11                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.373      ; 1.378      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg10                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.373      ; 1.378      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg9                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.373      ; 1.378      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg8                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.373      ; 1.378      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg7                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.373      ; 1.378      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg6                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.373      ; 1.378      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg5                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.373      ; 1.378      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg4                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.373      ; 1.378      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg3                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.373      ; 1.378      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg2                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.373      ; 1.378      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg1                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.373      ; 1.378      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg0                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.373      ; 1.378      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_datain_reg0                                                                               ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.372      ; 1.377      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.398      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.398      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg9                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.398      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg8                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.398      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg7                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.398      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg6                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.398      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg5                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.398      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg4                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.398      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg3                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.398      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.398      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg1                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.398      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg0                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.398      ;
; -0.130 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_datain_reg0                                                                               ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.392      ; 1.397      ;
; -0.121 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                     ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 1.485      ; 1.364      ;
; -0.115 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg11                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.413      ;
; -0.115 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg10                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.413      ;
; -0.115 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg9                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.413      ;
; -0.115 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg8                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.413      ;
; -0.115 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg7                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.413      ;
; -0.115 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg6                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.413      ;
; -0.115 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg5                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.413      ;
; -0.115 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg4                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.413      ;
; -0.115 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg3                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.413      ;
; -0.115 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg2                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.413      ;
; -0.115 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg1                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.413      ;
; -0.115 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg0                                                                              ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.393      ; 1.413      ;
; -0.115 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_datain_reg0                                                                               ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.392      ; 1.412      ;
; -0.114 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg11                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.387      ; 1.408      ;
; -0.114 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg10                                                                             ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.387      ; 1.408      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FP_EXAMINE'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.322 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.000        ; 1.171      ; 1.493      ;
; 0.465 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; 1.171      ; 1.636      ;
; 0.600 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.000        ; 0.000      ; 0.600      ;
; 0.822 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; -0.500       ; 1.171      ; 1.493      ;
; 0.831 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; 0.150      ; 0.981      ;
; 0.965 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; -0.500       ; 1.171      ; 1.636      ;
; 1.266 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_EXAMINE  ; 0.000        ; 0.016      ; 1.282      ;
; 1.332 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_EXAMINE  ; 0.000        ; -0.011     ; 1.321      ;
; 1.360 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.341     ; 1.019      ;
; 1.395 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.128     ; 1.267      ;
; 1.395 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.127     ; 1.268      ;
; 1.410 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.342     ; 1.068      ;
; 1.488 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.338     ; 1.150      ;
; 1.537 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.571     ; 0.966      ;
; 1.783 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.123     ; 1.660      ;
; 1.816 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.926     ; 0.890      ;
; 2.561 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -1.684     ; 0.877      ;
; 2.591 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -1.683     ; 0.908      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FP_ADDR_LOAD'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.330 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.000        ; 1.155      ; 1.485      ;
; 0.451 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.000        ; 0.000      ; 0.451      ;
; 0.480 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; 1.155      ; 1.635      ;
; 0.830 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; -0.500       ; 1.155      ; 1.485      ;
; 0.846 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; 0.134      ; 0.980      ;
; 0.980 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; -0.500       ; 1.155      ; 1.635      ;
; 1.227 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_ADDR_LOAD ; 0.000        ; -0.016     ; 1.211      ;
; 1.347 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_ADDR_LOAD ; 0.000        ; -0.027     ; 1.320      ;
; 1.374 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.357     ; 1.017      ;
; 1.409 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.144     ; 1.265      ;
; 1.409 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.143     ; 1.266      ;
; 1.424 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.358     ; 1.066      ;
; 1.502 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.354     ; 1.148      ;
; 1.551 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.587     ; 0.964      ;
; 1.797 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.139     ; 1.658      ;
; 1.831 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.942     ; 0.889      ;
; 2.575 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -1.700     ; 0.875      ;
; 2.605 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -1.699     ; 0.906      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FP_DEPOSIT'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.000        ; 1.182      ; 1.583      ;
; 0.453 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; 1.182      ; 1.635      ;
; 0.519 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.000        ; 0.000      ; 0.519      ;
; 0.819 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; 0.161      ; 0.980      ;
; 0.901 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; -0.500       ; 1.182      ; 1.583      ;
; 0.953 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; -0.500       ; 1.182      ; 1.635      ;
; 1.200 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_DEPOSIT  ; 0.000        ; 0.011      ; 1.211      ;
; 1.254 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_DEPOSIT  ; 0.000        ; 0.027      ; 1.281      ;
; 1.347 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.330     ; 1.017      ;
; 1.382 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.117     ; 1.265      ;
; 1.382 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.116     ; 1.266      ;
; 1.397 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.331     ; 1.066      ;
; 1.475 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.327     ; 1.148      ;
; 1.524 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.560     ; 0.964      ;
; 1.770 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.112     ; 1.658      ;
; 1.804 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.915     ; 0.889      ;
; 2.548 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -1.673     ; 0.875      ;
; 2.578 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -1.672     ; 0.906      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_in'                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FP_ADDR_LOAD'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD                                                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD|combout                                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD|combout                                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FP_DEPOSIT'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT                                                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FP_EXAMINE'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; FP_EXAMINE ; Rise       ; FP_EXAMINE                                                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; FP_EXAMINE|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; FP_EXAMINE|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+------------------+--------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD     ; FP_ADDR_LOAD ; 0.799  ; 0.799  ; Rise       ; FP_ADDR_LOAD    ;
; clk_in           ; FP_ADDR_LOAD ; 1.307  ; 1.307  ; Rise       ; FP_ADDR_LOAD    ;
; not_reset        ; FP_ADDR_LOAD ; 1.391  ; 1.391  ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT       ; FP_DEPOSIT   ; 0.863  ; 0.863  ; Rise       ; FP_DEPOSIT      ;
; clk_in           ; FP_DEPOSIT   ; 1.422  ; 1.422  ; Rise       ; FP_DEPOSIT      ;
; not_reset        ; FP_DEPOSIT   ; 1.238  ; 1.238  ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE       ; FP_EXAMINE   ; 1.095  ; 1.095  ; Rise       ; FP_EXAMINE      ;
; clk_in           ; FP_EXAMINE   ; 1.589  ; 1.589  ; Rise       ; FP_EXAMINE      ;
; not_reset        ; FP_EXAMINE   ; 1.483  ; 1.483  ; Rise       ; FP_EXAMINE      ;
; FP_SR_INPUT[*]   ; clk_in       ; 6.394  ; 6.394  ; Rise       ; clk_in          ;
;  FP_SR_INPUT[0]  ; clk_in       ; 4.560  ; 4.560  ; Rise       ; clk_in          ;
;  FP_SR_INPUT[1]  ; clk_in       ; 2.792  ; 2.792  ; Rise       ; clk_in          ;
;  FP_SR_INPUT[2]  ; clk_in       ; 5.243  ; 5.243  ; Rise       ; clk_in          ;
;  FP_SR_INPUT[3]  ; clk_in       ; 5.441  ; 5.441  ; Rise       ; clk_in          ;
;  FP_SR_INPUT[4]  ; clk_in       ; 5.605  ; 5.605  ; Rise       ; clk_in          ;
;  FP_SR_INPUT[5]  ; clk_in       ; 5.627  ; 5.627  ; Rise       ; clk_in          ;
;  FP_SR_INPUT[6]  ; clk_in       ; 5.745  ; 5.745  ; Rise       ; clk_in          ;
;  FP_SR_INPUT[7]  ; clk_in       ; 6.055  ; 6.055  ; Rise       ; clk_in          ;
;  FP_SR_INPUT[8]  ; clk_in       ; 6.167  ; 6.167  ; Rise       ; clk_in          ;
;  FP_SR_INPUT[9]  ; clk_in       ; 6.394  ; 6.394  ; Rise       ; clk_in          ;
;  FP_SR_INPUT[10] ; clk_in       ; 6.256  ; 6.256  ; Rise       ; clk_in          ;
;  FP_SR_INPUT[11] ; clk_in       ; 6.312  ; 6.312  ; Rise       ; clk_in          ;
; HRQ              ; clk_in       ; 1.114  ; 1.114  ; Rise       ; clk_in          ;
; START            ; clk_in       ; -0.132 ; -0.132 ; Rise       ; clk_in          ;
; STEP             ; clk_in       ; -0.185 ; -0.185 ; Rise       ; clk_in          ;
; clk_in           ; clk_in       ; 1.924  ; 1.924  ; Rise       ; clk_in          ;
; not_reset        ; clk_in       ; 1.837  ; 1.837  ; Rise       ; clk_in          ;
+------------------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+------------------+--------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD     ; FP_ADDR_LOAD ; -0.330 ; -0.330 ; Rise       ; FP_ADDR_LOAD    ;
; clk_in           ; FP_ADDR_LOAD ; -0.480 ; -0.480 ; Rise       ; FP_ADDR_LOAD    ;
; not_reset        ; FP_ADDR_LOAD ; -0.922 ; -0.922 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT       ; FP_DEPOSIT   ; -0.401 ; -0.401 ; Rise       ; FP_DEPOSIT      ;
; clk_in           ; FP_DEPOSIT   ; -0.453 ; -0.453 ; Rise       ; FP_DEPOSIT      ;
; not_reset        ; FP_DEPOSIT   ; -0.776 ; -0.776 ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE       ; FP_EXAMINE   ; -0.322 ; -0.322 ; Rise       ; FP_EXAMINE      ;
; clk_in           ; FP_EXAMINE   ; -0.465 ; -0.465 ; Rise       ; FP_EXAMINE      ;
; not_reset        ; FP_EXAMINE   ; -0.710 ; -0.710 ; Rise       ; FP_EXAMINE      ;
; FP_SR_INPUT[*]   ; clk_in       ; -0.288 ; -0.288 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[0]  ; clk_in       ; -2.566 ; -2.566 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[1]  ; clk_in       ; -0.288 ; -0.288 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[2]  ; clk_in       ; -2.894 ; -2.894 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[3]  ; clk_in       ; -3.018 ; -3.018 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[4]  ; clk_in       ; -3.049 ; -3.049 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[5]  ; clk_in       ; -3.095 ; -3.095 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[6]  ; clk_in       ; -2.877 ; -2.877 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[7]  ; clk_in       ; -3.293 ; -3.293 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[8]  ; clk_in       ; -3.455 ; -3.455 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[9]  ; clk_in       ; -3.340 ; -3.340 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[10] ; clk_in       ; -3.660 ; -3.660 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[11] ; clk_in       ; -2.929 ; -2.929 ; Rise       ; clk_in          ;
; HRQ              ; clk_in       ; -0.733 ; -0.733 ; Rise       ; clk_in          ;
; START            ; clk_in       ; 0.468  ; 0.468  ; Rise       ; clk_in          ;
; STEP             ; clk_in       ; 0.521  ; 0.521  ; Rise       ; clk_in          ;
; clk_in           ; clk_in       ; 0.660  ; 0.660  ; Rise       ; clk_in          ;
; not_reset        ; clk_in       ; 1.304  ; 1.304  ; Rise       ; clk_in          ;
+------------------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+---------------------+--------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+--------------+--------+--------+------------+-----------------+
; FP_DATA_OUTPUT[*]   ; FP_ADDR_LOAD ; 8.169  ; 8.169  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[0]  ; FP_ADDR_LOAD ; 8.169  ; 8.169  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[1]  ; FP_ADDR_LOAD ; 8.012  ; 8.012  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[2]  ; FP_ADDR_LOAD ; 7.603  ; 7.603  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[3]  ; FP_ADDR_LOAD ; 7.480  ; 7.480  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[4]  ; FP_ADDR_LOAD ; 7.830  ; 7.830  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[5]  ; FP_ADDR_LOAD ; 7.466  ; 7.466  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[6]  ; FP_ADDR_LOAD ; 7.266  ; 7.266  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[7]  ; FP_ADDR_LOAD ; 7.677  ; 7.677  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[8]  ; FP_ADDR_LOAD ; 6.881  ; 6.881  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[9]  ; FP_ADDR_LOAD ; 7.162  ; 7.162  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[10] ; FP_ADDR_LOAD ; 7.299  ; 7.299  ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[11] ; FP_ADDR_LOAD ; 6.970  ; 6.970  ; Rise       ; FP_ADDR_LOAD    ;
; clk_out             ; FP_ADDR_LOAD ; 4.212  ; 4.212  ; Rise       ; FP_ADDR_LOAD    ;
; FP_DATA_OUTPUT[*]   ; FP_DEPOSIT   ; 8.235  ; 8.235  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[0]  ; FP_DEPOSIT   ; 8.235  ; 8.235  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[1]  ; FP_DEPOSIT   ; 8.078  ; 8.078  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[2]  ; FP_DEPOSIT   ; 7.669  ; 7.669  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[3]  ; FP_DEPOSIT   ; 7.546  ; 7.546  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[4]  ; FP_DEPOSIT   ; 7.896  ; 7.896  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[5]  ; FP_DEPOSIT   ; 7.532  ; 7.532  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[6]  ; FP_DEPOSIT   ; 7.332  ; 7.332  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[7]  ; FP_DEPOSIT   ; 7.743  ; 7.743  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[8]  ; FP_DEPOSIT   ; 6.947  ; 6.947  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[9]  ; FP_DEPOSIT   ; 7.228  ; 7.228  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[10] ; FP_DEPOSIT   ; 7.365  ; 7.365  ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[11] ; FP_DEPOSIT   ; 7.036  ; 7.036  ; Rise       ; FP_DEPOSIT      ;
; clk_out             ; FP_DEPOSIT   ; 4.278  ; 4.278  ; Rise       ; FP_DEPOSIT      ;
; FP_DATA_OUTPUT[*]   ; FP_EXAMINE   ; 8.115  ; 8.115  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[0]  ; FP_EXAMINE   ; 8.115  ; 8.115  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[1]  ; FP_EXAMINE   ; 7.958  ; 7.958  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[2]  ; FP_EXAMINE   ; 7.549  ; 7.549  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[3]  ; FP_EXAMINE   ; 7.426  ; 7.426  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[4]  ; FP_EXAMINE   ; 7.776  ; 7.776  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[5]  ; FP_EXAMINE   ; 7.412  ; 7.412  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[6]  ; FP_EXAMINE   ; 7.212  ; 7.212  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[7]  ; FP_EXAMINE   ; 7.623  ; 7.623  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[8]  ; FP_EXAMINE   ; 6.827  ; 6.827  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[9]  ; FP_EXAMINE   ; 7.108  ; 7.108  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[10] ; FP_EXAMINE   ; 7.245  ; 7.245  ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[11] ; FP_EXAMINE   ; 6.916  ; 6.916  ; Rise       ; FP_EXAMINE      ;
; clk_out             ; FP_EXAMINE   ; 4.158  ; 4.158  ; Rise       ; FP_EXAMINE      ;
; FP_DATA_OUTPUT[*]   ; clk_in       ; 11.355 ; 11.355 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[0]  ; clk_in       ; 11.355 ; 11.355 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[1]  ; clk_in       ; 11.198 ; 11.198 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[2]  ; clk_in       ; 10.789 ; 10.789 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[3]  ; clk_in       ; 10.666 ; 10.666 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[4]  ; clk_in       ; 11.016 ; 11.016 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[5]  ; clk_in       ; 10.652 ; 10.652 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[6]  ; clk_in       ; 10.452 ; 10.452 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[7]  ; clk_in       ; 10.854 ; 10.854 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[8]  ; clk_in       ; 10.067 ; 10.067 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[9]  ; clk_in       ; 10.348 ; 10.348 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[10] ; clk_in       ; 10.485 ; 10.485 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[11] ; clk_in       ; 9.988  ; 9.988  ; Rise       ; clk_in          ;
; FP_PC_OUTPUT[*]     ; clk_in       ; 4.483  ; 4.483  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[0]    ; clk_in       ; 4.402  ; 4.402  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[1]    ; clk_in       ; 4.307  ; 4.307  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[2]    ; clk_in       ; 4.303  ; 4.303  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[3]    ; clk_in       ; 4.178  ; 4.178  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[4]    ; clk_in       ; 4.311  ; 4.311  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[5]    ; clk_in       ; 4.483  ; 4.483  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[6]    ; clk_in       ; 4.303  ; 4.303  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[7]    ; clk_in       ; 4.393  ; 4.393  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[8]    ; clk_in       ; 4.275  ; 4.275  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[9]    ; clk_in       ; 4.452  ; 4.452  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[10]   ; clk_in       ; 4.424  ; 4.424  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[11]   ; clk_in       ; 4.450  ; 4.450  ; Rise       ; clk_in          ;
; HLT_indicator       ; clk_in       ; 4.351  ; 4.351  ; Rise       ; clk_in          ;
; RUN_indicator       ; clk_in       ; 4.196  ; 4.196  ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 4.762  ; 4.762  ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 3.411  ; 3.411  ; Fall       ; clk_in          ;
+---------------------+--------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+---------------------+--------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+--------------+-------+-------+------------+-----------------+
; FP_DATA_OUTPUT[*]   ; FP_ADDR_LOAD ; 4.972 ; 4.972 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[0]  ; FP_ADDR_LOAD ; 5.517 ; 5.517 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[1]  ; FP_ADDR_LOAD ; 5.422 ; 5.422 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[2]  ; FP_ADDR_LOAD ; 4.972 ; 4.972 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[3]  ; FP_ADDR_LOAD ; 5.138 ; 5.138 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[4]  ; FP_ADDR_LOAD ; 5.577 ; 5.577 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[5]  ; FP_ADDR_LOAD ; 5.331 ; 5.331 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[6]  ; FP_ADDR_LOAD ; 5.147 ; 5.147 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[7]  ; FP_ADDR_LOAD ; 5.786 ; 5.786 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[8]  ; FP_ADDR_LOAD ; 5.114 ; 5.114 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[9]  ; FP_ADDR_LOAD ; 5.521 ; 5.521 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[10] ; FP_ADDR_LOAD ; 5.538 ; 5.538 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[11] ; FP_ADDR_LOAD ; 5.468 ; 5.468 ; Rise       ; FP_ADDR_LOAD    ;
; clk_out             ; FP_ADDR_LOAD ; 4.212 ; 4.212 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DATA_OUTPUT[*]   ; FP_DEPOSIT   ; 5.038 ; 5.038 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[0]  ; FP_DEPOSIT   ; 5.583 ; 5.583 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[1]  ; FP_DEPOSIT   ; 5.488 ; 5.488 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[2]  ; FP_DEPOSIT   ; 5.038 ; 5.038 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[3]  ; FP_DEPOSIT   ; 5.204 ; 5.204 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[4]  ; FP_DEPOSIT   ; 5.643 ; 5.643 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[5]  ; FP_DEPOSIT   ; 5.397 ; 5.397 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[6]  ; FP_DEPOSIT   ; 5.213 ; 5.213 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[7]  ; FP_DEPOSIT   ; 5.835 ; 5.835 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[8]  ; FP_DEPOSIT   ; 5.180 ; 5.180 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[9]  ; FP_DEPOSIT   ; 5.513 ; 5.513 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[10] ; FP_DEPOSIT   ; 5.604 ; 5.604 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[11] ; FP_DEPOSIT   ; 5.427 ; 5.427 ; Rise       ; FP_DEPOSIT      ;
; clk_out             ; FP_DEPOSIT   ; 4.278 ; 4.278 ; Rise       ; FP_DEPOSIT      ;
; FP_DATA_OUTPUT[*]   ; FP_EXAMINE   ; 4.918 ; 4.918 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[0]  ; FP_EXAMINE   ; 5.463 ; 5.463 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[1]  ; FP_EXAMINE   ; 5.368 ; 5.368 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[2]  ; FP_EXAMINE   ; 4.918 ; 4.918 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[3]  ; FP_EXAMINE   ; 5.084 ; 5.084 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[4]  ; FP_EXAMINE   ; 5.523 ; 5.523 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[5]  ; FP_EXAMINE   ; 5.277 ; 5.277 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[6]  ; FP_EXAMINE   ; 5.093 ; 5.093 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[7]  ; FP_EXAMINE   ; 5.732 ; 5.732 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[8]  ; FP_EXAMINE   ; 5.060 ; 5.060 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[9]  ; FP_EXAMINE   ; 5.433 ; 5.433 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[10] ; FP_EXAMINE   ; 5.484 ; 5.484 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[11] ; FP_EXAMINE   ; 5.347 ; 5.347 ; Rise       ; FP_EXAMINE      ;
; clk_out             ; FP_EXAMINE   ; 4.158 ; 4.158 ; Rise       ; FP_EXAMINE      ;
; FP_DATA_OUTPUT[*]   ; clk_in       ; 4.624 ; 4.624 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[0]  ; clk_in       ; 5.342 ; 5.342 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[1]  ; clk_in       ; 4.882 ; 4.882 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[2]  ; clk_in       ; 4.870 ; 4.870 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[3]  ; clk_in       ; 4.873 ; 4.873 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[4]  ; clk_in       ; 5.392 ; 5.392 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[5]  ; clk_in       ; 4.743 ; 4.743 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[6]  ; clk_in       ; 4.624 ; 4.624 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[7]  ; clk_in       ; 5.323 ; 5.323 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[8]  ; clk_in       ; 4.770 ; 4.770 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[9]  ; clk_in       ; 4.627 ; 4.627 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[10] ; clk_in       ; 5.210 ; 5.210 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[11] ; clk_in       ; 5.279 ; 5.279 ; Rise       ; clk_in          ;
; FP_PC_OUTPUT[*]     ; clk_in       ; 4.178 ; 4.178 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[0]    ; clk_in       ; 4.402 ; 4.402 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[1]    ; clk_in       ; 4.307 ; 4.307 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[2]    ; clk_in       ; 4.303 ; 4.303 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[3]    ; clk_in       ; 4.178 ; 4.178 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[4]    ; clk_in       ; 4.311 ; 4.311 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[5]    ; clk_in       ; 4.483 ; 4.483 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[6]    ; clk_in       ; 4.303 ; 4.303 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[7]    ; clk_in       ; 4.393 ; 4.393 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[8]    ; clk_in       ; 4.275 ; 4.275 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[9]    ; clk_in       ; 4.452 ; 4.452 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[10]   ; clk_in       ; 4.424 ; 4.424 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[11]   ; clk_in       ; 4.450 ; 4.450 ; Rise       ; clk_in          ;
; HLT_indicator       ; clk_in       ; 4.351 ; 4.351 ; Rise       ; clk_in          ;
; RUN_indicator       ; clk_in       ; 4.196 ; 4.196 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 3.411 ; 3.411 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 3.411 ; 3.411 ; Fall       ; clk_in          ;
+---------------------+--------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Propagation Delay                                                      ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[0]  ; 3.795 ; 3.722 ; 3.722 ; 3.795 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[1]  ; 4.404 ; 4.213 ; 4.213 ; 4.404 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[2]  ; 4.029 ; 3.999 ; 3.999 ; 4.029 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[3]  ; 4.076 ; 4.157 ; 4.157 ; 4.076 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[4]  ; 3.763 ; 3.875 ; 3.875 ; 3.763 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[5]  ; 3.992 ; 3.965 ; 3.965 ; 3.992 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[6]  ; 3.898 ; 3.868 ; 3.868 ; 3.898 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[7]  ; 3.902 ; 3.905 ; 3.905 ; 3.902 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[8]  ; 4.162 ; 4.066 ; 4.066 ; 4.162 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[9]  ; 4.054 ; 3.739 ; 3.739 ; 4.054 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[10] ; 3.895 ; 3.904 ; 3.904 ; 3.895 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[11] ; 3.780 ; 3.787 ; 3.787 ; 3.780 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[0]  ; 3.660 ; 3.703 ; 3.703 ; 3.660 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[1]  ; 4.151 ; 4.312 ; 4.312 ; 4.151 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[2]  ; 3.921 ; 3.937 ; 3.937 ; 3.921 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[3]  ; 4.095 ; 3.984 ; 3.984 ; 4.095 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[4]  ; 3.813 ; 3.671 ; 3.671 ; 3.813 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[5]  ; 3.903 ; 3.900 ; 3.900 ; 3.903 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[6]  ; 3.806 ; 3.806 ; 3.806 ; 3.806 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[7]  ; 3.843 ; 3.810 ; 3.810 ; 3.843 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[8]  ; 4.004 ; 4.070 ; 4.070 ; 4.004 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[9]  ; 3.677 ; 3.962 ; 3.962 ; 3.677 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[10] ; 3.842 ; 3.803 ; 3.803 ; 3.842 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[11] ; 3.725 ; 3.688 ; 3.688 ; 3.725 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[0]  ; 3.248 ; 3.640 ; 3.640 ; 3.248 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[1]  ; 3.675 ; 4.249 ; 4.249 ; 3.675 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[2]  ; 3.849 ; 3.874 ; 3.874 ; 3.849 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[3]  ; 3.510 ; 3.999 ; 3.999 ; 3.510 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[4]  ; 3.314 ; 3.717 ; 3.717 ; 3.314 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[5]  ; 3.709 ; 3.837 ; 3.837 ; 3.709 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[6]  ; 3.613 ; 3.743 ; 3.743 ; 3.613 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[7]  ; 3.340 ; 3.747 ; 3.747 ; 3.340 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[8]  ; 3.699 ; 4.007 ; 4.007 ; 3.699 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[9]  ; 3.547 ; 3.899 ; 3.899 ; 3.547 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[10] ; 3.350 ; 3.746 ; 3.746 ; 3.350 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[11] ; 3.234 ; 3.629 ; 3.629 ; 3.234 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[0]  ; 7.935 ; 7.935 ; 7.935 ; 7.935 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[1]  ; 7.605 ; 7.605 ; 7.605 ; 7.605 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[0]  ; 5.685 ; 5.685 ; 5.685 ; 5.685 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[1]  ; 5.544 ; 5.544 ; 5.544 ; 5.544 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[2]  ; 5.147 ; 5.147 ; 5.147 ; 5.147 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[0]  ; 8.136 ; 8.136 ; 8.136 ; 8.136 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[1]  ; 7.995 ; 7.995 ; 7.995 ; 7.995 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[2]  ; 7.598 ; 7.598 ; 7.598 ; 7.598 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[3]  ; 7.332 ; 7.332 ; 7.332 ; 7.332 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[0]  ; 8.276 ; 8.276 ; 8.276 ; 8.276 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[1]  ; 8.107 ; 8.107 ; 8.107 ; 8.107 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[2]  ; 7.710 ; 7.710 ; 7.710 ; 7.710 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[3]  ; 7.606 ; 7.606 ; 7.606 ; 7.606 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[4]  ; 7.815 ; 7.815 ; 7.815 ; 7.815 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[0]  ; 8.459 ; 8.459 ; 8.459 ; 8.459 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[1]  ; 8.290 ; 8.290 ; 8.290 ; 8.290 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[2]  ; 7.893 ; 7.893 ; 7.893 ; 7.893 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[3]  ; 7.770 ; 7.770 ; 7.770 ; 7.770 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[4]  ; 7.979 ; 7.979 ; 7.979 ; 7.979 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[5]  ; 7.505 ; 7.505 ; 7.505 ; 7.505 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[0]  ; 8.481 ; 8.481 ; 8.481 ; 8.481 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[1]  ; 8.312 ; 8.312 ; 8.312 ; 8.312 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[2]  ; 7.915 ; 7.915 ; 7.915 ; 7.915 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[3]  ; 7.792 ; 7.792 ; 7.792 ; 7.792 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[4]  ; 8.001 ; 8.001 ; 8.001 ; 8.001 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[5]  ; 7.613 ; 7.613 ; 7.613 ; 7.613 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[6]  ; 7.413 ; 7.413 ; 7.413 ; 7.413 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[0]  ; 8.442 ; 8.442 ; 8.442 ; 8.442 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[1]  ; 8.301 ; 8.301 ; 8.301 ; 8.301 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[2]  ; 7.829 ; 7.829 ; 7.829 ; 7.829 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[3]  ; 7.706 ; 7.706 ; 7.706 ; 7.706 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[4]  ; 8.119 ; 8.119 ; 8.119 ; 8.119 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[5]  ; 7.755 ; 7.755 ; 7.755 ; 7.755 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[6]  ; 7.555 ; 7.555 ; 7.555 ; 7.555 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[7]  ; 7.744 ; 7.744 ; 7.744 ; 7.744 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[0]  ; 8.768 ; 8.768 ; 8.768 ; 8.768 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[1]  ; 8.611 ; 8.611 ; 8.611 ; 8.611 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[2]  ; 8.202 ; 8.202 ; 8.202 ; 8.202 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[3]  ; 8.079 ; 8.079 ; 8.079 ; 8.079 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[4]  ; 8.429 ; 8.429 ; 8.429 ; 8.429 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[5]  ; 8.065 ; 8.065 ; 8.065 ; 8.065 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[6]  ; 7.865 ; 7.865 ; 7.865 ; 7.865 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[7]  ; 8.267 ; 8.267 ; 8.267 ; 8.267 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[8]  ; 7.386 ; 7.386 ; 7.386 ; 7.386 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[0]  ; 8.880 ; 8.880 ; 8.880 ; 8.880 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[1]  ; 8.723 ; 8.723 ; 8.723 ; 8.723 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[2]  ; 8.314 ; 8.314 ; 8.314 ; 8.314 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[3]  ; 8.191 ; 8.191 ; 8.191 ; 8.191 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[4]  ; 8.541 ; 8.541 ; 8.541 ; 8.541 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[5]  ; 8.177 ; 8.177 ; 8.177 ; 8.177 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[6]  ; 7.977 ; 7.977 ; 7.977 ; 7.977 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[7]  ; 8.379 ; 8.379 ; 8.379 ; 8.379 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[8]  ; 7.489 ; 7.489 ; 7.489 ; 7.489 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[9]  ; 7.620 ; 7.620 ; 7.620 ; 7.620 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[0]  ; 9.107 ; 9.107 ; 9.107 ; 9.107 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[1]  ; 8.950 ; 8.950 ; 8.950 ; 8.950 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[2]  ; 8.541 ; 8.541 ; 8.541 ; 8.541 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[3]  ; 8.418 ; 8.418 ; 8.418 ; 8.418 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[4]  ; 8.768 ; 8.768 ; 8.768 ; 8.768 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[5]  ; 8.404 ; 8.404 ; 8.404 ; 8.404 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[6]  ; 8.204 ; 8.204 ; 8.204 ; 8.204 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[7]  ; 8.606 ; 8.606 ; 8.606 ; 8.606 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[8]  ; 7.720 ; 7.720 ; 7.720 ; 7.720 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[9]  ; 7.927 ; 7.927 ; 7.927 ; 7.927 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[10] ; 8.064 ; 8.064 ; 8.064 ; 8.064 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[0]  ; 8.969 ; 8.969 ; 8.969 ; 8.969 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[1]  ; 8.812 ; 8.812 ; 8.812 ; 8.812 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[2]  ; 8.403 ; 8.403 ; 8.403 ; 8.403 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[3]  ; 8.280 ; 8.280 ; 8.280 ; 8.280 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[4]  ; 8.630 ; 8.630 ; 8.630 ; 8.630 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[5]  ; 8.266 ; 8.266 ; 8.266 ; 8.266 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[6]  ; 8.066 ; 8.066 ; 8.066 ; 8.066 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[7]  ; 8.474 ; 8.474 ; 8.474 ; 8.474 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[8]  ; 7.708 ; 7.708 ; 7.708 ; 7.708 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[9]  ; 7.989 ; 7.989 ; 7.989 ; 7.989 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[10] ; 8.126 ; 8.126 ; 8.126 ; 8.126 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[11] ; 7.459 ; 7.459 ; 7.459 ; 7.459 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[0]  ; 9.025 ; 9.025 ; 9.025 ; 9.025 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[1]  ; 8.868 ; 8.868 ; 8.868 ; 8.868 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[2]  ; 8.459 ; 8.459 ; 8.459 ; 8.459 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[3]  ; 8.336 ; 8.336 ; 8.336 ; 8.336 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[4]  ; 8.686 ; 8.686 ; 8.686 ; 8.686 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[5]  ; 8.322 ; 8.322 ; 8.322 ; 8.322 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[6]  ; 8.122 ; 8.122 ; 8.122 ; 8.122 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[7]  ; 8.524 ; 8.524 ; 8.524 ; 8.524 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[8]  ; 7.764 ; 7.764 ; 7.764 ; 7.764 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[9]  ; 8.045 ; 8.045 ; 8.045 ; 8.045 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[10] ; 8.182 ; 8.182 ; 8.182 ; 8.182 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[11] ; 7.685 ; 7.685 ; 7.685 ; 7.685 ;
+-------------------+--------------------+-------+-------+-------+-------+


+------------------------------------------------------------------------+
; Minimum Propagation Delay                                              ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[0]  ; 3.795 ; 3.398 ; 3.398 ; 3.795 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[1]  ; 4.404 ; 3.825 ; 3.825 ; 4.404 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[2]  ; 4.029 ; 3.983 ; 3.983 ; 4.029 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[3]  ; 4.076 ; 3.660 ; 3.660 ; 4.076 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[4]  ; 3.763 ; 3.464 ; 3.464 ; 3.763 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[5]  ; 3.992 ; 3.859 ; 3.859 ; 3.992 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[6]  ; 3.898 ; 3.763 ; 3.763 ; 3.898 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[7]  ; 3.902 ; 3.490 ; 3.490 ; 3.902 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[8]  ; 4.162 ; 3.849 ; 3.849 ; 4.162 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[9]  ; 4.054 ; 3.697 ; 3.697 ; 4.054 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[10] ; 3.895 ; 3.500 ; 3.500 ; 3.895 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[11] ; 3.780 ; 3.384 ; 3.384 ; 3.780 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[0]  ; 3.660 ; 3.310 ; 3.310 ; 3.660 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[1]  ; 4.151 ; 3.737 ; 3.737 ; 4.151 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[2]  ; 3.921 ; 3.911 ; 3.911 ; 3.921 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[3]  ; 4.095 ; 3.572 ; 3.572 ; 4.095 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[4]  ; 3.813 ; 3.376 ; 3.376 ; 3.813 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[5]  ; 3.903 ; 3.771 ; 3.771 ; 3.903 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[6]  ; 3.806 ; 3.675 ; 3.675 ; 3.806 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[7]  ; 3.843 ; 3.402 ; 3.402 ; 3.843 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[8]  ; 4.004 ; 3.761 ; 3.761 ; 4.004 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[9]  ; 3.677 ; 3.609 ; 3.609 ; 3.677 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[10] ; 3.842 ; 3.412 ; 3.412 ; 3.842 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[11] ; 3.725 ; 3.296 ; 3.296 ; 3.725 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[0]  ; 3.248 ; 3.564 ; 3.564 ; 3.248 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[1]  ; 3.675 ; 4.055 ; 4.055 ; 3.675 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[2]  ; 3.849 ; 3.825 ; 3.825 ; 3.849 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[3]  ; 3.510 ; 3.921 ; 3.921 ; 3.510 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[4]  ; 3.314 ; 3.608 ; 3.608 ; 3.314 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[5]  ; 3.709 ; 3.807 ; 3.807 ; 3.709 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[6]  ; 3.613 ; 3.710 ; 3.710 ; 3.613 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[7]  ; 3.340 ; 3.747 ; 3.747 ; 3.340 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[8]  ; 3.699 ; 3.908 ; 3.908 ; 3.699 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[9]  ; 3.547 ; 3.581 ; 3.581 ; 3.547 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[10] ; 3.350 ; 3.740 ; 3.740 ; 3.350 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[11] ; 3.234 ; 3.625 ; 3.625 ; 3.234 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[0]  ; 7.327 ; 7.327 ; 7.327 ; 7.327 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[1]  ; 6.997 ; 6.997 ; 6.997 ; 6.997 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[0]  ; 5.049 ; 5.049 ; 5.049 ; 5.049 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[1]  ; 5.046 ; 5.046 ; 5.046 ; 5.046 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[2]  ; 4.699 ; 4.699 ; 4.699 ; 4.699 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[0]  ; 7.655 ; 7.655 ; 7.655 ; 7.655 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[1]  ; 7.301 ; 7.301 ; 7.301 ; 7.301 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[2]  ; 7.084 ; 7.084 ; 7.084 ; 7.084 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[3]  ; 7.005 ; 7.005 ; 7.005 ; 7.005 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[0]  ; 7.871 ; 7.871 ; 7.871 ; 7.871 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[1]  ; 7.660 ; 7.660 ; 7.660 ; 7.660 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[2]  ; 6.988 ; 6.988 ; 6.988 ; 6.988 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[3]  ; 6.996 ; 6.996 ; 6.996 ; 6.996 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[4]  ; 7.573 ; 7.573 ; 7.573 ; 7.573 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[0]  ; 7.988 ; 7.988 ; 7.988 ; 7.988 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[1]  ; 7.633 ; 7.633 ; 7.633 ; 7.633 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[2]  ; 7.156 ; 7.156 ; 7.156 ; 7.156 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[3]  ; 7.027 ; 7.027 ; 7.027 ; 7.027 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[4]  ; 7.548 ; 7.548 ; 7.548 ; 7.548 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[5]  ; 7.247 ; 7.247 ; 7.247 ; 7.247 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[0]  ; 8.029 ; 8.029 ; 8.029 ; 8.029 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[1]  ; 7.658 ; 7.658 ; 7.658 ; 7.658 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[2]  ; 7.270 ; 7.270 ; 7.270 ; 7.270 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[3]  ; 7.073 ; 7.073 ; 7.073 ; 7.073 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[4]  ; 7.639 ; 7.639 ; 7.639 ; 7.639 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[5]  ; 7.293 ; 7.293 ; 7.293 ; 7.293 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[6]  ; 7.228 ; 7.228 ; 7.228 ; 7.228 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[0]  ; 7.791 ; 7.791 ; 7.791 ; 7.791 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[1]  ; 7.420 ; 7.420 ; 7.420 ; 7.420 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[2]  ; 7.054 ; 7.054 ; 7.054 ; 7.054 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[3]  ; 6.855 ; 6.855 ; 6.855 ; 6.855 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[4]  ; 7.482 ; 7.482 ; 7.482 ; 7.482 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[5]  ; 7.075 ; 7.075 ; 7.075 ; 7.075 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[6]  ; 6.997 ; 6.997 ; 6.997 ; 6.997 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[7]  ; 7.510 ; 7.510 ; 7.510 ; 7.510 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[0]  ; 8.173 ; 8.173 ; 8.173 ; 8.173 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[1]  ; 7.802 ; 7.802 ; 7.802 ; 7.802 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[2]  ; 7.354 ; 7.354 ; 7.354 ; 7.354 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[3]  ; 7.271 ; 7.271 ; 7.271 ; 7.271 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[4]  ; 7.770 ; 7.770 ; 7.770 ; 7.770 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[5]  ; 7.485 ; 7.485 ; 7.485 ; 7.485 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[6]  ; 7.218 ; 7.218 ; 7.218 ; 7.218 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[7]  ; 7.545 ; 7.545 ; 7.545 ; 7.545 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[8]  ; 7.030 ; 7.030 ; 7.030 ; 7.030 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[0]  ; 8.335 ; 8.335 ; 8.335 ; 8.335 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[1]  ; 7.964 ; 7.964 ; 7.964 ; 7.964 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[2]  ; 7.516 ; 7.516 ; 7.516 ; 7.516 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[3]  ; 7.433 ; 7.433 ; 7.433 ; 7.433 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[4]  ; 7.932 ; 7.932 ; 7.932 ; 7.932 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[5]  ; 7.647 ; 7.647 ; 7.647 ; 7.647 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[6]  ; 7.384 ; 7.384 ; 7.384 ; 7.384 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[7]  ; 7.641 ; 7.641 ; 7.641 ; 7.641 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[8]  ; 7.123 ; 7.123 ; 7.123 ; 7.123 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[9]  ; 7.390 ; 7.390 ; 7.390 ; 7.390 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[0]  ; 8.220 ; 8.220 ; 8.220 ; 8.220 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[1]  ; 7.849 ; 7.849 ; 7.849 ; 7.849 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[2]  ; 7.401 ; 7.401 ; 7.401 ; 7.401 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[3]  ; 7.318 ; 7.318 ; 7.318 ; 7.318 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[4]  ; 7.817 ; 7.817 ; 7.817 ; 7.817 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[5]  ; 7.532 ; 7.532 ; 7.532 ; 7.532 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[6]  ; 7.269 ; 7.269 ; 7.269 ; 7.269 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[7]  ; 7.596 ; 7.596 ; 7.596 ; 7.596 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[8]  ; 7.081 ; 7.081 ; 7.081 ; 7.081 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[9]  ; 7.369 ; 7.369 ; 7.369 ; 7.369 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[10] ; 7.648 ; 7.648 ; 7.648 ; 7.648 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[0]  ; 8.540 ; 8.540 ; 8.540 ; 8.540 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[1]  ; 8.169 ; 8.169 ; 8.169 ; 8.169 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[2]  ; 7.721 ; 7.721 ; 7.721 ; 7.721 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[3]  ; 7.638 ; 7.638 ; 7.638 ; 7.638 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[4]  ; 8.137 ; 8.137 ; 8.137 ; 8.137 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[5]  ; 7.852 ; 7.852 ; 7.852 ; 7.852 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[6]  ; 7.589 ; 7.589 ; 7.589 ; 7.589 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[7]  ; 7.894 ; 7.894 ; 7.894 ; 7.894 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[8]  ; 7.314 ; 7.314 ; 7.314 ; 7.314 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[9]  ; 7.305 ; 7.305 ; 7.305 ; 7.305 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[10] ; 7.439 ; 7.439 ; 7.439 ; 7.439 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[11] ; 7.219 ; 7.219 ; 7.219 ; 7.219 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[0]  ; 8.414 ; 8.414 ; 8.414 ; 8.414 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[1]  ; 8.043 ; 8.043 ; 8.043 ; 8.043 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[2]  ; 7.595 ; 7.595 ; 7.595 ; 7.595 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[3]  ; 7.512 ; 7.512 ; 7.512 ; 7.512 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[4]  ; 8.011 ; 8.011 ; 8.011 ; 8.011 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[5]  ; 7.726 ; 7.726 ; 7.726 ; 7.726 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[6]  ; 7.463 ; 7.463 ; 7.463 ; 7.463 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[7]  ; 7.768 ; 7.768 ; 7.768 ; 7.768 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[8]  ; 7.188 ; 7.188 ; 7.188 ; 7.188 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[9]  ; 7.283 ; 7.283 ; 7.283 ; 7.283 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[10] ; 7.417 ; 7.417 ; 7.417 ; 7.417 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[11] ; 7.197 ; 7.197 ; 7.197 ; 7.197 ;
+-------------------+--------------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+------------------+-----------+---------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack ; -21.638   ; -1.151  ; N/A      ; N/A     ; -2.064              ;
;  FP_ADDR_LOAD    ; -8.469    ; 0.330   ; N/A      ; N/A     ; -1.469              ;
;  FP_DEPOSIT      ; -8.818    ; 0.401   ; N/A      ; N/A     ; -1.469              ;
;  FP_EXAMINE      ; -9.337    ; 0.322   ; N/A      ; N/A     ; -1.469              ;
;  clk_in          ; -21.638   ; -1.151  ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -2429.943 ; -20.02  ; 0.0      ; 0.0     ; -748.916            ;
;  FP_ADDR_LOAD    ; -8.469    ; 0.000   ; N/A      ; N/A     ; -1.469              ;
;  FP_DEPOSIT      ; -8.818    ; 0.000   ; N/A      ; N/A     ; -1.469              ;
;  FP_EXAMINE      ; -9.337    ; 0.000   ; N/A      ; N/A     ; -1.469              ;
;  clk_in          ; -2403.319 ; -20.020 ; N/A      ; N/A     ; -744.509            ;
+------------------+-----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+------------------+--------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD     ; FP_ADDR_LOAD ; 2.474  ; 2.474  ; Rise       ; FP_ADDR_LOAD    ;
; clk_in           ; FP_ADDR_LOAD ; 3.774  ; 3.774  ; Rise       ; FP_ADDR_LOAD    ;
; not_reset        ; FP_ADDR_LOAD ; 4.224  ; 4.224  ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT       ; FP_DEPOSIT   ; 2.630  ; 2.630  ; Rise       ; FP_DEPOSIT      ;
; clk_in           ; FP_DEPOSIT   ; 4.123  ; 4.123  ; Rise       ; FP_DEPOSIT      ;
; not_reset        ; FP_DEPOSIT   ; 3.731  ; 3.731  ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE       ; FP_EXAMINE   ; 3.370  ; 3.370  ; Rise       ; FP_EXAMINE      ;
; clk_in           ; FP_EXAMINE   ; 4.642  ; 4.642  ; Rise       ; FP_EXAMINE      ;
; not_reset        ; FP_EXAMINE   ; 4.518  ; 4.518  ; Rise       ; FP_EXAMINE      ;
; FP_SR_INPUT[*]   ; clk_in       ; 16.729 ; 16.729 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[0]  ; clk_in       ; 12.042 ; 12.042 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[1]  ; clk_in       ; 9.039  ; 9.039  ; Rise       ; clk_in          ;
;  FP_SR_INPUT[2]  ; clk_in       ; 13.706 ; 13.706 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[3]  ; clk_in       ; 14.253 ; 14.253 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[4]  ; clk_in       ; 14.719 ; 14.719 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[5]  ; clk_in       ; 14.794 ; 14.794 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[6]  ; clk_in       ; 14.922 ; 14.922 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[7]  ; clk_in       ; 15.776 ; 15.776 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[8]  ; clk_in       ; 16.154 ; 16.154 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[9]  ; clk_in       ; 16.729 ; 16.729 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[10] ; clk_in       ; 16.452 ; 16.452 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[11] ; clk_in       ; 16.622 ; 16.622 ; Rise       ; clk_in          ;
; HRQ              ; clk_in       ; 3.500  ; 3.500  ; Rise       ; clk_in          ;
; START            ; clk_in       ; -0.132 ; -0.132 ; Rise       ; clk_in          ;
; STEP             ; clk_in       ; -0.185 ; -0.185 ; Rise       ; clk_in          ;
; clk_in           ; clk_in       ; 5.962  ; 5.962  ; Rise       ; clk_in          ;
; not_reset        ; clk_in       ; 6.486  ; 6.486  ; Rise       ; clk_in          ;
+------------------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+------------------+--------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD     ; FP_ADDR_LOAD ; -0.330 ; -0.330 ; Rise       ; FP_ADDR_LOAD    ;
; clk_in           ; FP_ADDR_LOAD ; -0.480 ; -0.480 ; Rise       ; FP_ADDR_LOAD    ;
; not_reset        ; FP_ADDR_LOAD ; -0.922 ; -0.922 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT       ; FP_DEPOSIT   ; -0.401 ; -0.401 ; Rise       ; FP_DEPOSIT      ;
; clk_in           ; FP_DEPOSIT   ; -0.453 ; -0.453 ; Rise       ; FP_DEPOSIT      ;
; not_reset        ; FP_DEPOSIT   ; -0.776 ; -0.776 ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE       ; FP_EXAMINE   ; -0.322 ; -0.322 ; Rise       ; FP_EXAMINE      ;
; clk_in           ; FP_EXAMINE   ; -0.465 ; -0.465 ; Rise       ; FP_EXAMINE      ;
; not_reset        ; FP_EXAMINE   ; -0.710 ; -0.710 ; Rise       ; FP_EXAMINE      ;
; FP_SR_INPUT[*]   ; clk_in       ; -0.288 ; -0.288 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[0]  ; clk_in       ; -2.566 ; -2.566 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[1]  ; clk_in       ; -0.288 ; -0.288 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[2]  ; clk_in       ; -2.894 ; -2.894 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[3]  ; clk_in       ; -3.018 ; -3.018 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[4]  ; clk_in       ; -3.049 ; -3.049 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[5]  ; clk_in       ; -3.095 ; -3.095 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[6]  ; clk_in       ; -2.877 ; -2.877 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[7]  ; clk_in       ; -3.293 ; -3.293 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[8]  ; clk_in       ; -3.455 ; -3.455 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[9]  ; clk_in       ; -3.340 ; -3.340 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[10] ; clk_in       ; -3.660 ; -3.660 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[11] ; clk_in       ; -2.929 ; -2.929 ; Rise       ; clk_in          ;
; HRQ              ; clk_in       ; -0.733 ; -0.733 ; Rise       ; clk_in          ;
; START            ; clk_in       ; 1.208  ; 1.208  ; Rise       ; clk_in          ;
; STEP             ; clk_in       ; 1.271  ; 1.271  ; Rise       ; clk_in          ;
; clk_in           ; clk_in       ; 1.151  ; 1.151  ; Rise       ; clk_in          ;
; not_reset        ; clk_in       ; 3.159  ; 3.159  ; Rise       ; clk_in          ;
+------------------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+---------------------+--------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+--------------+--------+--------+------------+-----------------+
; FP_DATA_OUTPUT[*]   ; FP_ADDR_LOAD ; 22.374 ; 22.374 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[0]  ; FP_ADDR_LOAD ; 22.374 ; 22.374 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[1]  ; FP_ADDR_LOAD ; 21.844 ; 21.844 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[2]  ; FP_ADDR_LOAD ; 20.894 ; 20.894 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[3]  ; FP_ADDR_LOAD ; 20.514 ; 20.514 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[4]  ; FP_ADDR_LOAD ; 21.035 ; 21.035 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[5]  ; FP_ADDR_LOAD ; 20.160 ; 20.160 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[6]  ; FP_ADDR_LOAD ; 19.559 ; 19.559 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[7]  ; FP_ADDR_LOAD ; 20.799 ; 20.799 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[8]  ; FP_ADDR_LOAD ; 18.547 ; 18.547 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[9]  ; FP_ADDR_LOAD ; 19.572 ; 19.572 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[10] ; FP_ADDR_LOAD ; 19.695 ; 19.695 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[11] ; FP_ADDR_LOAD ; 18.609 ; 18.609 ; Rise       ; FP_ADDR_LOAD    ;
; clk_out             ; FP_ADDR_LOAD ; 10.524 ; 10.524 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DATA_OUTPUT[*]   ; FP_DEPOSIT   ; 22.579 ; 22.579 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[0]  ; FP_DEPOSIT   ; 22.579 ; 22.579 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[1]  ; FP_DEPOSIT   ; 22.049 ; 22.049 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[2]  ; FP_DEPOSIT   ; 21.099 ; 21.099 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[3]  ; FP_DEPOSIT   ; 20.719 ; 20.719 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[4]  ; FP_DEPOSIT   ; 21.240 ; 21.240 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[5]  ; FP_DEPOSIT   ; 20.365 ; 20.365 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[6]  ; FP_DEPOSIT   ; 19.764 ; 19.764 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[7]  ; FP_DEPOSIT   ; 21.004 ; 21.004 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[8]  ; FP_DEPOSIT   ; 18.752 ; 18.752 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[9]  ; FP_DEPOSIT   ; 19.777 ; 19.777 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[10] ; FP_DEPOSIT   ; 19.900 ; 19.900 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[11] ; FP_DEPOSIT   ; 18.814 ; 18.814 ; Rise       ; FP_DEPOSIT      ;
; clk_out             ; FP_DEPOSIT   ; 10.729 ; 10.729 ; Rise       ; FP_DEPOSIT      ;
; FP_DATA_OUTPUT[*]   ; FP_EXAMINE   ; 22.246 ; 22.246 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[0]  ; FP_EXAMINE   ; 22.246 ; 22.246 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[1]  ; FP_EXAMINE   ; 21.716 ; 21.716 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[2]  ; FP_EXAMINE   ; 20.766 ; 20.766 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[3]  ; FP_EXAMINE   ; 20.386 ; 20.386 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[4]  ; FP_EXAMINE   ; 20.907 ; 20.907 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[5]  ; FP_EXAMINE   ; 20.032 ; 20.032 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[6]  ; FP_EXAMINE   ; 19.431 ; 19.431 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[7]  ; FP_EXAMINE   ; 20.671 ; 20.671 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[8]  ; FP_EXAMINE   ; 18.419 ; 18.419 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[9]  ; FP_EXAMINE   ; 19.444 ; 19.444 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[10] ; FP_EXAMINE   ; 19.567 ; 19.567 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[11] ; FP_EXAMINE   ; 18.481 ; 18.481 ; Rise       ; FP_EXAMINE      ;
; clk_out             ; FP_EXAMINE   ; 10.396 ; 10.396 ; Rise       ; FP_EXAMINE      ;
; FP_DATA_OUTPUT[*]   ; clk_in       ; 28.595 ; 28.595 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[0]  ; clk_in       ; 28.595 ; 28.595 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[1]  ; clk_in       ; 28.065 ; 28.065 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[2]  ; clk_in       ; 27.115 ; 27.115 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[3]  ; clk_in       ; 26.735 ; 26.735 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[4]  ; clk_in       ; 27.256 ; 27.256 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[5]  ; clk_in       ; 26.381 ; 26.381 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[6]  ; clk_in       ; 25.780 ; 25.780 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[7]  ; clk_in       ; 26.910 ; 26.910 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[8]  ; clk_in       ; 24.768 ; 24.768 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[9]  ; clk_in       ; 25.793 ; 25.793 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[10] ; clk_in       ; 25.916 ; 25.916 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[11] ; clk_in       ; 24.364 ; 24.364 ; Rise       ; clk_in          ;
; FP_PC_OUTPUT[*]     ; clk_in       ; 10.368 ; 10.368 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[0]    ; clk_in       ; 10.157 ; 10.157 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[1]    ; clk_in       ; 10.137 ; 10.137 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[2]    ; clk_in       ; 10.041 ; 10.041 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[3]    ; clk_in       ; 9.726  ; 9.726  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[4]    ; clk_in       ; 9.940  ; 9.940  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[5]    ; clk_in       ; 10.368 ; 10.368 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[6]    ; clk_in       ; 9.882  ; 9.882  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[7]    ; clk_in       ; 10.170 ; 10.170 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[8]    ; clk_in       ; 9.842  ; 9.842  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[9]    ; clk_in       ; 10.261 ; 10.261 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[10]   ; clk_in       ; 10.213 ; 10.213 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[11]   ; clk_in       ; 10.240 ; 10.240 ; Rise       ; clk_in          ;
; HLT_indicator       ; clk_in       ; 10.062 ; 10.062 ; Rise       ; clk_in          ;
; RUN_indicator       ; clk_in       ; 10.232 ; 10.232 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 11.962 ; 11.962 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 8.076  ; 8.076  ; Fall       ; clk_in          ;
+---------------------+--------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+---------------------+--------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+--------------+-------+-------+------------+-----------------+
; FP_DATA_OUTPUT[*]   ; FP_ADDR_LOAD ; 4.972 ; 4.972 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[0]  ; FP_ADDR_LOAD ; 5.517 ; 5.517 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[1]  ; FP_ADDR_LOAD ; 5.422 ; 5.422 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[2]  ; FP_ADDR_LOAD ; 4.972 ; 4.972 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[3]  ; FP_ADDR_LOAD ; 5.138 ; 5.138 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[4]  ; FP_ADDR_LOAD ; 5.577 ; 5.577 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[5]  ; FP_ADDR_LOAD ; 5.331 ; 5.331 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[6]  ; FP_ADDR_LOAD ; 5.147 ; 5.147 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[7]  ; FP_ADDR_LOAD ; 5.786 ; 5.786 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[8]  ; FP_ADDR_LOAD ; 5.114 ; 5.114 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[9]  ; FP_ADDR_LOAD ; 5.521 ; 5.521 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[10] ; FP_ADDR_LOAD ; 5.538 ; 5.538 ; Rise       ; FP_ADDR_LOAD    ;
;  FP_DATA_OUTPUT[11] ; FP_ADDR_LOAD ; 5.468 ; 5.468 ; Rise       ; FP_ADDR_LOAD    ;
; clk_out             ; FP_ADDR_LOAD ; 4.212 ; 4.212 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DATA_OUTPUT[*]   ; FP_DEPOSIT   ; 5.038 ; 5.038 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[0]  ; FP_DEPOSIT   ; 5.583 ; 5.583 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[1]  ; FP_DEPOSIT   ; 5.488 ; 5.488 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[2]  ; FP_DEPOSIT   ; 5.038 ; 5.038 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[3]  ; FP_DEPOSIT   ; 5.204 ; 5.204 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[4]  ; FP_DEPOSIT   ; 5.643 ; 5.643 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[5]  ; FP_DEPOSIT   ; 5.397 ; 5.397 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[6]  ; FP_DEPOSIT   ; 5.213 ; 5.213 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[7]  ; FP_DEPOSIT   ; 5.835 ; 5.835 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[8]  ; FP_DEPOSIT   ; 5.180 ; 5.180 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[9]  ; FP_DEPOSIT   ; 5.513 ; 5.513 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[10] ; FP_DEPOSIT   ; 5.604 ; 5.604 ; Rise       ; FP_DEPOSIT      ;
;  FP_DATA_OUTPUT[11] ; FP_DEPOSIT   ; 5.427 ; 5.427 ; Rise       ; FP_DEPOSIT      ;
; clk_out             ; FP_DEPOSIT   ; 4.278 ; 4.278 ; Rise       ; FP_DEPOSIT      ;
; FP_DATA_OUTPUT[*]   ; FP_EXAMINE   ; 4.918 ; 4.918 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[0]  ; FP_EXAMINE   ; 5.463 ; 5.463 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[1]  ; FP_EXAMINE   ; 5.368 ; 5.368 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[2]  ; FP_EXAMINE   ; 4.918 ; 4.918 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[3]  ; FP_EXAMINE   ; 5.084 ; 5.084 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[4]  ; FP_EXAMINE   ; 5.523 ; 5.523 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[5]  ; FP_EXAMINE   ; 5.277 ; 5.277 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[6]  ; FP_EXAMINE   ; 5.093 ; 5.093 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[7]  ; FP_EXAMINE   ; 5.732 ; 5.732 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[8]  ; FP_EXAMINE   ; 5.060 ; 5.060 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[9]  ; FP_EXAMINE   ; 5.433 ; 5.433 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[10] ; FP_EXAMINE   ; 5.484 ; 5.484 ; Rise       ; FP_EXAMINE      ;
;  FP_DATA_OUTPUT[11] ; FP_EXAMINE   ; 5.347 ; 5.347 ; Rise       ; FP_EXAMINE      ;
; clk_out             ; FP_EXAMINE   ; 4.158 ; 4.158 ; Rise       ; FP_EXAMINE      ;
; FP_DATA_OUTPUT[*]   ; clk_in       ; 4.624 ; 4.624 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[0]  ; clk_in       ; 5.342 ; 5.342 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[1]  ; clk_in       ; 4.882 ; 4.882 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[2]  ; clk_in       ; 4.870 ; 4.870 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[3]  ; clk_in       ; 4.873 ; 4.873 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[4]  ; clk_in       ; 5.392 ; 5.392 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[5]  ; clk_in       ; 4.743 ; 4.743 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[6]  ; clk_in       ; 4.624 ; 4.624 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[7]  ; clk_in       ; 5.323 ; 5.323 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[8]  ; clk_in       ; 4.770 ; 4.770 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[9]  ; clk_in       ; 4.627 ; 4.627 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[10] ; clk_in       ; 5.210 ; 5.210 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[11] ; clk_in       ; 5.279 ; 5.279 ; Rise       ; clk_in          ;
; FP_PC_OUTPUT[*]     ; clk_in       ; 4.178 ; 4.178 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[0]    ; clk_in       ; 4.402 ; 4.402 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[1]    ; clk_in       ; 4.307 ; 4.307 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[2]    ; clk_in       ; 4.303 ; 4.303 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[3]    ; clk_in       ; 4.178 ; 4.178 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[4]    ; clk_in       ; 4.311 ; 4.311 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[5]    ; clk_in       ; 4.483 ; 4.483 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[6]    ; clk_in       ; 4.303 ; 4.303 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[7]    ; clk_in       ; 4.393 ; 4.393 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[8]    ; clk_in       ; 4.275 ; 4.275 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[9]    ; clk_in       ; 4.452 ; 4.452 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[10]   ; clk_in       ; 4.424 ; 4.424 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[11]   ; clk_in       ; 4.450 ; 4.450 ; Rise       ; clk_in          ;
; HLT_indicator       ; clk_in       ; 4.351 ; 4.351 ; Rise       ; clk_in          ;
; RUN_indicator       ; clk_in       ; 4.196 ; 4.196 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 3.411 ; 3.411 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 3.411 ; 3.411 ; Fall       ; clk_in          ;
+---------------------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Progagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[0]  ; 9.253  ; 8.974  ; 8.974  ; 9.253  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[1]  ; 10.996 ; 10.422 ; 10.422 ; 10.996 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[2]  ; 10.074 ; 9.831  ; 9.831  ; 10.074 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[3]  ; 10.239 ; 10.382 ; 10.382 ; 10.239 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[4]  ; 9.069  ; 9.391  ; 9.391  ; 9.069  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[5]  ; 9.819  ; 9.634  ; 9.634  ; 9.819  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[6]  ; 9.540  ; 9.352  ; 9.352  ; 9.540  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[7]  ; 9.555  ; 9.517  ; 9.517  ; 9.555  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[8]  ; 10.370 ; 9.981  ; 9.981  ; 10.370 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[9]  ; 10.121 ; 9.150  ; 9.150  ; 10.121 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[10] ; 9.532  ; 9.501  ; 9.501  ; 9.532  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[11] ; 9.240  ; 9.206  ; 9.206  ; 9.240  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[0]  ; 8.789  ; 8.998  ; 8.998  ; 8.789  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[1]  ; 10.237 ; 10.741 ; 10.741 ; 10.237 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[2]  ; 9.633  ; 9.819  ; 9.819  ; 9.633  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[3]  ; 10.197 ; 9.984  ; 9.984  ; 10.197 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[4]  ; 9.206  ; 8.814  ; 8.814  ; 9.206  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[5]  ; 9.449  ; 9.564  ; 9.564  ; 9.449  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[6]  ; 9.167  ; 9.285  ; 9.285  ; 9.167  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[7]  ; 9.332  ; 9.300  ; 9.300  ; 9.332  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[8]  ; 9.796  ; 10.115 ; 10.115 ; 9.796  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[9]  ; 8.965  ; 9.866  ; 9.866  ; 8.965  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[10] ; 9.316  ; 9.277  ; 9.277  ; 9.316  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[11] ; 9.021  ; 8.985  ; 8.985  ; 9.021  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[0]  ; 7.604  ; 8.826  ; 8.826  ; 7.604  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[1]  ; 8.836  ; 10.569 ; 10.569 ; 8.836  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[2]  ; 9.506  ; 9.647  ; 9.647  ; 9.506  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[3]  ; 8.620  ; 10.016 ; 10.016 ; 8.620  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[4]  ; 7.753  ; 9.025  ; 9.025  ; 7.753  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[5]  ; 8.956  ; 9.392  ; 9.392  ; 8.956  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[6]  ; 8.672  ; 9.113  ; 9.113  ; 8.672  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[7]  ; 7.878  ; 9.151  ; 9.151  ; 7.878  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[8]  ; 8.943  ; 9.943  ; 9.943  ; 8.943  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[9]  ; 8.675  ; 9.694  ; 9.694  ; 8.675  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[10] ; 7.884  ; 9.135  ; 9.135  ; 7.884  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[11] ; 7.592  ; 8.840  ; 8.840  ; 7.592  ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[0]  ; 19.217 ; 19.217 ; 19.217 ; 19.217 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[1]  ; 18.255 ; 18.255 ; 18.255 ; 18.255 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[0]  ; 14.857 ; 14.857 ; 14.857 ; 14.857 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[1]  ; 14.466 ; 14.466 ; 14.466 ; 14.466 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[2]  ; 13.516 ; 13.516 ; 13.516 ; 13.516 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[0]  ; 19.574 ; 19.574 ; 19.574 ; 19.574 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[1]  ; 19.183 ; 19.183 ; 19.183 ; 19.183 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[2]  ; 18.183 ; 18.183 ; 18.183 ; 18.183 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[3]  ; 17.644 ; 17.644 ; 17.644 ; 17.644 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[0]  ; 20.210 ; 20.210 ; 20.210 ; 20.210 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[1]  ; 19.680 ; 19.680 ; 19.680 ; 19.680 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[2]  ; 18.730 ; 18.730 ; 18.730 ; 18.730 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[3]  ; 18.448 ; 18.448 ; 18.448 ; 18.448 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[4]  ; 18.839 ; 18.839 ; 18.839 ; 18.839 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[0]  ; 20.676 ; 20.676 ; 20.676 ; 20.676 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[1]  ; 20.146 ; 20.146 ; 20.146 ; 20.146 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[2]  ; 19.196 ; 19.196 ; 19.196 ; 19.196 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[3]  ; 18.816 ; 18.816 ; 18.816 ; 18.816 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[4]  ; 19.207 ; 19.207 ; 19.207 ; 19.207 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[5]  ; 17.965 ; 17.965 ; 17.965 ; 17.965 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[0]  ; 20.751 ; 20.751 ; 20.751 ; 20.751 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[1]  ; 20.221 ; 20.221 ; 20.221 ; 20.221 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[2]  ; 19.271 ; 19.271 ; 19.271 ; 19.271 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[3]  ; 18.891 ; 18.891 ; 18.891 ; 18.891 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[4]  ; 19.282 ; 19.282 ; 19.282 ; 19.282 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[5]  ; 18.202 ; 18.202 ; 18.202 ; 18.202 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[6]  ; 17.601 ; 17.601 ; 17.601 ; 17.601 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[0]  ; 20.640 ; 20.640 ; 20.640 ; 20.640 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[1]  ; 20.145 ; 20.145 ; 20.145 ; 20.145 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[2]  ; 19.160 ; 19.160 ; 19.160 ; 19.160 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[3]  ; 18.780 ; 18.780 ; 18.780 ; 18.780 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[4]  ; 19.552 ; 19.552 ; 19.552 ; 19.552 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[5]  ; 18.677 ; 18.677 ; 18.677 ; 18.677 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[6]  ; 18.076 ; 18.076 ; 18.076 ; 18.076 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[7]  ; 18.573 ; 18.573 ; 18.573 ; 18.573 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[0]  ; 21.733 ; 21.733 ; 21.733 ; 21.733 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[1]  ; 21.203 ; 21.203 ; 21.203 ; 21.203 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[2]  ; 20.253 ; 20.253 ; 20.253 ; 20.253 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[3]  ; 19.873 ; 19.873 ; 19.873 ; 19.873 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[4]  ; 20.394 ; 20.394 ; 20.394 ; 20.394 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[5]  ; 19.519 ; 19.519 ; 19.519 ; 19.519 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[6]  ; 18.918 ; 18.918 ; 18.918 ; 18.918 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[7]  ; 20.040 ; 20.040 ; 20.040 ; 20.040 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[8]  ; 17.637 ; 17.637 ; 17.637 ; 17.637 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[0]  ; 22.111 ; 22.111 ; 22.111 ; 22.111 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[1]  ; 21.581 ; 21.581 ; 21.581 ; 21.581 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[2]  ; 20.631 ; 20.631 ; 20.631 ; 20.631 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[3]  ; 20.251 ; 20.251 ; 20.251 ; 20.251 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[4]  ; 20.772 ; 20.772 ; 20.772 ; 20.772 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[5]  ; 19.897 ; 19.897 ; 19.897 ; 19.897 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[6]  ; 19.296 ; 19.296 ; 19.296 ; 19.296 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[7]  ; 20.418 ; 20.418 ; 20.418 ; 20.418 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[8]  ; 17.938 ; 17.938 ; 17.938 ; 17.938 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[9]  ; 18.401 ; 18.401 ; 18.401 ; 18.401 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[0]  ; 22.686 ; 22.686 ; 22.686 ; 22.686 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[1]  ; 22.156 ; 22.156 ; 22.156 ; 22.156 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[2]  ; 21.206 ; 21.206 ; 21.206 ; 21.206 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[3]  ; 20.826 ; 20.826 ; 20.826 ; 20.826 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[4]  ; 21.347 ; 21.347 ; 21.347 ; 21.347 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[5]  ; 20.472 ; 20.472 ; 20.472 ; 20.472 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[6]  ; 19.871 ; 19.871 ; 19.871 ; 19.871 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[7]  ; 20.993 ; 20.993 ; 20.993 ; 20.993 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[8]  ; 18.524 ; 18.524 ; 18.524 ; 18.524 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[9]  ; 19.325 ; 19.325 ; 19.325 ; 19.325 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[10] ; 19.448 ; 19.448 ; 19.448 ; 19.448 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[0]  ; 22.409 ; 22.409 ; 22.409 ; 22.409 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[1]  ; 21.879 ; 21.879 ; 21.879 ; 21.879 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[2]  ; 20.929 ; 20.929 ; 20.929 ; 20.929 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[3]  ; 20.549 ; 20.549 ; 20.549 ; 20.549 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[4]  ; 21.070 ; 21.070 ; 21.070 ; 21.070 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[5]  ; 20.195 ; 20.195 ; 20.195 ; 20.195 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[6]  ; 19.594 ; 19.594 ; 19.594 ; 19.594 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[7]  ; 20.818 ; 20.818 ; 20.818 ; 20.818 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[8]  ; 18.629 ; 18.629 ; 18.629 ; 18.629 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[9]  ; 19.654 ; 19.654 ; 19.654 ; 19.654 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[10] ; 19.777 ; 19.777 ; 19.777 ; 19.777 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[11] ; 17.785 ; 17.785 ; 17.785 ; 17.785 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[0]  ; 22.579 ; 22.579 ; 22.579 ; 22.579 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[1]  ; 22.049 ; 22.049 ; 22.049 ; 22.049 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[2]  ; 21.099 ; 21.099 ; 21.099 ; 21.099 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[3]  ; 20.719 ; 20.719 ; 20.719 ; 20.719 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[4]  ; 21.240 ; 21.240 ; 21.240 ; 21.240 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[5]  ; 20.365 ; 20.365 ; 20.365 ; 20.365 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[6]  ; 19.764 ; 19.764 ; 19.764 ; 19.764 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[7]  ; 20.941 ; 20.941 ; 20.941 ; 20.941 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[8]  ; 18.799 ; 18.799 ; 18.799 ; 18.799 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[9]  ; 19.824 ; 19.824 ; 19.824 ; 19.824 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[10] ; 19.947 ; 19.947 ; 19.947 ; 19.947 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[11] ; 18.395 ; 18.395 ; 18.395 ; 18.395 ;
+-------------------+--------------------+--------+--------+--------+--------+


+------------------------------------------------------------------------+
; Minimum Progagation Delay                                              ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[0]  ; 3.795 ; 3.398 ; 3.398 ; 3.795 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[1]  ; 4.404 ; 3.825 ; 3.825 ; 4.404 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[2]  ; 4.029 ; 3.983 ; 3.983 ; 4.029 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[3]  ; 4.076 ; 3.660 ; 3.660 ; 4.076 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[4]  ; 3.763 ; 3.464 ; 3.464 ; 3.763 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[5]  ; 3.992 ; 3.859 ; 3.859 ; 3.992 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[6]  ; 3.898 ; 3.763 ; 3.763 ; 3.898 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[7]  ; 3.902 ; 3.490 ; 3.490 ; 3.902 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[8]  ; 4.162 ; 3.849 ; 3.849 ; 4.162 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[9]  ; 4.054 ; 3.697 ; 3.697 ; 4.054 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[10] ; 3.895 ; 3.500 ; 3.500 ; 3.895 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[11] ; 3.780 ; 3.384 ; 3.384 ; 3.780 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[0]  ; 3.660 ; 3.310 ; 3.310 ; 3.660 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[1]  ; 4.151 ; 3.737 ; 3.737 ; 4.151 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[2]  ; 3.921 ; 3.911 ; 3.911 ; 3.921 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[3]  ; 4.095 ; 3.572 ; 3.572 ; 4.095 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[4]  ; 3.813 ; 3.376 ; 3.376 ; 3.813 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[5]  ; 3.903 ; 3.771 ; 3.771 ; 3.903 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[6]  ; 3.806 ; 3.675 ; 3.675 ; 3.806 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[7]  ; 3.843 ; 3.402 ; 3.402 ; 3.843 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[8]  ; 4.004 ; 3.761 ; 3.761 ; 4.004 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[9]  ; 3.677 ; 3.609 ; 3.609 ; 3.677 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[10] ; 3.842 ; 3.412 ; 3.412 ; 3.842 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[11] ; 3.725 ; 3.296 ; 3.296 ; 3.725 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[0]  ; 3.248 ; 3.564 ; 3.564 ; 3.248 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[1]  ; 3.675 ; 4.055 ; 4.055 ; 3.675 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[2]  ; 3.849 ; 3.825 ; 3.825 ; 3.849 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[3]  ; 3.510 ; 3.921 ; 3.921 ; 3.510 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[4]  ; 3.314 ; 3.608 ; 3.608 ; 3.314 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[5]  ; 3.709 ; 3.807 ; 3.807 ; 3.709 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[6]  ; 3.613 ; 3.710 ; 3.710 ; 3.613 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[7]  ; 3.340 ; 3.747 ; 3.747 ; 3.340 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[8]  ; 3.699 ; 3.908 ; 3.908 ; 3.699 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[9]  ; 3.547 ; 3.581 ; 3.581 ; 3.547 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[10] ; 3.350 ; 3.740 ; 3.740 ; 3.350 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[11] ; 3.234 ; 3.625 ; 3.625 ; 3.234 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[0]  ; 7.327 ; 7.327 ; 7.327 ; 7.327 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[1]  ; 6.997 ; 6.997 ; 6.997 ; 6.997 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[0]  ; 5.049 ; 5.049 ; 5.049 ; 5.049 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[1]  ; 5.046 ; 5.046 ; 5.046 ; 5.046 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[2]  ; 4.699 ; 4.699 ; 4.699 ; 4.699 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[0]  ; 7.655 ; 7.655 ; 7.655 ; 7.655 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[1]  ; 7.301 ; 7.301 ; 7.301 ; 7.301 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[2]  ; 7.084 ; 7.084 ; 7.084 ; 7.084 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[3]  ; 7.005 ; 7.005 ; 7.005 ; 7.005 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[0]  ; 7.871 ; 7.871 ; 7.871 ; 7.871 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[1]  ; 7.660 ; 7.660 ; 7.660 ; 7.660 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[2]  ; 6.988 ; 6.988 ; 6.988 ; 6.988 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[3]  ; 6.996 ; 6.996 ; 6.996 ; 6.996 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[4]  ; 7.573 ; 7.573 ; 7.573 ; 7.573 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[0]  ; 7.988 ; 7.988 ; 7.988 ; 7.988 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[1]  ; 7.633 ; 7.633 ; 7.633 ; 7.633 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[2]  ; 7.156 ; 7.156 ; 7.156 ; 7.156 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[3]  ; 7.027 ; 7.027 ; 7.027 ; 7.027 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[4]  ; 7.548 ; 7.548 ; 7.548 ; 7.548 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[5]  ; 7.247 ; 7.247 ; 7.247 ; 7.247 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[0]  ; 8.029 ; 8.029 ; 8.029 ; 8.029 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[1]  ; 7.658 ; 7.658 ; 7.658 ; 7.658 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[2]  ; 7.270 ; 7.270 ; 7.270 ; 7.270 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[3]  ; 7.073 ; 7.073 ; 7.073 ; 7.073 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[4]  ; 7.639 ; 7.639 ; 7.639 ; 7.639 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[5]  ; 7.293 ; 7.293 ; 7.293 ; 7.293 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[6]  ; 7.228 ; 7.228 ; 7.228 ; 7.228 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[0]  ; 7.791 ; 7.791 ; 7.791 ; 7.791 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[1]  ; 7.420 ; 7.420 ; 7.420 ; 7.420 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[2]  ; 7.054 ; 7.054 ; 7.054 ; 7.054 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[3]  ; 6.855 ; 6.855 ; 6.855 ; 6.855 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[4]  ; 7.482 ; 7.482 ; 7.482 ; 7.482 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[5]  ; 7.075 ; 7.075 ; 7.075 ; 7.075 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[6]  ; 6.997 ; 6.997 ; 6.997 ; 6.997 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[7]  ; 7.510 ; 7.510 ; 7.510 ; 7.510 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[0]  ; 8.173 ; 8.173 ; 8.173 ; 8.173 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[1]  ; 7.802 ; 7.802 ; 7.802 ; 7.802 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[2]  ; 7.354 ; 7.354 ; 7.354 ; 7.354 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[3]  ; 7.271 ; 7.271 ; 7.271 ; 7.271 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[4]  ; 7.770 ; 7.770 ; 7.770 ; 7.770 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[5]  ; 7.485 ; 7.485 ; 7.485 ; 7.485 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[6]  ; 7.218 ; 7.218 ; 7.218 ; 7.218 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[7]  ; 7.545 ; 7.545 ; 7.545 ; 7.545 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[8]  ; 7.030 ; 7.030 ; 7.030 ; 7.030 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[0]  ; 8.335 ; 8.335 ; 8.335 ; 8.335 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[1]  ; 7.964 ; 7.964 ; 7.964 ; 7.964 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[2]  ; 7.516 ; 7.516 ; 7.516 ; 7.516 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[3]  ; 7.433 ; 7.433 ; 7.433 ; 7.433 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[4]  ; 7.932 ; 7.932 ; 7.932 ; 7.932 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[5]  ; 7.647 ; 7.647 ; 7.647 ; 7.647 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[6]  ; 7.384 ; 7.384 ; 7.384 ; 7.384 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[7]  ; 7.641 ; 7.641 ; 7.641 ; 7.641 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[8]  ; 7.123 ; 7.123 ; 7.123 ; 7.123 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[9]  ; 7.390 ; 7.390 ; 7.390 ; 7.390 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[0]  ; 8.220 ; 8.220 ; 8.220 ; 8.220 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[1]  ; 7.849 ; 7.849 ; 7.849 ; 7.849 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[2]  ; 7.401 ; 7.401 ; 7.401 ; 7.401 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[3]  ; 7.318 ; 7.318 ; 7.318 ; 7.318 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[4]  ; 7.817 ; 7.817 ; 7.817 ; 7.817 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[5]  ; 7.532 ; 7.532 ; 7.532 ; 7.532 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[6]  ; 7.269 ; 7.269 ; 7.269 ; 7.269 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[7]  ; 7.596 ; 7.596 ; 7.596 ; 7.596 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[8]  ; 7.081 ; 7.081 ; 7.081 ; 7.081 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[9]  ; 7.369 ; 7.369 ; 7.369 ; 7.369 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[10] ; 7.648 ; 7.648 ; 7.648 ; 7.648 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[0]  ; 8.540 ; 8.540 ; 8.540 ; 8.540 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[1]  ; 8.169 ; 8.169 ; 8.169 ; 8.169 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[2]  ; 7.721 ; 7.721 ; 7.721 ; 7.721 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[3]  ; 7.638 ; 7.638 ; 7.638 ; 7.638 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[4]  ; 8.137 ; 8.137 ; 8.137 ; 8.137 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[5]  ; 7.852 ; 7.852 ; 7.852 ; 7.852 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[6]  ; 7.589 ; 7.589 ; 7.589 ; 7.589 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[7]  ; 7.894 ; 7.894 ; 7.894 ; 7.894 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[8]  ; 7.314 ; 7.314 ; 7.314 ; 7.314 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[9]  ; 7.305 ; 7.305 ; 7.305 ; 7.305 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[10] ; 7.439 ; 7.439 ; 7.439 ; 7.439 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[11] ; 7.219 ; 7.219 ; 7.219 ; 7.219 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[0]  ; 8.414 ; 8.414 ; 8.414 ; 8.414 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[1]  ; 8.043 ; 8.043 ; 8.043 ; 8.043 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[2]  ; 7.595 ; 7.595 ; 7.595 ; 7.595 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[3]  ; 7.512 ; 7.512 ; 7.512 ; 7.512 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[4]  ; 8.011 ; 8.011 ; 8.011 ; 8.011 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[5]  ; 7.726 ; 7.726 ; 7.726 ; 7.726 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[6]  ; 7.463 ; 7.463 ; 7.463 ; 7.463 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[7]  ; 7.768 ; 7.768 ; 7.768 ; 7.768 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[8]  ; 7.188 ; 7.188 ; 7.188 ; 7.188 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[9]  ; 7.283 ; 7.283 ; 7.283 ; 7.283 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[10] ; 7.417 ; 7.417 ; 7.417 ; 7.417 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[11] ; 7.197 ; 7.197 ; 7.197 ; 7.197 ;
+-------------------+--------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; clk_in       ; clk_in       ; 2661897  ; 79       ; 0        ; 0        ;
; FP_ADDR_LOAD ; clk_in       ; 92811    ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; clk_in       ; 105068   ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; clk_in       ; 85060    ; 0        ; 0        ; 0        ;
; clk_in       ; FP_ADDR_LOAD ; 46       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 9        ; 1        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_ADDR_LOAD ; 6        ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_ADDR_LOAD ; 6        ; 0        ; 0        ; 0        ;
; clk_in       ; FP_DEPOSIT   ; 46       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_DEPOSIT   ; 6        ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_DEPOSIT   ; 9        ; 1        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_DEPOSIT   ; 6        ; 0        ; 0        ; 0        ;
; clk_in       ; FP_EXAMINE   ; 46       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_EXAMINE   ; 6        ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_EXAMINE   ; 6        ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_EXAMINE   ; 9        ; 1        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; clk_in       ; clk_in       ; 2661897  ; 79       ; 0        ; 0        ;
; FP_ADDR_LOAD ; clk_in       ; 92811    ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; clk_in       ; 105068   ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; clk_in       ; 85060    ; 0        ; 0        ; 0        ;
; clk_in       ; FP_ADDR_LOAD ; 46       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 9        ; 1        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_ADDR_LOAD ; 6        ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_ADDR_LOAD ; 6        ; 0        ; 0        ; 0        ;
; clk_in       ; FP_DEPOSIT   ; 46       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_DEPOSIT   ; 6        ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_DEPOSIT   ; 9        ; 1        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_DEPOSIT   ; 6        ; 0        ; 0        ; 0        ;
; clk_in       ; FP_EXAMINE   ; 46       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_EXAMINE   ; 6        ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_EXAMINE   ; 6        ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_EXAMINE   ; 9        ; 1        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 577   ; 577  ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 1804  ; 1804 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jan 22 20:01:06 2017
Info: Command: quartus_sta system -c system
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 68 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'system.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_in clk_in
    Info (332105): create_clock -period 1.000 -name FP_EXAMINE FP_EXAMINE
    Info (332105): create_clock -period 1.000 -name FP_DEPOSIT FP_DEPOSIT
    Info (332105): create_clock -period 1.000 -name FP_ADDR_LOAD FP_ADDR_LOAD
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_3|nand_1|output~1|datab"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_3|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_11|nand_1|output~2|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_9|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 7 nodes
    Warning (332126): Node "cpu|register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "cpu|register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "cpu|register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|dataa"
    Warning (332126): Node "cpu|register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|datac"
    Warning (332126): Node "cpu|register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_8|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_6|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 7 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~5|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~4|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~5|dataa"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~5|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_2|nand_3_3|output~0|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_3_3|output~0|datab"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_1|output~1|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 7 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~3|datab"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~3|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_3_3|output~0|datab"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 7 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~3|datab"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~3|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_4|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_4|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|datab"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|datac"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_3|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_7|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_6|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_5|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_5|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 15 nodes
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|dataa"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|dataa"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|dataa"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|dataa"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|dataa"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_3_3|output~0|datac"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_3_3|output~0|datac"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_10|nand_1|output~2|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_7|nand_1|output~2|datad"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_8|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_9|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_10|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_11|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~4|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datab"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~4|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|datac"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~3|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_3_3|output~0|datac"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|dataa"
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -21.638
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -21.638     -2403.319 clk_in 
    Info (332119):    -9.337        -9.337 FP_EXAMINE 
    Info (332119):    -8.818        -8.818 FP_DEPOSIT 
    Info (332119):    -8.469        -8.469 FP_ADDR_LOAD 
Info (332146): Worst-case hold slack is -1.151
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.151        -5.005 clk_in 
    Info (332119):     0.990         0.000 FP_EXAMINE 
    Info (332119):     1.004         0.000 FP_ADDR_LOAD 
    Info (332119):     1.193         0.000 FP_DEPOSIT 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -744.509 clk_in 
    Info (332119):    -1.469        -1.469 FP_ADDR_LOAD 
    Info (332119):    -1.469        -1.469 FP_DEPOSIT 
    Info (332119):    -1.469        -1.469 FP_EXAMINE 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.642
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.642      -712.638 clk_in 
    Info (332119):    -2.708        -2.708 FP_EXAMINE 
    Info (332119):    -2.541        -2.541 FP_DEPOSIT 
    Info (332119):    -2.426        -2.426 FP_ADDR_LOAD 
Info (332146): Worst-case hold slack is -0.680
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.680       -20.020 clk_in 
    Info (332119):     0.322         0.000 FP_EXAMINE 
    Info (332119):     0.330         0.000 FP_ADDR_LOAD 
    Info (332119):     0.401         0.000 FP_DEPOSIT 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -721.222 clk_in 
    Info (332119):    -1.222        -1.222 FP_ADDR_LOAD 
    Info (332119):    -1.222        -1.222 FP_DEPOSIT 
    Info (332119):    -1.222        -1.222 FP_EXAMINE 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 350 warnings
    Info: Peak virtual memory: 598 megabytes
    Info: Processing ended: Sun Jan 22 20:01:07 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


