Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Apr 04 16:48:12 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 71 register/latch pins with no clock driven by root clock pin: design_1_i/clock_divider_0/U0/internal_clock_reg[26]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 195 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.215        0.000                      0                  218        0.176        0.000                      0                  218        4.500        0.000                       0                   155  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.215        0.000                      0                  218        0.176        0.000                      0                  218        4.500        0.000                       0                   155  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.994ns (28.345%)  route 2.513ns (71.655%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.729     5.332    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           1.410     7.260    design_1_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X84Y91         LUT5 (Prop_lut5_I0_O)        0.148     7.408 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.596     8.004    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I0_O)        0.328     8.332 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=12, routed)          0.507     8.839    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X87Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.612    15.035    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[3]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X87Y94         FDRE (Setup_fdre_C_CE)      -0.205    15.053    design_1_i/BinToBCD16_0/U0/BCD0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.994ns (28.345%)  route 2.513ns (71.655%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.729     5.332    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           1.410     7.260    design_1_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X84Y91         LUT5 (Prop_lut5_I0_O)        0.148     7.408 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.596     8.004    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I0_O)        0.328     8.332 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=12, routed)          0.507     8.839    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X87Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.612    15.035    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_reg[0]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X87Y94         FDRE (Setup_fdre_C_CE)      -0.205    15.053    design_1_i/BinToBCD16_0/U0/BCD2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.994ns (28.345%)  route 2.513ns (71.655%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.729     5.332    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           1.410     7.260    design_1_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X84Y91         LUT5 (Prop_lut5_I0_O)        0.148     7.408 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.596     8.004    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I0_O)        0.328     8.332 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=12, routed)          0.507     8.839    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X87Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.612    15.035    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_reg[1]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X87Y94         FDRE (Setup_fdre_C_CE)      -0.205    15.053    design_1_i/BinToBCD16_0/U0/BCD2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.994ns (28.345%)  route 2.513ns (71.655%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.729     5.332    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           1.410     7.260    design_1_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X84Y91         LUT5 (Prop_lut5_I0_O)        0.148     7.408 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.596     8.004    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I0_O)        0.328     8.332 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=12, routed)          0.507     8.839    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X87Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.612    15.035    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_reg[3]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X87Y94         FDRE (Setup_fdre_C_CE)      -0.205    15.053    design_1_i/BinToBCD16_0/U0/BCD2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.994ns (28.425%)  route 2.503ns (71.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.729     5.332    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           1.410     7.260    design_1_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X84Y91         LUT5 (Prop_lut5_I0_O)        0.148     7.408 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.596     8.004    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I0_O)        0.328     8.332 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=12, routed)          0.497     8.829    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X86Y93         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.612    15.035    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y93         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y93         FDRE (Setup_fdre_C_CE)      -0.205    15.053    design_1_i/BinToBCD16_0/U0/BCD0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.994ns (28.425%)  route 2.503ns (71.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.729     5.332    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           1.410     7.260    design_1_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X84Y91         LUT5 (Prop_lut5_I0_O)        0.148     7.408 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.596     8.004    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I0_O)        0.328     8.332 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=12, routed)          0.497     8.829    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X86Y93         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.612    15.035    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y93         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[0]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y93         FDRE (Setup_fdre_C_CE)      -0.205    15.053    design_1_i/BinToBCD16_0/U0/BCD1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.994ns (28.425%)  route 2.503ns (71.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.729     5.332    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           1.410     7.260    design_1_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X84Y91         LUT5 (Prop_lut5_I0_O)        0.148     7.408 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.596     8.004    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I0_O)        0.328     8.332 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=12, routed)          0.497     8.829    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X86Y93         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.612    15.035    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y93         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[1]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y93         FDRE (Setup_fdre_C_CE)      -0.205    15.053    design_1_i/BinToBCD16_0/U0/BCD1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.994ns (28.425%)  route 2.503ns (71.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.729     5.332    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           1.410     7.260    design_1_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X84Y91         LUT5 (Prop_lut5_I0_O)        0.148     7.408 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.596     8.004    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I0_O)        0.328     8.332 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=12, routed)          0.497     8.829    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X86Y93         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.612    15.035    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y93         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[2]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y93         FDRE (Setup_fdre_C_CE)      -0.205    15.053    design_1_i/BinToBCD16_0/U0/BCD1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.994ns (28.425%)  route 2.503ns (71.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.729     5.332    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           1.410     7.260    design_1_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X84Y91         LUT5 (Prop_lut5_I0_O)        0.148     7.408 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.596     8.004    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I0_O)        0.328     8.332 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=12, routed)          0.497     8.829    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X86Y93         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.612    15.035    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y93         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[3]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y93         FDRE (Setup_fdre_C_CE)      -0.205    15.053    design_1_i/BinToBCD16_0/U0/BCD1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.994ns (28.425%)  route 2.503ns (71.575%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.729     5.332    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y91         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.518     5.850 f  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           1.410     7.260    design_1_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X84Y91         LUT5 (Prop_lut5_I0_O)        0.148     7.408 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.596     8.004    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I0_O)        0.328     8.332 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=12, routed)          0.497     8.829    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X86Y93         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.612    15.035    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y93         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_reg[2]/C
                         clock pessimism              0.259    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X86Y93         FDRE (Setup_fdre_C_CE)      -0.205    15.053    design_1_i/BinToBCD16_0/U0/BCD2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  6.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/index_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.075%)  route 0.124ns (39.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.605     1.524    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y92         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=39, routed)          0.124     1.789    design_1_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X84Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.834 r  design_1_i/BinToBCD16_0/U0/index_c[3]_i_1/O
                         net (fo=2, routed)           0.000     1.834    design_1_i/BinToBCD16_0/U0/index_c[3]_i_1_n_0
    SLICE_X84Y92         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.877     2.042    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y92         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[3]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X84Y92         FDRE (Hold_fdre_C_D)         0.121     1.658    design_1_i/BinToBCD16_0/U0/index_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/index_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.309%)  route 0.159ns (45.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.605     1.524    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y92         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  design_1_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=23, routed)          0.159     1.824    design_1_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X84Y92         LUT4 (Prop_lut4_I3_O)        0.048     1.872 r  design_1_i/BinToBCD16_0/U0/index_c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.872    design_1_i/BinToBCD16_0/U0/index_c[1]_i_1_n_0
    SLICE_X84Y92         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.877     2.042    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y92         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X84Y92         FDRE (Hold_fdre_C_D)         0.131     1.668    design_1_i/BinToBCD16_0/U0/index_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.604     1.523    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y89         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.128     1.651 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[8]/Q
                         net (fo=1, routed)           0.086     1.737    design_1_i/BinToBCD16_0/U0/int_rg_c_reg_n_0_[8]
    SLICE_X85Y89         LUT2 (Prop_lut2_I0_O)        0.104     1.841 r  design_1_i/BinToBCD16_0/U0/int_rg_c[9]_i_1/O
                         net (fo=1, routed)           0.000     1.841    design_1_i/BinToBCD16_0/U0/int_rg_n[9]
    SLICE_X85Y89         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.876     2.041    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y89         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[9]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X85Y89         FDRE (Hold_fdre_C_D)         0.107     1.630    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/index_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.912%)  route 0.159ns (46.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.605     1.524    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y92         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  design_1_i/BinToBCD16_0/U0/c_s_reg[1]/Q
                         net (fo=23, routed)          0.159     1.824    design_1_i/BinToBCD16_0/U0/c_s[1]
    SLICE_X84Y92         LUT3 (Prop_lut3_I2_O)        0.045     1.869 r  design_1_i/BinToBCD16_0/U0/index_c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    design_1_i/BinToBCD16_0/U0/index_c[0]_i_1_n_0
    SLICE_X84Y92         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.877     2.042    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y92         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X84Y92         FDRE (Hold_fdre_C_D)         0.120     1.657    design_1_i/BinToBCD16_0/U0/index_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.229ns (69.612%)  route 0.100ns (30.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.606     1.525    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y90         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.128     1.653 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/Q
                         net (fo=1, routed)           0.100     1.753    design_1_i/BinToBCD16_0/U0/int_rg_c_reg_n_0_[4]
    SLICE_X86Y90         LUT3 (Prop_lut3_I0_O)        0.101     1.854 r  design_1_i/BinToBCD16_0/U0/int_rg_c[5]_i_1/O
                         net (fo=1, routed)           0.000     1.854    design_1_i/BinToBCD16_0/U0/int_rg_n[5]
    SLICE_X86Y90         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.878     2.043    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y90         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[5]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X86Y90         FDRE (Hold_fdre_C_D)         0.107     1.632    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_1/U0/BCD0_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_1/U0/BCD0_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.653%)  route 0.131ns (41.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.606     1.525    design_1_i/BinToBCD16_1/U0/clk
    SLICE_X85Y96         FDRE                                         r  design_1_i/BinToBCD16_1/U0/BCD0_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  design_1_i/BinToBCD16_1/U0/BCD0_c_reg[1]/Q
                         net (fo=4, routed)           0.131     1.797    design_1_i/BinToBCD16_1/U0/BCD0_c[1]
    SLICE_X85Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.842 r  design_1_i/BinToBCD16_1/U0/BCD0[2]_i_1/O
                         net (fo=2, routed)           0.000     1.842    design_1_i/BinToBCD16_1/U0/BCD0[2]_i_1_n_0
    SLICE_X85Y96         FDRE                                         r  design_1_i/BinToBCD16_1/U0/BCD0_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.878     2.043    design_1_i/BinToBCD16_1/U0/clk
    SLICE_X85Y96         FDRE                                         r  design_1_i/BinToBCD16_1/U0/BCD0_c_reg[2]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X85Y96         FDRE (Hold_fdre_C_D)         0.092     1.617    design_1_i/BinToBCD16_1/U0/BCD0_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_1/U0/BCD4_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_1/U0/BCD4_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.608     1.527    design_1_i/BinToBCD16_1/U0/clk
    SLICE_X87Y97         FDRE                                         r  design_1_i/BinToBCD16_1/U0/BCD4_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y97         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  design_1_i/BinToBCD16_1/U0/BCD4_c_reg[1]/Q
                         net (fo=3, routed)           0.133     1.802    design_1_i/BinToBCD16_1/U0/BCD4_c[1]
    SLICE_X87Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  design_1_i/BinToBCD16_1/U0/BCD4[1]_i_1/O
                         net (fo=2, routed)           0.000     1.847    design_1_i/BinToBCD16_1/U0/BCD4[1]_i_1_n_0
    SLICE_X87Y97         FDRE                                         r  design_1_i/BinToBCD16_1/U0/BCD4_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.880     2.045    design_1_i/BinToBCD16_1/U0/clk
    SLICE_X87Y97         FDRE                                         r  design_1_i/BinToBCD16_1/U0/BCD4_c_reg[1]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X87Y97         FDRE (Hold_fdre_C_D)         0.092     1.619    design_1_i/BinToBCD16_1/U0/BCD4_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_1/U0/int_rg_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_1/U0/int_rg_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.605     1.524    design_1_i/BinToBCD16_1/U0/clk
    SLICE_X83Y92         FDRE                                         r  design_1_i/BinToBCD16_1/U0/int_rg_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  design_1_i/BinToBCD16_1/U0/int_rg_c_reg[0]/Q
                         net (fo=1, routed)           0.136     1.802    design_1_i/BinToBCD16_1/U0/int_rg_c_reg_n_0_[0]
    SLICE_X83Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.847 r  design_1_i/BinToBCD16_1/U0/int_rg_c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.847    design_1_i/BinToBCD16_1/U0/int_rg_n[1]
    SLICE_X83Y92         FDRE                                         r  design_1_i/BinToBCD16_1/U0/int_rg_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.877     2.042    design_1_i/BinToBCD16_1/U0/clk
    SLICE_X83Y92         FDRE                                         r  design_1_i/BinToBCD16_1/U0/int_rg_c_reg[1]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X83Y92         FDRE (Hold_fdre_C_D)         0.092     1.616    design_1_i/BinToBCD16_1/U0/int_rg_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.232ns (68.497%)  route 0.107ns (31.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.606     1.525    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y90         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.128     1.653 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/Q
                         net (fo=1, routed)           0.107     1.760    design_1_i/BinToBCD16_0/U0/int_rg_c_reg_n_0_[3]
    SLICE_X86Y90         LUT3 (Prop_lut3_I0_O)        0.104     1.864 r  design_1_i/BinToBCD16_0/U0/int_rg_c[4]_i_1/O
                         net (fo=1, routed)           0.000     1.864    design_1_i/BinToBCD16_0/U0/int_rg_n[4]
    SLICE_X86Y90         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.878     2.043    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y90         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X86Y90         FDRE (Hold_fdre_C_D)         0.107     1.632    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD2_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD2_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.442%)  route 0.176ns (48.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.607     1.526    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y93         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  design_1_i/BinToBCD16_0/U0/BCD2_c_reg[0]/Q
                         net (fo=4, routed)           0.176     1.843    design_1_i/BinToBCD16_0/U0/BCD2_c[0]
    SLICE_X85Y93         LUT6 (Prop_lut6_I2_O)        0.045     1.888 r  design_1_i/BinToBCD16_0/U0/BCD2[1]_i_1/O
                         net (fo=2, routed)           0.000     1.888    design_1_i/BinToBCD16_0/U0/BCD2[1]_i_1_n_0
    SLICE_X85Y93         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.878     2.043    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y93         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_c_reg[1]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X85Y93         FDRE (Hold_fdre_C_D)         0.091     1.654    design_1_i/BinToBCD16_0/U0/BCD2_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y92    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y92    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y92    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y92    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y92    design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y92    design_1_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y93    design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y94    design_1_i/BinToBCD16_0/U0/BCD0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y92    design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    design_1_i/clock_divider_0/U0/internal_clock_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    design_1_i/clock_divider_0/U0/internal_clock_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    design_1_i/clock_divider_0/U0/internal_clock_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y88    design_1_i/clock_divider_0/U0/internal_clock_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y88    design_1_i/EightDisplayControl_0/U0/div_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y88    design_1_i/EightDisplayControl_0/U0/div_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y88    design_1_i/EightDisplayControl_0/U0/div_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y88    design_1_i/EightDisplayControl_0/U0/div_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y85    design_1_i/clock_divider_0/U0/internal_clock_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y85    design_1_i/clock_divider_0/U0/internal_clock_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    design_1_i/BinToBCD16_0/U0/index_c_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    design_1_i/BinToBCD16_0/U0/index_c_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y87    design_1_i/EightDisplayControl_0/U0/div_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y87    design_1_i/EightDisplayControl_0/U0/div_reg[2]/C



