<!-- HTML header for doxygen 1.8.7-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>RA Flexible Software Package Documentation: MCU Board Support Package</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <script type="text/javascript" src="search/lunr.js"></script>
    <link href="search/lunrsearch.css" rel="stylesheet" type="text/css">
    <script src="search/lunr_index.js"></script>
    <script src="search/lunrclient.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="fsp_customdoxygen.css" rel="stylesheet" type="text/css" />
<script type="text/javascript">
    $(document).ready(function() {
        $("tr.tree_lvl_1").nextUntil("tr.tree_lvl_1,tr.tree_none").hide();
		$("tr.tree_lvl_1").data("expanded","0");
		$("tr.tree_lvl_2").data("expanded","0");
		$("tr.tree_lvl_3").data("expanded","0");
		$("tr.tree_lvl_4").data("expanded","0");
		$("tr.tree_lvl_5").data("expanded","0");
        $("tr.tree_lvl_1").click(function() {
		    var lvl_1_is_open = $(this).data("expanded");
		    if (lvl_1_is_open == "0") {
                $(this).nextUntil("tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_2, tr.tree_lvl_1_item").show();
                $(this).find("span").removeClass("chevron-collapsed").addClass("chevron-expanded");
				$(this).data("expanded","1");
			} else {
			    $(this).nextUntil("tr.tree_lvl_1,tr.tree_none").hide();
                $(this).nextUntil("tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_2,tr.tree_lvl_3,tr.tree_lvl_4,tr.tree_lvl_5").find("span").removeClass("chevron-expanded").addClass("chevron-collapsed");
				$(this).nextUntil("tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_2,tr.tree_lvl_3,tr.tree_lvl_4,tr.tree_lvl_5").data("expanded","0");
				$(this).find("span").removeClass("chevron-expanded").addClass("chevron-collapsed");
				$(this).data("expanded","0");
			    }
        });
		$("tr.tree_lvl_2").click(function() {
		    var lvl_2_is_open = $(this).data("expanded");
		    if (lvl_2_is_open == "0") {
                $(this).nextUntil("tr.tree_lvl_2,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_3, tr.tree_lvl_2_item").show();
                $(this).find("span").removeClass("chevron-collapsed").addClass("chevron-expanded");
				$(this).data("expanded","1");
			} else {
			    $(this).nextUntil("tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none").hide();
				$(this).nextUntil("tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_3,tr.tree_lvl_4,tr.tree_lvl_5").find("span").removeClass("chevron-expanded").addClass("chevron-collapsed");
				$(this).nextUntil("tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_3,tr.tree_lvl_4,tr.tree_lvl_5").data("expanded","0");
				$(this).find("span").removeClass("chevron-expanded").addClass("chevron-collapsed");
				$(this).data("expanded","0");
			    }
        });
		$("tr.tree_lvl_3").click(function() {
		    var lvl_3_is_open = $(this).data("expanded");
		    if (lvl_3_is_open == "0") {
                $(this).nextUntil("tr.tree_lvl_3,tr.tree_lvl_2,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_4, tr.tree_lvl_3_item").show();
                $(this).find("span").removeClass("chevron-collapsed").addClass("chevron-expanded");
				$(this).data("expanded","1");
			} else {
			    $(this).nextUntil("tr.tree_lvl_3,tr.tree_lvl_2_item,tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none").hide();
                $(this).nextUntil("tr.tree_lvl_3,tr.tree_lvl_2_item,tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_4, tr.tree_lvl_5").find("span").removeClass("chevron-expanded").addClass("chevron-collapsed");
				$(this).nextUntil("tr.tree_lvl_3,tr.tree_lvl_2_item,tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_4, tr.tree_lvl_5").data("expanded","0");
				$(this).find("span").removeClass("chevron-expanded").addClass("chevron-collapsed");
				$(this).data("expanded","0");
			    }
        });
		$("tr.tree_lvl_4").click(function() {
		    var lvl_4_is_open = $(this).data("expanded");
		    if (lvl_4_is_open == "0") {
                $(this).nextUntil("tr.tree_lvl_4,tr.tree_lvl_3,tr.tree_lvl_2,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_5, tr.tree_lvl_4_item").show();
                $(this).find("span").removeClass("chevron-collapsed").addClass("chevron-expanded");
				$(this).data("expanded","1");
			} else {
			    $(this).nextUntil("tr.tree_lvl_4,tr.tree_lvl_3_item,tr.tree_lvl_3,tr.tree_lvl_2_item,tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none").hide();
                $(this).nextUntil("tr.tree_lvl_4,tr.tree_lvl_3_item,tr.tree_lvl_3,tr.tree_lvl_2_item,tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_5").find("span").removeClass("chevron-expanded").addClass("chevron-collapsed");
				$(this).nextUntil("tr.tree_lvl_4,tr.tree_lvl_3_item,tr.tree_lvl_3,tr.tree_lvl_2_item,tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_5").data("expanded","0");
				$(this).find("span").removeClass("chevron-expanded").addClass("chevron-collapsed");
				$(this).data("expanded","0");
			    }
        });
		$("tr.tree_lvl_5").click(function() {
		    var lvl_5_is_open = $(this).data("expanded");
		    if (lvl_5_is_open == "0") {
                $(this).nextUntil("tr.tree_lvl_5,tr.tree_lvl_4,tr.tree_lvl_3,tr.tree_lvl_2,tr.tree_lvl_1,tr.tree_none", "tr.tree_lvl_5_item").show();
                $(this).find("span").removeClass("chevron-collapsed").addClass("chevron-expanded");
				$(this).data("expanded","1");
			} else {
			    $(this).nextUntil("tr.tree_lvl_5,tr.tree_lvl_4_item,tr.tree_lvl_4,tr.tree_lvl_3_item,tr.tree_lvl_3,tr.tree_lvl_2_item,tr.tree_lvl_2,tr.tree_lvl_1_item,tr.tree_lvl_1,tr.tree_none").hide();
				$(this).find("span").removeClass("chevron-expanded").addClass("chevron-collapsed");
				$(this).data("expanded","0");
			    }
        });
     });
</script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_scaled.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">RA Flexible Software Package Documentation
   &#160;<span id="projectnumber">Release v6.2.0</span>
   </div>
  </td>
   <td>        <br /><div id="MSearchBox" class="MSearchBoxInactive">

    <form id="lunrSearchForm" name="lunrSearchForm">
      <span class="left" >
          <img id="MSearchSelect" src="search/mag_sel.png"
               alt=""/>
         <input class="search-input" id="MSearchField" name="q" placeholder="Search" type="text">
      </span>
      <span class="right">
          &nbsp;
      </span>
        <!--<input type="submit" value="Search">-->
    </form>
</div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___b_s_p___m_c_u.html','');});
</script>

<script src="search/mark.min.js"></script>
<script type="text/javascript">
  $(document).ready(function() {
    var options = {         // allows highlighting across element boundaries.
      "acrossElements": true
    };
    var bodyText = $("div.contents").text(); // try contents instead of body.
    // If using body: Problem may be that text inside <script> tags is included in .text() - but not in cheerio?
    // If using div.contents - works
    var fullURL = $(location).attr('href');
    var splitURL = fullURL.split("?");  // Get param string: content after "?" in URL
    if (splitURL.length > 1) {          // If any content after "?"
      var paramStr = splitURL[1];
      var params = paramStr.split("&"); // Split params on "&"
      for (i = 0; i < params.length; i++) {
        var paramPair = params[i].split("=");
        if (paramPair[0] == "pos") {     // If any param starts "pos", get the content after "="
          posStr = paramPair[1];
          var splitPos = posStr.split(",");
          var termArray = [];
        // termArray will have the search terms
            for (i=0; i < splitPos.length; i += 2) {
            start = splitPos[i];
            len = splitPos[i+1]; // Needs error detection! Vulnerable if non-even # of pos entries
            term = bodyText.substr(start,len);
            if (termArray.includes(term) == false) {     // List all unique terms
                termArray.push(bodyText.substr(start,len));
            }
          }
    //      console.log(termArray);
          var context = document.querySelector("div.contents");
          var instance = new Mark(context);
          for(i=0;i<termArray.length; i+=1) {
            instance.mark(termArray[i],options);  // Use Mark.js to mark all terms in termArray
            }
          var firstMark = document.querySelector("mark");
          firstMark.scrollIntoView(true);
          //      console.log($("mark").first().text()); // Trying to scroll to first Mark element.
        }
            }
    }
  });
</script>

<link href="fsp_customdoxygen.css" rel="stylesheet" type="text/css" />

<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>


<!-- Lunr search results -->
<div id="lunrResultBox" style="
        position: fixed;
        border: 1px solid black;
        background-color: WhiteSmoke;
        padding: 10px;
        width: 500px;
        height: 500px;
        top: 30;
        right: 0;
        overflow: auto;
        display: none">
    <button onclick="closeLunrResults()" style="float: right;">X</button>
    <div class="resultCount" id="resultCount"></div>
    <div id="searchResults"></div>
</div>
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">MCU Board Support Package<div class="ingroups"><a class="el" href="group___r_e_n_e_s_a_s___c_o_m_m_o_n.html">BSP</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaf3ee66233fc75acfcc21a97d7a767aa1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaf3ee66233fc75acfcc21a97d7a767aa1">R_FSP_VersionGet</a> (<a class="el" href="group___r_e_n_e_s_a_s___c_o_m_m_o_n.html#unionfsp__pack__version__t">fsp_pack_version_t</a> *const p_version)</td></tr>
<tr class="separator:gaf3ee66233fc75acfcc21a97d7a767aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7467da77df89bb6594dcd0dd09f1d017"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga7467da77df89bb6594dcd0dd09f1d017">R_BSP_SourceClockHzGet</a> (<a class="el" href="group___b_s_p___m_c_u.html#gaf256033060ec55ab7b466ae3205f5bcf">fsp_priv_source_clock_t</a> clock)</td></tr>
<tr class="separator:ga7467da77df89bb6594dcd0dd09f1d017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cae0c65c54074c32d30eb4108d9a09"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE IRQn_Type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga50cae0c65c54074c32d30eb4108d9a09">R_FSP_CurrentIrqGet</a> (void)</td></tr>
<tr class="separator:ga50cae0c65c54074c32d30eb4108d9a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac289335b731d0bdb5cb8e6d243898ef"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaac289335b731d0bdb5cb8e6d243898ef">R_FSP_SystemClockHzGet</a> (<a class="el" href="group___b_s_p___m_c_u.html#ga0b3dd3838340f26522703d160787bddd">fsp_priv_clock_t</a> clock)</td></tr>
<tr class="separator:gaac289335b731d0bdb5cb8e6d243898ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921a7eb6745b92439064ea3a90fe5201"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga921a7eb6745b92439064ea3a90fe5201">R_FSP_ClockDividerGet</a> (uint32_t ckdivcr)</td></tr>
<tr class="separator:ga921a7eb6745b92439064ea3a90fe5201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20937316e0d5052a5c15f465a88a79e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bsp_unique_id_t const  *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gad20937316e0d5052a5c15f465a88a79e">R_BSP_UniqueIdGet</a> (void)</td></tr>
<tr class="separator:gad20937316e0d5052a5c15f465a88a79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18928f748ba80b2546461eb9a0bbafac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga18928f748ba80b2546461eb9a0bbafac">R_BSP_PartNumberGet</a> (bsp_part_number_t *const p_part_number)</td></tr>
<tr class="separator:ga18928f748ba80b2546461eb9a0bbafac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b674f239296d8685865ff4c7b5104c5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga8b674f239296d8685865ff4c7b5104c5">R_BSP_FlashCacheDisable</a> (void)</td></tr>
<tr class="separator:ga8b674f239296d8685865ff4c7b5104c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a93d5890f795fc7bbb2d85040a73bfe"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga4a93d5890f795fc7bbb2d85040a73bfe">R_BSP_FlashCacheEnable</a> (void)</td></tr>
<tr class="separator:ga4a93d5890f795fc7bbb2d85040a73bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae832f27e31e0508d5cc762620dc2ca27"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gae832f27e31e0508d5cc762620dc2ca27">R_BSP_SecondaryCoreStart</a> (void)</td></tr>
<tr class="separator:gae832f27e31e0508d5cc762620dc2ca27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3219448adfd1531cf69f68697ab184b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaf3219448adfd1531cf69f68697ab184b">R_BSP_SoftwareDelay</a> (uint32_t delay, <a class="el" href="group___b_s_p___m_c_u.html#gafd98e2a6f080d6a52a3ef72e3d731b2b">bsp_delay_units_t</a> units)</td></tr>
<tr class="separator:gaf3219448adfd1531cf69f68697ab184b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed27ea47f0c85a1af9bb515600d5e2ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaed27ea47f0c85a1af9bb515600d5e2ba">R_BSP_GroupIrqWrite</a> (<a class="el" href="group___b_s_p___m_c_u.html#ga72e70676360e6a4d753a8d235e6b93a2">bsp_grp_irq_t</a> irq, void(*p_callback)(<a class="el" href="group___b_s_p___m_c_u.html#ga72e70676360e6a4d753a8d235e6b93a2">bsp_grp_irq_t</a> irq))</td></tr>
<tr class="separator:gaed27ea47f0c85a1af9bb515600d5e2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad7a5e3ee69cb6db6a6b9111ba898bc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga6ad7a5e3ee69cb6db6a6b9111ba898bc">NMI_Handler</a> (void)</td></tr>
<tr class="separator:ga6ad7a5e3ee69cb6db6a6b9111ba898bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c911e1e449b7382f67b54df2dd13874"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga1c911e1e449b7382f67b54df2dd13874">R_BSP_IpcSemaphoreTake</a> (<a class="el" href="group___b_s_p___m_c_u.html#structbsp__ipc__semaphore__handle__t">bsp_ipc_semaphore_handle_t</a> const *const p_semaphore_handle)</td></tr>
<tr class="separator:ga1c911e1e449b7382f67b54df2dd13874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefbbc3f16407c8651f4bae1e4cb599b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaefbbc3f16407c8651f4bae1e4cb599b2">R_BSP_IpcSemaphoreGive</a> (<a class="el" href="group___b_s_p___m_c_u.html#structbsp__ipc__semaphore__handle__t">bsp_ipc_semaphore_handle_t</a> const *const p_semaphore_handle)</td></tr>
<tr class="separator:gaefbbc3f16407c8651f4bae1e4cb599b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ec15dfe9b14451eb73ebc0b582091e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga1ec15dfe9b14451eb73ebc0b582091e3">R_BSP_IpcNmiEnable</a> (<a class="el" href="group___b_s_p___m_c_u.html#ga7c11519eca195fb988272c3b4459e761">bsp_ipc_nmi_cb_t</a> p_callback)</td></tr>
<tr class="separator:ga1ec15dfe9b14451eb73ebc0b582091e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6103fa8fc8180e02266f188dcb9666d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga6103fa8fc8180e02266f188dcb9666d8">R_BSP_IpcNmiRequestSet</a> (void)</td></tr>
<tr class="separator:ga6103fa8fc8180e02266f188dcb9666d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1770c51415f6e1b252db25cba519bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga5e1770c51415f6e1b252db25cba519bf">R_BSP_IrqClearPending</a> (IRQn_Type irq)</td></tr>
<tr class="separator:ga5e1770c51415f6e1b252db25cba519bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60fe8003581e76178d779a4826269761"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga60fe8003581e76178d779a4826269761">R_BSP_IrqCfg</a> (IRQn_Type const irq, uint32_t priority, void *p_context)</td></tr>
<tr class="separator:ga60fe8003581e76178d779a4826269761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371b95fda14990f0cd07b9f7be415666"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga371b95fda14990f0cd07b9f7be415666">R_BSP_IrqEnableNoClear</a> (IRQn_Type const irq)</td></tr>
<tr class="separator:ga371b95fda14990f0cd07b9f7be415666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3044950b0d3d01b4308f7ae4dbe82ed9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga3044950b0d3d01b4308f7ae4dbe82ed9">R_BSP_IrqEnable</a> (IRQn_Type const irq)</td></tr>
<tr class="separator:ga3044950b0d3d01b4308f7ae4dbe82ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fe380c52ec05457d53b076f295ff13"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga92fe380c52ec05457d53b076f295ff13">R_BSP_IrqDisable</a> (IRQn_Type const irq)</td></tr>
<tr class="separator:ga92fe380c52ec05457d53b076f295ff13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128782df12a076633ed01cb09dbcabb1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga128782df12a076633ed01cb09dbcabb1">R_BSP_IrqCfgEnable</a> (IRQn_Type const irq, uint32_t priority, void *p_context)</td></tr>
<tr class="separator:ga128782df12a076633ed01cb09dbcabb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf81ea131b37236af9ef33735d74603a7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaf81ea131b37236af9ef33735d74603a7">R_BSP_MemoryMirrorStatusGet</a> (<a class="el" href="group___b_s_p___m_c_u.html#structmmf__status__t">mmf_status_t</a> *p_mmf_status)</td></tr>
<tr class="separator:gaf81ea131b37236af9ef33735d74603a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3795b5042138a68a1fffc6c49de8b81c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga3795b5042138a68a1fffc6c49de8b81c">R_BSP_MemoryMirrorAddrSet</a> (const uint32_t addr)</td></tr>
<tr class="separator:ga3795b5042138a68a1fffc6c49de8b81c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9c6b74983237446de75a9d9b65e752"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga6a9c6b74983237446de75a9d9b65e752">R_BSP_RegisterProtectEnable</a> (<a class="el" href="group___b_s_p___m_c_u.html#ga8f69caf459fd80173db15fdee8bc6fa3">bsp_reg_protect_t</a> regs_to_protect)</td></tr>
<tr class="separator:ga6a9c6b74983237446de75a9d9b65e752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb35164e7e044bd1878a4ce015199c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga1bb35164e7e044bd1878a4ce015199c3">R_BSP_RegisterProtectDisable</a> (<a class="el" href="group___b_s_p___m_c_u.html#ga8f69caf459fd80173db15fdee8bc6fa3">bsp_reg_protect_t</a> regs_to_unprotect)</td></tr>
<tr class="separator:ga1bb35164e7e044bd1878a4ce015199c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ee340978f5c25f52f0cad1457c6616"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gae7ee340978f5c25f52f0cad1457c6616">Reset_Handler</a> (void)</td></tr>
<tr class="separator:gae7ee340978f5c25f52f0cad1457c6616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e0c522c1bb26af24accaf20e6b87d12"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga4e0c522c1bb26af24accaf20e6b87d12">Default_Handler</a> (void)</td></tr>
<tr class="separator:ga4e0c522c1bb26af24accaf20e6b87d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f514700ccf00d08dbdcff7f1224eb2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a> (void)</td></tr>
<tr class="separator:ga93f514700ccf00d08dbdcff7f1224eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga662624feaff3850ffbe7fb118ab140d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga662624feaff3850ffbe7fb118ab140d7">R_BSP_WarmStart</a> (<a class="el" href="group___b_s_p___m_c_u.html#ga6fe6dc3c0813eeae8665430a31c005b4">bsp_warm_start_event_t</a> event)</td></tr>
<tr class="separator:ga662624feaff3850ffbe7fb118ab140d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The BSP is responsible for getting the MCU from reset to the user's application. Before reaching the user's application, the BSP sets up the stacks, heap, clocks, interrupts, C runtime environment, and stack monitor. </p>
<p><a class="anchor" id="um_bsp_data_initialization"></a><a class="anchor" id="um_stack_pointer_monitor"></a></p><ul>
<li>
<a href="#bsp-features">BSP Features</a> </li>
<li>
<a href="#bsp-clock-configuration">BSP Clock Configuration</a> </li>
<li>
<a href="#system-interrupts">System Interrupts</a> </li>
<li>
<a href="#group-interrupts">Group Interrupts</a> </li>
<li>
<a href="#external-peripheral-interrupts">External and Peripheral Interrupts</a> </li>
<li>
<a href="#error-logging">Error Logging</a> </li>
<li>
<a href="#bsp-weak-symbols">BSP Weak Symbols</a> </li>
<li>
<a href="#warm-start-callbacks">Warm Start Callbacks</a> </li>
<li>
<a href="#sub-clock-stabilization-wait-callback">Sub Clock Stabilization Wait Callback</a> </li>
<li>
<a href="#sdram-initialization">SDRAM Initialization</a> </li>
<li>
<a href="#c-runtime-initialization">C Runtime Initialization</a> </li>
<li>
<a href="#register-protection">Register Protection</a> </li>
<li>
<a href="#option-setting-memory">Option-Setting Memory</a> </li>
<li>
<a href="#id-code">ID Codes</a> </li>
<li>
<a href="#trustzone-security-attribution">TrustZone Security Attribution Registers</a> </li>
<li>
<a href="#software-delay">Software Delay</a> </li>
<li>
<a href="#bsp-tfu">Trignometric Function</a> </li>
<li>
<a href="#bsp-macl">Digital Signal Processing with 32-bit Multiply-Accumulator</a> </li>
<li>
<a href="#octaclock-update">Octal-SPI Clock Update</a> </li>
<li>
<a href="#devices-with-ofs1-initeccen">Devices with OFS1.INITECCEN</a> </li>
<li>
<a href="#limited-dcache-support">Limited D-Cache Support</a> </li>
<li>
<a href="#non-cacheable-buffer-placement-example">Non-Cacheable Buffer Placement Example</a> </li>
<li>
<a href="#bsp-ipc">Inter-Processor Communication (IPC) Support</a> </li>
<li>
<a href="#bsp-configuration">Configuration</a> </li>
</ul>
<h1><a class="anchor" id="bsp-overview"></a>
Overview</h1>
<h2><a class="anchor" id="bsp-features"></a>
BSP Features</h2>
<h3><a class="anchor" id="bsp-clock-configuration"></a>
BSP Clock Configuration</h3>
<p><a class="anchor" id="um_bsp_clock_initialization"></a>All system clocks are set up during BSP initialization based on the settings in bsp_clock_cfg.h. These settings are derived from clock configuration information provided from the RA Configuration editor <b>Clocks</b> tab.</p>
<ul>
<li>Clock configuration is performed prior to initializing the C runtime environment to speed up the startup process, as it is possible to start up on a relatively slow (that is, 32 kHz) clock.</li>
<li>The BSP implements the required delays to allow the selected clock to stabilize.</li>
<li><a class="anchor" id="um_bsp_systemcoreclock"></a>The BSP will configure the CMSIS SystemCoreClock variable after clock initialization with the current system clock frequency.</li>
</ul>
<h3><a class="anchor" id="system-interrupts"></a>
System Interrupts</h3>
<p><a class="anchor" id="um_bsp_initialize_icu"></a><a class="anchor" id="um_bsp_system_exceptions"></a>As RA MCUs are based on the Arm Cortex-M architecture, the NVIC Nested Vectored Interrupt Controller (NVIC) handles exceptions and interrupt configuration, prioritization and interrupt masking. In the Arm architecture, the NVIC handles exceptions. Some exceptions are known as System Exceptions. System exceptions are statically located at the "top" of the vector table and occupy vector numbers 1 to 15. Vector zero is reserved for the MSP Main Stack Pointer (MSP). The remaining 15 system exceptions are shown below:</p>
<ul>
<li>Reset</li>
<li>NMI</li>
<li>Cortex-M4 Hard Fault Handler</li>
<li>Cortex-M4 MPU Fault Handler</li>
<li>Cortex-M4 Bus Fault Handler</li>
<li>Cortex-M4 Usage Fault Handler</li>
<li>Reserved</li>
<li>Reserved</li>
<li>Reserved</li>
<li>Reserved</li>
<li>Cortex-M4 SVCall Handler</li>
<li>Cortex-M4 Debug Monitor Handler</li>
<li>Reserved</li>
<li>Cortex-M4 PendSV Handler</li>
<li>Cortex-M4 SysTick Handler</li>
</ul>
<p>NMI and Hard Fault exceptions are enabled out of reset and have fixed priorities. Other exceptions have configurable priorities and some can be disabled.</p>
<h3><a class="anchor" id="group-interrupts"></a>
Group Interrupts</h3>
<p><a class="anchor" id="um_bsp_nmi_callback"></a>Group interrupt is the term used to describe the 12 sources that can trigger the Non-Maskable Interrupt (NMI). When an NMI occurs the NMI Handler examines the NMISR (status register) to determine the source of the interrupt. NMI interrupts take precedence over all interrupts, are usable only as CPU interrupts, and cannot activate the RA peripherals Data Transfer Controller (DTC) or Direct Memory Access Controller (DMAC).</p>
<p>Possible group interrupt sources include:</p>
<ul>
<li>IWDT Underflow/Refresh Error</li>
<li>WDT Underflow/Refresh Error</li>
<li>Voltage-Monitoring 1 Interrupt</li>
<li>Voltage-Monitoring 2 Interrupt</li>
<li>VBATT monitor Interrupt</li>
<li>Oscillation Stop is detected</li>
<li>NMI pin</li>
<li>RAM Parity Error</li>
<li>RAM ECC Error</li>
<li>MPU Bus Slave Error</li>
<li>MPU Bus Master Error</li>
<li>MPU Stack Error</li>
<li>TrustZone Filter Error<a class="anchor" id="um_bsp_tz_nmi"></a> A user may enable notification for one or more group interrupts by registering a callback using the BSP API function <a class="el" href="group___b_s_p___m_c_u.html#gaed27ea47f0c85a1af9bb515600d5e2ba">R_BSP_GroupIrqWrite()</a>. When an NMI interrupt occurs, the NMI handler checks to see if there is a callback registered for the cause of the interrupt and if so calls the registered callback function.</li>
</ul>
<h3><a class="anchor" id="external-peripheral-interrupts"></a>
External and Peripheral Interrupts</h3>
<p><a class="anchor" id="um_bsp_support_user_isrs"></a>User configurable interrupts begin with slot 16. These may be external, or peripheral generated interrupts.</p>
<p>Although the number of available slots for the NVIC interrupt vector table may seem small, the BSP defines up to 512 events that are capable of generating an interrupt. By using Event Mapping, the BSP maps user-enabled events to NVIC interrupts. For an RA6M3 MCU, only 96 of these events may be active at any one time, but the user has flexibility by choosing which events generate the active event.</p>
<p>By allowing the user to select only the events they are interested in as interrupt sources, we are able to provide an interrupt service routine that is fast and event specific.</p>
<p>For example, on other microcontrollers a standard NVIC interrupt vector table might contain a single vector entry for the SCI0 (Serial Communications Interface) peripheral. The interrupt service routine for this would have to check a status register for the 'real' source of the interrupt. In the RA implementation there is a vector entry for each of the SCI0 events that we are interested in.</p>
<h3><a class="anchor" id="bsp-weak-symbols"></a>
BSP Weak Symbols</h3>
<p>You might wonder how the BSP is able to place ISR addresses in the NVIC table without the user having explicitly defined one. All that is required by the BSP is that the interrupt event be given a priority.</p>
<p>This is accomplished through the use of the 'weak' attribute. The weak attribute causes the declaration to be emitted as a weak symbol rather than a global. A weak symbol is one that can be overridden by an accompanying strong reference with the same name. When the BSP declares a function as weak, user code can define the same function and it will be used in place of the BSP function. By defining all possible interrupt sources as weak, the vector table can be built at compile time and any user declarations (strong references) will be used at runtime.</p>
<p>Weak symbols are supported for ELF targets and also for a.out targets when using the GNU assembler and linker.</p>
<p>Note that in CMSIS <code>system.c</code>, there is also a weak definition (and a function body) for the Warm Start callback function <a class="el" href="group___b_s_p___m_c_u.html#ga662624feaff3850ffbe7fb118ab140d7">R_BSP_WarmStart()</a>. Because this function is defined in the same file as the weak declaration, it will be called as the 'default' implementation. The function may be overridden by the user by copying the body into their user application and modifying it as necessary. The linker identifies this as the 'strong' reference and uses it.</p>
<h3><a class="anchor" id="warm-start-callbacks"></a>
Warm Start Callbacks</h3>
<p><a class="anchor" id="um_bsp_pre_clock_initialization_callback"></a><a class="anchor" id="um_bsp_post_clock_initialization_callback"></a><a class="anchor" id="um_bsp_post_data_initialization_callback"></a>As the BSP is in the process of bringing up the board out of reset, there are three points where the user can request a callback. These are defined as the 'Pre Clock Init', 'Post Clock Init' and 'Post C' warm start callbacks.</p>
<p>As described above, this function is already weakly defined as <a class="el" href="group___b_s_p___m_c_u.html#ga662624feaff3850ffbe7fb118ab140d7">R_BSP_WarmStart()</a>, so it is a simple matter of redefining the function or copying the existing body from CMSIS system.c into the application code to get a callback. <a class="el" href="group___b_s_p___m_c_u.html#ga662624feaff3850ffbe7fb118ab140d7">R_BSP_WarmStart()</a> takes an event parameter of type <code>bsp_warm_start_event_t</code> which describes the type of warm start callback being made.</p>
<p>This function is not enabled/disabled and is always called for both events as part of the BSP startup. Therefore it needs a function body, which will not be called if the user is overriding it. The function body is located in system.c. To use this function just copy this function into your own code and modify it to meet your needs.</p>
<h3><a class="anchor" id="sub-clock-stabilization-wait-callback"></a>
Sub Clock Stabilization Wait Callback</h3>
<p>When Sub-Clock oscillator is populated in the application, the BSP startup code waits for some time(sub-clock stabilization time) to allow Sub-clock to stabilize. Enabling the watchdog (IWDT or WDT) timer with Auto start mode in an application using Sub-clock may cause system to generate Reset or NMI interrupt before reaching the application code if watchdog refresh register is not updated in the configured refresh Window. To overcome this problem a weakly defined callback R_BSP_SubClockStabilizeWait() can be overridden. Redefine the callback function in the application code and add code to update the watchdog refresh register. R_BSP_SubClockStabilizeWait() takes a parameter delay of type <code>uint32_t</code> which describes the time in milliseconds required to stabilize the sub-clock.</p>
<h3><a class="anchor" id="sub-clock-stabilization-wait-after-reset-callback"></a>
Sub Clock Stabilization Wait After Reset callback</h3>
<p>After Power-On-Reset, the BSP startup code may have to wait for some time(sub-clock stabilization time) to allow Sub-clock to stabilize. This can cause problem to RTC in case device is to be reset frequently. If Sub-Clock registers are not initialized during a reset, BSP actually does not have to wait for Sub-clock to stabilize. To overcome this problem, a weakly defined callback R_BSP_SubClockStabilizeWaitAfterReset() is provided. Reimplement the callback function in the application code to determine whether BSP has to wait for stabilization time based on the current reset type. R_BSP_SubClockStabilizeWaitAfterReset() takes a parameter delay of type <code>uint32_t</code> which describes the time in milliseconds required to stabilize the sub-clock.</p>
<h3><a class="anchor" id="sdram-initialization"></a>
SDRAM Initialization</h3>
<p><a class="anchor" id="um_bsp_sdram_initialization"></a>The BSP provides support for usage of external SDRAM modules on MCUs with SDRAM support. SDRAM is enabled and configured in the BSP tab of the RA configuration editor. The default location for initialization is in the 'Post C' warm start callback. If required, the call to <a class="el" href="group___b_s_p___s_d_r_a_m.html#gad51b72b217a0060860e3affccdb69d62" title="Initializes SDRAM. ">R_BSP_SdramInit()</a> can be moved anywhere after clock and pin initialization, but it must only be called once after reset. The BSP will not initialize any memory sections in the SDRAM. The user is responsible for initializing any code or data stored in SDRAM.</p>
<p>Before entering Software Standby or Deep Software Standby, the user must call <a class="el" href="group___b_s_p___s_d_r_a_m.html#ga58298a848222b3b49fda6c26e57e5adb" title="Changes SDRAM from Auto-refresh to Self-refresh. ">R_BSP_SdramSelfRefreshEnable()</a> to change from Auto-Refresh to Self-Refresh in order to preserve data during the low power state. No SDRAM access is allowed after this function is called. The user must not place FSP code or data or their wakeup interrupt handling functions into SDRAM to ensure there are no issues around transitions into and out of Software Standby since SDRAM access will be disabled then and trigger a fault if access is requested.</p>
<p>When resuming from Software Standby, the user must call <a class="el" href="group___b_s_p___s_d_r_a_m.html#ga3181a42141ec41a24e8ff0d392840b21" title="Changes SDRAM from Self-refresh to Auto-refresh. ">R_BSP_SdramSelfRefreshDisable()</a> to change from Self-Refresh to Auto-Refresh and restore SDRAM access.</p>
<p>When resuming operation after Deep Software Standby or another situation where there is already data present in the SDRAM modules that must be preserved, the user must call R_BSP_SdramInit(false) before pin initialization and then call <a class="el" href="group___b_s_p___s_d_r_a_m.html#ga3181a42141ec41a24e8ff0d392840b21" title="Changes SDRAM from Self-refresh to Auto-refresh. ">R_BSP_SdramSelfRefreshDisable()</a> after pins have been configured in order to resume operations with the SDRAM.</p>
<h3><a class="anchor" id="ospi_b_initialization"></a>
OSPI_B Initialization</h3>
<p>The BSP provides support for usage of external or SiP OSPI memories on MCUs with OSPI_B support. OSPI_B intialization is enabled in the BSP tab of the RA configuration editor, but an OSPI_B stack component must also be added. It requires the "Early BSP Initialization" option to be enabled. The default location for initialization is during the <code>BSP_WARM_START_POST_CLOCK</code> event of <code>R_BSP_WarmStart</code> callback. When enabled, the function specified in the macro <code>BSP_CFG_OSPI_B_STARTUP_FN</code> will be executed by the BSP and any internal memory regions sourced from OSPI_B memory will be initialized. The BSP will not initialize any memory sections in the OSPI memory; the user is responsible for initializing any code or data stored in the OSPI memory.</p>
<p>OSPI must be initialized before other external memories (for example, HyperRAM) if they source initialization data from OSPI. If required, the call to <code>R_BSP_OspiBInit()</code> can be moved anywhere after the clock initialization, but must be called once after reset. Moving initilization to be after the <code>BSP_WARM_START_POST_C</code> event will prevent external memories from automatically being initialized if sourced from OSPI.</p>
<p>On low voltage devices, for example, RA8P1 SiP, the BSP must be configured to the appropriate I/O port driver voltage or instabilities can occur.</p>
<h3><a class="anchor" id="c-runtime-initialization"></a>
C Runtime Initialization</h3>
<p>This BSP configuration allows the user to skip the FSP C runtime initialization code by setting the "C Runtime Initialization" to "Disabled" on the BSP tab of the RA Configuration editor. Disabling this option is useful in cases where a non-standard linker script is being used or other modifications to the runtime initialization are desired. If this macro is disabled, the user must use the 'Post Clock Init' event from the warm start (described above) to run their own runtime initialization code.</p>
<h3><a class="anchor" id="heap-allocation"></a>
Heap Allocation</h3>
<p><a class="anchor" id="um_bsp_stacks_and_heap"></a>The relatively low amount of on-chip SRAM available and lack of memory protection in an MCU means that heap use must be very carefully controlled to avoid memory leaks, overruns and attempted overallocation. Further, many RTOSes provide their own dynamic memory allocation system. For these reasons the default heap size is set at 0 bytes, effectively disabling dynamic memory. If it is required for an application setting a positive value to the "Heap size (bytes)" option in the RA Common configurations on the <b>BSP</b> tab will allocate a heap.</p>
<dl class="section note"><dt>Note</dt><dd>When using printf/sprintf (and other variants) to output floating point numbers a heap is required. A minimum size of 0x1000 (4096) bytes is recommended when starting development in this case.</dd></dl>
<h3><a class="anchor" id="error-logging"></a>
Error Logging</h3>
<p><a class="anchor" id="um_bsp_error_logging"></a>When error logging is enabled, the error logging function can be redefined on the command line by defining <a class="el" href="group___b_s_p___m_c_u.html#ga960f46c44b67ba8ad5377cfc8e4e6a75">FSP_ERROR_LOG(err)</a> to the desired function call. The default function implementation is <a class="el" href="group___b_s_p___m_c_u.html#ga960f46c44b67ba8ad5377cfc8e4e6a75">FSP_ERROR_LOG(err)</a>=fsp_error_log(err, <b>FILE</b>, <b>LINE</b>). This implementation uses the predefined macros <b>FILE</b> and <b>LINE</b> to help identify the location where the error occurred. Removing the line from the function call can reduce code size when error logging is enabled. Some compilers may support other predefined macros like <b>FUNCTION</b>, which could be helpful for customizing the error logger.</p>
<h3><a class="anchor" id="register-protection"></a>
Register Protection</h3>
<p><a class="anchor" id="um_bsp_register_protection"></a>The BSP register protection functions utilize reference counters to ensure that an application which has specified a certain register and subsequently calls another function doesn't have its register protection settings inadvertently modified.</p>
<p>Each time <a class="el" href="group___b_s_p___m_c_u.html#ga1bb35164e7e044bd1878a4ce015199c3">R_BSP_RegisterProtectDisable()</a> is called, the respective reference counter is incremented.</p>
<p>Each time <a class="el" href="group___b_s_p___m_c_u.html#ga6a9c6b74983237446de75a9d9b65e752">R_BSP_RegisterProtectEnable()</a> is called, the respective reference counter is decremented.</p>
<p>Both functions will only modify the protection state if their reference counter is zero.</p>
<div class="fragment"><div class="line"></div><div class="line">    <span class="comment">/* Enable writing to protected CGC registers */</span></div><div class="line">    <a class="code" href="group___b_s_p___m_c_u.html#ga1bb35164e7e044bd1878a4ce015199c3">R_BSP_RegisterProtectDisable</a>(<a class="code" href="group___b_s_p___m_c_u.html#gga8f69caf459fd80173db15fdee8bc6fa3a331f34f99c7a66ca791edd7271144b3c">BSP_REG_PROTECT_CGC</a>);</div><div class="line"></div><div class="line">    <span class="comment">/* Insert code to modify protected CGC registers. */</span></div><div class="line"></div><div class="line">    <span class="comment">/* Disable writing to protected CGC registers */</span></div><div class="line">    <a class="code" href="group___b_s_p___m_c_u.html#ga6a9c6b74983237446de75a9d9b65e752">R_BSP_RegisterProtectEnable</a>(<a class="code" href="group___b_s_p___m_c_u.html#gga8f69caf459fd80173db15fdee8bc6fa3a331f34f99c7a66ca791edd7271144b3c">BSP_REG_PROTECT_CGC</a>);</div><div class="line"></div></div><!-- fragment --> <h3><a class="anchor" id="option-setting-memory"></a>
Option-Setting Memory</h3>
<p>Option-setting memory includes OFS registers (e.g. OFS1), the debugger ID code (OSIS), block protections settings (BPS/PBPS), and other device-dependent non-volatile options. Option-setting memory is MCU specific, and not all MCUs implement all option-setting registers. Option-setting configurations available on the selected device are configurable in the BSP properties. These configurations are placed in sections to be loaded at the required flash address by the linker.</p>
<p>OFS registers can be individually enabled or disabled. When an OFS register is disabled, its flash address will not be erased or programmed. The existing settings on the device will not be changed. For safety purpose, OFS registers that could limit or disable debug or ROM write access (like OSIS, BANKSEL, BPS, PBPS etc.) are disabled by default. Please note:</p><ul>
<li>Secure OFS registers can only be set by Secure/Flat projects. Secure OFS register settings are ignored in Non-Secure projects.</li>
<li>For multiple-core use case, OFS registers will only be set by CPU0 projects.</li>
<li>For MCUBoot use case, OFS registers will only be set by bootloader projects.</li>
</ul>
<h3><a class="anchor" id="id-code"></a>
ID Codes</h3>
<p>The ID code is a 16-byte value that can be used to protect the MCU from being connected to a debugger or from connecting in Serial Boot Mode. There are different settings that can be set for the ID code; please refer to the hardware manual for your device for available options.</p>
<p>On MCUs that support TrustZone, option-setting registers are placed in a different locations for Non-Secure projects than for Secure or Flat projects. This is handled automatically by the BSP and linker scripts.</p>
<p>All *_SEL registers default to allowing both Secure and Non-Secure access unless otherwise noted here. If block protection is configured in a Secure project, the BSP sets the corresponding configuration to Secure access only by updating the corresponding *_SEL register. Similarly, the LVD related settings in the OFSn_SEL registers are automatically set to Secure if the corresponding LVD monitor is used in the Secure project.</p>
<h3><a class="anchor" id="trustzone-security-attribution"></a>
TrustZone Security Attribution Registers</h3>
<p>On MCUs that support TrustZone, Security Attribution Registers for modules used in the Secure project are configured to allow Secure access only as part of the startup code of the Secure project. This logic is skipped for Flat projects.</p>
<h3><a class="anchor" id="software-delay"></a>
Software Delay</h3>
<p><a class="anchor" id="um_bsp_software_delay"></a>Implements a blocking software delay. A delay can be specified in microseconds, milliseconds or seconds. The delay is implemented based on the system clock rate.</p>
<div class="fragment"><div class="line"></div><div class="line">    <span class="comment">/* Delay at least 1 second. Depending on the number of wait states required for the region of memory</span></div><div class="line"><span class="comment">     * that the software_delay_loop has been linked in this could take longer. The default is 4 cycles per loop.</span></div><div class="line"><span class="comment">     * This can be modified by redefining DELAY_LOOP_CYCLES. BSP_DELAY_UNITS_SECONDS, BSP_DELAY_UNITS_MILLISECONDS,</span></div><div class="line"><span class="comment">     * and BSP_DELAY_UNITS_MICROSECONDS can all be used with R_BSP_SoftwareDelay. */</span></div><div class="line">    <a class="code" href="group___b_s_p___m_c_u.html#gaf3219448adfd1531cf69f68697ab184b">R_BSP_SoftwareDelay</a>(1, <a class="code" href="group___b_s_p___m_c_u.html#ggafd98e2a6f080d6a52a3ef72e3d731b2bacc709da08ef4acc99bf6e2e84946be5d">BSP_DELAY_UNITS_SECONDS</a>);</div><div class="line"></div></div><!-- fragment --> <h3><a class="anchor" id="bsp-tfu"></a>
Trignometric Function</h3>
<p><a class="anchor" id="um_bsp_tfu"></a>Implements Trignometric math inline functions utilizing TFU hardware. These functions can calculate sine, cosine, arctangent and hypotenuse. The trigonometric library functions <code>sinf()</code>, <code>cosf()</code>, <code>atan2f()</code>, and <code>hypotf()</code> can be mapped to respective TFU functions by enabling <code>TFU Mathlib</code> property in FSP Configuration tool. Extended functions <code>sincosf()</code> and <code>atan2hypotf()</code> are also available when the <code>TFU Mathlib</code> property is enabled in the RA Configuration editor.</p>
<p>TFU functions are not reentrant. Disable the <code>TFU Mathlib</code> property in RA Configuration editor if reentrant access to trigonometric library functions is required.</p>
<dl class="section note"><dt>Note</dt><dd>Refer to the MCU hardware user's manual or datasheet to determine if it has TFU support.</dd></dl>
<h3><a class="anchor" id="bsp-macl"></a>
Digital Signal Processing With 32-bit Multiply-Accumulator</h3>
<p><a class="anchor" id="um_bsp_macl"></a>Implements DSP (digital signal processing) functions via MACL (32-bit Multiply-Accumulator) hardware. These functions will support CMSIS DSP APIs to perform the calculation, the activation of MACL can be controlled by stack MACL (rm_cmsis_dsp) in the RA Configuration editor.</p>
<p>When stack MACL (rm_cmsis_dsp) is added, the CMSIS DSP APIs will generate normal functions which overrides weak functions of Arm and use hardware for calculating. When stack MACL (rm_cmsis_dsp) is not added, CMSIS DSP APIs will perform the calculation by using software.</p>
<p>For examples, how to use the CMSIS DSP APIs refer to the link: <a href="https://github.com/ARM-software/CMSIS-DSP/tree/main/Examples/ARM">https://github.com/ARM-software/CMSIS-DSP/tree/main/Examples/ARM</a>.</p>
<p>CMSIS APIs supported by MACL list: </p><table class="doxtable">
<tr>
<th align="center">No</th><th align="left">CMSIS DSP API</th><th align="left">MACL BSP API</th><th align="left">Description  </th></tr>
<tr>
<td align="center">1</td><td align="left">arm_mult_q31</td><td align="left">R_BSP_MaclMulQ31</td><td align="left">Q31 vector multiplication </td></tr>
<tr>
<td align="center">2</td><td align="left">arm_scale_q31</td><td align="left">R_BSP_MaclScaleQ31</td><td align="left">Multiplies a Q31 vector by a scalar </td></tr>
<tr>
<td align="center">3</td><td align="left">arm_mat_mult_q31</td><td align="left">R_BSP_MaclMatMultQ31</td><td align="left">Q31 matrix multiplication </td></tr>
<tr>
<td align="center">4</td><td align="left">arm_mat_vec_mult_q31</td><td align="left">R_BSP_MaclMatVecMulQ31</td><td align="left">Q31 matrix and vector multiplication </td></tr>
<tr>
<td align="center">5</td><td align="left">arm_mat_scale_q31</td><td align="left">R_BSP_MaclMatScaleQ31</td><td align="left">Q31 matrix scaling </td></tr>
<tr>
<td align="center">6</td><td align="left">arm_biquad_cascade_df1_q31</td><td align="left">R_BSP_MaclBiquadCsdDf1Q31</td><td align="left">Processing function for the Q31 Biquad cascade filter </td></tr>
<tr>
<td align="center">7</td><td align="left">arm_conv_partial_q31</td><td align="left">R_BSP_MaclConvPartialQ31</td><td align="left">Partial convolution of Q31 sequences </td></tr>
<tr>
<td align="center">8</td><td align="left">arm_conv_q31</td><td align="left">R_BSP_MaclConvQ31</td><td align="left">Convolution of Q31 sequences </td></tr>
<tr>
<td align="center">9</td><td align="left">arm_correlate_q31</td><td align="left">R_BSP_MaclCorrelateQ31</td><td align="left">Correlation of Q31 sequences </td></tr>
<tr>
<td align="center">10</td><td align="left">arm_fir_decimate_q31</td><td align="left">R_BSP_MaclFirDecimateQ31</td><td align="left">Processing function for the Q31 FIR decimator </td></tr>
<tr>
<td align="center">11</td><td align="left">arm_fir_interpolate_q31</td><td align="left">R_BSP_MaclFirInterpolateQ31</td><td align="left">Processing function for the Q31 FIR interpolator </td></tr>
<tr>
<td align="center">12</td><td align="left">arm_fir_q31</td><td align="left">R_BSP_MaclFirQ31</td><td align="left">Processing function for Q31 FIR filter </td></tr>
<tr>
<td align="center">13</td><td align="left">arm_fir_sparse_q31</td><td align="left">R_BSP_MaclFirSparseQ31</td><td align="left">Processing function for the Q31 sparse FIR filter </td></tr>
<tr>
<td align="center">14</td><td align="left">arm_lms_norm_q31</td><td align="left">R_BSP_MaclLmsNormQ31</td><td align="left">Processing function for Q31 normalized LMS filter </td></tr>
<tr>
<td align="center">15</td><td align="left">arm_lms_q31</td><td align="left">R_BSP_MaclLmsQ31</td><td align="left">Processing function for Q31 LMS filter </td></tr>
</table>
<dl class="section note"><dt>Note</dt><dd>Refer to the MCU hardware user's manual or datasheet to determine if it has MACL support.</dd></dl>
<h3><a class="anchor" id="critical-section-macros"></a>
Critical Section Macros</h3>
<p><a class="anchor" id="um_bsp_critical_section"></a>Implements a critical section. Some MCUs (MCUs with the BASEPRI register) support allowing high priority interrupts to execute during critical sections. On these MCUs, interrupts with priority less than or equal to BSP_CFG_IRQ_MASK_LEVEL_FOR_CRITICAL_SECTION are not serviced in critical sections. Interrupts with higher priority than BSP_CFG_IRQ_MASK_LEVEL_FOR_CRITICAL_SECTION still execute in critical sections.</p>
<div class="fragment"><div class="line"></div><div class="line">    FSP_CRITICAL_SECTION_DEFINE;</div><div class="line"></div><div class="line">    <span class="comment">/* Store the current interrupt posture. */</span></div><div class="line">    <a class="code" href="group___b_s_p___m_c_u.html#gaddc2260c1ce320f3aa1f1cb05b9a5620">FSP_CRITICAL_SECTION_ENTER</a>;</div><div class="line"></div><div class="line">    <span class="comment">/* Interrupts cannot run in this section unless their priority is less than BSP_CFG_IRQ_MASK_LEVEL_FOR_CRITICAL_SECTION. */</span></div><div class="line"></div><div class="line">    <span class="comment">/* Restore saved interrupt posture. */</span></div><div class="line">    <a class="code" href="group___b_s_p___m_c_u.html#ga23338e06b1e1537017ef4f3f94cda354">FSP_CRITICAL_SECTION_EXIT</a>;</div><div class="line"></div></div><!-- fragment --> <h3><a class="anchor" id="octaclock-update"></a>
OctaClock Update</h3>
<p><a class="anchor" id="um_bsp_octaclk_update"></a>Supports changing the Octal-SPI Clock (OCTACLK) during runtime if supported by the MCU. The OCTACLK source and clock divisor can be updated. It is user's responsibility to ensure the selected clock source is running before attempting to update OCTACLK.</p>
<h3><a class="anchor" id="devices-with-ofs1-initeccen"></a>
Devices with OFS1.INITECCEN</h3>
<p>By default, FSP disables ECC for the caches and TCM with OFS1.INITECCEN. For best performance, it is recommended to keep ECC for cache and TCM disabled.</p>
<dl class="section note"><dt>Note</dt><dd>When ECC is enabled for TCM, a full and unconditional zero-initialization of all TCM memory will occur at startup of the first project after reset. This may be either a bootloader if present, or a Flat or Secure application. Because of this, any <code>noinit</code> section contained within TCM will be functionally a zero-initialized section, if ECC is enabled. This is an unavoidable requirement of ECC initialization. Also see <a class="el" href="_c_m85__c_a_c_h_e_s.html#CM85_CACHES-other-information-cache-ecc-with-fsp">Cache ECC with FSP</a>.</dd></dl>
<h3><a class="anchor" id="devices-with-lvocr"></a>
Devices with LVOCR</h3>
<p>By default, FSP disables I/O port low voltage mode for devices with the LVOCR register. Presently, RA8 devices are the only RA devices with the LVOCR register, which configures I/O ports based on VCC and VCC2 voltage levels. For cases where VCC and/or VCC2 will be less than 2.7 V for these devices, the I/O port low voltage mode should be enabled for VCC and/or VCC2.</p>
<dl class="section note"><dt>Note</dt><dd>If the I/O port low voltage mode is not enabled for VCC and/or VCC2 when less than 2.7 V, device electrical characteristics cannot be guaranteed. Do not enable I/O port low voltage mode for VCC or VCC2 when they are greater than or equal to 2.7 V.</dd></dl>
<h2><a class="anchor" id="bsp-seal-msp"></a>
Sealing the Main Stack (TrustZone Secure Projects)</h2>
<p>In TrustZone secure projects, the BSP seals the main stack by placing the value 0xFEF5EDA5 above the stack top. For more information, refer to section 3.5 "Sealing a Stack" in "Secure software guidelines for ARMv8-M": <a href="https://developer.arm.com/documentation/100720/0300">https://developer.arm.com/documentation/100720/0300</a>.</p>
<p><a class="anchor" id="um_bsp_tz_seal_msp"></a> </p>
<h1><a class="anchor" id="limited-dcache-support"></a>
Limited D-Cache Support</h1>
<p>For MCUs with Cortex-M85 cores with D-Cache, limited support is available for enabling the D-Cache and automatically configuring predefined non-cacheable regions via the MPU during BSP initialization. For these MCUs, D-Cache is disabled by default because certain existing drivers do not support data coherency with D-Cache enabled. Enabling the D-Cache requires that data coherency be considered in any circumstance where a core interacts with other bus members.</p>
<h2><a class="anchor" id="non-cacheable-buffer-placement-example"></a>
Non-Cacheable Buffer Placement Example</h2>
<dl class="section warning"><dt>Warning</dt><dd><b>The predefined non-cacheable sections are only understood as non-cacheable within their respective security state when TrustZone is used. This is due to the MPU configuration done by FSP and how Armv8-M chooses the MPU which matches the current security state for determining the memory attributes of a data access. Cache incoherency will occur if references to these sections are passed between security states. For example, passing a reference from the Non-secure application non-cacheable section to the Secure application will result in the Secure application treating the location as cacheable.</b></dd>
<dd>
<b>The predefined non-cacheable sections are only understood as non-cacheable within their respective core. In dual-core devices, each core has a separate MPU which may configure its own regions and attributes, so these sections cannot be used for coherent interprocessor communications in the case that D-Cache is enabled. Use the <a class="el" href="group___i_p_c.html#r-ipc-overview">IPC</a> peripheral instead.</b></dd></dl>
<p>The predefined non-cacheable regions configured by the MPU when D-Cache is enabled can be used to contain data that should not be cached, ensuring data coherency for that data. To use the predefined non-cacheable regions, place the data into the corresponding non-cacheable section defined by the linker script for the chosen toolchain. The predefined non-cacheable regions are not initialized by the BSP.</p>
<p>Below are two examples of placing buffers in non-cacheable regions: </p><pre class="fragment">uint8_t uncached_uninitialized_buffer_sram[1024] BSP_PLACE_IN_SECTION(".ram_noinit_nocache");

uint8_t uncached_zero_initialized_buffer_sram[1024] BSP_PLACE_IN_SECTION(".ram_nocache");
</pre><dl class="section note"><dt>Note</dt><dd>Prior to FSP 6.0.0, the <code>.ram_nocache</code> and <code>.sdram_nocache</code> sections were treated as uninitialized sections. In v6.0.0 and up they default to zero initialization during startup. Use the new section names containing <code>_noinit_</code> for placement into an uninitialized non-cacheable section.</dd></dl>
<p>Section names differ by data region and compiler. Names predefined by the BSP are shown below.</p>
<table class="doxtable">
<tr>
<th>Region </th><th>Initialization </th><th>Name (GCC, IAR, LLVM) </th><th>Name (AC6)  </th></tr>
<tr>
<td>SRAM </td><td>Uninitialized </td><td><code>.ram_noinit_nocache</code> </td><td><code>.bss.ram_noinit_nocache</code> </td></tr>
<tr>
<td>SRAM </td><td>Zero </td><td><code>.ram_nocache</code> </td><td><code>.bss.ram_nocache</code> </td></tr>
<tr>
<td>SDRAM </td><td>Uninitialized </td><td><code>.sdram_noinit_nocache</code> </td><td><code>.bss.sdram_noinit_nocache</code> </td></tr>
<tr>
<td>SDRAM </td><td>Zero </td><td><code>.sdram_nocache</code> </td><td><code>.bss.sdram_nocache</code> </td></tr>
<tr>
<td>OSPI0 CS0 </td><td>Uninitialized </td><td><code>.ospi0_cs0_noinit_nocache</code> </td><td><code>.bss.ospi0_cs0_noinit_nocache</code> </td></tr>
<tr>
<td>OSPI0 CS0 </td><td>Zero </td><td><code>.ospi0_cs0_nocache</code> </td><td><code>.bss.ospi0_cs0_nocache</code> </td></tr>
<tr>
<td>OSPI1 CS0 </td><td>Uninitialized </td><td><code>.ospi1_cs0_noinit_nocache</code> </td><td><code>.bss.ospi1_cs0_noinit_nocache</code> </td></tr>
<tr>
<td>OSPI1 CS0 </td><td>Zero </td><td><code>.ospi1_cs0_nocache</code> </td><td><code>.bss.ospi1_cs0_nocache</code> </td></tr>
</table>
<h1><a class="anchor" id="bsp-ipc"></a>
Inter-Processor Communication (IPC) Support</h1>
<dl class="section note"><dt>Note</dt><dd>For using IPC message FIFOs and maskable interrupts see the HAL IPC driver: <a class="el" href="group___i_p_c.html#r-ipc-overview">Overview</a></dd></dl>
<p>For dual-core MCUs with an IPC peripheral, the BSP provides APIs to use IPC NMIs and semaphores.</p>
<h2>NMI Support</h2>
<p>In order to configure receiving IPC NMIs from the opposing core the user should call <a class="el" href="group___b_s_p___m_c_u.html#ga1ec15dfe9b14451eb73ebc0b582091e3">R_BSP_IpcNmiEnable</a> to enable the interrupt and setup a callback for interrupt processing. On the other hand <a class="el" href="group___b_s_p___m_c_u.html#ga6103fa8fc8180e02266f188dcb9666d8">R_BSP_IpcNmiRequestSet</a> should be called to trigger an interrupt on the opposing core.</p>
<h2>Semaphore Support</h2>
<p><a class="el" href="group___b_s_p___m_c_u.html#ga1c911e1e449b7382f67b54df2dd13874">R_BSP_IpcSemaphoreTake</a> and <a class="el" href="group___b_s_p___m_c_u.html#gaefbbc3f16407c8651f4bae1e4cb599b2">R_BSP_IpcSemaphoreGive</a> should be used to manage any IPC semaphore. The semaphore_handle should be linked to a valid hardware semaphore number.</p>
<p>A IPC semaphore stack is provided which can be used to create semaphore handles.</p>
<p><h2>Configurations for System &gt; IPC Semaphore</h2>
This module can be added to the Stacks tab via New Stack &gt; System &gt; IPC Semaphore.<br />
</p><table class="doxtable">
<tr>
<th>Configuration</th><th>Options</th><th>Default</th><th>Description </th></tr>
<tr class="tree_none">
<td>Name</td><td>Name must be a valid C symbol</td><td>g_ipc_semaphore0 </td><td>Module name. </td></tr>
<tr class="tree_none">
<td>Semaphore Number</td><td>MCU Specific Options</td><td></td><td>Select the IPC semaphore number. This semaphore number will determine which hardware semaphore register is used. </td></tr>
</table>
</p>
<h1><a class="anchor" id="bsp-configuration"></a>
Configuration</h1>
<p>The BSP is heavily data driven with most features and functionality being configured based on the content from configuration files. Configuration files represent the settings specified by the user and are generated when the project is built and/or when the Generate Project Content button is clicked in the RA Configuration editor.</p>
<p><h2>Build Time Configurations for fsp_common</h2>
The following build time configurations are defined in fsp_cfg/bsp/bsp_cfg.h:<br />
</p><table class="doxtable">
<tr>
<th>Configuration</th><th>Options</th><th>Default</th><th>Description </th></tr>
<tr class="tree_none">
<td>Main stack size (bytes)</td><td>Value must be an integer multiple of 8 and between 8 and 0xFFFFFFFF</td><td>0x400 </td><td>Set the size of the main program stack.<br />
<br />
NOTE: This entry is for the main stack. When using an RTOS, thread stacks can be configured in the properties for each thread. </td></tr>
<tr class="tree_none">
<td>Heap size (bytes)</td><td>Value must be 0 or an integer multiple of 8 between 8 and 0xFFFFFFFF.</td><td>0 </td><td>The main heap is disabled by default. Set the heap size to a positive integer divisible by 8 to enable it.<br />
<br />
A minimum of 4K (0x1000) is recommended if standard library functions are to be used. </td></tr>
<tr class="tree_none">
<td>Bootloader Secondary XIP</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Disabled</li>
<li>
Enabled</li>
</ul>
</td><td>Disabled </td><td>This bootloader application project wants to be linked to Secondary XIP area </td></tr>
<tr class="tree_none">
<td>MCU Vcc (mV)</td><td>Value must between 0 and 5500 (5.5V)</td><td>3300 </td><td>Some peripherals require different settings based on the supplied voltage. Entering Vcc here (in mV) allows the relevant driver modules to configure the associated peripherals accordingly. </td></tr>
<tr class="tree_none">
<td>Parameter checking</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Disabled </td><td>When enabled, parameter checking for the BSP is turned on. In addition, any modules whose parameter checking configuration is set to 'Default (BSP)' will perform parameter checking as well. </td></tr>
<tr class="tree_none">
<td>Assert Failures</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Return FSP_ERR_ASSERTION</li>
<li>
Call fsp_error_log then Return FSP_ERR_ASSERTION</li>
<li>
Use assert() to Halt Execution</li>
<li>
Disable checks that would return FSP_ERR_ASSERTION</li>
</ul>
</td><td>Return FSP_ERR_ASSERTION </td><td>Define the behavior of the <a class="el" href="group___b_s_p___m_c_u.html#gaa4fa8ae9390afa996af2dabee6552732">FSP_ASSERT()</a> macro. </td></tr>
<tr class="tree_none">
<td>Clock Registers not Reset Values during Startup</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Disabled</li>
<li>
Enabled</li>
</ul>
</td><td>Disabled </td><td>If enabled, registers are assumed to be set to their reset value during startup. Enable this if another application such as a bootloader or Secure project has already configured the clocks before the startup code runs. </td></tr>
<tr class="tree_none">
<td>Main Oscillator Populated</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Populated</li>
<li>
Not Populated</li>
</ul>
</td><td>Populated </td><td>Select whether or not there is a main oscillator (XTAL) on the board. This setting can be overridden in board_cfg.h. </td></tr>
<tr class="tree_none">
<td>PFS Protect</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Disabled</li>
<li>
Enabled</li>
</ul>
</td><td>Enabled </td><td>Keep the PFS registers locked when they are not being modified. If disabled they will be unlocked during startup. </td></tr>
<tr class="tree_none">
<td>C Runtime Initialization </td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Enabled </td><td>Select if the C runtime initialization in the BSP is to be used. If disabled, use the BSP_WARM_START_POST_CLOCK event to run user defined equivalent. </td></tr>
<tr class="tree_none">
<td>Early BSP Initialization </td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Enabled</li>
<li>
Disabled</li>
</ul>
</td><td>Disabled </td><td>Enable this option to use BSP functions before C runtime initialization (BSP_WARM_START_RESET or BSP_WARM_START_POST_CLOCK). </td></tr>
<tr class="tree_none">
<td>Main Oscillator Clock Source</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
External Oscillator</li>
<li>
Crystal or Resonator</li>
</ul>
</td><td>Crystal or Resonator </td><td>Select the main oscillator clock source. This setting can be overridden in board_cfg.h </td></tr>
<tr class="tree_none">
<td>Subclock Populated</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Populated</li>
<li>
Not Populated</li>
</ul>
</td><td>Populated </td><td>Select whether or not there is a subclock crystal on the board. This setting can be overridden in board_cfg.h. </td></tr>
<tr class="tree_none">
<td>Subclock Drive (Drive capacitance availability varies by MCU)</td><td><ul style="margin-top:0;margin-bottom:0;">
<li>
Standard/Normal mode</li>
<li>
Low/Low power mode 1</li>
<li>
Low power mode 2</li>
<li>
Low power mode 3</li>
</ul>
</td><td>Standard/Normal mode </td><td>Select the subclock oscillator drive capacitance. This setting can be overridden in board_cfg.h </td></tr>
<tr class="tree_none">
<td>Subclock Stabilization Time (ms)</td><td>Value must between 0 and 10000</td><td>1000 </td><td>Select the subclock oscillator stabilization time. This is only used in the startup code if the subclock is selected as the system clock on the Clocks tab or if the HOCO FLL function is enabled. This setting can be overridden in board_cfg.h </td></tr>
</table>
</p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a0_e1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a0_e1.html">RA0E1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a0_e2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a0_e2.html">RA0E2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a0_l1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a0_l1.html">RA0L1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a2_a1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a2_a1.html">RA2A1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a2_a2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a2_a2.html">RA2A2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a2_e1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a2_e1.html">RA2E1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a2_e2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a2_e2.html">RA2E2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a2_e3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a2_e3.html">RA2E3</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a2_l1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a2_l1.html">RA2L1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a2_l2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a2_l2.html">RA2L2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a2_t1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a2_t1.html">RA2T1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a4_c1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a4_c1.html">RA4C1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a4_e1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a4_e1.html">RA4E1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a4_e2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a4_e2.html">RA4E2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a4_l1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a4_l1.html">RA4L1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a4_m1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a4_m1.html">RA4M1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a4_m2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a4_m2.html">RA4M2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a4_m3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a4_m3.html">RA4M3</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a4_t1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a4_t1.html">RA4T1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a4_w1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a4_w1.html">RA4W1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a6_e1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a6_e1.html">RA6E1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a6_e2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a6_e2.html">RA6E2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a6_m1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a6_m1.html">RA6M1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a6_m2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a6_m2.html">RA6M2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a6_m3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a6_m3.html">RA6M3</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a6_m4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a6_m4.html">RA6M4</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a6_m5"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a6_m5.html">RA6M5</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a6_t1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a6_t1.html">RA6T1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a6_t2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a6_t2.html">RA6T2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a6_t3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a6_t3.html">RA6T3</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a8_d1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a8_d1.html">RA8D1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a8_d2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a8_d2.html">RA8D2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a8_e1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a8_e1.html">RA8E1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a8_e2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a8_e2.html">RA8E2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a8_m1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a8_m1.html">RA8M1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a8_m2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a8_m2.html">RA8M2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a8_p1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a8_p1.html">RA8P1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a8_t1"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a8_t1.html">RA8T1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group___b_s_p___m_c_u___r_a8_t2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u___r_a8_t2.html">RA8T2</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structbsp__ipc__semaphore__handle__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#structbsp__ipc__semaphore__handle__t">bsp_ipc_semaphore_handle_t</a></td></tr>
<tr class="separator:structbsp__ipc__semaphore__handle__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structmmf__status__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#structmmf__status__t">mmf_status_t</a></td></tr>
<tr class="separator:structmmf__status__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae685ec20bc3579295878f1586478b54c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gae685ec20bc3579295878f1586478b54c">BSP_IRQ_DISABLED</a></td></tr>
<tr class="separator:gae685ec20bc3579295878f1586478b54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f428b0e243466083b74ab49b25bea8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga0f428b0e243466083b74ab49b25bea8c">FSP_LOG_PRINT</a>(X)</td></tr>
<tr class="separator:ga0f428b0e243466083b74ab49b25bea8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c791e904efc648fb8b69b56d7dd37ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga8c791e904efc648fb8b69b56d7dd37ba">FSP_RETURN</a>(err)</td></tr>
<tr class="separator:ga8c791e904efc648fb8b69b56d7dd37ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960f46c44b67ba8ad5377cfc8e4e6a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga960f46c44b67ba8ad5377cfc8e4e6a75">FSP_ERROR_LOG</a>(err)</td></tr>
<tr class="separator:ga960f46c44b67ba8ad5377cfc8e4e6a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4fa8ae9390afa996af2dabee6552732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaa4fa8ae9390afa996af2dabee6552732">FSP_ASSERT</a>(a)</td></tr>
<tr class="separator:gaa4fa8ae9390afa996af2dabee6552732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577e9b015e1b0794934fa4f2b229e52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga577e9b015e1b0794934fa4f2b229e52f">FSP_ERROR_RETURN</a>(a,  err)</td></tr>
<tr class="separator:ga577e9b015e1b0794934fa4f2b229e52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc2260c1ce320f3aa1f1cb05b9a5620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaddc2260c1ce320f3aa1f1cb05b9a5620">FSP_CRITICAL_SECTION_ENTER</a></td></tr>
<tr class="separator:gaddc2260c1ce320f3aa1f1cb05b9a5620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23338e06b1e1537017ef4f3f94cda354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga23338e06b1e1537017ef4f3f94cda354">FSP_CRITICAL_SECTION_EXIT</a></td></tr>
<tr class="separator:ga23338e06b1e1537017ef4f3f94cda354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e36b09bee515ff1b813e7ba0412e60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga4e36b09bee515ff1b813e7ba0412e60d">FSP_INVALID_VECTOR</a></td></tr>
<tr class="separator:ga4e36b09bee515ff1b813e7ba0412e60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f65c534e6da6ae5733380827f882898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga4f65c534e6da6ae5733380827f882898">BSP_CFG_HANDLE_UNRECOVERABLE_ERROR</a>(x)</td></tr>
<tr class="separator:ga4f65c534e6da6ae5733380827f882898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadecec24d538312129b60def6152f5992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gadecec24d538312129b60def6152f5992">BSP_STACK_ALIGNMENT</a></td></tr>
<tr class="separator:gadecec24d538312129b60def6152f5992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58924486848edde4fb4faab7e8af704c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga58924486848edde4fb4faab7e8af704c">MEMORY_MIRROR_REG_KEY</a></td></tr>
<tr class="separator:ga58924486848edde4fb4faab7e8af704c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a730b79b5bbe76759b6e8efafe2000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaf0a730b79b5bbe76759b6e8efafe2000">R_BSP_MODULE_START</a>(ip,  channel)</td></tr>
<tr class="separator:gaf0a730b79b5bbe76759b6e8efafe2000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2edfa2301d2ada75a9418be0e146e2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga2edfa2301d2ada75a9418be0e146e2bb">R_BSP_MODULE_STOP</a>(ip,  channel)</td></tr>
<tr class="separator:ga2edfa2301d2ada75a9418be0e146e2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga7c11519eca195fb988272c3b4459e761"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga7c11519eca195fb988272c3b4459e761">bsp_ipc_nmi_cb_t</a>) (void)</td></tr>
<tr class="separator:ga7c11519eca195fb988272c3b4459e761"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga6fe6dc3c0813eeae8665430a31c005b4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga6fe6dc3c0813eeae8665430a31c005b4">bsp_warm_start_event_t</a> </td></tr>
<tr class="separator:ga6fe6dc3c0813eeae8665430a31c005b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3dd3838340f26522703d160787bddd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga0b3dd3838340f26522703d160787bddd">fsp_priv_clock_t</a> </td></tr>
<tr class="separator:ga0b3dd3838340f26522703d160787bddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf256033060ec55ab7b466ae3205f5bcf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gaf256033060ec55ab7b466ae3205f5bcf">fsp_priv_source_clock_t</a> </td></tr>
<tr class="separator:gaf256033060ec55ab7b466ae3205f5bcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd98e2a6f080d6a52a3ef72e3d731b2b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#gafd98e2a6f080d6a52a3ef72e3d731b2b">bsp_delay_units_t</a> </td></tr>
<tr class="separator:gafd98e2a6f080d6a52a3ef72e3d731b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e70676360e6a4d753a8d235e6b93a2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga72e70676360e6a4d753a8d235e6b93a2">bsp_grp_irq_t</a> </td></tr>
<tr class="separator:ga72e70676360e6a4d753a8d235e6b93a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3127677af5d947d237cbbf118ddcbd49"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga3127677af5d947d237cbbf118ddcbd49">mmf_state_t</a> </td></tr>
<tr class="separator:ga3127677af5d947d237cbbf118ddcbd49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f69caf459fd80173db15fdee8bc6fa3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga8f69caf459fd80173db15fdee8bc6fa3">bsp_reg_protect_t</a> </td></tr>
<tr class="separator:ga8f69caf459fd80173db15fdee8bc6fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7880302f0edd7cc4290c037809975950"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga7880302f0edd7cc4290c037809975950">fsp_ip_t</a> </td></tr>
<tr class="separator:ga7880302f0edd7cc4290c037809975950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8db6472715cfd8203eb499b26904e8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga0f8db6472715cfd8203eb499b26904e8">fsp_signal_t</a> </td></tr>
<tr class="separator:ga0f8db6472715cfd8203eb499b26904e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga4244c3a2d457987d4a9ab21738c8c617"><td class="memItemLeft" align="right" valign="top">uint32_t SystemCoreClock&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___m_c_u.html#ga4244c3a2d457987d4a9ab21738c8c617">BSP_SECTION_EARLY_INIT</a></td></tr>
<tr class="separator:ga4244c3a2d457987d4a9ab21738c8c617"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structbsp__ipc__semaphore__handle__t" id="structbsp__ipc__semaphore__handle__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structbsp__ipc__semaphore__handle__t">&#9670;&nbsp;</a></span>bsp_ipc_semaphore_handle_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct bsp_ipc_semaphore_handle_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Semaphore handle for IPC semaphores. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a28782037601a997f7945dca6b2ad2de2"></a>uint8_t</td>
<td class="fieldname">
semaphore_num</td>
<td class="fielddoc">
Semaphore number, controls which IPCSEMn register is used. </td></tr>
</table>

</div>
</div>
<a name="structmmf__status__t" id="structmmf__status__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structmmf__status__t">&#9670;&nbsp;</a></span>mmf_status_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct mmf_status_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>Status instance of Memory Mirror Function. </p>
</div>
</div>
</div>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gae685ec20bc3579295878f1586478b54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae685ec20bc3579295878f1586478b54c">&#9670;&nbsp;</a></span>BSP_IRQ_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_IRQ_DISABLED</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Used to signify that an ELC event is not able to be used as an interrupt. </p>

</div>
</div>
<a id="ga0f428b0e243466083b74ab49b25bea8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f428b0e243466083b74ab49b25bea8c">&#9670;&nbsp;</a></span>FSP_LOG_PRINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSP_LOG_PRINT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">X</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro that can be defined in order to enable logging in FSP modules. </p>

</div>
</div>
<a id="ga8c791e904efc648fb8b69b56d7dd37ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c791e904efc648fb8b69b56d7dd37ba">&#9670;&nbsp;</a></span>FSP_RETURN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSP_RETURN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">err</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Macro to log and return error without an assertion. </p>

</div>
</div>
<a id="ga960f46c44b67ba8ad5377cfc8e4e6a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga960f46c44b67ba8ad5377cfc8e4e6a75">&#9670;&nbsp;</a></span>FSP_ERROR_LOG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSP_ERROR_LOG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">err</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function is called before returning an error code. To stop on a runtime error, define fsp_error_log in user code and do required debugging (breakpoints, stack dump, etc) in this function. </p>

</div>
</div>
<a id="gaa4fa8ae9390afa996af2dabee6552732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4fa8ae9390afa996af2dabee6552732">&#9670;&nbsp;</a></span>FSP_ASSERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSP_ASSERT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default assertion calls <a class="el" href="group___b_s_p___m_c_u.html#ga577e9b015e1b0794934fa4f2b229e52f">FSP_ERROR_RETURN</a> if condition "a" is false. Used to identify incorrect use of API's in FSP functions. </p>

</div>
</div>
<a id="ga577e9b015e1b0794934fa4f2b229e52f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga577e9b015e1b0794934fa4f2b229e52f">&#9670;&nbsp;</a></span>FSP_ERROR_RETURN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSP_ERROR_RETURN</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">a, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">err&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All FSP error codes are returned using this macro. Calls <a class="el" href="group___b_s_p___m_c_u.html#ga960f46c44b67ba8ad5377cfc8e4e6a75">FSP_ERROR_LOG</a> function if condition "a" is false. Used to identify runtime errors in FSP functions. </p>

</div>
</div>
<a id="gaddc2260c1ce320f3aa1f1cb05b9a5620"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddc2260c1ce320f3aa1f1cb05b9a5620">&#9670;&nbsp;</a></span>FSP_CRITICAL_SECTION_ENTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSP_CRITICAL_SECTION_ENTER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro temporarily saves the current interrupt state and disables interrupts. </p>

</div>
</div>
<a id="ga23338e06b1e1537017ef4f3f94cda354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23338e06b1e1537017ef4f3f94cda354">&#9670;&nbsp;</a></span>FSP_CRITICAL_SECTION_EXIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSP_CRITICAL_SECTION_EXIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This macro restores the previously saved interrupt state, reenabling interrupts. </p>

</div>
</div>
<a id="ga4e36b09bee515ff1b813e7ba0412e60d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e36b09bee515ff1b813e7ba0412e60d">&#9670;&nbsp;</a></span>FSP_INVALID_VECTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSP_INVALID_VECTOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Used to signify that the requested IRQ vector is not defined in this system. </p>

</div>
</div>
<a id="ga4f65c534e6da6ae5733380827f882898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f65c534e6da6ae5733380827f882898">&#9670;&nbsp;</a></span>BSP_CFG_HANDLE_UNRECOVERABLE_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_CFG_HANDLE_UNRECOVERABLE_ERROR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>In the event of an unrecoverable error the BSP will by default call the __BKPT() intrinsic function which will alert the user of the error. The user can override this default behavior by defining their own BSP_CFG_HANDLE_UNRECOVERABLE_ERROR macro. </p>

</div>
</div>
<a id="gadecec24d538312129b60def6152f5992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadecec24d538312129b60def6152f5992">&#9670;&nbsp;</a></span>BSP_STACK_ALIGNMENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BSP_STACK_ALIGNMENT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stacks (and heap) must be sized and aligned to an integer multiple of this number. </p>

</div>
</div>
<a id="ga58924486848edde4fb4faab7e8af704c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58924486848edde4fb4faab7e8af704c">&#9670;&nbsp;</a></span>MEMORY_MIRROR_REG_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMORY_MIRROR_REG_KEY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Common macro for FSP header files. There is also a corresponding FSP_FOOTER macro at the end of this file. </p>

</div>
</div>
<a id="gaf0a730b79b5bbe76759b6e8efafe2000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0a730b79b5bbe76759b6e8efafe2000">&#9670;&nbsp;</a></span>R_BSP_MODULE_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define R_BSP_MODULE_START</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ip, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">channel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Cancels the module stop state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ip</td><td>fsp_ip_t enum value for the module to be stopped </td></tr>
    <tr><td class="paramname">channel</td><td>The channel. Use channel 0 for modules without channels. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2edfa2301d2ada75a9418be0e146e2bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2edfa2301d2ada75a9418be0e146e2bb">&#9670;&nbsp;</a></span>R_BSP_MODULE_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define R_BSP_MODULE_STOP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ip, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">channel&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the module stop state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ip</td><td>fsp_ip_t enum value for the module to be stopped </td></tr>
    <tr><td class="paramname">channel</td><td>The channel. Use channel 0 for modules without channels. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga7c11519eca195fb988272c3b4459e761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c11519eca195fb988272c3b4459e761">&#9670;&nbsp;</a></span>bsp_ipc_nmi_cb_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(*  bsp_ipc_nmi_cb_t) (void)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IPC NMI callback type. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga6fe6dc3c0813eeae8665430a31c005b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fe6dc3c0813eeae8665430a31c005b4">&#9670;&nbsp;</a></span>bsp_warm_start_event_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#ga6fe6dc3c0813eeae8665430a31c005b4">bsp_warm_start_event_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Different warm start entry locations in the BSP. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6fe6dc3c0813eeae8665430a31c005b4a682d5dad980652c1acbc5b04531f6da2"></a>BSP_WARM_START_RESET&#160;</td><td class="fielddoc"><p>Called almost immediately after reset. No C runtime environment, clocks, or IRQs. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6fe6dc3c0813eeae8665430a31c005b4a0ac1a271ef413302af1558941563f3e7"></a>BSP_WARM_START_POST_CLOCK&#160;</td><td class="fielddoc"><p>Called after clock initialization. No C runtime environment or IRQs. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6fe6dc3c0813eeae8665430a31c005b4af322ff0740a8d31f831b98ff042f0811"></a>BSP_WARM_START_POST_C&#160;</td><td class="fielddoc"><p>Called after clocks and C runtime environment have been set up. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga0b3dd3838340f26522703d160787bddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b3dd3838340f26522703d160787bddd">&#9670;&nbsp;</a></span>fsp_priv_clock_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#ga0b3dd3838340f26522703d160787bddd">fsp_priv_clock_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga0b3dd3838340f26522703d160787bdddaedaeb51e23ed06ca6bca5096569c6589"></a>FSP_PRIV_CLOCK_UNUSED&#160;</td><td class="fielddoc"><p>Sentinel value for unused clock. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaf256033060ec55ab7b466ae3205f5bcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf256033060ec55ab7b466ae3205f5bcf">&#9670;&nbsp;</a></span>fsp_priv_source_clock_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#gaf256033060ec55ab7b466ae3205f5bcf">fsp_priv_source_clock_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf256033060ec55ab7b466ae3205f5bcfa719f5a59af1723f4fcda97556574afdb"></a>FSP_PRIV_CLOCK_HOCO&#160;</td><td class="fielddoc"><p>The high speed on chip oscillator. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf256033060ec55ab7b466ae3205f5bcfa1939ee441779e60854d7e71ea545ecb2"></a>FSP_PRIV_CLOCK_MOCO&#160;</td><td class="fielddoc"><p>The middle speed on chip oscillator. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf256033060ec55ab7b466ae3205f5bcfab9a2f9beb13a5be4a160272674b04c62"></a>FSP_PRIV_CLOCK_LOCO&#160;</td><td class="fielddoc"><p>The low speed on chip oscillator. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf256033060ec55ab7b466ae3205f5bcfae715b64327dbff054f07227d777ffdfd"></a>FSP_PRIV_CLOCK_MAIN_OSC&#160;</td><td class="fielddoc"><p>The main oscillator. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf256033060ec55ab7b466ae3205f5bcfa73b2edfae619ea9d82a83373106f605a"></a>FSP_PRIV_CLOCK_SUBCLOCK&#160;</td><td class="fielddoc"><p>The subclock oscillator. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf256033060ec55ab7b466ae3205f5bcfa69a5605fb0bad6890a2058b511810756"></a>FSP_PRIV_CLOCK_PLL&#160;</td><td class="fielddoc"><p>The PLL output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf256033060ec55ab7b466ae3205f5bcfa5d0d2c8a034c08736841db9f2e1863f9"></a>FSP_PRIV_CLOCK_PLL1P&#160;</td><td class="fielddoc"><p>The PLL1P output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf256033060ec55ab7b466ae3205f5bcfac2aa168bf9f9bf0477f8800ee8efa622"></a>FSP_PRIV_CLOCK_PLL2&#160;</td><td class="fielddoc"><p>The PLL2 output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf256033060ec55ab7b466ae3205f5bcfa2f358c02fe3c3fcf40a403c817653da1"></a>FSP_PRIV_CLOCK_PLL2P&#160;</td><td class="fielddoc"><p>The PLL2P output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf256033060ec55ab7b466ae3205f5bcfaaf45cbe5bffaf491f0895ff2d0f0f897"></a>FSP_PRIV_CLOCK_PLL1Q&#160;</td><td class="fielddoc"><p>The PLL1Q output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf256033060ec55ab7b466ae3205f5bcfac1dcc1642d703f51e4e384e5e8b3c029"></a>FSP_PRIV_CLOCK_PLL1R&#160;</td><td class="fielddoc"><p>The PLL1R output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf256033060ec55ab7b466ae3205f5bcfa596161efb991c01b9621b07ae4f3ff1a"></a>FSP_PRIV_CLOCK_PLL2Q&#160;</td><td class="fielddoc"><p>The PLL2Q output. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaf256033060ec55ab7b466ae3205f5bcfa8b1aa78f6c13d6f66486982770182178"></a>FSP_PRIV_CLOCK_PLL2R&#160;</td><td class="fielddoc"><p>The PLL2R output. </p>
</td></tr>
</table>

</div>
</div>
<a id="gafd98e2a6f080d6a52a3ef72e3d731b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd98e2a6f080d6a52a3ef72e3d731b2b">&#9670;&nbsp;</a></span>bsp_delay_units_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#gafd98e2a6f080d6a52a3ef72e3d731b2b">bsp_delay_units_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Available delay units for <a class="el" href="group___b_s_p___m_c_u.html#gaf3219448adfd1531cf69f68697ab184b">R_BSP_SoftwareDelay()</a>. These are ultimately used to calculate a total # of microseconds </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggafd98e2a6f080d6a52a3ef72e3d731b2bacc709da08ef4acc99bf6e2e84946be5d"></a>BSP_DELAY_UNITS_SECONDS&#160;</td><td class="fielddoc"><p>Requested delay amount is in seconds. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggafd98e2a6f080d6a52a3ef72e3d731b2ba59fcc4e8d51046d4a1bd63c87ac64913"></a>BSP_DELAY_UNITS_MILLISECONDS&#160;</td><td class="fielddoc"><p>Requested delay amount is in milliseconds. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggafd98e2a6f080d6a52a3ef72e3d731b2baa0312618f2508347a9a815b5887c12ae"></a>BSP_DELAY_UNITS_MICROSECONDS&#160;</td><td class="fielddoc"><p>Requested delay amount is in microseconds. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga72e70676360e6a4d753a8d235e6b93a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72e70676360e6a4d753a8d235e6b93a2">&#9670;&nbsp;</a></span>bsp_grp_irq_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#ga72e70676360e6a4d753a8d235e6b93a2">bsp_grp_irq_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Which interrupts can have callbacks registered. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ad9d9dca80dfc54781be54f4d2168af7d"></a>BSP_GRP_IRQ_IWDT_ERROR&#160;</td><td class="fielddoc"><p>IWDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a4b08e432eb15f525ffaff6618e486282"></a>BSP_GRP_IRQ_WDT_ERROR&#160;</td><td class="fielddoc"><p>WDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a73d715e6454b59d168076be06d10bdec"></a>BSP_GRP_IRQ_LVD1&#160;</td><td class="fielddoc"><p>Voltage monitoring 1 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a2143b0cbaf6c092a3b7ae0e068f01f2d"></a>BSP_GRP_IRQ_LVD2&#160;</td><td class="fielddoc"><p>Voltage monitoring 2 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a7d4a1c4259e5adef56020e11feba783f"></a>BSP_GRP_IRQ_VBATT&#160;</td><td class="fielddoc"><p>VBATT monitor interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6aa6c2d5336d3155c9351648f0d31261"></a>BSP_GRP_IRQ_OSC_STOP_DETECT&#160;</td><td class="fielddoc"><p>Oscillation stop is detected. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2afa4ac718dea042da5e98c84c8640a6aa"></a>BSP_GRP_IRQ_NMI_PIN&#160;</td><td class="fielddoc"><p>NMI Pin interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a4388b6f380176202a8803b3d1d403061"></a>BSP_GRP_IRQ_RAM_PARITY&#160;</td><td class="fielddoc"><p>RAM Parity Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6681a937a641a05f5ecf4a06f9373181"></a>BSP_GRP_IRQ_RAM_ECC&#160;</td><td class="fielddoc"><p>RAM ECC Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ac05e7dbdac89cad200a792c1d773cbaf"></a>BSP_GRP_IRQ_MPU_BUS_SLAVE&#160;</td><td class="fielddoc"><p>MPU Bus Slave Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a5cec065daea65700340c0d5bce0d4f08"></a>BSP_GRP_IRQ_MPU_BUS_MASTER&#160;</td><td class="fielddoc"><p>MPU Bus Master Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a3ddc13da630734d6b18004ffe3696d1d"></a>BSP_GRP_IRQ_MPU_STACK&#160;</td><td class="fielddoc"><p>MPU Stack Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ace309a082976d961a018cf8a90001694"></a>BSP_GRP_IRQ_TRUSTZONE&#160;</td><td class="fielddoc"><p>MPU Stack Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2abd05693e6764333ec5010ef6f102277d"></a>BSP_GRP_IRQ_CACHE_PARITY&#160;</td><td class="fielddoc"><p>MPU Stack Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ad9d9dca80dfc54781be54f4d2168af7d"></a>BSP_GRP_IRQ_IWDT_ERROR&#160;</td><td class="fielddoc"><p>IWDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a4b08e432eb15f525ffaff6618e486282"></a>BSP_GRP_IRQ_WDT_ERROR&#160;</td><td class="fielddoc"><p>WDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a73d715e6454b59d168076be06d10bdec"></a>BSP_GRP_IRQ_LVD1&#160;</td><td class="fielddoc"><p>Voltage monitoring 1 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a2143b0cbaf6c092a3b7ae0e068f01f2d"></a>BSP_GRP_IRQ_LVD2&#160;</td><td class="fielddoc"><p>Voltage monitoring 2 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6aa6c2d5336d3155c9351648f0d31261"></a>BSP_GRP_IRQ_OSC_STOP_DETECT&#160;</td><td class="fielddoc"><p>Oscillation stop is detected. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2afa4ac718dea042da5e98c84c8640a6aa"></a>BSP_GRP_IRQ_NMI_PIN&#160;</td><td class="fielddoc"><p>NMI Pin interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6b144cfec9387e8320632484e8e775da"></a>BSP_GRP_IRQ_MPU_BUS_TZF&#160;</td><td class="fielddoc"><p>MPU Bus or TrustZone Filter Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ab255184fb96484f560129b75b4bfe90f"></a>BSP_GRP_IRQ_COMMON_MEMORY&#160;</td><td class="fielddoc"><p>SRAM ECC or SRAM Parity Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2abbc5b2f82e01b6a9f1a695a556365f2b"></a>BSP_GRP_IRQ_LOCKUP&#160;</td><td class="fielddoc"><p>LockUp Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ad9d9dca80dfc54781be54f4d2168af7d"></a>BSP_GRP_IRQ_IWDT_ERROR&#160;</td><td class="fielddoc"><p>IWDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a4b08e432eb15f525ffaff6618e486282"></a>BSP_GRP_IRQ_WDT_ERROR&#160;</td><td class="fielddoc"><p>WDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a73d715e6454b59d168076be06d10bdec"></a>BSP_GRP_IRQ_LVD1&#160;</td><td class="fielddoc"><p>Voltage monitoring 1 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a2143b0cbaf6c092a3b7ae0e068f01f2d"></a>BSP_GRP_IRQ_LVD2&#160;</td><td class="fielddoc"><p>Voltage monitoring 2 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2aeca488c03742581ac72a35dd0e60e334"></a>BSP_GRP_IRQ_SOSC_STOP_DETECT&#160;</td><td class="fielddoc"><p>Sub Oscillation stop is detected. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6aa6c2d5336d3155c9351648f0d31261"></a>BSP_GRP_IRQ_OSC_STOP_DETECT&#160;</td><td class="fielddoc"><p>Oscillation stop is detected. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2afa4ac718dea042da5e98c84c8640a6aa"></a>BSP_GRP_IRQ_NMI_PIN&#160;</td><td class="fielddoc"><p>NMI Pin interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6b144cfec9387e8320632484e8e775da"></a>BSP_GRP_IRQ_MPU_BUS_TZF&#160;</td><td class="fielddoc"><p>MPU Bus or TrustZone Filter Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ab255184fb96484f560129b75b4bfe90f"></a>BSP_GRP_IRQ_COMMON_MEMORY&#160;</td><td class="fielddoc"><p>SRAM ECC or SRAM Parity Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2af7582827c980365176133116b61e9064"></a>BSP_GRP_IRQ_LOCAL_MEMORY&#160;</td><td class="fielddoc"><p>Local Memory Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2abbc5b2f82e01b6a9f1a695a556365f2b"></a>BSP_GRP_IRQ_LOCKUP&#160;</td><td class="fielddoc"><p>LockUp Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2acb58670824a0842ba755ad85dda33fc8"></a>BSP_GRP_IRQ_FPU&#160;</td><td class="fielddoc"><p>FPU Exception. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a3e995598c0c99c94ff4f778e6a1fd428"></a>BSP_GRP_IRQ_MRC&#160;</td><td class="fielddoc"><p>MRAM Code read error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a1f8c1eebd20d16b6273554dfb5c00d17"></a>BSP_GRP_IRQ_MRE&#160;</td><td class="fielddoc"><p>MRAM Extra read error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ab4b12d9532fc1ebd76e2ab1de827ee81"></a>BSP_GRP_IRQ_IPC&#160;</td><td class="fielddoc"><p>IPC Interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ad9d9dca80dfc54781be54f4d2168af7d"></a>BSP_GRP_IRQ_IWDT_ERROR&#160;</td><td class="fielddoc"><p>IWDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a4b08e432eb15f525ffaff6618e486282"></a>BSP_GRP_IRQ_WDT_ERROR&#160;</td><td class="fielddoc"><p>WDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a73d715e6454b59d168076be06d10bdec"></a>BSP_GRP_IRQ_LVD1&#160;</td><td class="fielddoc"><p>Voltage monitoring 1 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a2143b0cbaf6c092a3b7ae0e068f01f2d"></a>BSP_GRP_IRQ_LVD2&#160;</td><td class="fielddoc"><p>Voltage monitoring 2 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6aa6c2d5336d3155c9351648f0d31261"></a>BSP_GRP_IRQ_OSC_STOP_DETECT&#160;</td><td class="fielddoc"><p>Oscillation stop is detected. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2afa4ac718dea042da5e98c84c8640a6aa"></a>BSP_GRP_IRQ_NMI_PIN&#160;</td><td class="fielddoc"><p>NMI Pin interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6b144cfec9387e8320632484e8e775da"></a>BSP_GRP_IRQ_MPU_BUS_TZF&#160;</td><td class="fielddoc"><p>MPU Bus or TrustZone Filter Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ab255184fb96484f560129b75b4bfe90f"></a>BSP_GRP_IRQ_COMMON_MEMORY&#160;</td><td class="fielddoc"><p>SRAM ECC or SRAM Parity Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2abbc5b2f82e01b6a9f1a695a556365f2b"></a>BSP_GRP_IRQ_LOCKUP&#160;</td><td class="fielddoc"><p>LockUp Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ad9d9dca80dfc54781be54f4d2168af7d"></a>BSP_GRP_IRQ_IWDT_ERROR&#160;</td><td class="fielddoc"><p>IWDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a4b08e432eb15f525ffaff6618e486282"></a>BSP_GRP_IRQ_WDT_ERROR&#160;</td><td class="fielddoc"><p>WDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a73d715e6454b59d168076be06d10bdec"></a>BSP_GRP_IRQ_LVD1&#160;</td><td class="fielddoc"><p>Voltage monitoring 1 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a2143b0cbaf6c092a3b7ae0e068f01f2d"></a>BSP_GRP_IRQ_LVD2&#160;</td><td class="fielddoc"><p>Voltage monitoring 2 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6aa6c2d5336d3155c9351648f0d31261"></a>BSP_GRP_IRQ_OSC_STOP_DETECT&#160;</td><td class="fielddoc"><p>Oscillation stop is detected. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2afa4ac718dea042da5e98c84c8640a6aa"></a>BSP_GRP_IRQ_NMI_PIN&#160;</td><td class="fielddoc"><p>NMI Pin interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6b144cfec9387e8320632484e8e775da"></a>BSP_GRP_IRQ_MPU_BUS_TZF&#160;</td><td class="fielddoc"><p>MPU Bus or TrustZone Filter Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ab255184fb96484f560129b75b4bfe90f"></a>BSP_GRP_IRQ_COMMON_MEMORY&#160;</td><td class="fielddoc"><p>SRAM ECC or SRAM Parity Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2abbc5b2f82e01b6a9f1a695a556365f2b"></a>BSP_GRP_IRQ_LOCKUP&#160;</td><td class="fielddoc"><p>LockUp Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ad9d9dca80dfc54781be54f4d2168af7d"></a>BSP_GRP_IRQ_IWDT_ERROR&#160;</td><td class="fielddoc"><p>IWDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a4b08e432eb15f525ffaff6618e486282"></a>BSP_GRP_IRQ_WDT_ERROR&#160;</td><td class="fielddoc"><p>WDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a73d715e6454b59d168076be06d10bdec"></a>BSP_GRP_IRQ_LVD1&#160;</td><td class="fielddoc"><p>Voltage monitoring 1 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a2143b0cbaf6c092a3b7ae0e068f01f2d"></a>BSP_GRP_IRQ_LVD2&#160;</td><td class="fielddoc"><p>Voltage monitoring 2 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6aa6c2d5336d3155c9351648f0d31261"></a>BSP_GRP_IRQ_OSC_STOP_DETECT&#160;</td><td class="fielddoc"><p>Oscillation stop is detected. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2afa4ac718dea042da5e98c84c8640a6aa"></a>BSP_GRP_IRQ_NMI_PIN&#160;</td><td class="fielddoc"><p>NMI Pin interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6b144cfec9387e8320632484e8e775da"></a>BSP_GRP_IRQ_MPU_BUS_TZF&#160;</td><td class="fielddoc"><p>MPU Bus or TrustZone Filter Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ab255184fb96484f560129b75b4bfe90f"></a>BSP_GRP_IRQ_COMMON_MEMORY&#160;</td><td class="fielddoc"><p>SRAM ECC or SRAM Parity Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2abbc5b2f82e01b6a9f1a695a556365f2b"></a>BSP_GRP_IRQ_LOCKUP&#160;</td><td class="fielddoc"><p>LockUp Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ad9d9dca80dfc54781be54f4d2168af7d"></a>BSP_GRP_IRQ_IWDT_ERROR&#160;</td><td class="fielddoc"><p>IWDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a4b08e432eb15f525ffaff6618e486282"></a>BSP_GRP_IRQ_WDT_ERROR&#160;</td><td class="fielddoc"><p>WDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a73d715e6454b59d168076be06d10bdec"></a>BSP_GRP_IRQ_LVD1&#160;</td><td class="fielddoc"><p>Voltage monitoring 1 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a2143b0cbaf6c092a3b7ae0e068f01f2d"></a>BSP_GRP_IRQ_LVD2&#160;</td><td class="fielddoc"><p>Voltage monitoring 2 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2aeca488c03742581ac72a35dd0e60e334"></a>BSP_GRP_IRQ_SOSC_STOP_DETECT&#160;</td><td class="fielddoc"><p>Sub Oscillation stop is detected. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6aa6c2d5336d3155c9351648f0d31261"></a>BSP_GRP_IRQ_OSC_STOP_DETECT&#160;</td><td class="fielddoc"><p>Oscillation stop is detected. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2afa4ac718dea042da5e98c84c8640a6aa"></a>BSP_GRP_IRQ_NMI_PIN&#160;</td><td class="fielddoc"><p>NMI Pin interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6b144cfec9387e8320632484e8e775da"></a>BSP_GRP_IRQ_MPU_BUS_TZF&#160;</td><td class="fielddoc"><p>MPU Bus or TrustZone Filter Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ab255184fb96484f560129b75b4bfe90f"></a>BSP_GRP_IRQ_COMMON_MEMORY&#160;</td><td class="fielddoc"><p>SRAM ECC or SRAM Parity Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2af7582827c980365176133116b61e9064"></a>BSP_GRP_IRQ_LOCAL_MEMORY&#160;</td><td class="fielddoc"><p>Local Memory Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2abbc5b2f82e01b6a9f1a695a556365f2b"></a>BSP_GRP_IRQ_LOCKUP&#160;</td><td class="fielddoc"><p>LockUp Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2acb58670824a0842ba755ad85dda33fc8"></a>BSP_GRP_IRQ_FPU&#160;</td><td class="fielddoc"><p>FPU Exception. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a3e995598c0c99c94ff4f778e6a1fd428"></a>BSP_GRP_IRQ_MRC&#160;</td><td class="fielddoc"><p>MRAM Code read error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a1f8c1eebd20d16b6273554dfb5c00d17"></a>BSP_GRP_IRQ_MRE&#160;</td><td class="fielddoc"><p>MRAM Extra read error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ab4b12d9532fc1ebd76e2ab1de827ee81"></a>BSP_GRP_IRQ_IPC&#160;</td><td class="fielddoc"><p>IPC Interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ad9d9dca80dfc54781be54f4d2168af7d"></a>BSP_GRP_IRQ_IWDT_ERROR&#160;</td><td class="fielddoc"><p>IWDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a4b08e432eb15f525ffaff6618e486282"></a>BSP_GRP_IRQ_WDT_ERROR&#160;</td><td class="fielddoc"><p>WDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a73d715e6454b59d168076be06d10bdec"></a>BSP_GRP_IRQ_LVD1&#160;</td><td class="fielddoc"><p>Voltage monitoring 1 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a2143b0cbaf6c092a3b7ae0e068f01f2d"></a>BSP_GRP_IRQ_LVD2&#160;</td><td class="fielddoc"><p>Voltage monitoring 2 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2aeca488c03742581ac72a35dd0e60e334"></a>BSP_GRP_IRQ_SOSC_STOP_DETECT&#160;</td><td class="fielddoc"><p>Sub Oscillation stop is detected. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6aa6c2d5336d3155c9351648f0d31261"></a>BSP_GRP_IRQ_OSC_STOP_DETECT&#160;</td><td class="fielddoc"><p>Oscillation stop is detected. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2afa4ac718dea042da5e98c84c8640a6aa"></a>BSP_GRP_IRQ_NMI_PIN&#160;</td><td class="fielddoc"><p>NMI Pin interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6b144cfec9387e8320632484e8e775da"></a>BSP_GRP_IRQ_MPU_BUS_TZF&#160;</td><td class="fielddoc"><p>MPU Bus or TrustZone Filter Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ab255184fb96484f560129b75b4bfe90f"></a>BSP_GRP_IRQ_COMMON_MEMORY&#160;</td><td class="fielddoc"><p>SRAM ECC or SRAM Parity Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2af7582827c980365176133116b61e9064"></a>BSP_GRP_IRQ_LOCAL_MEMORY&#160;</td><td class="fielddoc"><p>Local Memory Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2abbc5b2f82e01b6a9f1a695a556365f2b"></a>BSP_GRP_IRQ_LOCKUP&#160;</td><td class="fielddoc"><p>LockUp Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2acb58670824a0842ba755ad85dda33fc8"></a>BSP_GRP_IRQ_FPU&#160;</td><td class="fielddoc"><p>FPU Exception. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a3e995598c0c99c94ff4f778e6a1fd428"></a>BSP_GRP_IRQ_MRC&#160;</td><td class="fielddoc"><p>MRAM Code read error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a1f8c1eebd20d16b6273554dfb5c00d17"></a>BSP_GRP_IRQ_MRE&#160;</td><td class="fielddoc"><p>MRAM Extra read error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ab4b12d9532fc1ebd76e2ab1de827ee81"></a>BSP_GRP_IRQ_IPC&#160;</td><td class="fielddoc"><p>IPC Interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ad9d9dca80dfc54781be54f4d2168af7d"></a>BSP_GRP_IRQ_IWDT_ERROR&#160;</td><td class="fielddoc"><p>IWDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a4b08e432eb15f525ffaff6618e486282"></a>BSP_GRP_IRQ_WDT_ERROR&#160;</td><td class="fielddoc"><p>WDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a73d715e6454b59d168076be06d10bdec"></a>BSP_GRP_IRQ_LVD1&#160;</td><td class="fielddoc"><p>Voltage monitoring 1 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a2143b0cbaf6c092a3b7ae0e068f01f2d"></a>BSP_GRP_IRQ_LVD2&#160;</td><td class="fielddoc"><p>Voltage monitoring 2 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6aa6c2d5336d3155c9351648f0d31261"></a>BSP_GRP_IRQ_OSC_STOP_DETECT&#160;</td><td class="fielddoc"><p>Oscillation stop is detected. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2afa4ac718dea042da5e98c84c8640a6aa"></a>BSP_GRP_IRQ_NMI_PIN&#160;</td><td class="fielddoc"><p>NMI Pin interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6b144cfec9387e8320632484e8e775da"></a>BSP_GRP_IRQ_MPU_BUS_TZF&#160;</td><td class="fielddoc"><p>MPU Bus or TrustZone Filter Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ab255184fb96484f560129b75b4bfe90f"></a>BSP_GRP_IRQ_COMMON_MEMORY&#160;</td><td class="fielddoc"><p>SRAM ECC or SRAM Parity Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2abbc5b2f82e01b6a9f1a695a556365f2b"></a>BSP_GRP_IRQ_LOCKUP&#160;</td><td class="fielddoc"><p>LockUp Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ad9d9dca80dfc54781be54f4d2168af7d"></a>BSP_GRP_IRQ_IWDT_ERROR&#160;</td><td class="fielddoc"><p>IWDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a4b08e432eb15f525ffaff6618e486282"></a>BSP_GRP_IRQ_WDT_ERROR&#160;</td><td class="fielddoc"><p>WDT underflow/refresh error has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a73d715e6454b59d168076be06d10bdec"></a>BSP_GRP_IRQ_LVD1&#160;</td><td class="fielddoc"><p>Voltage monitoring 1 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a2143b0cbaf6c092a3b7ae0e068f01f2d"></a>BSP_GRP_IRQ_LVD2&#160;</td><td class="fielddoc"><p>Voltage monitoring 2 interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2aeca488c03742581ac72a35dd0e60e334"></a>BSP_GRP_IRQ_SOSC_STOP_DETECT&#160;</td><td class="fielddoc"><p>Sub Oscillation stop is detected. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6aa6c2d5336d3155c9351648f0d31261"></a>BSP_GRP_IRQ_OSC_STOP_DETECT&#160;</td><td class="fielddoc"><p>Oscillation stop is detected. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2afa4ac718dea042da5e98c84c8640a6aa"></a>BSP_GRP_IRQ_NMI_PIN&#160;</td><td class="fielddoc"><p>NMI Pin interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a6b144cfec9387e8320632484e8e775da"></a>BSP_GRP_IRQ_MPU_BUS_TZF&#160;</td><td class="fielddoc"><p>MPU Bus or TrustZone Filter Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ab255184fb96484f560129b75b4bfe90f"></a>BSP_GRP_IRQ_COMMON_MEMORY&#160;</td><td class="fielddoc"><p>SRAM ECC or SRAM Parity Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2af7582827c980365176133116b61e9064"></a>BSP_GRP_IRQ_LOCAL_MEMORY&#160;</td><td class="fielddoc"><p>Local Memory Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2abbc5b2f82e01b6a9f1a695a556365f2b"></a>BSP_GRP_IRQ_LOCKUP&#160;</td><td class="fielddoc"><p>LockUp Error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2acb58670824a0842ba755ad85dda33fc8"></a>BSP_GRP_IRQ_FPU&#160;</td><td class="fielddoc"><p>FPU Exception. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a3e995598c0c99c94ff4f778e6a1fd428"></a>BSP_GRP_IRQ_MRC&#160;</td><td class="fielddoc"><p>MRAM Code read error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2a1f8c1eebd20d16b6273554dfb5c00d17"></a>BSP_GRP_IRQ_MRE&#160;</td><td class="fielddoc"><p>MRAM Extra read error. </p>
</td></tr>
<tr><td class="fieldname"><a id="ga72e70676360e6a4d753a8d235e6b93a2ab4b12d9532fc1ebd76e2ab1de827ee81"></a>BSP_GRP_IRQ_IPC&#160;</td><td class="fielddoc"><p>IPC Interrupt. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga3127677af5d947d237cbbf118ddcbd49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3127677af5d947d237cbbf118ddcbd49">&#9670;&nbsp;</a></span>mmf_state_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#ga3127677af5d947d237cbbf118ddcbd49">mmf_state_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enum for state of Memory Mirror Function. </p>

</div>
</div>
<a id="ga8f69caf459fd80173db15fdee8bc6fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f69caf459fd80173db15fdee8bc6fa3">&#9670;&nbsp;</a></span>bsp_reg_protect_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#ga8f69caf459fd80173db15fdee8bc6fa3">bsp_reg_protect_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The different types of registers that can be protected. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga8f69caf459fd80173db15fdee8bc6fa3a331f34f99c7a66ca791edd7271144b3c"></a>BSP_REG_PROTECT_CGC&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to the clock generation circuit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8f69caf459fd80173db15fdee8bc6fa3adfe89bf34b6c640adc136d06eab2be66"></a>BSP_REG_PROTECT_OM_LPC_BATT&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to operating modes, low power consumption, and battery backup function. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8f69caf459fd80173db15fdee8bc6fa3aa0d59a00dd2ad61700675b0516ae7a7a"></a>BSP_REG_PROTECT_LVD&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to the LVD: LVCMPCR, LVDLVLR, LVD1CR0, LVD1CR1, LVD1SR, LVD2CR0, LVD2CR1, LVD2SR. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8f69caf459fd80173db15fdee8bc6fa3aeb5f9f0105bb14618e461c354622b94a"></a>BSP_REG_PROTECT_SAR&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to the security function. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga8f69caf459fd80173db15fdee8bc6fa3ad77ed9f3a967703d3d18beebb85ba551"></a>BSP_REG_PROTECT_RESET&#160;</td><td class="fielddoc"><p>Enables writing to the registers related to reset control. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga7880302f0edd7cc4290c037809975950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7880302f0edd7cc4290c037809975950">&#9670;&nbsp;</a></span>fsp_ip_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#ga7880302f0edd7cc4290c037809975950">fsp_ip_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Available modules. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ab6171dfd7e837282ac48e13822ed4b49"></a>FSP_IP_CFLASH&#160;</td><td class="fielddoc"><p>Code Flash. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ac1557f833f99a3765e94460fb569c7b0"></a>FSP_IP_DFLASH&#160;</td><td class="fielddoc"><p>Data Flash. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a710052cba6410bfdf9672818ce2b2bee"></a>FSP_IP_RAM&#160;</td><td class="fielddoc"><p>RAM. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950addd6a1d6901497f3f47e90cd38aa1170"></a>FSP_IP_LVD&#160;</td><td class="fielddoc"><p>Low Voltage Detection. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a18855f99b7745b3d21be95266f5f8052"></a>FSP_IP_CGC&#160;</td><td class="fielddoc"><p>Clock Generation Circuit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a7a81645baa25d5aa8ecad1358db5df23"></a>FSP_IP_LPM&#160;</td><td class="fielddoc"><p>Low Power Modes. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a8cae64a88897e2aaadee2dfe0972af5d"></a>FSP_IP_FCU&#160;</td><td class="fielddoc"><p>Flash Control Unit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a776cbb7300e003b6d77fa0f080117cbf"></a>FSP_IP_ICU&#160;</td><td class="fielddoc"><p>Interrupt Control Unit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a494addfd4ceb1fabb0bea0893b444641"></a>FSP_IP_DMAC&#160;</td><td class="fielddoc"><p>DMA Controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ad914a08e0abbfab735b17d8f2f3d8ffa"></a>FSP_IP_DTC&#160;</td><td class="fielddoc"><p>Data Transfer Controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a3e0b34b1cdf89d1fbaab4e031ee6608b"></a>FSP_IP_IOPORT&#160;</td><td class="fielddoc"><p>I/O Ports. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a4a881d942e4bb39e6bdb4346f8caf616"></a>FSP_IP_PFS&#160;</td><td class="fielddoc"><p>Pin Function Select. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ae8b0fc4e7fbb3105f83a9bc2cbff5a56"></a>FSP_IP_ELC&#160;</td><td class="fielddoc"><p>Event Link Controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a64480557068423283b919ede35425502"></a>FSP_IP_MPU&#160;</td><td class="fielddoc"><p>Memory Protection Unit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950abe1fa349cfc690daebb406395a5a1bfb"></a>FSP_IP_MSTP&#160;</td><td class="fielddoc"><p>Module Stop. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a30e281d2e7b4c76dd96652a6df3a46c7"></a>FSP_IP_MMF&#160;</td><td class="fielddoc"><p>Memory Mirror Function. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ada520516379a1db03dda106f3c82facb"></a>FSP_IP_KEY&#160;</td><td class="fielddoc"><p>Key Interrupt Function. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ac40af7f35085d5eeb4e31df716a11999"></a>FSP_IP_CAC&#160;</td><td class="fielddoc"><p>Clock Frequency Accuracy Measurement Circuit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ace765c4ced06d48a08ee95cd2dd304dd"></a>FSP_IP_DOC&#160;</td><td class="fielddoc"><p>Data Operation Circuit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a66f3b5b31f294d50f964990b205cb92b"></a>FSP_IP_CRC&#160;</td><td class="fielddoc"><p>Cyclic Redundancy Check Calculator. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ad8802ee74d9cafca9a1c4d5faea8e253"></a>FSP_IP_SCI&#160;</td><td class="fielddoc"><p>Serial Communications Interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950af8daf7fbd788ebf4434a76fd37ecb2e7"></a>FSP_IP_IIC&#160;</td><td class="fielddoc"><p>I2C Bus Interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a867611239f2fb92f10eaf1df2776b7c9"></a>FSP_IP_SPI&#160;</td><td class="fielddoc"><p>Serial Peripheral Interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a35458acb8d7e925250e573611c862228"></a>FSP_IP_CTSU&#160;</td><td class="fielddoc"><p>Capacitive Touch Sensing Unit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a2e9f5f675a04bbb48c8f3e2a41b0bddb"></a>FSP_IP_SCE&#160;</td><td class="fielddoc"><p>Secure Cryptographic Engine. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950af22a94df6e29ff7a02e8a22d1d60fe1b"></a>FSP_IP_SLCDC&#160;</td><td class="fielddoc"><p>Segment LCD Controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950afdf8fbbf680c5c9225c982b6ab04ae72"></a>FSP_IP_AES&#160;</td><td class="fielddoc"><p>Advanced Encryption Standard. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a9be67bacbcf3d09e3085b6eb113dc13e"></a>FSP_IP_TRNG&#160;</td><td class="fielddoc"><p>True Random Number Generator. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a34578e7815c7fa18c568e4b3d441ebd5"></a>FSP_IP_FCACHE&#160;</td><td class="fielddoc"><p>Flash Cache. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a0f11a1de3c7be7c7cc584f59b7b02067"></a>FSP_IP_SRAM&#160;</td><td class="fielddoc"><p>SRAM. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ac49bfca1e1ccf88f53586fc28bd54250"></a>FSP_IP_ADC&#160;</td><td class="fielddoc"><p>A/D Converter. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a672954b74074f53713d7ce37fbfe3f4a"></a>FSP_IP_DAC&#160;</td><td class="fielddoc"><p>12-Bit D/A Converter </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a0f54d93a78182f0bd5a17709a36dfba1"></a>FSP_IP_TSN&#160;</td><td class="fielddoc"><p>Temperature Sensor. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a0051f9f52c80b0dd93e18c9ca925942a"></a>FSP_IP_DAAD&#160;</td><td class="fielddoc"><p>D/A A/D Synchronous Unit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a83fcacc44bf2dff69162ee3a5cfcbbd6"></a>FSP_IP_ACMPHS&#160;</td><td class="fielddoc"><p>High Speed Analog Comparator. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a9a99c515c86bebf24acdb17bcd29991b"></a>FSP_IP_ACMPLP&#160;</td><td class="fielddoc"><p>Low Power Analog Comparator. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a55890cbfb3e72dbf753c04963cddce0d"></a>FSP_IP_OPAMP&#160;</td><td class="fielddoc"><p>Operational Amplifier. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a5951af6b5dbafb10f36d8f6ec8a02039"></a>FSP_IP_SDADC&#160;</td><td class="fielddoc"><p>Sigma Delta A/D Converter. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ae2e4b37d45024125cbb660f1b3a3090e"></a>FSP_IP_RTC&#160;</td><td class="fielddoc"><p>Real Time Clock. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a9b738d0f557574bb4d659abc2dc0fbf8"></a>FSP_IP_WDT&#160;</td><td class="fielddoc"><p>Watch Dog Timer. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ad5827655e5c59ac33abf45d683da1b7d"></a>FSP_IP_IWDT&#160;</td><td class="fielddoc"><p>Independent Watch Dog Timer. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a83fe18962b058df65adb9ce089719ebb"></a>FSP_IP_GPT&#160;</td><td class="fielddoc"><p>General PWM Timer. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950acfc9bb8ff007a7b82cf4fd845dfce053"></a>FSP_IP_POEG&#160;</td><td class="fielddoc"><p>Port Output Enable for GPT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ac634b7343803856ffeeef0e1a676ec7b"></a>FSP_IP_OPS&#160;</td><td class="fielddoc"><p>Output Phase Switch. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a00303d0e260ebf4f15aa4771fda03531"></a>FSP_IP_AGT&#160;</td><td class="fielddoc"><p>Asynchronous General-Purpose Timer. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a4e9e98add251f63224b2818764e83543"></a>FSP_IP_CAN&#160;</td><td class="fielddoc"><p>Controller Area Network. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a58d439e1b3fd97f056fbf4c0fe6cd556"></a>FSP_IP_IRDA&#160;</td><td class="fielddoc"><p>Infrared Data Association. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a2aa334ef48a52cb66d99263f742d2325"></a>FSP_IP_QSPI&#160;</td><td class="fielddoc"><p>Quad Serial Peripheral Interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a9b344d6b79e20045fb8efa31bb2daafa"></a>FSP_IP_USBFS&#160;</td><td class="fielddoc"><p>USB Full Speed. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950afd3bcaf69cb14356e5fbcac52a2eb48a"></a>FSP_IP_SDHI&#160;</td><td class="fielddoc"><p>SD/MMC Host Interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a217cbfb3b26bed34c240b0a160778938"></a>FSP_IP_SRC&#160;</td><td class="fielddoc"><p>Sampling Rate Converter. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a372bbc7267801454ac9a1bf3677ef60c"></a>FSP_IP_SSI&#160;</td><td class="fielddoc"><p>Serial Sound Interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950aef8c67a45bb552b5c90f7e26d45d7ffd"></a>FSP_IP_DALI&#160;</td><td class="fielddoc"><p>Digital Addressable Lighting Interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ae3b56c1e088e6511314baa66fa9c57f0"></a>FSP_IP_ETHER&#160;</td><td class="fielddoc"><p>Ethernet MAC Controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a36232c6ae35f6058166d3e25ffa31065"></a>FSP_IP_EDMAC&#160;</td><td class="fielddoc"><p>Ethernet DMA Controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ac2484fb8f5c2965e658c8b942cb5350e"></a>FSP_IP_EPTPC&#160;</td><td class="fielddoc"><p>Ethernet PTP Controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ae5187f7f4cb79bb66ec1fb826d618b10"></a>FSP_IP_PDC&#160;</td><td class="fielddoc"><p>Parallel Data Capture Unit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a3af5eb32af7955758fe273d23d04c076"></a>FSP_IP_GLCDC&#160;</td><td class="fielddoc"><p>Graphics LCD Controller. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ab918e1bc5afd9102b555918fdebfeb70"></a>FSP_IP_DRW&#160;</td><td class="fielddoc"><p>2D Drawing Engine </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950ac4afe762c064a169b0ebf6d64332ac80"></a>FSP_IP_JPEG&#160;</td><td class="fielddoc"><p>JPEG. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a06230bf415328965e43426efed64f1e1"></a>FSP_IP_DAC8&#160;</td><td class="fielddoc"><p>8-Bit D/A Converter </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a40e3e5c071f08ce93fabf8adad8c548e"></a>FSP_IP_USBHS&#160;</td><td class="fielddoc"><p>USB High Speed. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a9bbcf1f4070b401d62dcaa2f96ca881a"></a>FSP_IP_OSPI&#160;</td><td class="fielddoc"><p>Octa Serial Peripheral Interface. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a52f816456b7c8037eb65624f0a6bc582"></a>FSP_IP_CEC&#160;</td><td class="fielddoc"><p>HDMI CEC. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a2917a7f54d529aa51f139699e1bfbbbd"></a>FSP_IP_TFU&#160;</td><td class="fielddoc"><p>Trigonometric Function Unit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a230959daed2216cc6922061cfd733eae"></a>FSP_IP_IIRFA&#160;</td><td class="fielddoc"><p>IIR Filter Accelerator. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950aacbead3e070986a6c40c32d2485d5c4e"></a>FSP_IP_CANFD&#160;</td><td class="fielddoc"><p>CAN-FD. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a8169028a5d7d258e07fba9ca55340ce1"></a>FSP_IP_ULPT&#160;</td><td class="fielddoc"><p>Ultra Low Power Timer ULPT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a7cce26fd686d9cfaba770d94034b3e75"></a>FSP_IP_SAU&#160;</td><td class="fielddoc"><p>Serial Array Unit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950af663b97fc70812e79bcd4f25e9196def"></a>FSP_IP_IICA&#160;</td><td class="fielddoc"><p>Serial Interface IICA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a0d7a32ae0b25c4e91983bf72562828fc"></a>FSP_IP_UARTA&#160;</td><td class="fielddoc"><p>Serial Interface UARTA. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950acab574a86cb28364c3975abb5275969a"></a>FSP_IP_TAU&#160;</td><td class="fielddoc"><p>Timer Array Unit. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a1c4f0fa13c9046adc950df4e82a5973d"></a>FSP_IP_TML&#160;</td><td class="fielddoc"><p>32-bit Interval Timer </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a1e98dd1937406098a4ec2579337770b4"></a>FSP_IP_MACL&#160;</td><td class="fielddoc"><p>32-bit Multiply-Accumulator </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7880302f0edd7cc4290c037809975950a74988fde6e23baa29ea1256ba6059a01"></a>FSP_IP_USBCC&#160;</td><td class="fielddoc"><p>USB Type-C Controller. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga0f8db6472715cfd8203eb499b26904e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f8db6472715cfd8203eb499b26904e8">&#9670;&nbsp;</a></span>fsp_signal_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___m_c_u.html#ga0f8db6472715cfd8203eb499b26904e8">fsp_signal_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Signals that can be mapped to an interrupt. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a01eff7ed733107ef531ba6ad52a1c7c3"></a>FSP_SIGNAL_ADC_COMPARE_MATCH&#160;</td><td class="fielddoc"><p>ADC COMPARE MATCH. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a197d48d7339aa7de200ed908a416a74d"></a>FSP_SIGNAL_ADC_COMPARE_MISMATCH&#160;</td><td class="fielddoc"><p>ADC COMPARE MISMATCH. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a18f6385b3d4cc20b796b70633e0f8305"></a>FSP_SIGNAL_ADC_SCAN_END&#160;</td><td class="fielddoc"><p>ADC SCAN END. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad55cf9b8a9b6ae99b16106c2a9705b19"></a>FSP_SIGNAL_ADC_SCAN_END_B&#160;</td><td class="fielddoc"><p>ADC SCAN END B. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5c2c79707e2f3688012571373f192f3b"></a>FSP_SIGNAL_ADC_WINDOW_A&#160;</td><td class="fielddoc"><p>ADC WINDOW A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8acfe8b29ac2e9b6ded2d2216f80203687"></a>FSP_SIGNAL_ADC_WINDOW_B&#160;</td><td class="fielddoc"><p>ADC WINDOW B. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5539a4aa81e53f2e0971173d5c2fdc3a"></a>FSP_SIGNAL_AES_RDREQ&#160;</td><td class="fielddoc"><p>AES RDREQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac55ca168d28649c3dfb16ae21a346c4a"></a>FSP_SIGNAL_AES_WRREQ&#160;</td><td class="fielddoc"><p>AES WRREQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a8e354b8198b23d8d1f22ee0e53ae1073"></a>FSP_SIGNAL_AGT_COMPARE_A&#160;</td><td class="fielddoc"><p>AGT COMPARE A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a14f218d098d32fd2724123c40da0c210"></a>FSP_SIGNAL_AGT_COMPARE_B&#160;</td><td class="fielddoc"><p>AGT COMPARE B. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac624fcae2a2a128cb5d33b6a81c6c9f1"></a>FSP_SIGNAL_AGT_INT&#160;</td><td class="fielddoc"><p>AGT INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a661aa506241dcb864dbffba80b00a3f9"></a>FSP_SIGNAL_CAC_FREQUENCY_ERROR&#160;</td><td class="fielddoc"><p>CAC FREQUENCY ERROR. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0806e09d868ed331ecbd9048367ed26f"></a>FSP_SIGNAL_CAC_MEASUREMENT_END&#160;</td><td class="fielddoc"><p>CAC MEASUREMENT END. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4dab1aa82b8f3449339709b5b9c80762"></a>FSP_SIGNAL_CAC_OVERFLOW&#160;</td><td class="fielddoc"><p>CAC OVERFLOW. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8afb1c696515352b03f62c830447742c32"></a>FSP_SIGNAL_CAN_ERROR&#160;</td><td class="fielddoc"><p>CAN ERROR. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a45b75379ed71e1500aa306e6841ede04"></a>FSP_SIGNAL_CAN_FIFO_RX&#160;</td><td class="fielddoc"><p>CAN FIFO RX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a8f411e19696f30455f7340356dc2e405"></a>FSP_SIGNAL_CAN_FIFO_TX&#160;</td><td class="fielddoc"><p>CAN FIFO TX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4feee8cd3b63623070cbee79e5b2842e"></a>FSP_SIGNAL_CAN_MAILBOX_RX&#160;</td><td class="fielddoc"><p>CAN MAILBOX RX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac46578fd00f7f48920caf39765bd8cca"></a>FSP_SIGNAL_CAN_MAILBOX_TX&#160;</td><td class="fielddoc"><p>CAN MAILBOX TX. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0ced7c06a4d52f864324f91aa2581015"></a>FSP_SIGNAL_CGC_MOSC_STOP&#160;</td><td class="fielddoc"><p>CGC MOSC STOP. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a168d651ce2a508f98edc138c2c1d8e11"></a>FSP_SIGNAL_LPM_SNOOZE_REQUEST&#160;</td><td class="fielddoc"><p>LPM SNOOZE REQUEST. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a86aaa8c2f389d07122015b351b31008e"></a>FSP_SIGNAL_LVD_LVD1&#160;</td><td class="fielddoc"><p>LVD LVD1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a253a39dc9fb631e24931c65405d13e87"></a>FSP_SIGNAL_LVD_LVD2&#160;</td><td class="fielddoc"><p>LVD LVD2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a8123747091809268ad0bf1768642bde4"></a>FSP_SIGNAL_VBATT_LVD&#160;</td><td class="fielddoc"><p>VBATT LVD. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a6458a8b8ed5b9c05b06cdd11d3810362"></a>FSP_SIGNAL_LVD_VBATT&#160;</td><td class="fielddoc"><p>LVD VBATT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8abab7832a2dac588c5d1339af076009ee"></a>FSP_SIGNAL_ACMPHS_INT&#160;</td><td class="fielddoc"><p>ACMPHS INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a257bba1076103992bbac97ed251c48d5"></a>FSP_SIGNAL_ACMPLP_INT&#160;</td><td class="fielddoc"><p>ACMPLP INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a44727262300750b45ae78424cf99da47"></a>FSP_SIGNAL_CTSU_END&#160;</td><td class="fielddoc"><p>CTSU END. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8adc79775be114e47a50b91918e79f2e66"></a>FSP_SIGNAL_CTSU_READ&#160;</td><td class="fielddoc"><p>CTSU READ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1af98c7417815ff5dab554fa69fa7c2a"></a>FSP_SIGNAL_CTSU_WRITE&#160;</td><td class="fielddoc"><p>CTSU WRITE. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4b1928d112eca102629678bf01c37a9b"></a>FSP_SIGNAL_DALI_DEI&#160;</td><td class="fielddoc"><p>DALI DEI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9671dec09e76a6cca0ca041f4bc02a34"></a>FSP_SIGNAL_DALI_CLI&#160;</td><td class="fielddoc"><p>DALI CLI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9439fd90697294d9fd7914ec426cd390"></a>FSP_SIGNAL_DALI_SDI&#160;</td><td class="fielddoc"><p>DALI SDI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a984270bf0be8ca60288296772cc5bba0"></a>FSP_SIGNAL_DALI_BPI&#160;</td><td class="fielddoc"><p>DALI BPI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8afdb4f924f2bd013b13930d7d9eae5426"></a>FSP_SIGNAL_DALI_FEI&#160;</td><td class="fielddoc"><p>DALI FEI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4153baf8c5a7122a132eda42a7f99e4d"></a>FSP_SIGNAL_DALI_SDI_OR_BPI&#160;</td><td class="fielddoc"><p>DALI SDI OR BPI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a11315317aa17596162d507f3a9d0cc0f"></a>FSP_SIGNAL_DMAC_INT&#160;</td><td class="fielddoc"><p>DMAC INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9b176c86f4fbea06e49de7996a2f4b23"></a>FSP_SIGNAL_DOC_INT&#160;</td><td class="fielddoc"><p>DOC INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a47305906c54eef5491700e8856cf5a2f"></a>FSP_SIGNAL_DRW_INT&#160;</td><td class="fielddoc"><p>DRW INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8acd36be549769ab1f850ed1baf35eb427"></a>FSP_SIGNAL_DTC_COMPLETE&#160;</td><td class="fielddoc"><p>DTC COMPLETE. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac4c3574a7c5b747a99fb5dcaad64de8b"></a>FSP_SIGNAL_DTC_END&#160;</td><td class="fielddoc"><p>DTC END. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa89c377b7cf2da192e891bd467457ca4"></a>FSP_SIGNAL_EDMAC_EINT&#160;</td><td class="fielddoc"><p>EDMAC EINT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a119f020d426146cd4187c0600ed96c2d"></a>FSP_SIGNAL_ELC_SOFTWARE_EVENT_0&#160;</td><td class="fielddoc"><p>ELC SOFTWARE EVENT 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5ba79380d999086fe455aa0607ba635e"></a>FSP_SIGNAL_ELC_SOFTWARE_EVENT_1&#160;</td><td class="fielddoc"><p>ELC SOFTWARE EVENT 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a6de18edbc40b3c669a9ed40081b26d04"></a>FSP_SIGNAL_EPTPC_IPLS&#160;</td><td class="fielddoc"><p>EPTPC IPLS. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8afb3df6a9b3811eccdfae1a63ea6fe4c0"></a>FSP_SIGNAL_EPTPC_MINT&#160;</td><td class="fielddoc"><p>EPTPC MINT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a021b2ccee6a8ccbb9683e84646e8179a"></a>FSP_SIGNAL_EPTPC_PINT&#160;</td><td class="fielddoc"><p>EPTPC PINT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad0a3de256d9af4f2f5c0e5a752b96c5c"></a>FSP_SIGNAL_EPTPC_TIMER0_FALL&#160;</td><td class="fielddoc"><p>EPTPC TIMER0 FALL. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab0780c0e93e9d200762ac1d9efd6e36d"></a>FSP_SIGNAL_EPTPC_TIMER0_RISE&#160;</td><td class="fielddoc"><p>EPTPC TIMER0 RISE. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a7d42d76ba4e015ffb2296154272dfd53"></a>FSP_SIGNAL_EPTPC_TIMER1_FALL&#160;</td><td class="fielddoc"><p>EPTPC TIMER1 FALL. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac0291a694f024a85cc9c7a1715992dce"></a>FSP_SIGNAL_EPTPC_TIMER1_RISE&#160;</td><td class="fielddoc"><p>EPTPC TIMER1 RISE. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af1f6391cac4fb0052d2da4993446401b"></a>FSP_SIGNAL_EPTPC_TIMER2_FALL&#160;</td><td class="fielddoc"><p>EPTPC TIMER2 FALL. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a98bf6b09d10ab84685c000a2fa18b2c9"></a>FSP_SIGNAL_EPTPC_TIMER2_RISE&#160;</td><td class="fielddoc"><p>EPTPC TIMER2 RISE. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af470a145f7317cb47f5099601d231a39"></a>FSP_SIGNAL_EPTPC_TIMER3_FALL&#160;</td><td class="fielddoc"><p>EPTPC TIMER3 FALL. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a28701ad282d1973f9328c2fe0d04ac30"></a>FSP_SIGNAL_EPTPC_TIMER3_RISE&#160;</td><td class="fielddoc"><p>EPTPC TIMER3 RISE. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a7d63532f98efed6da63ad319d47a0055"></a>FSP_SIGNAL_EPTPC_TIMER4_FALL&#160;</td><td class="fielddoc"><p>EPTPC TIMER4 FALL. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4c8e7eec2565d342a1e7eaabfc94f4ee"></a>FSP_SIGNAL_EPTPC_TIMER4_RISE&#160;</td><td class="fielddoc"><p>EPTPC TIMER4 RISE. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa09429be3baaefd4f9f5ab9815c74bd2"></a>FSP_SIGNAL_EPTPC_TIMER5_FALL&#160;</td><td class="fielddoc"><p>EPTPC TIMER5 FALL. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8accdee7a0327f3133ae5fc09f5b9252f1"></a>FSP_SIGNAL_EPTPC_TIMER5_RISE&#160;</td><td class="fielddoc"><p>EPTPC TIMER5 RISE. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a41d0efc30b91c70789cf02e296b2eaf2"></a>FSP_SIGNAL_FCU_FIFERR&#160;</td><td class="fielddoc"><p>FCU FIFERR. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0a23c7f78fcd3d888e31b18cf122217c"></a>FSP_SIGNAL_FCU_FRDYI&#160;</td><td class="fielddoc"><p>FCU FRDYI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a49f3a42ed84b151b4a009e99e1e50713"></a>FSP_SIGNAL_GLCDC_LINE_DETECT&#160;</td><td class="fielddoc"><p>GLCDC LINE DETECT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab97ed27f5af21bb19eca9a7ad2c21413"></a>FSP_SIGNAL_GLCDC_UNDERFLOW_1&#160;</td><td class="fielddoc"><p>GLCDC UNDERFLOW 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a31dd66173aab0b542bf4ffc7197a52aa"></a>FSP_SIGNAL_GLCDC_UNDERFLOW_2&#160;</td><td class="fielddoc"><p>GLCDC UNDERFLOW 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a58e7a6d9b0931b215da91fda78e443b0"></a>FSP_SIGNAL_GPT_CAPTURE_COMPARE_A&#160;</td><td class="fielddoc"><p>GPT CAPTURE COMPARE A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a26674d8d9c6e97523ab88ae5112142e9"></a>FSP_SIGNAL_GPT_CAPTURE_COMPARE_B&#160;</td><td class="fielddoc"><p>GPT CAPTURE COMPARE B. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a85d7021b7d3327cb7f22e45141ec80da"></a>FSP_SIGNAL_GPT_COMPARE_C&#160;</td><td class="fielddoc"><p>GPT COMPARE C. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0e33b00077d97512b21acac621c69473"></a>FSP_SIGNAL_GPT_COMPARE_D&#160;</td><td class="fielddoc"><p>GPT COMPARE D. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a90e00ea1f338de44954824734ec16855"></a>FSP_SIGNAL_GPT_COMPARE_E&#160;</td><td class="fielddoc"><p>GPT COMPARE E. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a536d03083d3742685c7594103d9441a3"></a>FSP_SIGNAL_GPT_COMPARE_F&#160;</td><td class="fielddoc"><p>GPT COMPARE F. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aae832f333858c0a5cee2776bcee73d06"></a>FSP_SIGNAL_GPT_COUNTER_OVERFLOW&#160;</td><td class="fielddoc"><p>GPT COUNTER OVERFLOW. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a453ab46fa5782485cf819918284aa878"></a>FSP_SIGNAL_GPT_COUNTER_UNDERFLOW&#160;</td><td class="fielddoc"><p>GPT COUNTER UNDERFLOW. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab1d0c4cdf40d284a407f2cde93dcd044"></a>FSP_SIGNAL_GPT_AD_TRIG_A&#160;</td><td class="fielddoc"><p>GPT AD TRIG A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9c486ff5723264208b7f7245c55f5f53"></a>FSP_SIGNAL_GPT_AD_TRIG_B&#160;</td><td class="fielddoc"><p>GPT AD TRIG B. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a70052c27a869e40a27543d43a260ac0e"></a>FSP_SIGNAL_OPS_UVW_EDGE&#160;</td><td class="fielddoc"><p>OPS UVW EDGE. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab0de8fee293e6374b8cb9887e2c6208a"></a>FSP_SIGNAL_ICU_IRQ0&#160;</td><td class="fielddoc"><p>ICU IRQ0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab095fd14f55d0af4a91dde1224b9e746"></a>FSP_SIGNAL_ICU_IRQ1&#160;</td><td class="fielddoc"><p>ICU IRQ1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a903061d8940d585cf4e528413b712425"></a>FSP_SIGNAL_ICU_IRQ2&#160;</td><td class="fielddoc"><p>ICU IRQ2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5598abb763135b944d6b3140dd47fde1"></a>FSP_SIGNAL_ICU_IRQ3&#160;</td><td class="fielddoc"><p>ICU IRQ3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8abe9b6807188a62646beb074be46ce3cb"></a>FSP_SIGNAL_ICU_IRQ4&#160;</td><td class="fielddoc"><p>ICU IRQ4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9eaa71f3d6bc416f9f82a8b1a1b6303a"></a>FSP_SIGNAL_ICU_IRQ5&#160;</td><td class="fielddoc"><p>ICU IRQ5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a45a9460519ce7503ce9277825aedf0bb"></a>FSP_SIGNAL_ICU_IRQ6&#160;</td><td class="fielddoc"><p>ICU IRQ6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aafe990d0f81bfeb5820b43aa20ae9b36"></a>FSP_SIGNAL_ICU_IRQ7&#160;</td><td class="fielddoc"><p>ICU IRQ7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8afd9eb9321231a8561cbe81317b9098ba"></a>FSP_SIGNAL_ICU_IRQ8&#160;</td><td class="fielddoc"><p>ICU IRQ8. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8afa861ab6aa7c37dab13766704cd7585f"></a>FSP_SIGNAL_ICU_IRQ9&#160;</td><td class="fielddoc"><p>ICU IRQ9. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a25a6875df30440a55daebea9386e203b"></a>FSP_SIGNAL_ICU_IRQ10&#160;</td><td class="fielddoc"><p>ICU IRQ10. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9f5fa0a6236976c5e219e9fa4785b1b7"></a>FSP_SIGNAL_ICU_IRQ11&#160;</td><td class="fielddoc"><p>ICU IRQ11. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a20a46e40b42d2f9f3ba4631009bbf85c"></a>FSP_SIGNAL_ICU_IRQ12&#160;</td><td class="fielddoc"><p>ICU IRQ12. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a2b192dbbf7a5711d830a1411a2fa2435"></a>FSP_SIGNAL_ICU_IRQ13&#160;</td><td class="fielddoc"><p>ICU IRQ13. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a7d2bc6ebc1d43eaf949654a6f9975b6f"></a>FSP_SIGNAL_ICU_IRQ14&#160;</td><td class="fielddoc"><p>ICU IRQ14. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a983beb9a11ed43788f22a7f7435679a3"></a>FSP_SIGNAL_ICU_IRQ15&#160;</td><td class="fielddoc"><p>ICU IRQ15. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a415031f77cfbf8caf2a35aa64e6f9ba5"></a>FSP_SIGNAL_ICU_SNOOZE_CANCEL&#160;</td><td class="fielddoc"><p>ICU SNOOZE CANCEL. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a2644056dc652c8b16f352ba6fdf954eb"></a>FSP_SIGNAL_IIC_ERI&#160;</td><td class="fielddoc"><p>IIC ERI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af3441b3f0e16d01b5687f163bed0b440"></a>FSP_SIGNAL_IIC_RXI&#160;</td><td class="fielddoc"><p>IIC RXI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0cf27431f0ff58bce69a838bfde8c06b"></a>FSP_SIGNAL_IIC_TEI&#160;</td><td class="fielddoc"><p>IIC TEI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a9b0f8181c9459c6cde03e80d18d4c3c5"></a>FSP_SIGNAL_IIC_TXI&#160;</td><td class="fielddoc"><p>IIC TXI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a4bbefb7993436d5056cdf099690605ee"></a>FSP_SIGNAL_IIC_WUI&#160;</td><td class="fielddoc"><p>IIC WUI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aceb515bf2875b72f39cd3260d148a80e"></a>FSP_SIGNAL_IOPORT_EVENT_1&#160;</td><td class="fielddoc"><p>IOPORT EVENT 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a6327e3eb0dc19ab5de4102b4f5f5120b"></a>FSP_SIGNAL_IOPORT_EVENT_2&#160;</td><td class="fielddoc"><p>IOPORT EVENT 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a81f609a8552e4f09d721bcee73d130ff"></a>FSP_SIGNAL_IOPORT_EVENT_3&#160;</td><td class="fielddoc"><p>IOPORT EVENT 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a43ef1fe635edbfdf506bc7d3a242b45d"></a>FSP_SIGNAL_IOPORT_EVENT_4&#160;</td><td class="fielddoc"><p>IOPORT EVENT 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aeca421d1cea133aa8f1f6a94bc8802d8"></a>FSP_SIGNAL_IOPORT_EVENT_B&#160;</td><td class="fielddoc"><p>IOPORT EVENT B. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aaf4c282783843dff5aca17f9c7a6fd6e"></a>FSP_SIGNAL_IOPORT_EVENT_C&#160;</td><td class="fielddoc"><p>IOPORT EVENT C. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a636dbd23ad445613e6e8379aa2a99c8d"></a>FSP_SIGNAL_IOPORT_EVENT_D&#160;</td><td class="fielddoc"><p>IOPORT EVENT D. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a16c16b3e9a62fa1f0ba1abe32412adb5"></a>FSP_SIGNAL_IOPORT_EVENT_E&#160;</td><td class="fielddoc"><p>IOPORT EVENT E. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a10d618ae6eea20204490b71c420fdf36"></a>FSP_SIGNAL_IWDT_UNDERFLOW&#160;</td><td class="fielddoc"><p>IWDT UNDERFLOW. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ace97341e2fcdc26f817b9ed1cfbb7aa3"></a>FSP_SIGNAL_JPEG_JDTI&#160;</td><td class="fielddoc"><p>JPEG JDTI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a2d8b89f68675b0c4a1c36b56550b13c7"></a>FSP_SIGNAL_JPEG_JEDI&#160;</td><td class="fielddoc"><p>JPEG JEDI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a20cda39d867f77cfcb909b17940315fd"></a>FSP_SIGNAL_KEY_INT&#160;</td><td class="fielddoc"><p>KEY INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aeef818114c7a229a3613d5170d012f57"></a>FSP_SIGNAL_PDC_FRAME_END&#160;</td><td class="fielddoc"><p>PDC FRAME END. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa45ccba8ad15d9c94f52bdc2b8e1b1d9"></a>FSP_SIGNAL_PDC_INT&#160;</td><td class="fielddoc"><p>PDC INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1cd0420825f273bbfa022a2a3a3892e0"></a>FSP_SIGNAL_PDC_RECEIVE_DATA_READY&#160;</td><td class="fielddoc"><p>PDC RECEIVE DATA READY. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a59f2965dc82b2c26d88654714d9a0945"></a>FSP_SIGNAL_POEG_EVENT&#160;</td><td class="fielddoc"><p>POEG EVENT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ace60b99ee4dcd2b3d22a02adb5fb406d"></a>FSP_SIGNAL_QSPI_INT&#160;</td><td class="fielddoc"><p>QSPI INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a6663942a516f289e20ee616caa2cfaa8"></a>FSP_SIGNAL_RTC_ALARM&#160;</td><td class="fielddoc"><p>RTC ALARM. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a7b829980006d1e48b537fad43d842db3"></a>FSP_SIGNAL_RTC_PERIOD&#160;</td><td class="fielddoc"><p>RTC PERIOD. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac1b0424c3ea9b2030df812b836042cf4"></a>FSP_SIGNAL_RTC_CARRY&#160;</td><td class="fielddoc"><p>RTC CARRY. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a79c1078c4eaee50fc365d40012de7260"></a>FSP_SIGNAL_SCE_INTEGRATE_RDRDY&#160;</td><td class="fielddoc"><p>SCE INTEGRATE RDRDY. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a6369a7b776347d82e089b252132e0aee"></a>FSP_SIGNAL_SCE_INTEGRATE_WRRDY&#160;</td><td class="fielddoc"><p>SCE INTEGRATE WRRDY. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a28329882593dc17cc5c3bfe86e2857fa"></a>FSP_SIGNAL_SCE_LONG_PLG&#160;</td><td class="fielddoc"><p>SCE LONG PLG. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af174bdbc6540eba5743aad8926d2e8b9"></a>FSP_SIGNAL_SCE_PROC_BUSY&#160;</td><td class="fielddoc"><p>SCE PROC BUSY. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1d6a66274da12d45a5a51ecc6a58d1b5"></a>FSP_SIGNAL_SCE_RDRDY_0&#160;</td><td class="fielddoc"><p>SCE RDRDY 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a39b6ac87564142d47498a9c0879ec4d9"></a>FSP_SIGNAL_SCE_RDRDY_1&#160;</td><td class="fielddoc"><p>SCE RDRDY 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a005453d11305c872009316b51b2515ad"></a>FSP_SIGNAL_SCE_ROMOK&#160;</td><td class="fielddoc"><p>SCE ROMOK. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a71e20ac9217336e6c491f2f666f44f41"></a>FSP_SIGNAL_SCE_TEST_BUSY&#160;</td><td class="fielddoc"><p>SCE TEST BUSY. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab810b929bab6bad2d27a23811c43daf0"></a>FSP_SIGNAL_SCE_WRRDY_0&#160;</td><td class="fielddoc"><p>SCE WRRDY 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aa953a980e96c1a820b5884990eb107bc"></a>FSP_SIGNAL_SCE_WRRDY_1&#160;</td><td class="fielddoc"><p>SCE WRRDY 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a11db13464033c425d8b8ae9d7f88575a"></a>FSP_SIGNAL_SCE_WRRDY_4&#160;</td><td class="fielddoc"><p>SCE WRRDY 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a6524a9985e378987e761724d7da23208"></a>FSP_SIGNAL_SCI_AM&#160;</td><td class="fielddoc"><p>SCI AM. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a534d888d566e9e393eaa0ba2aecdfff7"></a>FSP_SIGNAL_SCI_ERI&#160;</td><td class="fielddoc"><p>SCI ERI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8adb97e098ffe643c3ee45b97fc29b4134"></a>FSP_SIGNAL_SCI_RXI&#160;</td><td class="fielddoc"><p>SCI RXI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0e0bb727a672f66b3b402b1a6277e6ad"></a>FSP_SIGNAL_SCI_RXI_OR_ERI&#160;</td><td class="fielddoc"><p>SCI RXI OR ERI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae9f2e98f08de005fdd5e04ac43210fd2"></a>FSP_SIGNAL_SCI_TEI&#160;</td><td class="fielddoc"><p>SCI TEI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af39c04e0e21f07dea92e2294b06f542e"></a>FSP_SIGNAL_SCI_TXI&#160;</td><td class="fielddoc"><p>SCI TXI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a3dc0ce82389a041f4e8f7e52ccbc360e"></a>FSP_SIGNAL_SDADC_ADI&#160;</td><td class="fielddoc"><p>SDADC ADI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a721f183bd218654a3f654e9e23d94077"></a>FSP_SIGNAL_SDADC_SCANEND&#160;</td><td class="fielddoc"><p>SDADC SCANEND. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a480905af09a8f607fc06aa2262c3ac90"></a>FSP_SIGNAL_SDADC_CALIEND&#160;</td><td class="fielddoc"><p>SDADC CALIEND. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aeef9ebe36e4f3c5c2a71c86ceb6256ec"></a>FSP_SIGNAL_SDHIMMC_ACCS&#160;</td><td class="fielddoc"><p>SDHIMMC ACCS. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8acf301ea526af429c68a2486dd128fbe2"></a>FSP_SIGNAL_SDHIMMC_CARD&#160;</td><td class="fielddoc"><p>SDHIMMC CARD. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a723a081d0b293ab407797964bc9c2202"></a>FSP_SIGNAL_SDHIMMC_DMA_REQ&#160;</td><td class="fielddoc"><p>SDHIMMC DMA REQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a8b0a556a3c745ca9b6025dc81fc66fed"></a>FSP_SIGNAL_SDHIMMC_SDIO&#160;</td><td class="fielddoc"><p>SDHIMMC SDIO. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ac6785ed2776b4d882360e9d070bddeb1"></a>FSP_SIGNAL_SPI_ERI&#160;</td><td class="fielddoc"><p>SPI ERI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a62543391732f7d9103da6150d8a928c6"></a>FSP_SIGNAL_SPI_IDLE&#160;</td><td class="fielddoc"><p>SPI IDLE. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0a9a1bae73cf2cf0ff36e7f641026e39"></a>FSP_SIGNAL_SPI_RXI&#160;</td><td class="fielddoc"><p>SPI RXI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a0604cbb0aee899666b6674772ff0ccd7"></a>FSP_SIGNAL_SPI_TEI&#160;</td><td class="fielddoc"><p>SPI TEI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab849b38447e2a7304860656226c0fe0a"></a>FSP_SIGNAL_SPI_TXI&#160;</td><td class="fielddoc"><p>SPI TXI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8abe5ca301f06b74839a82ddecc0d8da40"></a>FSP_SIGNAL_SRC_CONVERSION_END&#160;</td><td class="fielddoc"><p>SRC CONVERSION END. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a8073cbe9fff379b8d3882a084d4ada2e"></a>FSP_SIGNAL_SRC_INPUT_FIFO_EMPTY&#160;</td><td class="fielddoc"><p>SRC INPUT FIFO EMPTY. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8af9edc67793e3f885c2c8307d1275416c"></a>FSP_SIGNAL_SRC_OUTPUT_FIFO_FULL&#160;</td><td class="fielddoc"><p>SRC OUTPUT FIFO FULL. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a68e368b267bf5b7e3f5cf0c5287b6032"></a>FSP_SIGNAL_SRC_OUTPUT_FIFO_OVERFLOW&#160;</td><td class="fielddoc"><p>SRC OUTPUT FIFO OVERFLOW. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad6499268e262288df2e0b3bf3bf93eef"></a>FSP_SIGNAL_SRC_OUTPUT_FIFO_UNDERFLOW&#160;</td><td class="fielddoc"><p>SRC OUTPUT FIFO UNDERFLOW. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab450e7f8dd4820f403a4f821e349eda6"></a>FSP_SIGNAL_SSI_INT&#160;</td><td class="fielddoc"><p>SSI INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a5cc7a6edb650227befe480513ddaae14"></a>FSP_SIGNAL_SSI_RXI&#160;</td><td class="fielddoc"><p>SSI RXI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae9f5c913d48f976bebac852669bac2c4"></a>FSP_SIGNAL_SSI_TXI&#160;</td><td class="fielddoc"><p>SSI TXI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8abb959c9690f807e462e9c4c1c5e11639"></a>FSP_SIGNAL_SSI_TXI_RXI&#160;</td><td class="fielddoc"><p>SSI TXI RXI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ad28c5da793d696572f9350f0c0e9fb46"></a>FSP_SIGNAL_TRNG_RDREQ&#160;</td><td class="fielddoc"><p>TRNG RDREQ. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ab8240d867a3b89c0e98c9242b6810a4c"></a>FSP_SIGNAL_USB_FIFO_0&#160;</td><td class="fielddoc"><p>USB FIFO 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aca25a2a57bbad032d94228bbc1f4fa88"></a>FSP_SIGNAL_USB_FIFO_1&#160;</td><td class="fielddoc"><p>USB FIFO 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a1c4800851bb22f9be932e985363fe9b4"></a>FSP_SIGNAL_USB_INT&#160;</td><td class="fielddoc"><p>USB INT. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a232bf20f14df6a5d576d8ba73d036203"></a>FSP_SIGNAL_USB_RESUME&#160;</td><td class="fielddoc"><p>USB RESUME. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a85180309bf93d34fae5a777a9af06299"></a>FSP_SIGNAL_USB_USB_INT_RESUME&#160;</td><td class="fielddoc"><p>USB USB INT RESUME. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8aab15d8b326b8b57dd444508bc6fa4325"></a>FSP_SIGNAL_WDT_UNDERFLOW&#160;</td><td class="fielddoc"><p>WDT UNDERFLOW. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a8bb03bbd7fd3d841fcbbce7decdea134"></a>FSP_SIGNAL_ULPT_COMPARE_A&#160;</td><td class="fielddoc"><p>ULPT COMPARE A. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8ae8805406a347ae92ebbbcc9ec833720a"></a>FSP_SIGNAL_ULPT_COMPARE_B&#160;</td><td class="fielddoc"><p>ULPT COMPARE B. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga0f8db6472715cfd8203eb499b26904e8a3d903d393e9dfc1664107bdbe63568dd"></a>FSP_SIGNAL_ULPT_INT&#160;</td><td class="fielddoc"><p>ULPT INT. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaf3ee66233fc75acfcc21a97d7a767aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3ee66233fc75acfcc21a97d7a767aa1">&#9670;&nbsp;</a></span>R_FSP_VersionGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_FSP_VersionGet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___r_e_n_e_s_a_s___c_o_m_m_o_n.html#unionfsp__pack__version__t">fsp_pack_version_t</a> *const&#160;</td>
          <td class="paramname"><em>p_version</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the FSP version based on compile time macros.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">p_version</td><td>Memory address to return version information to.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>Version information stored. </td></tr>
    <tr><td class="paramname">FSP_ERR_ASSERTION</td><td>The parameter p_version is NULL. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7467da77df89bb6594dcd0dd09f1d017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7467da77df89bb6594dcd0dd09f1d017">&#9670;&nbsp;</a></span>R_BSP_SourceClockHzGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t R_BSP_SourceClockHzGet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#gaf256033060ec55ab7b466ae3205f5bcf">fsp_priv_source_clock_t</a>&#160;</td>
          <td class="paramname"><em>clock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets the frequency of a source clock. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clock</td><td>Pointer to Octaclk setting structure which provides information regarding Octaclk source and divider settings to be applied. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Frequency of requested clock in Hertz. </dd></dl>

</div>
</div>
<a id="ga50cae0c65c54074c32d30eb4108d9a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50cae0c65c54074c32d30eb4108d9a09">&#9670;&nbsp;</a></span>R_FSP_CurrentIrqGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE IRQn_Type R_FSP_CurrentIrqGet </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Return active interrupt vector number value</p>
<dl class="section return"><dt>Returns</dt><dd>Active interrupt vector number value </dd></dl>

</div>
</div>
<a id="gaac289335b731d0bdb5cb8e6d243898ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac289335b731d0bdb5cb8e6d243898ef">&#9670;&nbsp;</a></span>R_FSP_SystemClockHzGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t R_FSP_SystemClockHzGet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#ga0b3dd3838340f26522703d160787bddd">fsp_priv_clock_t</a>&#160;</td>
          <td class="paramname"><em>clock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Gets the frequency of a system clock.</p>
<dl class="section return"><dt>Returns</dt><dd>Frequency of requested clock in Hertz. </dd></dl>

</div>
</div>
<a id="ga921a7eb6745b92439064ea3a90fe5201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga921a7eb6745b92439064ea3a90fe5201">&#9670;&nbsp;</a></span>R_FSP_ClockDividerGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t R_FSP_ClockDividerGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ckdivcr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Converts a clock's CKDIVCR register value to a clock divider (Eg: SPICKDIVCR).</p>
<dl class="section return"><dt>Returns</dt><dd>Clock Divider </dd></dl>

</div>
</div>
<a id="gad20937316e0d5052a5c15f465a88a79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad20937316e0d5052a5c15f465a88a79e">&#9670;&nbsp;</a></span>R_BSP_UniqueIdGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bsp_unique_id_t const* R_BSP_UniqueIdGet </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get unique ID for this device.</p>
<dl class="section return"><dt>Returns</dt><dd>A pointer to the unique identifier structure </dd></dl>

</div>
</div>
<a id="ga18928f748ba80b2546461eb9a0bbafac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18928f748ba80b2546461eb9a0bbafac">&#9670;&nbsp;</a></span>R_BSP_PartNumberGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_BSP_PartNumberGet </td>
          <td>(</td>
          <td class="paramtype">bsp_part_number_t *const&#160;</td>
          <td class="paramname"><em>p_part_number</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get part number for this device.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">p_part_number</td><td>Memory address to return MCU's part number to.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>Part number information stored. </td></tr>
    <tr><td class="paramname">FSP_ERR_ASSERTION</td><td>The parameter p_part_number is NULL. </td></tr>
    <tr><td class="paramname">FSP_ERR_NOT_FOUND</td><td>An error occurred when retrieving data from part number register. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8b674f239296d8685865ff4c7b5104c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b674f239296d8685865ff4c7b5104c5">&#9670;&nbsp;</a></span>R_BSP_FlashCacheDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void R_BSP_FlashCacheDisable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables the flash cache. </p>

</div>
</div>
<a id="ga4a93d5890f795fc7bbb2d85040a73bfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a93d5890f795fc7bbb2d85040a73bfe">&#9670;&nbsp;</a></span>R_BSP_FlashCacheEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void R_BSP_FlashCacheEnable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enables the flash cache. </p>

</div>
</div>
<a id="gae832f27e31e0508d5cc762620dc2ca27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae832f27e31e0508d5cc762620dc2ca27">&#9670;&nbsp;</a></span>R_BSP_SecondaryCoreStart()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void R_BSP_SecondaryCoreStart </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the secondary core VTOR and activates the secondary core. </p>

</div>
</div>
<a id="gaf3219448adfd1531cf69f68697ab184b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3219448adfd1531cf69f68697ab184b">&#9670;&nbsp;</a></span>R_BSP_SoftwareDelay()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_SoftwareDelay </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>delay</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#gafd98e2a6f080d6a52a3ef72e3d731b2b">bsp_delay_units_t</a>&#160;</td>
          <td class="paramname"><em>units</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Delay for at least the specified duration in units and return. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">delay</td><td>The number of 'units' to delay. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">units</td><td>The 'base' (bsp_delay_units_t) for the units specified. Valid values are: BSP_DELAY_UNITS_SECONDS, BSP_DELAY_UNITS_MILLISECONDS, BSP_DELAY_UNITS_MICROSECONDS.<br />
 For example:<br />
 At 1 MHz one cycle takes 1 microsecond (.000001 seconds).<br />
 At 12 MHz one cycle takes 1/12 microsecond or 83 nanoseconds.<br />
 Therefore one run through bsp_prv_software_delay_loop() takes: ~ (83 * BSP_DELAY_LOOP_CYCLES) or 332 ns. A delay of 2 us therefore requires 2000ns/332ns or 6 loops.</td></tr>
  </table>
  </dd>
</dl>
<p>The 'theoretical' maximum delay that may be obtained is determined by a full 32 bit loop count and the system clock rate. @120MHz: ((0xFFFFFFFF loops * 4 cycles /loop) / 120000000) = 143 seconds. @32MHz: ((0xFFFFFFFF loops * 4 cycles /loop) / 32000000) = 536 seconds</p>
<p>Note that requests for very large delays will be affected by rounding in the calculations and the actual delay achieved may be slightly longer. @32 MHz, for example, a request for 532 seconds will be closer to 536 seconds.</p>
<p>Note also that if the calculations result in a loop_cnt of zero, the bsp_prv_software_delay_loop() function is not called at all. In this case the requested delay is too small (nanoseconds) to be carried out by the loop itself, and the overhead associated with executing the code to just get to this point has certainly satisfied the requested delay.</p>
<dl class="section note"><dt>Note</dt><dd>This function calls bsp_cpu_clock_get() which ultimately calls R_CGC_SystemClockFreqGet() and therefore requires that the BSP has already initialized the CGC (which it does as part of the Sysinit). Care should be taken to ensure this remains the case if in the future this function were to be called as part of the BSP initialization.</dd>
<dd>
This function will delay for <b>at least</b> the specified duration. Due to overhead in calculating the correct number of loops to delay, very small delay values (generally 1-5 microseconds) may be significantly longer than specified. Approximate overhead for this function is as follows:<ul>
<li>CM4: 20-50 cycles</li>
<li>CM33: 10-60 cycles</li>
<li>CM23: 75-200 cycles</li>
</ul>
</dd>
<dd>
If more accurate microsecond timing must be performed in software it is recommended to use bsp_prv_software_delay_loop() directly. In this case, use BSP_DELAY_LOOP_CYCLES or BSP_DELAY_LOOPS_CALCULATE() to convert a calculated delay cycle count to a number of software delay loops.</dd>
<dd>
Delays may be longer than expected when compiler optimization is turned off.</dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The delay will be longer than specified on CM23 devices when the core clock is greater than 32 MHz. Setting BSP_DELAY_LOOP_CYCLES to 6 will improve accuracy at 48 MHz but will result in shorter than expected delays at lower speeds. </dd></dl>

</div>
</div>
<a id="gaed27ea47f0c85a1af9bb515600d5e2ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed27ea47f0c85a1af9bb515600d5e2ba">&#9670;&nbsp;</a></span>R_BSP_GroupIrqWrite()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_BSP_GroupIrqWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#ga72e70676360e6a4d753a8d235e6b93a2">bsp_grp_irq_t</a>&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void(*)(<a class="el" href="group___b_s_p___m_c_u.html#ga72e70676360e6a4d753a8d235e6b93a2">bsp_grp_irq_t</a> irq)&#160;</td>
          <td class="paramname"><em>p_callback</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Register a callback function for supported interrupts. If NULL is passed for the callback argument then any previously registered callbacks are unregistered.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt for which to register a callback. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_callback</td><td>Pointer to function to call when interrupt occurs.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>Callback registered </td></tr>
    <tr><td class="paramname">FSP_ERR_ASSERTION</td><td>Callback pointer is NULL </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6ad7a5e3ee69cb6db6a6b9111ba898bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ad7a5e3ee69cb6db6a6b9111ba898bc">&#9670;&nbsp;</a></span>NMI_Handler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void NMI_Handler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Non-maskable interrupt handler. This exception is defined by the BSP, unlike other system exceptions, because there are many sources that map to the NMI exception. </p>

</div>
</div>
<a id="ga1c911e1e449b7382f67b54df2dd13874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c911e1e449b7382f67b54df2dd13874">&#9670;&nbsp;</a></span>R_BSP_IpcSemaphoreTake()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_BSP_IpcSemaphoreTake </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#structbsp__ipc__semaphore__handle__t">bsp_ipc_semaphore_handle_t</a> const *const&#160;</td>
          <td class="paramname"><em>p_semaphore_handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Attempt to take IPC semaphore</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_semaphore_handle</td><td>Semaphore handle corresponding to IPCSEMn to use.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>Semaphore successfully taken </td></tr>
    <tr><td class="paramname">FSP_ERR_IN_USE</td><td>Semaphore already taken </td></tr>
    <tr><td class="paramname">FSP_ERR_IP_CHANNEL_NOT_PRESENT</td><td>Specified semaphore doesn't exist on device </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaefbbc3f16407c8651f4bae1e4cb599b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefbbc3f16407c8651f4bae1e4cb599b2">&#9670;&nbsp;</a></span>R_BSP_IpcSemaphoreGive()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_BSP_IpcSemaphoreGive </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#structbsp__ipc__semaphore__handle__t">bsp_ipc_semaphore_handle_t</a> const *const&#160;</td>
          <td class="paramname"><em>p_semaphore_handle</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Give/clear the IPC semaphore</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_semaphore_handle</td><td>Semaphore handle corresponding to IPCSEMn to use.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>Semaphore successfully given </td></tr>
    <tr><td class="paramname">FSP_ERR_IP_CHANNEL_NOT_PRESENT</td><td>Specified semaphore doesn't exist on device </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1ec15dfe9b14451eb73ebc0b582091e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ec15dfe9b14451eb73ebc0b582091e3">&#9670;&nbsp;</a></span>R_BSP_IpcNmiEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_BSP_IpcNmiEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#ga7c11519eca195fb988272c3b4459e761">bsp_ipc_nmi_cb_t</a>&#160;</td>
          <td class="paramname"><em>p_callback</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable NMI for current core</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">p_callback</td><td>Pointer to callback to use for NMI.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>NMI request set </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6103fa8fc8180e02266f188dcb9666d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6103fa8fc8180e02266f188dcb9666d8">&#9670;&nbsp;</a></span>R_BSP_IpcNmiRequestSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_BSP_IpcNmiRequestSet </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set NMI request for the opposing core</p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>NMI request set </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5e1770c51415f6e1b252db25cba519bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e1770c51415f6e1b252db25cba519bf">&#9670;&nbsp;</a></span>R_BSP_IrqClearPending()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_IrqClearPending </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clear the interrupt status flag (IR) for a given interrupt and clear the NVIC pending interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt for which to clear the IR bit. Note that the enums listed for IRQn_Type are only those for the Cortex Processor Exceptions Numbers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>Do not call this function for system exceptions where the IRQn_Type value is &lt; 0. </dd></dl>

</div>
</div>
<a id="ga60fe8003581e76178d779a4826269761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60fe8003581e76178d779a4826269761">&#9670;&nbsp;</a></span>R_BSP_IrqCfg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_IrqCfg </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type const&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>priority</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>p_context</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the interrupt priority and context.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>The IRQ to configure. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">priority</td><td>NVIC priority of the interrupt </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_context</td><td>The interrupt context is a pointer to data required in the ISR.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>Do not call this function for system exceptions where the IRQn_Type value is &lt; 0. </dd></dl>

</div>
</div>
<a id="ga371b95fda14990f0cd07b9f7be415666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga371b95fda14990f0cd07b9f7be415666">&#9670;&nbsp;</a></span>R_BSP_IrqEnableNoClear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_IrqEnableNoClear </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type const&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable the IRQ in the NVIC (Without clearing the pending bit).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>The IRQ to enable. Note that the enums listed for IRQn_Type are only those for the Cortex Processor Exceptions Numbers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>Do not call this function for system exceptions where the IRQn_Type value is &lt; 0. </dd></dl>

</div>
</div>
<a id="ga3044950b0d3d01b4308f7ae4dbe82ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3044950b0d3d01b4308f7ae4dbe82ed9">&#9670;&nbsp;</a></span>R_BSP_IrqEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_IrqEnable </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type const&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears pending interrupts in both ICU and NVIC, then enables the interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt for which to clear the IR bit and enable in the NVIC. Note that the enums listed for IRQn_Type are only those for the Cortex Processor Exceptions Numbers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>Do not call this function for system exceptions where the IRQn_Type value is &lt; 0. </dd></dl>

</div>
</div>
<a id="ga92fe380c52ec05457d53b076f295ff13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92fe380c52ec05457d53b076f295ff13">&#9670;&nbsp;</a></span>R_BSP_IrqDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_IrqDisable </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type const&#160;</td>
          <td class="paramname"><em>irq</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disables interrupts in the NVIC.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>The IRQ to disable in the NVIC. Note that the enums listed for IRQn_Type are only those for the Cortex Processor Exceptions Numbers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>Do not call this function for system exceptions where the IRQn_Type value is &lt; 0. </dd></dl>

</div>
</div>
<a id="ga128782df12a076633ed01cb09dbcabb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga128782df12a076633ed01cb09dbcabb1">&#9670;&nbsp;</a></span>R_BSP_IrqCfgEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_IrqCfgEnable </td>
          <td>(</td>
          <td class="paramtype">IRQn_Type const&#160;</td>
          <td class="paramname"><em>irq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>priority</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>p_context</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sets the interrupt priority and context, clears pending interrupts, then enables the interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">irq</td><td>Interrupt number. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">priority</td><td>NVIC priority of the interrupt </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">p_context</td><td>The interrupt context is a pointer to data required in the ISR.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>Do not call this function for system exceptions where the IRQn_Type value is &lt; 0. </dd></dl>

</div>
</div>
<a id="gaf81ea131b37236af9ef33735d74603a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf81ea131b37236af9ef33735d74603a7">&#9670;&nbsp;</a></span>R_BSP_MemoryMirrorStatusGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_BSP_MemoryMirrorStatusGet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#structmmf__status__t">mmf_status_t</a> *&#160;</td>
          <td class="paramname"><em>p_mmf_status</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the current status of Memory Mirror.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">p_mmf_status</td><td>Pointer to instance which used for storing the state of MMF after invoked this function.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>MMF status retrieved successfully. </td></tr>
    <tr><td class="paramname">FSP_ERR_UNSUPPORTED</td><td>MCU does not support MMF. </td></tr>
    <tr><td class="paramname">FSP_ERR_ASSERTION</td><td>NULL pointer passed as argument.</td></tr>
  </table>
  </dd>
</dl>
<p>This function retrieves the current state of the MMF and the mirrored address into a user provided structure. </p>

</div>
</div>
<a id="ga3795b5042138a68a1fffc6c49de8b81c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3795b5042138a68a1fffc6c49de8b81c">&#9670;&nbsp;</a></span>R_BSP_MemoryMirrorAddrSet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___r_e_n_e_s_a_s___e_r_r_o_r___c_o_d_e_s.html#gadfb1288da0fcc7ae1dc88c58601374f8">fsp_err_t</a> R_BSP_MemoryMirrorAddrSet </td>
          <td>(</td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set address for MMF region.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address of memory region to be mirrored into MMF region.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">FSP_SUCCESS</td><td>Address is set successfully. </td></tr>
    <tr><td class="paramname">FSP_ERR_UNSUPPORTED</td><td>MCU does not support MMF. </td></tr>
    <tr><td class="paramname">FSP_ERR_INVALID_ADDRESS</td><td>Requested address is out of supported range.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the memory address to be mirrored by MMF. </p>

</div>
</div>
<a id="ga6a9c6b74983237446de75a9d9b65e752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a9c6b74983237446de75a9d9b65e752">&#9670;&nbsp;</a></span>R_BSP_RegisterProtectEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_RegisterProtectEnable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#ga8f69caf459fd80173db15fdee8bc6fa3">bsp_reg_protect_t</a>&#160;</td>
          <td class="paramname"><em>regs_to_protect</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable register protection. Registers that are protected cannot be written to. Register protection is enabled by using the Protect Register (PRCR) and the MPC's Write-Protect Register (PWPR).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">regs_to_protect</td><td>Registers which have write protection enabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1bb35164e7e044bd1878a4ce015199c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bb35164e7e044bd1878a4ce015199c3">&#9670;&nbsp;</a></span>R_BSP_RegisterProtectDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_RegisterProtectDisable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#ga8f69caf459fd80173db15fdee8bc6fa3">bsp_reg_protect_t</a>&#160;</td>
          <td class="paramname"><em>regs_to_unprotect</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable register protection. Registers that are protected cannot be written to. Register protection is disabled by using the Protect Register (PRCR) and the MPC's Write-Protect Register (PWPR).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">regs_to_unprotect</td><td>Registers which have write protection disabled. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae7ee340978f5c25f52f0cad1457c6616"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7ee340978f5c25f52f0cad1457c6616">&#9670;&nbsp;</a></span>Reset_Handler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Reset_Handler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MCU starts executing here out of reset. Main stack pointer is set up already. </p>

</div>
</div>
<a id="ga4e0c522c1bb26af24accaf20e6b87d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e0c522c1bb26af24accaf20e6b87d12">&#9670;&nbsp;</a></span>Default_Handler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Default_Handler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default exception handler. </p>

</div>
</div>
<a id="ga93f514700ccf00d08dbdcff7f1224eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93f514700ccf00d08dbdcff7f1224eb2">&#9670;&nbsp;</a></span>SystemInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SystemInit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initialize the MCU and the runtime environment. </p>

</div>
</div>
<a id="ga662624feaff3850ffbe7fb118ab140d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga662624feaff3850ffbe7fb118ab140d7">&#9670;&nbsp;</a></span>R_BSP_WarmStart()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R_BSP_WarmStart </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___b_s_p___m_c_u.html#ga6fe6dc3c0813eeae8665430a31c005b4">bsp_warm_start_event_t</a>&#160;</td>
          <td class="paramname"><em>event</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function is called at various points during the startup process. This function is declared as a weak symbol higher up in this file because it is meant to be overridden by a user implemented version. One of the main uses for this function is to call functional safety code during the startup process. To use this function just copy this function into your own code and modify it to meet your needs.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">event</td><td>Where the code currently is in the start up process </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga4244c3a2d457987d4a9ab21738c8c617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4244c3a2d457987d4a9ab21738c8c617">&#9670;&nbsp;</a></span>BSP_SECTION_EARLY_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t SystemCoreClock BSP_SECTION_EARLY_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>System Clock Frequency (Core Clock) </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.7-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
        <li class="footer">FSP Release v6.2.0 User's Manual Copyright © (2025) Renesas Electronics Corporation. All Rights Reserved.</li>
  </ul>
</div>
</body>
</html>
