| Summary | Proof Time (s) | Parallel Proof Time (s) |
|:---|---:|---:|
| Total |  357.43 |  38.03 |
| reth.prove.block_22021320 |  357.43 |  38.03 |


| reth.prove.block_22021320 |||||
|:---|---:|---:|---:|---:|
|metric|avg|sum|max|min|
| `total_proof_time_ms ` |  29,785.42 |  357,425 |  38,026 |  25,099 |
| `main_cells_used     ` |  1,303,214,977 |  15,638,579,724 |  2,115,734,251 |  992,438,320 |
| `total_cycles        ` |  20,876,765.58 |  250,521,187 |  25,093,652 |  10,258,751 |
| `execute_time_ms     ` |  3,168.42 |  38,021 |  6,006 |  1,620 |
| `trace_gen_time_ms   ` |  9,680.75 |  116,169 |  10,736 |  8,325 |
| `stark_prove_excluding_trace_time_ms` |  16,936.25 |  203,235 |  25,234 |  13,813 |
| `main_trace_commit_time_ms` |  3,967.17 |  47,606 |  7,637 |  2,780 |
| `generate_perm_trace_time_ms` |  907.33 |  10,888 |  1,140 |  602 |
| `perm_trace_commit_time_ms` |  4,262.08 |  51,145 |  5,628 |  3,017 |
| `quotient_poly_compute_time_ms` |  3,145.83 |  37,750 |  5,932 |  2,106 |
| `quotient_poly_commit_time_ms` |  1,337.75 |  16,053 |  1,511 |  985 |
| `pcs_opening_time_ms ` |  3,295.25 |  39,543 |  3,546 |  2,376 |



<details>
<summary>Detailed Metrics</summary>

| air_name | block_number | quotient_deg | interactions | constraints |
| --- | --- | --- | --- | --- |
| AccessAdapterAir<16> | 22021320 | 2 | 5 | 12 | 
| AccessAdapterAir<2> | 22021320 | 2 | 5 | 12 | 
| AccessAdapterAir<32> | 22021320 | 2 | 5 | 12 | 
| AccessAdapterAir<4> | 22021320 | 2 | 5 | 12 | 
| AccessAdapterAir<64> | 22021320 | 2 | 5 | 12 | 
| AccessAdapterAir<8> | 22021320 | 2 | 5 | 12 | 
| BitwiseOperationLookupAir<8> | 22021320 | 2 | 2 | 4 | 
| KeccakVmAir | 22021320 | 2 | 321 | 4,511 | 
| MemoryMerkleAir<8> | 22021320 | 2 | 4 | 39 | 
| PersistentBoundaryAir<8> | 22021320 | 2 | 3 | 6 | 
| PhantomAir | 22021320 | 2 | 3 | 5 | 
| Poseidon2PeripheryAir<BabyBearParameters>, 1> | 22021320 | 2 | 1 | 286 | 
| ProgramAir | 22021320 | 1 | 1 | 4 | 
| RangeTupleCheckerAir<2> | 22021320 | 1 | 1 | 4 | 
| Rv32HintStoreAir | 22021320 | 2 | 18 | 28 | 
| Sha256VmAir | 22021320 | 2 | 50 | 663 | 
| VariableRangeCheckerAir | 22021320 | 1 | 1 | 4 | 
| VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 22021320 | 2 | 20 | 37 | 
| VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 22021320 | 2 | 18 | 40 | 
| VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 22021320 | 2 | 24 | 91 | 
| VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 22021320 | 2 | 11 | 20 | 
| VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 22021320 | 2 | 13 | 35 | 
| VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 22021320 | 2 | 10 | 18 | 
| VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, BaseAluCoreAir<32, 8> | 22021320 | 2 | 61 | 126 | 
| VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, LessThanCoreAir<32, 8> | 22021320 | 2 | 31 | 129 | 
| VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, MultiplicationCoreAir<32, 8> | 22021320 | 2 | 61 | 57 | 
| VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, ShiftCoreAir<32, 8> | 22021320 | 2 | 79 | 2,161 | 
| VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 22021320 | 2 | 20 | 55 | 
| VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchLessThanCoreAir<32, 8> | 22021320 | 2 | 22 | 126 | 
| VmAirWrapper<Rv32IsEqualModAdapterAir<2, 1, 32, 32>, ModularIsEqualCoreAir<32, 4, 8> | 22021320 | 2 | 25 | 223 | 
| VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 22021320 | 2 | 16 | 20 | 
| VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 22021320 | 2 | 18 | 33 | 
| VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 22021320 | 2 | 17 | 40 | 
| VmAirWrapper<Rv32MultAdapterAir, DivRemCoreAir<4, 8> | 22021320 | 2 | 25 | 84 | 
| VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 22021320 | 2 | 24 | 31 | 
| VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 22021320 | 2 | 19 | 19 | 
| VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 22021320 | 2 | 12 | 14 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>, FieldExpressionCoreAir> | 22021320 | 2 | 411 | 476 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<1, 4, 8, 32, 32>, FieldExpressionCoreAir> | 22021320 | 2 | 1,716 | 1,712 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>, FieldExpressionCoreAir> | 22021320 | 2 | 156 | 188 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<2, 12, 12, 32, 32>, FieldExpressionCoreAir> | 22021320 | 2 | 4,370 | 4,350 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>, FieldExpressionCoreAir> | 22021320 | 2 | 422 | 451 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<2, 4, 10, 32, 32>, FieldExpressionCoreAir> | 22021320 | 2 | 1,303 | 1,291 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<2, 4, 12, 32, 32>, FieldExpressionCoreAir> | 22021320 | 2 | 2,903 | 2,896 | 
| VmAirWrapper<Rv32VecHeapTwoReadsAdapterAir<12, 10, 12, 32, 32>, FieldExpressionCoreAir> | 22021320 | 2 | 3,977 | 3,958 | 
| VmAirWrapper<Rv32VecHeapTwoReadsAdapterAir<4, 2, 4, 32, 32>, FieldExpressionCoreAir> | 22021320 | 2 | 565 | 557 | 
| VmConnectorAir | 22021320 | 2 | 5 | 10 | 

| group | air_name | block_number | segment | rows | prep_cols | perm_cols | main_cols | cells |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| reth.prove.block_22021320 | AccessAdapterAir<16> | 22021320 | 0 | 64 |  | 16 | 25 | 2,624 | 
| reth.prove.block_22021320 | AccessAdapterAir<16> | 22021320 | 10 | 65,536 |  | 16 | 25 | 2,686,976 | 
| reth.prove.block_22021320 | AccessAdapterAir<16> | 22021320 | 11 | 512 |  | 16 | 25 | 20,992 | 
| reth.prove.block_22021320 | AccessAdapterAir<16> | 22021320 | 4 | 524,288 |  | 16 | 25 | 21,495,808 | 
| reth.prove.block_22021320 | AccessAdapterAir<16> | 22021320 | 5 | 262,144 |  | 16 | 25 | 10,747,904 | 
| reth.prove.block_22021320 | AccessAdapterAir<16> | 22021320 | 6 | 262,144 |  | 16 | 25 | 10,747,904 | 
| reth.prove.block_22021320 | AccessAdapterAir<16> | 22021320 | 7 | 262,144 |  | 16 | 25 | 10,747,904 | 
| reth.prove.block_22021320 | AccessAdapterAir<16> | 22021320 | 8 | 524,288 |  | 16 | 25 | 21,495,808 | 
| reth.prove.block_22021320 | AccessAdapterAir<16> | 22021320 | 9 | 262,144 |  | 16 | 25 | 10,747,904 | 
| reth.prove.block_22021320 | AccessAdapterAir<2> | 22021320 | 10 | 262,144 |  | 16 | 11 | 7,077,888 | 
| reth.prove.block_22021320 | AccessAdapterAir<2> | 22021320 | 11 | 262,144 |  | 16 | 11 | 7,077,888 | 
| reth.prove.block_22021320 | AccessAdapterAir<2> | 22021320 | 5 | 1,024 |  | 16 | 11 | 27,648 | 
| reth.prove.block_22021320 | AccessAdapterAir<2> | 22021320 | 6 | 2,048 |  | 16 | 11 | 55,296 | 
| reth.prove.block_22021320 | AccessAdapterAir<2> | 22021320 | 7 | 1,024 |  | 16 | 11 | 27,648 | 
| reth.prove.block_22021320 | AccessAdapterAir<2> | 22021320 | 8 | 256 |  | 16 | 11 | 6,912 | 
| reth.prove.block_22021320 | AccessAdapterAir<32> | 22021320 | 0 | 32 |  | 16 | 41 | 1,824 | 
| reth.prove.block_22021320 | AccessAdapterAir<32> | 22021320 | 10 | 32,768 |  | 16 | 41 | 1,867,776 | 
| reth.prove.block_22021320 | AccessAdapterAir<32> | 22021320 | 11 | 256 |  | 16 | 41 | 14,592 | 
| reth.prove.block_22021320 | AccessAdapterAir<32> | 22021320 | 4 | 524,288 |  | 16 | 41 | 29,884,416 | 
| reth.prove.block_22021320 | AccessAdapterAir<32> | 22021320 | 5 | 131,072 |  | 16 | 41 | 7,471,104 | 
| reth.prove.block_22021320 | AccessAdapterAir<32> | 22021320 | 6 | 131,072 |  | 16 | 41 | 7,471,104 | 
| reth.prove.block_22021320 | AccessAdapterAir<32> | 22021320 | 7 | 131,072 |  | 16 | 41 | 7,471,104 | 
| reth.prove.block_22021320 | AccessAdapterAir<32> | 22021320 | 8 | 262,144 |  | 16 | 41 | 14,942,208 | 
| reth.prove.block_22021320 | AccessAdapterAir<32> | 22021320 | 9 | 131,072 |  | 16 | 41 | 7,471,104 | 
| reth.prove.block_22021320 | AccessAdapterAir<4> | 22021320 | 0 | 64 |  | 16 | 13 | 1,856 | 
| reth.prove.block_22021320 | AccessAdapterAir<4> | 22021320 | 10 | 131,072 |  | 16 | 13 | 3,801,088 | 
| reth.prove.block_22021320 | AccessAdapterAir<4> | 22021320 | 11 | 131,072 |  | 16 | 13 | 3,801,088 | 
| reth.prove.block_22021320 | AccessAdapterAir<4> | 22021320 | 5 | 512 |  | 16 | 13 | 14,848 | 
| reth.prove.block_22021320 | AccessAdapterAir<4> | 22021320 | 6 | 1,024 |  | 16 | 13 | 29,696 | 
| reth.prove.block_22021320 | AccessAdapterAir<4> | 22021320 | 7 | 512 |  | 16 | 13 | 14,848 | 
| reth.prove.block_22021320 | AccessAdapterAir<4> | 22021320 | 8 | 128 |  | 16 | 13 | 3,712 | 
| reth.prove.block_22021320 | AccessAdapterAir<8> | 22021320 | 0 | 1,048,576 |  | 16 | 17 | 34,603,008 | 
| reth.prove.block_22021320 | AccessAdapterAir<8> | 22021320 | 1 | 1,048,576 |  | 16 | 17 | 34,603,008 | 
| reth.prove.block_22021320 | AccessAdapterAir<8> | 22021320 | 10 | 1,048,576 |  | 16 | 17 | 34,603,008 | 
| reth.prove.block_22021320 | AccessAdapterAir<8> | 22021320 | 11 | 1,048,576 |  | 16 | 17 | 34,603,008 | 
| reth.prove.block_22021320 | AccessAdapterAir<8> | 22021320 | 2 | 1,048,576 |  | 16 | 17 | 34,603,008 | 
| reth.prove.block_22021320 | AccessAdapterAir<8> | 22021320 | 3 | 2,097,152 |  | 16 | 17 | 69,206,016 | 
| reth.prove.block_22021320 | AccessAdapterAir<8> | 22021320 | 4 | 2,097,152 |  | 16 | 17 | 69,206,016 | 
| reth.prove.block_22021320 | AccessAdapterAir<8> | 22021320 | 5 | 2,097,152 |  | 16 | 17 | 69,206,016 | 
| reth.prove.block_22021320 | AccessAdapterAir<8> | 22021320 | 6 | 2,097,152 |  | 16 | 17 | 69,206,016 | 
| reth.prove.block_22021320 | AccessAdapterAir<8> | 22021320 | 7 | 2,097,152 |  | 16 | 17 | 69,206,016 | 
| reth.prove.block_22021320 | AccessAdapterAir<8> | 22021320 | 8 | 2,097,152 |  | 16 | 17 | 69,206,016 | 
| reth.prove.block_22021320 | AccessAdapterAir<8> | 22021320 | 9 | 2,097,152 |  | 16 | 17 | 69,206,016 | 
| reth.prove.block_22021320 | BitwiseOperationLookupAir<8> | 22021320 | 0 | 65,536 | 3 | 8 | 2 | 655,360 | 
| reth.prove.block_22021320 | BitwiseOperationLookupAir<8> | 22021320 | 1 | 65,536 | 3 | 8 | 2 | 655,360 | 
| reth.prove.block_22021320 | BitwiseOperationLookupAir<8> | 22021320 | 10 | 65,536 | 3 | 8 | 2 | 655,360 | 
| reth.prove.block_22021320 | BitwiseOperationLookupAir<8> | 22021320 | 11 | 65,536 | 3 | 8 | 2 | 655,360 | 
| reth.prove.block_22021320 | BitwiseOperationLookupAir<8> | 22021320 | 2 | 65,536 | 3 | 8 | 2 | 655,360 | 
| reth.prove.block_22021320 | BitwiseOperationLookupAir<8> | 22021320 | 3 | 65,536 | 3 | 8 | 2 | 655,360 | 
| reth.prove.block_22021320 | BitwiseOperationLookupAir<8> | 22021320 | 4 | 65,536 | 3 | 8 | 2 | 655,360 | 
| reth.prove.block_22021320 | BitwiseOperationLookupAir<8> | 22021320 | 5 | 65,536 | 3 | 8 | 2 | 655,360 | 
| reth.prove.block_22021320 | BitwiseOperationLookupAir<8> | 22021320 | 6 | 65,536 | 3 | 8 | 2 | 655,360 | 
| reth.prove.block_22021320 | BitwiseOperationLookupAir<8> | 22021320 | 7 | 65,536 | 3 | 8 | 2 | 655,360 | 
| reth.prove.block_22021320 | BitwiseOperationLookupAir<8> | 22021320 | 8 | 65,536 | 3 | 8 | 2 | 655,360 | 
| reth.prove.block_22021320 | BitwiseOperationLookupAir<8> | 22021320 | 9 | 65,536 | 3 | 8 | 2 | 655,360 | 
| reth.prove.block_22021320 | KeccakVmAir | 22021320 | 0 | 1 |  | 1,056 | 3,163 | 4,219 | 
| reth.prove.block_22021320 | KeccakVmAir | 22021320 | 1 | 1 |  | 1,056 | 3,163 | 4,219 | 
| reth.prove.block_22021320 | KeccakVmAir | 22021320 | 10 | 524,288 |  | 1,056 | 3,163 | 2,211,971,072 | 
| reth.prove.block_22021320 | KeccakVmAir | 22021320 | 11 | 262,144 |  | 1,056 | 3,163 | 1,105,985,536 | 
| reth.prove.block_22021320 | KeccakVmAir | 22021320 | 2 | 1 |  | 1,056 | 3,163 | 4,219 | 
| reth.prove.block_22021320 | KeccakVmAir | 22021320 | 3 | 524,288 |  | 1,056 | 3,163 | 2,211,971,072 | 
| reth.prove.block_22021320 | KeccakVmAir | 22021320 | 4 | 262,144 |  | 1,056 | 3,163 | 1,105,985,536 | 
| reth.prove.block_22021320 | KeccakVmAir | 22021320 | 5 | 16,384 |  | 1,056 | 3,163 | 69,124,096 | 
| reth.prove.block_22021320 | KeccakVmAir | 22021320 | 6 | 8,192 |  | 1,056 | 3,163 | 34,562,048 | 
| reth.prove.block_22021320 | KeccakVmAir | 22021320 | 7 | 16,384 |  | 1,056 | 3,163 | 69,124,096 | 
| reth.prove.block_22021320 | KeccakVmAir | 22021320 | 8 | 16,384 |  | 1,056 | 3,163 | 69,124,096 | 
| reth.prove.block_22021320 | KeccakVmAir | 22021320 | 9 | 8,192 |  | 1,056 | 3,163 | 34,562,048 | 
| reth.prove.block_22021320 | MemoryMerkleAir<8> | 22021320 | 0 | 1,048,576 |  | 16 | 32 | 50,331,648 | 
| reth.prove.block_22021320 | MemoryMerkleAir<8> | 22021320 | 1 | 1,048,576 |  | 16 | 32 | 50,331,648 | 
| reth.prove.block_22021320 | MemoryMerkleAir<8> | 22021320 | 10 | 2,097,152 |  | 16 | 32 | 100,663,296 | 
| reth.prove.block_22021320 | MemoryMerkleAir<8> | 22021320 | 11 | 2,097,152 |  | 16 | 32 | 100,663,296 | 
| reth.prove.block_22021320 | MemoryMerkleAir<8> | 22021320 | 2 | 1,048,576 |  | 16 | 32 | 50,331,648 | 
| reth.prove.block_22021320 | MemoryMerkleAir<8> | 22021320 | 3 | 2,097,152 |  | 16 | 32 | 100,663,296 | 
| reth.prove.block_22021320 | MemoryMerkleAir<8> | 22021320 | 4 | 1,048,576 |  | 16 | 32 | 50,331,648 | 
| reth.prove.block_22021320 | MemoryMerkleAir<8> | 22021320 | 5 | 1,048,576 |  | 16 | 32 | 50,331,648 | 
| reth.prove.block_22021320 | MemoryMerkleAir<8> | 22021320 | 6 | 1,048,576 |  | 16 | 32 | 50,331,648 | 
| reth.prove.block_22021320 | MemoryMerkleAir<8> | 22021320 | 7 | 1,048,576 |  | 16 | 32 | 50,331,648 | 
| reth.prove.block_22021320 | MemoryMerkleAir<8> | 22021320 | 8 | 1,048,576 |  | 16 | 32 | 50,331,648 | 
| reth.prove.block_22021320 | MemoryMerkleAir<8> | 22021320 | 9 | 1,048,576 |  | 16 | 32 | 50,331,648 | 
| reth.prove.block_22021320 | PersistentBoundaryAir<8> | 22021320 | 0 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_22021320 | PersistentBoundaryAir<8> | 22021320 | 1 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_22021320 | PersistentBoundaryAir<8> | 22021320 | 10 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_22021320 | PersistentBoundaryAir<8> | 22021320 | 11 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_22021320 | PersistentBoundaryAir<8> | 22021320 | 2 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_22021320 | PersistentBoundaryAir<8> | 22021320 | 3 | 2,097,152 |  | 12 | 20 | 67,108,864 | 
| reth.prove.block_22021320 | PersistentBoundaryAir<8> | 22021320 | 4 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_22021320 | PersistentBoundaryAir<8> | 22021320 | 5 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_22021320 | PersistentBoundaryAir<8> | 22021320 | 6 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_22021320 | PersistentBoundaryAir<8> | 22021320 | 7 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_22021320 | PersistentBoundaryAir<8> | 22021320 | 8 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_22021320 | PersistentBoundaryAir<8> | 22021320 | 9 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_22021320 | PhantomAir | 22021320 | 0 | 4 |  | 12 | 6 | 72 | 
| reth.prove.block_22021320 | PhantomAir | 22021320 | 1 | 1 |  | 12 | 6 | 18 | 
| reth.prove.block_22021320 | PhantomAir | 22021320 | 10 | 8 |  | 12 | 6 | 144 | 
| reth.prove.block_22021320 | PhantomAir | 22021320 | 11 | 1 |  | 12 | 6 | 18 | 
| reth.prove.block_22021320 | PhantomAir | 22021320 | 2 | 1 |  | 12 | 6 | 18 | 
| reth.prove.block_22021320 | PhantomAir | 22021320 | 3 | 2 |  | 12 | 6 | 36 | 
| reth.prove.block_22021320 | PhantomAir | 22021320 | 4 | 256 |  | 12 | 6 | 4,608 | 
| reth.prove.block_22021320 | PhantomAir | 22021320 | 5 | 16 |  | 12 | 6 | 288 | 
| reth.prove.block_22021320 | PhantomAir | 22021320 | 6 | 8 |  | 12 | 6 | 144 | 
| reth.prove.block_22021320 | PhantomAir | 22021320 | 7 | 16 |  | 12 | 6 | 288 | 
| reth.prove.block_22021320 | PhantomAir | 22021320 | 8 | 128 |  | 12 | 6 | 2,304 | 
| reth.prove.block_22021320 | PhantomAir | 22021320 | 9 | 1 |  | 12 | 6 | 18 | 
| reth.prove.block_22021320 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 22021320 | 0 | 1,048,576 |  | 8 | 300 | 322,961,408 | 
| reth.prove.block_22021320 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 22021320 | 1 | 1,048,576 |  | 8 | 300 | 322,961,408 | 
| reth.prove.block_22021320 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 22021320 | 10 | 1,048,576 |  | 8 | 300 | 322,961,408 | 
| reth.prove.block_22021320 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 22021320 | 11 | 2,097,152 |  | 8 | 300 | 645,922,816 | 
| reth.prove.block_22021320 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 22021320 | 2 | 1,048,576 |  | 8 | 300 | 322,961,408 | 
| reth.prove.block_22021320 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 22021320 | 3 | 1,048,576 |  | 8 | 300 | 322,961,408 | 
| reth.prove.block_22021320 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 22021320 | 4 | 524,288 |  | 8 | 300 | 161,480,704 | 
| reth.prove.block_22021320 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 22021320 | 5 | 524,288 |  | 8 | 300 | 161,480,704 | 
| reth.prove.block_22021320 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 22021320 | 6 | 524,288 |  | 8 | 300 | 161,480,704 | 
| reth.prove.block_22021320 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 22021320 | 7 | 524,288 |  | 8 | 300 | 161,480,704 | 
| reth.prove.block_22021320 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 22021320 | 8 | 524,288 |  | 8 | 300 | 161,480,704 | 
| reth.prove.block_22021320 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 22021320 | 9 | 524,288 |  | 8 | 300 | 161,480,704 | 
| reth.prove.block_22021320 | ProgramAir | 22021320 | 0 | 1,048,576 |  | 8 | 10 | 18,874,368 | 
| reth.prove.block_22021320 | ProgramAir | 22021320 | 1 | 1,048,576 |  | 8 | 10 | 18,874,368 | 
| reth.prove.block_22021320 | ProgramAir | 22021320 | 10 | 1,048,576 |  | 8 | 10 | 18,874,368 | 
| reth.prove.block_22021320 | ProgramAir | 22021320 | 11 | 1,048,576 |  | 8 | 10 | 18,874,368 | 
| reth.prove.block_22021320 | ProgramAir | 22021320 | 2 | 1,048,576 |  | 8 | 10 | 18,874,368 | 
| reth.prove.block_22021320 | ProgramAir | 22021320 | 3 | 1,048,576 |  | 8 | 10 | 18,874,368 | 
| reth.prove.block_22021320 | ProgramAir | 22021320 | 4 | 1,048,576 |  | 8 | 10 | 18,874,368 | 
| reth.prove.block_22021320 | ProgramAir | 22021320 | 5 | 1,048,576 |  | 8 | 10 | 18,874,368 | 
| reth.prove.block_22021320 | ProgramAir | 22021320 | 6 | 1,048,576 |  | 8 | 10 | 18,874,368 | 
| reth.prove.block_22021320 | ProgramAir | 22021320 | 7 | 1,048,576 |  | 8 | 10 | 18,874,368 | 
| reth.prove.block_22021320 | ProgramAir | 22021320 | 8 | 1,048,576 |  | 8 | 10 | 18,874,368 | 
| reth.prove.block_22021320 | ProgramAir | 22021320 | 9 | 1,048,576 |  | 8 | 10 | 18,874,368 | 
| reth.prove.block_22021320 | RangeTupleCheckerAir<2> | 22021320 | 0 | 2,097,152 | 2 | 8 | 1 | 18,874,368 | 
| reth.prove.block_22021320 | RangeTupleCheckerAir<2> | 22021320 | 1 | 2,097,152 | 2 | 8 | 1 | 18,874,368 | 
| reth.prove.block_22021320 | RangeTupleCheckerAir<2> | 22021320 | 10 | 2,097,152 | 2 | 8 | 1 | 18,874,368 | 
| reth.prove.block_22021320 | RangeTupleCheckerAir<2> | 22021320 | 11 | 2,097,152 | 2 | 8 | 1 | 18,874,368 | 
| reth.prove.block_22021320 | RangeTupleCheckerAir<2> | 22021320 | 2 | 2,097,152 | 2 | 8 | 1 | 18,874,368 | 
| reth.prove.block_22021320 | RangeTupleCheckerAir<2> | 22021320 | 3 | 2,097,152 | 2 | 8 | 1 | 18,874,368 | 
| reth.prove.block_22021320 | RangeTupleCheckerAir<2> | 22021320 | 4 | 2,097,152 | 2 | 8 | 1 | 18,874,368 | 
| reth.prove.block_22021320 | RangeTupleCheckerAir<2> | 22021320 | 5 | 2,097,152 | 2 | 8 | 1 | 18,874,368 | 
| reth.prove.block_22021320 | RangeTupleCheckerAir<2> | 22021320 | 6 | 2,097,152 | 2 | 8 | 1 | 18,874,368 | 
| reth.prove.block_22021320 | RangeTupleCheckerAir<2> | 22021320 | 7 | 2,097,152 | 2 | 8 | 1 | 18,874,368 | 
| reth.prove.block_22021320 | RangeTupleCheckerAir<2> | 22021320 | 8 | 2,097,152 | 2 | 8 | 1 | 18,874,368 | 
| reth.prove.block_22021320 | RangeTupleCheckerAir<2> | 22021320 | 9 | 2,097,152 | 2 | 8 | 1 | 18,874,368 | 
| reth.prove.block_22021320 | Rv32HintStoreAir | 22021320 | 0 | 524,288 |  | 44 | 32 | 39,845,888 | 
| reth.prove.block_22021320 | Rv32HintStoreAir | 22021320 | 1 | 524,288 |  | 44 | 32 | 39,845,888 | 
| reth.prove.block_22021320 | Rv32HintStoreAir | 22021320 | 2 | 524,288 |  | 44 | 32 | 39,845,888 | 
| reth.prove.block_22021320 | Rv32HintStoreAir | 22021320 | 3 | 1,048,576 |  | 44 | 32 | 79,691,776 | 
| reth.prove.block_22021320 | Rv32HintStoreAir | 22021320 | 4 | 2,048 |  | 44 | 32 | 155,648 | 
| reth.prove.block_22021320 | Rv32HintStoreAir | 22021320 | 5 | 32 |  | 44 | 32 | 2,432 | 
| reth.prove.block_22021320 | Rv32HintStoreAir | 22021320 | 6 | 16 |  | 44 | 32 | 1,216 | 
| reth.prove.block_22021320 | Rv32HintStoreAir | 22021320 | 7 | 32 |  | 44 | 32 | 2,432 | 
| reth.prove.block_22021320 | Rv32HintStoreAir | 22021320 | 8 | 256 |  | 44 | 32 | 19,456 | 
| reth.prove.block_22021320 | VariableRangeCheckerAir | 22021320 | 0 | 262,144 | 2 | 8 | 1 | 2,359,296 | 
| reth.prove.block_22021320 | VariableRangeCheckerAir | 22021320 | 1 | 262,144 | 2 | 8 | 1 | 2,359,296 | 
| reth.prove.block_22021320 | VariableRangeCheckerAir | 22021320 | 10 | 262,144 | 2 | 8 | 1 | 2,359,296 | 
| reth.prove.block_22021320 | VariableRangeCheckerAir | 22021320 | 11 | 262,144 | 2 | 8 | 1 | 2,359,296 | 
| reth.prove.block_22021320 | VariableRangeCheckerAir | 22021320 | 2 | 262,144 | 2 | 8 | 1 | 2,359,296 | 
| reth.prove.block_22021320 | VariableRangeCheckerAir | 22021320 | 3 | 262,144 | 2 | 8 | 1 | 2,359,296 | 
| reth.prove.block_22021320 | VariableRangeCheckerAir | 22021320 | 4 | 262,144 | 2 | 8 | 1 | 2,359,296 | 
| reth.prove.block_22021320 | VariableRangeCheckerAir | 22021320 | 5 | 262,144 | 2 | 8 | 1 | 2,359,296 | 
| reth.prove.block_22021320 | VariableRangeCheckerAir | 22021320 | 6 | 262,144 | 2 | 8 | 1 | 2,359,296 | 
| reth.prove.block_22021320 | VariableRangeCheckerAir | 22021320 | 7 | 262,144 | 2 | 8 | 1 | 2,359,296 | 
| reth.prove.block_22021320 | VariableRangeCheckerAir | 22021320 | 8 | 262,144 | 2 | 8 | 1 | 2,359,296 | 
| reth.prove.block_22021320 | VariableRangeCheckerAir | 22021320 | 9 | 262,144 | 2 | 8 | 1 | 2,359,296 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 22021320 | 0 | 8,388,608 |  | 52 | 36 | 738,197,504 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 22021320 | 1 | 8,388,608 |  | 52 | 36 | 738,197,504 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 22021320 | 10 | 8,388,608 |  | 52 | 36 | 738,197,504 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 22021320 | 11 | 4,194,304 |  | 52 | 36 | 369,098,752 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 22021320 | 2 | 8,388,608 |  | 52 | 36 | 738,197,504 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 22021320 | 3 | 8,388,608 |  | 52 | 36 | 738,197,504 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 22021320 | 4 | 8,388,608 |  | 52 | 36 | 738,197,504 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 22021320 | 5 | 8,388,608 |  | 52 | 36 | 738,197,504 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 22021320 | 6 | 8,388,608 |  | 52 | 36 | 738,197,504 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 22021320 | 7 | 8,388,608 |  | 52 | 36 | 738,197,504 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 22021320 | 8 | 8,388,608 |  | 52 | 36 | 738,197,504 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 22021320 | 9 | 8,388,608 |  | 52 | 36 | 738,197,504 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 22021320 | 0 | 524,288 |  | 40 | 37 | 40,370,176 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 22021320 | 1 | 524,288 |  | 40 | 37 | 40,370,176 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 22021320 | 10 | 524,288 |  | 40 | 37 | 40,370,176 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 22021320 | 11 | 524,288 |  | 40 | 37 | 40,370,176 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 22021320 | 2 | 524,288 |  | 40 | 37 | 40,370,176 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 22021320 | 3 | 524,288 |  | 40 | 37 | 40,370,176 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 22021320 | 4 | 262,144 |  | 40 | 37 | 20,185,088 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 22021320 | 5 | 524,288 |  | 40 | 37 | 40,370,176 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 22021320 | 6 | 1,048,576 |  | 40 | 37 | 80,740,352 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 22021320 | 7 | 1,048,576 |  | 40 | 37 | 80,740,352 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 22021320 | 8 | 524,288 |  | 40 | 37 | 40,370,176 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 22021320 | 9 | 524,288 |  | 40 | 37 | 40,370,176 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 22021320 | 0 | 1,048,576 |  | 52 | 53 | 110,100,480 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 22021320 | 1 | 1,048,576 |  | 52 | 53 | 110,100,480 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 22021320 | 10 | 1,048,576 |  | 52 | 53 | 110,100,480 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 22021320 | 11 | 524,288 |  | 52 | 53 | 55,050,240 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 22021320 | 2 | 1,048,576 |  | 52 | 53 | 110,100,480 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 22021320 | 3 | 1,048,576 |  | 52 | 53 | 110,100,480 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 22021320 | 4 | 2,097,152 |  | 52 | 53 | 220,200,960 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 22021320 | 5 | 2,097,152 |  | 52 | 53 | 220,200,960 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 22021320 | 6 | 2,097,152 |  | 52 | 53 | 220,200,960 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 22021320 | 7 | 2,097,152 |  | 52 | 53 | 220,200,960 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 22021320 | 8 | 2,097,152 |  | 52 | 53 | 220,200,960 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 22021320 | 9 | 2,097,152 |  | 52 | 53 | 220,200,960 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 22021320 | 0 | 2,097,152 |  | 28 | 26 | 113,246,208 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 22021320 | 1 | 2,097,152 |  | 28 | 26 | 113,246,208 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 22021320 | 10 | 2,097,152 |  | 28 | 26 | 113,246,208 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 22021320 | 11 | 2,097,152 |  | 28 | 26 | 113,246,208 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 22021320 | 2 | 2,097,152 |  | 28 | 26 | 113,246,208 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 22021320 | 3 | 2,097,152 |  | 28 | 26 | 113,246,208 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 22021320 | 4 | 2,097,152 |  | 28 | 26 | 113,246,208 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 22021320 | 5 | 2,097,152 |  | 28 | 26 | 113,246,208 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 22021320 | 6 | 2,097,152 |  | 28 | 26 | 113,246,208 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 22021320 | 7 | 2,097,152 |  | 28 | 26 | 113,246,208 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 22021320 | 8 | 2,097,152 |  | 28 | 26 | 113,246,208 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 22021320 | 9 | 2,097,152 |  | 28 | 26 | 113,246,208 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 22021320 | 0 | 1,048,576 |  | 32 | 32 | 67,108,864 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 22021320 | 1 | 1,048,576 |  | 32 | 32 | 67,108,864 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 22021320 | 10 | 524,288 |  | 32 | 32 | 33,554,432 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 22021320 | 11 | 262,144 |  | 32 | 32 | 16,777,216 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 22021320 | 2 | 1,048,576 |  | 32 | 32 | 67,108,864 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 22021320 | 3 | 1,048,576 |  | 32 | 32 | 67,108,864 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 22021320 | 4 | 2,097,152 |  | 32 | 32 | 134,217,728 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 22021320 | 5 | 4,194,304 |  | 32 | 32 | 268,435,456 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 22021320 | 6 | 4,194,304 |  | 32 | 32 | 268,435,456 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 22021320 | 7 | 2,097,152 |  | 32 | 32 | 134,217,728 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 22021320 | 8 | 2,097,152 |  | 32 | 32 | 134,217,728 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 22021320 | 9 | 2,097,152 |  | 32 | 32 | 134,217,728 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 22021320 | 0 | 1,048,576 |  | 28 | 18 | 48,234,496 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 22021320 | 1 | 1,048,576 |  | 28 | 18 | 48,234,496 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 22021320 | 10 | 262,144 |  | 28 | 18 | 12,058,624 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 22021320 | 11 | 262,144 |  | 28 | 18 | 12,058,624 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 22021320 | 2 | 1,048,576 |  | 28 | 18 | 48,234,496 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 22021320 | 3 | 524,288 |  | 28 | 18 | 24,117,248 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 22021320 | 4 | 524,288 |  | 28 | 18 | 24,117,248 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 22021320 | 5 | 524,288 |  | 28 | 18 | 24,117,248 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 22021320 | 6 | 524,288 |  | 28 | 18 | 24,117,248 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 22021320 | 7 | 524,288 |  | 28 | 18 | 24,117,248 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 22021320 | 8 | 524,288 |  | 28 | 18 | 24,117,248 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 22021320 | 9 | 524,288 |  | 28 | 18 | 24,117,248 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, BaseAluCoreAir<32, 8> | 22021320 | 10 | 8,192 |  | 192 | 168 | 2,949,120 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, BaseAluCoreAir<32, 8> | 22021320 | 11 | 1 |  | 192 | 168 | 360 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, BaseAluCoreAir<32, 8> | 22021320 | 4 | 4,096 |  | 192 | 168 | 1,474,560 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, BaseAluCoreAir<32, 8> | 22021320 | 5 | 16,384 |  | 192 | 168 | 5,898,240 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, BaseAluCoreAir<32, 8> | 22021320 | 6 | 16,384 |  | 192 | 168 | 5,898,240 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, BaseAluCoreAir<32, 8> | 22021320 | 7 | 8,192 |  | 192 | 168 | 2,949,120 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, BaseAluCoreAir<32, 8> | 22021320 | 8 | 16,384 |  | 192 | 168 | 5,898,240 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, BaseAluCoreAir<32, 8> | 22021320 | 9 | 16,384 |  | 192 | 168 | 5,898,240 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, LessThanCoreAir<32, 8> | 22021320 | 4 | 1,024 |  | 68 | 169 | 242,688 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, LessThanCoreAir<32, 8> | 22021320 | 5 | 4,096 |  | 68 | 169 | 970,752 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, LessThanCoreAir<32, 8> | 22021320 | 6 | 8,192 |  | 68 | 169 | 1,941,504 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, LessThanCoreAir<32, 8> | 22021320 | 7 | 4,096 |  | 68 | 169 | 970,752 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, LessThanCoreAir<32, 8> | 22021320 | 8 | 4,096 |  | 68 | 169 | 970,752 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, LessThanCoreAir<32, 8> | 22021320 | 9 | 8,192 |  | 68 | 169 | 1,941,504 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, MultiplicationCoreAir<32, 8> | 22021320 | 4 | 512 |  | 192 | 164 | 182,272 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, MultiplicationCoreAir<32, 8> | 22021320 | 5 | 2,048 |  | 192 | 164 | 729,088 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, MultiplicationCoreAir<32, 8> | 22021320 | 6 | 2,048 |  | 192 | 164 | 729,088 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, MultiplicationCoreAir<32, 8> | 22021320 | 7 | 1,024 |  | 192 | 164 | 364,544 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, MultiplicationCoreAir<32, 8> | 22021320 | 8 | 1,024 |  | 192 | 164 | 364,544 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, MultiplicationCoreAir<32, 8> | 22021320 | 9 | 1,024 |  | 192 | 164 | 364,544 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, ShiftCoreAir<32, 8> | 22021320 | 4 | 1,024 |  | 164 | 241 | 414,720 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, ShiftCoreAir<32, 8> | 22021320 | 5 | 4,096 |  | 164 | 241 | 1,658,880 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, ShiftCoreAir<32, 8> | 22021320 | 6 | 4,096 |  | 164 | 241 | 1,658,880 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, ShiftCoreAir<32, 8> | 22021320 | 7 | 2,048 |  | 164 | 241 | 829,440 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, ShiftCoreAir<32, 8> | 22021320 | 8 | 4,096 |  | 164 | 241 | 1,658,880 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, ShiftCoreAir<32, 8> | 22021320 | 9 | 4,096 |  | 164 | 241 | 1,658,880 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 22021320 | 10 | 2,048 |  | 48 | 124 | 352,256 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 22021320 | 11 | 128 |  | 48 | 124 | 22,016 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 22021320 | 4 | 4,096 |  | 48 | 124 | 704,512 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 22021320 | 5 | 16,384 |  | 48 | 124 | 2,818,048 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 22021320 | 6 | 32,768 |  | 48 | 124 | 5,636,096 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 22021320 | 7 | 16,384 |  | 48 | 124 | 2,818,048 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 22021320 | 8 | 32,768 |  | 48 | 124 | 5,636,096 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 22021320 | 9 | 32,768 |  | 48 | 124 | 5,636,096 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32IsEqualModAdapterAir<2, 1, 32, 32>, ModularIsEqualCoreAir<32, 4, 8> | 22021320 | 0 | 1 |  | 56 | 166 | 222 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32IsEqualModAdapterAir<2, 1, 32, 32>, ModularIsEqualCoreAir<32, 4, 8> | 22021320 | 11 | 1 |  | 56 | 166 | 222 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32IsEqualModAdapterAir<2, 1, 32, 32>, ModularIsEqualCoreAir<32, 4, 8> | 22021320 | 4 | 131,072 |  | 56 | 166 | 29,097,984 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32IsEqualModAdapterAir<2, 1, 32, 32>, ModularIsEqualCoreAir<32, 4, 8> | 22021320 | 5 | 2,048 |  | 56 | 166 | 454,656 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32IsEqualModAdapterAir<2, 1, 32, 32>, ModularIsEqualCoreAir<32, 4, 8> | 22021320 | 6 | 1,024 |  | 56 | 166 | 227,328 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32IsEqualModAdapterAir<2, 1, 32, 32>, ModularIsEqualCoreAir<32, 4, 8> | 22021320 | 7 | 2,048 |  | 56 | 166 | 454,656 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32IsEqualModAdapterAir<2, 1, 32, 32>, ModularIsEqualCoreAir<32, 4, 8> | 22021320 | 8 | 16,384 |  | 56 | 166 | 3,637,248 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 22021320 | 0 | 524,288 |  | 36 | 28 | 33,554,432 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 22021320 | 1 | 524,288 |  | 36 | 28 | 33,554,432 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 22021320 | 10 | 262,144 |  | 36 | 28 | 16,777,216 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 22021320 | 11 | 524,288 |  | 36 | 28 | 33,554,432 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 22021320 | 2 | 524,288 |  | 36 | 28 | 33,554,432 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 22021320 | 3 | 524,288 |  | 36 | 28 | 33,554,432 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 22021320 | 4 | 524,288 |  | 36 | 28 | 33,554,432 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 22021320 | 5 | 524,288 |  | 36 | 28 | 33,554,432 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 22021320 | 6 | 524,288 |  | 36 | 28 | 33,554,432 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 22021320 | 7 | 262,144 |  | 36 | 28 | 16,777,216 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 22021320 | 8 | 524,288 |  | 36 | 28 | 33,554,432 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 22021320 | 9 | 524,288 |  | 36 | 28 | 33,554,432 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 22021320 | 0 | 1,048,576 |  | 52 | 36 | 92,274,688 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 22021320 | 1 | 1,048,576 |  | 52 | 36 | 92,274,688 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 22021320 | 10 | 1,048,576 |  | 52 | 36 | 92,274,688 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 22021320 | 11 | 1,048,576 |  | 52 | 36 | 92,274,688 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 22021320 | 2 | 1,048,576 |  | 52 | 36 | 92,274,688 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 22021320 | 3 | 1,048,576 |  | 52 | 36 | 92,274,688 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 22021320 | 4 | 524,288 |  | 52 | 36 | 46,137,344 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 22021320 | 5 | 1,048,576 |  | 52 | 36 | 92,274,688 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 22021320 | 6 | 1,048,576 |  | 52 | 36 | 92,274,688 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 22021320 | 7 | 1,048,576 |  | 52 | 36 | 92,274,688 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 22021320 | 8 | 1,048,576 |  | 52 | 36 | 92,274,688 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 22021320 | 9 | 1,048,576 |  | 52 | 36 | 92,274,688 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 22021320 | 0 | 8,388,608 |  | 52 | 41 | 780,140,544 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 22021320 | 1 | 8,388,608 |  | 52 | 41 | 780,140,544 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 22021320 | 10 | 8,388,608 |  | 52 | 41 | 780,140,544 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 22021320 | 11 | 4,194,304 |  | 52 | 41 | 390,070,272 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 22021320 | 2 | 8,388,608 |  | 52 | 41 | 780,140,544 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 22021320 | 3 | 8,388,608 |  | 52 | 41 | 780,140,544 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 22021320 | 4 | 8,388,608 |  | 52 | 41 | 780,140,544 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 22021320 | 5 | 8,388,608 |  | 52 | 41 | 780,140,544 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 22021320 | 6 | 8,388,608 |  | 52 | 41 | 780,140,544 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 22021320 | 7 | 8,388,608 |  | 52 | 41 | 780,140,544 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 22021320 | 8 | 8,388,608 |  | 52 | 41 | 780,140,544 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 22021320 | 9 | 8,388,608 |  | 52 | 41 | 780,140,544 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, DivRemCoreAir<4, 8> | 22021320 | 10 | 1,024 |  | 72 | 59 | 134,144 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, DivRemCoreAir<4, 8> | 22021320 | 11 | 32 |  | 72 | 59 | 4,192 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, DivRemCoreAir<4, 8> | 22021320 | 4 | 512 |  | 72 | 59 | 67,072 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, DivRemCoreAir<4, 8> | 22021320 | 5 | 64 |  | 72 | 59 | 8,384 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, DivRemCoreAir<4, 8> | 22021320 | 6 | 512 |  | 72 | 59 | 67,072 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, DivRemCoreAir<4, 8> | 22021320 | 7 | 128 |  | 72 | 59 | 16,768 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, DivRemCoreAir<4, 8> | 22021320 | 8 | 128 |  | 72 | 59 | 16,768 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, DivRemCoreAir<4, 8> | 22021320 | 9 | 256 |  | 72 | 59 | 33,536 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 22021320 | 1 | 32 |  | 72 | 39 | 3,552 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 22021320 | 10 | 32,768 |  | 72 | 39 | 3,637,248 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 22021320 | 11 | 1,024 |  | 72 | 39 | 113,664 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 22021320 | 2 | 2,048 |  | 72 | 39 | 227,328 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 22021320 | 3 | 8,192 |  | 72 | 39 | 909,312 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 22021320 | 4 | 65,536 |  | 72 | 39 | 7,274,496 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 22021320 | 5 | 131,072 |  | 72 | 39 | 14,548,992 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 22021320 | 6 | 131,072 |  | 72 | 39 | 14,548,992 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 22021320 | 7 | 524,288 |  | 72 | 39 | 58,195,968 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 22021320 | 8 | 131,072 |  | 72 | 39 | 14,548,992 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 22021320 | 9 | 65,536 |  | 72 | 39 | 7,274,496 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 22021320 | 0 | 256 |  | 52 | 31 | 21,248 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 22021320 | 1 | 64 |  | 52 | 31 | 5,312 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 22021320 | 10 | 131,072 |  | 52 | 31 | 10,878,976 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 22021320 | 11 | 32,768 |  | 52 | 31 | 2,719,744 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 22021320 | 2 | 4,096 |  | 52 | 31 | 339,968 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 22021320 | 3 | 16,384 |  | 52 | 31 | 1,359,872 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 22021320 | 4 | 524,288 |  | 52 | 31 | 43,515,904 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 22021320 | 5 | 262,144 |  | 52 | 31 | 21,757,952 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 22021320 | 6 | 262,144 |  | 52 | 31 | 21,757,952 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 22021320 | 7 | 524,288 |  | 52 | 31 | 43,515,904 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 22021320 | 8 | 524,288 |  | 52 | 31 | 43,515,904 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 22021320 | 9 | 262,144 |  | 52 | 31 | 21,757,952 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 22021320 | 0 | 262,144 |  | 28 | 20 | 12,582,912 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 22021320 | 1 | 262,144 |  | 28 | 20 | 12,582,912 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 22021320 | 10 | 131,072 |  | 28 | 20 | 6,291,456 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 22021320 | 11 | 262,144 |  | 28 | 20 | 12,582,912 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 22021320 | 2 | 262,144 |  | 28 | 20 | 12,582,912 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 22021320 | 3 | 262,144 |  | 28 | 20 | 12,582,912 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 22021320 | 4 | 262,144 |  | 28 | 20 | 12,582,912 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 22021320 | 5 | 65,536 |  | 28 | 20 | 3,145,728 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 22021320 | 6 | 65,536 |  | 28 | 20 | 3,145,728 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 22021320 | 7 | 65,536 |  | 28 | 20 | 3,145,728 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 22021320 | 8 | 65,536 |  | 28 | 20 | 3,145,728 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 22021320 | 9 | 65,536 |  | 28 | 20 | 3,145,728 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>, FieldExpressionCoreAir> | 22021320 | 0 | 1 |  | 828 | 543 | 1,371 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>, FieldExpressionCoreAir> | 22021320 | 11 | 1 |  | 824 | 541 | 1,365 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>, FieldExpressionCoreAir> | 22021320 | 4 | 65,536 |  | 828 | 543 | 89,849,856 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>, FieldExpressionCoreAir> | 22021320 | 5 | 1,024 |  | 828 | 543 | 1,403,904 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>, FieldExpressionCoreAir> | 22021320 | 6 | 256 |  | 828 | 543 | 350,976 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>, FieldExpressionCoreAir> | 22021320 | 7 | 512 |  | 828 | 543 | 701,952 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>, FieldExpressionCoreAir> | 22021320 | 8 | 8,192 |  | 824 | 541 | 11,182,080 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<1, 4, 8, 32, 32>, FieldExpressionCoreAir> | 22021320 | 8 | 128 |  | 3,436 | 2,095 | 707,968 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>, FieldExpressionCoreAir> | 22021320 | 0 | 1 |  | 316 | 261 | 577 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>, FieldExpressionCoreAir> | 22021320 | 11 | 1 |  | 316 | 261 | 577 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>, FieldExpressionCoreAir> | 22021320 | 4 | 1,024 |  | 316 | 261 | 590,848 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>, FieldExpressionCoreAir> | 22021320 | 5 | 16 |  | 316 | 261 | 9,232 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>, FieldExpressionCoreAir> | 22021320 | 6 | 4 |  | 316 | 261 | 2,308 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>, FieldExpressionCoreAir> | 22021320 | 7 | 8 |  | 316 | 261 | 4,616 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>, FieldExpressionCoreAir> | 22021320 | 8 | 256 |  | 316 | 261 | 147,712 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 12, 12, 32, 32>, FieldExpressionCoreAir> | 22021320 | 8 | 128 |  | 8,744 | 5,496 | 1,822,720 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>, FieldExpressionCoreAir> | 22021320 | 0 | 1 |  | 848 | 619 | 1,467 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>, FieldExpressionCoreAir> | 22021320 | 11 | 1 |  | 848 | 619 | 1,467 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>, FieldExpressionCoreAir> | 22021320 | 4 | 32,768 |  | 848 | 619 | 48,070,656 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>, FieldExpressionCoreAir> | 22021320 | 5 | 512 |  | 848 | 619 | 751,104 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>, FieldExpressionCoreAir> | 22021320 | 6 | 256 |  | 848 | 619 | 375,552 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>, FieldExpressionCoreAir> | 22021320 | 7 | 512 |  | 848 | 619 | 751,104 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>, FieldExpressionCoreAir> | 22021320 | 8 | 2,048 |  | 848 | 619 | 3,004,416 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 4, 10, 32, 32>, FieldExpressionCoreAir> | 22021320 | 8 | 128 |  | 2,612 | 1,871 | 573,824 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 4, 12, 32, 32>, FieldExpressionCoreAir> | 22021320 | 8 | 64 |  | 5,812 | 3,533 | 598,080 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapTwoReadsAdapterAir<12, 10, 12, 32, 32>, FieldExpressionCoreAir> | 22021320 | 8 | 128 |  | 7,960 | 5,041 | 1,664,128 | 
| reth.prove.block_22021320 | VmAirWrapper<Rv32VecHeapTwoReadsAdapterAir<4, 2, 4, 32, 32>, FieldExpressionCoreAir> | 22021320 | 8 | 256 |  | 1,136 | 885 | 517,376 | 
| reth.prove.block_22021320 | VmConnectorAir | 22021320 | 0 | 2 | 1 | 16 | 5 | 42 | 
| reth.prove.block_22021320 | VmConnectorAir | 22021320 | 1 | 2 | 1 | 16 | 5 | 42 | 
| reth.prove.block_22021320 | VmConnectorAir | 22021320 | 10 | 2 | 1 | 16 | 5 | 42 | 
| reth.prove.block_22021320 | VmConnectorAir | 22021320 | 11 | 2 | 1 | 16 | 5 | 42 | 
| reth.prove.block_22021320 | VmConnectorAir | 22021320 | 2 | 2 | 1 | 16 | 5 | 42 | 
| reth.prove.block_22021320 | VmConnectorAir | 22021320 | 3 | 2 | 1 | 16 | 5 | 42 | 
| reth.prove.block_22021320 | VmConnectorAir | 22021320 | 4 | 2 | 1 | 16 | 5 | 42 | 
| reth.prove.block_22021320 | VmConnectorAir | 22021320 | 5 | 2 | 1 | 16 | 5 | 42 | 
| reth.prove.block_22021320 | VmConnectorAir | 22021320 | 6 | 2 | 1 | 16 | 5 | 42 | 
| reth.prove.block_22021320 | VmConnectorAir | 22021320 | 7 | 2 | 1 | 16 | 5 | 42 | 
| reth.prove.block_22021320 | VmConnectorAir | 22021320 | 8 | 2 | 1 | 16 | 5 | 42 | 
| reth.prove.block_22021320 | VmConnectorAir | 22021320 | 9 | 2 | 1 | 16 | 5 | 42 | 

| group | block_number | num_segments |
| --- | --- | --- |
| reth.prove.block_22021320 | 22021320 | 12 | 

| group | block_number | segment | trace_gen_time_ms | total_proof_time_ms | total_cycles | total_cells | stark_prove_excluding_trace_time_ms | quotient_poly_compute_time_ms | quotient_poly_commit_time_ms | perm_trace_commit_time_ms | pcs_opening_time_ms | main_trace_commit_time_ms | main_cells_used | generate_perm_trace_time_ms | execute_time_ms |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| reth.prove.block_22021320 | 22021320 | 0 | 8,792 | 26,254 | 20,426,745 | 2,557,907,183 | 14,494 | 2,106 | 1,351 | 3,954 | 3,095 | 3,098 | 995,885,897 | 875 | 2,968 | 
| reth.prove.block_22021320 | 22021320 | 1 | 8,530 | 25,133 | 20,476,538 | 2,557,883,223 | 13,969 | 2,131 | 1,225 | 3,813 | 3,169 | 2,782 | 994,965,185 | 839 | 2,634 | 
| reth.prove.block_22021320 | 22021320 | 10 | 8,882 | 35,922 | 16,115,459 | 4,720,913,594 | 23,861 | 5,735 | 1,282 | 5,273 | 3,387 | 7,072 | 1,909,118,757 | 1,102 | 3,179 | 
| reth.prove.block_22021320 | 22021320 | 11 | 8,325 | 25,099 | 10,258,751 | 3,110,357,614 | 15,154 | 3,459 | 985 | 3,017 | 2,376 | 4,698 | 1,489,517,305 | 602 | 1,620 | 
| reth.prove.block_22021320 | 22021320 | 2 | 8,832 | 25,279 | 20,442,804 | 2,558,441,655 | 13,813 | 2,120 | 1,226 | 3,679 | 3,152 | 2,790 | 992,438,320 | 836 | 2,634 | 
| reth.prove.block_22021320 | 22021320 | 3 | 10,270 | 38,026 | 19,177,779 | 4,906,328,142 | 25,234 | 5,932 | 1,357 | 5,628 | 3,532 | 7,637 | 2,115,734,251 | 1,140 | 2,522 | 
| reth.prove.block_22021320 | 22021320 | 4 | 10,490 | 36,662 | 23,428,667 | 3,857,537,066 | 20,166 | 4,210 | 1,470 | 4,923 | 3,535 | 4,951 | 1,618,174,071 | 1,062 | 6,006 | 
| reth.prove.block_22021320 | 22021320 | 5 | 10,736 | 29,800 | 25,093,652 | 2,807,426,250 | 15,646 | 2,457 | 1,511 | 4,247 | 3,497 | 3,035 | 1,131,994,002 | 884 | 3,418 | 
| reth.prove.block_22021320 | 22021320 | 6 | 10,710 | 29,493 | 24,078,602 | 2,815,453,130 | 15,615 | 2,448 | 1,471 | 4,245 | 3,546 | 2,979 | 1,123,246,018 | 910 | 3,168 | 
| reth.prove.block_22021320 | 22021320 | 7 | 10,171 | 28,560 | 23,832,566 | 2,757,360,362 | 15,188 | 2,416 | 1,420 | 4,156 | 3,414 | 2,885 | 1,083,315,180 | 880 | 3,201 | 
| reth.prove.block_22021320 | 22021320 | 8 | 10,443 | 29,606 | 24,371,300 | 2,737,424,106 | 15,488 | 2,457 | 1,399 | 4,258 | 3,503 | 2,899 | 1,143,149,399 | 866 | 3,675 | 
| reth.prove.block_22021320 | 22021320 | 9 | 9,988 | 27,591 | 22,818,324 | 2,632,147,772 | 14,607 | 2,279 | 1,356 | 3,952 | 3,337 | 2,780 | 1,041,041,339 | 892 | 2,996 | 

</details>


Commit: https://github.com/axiom-crypto/openvm-reth-benchmark/actions/runs/13780833102

Max Segment Length: 8388508

Instance Type: m8g.24xlarge

Memory Allocator: https://github.com/axiom-crypto/openvm-reth-benchmark/commit/2c0f805bf9255e19ad7fac3d03e5740c538aeea2

[Benchmark Workflow]()
