#1 in std V0
#1 ifgo (T1 V0 <=) 3 6
#1 in std V1.(T1)
#1 inc T1
#1 ifgo (T1 V0 <=) 3 6
#1 set T1 0
#2 ifgo (T1 V0 <=) 8 11
#2 set V1.(T1) V0
#2 inc T1
#2 ifgo (T1 V0 <=) 8 11
#2 set T1 0
#3 ifgo (T1 V0 <=) 13 16
#3 out std V1.(T1)
#3 inc T1
#3 ifgo (T1 V0 <=) 13 16
#4 return