Xilinx ASCII PSAXIMM Deviceimage
Created by PCW
Design name:  versal_cips_0; Version=Vivado_2019.2
Architecture: versalaicorees1
Part:         xcvc1902-vsva2197-2MP-e-S-es1
Date:         Fri Sep 27 11:15:59 2019
Bits:         2624
04000000
43444F00
00020000
4D000000
6BB9B0FF
3D020100
0000001C
0D020400
02801018
01000000
64000000
00000000
0D020400
21402218
07000000
64000000
00000000
0D020400
07403118
03000000
64000000
00000000
0D020400
08403118
03000000
64000000
00000000
0D020400
09403118
03000000
64000000
00000000
0D020400
0A403118
03000000
64000000
00000000
0D020400
10003218
03000000
64000000
00000000
0D020400
03C01018
01000000
64000000
00000000
0D020400
04C01018
01000000
64000000
00000000
0D020400
2E402218
01000000
64000000
00000000
0D020400
2F402218
01000000
64000000
00000000
0D020400
19402218
07000000
64000000
00000000
0D020400
1A402218
07000000
64000000
00000000
0D020400
22402218
07000000
64000000
00000000
0D020400
05001118
01000000
64000000
00000000
