// Seed: 3015690345
module module_0 (
    input wire id_0,
    input tri id_1,
    input wand id_2,
    output tri1 id_3,
    input supply1 id_4,
    output wor id_5,
    input wor id_6,
    input wire id_7,
    output wire id_8
    , id_26,
    input supply1 id_9,
    input tri1 id_10,
    output tri0 id_11,
    input supply0 id_12,
    output tri id_13,
    input supply1 id_14,
    input wire id_15,
    input tri1 id_16,
    input uwire id_17,
    output supply0 id_18,
    output uwire id_19,
    input tri id_20,
    input tri1 id_21,
    output wor id_22,
    input uwire id_23,
    output tri0 id_24
);
  assign id_26 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output uwire id_4,
    input wire id_5
);
  wire id_7;
  module_0(
      id_0,
      id_5,
      id_5,
      id_3,
      id_5,
      id_3,
      id_1,
      id_1,
      id_3,
      id_5,
      id_0,
      id_4,
      id_2,
      id_4,
      id_1,
      id_1,
      id_1,
      id_5,
      id_3,
      id_3,
      id_1,
      id_5,
      id_3,
      id_2,
      id_4
  );
endmodule
