<stg><name>pgconv64s2<16u></name>


<trans_list>

<trans id="525" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="2" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="15" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %col_off_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %col_off)

]]></Node>
<StgValue><ssdm name="col_off_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %row_off_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %row_off)

]]></Node>
<StgValue><ssdm name="row_off_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:2  %shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %row_off_read, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %or_ln169 = or i4 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln169"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="4">
<![CDATA[
:4  %zext_ln169 = zext i4 %or_ln169 to i5

]]></Node>
<StgValue><ssdm name="zext_ln169"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="2">
<![CDATA[
:5  %trunc_ln170 = trunc i2 %col_off_read to i1

]]></Node>
<StgValue><ssdm name="trunc_ln170"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
:6  %shl_ln5 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln170, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %or_ln170 = or i3 %shl_ln5, 1

]]></Node>
<StgValue><ssdm name="or_ln170"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="3">
<![CDATA[
:8  %zext_ln170 = zext i3 %or_ln170 to i5

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:9  %add_ln171 = add i4 5, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="4">
<![CDATA[
:10  %zext_ln171 = zext i4 %add_ln171 to i5

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11  %sub_ln171 = sub i5 %zext_ln171, %zext_ln169

]]></Node>
<StgValue><ssdm name="sub_ln171"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:12  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %sub_ln171, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln171_5, %biconv_col ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %indvars_iv = phi i5 [ %zext_ln171, %0 ], [ %select_ln171, %biconv_col ]

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2  %top_row_0 = phi i5 [ %zext_ln169, %0 ], [ %select_ln171_3, %biconv_col ]

]]></Node>
<StgValue><ssdm name="top_row_0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3  %top_col_0 = phi i5 [ %zext_ln170, %0 ], [ %select_ln171_4, %biconv_col ]

]]></Node>
<StgValue><ssdm name="top_col_0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:4  %row_0 = phi i4 [ 1, %0 ], [ %select_ln170_9, %biconv_col ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:5  %top_row_1 = phi i5 [ %zext_ln169, %0 ], [ %top_row, %biconv_col ]

]]></Node>
<StgValue><ssdm name="top_row_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:6  %top_col_1 = phi i5 [ %zext_ln170, %0 ], [ %top_col, %biconv_col ]

]]></Node>
<StgValue><ssdm name="top_col_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:7  %col_0 = phi i4 [ 1, %0 ], [ %col, %biconv_col ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8  %icmp_ln171 = icmp eq i7 %indvar_flatten, %tmp_s

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %add_ln171_5 = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln171_5"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %icmp_ln171, label %2, label %biconv_col

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
biconv_col:1  %add_ln171_4 = add i5 4, %indvars_iv

]]></Node>
<StgValue><ssdm name="add_ln171_4"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
biconv_col:2  %add_ln170 = add i5 4, %top_col_0

]]></Node>
<StgValue><ssdm name="add_ln170"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
biconv_col:3  %add_ln169 = add i5 4, %top_row_0

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
biconv_col:6  %icmp_ln172 = icmp eq i5 %top_row_1, %indvars_iv

]]></Node>
<StgValue><ssdm name="icmp_ln172"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
biconv_col:7  %select_ln170 = select i1 %icmp_ln172, i5 %add_ln169, i5 %top_row_1

]]></Node>
<StgValue><ssdm name="select_ln170"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
biconv_col:8  %select_ln170_6 = select i1 %icmp_ln172, i5 %add_ln170, i5 %top_col_1

]]></Node>
<StgValue><ssdm name="select_ln170_6"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
biconv_col:9  %select_ln170_7 = select i1 %icmp_ln172, i4 1, i4 %col_0

]]></Node>
<StgValue><ssdm name="select_ln170_7"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
biconv_col:30  %select_ln171 = select i1 %icmp_ln172, i5 %add_ln171_4, i5 %indvars_iv

]]></Node>
<StgValue><ssdm name="select_ln171"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
biconv_col:31  %select_ln171_3 = select i1 %icmp_ln172, i5 %add_ln169, i5 %top_row_0

]]></Node>
<StgValue><ssdm name="select_ln171_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
biconv_col:32  %select_ln171_4 = select i1 %icmp_ln172, i5 %add_ln170, i5 %top_col_0

]]></Node>
<StgValue><ssdm name="select_ln171_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="icmp_ln172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
biconv_col:0  %row = add i4 2, %row_0

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
biconv_col:10  %select_ln170_8 = select i1 %icmp_ln172, i4 1, i4 -1

]]></Node>
<StgValue><ssdm name="select_ln170_8"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
biconv_col:11  %add_ln170_3 = add i4 %select_ln170_8, %row_0

]]></Node>
<StgValue><ssdm name="add_ln170_3"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
biconv_col:12  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %add_ln170_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="7">
<![CDATA[
biconv_col:13  %zext_ln178 = zext i7 %tmp_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln178"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
biconv_col:14  %tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln170_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="5">
<![CDATA[
biconv_col:15  %zext_ln178_4 = zext i5 %tmp_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln178_4"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:16  %add_ln178 = add i8 %zext_ln178, %zext_ln178_4

]]></Node>
<StgValue><ssdm name="add_ln178"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
biconv_col:17  %select_ln170_9 = select i1 %icmp_ln172, i4 %row, i4 %row_0

]]></Node>
<StgValue><ssdm name="select_ln170_9"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
biconv_col:23  %select_ln170_10 = select i1 %icmp_ln172, i4 3, i4 1

]]></Node>
<StgValue><ssdm name="select_ln170_10"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
biconv_col:24  %add_ln170_4 = add i4 %select_ln170_10, %row_0

]]></Node>
<StgValue><ssdm name="add_ln170_4"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
biconv_col:59  %add_ln178_2 = add i4 -1, %select_ln170_7

]]></Node>
<StgValue><ssdm name="add_ln178_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="4">
<![CDATA[
biconv_col:60  %zext_ln178_5 = zext i4 %add_ln178_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln178_5"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:61  %add_ln178_3 = add i8 %zext_ln178_5, %add_ln178

]]></Node>
<StgValue><ssdm name="add_ln178_3"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:62  %zext_ln178_6 = zext i8 %add_ln178_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln178_6"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:63  %bottom1_V_addr = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln178_6

]]></Node>
<StgValue><ssdm name="bottom1_V_addr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="4">
<![CDATA[
biconv_col:70  %zext_ln179 = zext i4 %select_ln170_7 to i8

]]></Node>
<StgValue><ssdm name="zext_ln179"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:71  %add_ln179 = add i8 %zext_ln179, %add_ln178

]]></Node>
<StgValue><ssdm name="add_ln179"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:72  %zext_ln179_2 = zext i8 %add_ln179 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179_2"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:73  %bottom1_V_addr_9 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln179_2

]]></Node>
<StgValue><ssdm name="bottom1_V_addr_9"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:92  %bottom1_V_load = load i64* %bottom1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:94  %bottom1_V_load_9 = load i64* %bottom1_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_9"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
biconv_col:18  %tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln170_9, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="7">
<![CDATA[
biconv_col:19  %zext_ln181 = zext i7 %tmp_6 to i8

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
biconv_col:20  %tmp_7 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln170_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="5">
<![CDATA[
biconv_col:21  %zext_ln181_3 = zext i5 %tmp_7 to i8

]]></Node>
<StgValue><ssdm name="zext_ln181_3"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:22  %add_ln181 = add i8 %zext_ln181, %zext_ln181_3

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:64  %add_ln181_2 = add i8 %zext_ln178_5, %add_ln181

]]></Node>
<StgValue><ssdm name="add_ln181_2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:65  %zext_ln181_4 = zext i8 %add_ln181_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln181_4"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:66  %bottom1_V_addr_11 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln181_4

]]></Node>
<StgValue><ssdm name="bottom1_V_addr_11"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
biconv_col:80  %add_ln180 = add i4 1, %select_ln170_7

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="4">
<![CDATA[
biconv_col:81  %zext_ln180 = zext i4 %add_ln180 to i8

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:82  %add_ln180_2 = add i8 %zext_ln180, %add_ln178

]]></Node>
<StgValue><ssdm name="add_ln180_2"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:83  %zext_ln180_2 = zext i8 %add_ln180_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_2"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:84  %bottom1_V_addr_10 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln180_2

]]></Node>
<StgValue><ssdm name="bottom1_V_addr_10"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:92  %bottom1_V_load = load i64* %bottom1_V_addr, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:93  %p_s = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 65535)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:94  %bottom1_V_load_9 = load i64* %bottom1_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_9"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:95  %tmp1_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_9, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:96  %bottom1_V_load_10 = load i64* %bottom1_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_10"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:98  %bottom1_V_load_11 = load i64* %bottom1_V_addr_11, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
biconv_col:25  %tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %add_ln170_4, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="7">
<![CDATA[
biconv_col:26  %zext_ln184 = zext i7 %tmp_8 to i8

]]></Node>
<StgValue><ssdm name="zext_ln184"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
biconv_col:27  %tmp_9 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln170_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="5">
<![CDATA[
biconv_col:28  %zext_ln184_3 = zext i5 %tmp_9 to i8

]]></Node>
<StgValue><ssdm name="zext_ln184_3"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:29  %add_ln184 = add i8 %zext_ln184, %zext_ln184_3

]]></Node>
<StgValue><ssdm name="add_ln184"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:67  %add_ln184_2 = add i8 %zext_ln178_5, %add_ln184

]]></Node>
<StgValue><ssdm name="add_ln184_2"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:74  %add_ln182 = add i8 %zext_ln179, %add_ln181

]]></Node>
<StgValue><ssdm name="add_ln182"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:75  %zext_ln182 = zext i8 %add_ln182 to i64

]]></Node>
<StgValue><ssdm name="zext_ln182"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:76  %bottom1_V_addr_12 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln182

]]></Node>
<StgValue><ssdm name="bottom1_V_addr_12"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:77  %add_ln185 = add i8 %zext_ln179, %add_ln184

]]></Node>
<StgValue><ssdm name="add_ln185"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:85  %add_ln183 = add i8 %zext_ln180, %add_ln181

]]></Node>
<StgValue><ssdm name="add_ln183"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:86  %zext_ln183 = zext i8 %add_ln183 to i64

]]></Node>
<StgValue><ssdm name="zext_ln183"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:87  %bottom1_V_addr_13 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln183

]]></Node>
<StgValue><ssdm name="bottom1_V_addr_13"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:88  %add_ln186 = add i8 %zext_ln180, %add_ln184

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:93  %p_s = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 65535)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:95  %tmp1_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_9, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:96  %bottom1_V_load_10 = load i64* %bottom1_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_10"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:97  %tmp2_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_10, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp2_V"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:98  %bottom1_V_load_11 = load i64* %bottom1_V_addr_11, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_11"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:99  %tmp3_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_11, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp3_V"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:100  %bottom1_V_load_12 = load i64* %bottom1_V_addr_12, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_12"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:102  %bottom1_V_load_13 = load i64* %bottom1_V_addr_13, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_13"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="5">
<![CDATA[
biconv_col:36  %zext_ln176 = zext i5 %select_ln170_6 to i8

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
biconv_col:37  %tmp_10 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln170, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
biconv_col:38  %tmp_11 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %select_ln170, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="6">
<![CDATA[
biconv_col:39  %zext_ln176_3 = zext i6 %tmp_11 to i8

]]></Node>
<StgValue><ssdm name="zext_ln176_3"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:40  %add_ln176 = add i8 %tmp_10, %zext_ln176_3

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:41  %add_ln176_2 = add i8 %zext_ln176, %add_ln176

]]></Node>
<StgValue><ssdm name="add_ln176_2"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:68  %zext_ln184_4 = zext i8 %add_ln184_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln184_4"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:69  %bottom1_V_addr_14 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln184_4

]]></Node>
<StgValue><ssdm name="bottom1_V_addr_14"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:78  %zext_ln185 = zext i8 %add_ln185 to i64

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:79  %bottom1_V_addr_15 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln185

]]></Node>
<StgValue><ssdm name="bottom1_V_addr_15"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:93  %p_s = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load, i64 65535)

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:95  %tmp1_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_9, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:97  %tmp2_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_10, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp2_V"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:99  %tmp3_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_11, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp3_V"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:100  %bottom1_V_load_12 = load i64* %bottom1_V_addr_12, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_12"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:101  %tmp4_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_12, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp4_V"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:102  %bottom1_V_load_13 = load i64* %bottom1_V_addr_13, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_13"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:103  %tmp5_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_13, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp5_V"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:104  %bottom1_V_load_14 = load i64* %bottom1_V_addr_14, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_14"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:106  %bottom1_V_load_15 = load i64* %bottom1_V_addr_15, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_15"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
biconv_col:434  %top_row = add i5 1, %select_ln170

]]></Node>
<StgValue><ssdm name="top_row"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
biconv_col:435  %top_col = add i5 1, %select_ln170_6

]]></Node>
<StgValue><ssdm name="top_col"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
biconv_col:437  %col = add i4 2, %select_ln170_7

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:89  %zext_ln186 = zext i8 %add_ln186 to i64

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:90  %bottom1_V_addr_16 = getelementptr [100 x i64]* %bottom1_V, i64 0, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="bottom1_V_addr_16"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:97  %tmp2_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_10, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp2_V"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:99  %tmp3_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_11, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp3_V"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:101  %tmp4_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_12, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp4_V"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:103  %tmp5_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_13, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp5_V"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:104  %bottom1_V_load_14 = load i64* %bottom1_V_addr_14, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_14"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:105  %tmp6_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_14, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp6_V"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:106  %bottom1_V_load_15 = load i64* %bottom1_V_addr_15, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_15"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:107  %tmp7_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_15, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp7_V"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:108  %bottom1_V_load_16 = load i64* %bottom1_V_addr_16, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_16"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="149" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:101  %tmp4_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_12, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp4_V"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:103  %tmp5_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_13, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp5_V"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:105  %tmp6_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_14, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp6_V"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:107  %tmp7_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_15, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp7_V"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="7">
<![CDATA[
biconv_col:108  %bottom1_V_load_16 = load i64* %bottom1_V_addr_16, align 8

]]></Node>
<StgValue><ssdm name="bottom1_V_load_16"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:109  %tmp8_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_16, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp8_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="155" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:105  %tmp6_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_14, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp6_V"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:107  %tmp7_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_15, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp7_V"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:109  %tmp8_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_16, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp8_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="158" st_id="10" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64" op_3_bw="3">
<![CDATA[
biconv_col:109  %tmp8_V = call fastcc i6 @compute_engine_64(i64 %bottom1_V_load_16, i64 65535)

]]></Node>
<StgValue><ssdm name="tmp8_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="8">
<![CDATA[
biconv_col:42  %zext_ln176_4 = zext i8 %add_ln176_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln176_4"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:43  %top_0_V_addr = getelementptr [100 x i12]* %top_0_V, i64 0, i64 %zext_ln176_4

]]></Node>
<StgValue><ssdm name="top_0_V_addr"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:44  %top_1_V_addr = getelementptr [100 x i12]* %top_1_V, i64 0, i64 %zext_ln176_4

]]></Node>
<StgValue><ssdm name="top_1_V_addr"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:45  %top_2_V_addr = getelementptr [100 x i12]* %top_2_V, i64 0, i64 %zext_ln176_4

]]></Node>
<StgValue><ssdm name="top_2_V_addr"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:46  %top_3_V_addr = getelementptr [100 x i12]* %top_3_V, i64 0, i64 %zext_ln176_4

]]></Node>
<StgValue><ssdm name="top_3_V_addr"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:47  %top_4_V_addr = getelementptr [100 x i12]* %top_4_V, i64 0, i64 %zext_ln176_4

]]></Node>
<StgValue><ssdm name="top_4_V_addr"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:48  %top_5_V_addr = getelementptr [100 x i12]* %top_5_V, i64 0, i64 %zext_ln176_4

]]></Node>
<StgValue><ssdm name="top_5_V_addr"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:49  %top_6_V_addr = getelementptr [100 x i12]* %top_6_V, i64 0, i64 %zext_ln176_4

]]></Node>
<StgValue><ssdm name="top_6_V_addr"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:50  %top_7_V_addr = getelementptr [100 x i12]* %top_7_V, i64 0, i64 %zext_ln176_4

]]></Node>
<StgValue><ssdm name="top_7_V_addr"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:51  %top_8_V_addr = getelementptr [100 x i12]* %top_8_V, i64 0, i64 %zext_ln176_4

]]></Node>
<StgValue><ssdm name="top_8_V_addr"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:52  %top_9_V_addr = getelementptr [100 x i12]* %top_9_V, i64 0, i64 %zext_ln176_4

]]></Node>
<StgValue><ssdm name="top_9_V_addr"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:53  %top_10_V_addr = getelementptr [100 x i12]* %top_10_V, i64 0, i64 %zext_ln176_4

]]></Node>
<StgValue><ssdm name="top_10_V_addr"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:54  %top_11_V_addr = getelementptr [100 x i12]* %top_11_V, i64 0, i64 %zext_ln176_4

]]></Node>
<StgValue><ssdm name="top_11_V_addr"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:55  %top_12_V_addr = getelementptr [100 x i12]* %top_12_V, i64 0, i64 %zext_ln176_4

]]></Node>
<StgValue><ssdm name="top_12_V_addr"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:56  %top_13_V_addr = getelementptr [100 x i12]* %top_13_V, i64 0, i64 %zext_ln176_4

]]></Node>
<StgValue><ssdm name="top_13_V_addr"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:57  %top_14_V_addr = getelementptr [100 x i12]* %top_14_V, i64 0, i64 %zext_ln176_4

]]></Node>
<StgValue><ssdm name="top_14_V_addr"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
biconv_col:58  %top_15_V_addr = getelementptr [100 x i12]* %top_15_V, i64 0, i64 %zext_ln176_4

]]></Node>
<StgValue><ssdm name="top_15_V_addr"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:91  %top_0_V_load = load i12* %top_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_0_V_load"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="6" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="6" op_7_bw="6" op_8_bw="6" op_9_bw="6">
<![CDATA[
biconv_col:110  %sum_V_ret = call fastcc i8 @sum_engine(i6 %p_s, i6 %tmp1_V, i6 %tmp2_V, i6 %tmp3_V, i6 %tmp4_V, i6 %tmp5_V, i6 %tmp6_V, i6 %tmp7_V, i6 %tmp8_V)

]]></Node>
<StgValue><ssdm name="sum_V_ret"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:111  %tmp = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %sum_V_ret, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:209  %top_1_V_load = load i12* %top_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_1_V_load"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:224  %top_2_V_load = load i12* %top_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_2_V_load"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:239  %top_3_V_load = load i12* %top_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_3_V_load"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:254  %top_4_V_load = load i12* %top_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_4_V_load"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:269  %top_5_V_load = load i12* %top_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_5_V_load"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:284  %top_6_V_load = load i12* %top_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_6_V_load"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:299  %top_7_V_load = load i12* %top_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_7_V_load"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:314  %top_8_V_load = load i12* %top_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_8_V_load"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:329  %top_9_V_load = load i12* %top_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_9_V_load"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:344  %top_10_V_load = load i12* %top_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_10_V_load"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:359  %top_11_V_load = load i12* %top_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_11_V_load"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:374  %top_12_V_load = load i12* %top_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_12_V_load"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:389  %top_13_V_load = load i12* %top_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_13_V_load"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:404  %top_14_V_load = load i12* %top_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_14_V_load"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:419  %top_15_V_load = load i12* %top_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_15_V_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="194" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:91  %top_0_V_load = load i12* %top_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_0_V_load"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
biconv_col:112  %icmp_ln1494 = icmp ne i5 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
biconv_col:113  %shl_ln700 = shl i8 %sum_V_ret, 1

]]></Node>
<StgValue><ssdm name="shl_ln700"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
biconv_col:114  %tmp_V = select i1 %icmp_ln1494, i8 %shl_ln700, i8 %sum_V_ret

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="19" op_0_bw="8">
<![CDATA[
biconv_col:115  %r_V = zext i8 %tmp_V to i19

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
biconv_col:116  %shl_ln8 = call i18 @_ssdm_op_BitConcatenate.i18.i8.i10(i8 %tmp_V, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="19" op_0_bw="18">
<![CDATA[
biconv_col:117  %zext_ln1118 = zext i18 %shl_ln8 to i19

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
biconv_col:118  %r_V_6 = sub i19 %zext_ln1118, %r_V

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="20" op_0_bw="19">
<![CDATA[
biconv_col:119  %lhs_V = zext i19 %r_V_6 to i20

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
biconv_col:120  %ret_V = add nsw i20 1023, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="19">
<![CDATA[
biconv_col:121  %trunc_ln731 = trunc i19 %r_V_6 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln731"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="9" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:125  %p_Result_i = call i9 @_ssdm_op_PartSelect.i9.i20.i32.i32(i20 %ret_V, i32 11, i32 19)

]]></Node>
<StgValue><ssdm name="p_Result_i"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
biconv_col:126  %icmp_ln785 = icmp ne i9 %p_Result_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:209  %top_1_V_load = load i12* %top_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_1_V_load"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:224  %top_2_V_load = load i12* %top_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_2_V_load"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:239  %top_3_V_load = load i12* %top_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_3_V_load"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:254  %top_4_V_load = load i12* %top_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_4_V_load"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:269  %top_5_V_load = load i12* %top_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_5_V_load"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:284  %top_6_V_load = load i12* %top_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_6_V_load"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:299  %top_7_V_load = load i12* %top_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_7_V_load"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:314  %top_8_V_load = load i12* %top_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_8_V_load"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:329  %top_9_V_load = load i12* %top_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_9_V_load"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:344  %top_10_V_load = load i12* %top_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_10_V_load"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:359  %top_11_V_load = load i12* %top_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_11_V_load"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:374  %top_12_V_load = load i12* %top_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_12_V_load"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:389  %top_13_V_load = load i12* %top_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_13_V_load"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:404  %top_14_V_load = load i12* %top_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_14_V_load"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="7">
<![CDATA[
biconv_col:419  %top_15_V_load = load i12* %top_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="top_15_V_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="222" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
biconv_col:122  %add_ln731 = add i11 1023, %trunc_ln731

]]></Node>
<StgValue><ssdm name="add_ln731"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
biconv_col:123  %p_Val2_10 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %add_ln731, i1 false)

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
biconv_col:124  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %add_ln731, i32 10)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:127  %or_ln785 = or i1 %p_Result_s, %icmp_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:128  %p_Val2_11 = select i1 %or_ln785, i12 2047, i12 %p_Val2_10

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="12">
<![CDATA[
biconv_col:129  %lhs_V_3 = sext i12 %p_Val2_11 to i13

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
biconv_col:130  %ret_V_2 = add nsw i13 2046, %lhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
biconv_col:131  %p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V_2, i32 12)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:132  %tmp_V_1 = add i12 2046, %p_Val2_11

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:133  %p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_V_1, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:134  %xor_ln786_16 = xor i1 %p_Result_7, true

]]></Node>
<StgValue><ssdm name="xor_ln786_16"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:135  %underflow = and i1 %p_Result_6, %xor_ln786_16

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:136  %xor_ln340_32 = xor i1 %p_Result_6, %p_Result_7

]]></Node>
<StgValue><ssdm name="xor_ln340_32"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:137  %xor_ln340_33 = xor i1 %p_Result_6, true

]]></Node>
<StgValue><ssdm name="xor_ln340_33"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:138  %or_ln340_19 = or i1 %p_Result_7, %xor_ln340_33

]]></Node>
<StgValue><ssdm name="or_ln340_19"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:139  %select_ln340_32 = select i1 %xor_ln340_32, i12 2047, i12 %tmp_V_1

]]></Node>
<StgValue><ssdm name="select_ln340_32"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:140  %select_ln388_16 = select i1 %underflow, i12 -2048, i12 %tmp_V_1

]]></Node>
<StgValue><ssdm name="select_ln388_16"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:141  %p_Val2_14 = select i1 %or_ln340_19, i12 %select_ln340_32, i12 %select_ln388_16

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="12">
<![CDATA[
biconv_col:143  %trunc_ln703 = trunc i12 %p_Val2_14 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="23" op_0_bw="12">
<![CDATA[
biconv_col:147  %r_V_4 = sext i12 %p_Val2_14 to i23

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
biconv_col:148  %tmp_12 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %p_Val2_14, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="23" op_0_bw="22">
<![CDATA[
biconv_col:149  %sext_ln1118 = sext i22 %tmp_12 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
biconv_col:150  %r_V_7 = sub i23 %sext_ln1118, %r_V_4

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="20" op_0_bw="23">
<![CDATA[
biconv_col:151  %trunc_ln1192 = trunc i23 %r_V_7 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="246" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:142  %icmp_ln1494_16 = icmp sgt i12 %p_Val2_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_16"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:144  %p_Val2_15 = add i12 2046, %p_Val2_14

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
biconv_col:145  %add_ln746 = add i11 -2, %trunc_ln703

]]></Node>
<StgValue><ssdm name="add_ln746"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:146  %p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_15, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
biconv_col:152  %ret_V_3 = add i23 261888, %r_V_7

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
biconv_col:153  %add_ln1192_34 = add i20 261888, %trunc_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
biconv_col:154  %p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %ret_V_3, i32 22)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:155  %p_Val2_18 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %ret_V_3, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
biconv_col:156  %p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %ret_V_3, i32 18)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
biconv_col:157  %tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %ret_V_3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="1">
<![CDATA[
biconv_col:158  %zext_ln415 = zext i1 %tmp_65 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:159  %p_Val2_19 = add i12 %p_Val2_18, %zext_ln415

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:160  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_19, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:161  %xor_ln416 = xor i1 %tmp_66, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:162  %carry_2 = and i1 %p_Result_10, %xor_ln416

]]></Node>
<StgValue><ssdm name="carry_2"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:163  %p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_19, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:164  %tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %ret_V_3, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
biconv_col:165  %Range2_all_ones = icmp eq i3 %tmp_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
biconv_col:166  %tmp_4 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %ret_V_3, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
biconv_col:167  %Range1_all_ones = icmp eq i4 %tmp_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
biconv_col:168  %Range1_all_zeros = icmp eq i4 %tmp_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
biconv_col:169  %deleted_zeros = select i1 %carry_2, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
biconv_col:170  %select_ln746 = select i1 %p_Result_8, i11 -1, i11 %add_ln746

]]></Node>
<StgValue><ssdm name="select_ln746"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="11">
<![CDATA[
biconv_col:171  %zext_ln746 = zext i11 %select_ln746 to i12

]]></Node>
<StgValue><ssdm name="zext_ln746"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
biconv_col:172  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_34, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:173  %xor_ln779 = xor i1 %tmp_68, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:174  %and_ln779 = and i1 %Range2_all_ones, %xor_ln779

]]></Node>
<StgValue><ssdm name="and_ln779"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
biconv_col:175  %deleted_ones = select i1 %carry_2, i1 %and_ln779, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:176  %and_ln781 = and i1 %carry_2, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:177  %xor_ln785 = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:178  %or_ln785_1 = or i1 %p_Result_11, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln785_1"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:179  %xor_ln785_2 = xor i1 %p_Result_9, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:180  %overflow = and i1 %or_ln785_1, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:181  %and_ln786_34 = and i1 %p_Result_11, %deleted_ones

]]></Node>
<StgValue><ssdm name="and_ln786_34"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:182  %or_ln786 = or i1 %and_ln781, %and_ln786_34

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:183  %xor_ln786_17 = xor i1 %or_ln786, true

]]></Node>
<StgValue><ssdm name="xor_ln786_17"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:184  %underflow_2 = and i1 %p_Result_9, %xor_ln786_17

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:185  %or_ln340_20 = or i1 %underflow_2, %overflow

]]></Node>
<StgValue><ssdm name="or_ln340_20"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:186  %or_ln340_21 = or i1 %and_ln786_34, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln340_21"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:187  %or_ln340_22 = or i1 %or_ln340_21, %and_ln781

]]></Node>
<StgValue><ssdm name="or_ln340_22"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:188  %select_ln340_34 = select i1 %or_ln340_20, i12 2047, i12 %p_Val2_19

]]></Node>
<StgValue><ssdm name="select_ln340_34"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:189  %select_ln388_17 = select i1 %underflow_2, i12 -2048, i12 %p_Val2_19

]]></Node>
<StgValue><ssdm name="select_ln388_17"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:190  %sel_tmp4_i = select i1 %icmp_ln1494_16, i12 %zext_ln746, i12 %select_ln388_17

]]></Node>
<StgValue><ssdm name="sel_tmp4_i"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:191  %xor_ln1494 = xor i1 %icmp_ln1494_16, true

]]></Node>
<StgValue><ssdm name="xor_ln1494"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:192  %and_ln340 = and i1 %or_ln340_22, %xor_ln1494

]]></Node>
<StgValue><ssdm name="and_ln340"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:193  %select_ln340_35 = select i1 %and_ln340, i12 %select_ln340_34, i12 %sel_tmp4_i

]]></Node>
<StgValue><ssdm name="select_ln340_35"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
biconv_col:4  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @biconv_row_biconv_co)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
biconv_col:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
biconv_col:33  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str267) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln172"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
biconv_col:34  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str267)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
biconv_col:35  call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln173"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="13" op_0_bw="12">
<![CDATA[
biconv_col:194  %sext_ln703 = sext i12 %top_0_V_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="13" op_0_bw="12">
<![CDATA[
biconv_col:195  %sext_ln703_32 = sext i12 %select_ln340_35 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_32"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
biconv_col:196  %add_ln1192 = add nsw i13 %sext_ln703, %sext_ln703_32

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
biconv_col:197  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:198  %add_ln703 = add i12 %top_0_V_load, %select_ln340_35

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:199  %tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:200  %xor_ln786 = xor i1 %tmp_70, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:201  %and_ln786 = and i1 %tmp_69, %xor_ln786

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:202  %xor_ln340_34 = xor i1 %tmp_69, %tmp_70

]]></Node>
<StgValue><ssdm name="xor_ln340_34"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:203  %xor_ln340 = xor i1 %tmp_69, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:204  %or_ln340 = or i1 %tmp_70, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:205  %select_ln340 = select i1 %xor_ln340_34, i12 2047, i12 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:206  %select_ln388 = select i1 %and_ln786, i12 -2048, i12 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:207  %select_ln340_36 = select i1 %or_ln340, i12 %select_ln340, i12 %select_ln388

]]></Node>
<StgValue><ssdm name="select_ln340_36"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
biconv_col:208  store i12 %select_ln340_36, i12* %top_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="12">
<![CDATA[
biconv_col:210  %sext_ln703_33 = sext i12 %top_1_V_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_33"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
biconv_col:211  %add_ln1192_16 = add nsw i13 %sext_ln703_32, %sext_ln703_33

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
biconv_col:212  %tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_16, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:213  %add_ln703_16 = add i12 %top_1_V_load, %select_ln340_35

]]></Node>
<StgValue><ssdm name="add_ln703_16"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:214  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_16, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:215  %xor_ln786_1 = xor i1 %tmp_72, true

]]></Node>
<StgValue><ssdm name="xor_ln786_1"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:216  %and_ln786_19 = and i1 %tmp_71, %xor_ln786_1

]]></Node>
<StgValue><ssdm name="and_ln786_19"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:217  %xor_ln340_35 = xor i1 %tmp_71, %tmp_72

]]></Node>
<StgValue><ssdm name="xor_ln340_35"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:218  %xor_ln340_1 = xor i1 %tmp_71, true

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:219  %or_ln340_23 = or i1 %tmp_72, %xor_ln340_1

]]></Node>
<StgValue><ssdm name="or_ln340_23"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:220  %select_ln340_1 = select i1 %xor_ln340_35, i12 2047, i12 %add_ln703_16

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:221  %select_ln388_1 = select i1 %and_ln786_19, i12 -2048, i12 %add_ln703_16

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:222  %select_ln340_37 = select i1 %or_ln340_23, i12 %select_ln340_1, i12 %select_ln388_1

]]></Node>
<StgValue><ssdm name="select_ln340_37"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
biconv_col:223  store i12 %select_ln340_37, i12* %top_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="13" op_0_bw="12">
<![CDATA[
biconv_col:225  %sext_ln703_34 = sext i12 %top_2_V_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_34"/></StgValue>
</operation>

<operation id="327" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
biconv_col:226  %add_ln1192_17 = add nsw i13 %sext_ln703_32, %sext_ln703_34

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="328" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
biconv_col:227  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_17, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="329" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:228  %add_ln703_17 = add i12 %top_2_V_load, %select_ln340_35

]]></Node>
<StgValue><ssdm name="add_ln703_17"/></StgValue>
</operation>

<operation id="330" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:229  %tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_17, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="331" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:230  %xor_ln786_2 = xor i1 %tmp_74, true

]]></Node>
<StgValue><ssdm name="xor_ln786_2"/></StgValue>
</operation>

<operation id="332" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:231  %and_ln786_20 = and i1 %tmp_73, %xor_ln786_2

]]></Node>
<StgValue><ssdm name="and_ln786_20"/></StgValue>
</operation>

<operation id="333" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:232  %xor_ln340_36 = xor i1 %tmp_73, %tmp_74

]]></Node>
<StgValue><ssdm name="xor_ln340_36"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:233  %xor_ln340_2 = xor i1 %tmp_73, true

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:234  %or_ln340_24 = or i1 %tmp_74, %xor_ln340_2

]]></Node>
<StgValue><ssdm name="or_ln340_24"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:235  %select_ln340_2 = select i1 %xor_ln340_36, i12 2047, i12 %add_ln703_17

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:236  %select_ln388_2 = select i1 %and_ln786_20, i12 -2048, i12 %add_ln703_17

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:237  %select_ln340_38 = select i1 %or_ln340_24, i12 %select_ln340_2, i12 %select_ln388_2

]]></Node>
<StgValue><ssdm name="select_ln340_38"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
biconv_col:238  store i12 %select_ln340_38, i12* %top_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="13" op_0_bw="12">
<![CDATA[
biconv_col:240  %sext_ln703_35 = sext i12 %top_3_V_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_35"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
biconv_col:241  %add_ln1192_18 = add nsw i13 %sext_ln703_32, %sext_ln703_35

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
biconv_col:242  %tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_18, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:243  %add_ln703_18 = add i12 %top_3_V_load, %select_ln340_35

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:244  %tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_18, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:245  %xor_ln786_3 = xor i1 %tmp_76, true

]]></Node>
<StgValue><ssdm name="xor_ln786_3"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:246  %and_ln786_21 = and i1 %tmp_75, %xor_ln786_3

]]></Node>
<StgValue><ssdm name="and_ln786_21"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:247  %xor_ln340_37 = xor i1 %tmp_75, %tmp_76

]]></Node>
<StgValue><ssdm name="xor_ln340_37"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:248  %xor_ln340_3 = xor i1 %tmp_75, true

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:249  %or_ln340_25 = or i1 %tmp_76, %xor_ln340_3

]]></Node>
<StgValue><ssdm name="or_ln340_25"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:250  %select_ln340_3 = select i1 %xor_ln340_37, i12 2047, i12 %add_ln703_18

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:251  %select_ln388_3 = select i1 %and_ln786_21, i12 -2048, i12 %add_ln703_18

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="352" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:252  %select_ln340_39 = select i1 %or_ln340_25, i12 %select_ln340_3, i12 %select_ln388_3

]]></Node>
<StgValue><ssdm name="select_ln340_39"/></StgValue>
</operation>

<operation id="353" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
biconv_col:253  store i12 %select_ln340_39, i12* %top_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="354" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="13" op_0_bw="12">
<![CDATA[
biconv_col:255  %sext_ln703_36 = sext i12 %top_4_V_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_36"/></StgValue>
</operation>

<operation id="355" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
biconv_col:256  %add_ln1192_19 = add nsw i13 %sext_ln703_32, %sext_ln703_36

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
biconv_col:257  %tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_19, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:258  %add_ln703_19 = add i12 %top_4_V_load, %select_ln340_35

]]></Node>
<StgValue><ssdm name="add_ln703_19"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:259  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_19, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:260  %xor_ln786_4 = xor i1 %tmp_78, true

]]></Node>
<StgValue><ssdm name="xor_ln786_4"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:261  %and_ln786_22 = and i1 %tmp_77, %xor_ln786_4

]]></Node>
<StgValue><ssdm name="and_ln786_22"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:262  %xor_ln340_38 = xor i1 %tmp_77, %tmp_78

]]></Node>
<StgValue><ssdm name="xor_ln340_38"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:263  %xor_ln340_4 = xor i1 %tmp_77, true

]]></Node>
<StgValue><ssdm name="xor_ln340_4"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:264  %or_ln340_26 = or i1 %tmp_78, %xor_ln340_4

]]></Node>
<StgValue><ssdm name="or_ln340_26"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:265  %select_ln340_4 = select i1 %xor_ln340_38, i12 2047, i12 %add_ln703_19

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:266  %select_ln388_4 = select i1 %and_ln786_22, i12 -2048, i12 %add_ln703_19

]]></Node>
<StgValue><ssdm name="select_ln388_4"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:267  %select_ln340_40 = select i1 %or_ln340_26, i12 %select_ln340_4, i12 %select_ln388_4

]]></Node>
<StgValue><ssdm name="select_ln340_40"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
biconv_col:268  store i12 %select_ln340_40, i12* %top_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="13" op_0_bw="12">
<![CDATA[
biconv_col:270  %sext_ln703_37 = sext i12 %top_5_V_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_37"/></StgValue>
</operation>

<operation id="369" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
biconv_col:271  %add_ln1192_20 = add nsw i13 %sext_ln703_32, %sext_ln703_37

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="370" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
biconv_col:272  %tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_20, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="371" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:273  %add_ln703_20 = add i12 %top_5_V_load, %select_ln340_35

]]></Node>
<StgValue><ssdm name="add_ln703_20"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:274  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_20, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:275  %xor_ln786_5 = xor i1 %tmp_80, true

]]></Node>
<StgValue><ssdm name="xor_ln786_5"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:276  %and_ln786_23 = and i1 %tmp_79, %xor_ln786_5

]]></Node>
<StgValue><ssdm name="and_ln786_23"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:277  %xor_ln340_39 = xor i1 %tmp_79, %tmp_80

]]></Node>
<StgValue><ssdm name="xor_ln340_39"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:278  %xor_ln340_5 = xor i1 %tmp_79, true

]]></Node>
<StgValue><ssdm name="xor_ln340_5"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:279  %or_ln340_27 = or i1 %tmp_80, %xor_ln340_5

]]></Node>
<StgValue><ssdm name="or_ln340_27"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:280  %select_ln340_5 = select i1 %xor_ln340_39, i12 2047, i12 %add_ln703_20

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:281  %select_ln388_5 = select i1 %and_ln786_23, i12 -2048, i12 %add_ln703_20

]]></Node>
<StgValue><ssdm name="select_ln388_5"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:282  %select_ln340_41 = select i1 %or_ln340_27, i12 %select_ln340_5, i12 %select_ln388_5

]]></Node>
<StgValue><ssdm name="select_ln340_41"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
biconv_col:283  store i12 %select_ln340_41, i12* %top_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="13" op_0_bw="12">
<![CDATA[
biconv_col:285  %sext_ln703_38 = sext i12 %top_6_V_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_38"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
biconv_col:286  %add_ln1192_21 = add nsw i13 %sext_ln703_32, %sext_ln703_38

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
biconv_col:287  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_21, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:288  %add_ln703_21 = add i12 %top_6_V_load, %select_ln340_35

]]></Node>
<StgValue><ssdm name="add_ln703_21"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:289  %tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_21, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:290  %xor_ln786_6 = xor i1 %tmp_82, true

]]></Node>
<StgValue><ssdm name="xor_ln786_6"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:291  %and_ln786_24 = and i1 %tmp_81, %xor_ln786_6

]]></Node>
<StgValue><ssdm name="and_ln786_24"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:292  %xor_ln340_40 = xor i1 %tmp_81, %tmp_82

]]></Node>
<StgValue><ssdm name="xor_ln340_40"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:293  %xor_ln340_6 = xor i1 %tmp_81, true

]]></Node>
<StgValue><ssdm name="xor_ln340_6"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:294  %or_ln340_28 = or i1 %tmp_82, %xor_ln340_6

]]></Node>
<StgValue><ssdm name="or_ln340_28"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:295  %select_ln340_6 = select i1 %xor_ln340_40, i12 2047, i12 %add_ln703_21

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:296  %select_ln388_6 = select i1 %and_ln786_24, i12 -2048, i12 %add_ln703_21

]]></Node>
<StgValue><ssdm name="select_ln388_6"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:297  %select_ln340_42 = select i1 %or_ln340_28, i12 %select_ln340_6, i12 %select_ln388_6

]]></Node>
<StgValue><ssdm name="select_ln340_42"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
biconv_col:298  store i12 %select_ln340_42, i12* %top_6_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="13" op_0_bw="12">
<![CDATA[
biconv_col:300  %sext_ln703_39 = sext i12 %top_7_V_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_39"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
biconv_col:301  %add_ln1192_22 = add nsw i13 %sext_ln703_32, %sext_ln703_39

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
biconv_col:302  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_22, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:303  %add_ln703_22 = add i12 %top_7_V_load, %select_ln340_35

]]></Node>
<StgValue><ssdm name="add_ln703_22"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:304  %tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_22, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:305  %xor_ln786_7 = xor i1 %tmp_84, true

]]></Node>
<StgValue><ssdm name="xor_ln786_7"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:306  %and_ln786_25 = and i1 %tmp_83, %xor_ln786_7

]]></Node>
<StgValue><ssdm name="and_ln786_25"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:307  %xor_ln340_41 = xor i1 %tmp_83, %tmp_84

]]></Node>
<StgValue><ssdm name="xor_ln340_41"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:308  %xor_ln340_7 = xor i1 %tmp_83, true

]]></Node>
<StgValue><ssdm name="xor_ln340_7"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:309  %or_ln340_29 = or i1 %tmp_84, %xor_ln340_7

]]></Node>
<StgValue><ssdm name="or_ln340_29"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:310  %select_ln340_7 = select i1 %xor_ln340_41, i12 2047, i12 %add_ln703_22

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:311  %select_ln388_7 = select i1 %and_ln786_25, i12 -2048, i12 %add_ln703_22

]]></Node>
<StgValue><ssdm name="select_ln388_7"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:312  %select_ln340_43 = select i1 %or_ln340_29, i12 %select_ln340_7, i12 %select_ln388_7

]]></Node>
<StgValue><ssdm name="select_ln340_43"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
biconv_col:313  store i12 %select_ln340_43, i12* %top_7_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="13" op_0_bw="12">
<![CDATA[
biconv_col:315  %sext_ln703_40 = sext i12 %top_8_V_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_40"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
biconv_col:316  %add_ln1192_23 = add nsw i13 %sext_ln703_32, %sext_ln703_40

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
biconv_col:317  %tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_23, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:318  %add_ln703_23 = add i12 %top_8_V_load, %select_ln340_35

]]></Node>
<StgValue><ssdm name="add_ln703_23"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:319  %tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_23, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:320  %xor_ln786_8 = xor i1 %tmp_86, true

]]></Node>
<StgValue><ssdm name="xor_ln786_8"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:321  %and_ln786_26 = and i1 %tmp_85, %xor_ln786_8

]]></Node>
<StgValue><ssdm name="and_ln786_26"/></StgValue>
</operation>

<operation id="417" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:322  %xor_ln340_42 = xor i1 %tmp_85, %tmp_86

]]></Node>
<StgValue><ssdm name="xor_ln340_42"/></StgValue>
</operation>

<operation id="418" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:323  %xor_ln340_8 = xor i1 %tmp_85, true

]]></Node>
<StgValue><ssdm name="xor_ln340_8"/></StgValue>
</operation>

<operation id="419" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:324  %or_ln340_30 = or i1 %tmp_86, %xor_ln340_8

]]></Node>
<StgValue><ssdm name="or_ln340_30"/></StgValue>
</operation>

<operation id="420" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:325  %select_ln340_8 = select i1 %xor_ln340_42, i12 2047, i12 %add_ln703_23

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="421" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:326  %select_ln388_8 = select i1 %and_ln786_26, i12 -2048, i12 %add_ln703_23

]]></Node>
<StgValue><ssdm name="select_ln388_8"/></StgValue>
</operation>

<operation id="422" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:327  %select_ln340_44 = select i1 %or_ln340_30, i12 %select_ln340_8, i12 %select_ln388_8

]]></Node>
<StgValue><ssdm name="select_ln340_44"/></StgValue>
</operation>

<operation id="423" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
biconv_col:328  store i12 %select_ln340_44, i12* %top_8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="424" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="13" op_0_bw="12">
<![CDATA[
biconv_col:330  %sext_ln703_41 = sext i12 %top_9_V_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_41"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
biconv_col:331  %add_ln1192_24 = add nsw i13 %sext_ln703_32, %sext_ln703_41

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="426" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
biconv_col:332  %tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_24, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="427" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:333  %add_ln703_24 = add i12 %top_9_V_load, %select_ln340_35

]]></Node>
<StgValue><ssdm name="add_ln703_24"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:334  %tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_24, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:335  %xor_ln786_9 = xor i1 %tmp_88, true

]]></Node>
<StgValue><ssdm name="xor_ln786_9"/></StgValue>
</operation>

<operation id="430" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:336  %and_ln786_27 = and i1 %tmp_87, %xor_ln786_9

]]></Node>
<StgValue><ssdm name="and_ln786_27"/></StgValue>
</operation>

<operation id="431" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:337  %xor_ln340_43 = xor i1 %tmp_87, %tmp_88

]]></Node>
<StgValue><ssdm name="xor_ln340_43"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:338  %xor_ln340_9 = xor i1 %tmp_87, true

]]></Node>
<StgValue><ssdm name="xor_ln340_9"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:339  %or_ln340_31 = or i1 %tmp_88, %xor_ln340_9

]]></Node>
<StgValue><ssdm name="or_ln340_31"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:340  %select_ln340_9 = select i1 %xor_ln340_43, i12 2047, i12 %add_ln703_24

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:341  %select_ln388_9 = select i1 %and_ln786_27, i12 -2048, i12 %add_ln703_24

]]></Node>
<StgValue><ssdm name="select_ln388_9"/></StgValue>
</operation>

<operation id="436" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:342  %select_ln340_45 = select i1 %or_ln340_31, i12 %select_ln340_9, i12 %select_ln388_9

]]></Node>
<StgValue><ssdm name="select_ln340_45"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
biconv_col:343  store i12 %select_ln340_45, i12* %top_9_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="13" op_0_bw="12">
<![CDATA[
biconv_col:345  %sext_ln703_42 = sext i12 %top_10_V_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_42"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
biconv_col:346  %add_ln1192_25 = add nsw i13 %sext_ln703_32, %sext_ln703_42

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
biconv_col:347  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_25, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:348  %add_ln703_25 = add i12 %top_10_V_load, %select_ln340_35

]]></Node>
<StgValue><ssdm name="add_ln703_25"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:349  %tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_25, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:350  %xor_ln786_10 = xor i1 %tmp_90, true

]]></Node>
<StgValue><ssdm name="xor_ln786_10"/></StgValue>
</operation>

<operation id="444" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:351  %and_ln786_28 = and i1 %tmp_89, %xor_ln786_10

]]></Node>
<StgValue><ssdm name="and_ln786_28"/></StgValue>
</operation>

<operation id="445" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:352  %xor_ln340_44 = xor i1 %tmp_89, %tmp_90

]]></Node>
<StgValue><ssdm name="xor_ln340_44"/></StgValue>
</operation>

<operation id="446" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:353  %xor_ln340_10 = xor i1 %tmp_89, true

]]></Node>
<StgValue><ssdm name="xor_ln340_10"/></StgValue>
</operation>

<operation id="447" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:354  %or_ln340_32 = or i1 %tmp_90, %xor_ln340_10

]]></Node>
<StgValue><ssdm name="or_ln340_32"/></StgValue>
</operation>

<operation id="448" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:355  %select_ln340_10 = select i1 %xor_ln340_44, i12 2047, i12 %add_ln703_25

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="449" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:356  %select_ln388_10 = select i1 %and_ln786_28, i12 -2048, i12 %add_ln703_25

]]></Node>
<StgValue><ssdm name="select_ln388_10"/></StgValue>
</operation>

<operation id="450" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:357  %select_ln340_46 = select i1 %or_ln340_32, i12 %select_ln340_10, i12 %select_ln388_10

]]></Node>
<StgValue><ssdm name="select_ln340_46"/></StgValue>
</operation>

<operation id="451" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
biconv_col:358  store i12 %select_ln340_46, i12* %top_10_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="452" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="13" op_0_bw="12">
<![CDATA[
biconv_col:360  %sext_ln703_43 = sext i12 %top_11_V_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_43"/></StgValue>
</operation>

<operation id="453" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
biconv_col:361  %add_ln1192_26 = add nsw i13 %sext_ln703_32, %sext_ln703_43

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="454" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
biconv_col:362  %tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_26, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="455" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:363  %add_ln703_26 = add i12 %top_11_V_load, %select_ln340_35

]]></Node>
<StgValue><ssdm name="add_ln703_26"/></StgValue>
</operation>

<operation id="456" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:364  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_26, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="457" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:365  %xor_ln786_11 = xor i1 %tmp_92, true

]]></Node>
<StgValue><ssdm name="xor_ln786_11"/></StgValue>
</operation>

<operation id="458" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:366  %and_ln786_29 = and i1 %tmp_91, %xor_ln786_11

]]></Node>
<StgValue><ssdm name="and_ln786_29"/></StgValue>
</operation>

<operation id="459" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:367  %xor_ln340_45 = xor i1 %tmp_91, %tmp_92

]]></Node>
<StgValue><ssdm name="xor_ln340_45"/></StgValue>
</operation>

<operation id="460" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:368  %xor_ln340_11 = xor i1 %tmp_91, true

]]></Node>
<StgValue><ssdm name="xor_ln340_11"/></StgValue>
</operation>

<operation id="461" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:369  %or_ln340_33 = or i1 %tmp_92, %xor_ln340_11

]]></Node>
<StgValue><ssdm name="or_ln340_33"/></StgValue>
</operation>

<operation id="462" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:370  %select_ln340_11 = select i1 %xor_ln340_45, i12 2047, i12 %add_ln703_26

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="463" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:371  %select_ln388_11 = select i1 %and_ln786_29, i12 -2048, i12 %add_ln703_26

]]></Node>
<StgValue><ssdm name="select_ln388_11"/></StgValue>
</operation>

<operation id="464" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:372  %select_ln340_47 = select i1 %or_ln340_33, i12 %select_ln340_11, i12 %select_ln388_11

]]></Node>
<StgValue><ssdm name="select_ln340_47"/></StgValue>
</operation>

<operation id="465" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
biconv_col:373  store i12 %select_ln340_47, i12* %top_11_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="466" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="13" op_0_bw="12">
<![CDATA[
biconv_col:375  %sext_ln703_44 = sext i12 %top_12_V_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_44"/></StgValue>
</operation>

<operation id="467" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
biconv_col:376  %add_ln1192_27 = add nsw i13 %sext_ln703_32, %sext_ln703_44

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
biconv_col:377  %tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_27, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:378  %add_ln703_27 = add i12 %top_12_V_load, %select_ln340_35

]]></Node>
<StgValue><ssdm name="add_ln703_27"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:379  %tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_27, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:380  %xor_ln786_12 = xor i1 %tmp_94, true

]]></Node>
<StgValue><ssdm name="xor_ln786_12"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:381  %and_ln786_30 = and i1 %tmp_93, %xor_ln786_12

]]></Node>
<StgValue><ssdm name="and_ln786_30"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:382  %xor_ln340_46 = xor i1 %tmp_93, %tmp_94

]]></Node>
<StgValue><ssdm name="xor_ln340_46"/></StgValue>
</operation>

<operation id="474" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:383  %xor_ln340_12 = xor i1 %tmp_93, true

]]></Node>
<StgValue><ssdm name="xor_ln340_12"/></StgValue>
</operation>

<operation id="475" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:384  %or_ln340_34 = or i1 %tmp_94, %xor_ln340_12

]]></Node>
<StgValue><ssdm name="or_ln340_34"/></StgValue>
</operation>

<operation id="476" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:385  %select_ln340_12 = select i1 %xor_ln340_46, i12 2047, i12 %add_ln703_27

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="477" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:386  %select_ln388_12 = select i1 %and_ln786_30, i12 -2048, i12 %add_ln703_27

]]></Node>
<StgValue><ssdm name="select_ln388_12"/></StgValue>
</operation>

<operation id="478" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:387  %select_ln340_48 = select i1 %or_ln340_34, i12 %select_ln340_12, i12 %select_ln388_12

]]></Node>
<StgValue><ssdm name="select_ln340_48"/></StgValue>
</operation>

<operation id="479" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
biconv_col:388  store i12 %select_ln340_48, i12* %top_12_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="480" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="13" op_0_bw="12">
<![CDATA[
biconv_col:390  %sext_ln703_45 = sext i12 %top_13_V_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_45"/></StgValue>
</operation>

<operation id="481" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
biconv_col:391  %add_ln1192_28 = add nsw i13 %sext_ln703_32, %sext_ln703_45

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="482" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
biconv_col:392  %tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_28, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="483" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:393  %add_ln703_28 = add i12 %top_13_V_load, %select_ln340_35

]]></Node>
<StgValue><ssdm name="add_ln703_28"/></StgValue>
</operation>

<operation id="484" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:394  %tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_28, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="485" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:395  %xor_ln786_13 = xor i1 %tmp_96, true

]]></Node>
<StgValue><ssdm name="xor_ln786_13"/></StgValue>
</operation>

<operation id="486" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:396  %and_ln786_31 = and i1 %tmp_95, %xor_ln786_13

]]></Node>
<StgValue><ssdm name="and_ln786_31"/></StgValue>
</operation>

<operation id="487" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:397  %xor_ln340_47 = xor i1 %tmp_95, %tmp_96

]]></Node>
<StgValue><ssdm name="xor_ln340_47"/></StgValue>
</operation>

<operation id="488" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:398  %xor_ln340_13 = xor i1 %tmp_95, true

]]></Node>
<StgValue><ssdm name="xor_ln340_13"/></StgValue>
</operation>

<operation id="489" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:399  %or_ln340_35 = or i1 %tmp_96, %xor_ln340_13

]]></Node>
<StgValue><ssdm name="or_ln340_35"/></StgValue>
</operation>

<operation id="490" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:400  %select_ln340_13 = select i1 %xor_ln340_47, i12 2047, i12 %add_ln703_28

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="491" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:401  %select_ln388_13 = select i1 %and_ln786_31, i12 -2048, i12 %add_ln703_28

]]></Node>
<StgValue><ssdm name="select_ln388_13"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:402  %select_ln340_49 = select i1 %or_ln340_35, i12 %select_ln340_13, i12 %select_ln388_13

]]></Node>
<StgValue><ssdm name="select_ln340_49"/></StgValue>
</operation>

<operation id="493" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
biconv_col:403  store i12 %select_ln340_49, i12* %top_13_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="494" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="13" op_0_bw="12">
<![CDATA[
biconv_col:405  %sext_ln703_46 = sext i12 %top_14_V_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_46"/></StgValue>
</operation>

<operation id="495" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
biconv_col:406  %add_ln1192_29 = add nsw i13 %sext_ln703_32, %sext_ln703_46

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="496" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
biconv_col:407  %tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_29, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="497" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:408  %add_ln703_29 = add i12 %top_14_V_load, %select_ln340_35

]]></Node>
<StgValue><ssdm name="add_ln703_29"/></StgValue>
</operation>

<operation id="498" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:409  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_29, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="499" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:410  %xor_ln786_14 = xor i1 %tmp_98, true

]]></Node>
<StgValue><ssdm name="xor_ln786_14"/></StgValue>
</operation>

<operation id="500" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:411  %and_ln786_32 = and i1 %tmp_97, %xor_ln786_14

]]></Node>
<StgValue><ssdm name="and_ln786_32"/></StgValue>
</operation>

<operation id="501" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:412  %xor_ln340_48 = xor i1 %tmp_97, %tmp_98

]]></Node>
<StgValue><ssdm name="xor_ln340_48"/></StgValue>
</operation>

<operation id="502" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:413  %xor_ln340_14 = xor i1 %tmp_97, true

]]></Node>
<StgValue><ssdm name="xor_ln340_14"/></StgValue>
</operation>

<operation id="503" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:414  %or_ln340_36 = or i1 %tmp_98, %xor_ln340_14

]]></Node>
<StgValue><ssdm name="or_ln340_36"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:415  %select_ln340_14 = select i1 %xor_ln340_48, i12 2047, i12 %add_ln703_29

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:416  %select_ln388_14 = select i1 %and_ln786_32, i12 -2048, i12 %add_ln703_29

]]></Node>
<StgValue><ssdm name="select_ln388_14"/></StgValue>
</operation>

<operation id="506" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:417  %select_ln340_50 = select i1 %or_ln340_36, i12 %select_ln340_14, i12 %select_ln388_14

]]></Node>
<StgValue><ssdm name="select_ln340_50"/></StgValue>
</operation>

<operation id="507" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
biconv_col:418  store i12 %select_ln340_50, i12* %top_14_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="508" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="13" op_0_bw="12">
<![CDATA[
biconv_col:420  %sext_ln703_47 = sext i12 %top_15_V_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_47"/></StgValue>
</operation>

<operation id="509" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
biconv_col:421  %add_ln1192_30 = add nsw i13 %sext_ln703_32, %sext_ln703_47

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="510" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
biconv_col:422  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_30, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="511" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
biconv_col:423  %add_ln703_30 = add i12 %top_15_V_load, %select_ln340_35

]]></Node>
<StgValue><ssdm name="add_ln703_30"/></StgValue>
</operation>

<operation id="512" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
biconv_col:424  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_30, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="513" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:425  %xor_ln786_15 = xor i1 %tmp_100, true

]]></Node>
<StgValue><ssdm name="xor_ln786_15"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:426  %and_ln786_33 = and i1 %tmp_99, %xor_ln786_15

]]></Node>
<StgValue><ssdm name="and_ln786_33"/></StgValue>
</operation>

<operation id="515" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:427  %xor_ln340_49 = xor i1 %tmp_99, %tmp_100

]]></Node>
<StgValue><ssdm name="xor_ln340_49"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:428  %xor_ln340_15 = xor i1 %tmp_99, true

]]></Node>
<StgValue><ssdm name="xor_ln340_15"/></StgValue>
</operation>

<operation id="517" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
biconv_col:429  %or_ln340_37 = or i1 %tmp_100, %xor_ln340_15

]]></Node>
<StgValue><ssdm name="or_ln340_37"/></StgValue>
</operation>

<operation id="518" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:430  %select_ln340_15 = select i1 %xor_ln340_49, i12 2047, i12 %add_ln703_30

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="519" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:431  %select_ln388_15 = select i1 %and_ln786_33, i12 -2048, i12 %add_ln703_30

]]></Node>
<StgValue><ssdm name="select_ln388_15"/></StgValue>
</operation>

<operation id="520" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
biconv_col:432  %select_ln340_51 = select i1 %or_ln340_37, i12 %select_ln340_15, i12 %select_ln388_15

]]></Node>
<StgValue><ssdm name="select_ln340_51"/></StgValue>
</operation>

<operation id="521" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="12" op_1_bw="7" op_2_bw="12">
<![CDATA[
biconv_col:433  store i12 %select_ln340_51, i12* %top_15_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>

<operation id="522" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
biconv_col:436  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str267, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="523" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
biconv_col:438  br label %1

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="524" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln210"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
