<H1 class=entry-title style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: 500; COLOR: rgb(45,42,40); MARGIN: 0px 0px 20px' itemprop="headline"><A href="https://sites.utexas.edu/jdm4372/2022/04/11/why-dont-we-talk-about-bisection-bandwidth-any-more/"><FONT class=extract>https://sites.utexas.edu/jdm4372/2022/04/11/why-dont-we-talk-about-bisection-bandwidth-any-more/</FONT></A></H1>
<H1 class=entry-title style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: 500; COLOR: rgb(45,42,40); MARGIN: 0px 0px 20px' itemprop="headline"><FONT class=extract>Why don&#8217;t we talk about bisection bandwidth any more?</FONT></H1></HEADER>
<DIV class=entry-content style='BOX-SIZING: border-box; FONT-SIZE: 16px; FONT-FAMILY: "Libre Franklin", sans-serif; WHITE-SPACE: normal; WORD-SPACING: 0px; TEXT-TRANSFORM: none; FONT-WEIGHT: 400; COLOR: rgb(40,40,40); FONT-STYLE: normal; ORPHANS: 2; WIDOWS: 2; LETTER-SPACING: normal; COUNTER-RESET: footnotes 0; TEXT-INDENT: 0px; font-variant-ligatures: normal; font-variant-caps: normal; -webkit-text-stroke-width: 0px; text-decoration-thickness: initial; text-decoration-style: initial; text-decoration-color: initial' itemprop="text"><FONT class=extract>
<HR style='BORDER-TOP-STYLE: solid; BOX-SIZING: content-box; BORDER-LEFT-STYLE: solid; HEIGHT: 0px; FONT-FAMILY: "Libre Franklin", sans-serif; BORDER-TOP-COLOR: rgb(221,221,221); BORDER-BOTTOM-STYLE: solid; BORDER-LEFT-COLOR: white; COLOR: rgb(221,221,221); BORDER-BOTTOM-COLOR: white; BORDER-RIGHT-STYLE: solid; BORDER-RIGHT-COLOR: white'>
</FONT>
<H2 style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: 500; COLOR: rgb(45,42,40); MARGIN: 0px 0px 12px'><FONT class=extract>Is it unimportant just because we are not talking about it?</FONT></H2>
<P style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: normal; COLOR: rgb(40,40,40); PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; MARGIN: 0px 0px 1px; PADDING-RIGHT: 0px'><EM style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-STYLE: italic'><FONT class=extract>I was recently asked for comments about the value of increased bisection bandwidth in computer clusters for high performance computing. That got me thinking that the architecture of most internet news/comment infrastructures is built around &#8220;engagement&#8221; &#8212; effectively amplifying signals that are already strong and damping those that do not meet an interest threshold. While that approach certainly has a role, as a scientist it is also important for me to take note of topics that might be important, but which are currently generating little content. Bisection bandwidth of clustered computers seems to be one such topic&#8230;.</FONT></EM></P><FONT class=extract>
<HR style='BORDER-TOP-STYLE: solid; BOX-SIZING: content-box; BORDER-LEFT-STYLE: solid; HEIGHT: 0px; FONT-FAMILY: "Libre Franklin", sans-serif; BORDER-TOP-COLOR: rgb(221,221,221); BORDER-BOTTOM-STYLE: solid; BORDER-LEFT-COLOR: white; COLOR: rgb(221,221,221); BORDER-BOTTOM-COLOR: white; BORDER-RIGHT-STYLE: solid; BORDER-RIGHT-COLOR: white'>
</FONT>
<H2 style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: 500; COLOR: rgb(45,42,40); MARGIN: 0px 0px 12px'><FONT class=extract>Some notes relevant to the history of the discussion of bisection bandwidth in High Performance Computing</FONT></H2>
<P style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: normal; COLOR: rgb(40,40,40); PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; MARGIN: 0px 0px 1px; PADDING-RIGHT: 0px'><FONT class=extract>There has not been a lot of recent discussion of high-bisection-bandwidth computers, but this was a topic that came up frequently in the late 1990&#8217;s and early 2000&#8217;s. A good reference is the 2002 Report on High End Computing for the National Security Community, which I participated in as the representative of IBM (</FONT><A style='BOX-SIZING: border-box; TEXT-DECORATION: none; FONT-FAMILY: "Libre Franklin", sans-serif; BACKGROUND: none transparent scroll repeat 0% 0%; COLOR: rgb(160,68,0); transition: 0.1s ease-in-out' href="https://sites.utexas.edu/jdm4372/2022/04/11/why-dont-we-talk-about-bisection-bandwidth-any-more/#refs"><FONT class=extract>ref</FONT></A><FONT class=extract><SPAN>&nbsp;</SPAN>1). The section starting on page 35 (&#8220;Systems, Architecture, Programmability, and Components Working Group&#8221;) discusses two approaches to &#8220;supercomputing&#8221; &#8211; one focusing on aggregating cost-effective peak performance (the &#8220;type T&#8221; (Transistor) systems), and the other focusing on providing the tightest integration and interconnect performance (&#8220;type C&#8221; (Communication) systems). A major influence on this distinction was Burton Smith, founder of Tera Computer Company and developer of the Tera MTA system. The Tera MTA was a unique architecture with no caches, with memory distributed/interleaved/hashed across the entire system, and with processors designed to tolerate the memory latency and to effectively synchronize on memory accesses (using &#8220;full/empty&#8221; metadata bits in the memory).</FONT></P>
<P style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: normal; COLOR: rgb(40,40,40); PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; MARGIN: 0px 0px 1px; PADDING-RIGHT: 0px'><FONT class=extract>The 2002 report led fairly directly to the DARPA High Productivity Computing Systems (HPCS) project (2002-2010), which provided direct funding to several companies to develop hardware and software technologies to make supercomputers significantly easier to use. Phase 1 was just some seed money to write proposals, and included about 7 companies. Phase 2 was a much larger ($50M over 3 years to each recipient, if I recall correctly) set of grants for the companies to do significant high-level design work. Phase 3 grants ($200M-$250M over 5 years to each recipient) were awarded to Cray and IBM (</FONT><A style='BOX-SIZING: border-box; TEXT-DECORATION: none; FONT-FAMILY: "Libre Franklin", sans-serif; BACKGROUND: none transparent scroll repeat 0% 0%; COLOR: rgb(160,68,0); transition: 0.1s ease-in-out' href="https://sites.utexas.edu/jdm4372/2022/04/11/why-dont-we-talk-about-bisection-bandwidth-any-more/#refs"><FONT class=extract>ref</FONT></A><FONT class=extract><SPAN>&nbsp;</SPAN>2). I was (briefly) the large-scale systems architecture team lead on the IBM Phase 2 project in 2004.</FONT></P>
<P style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: normal; COLOR: rgb(40,40,40); PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; MARGIN: 0px 0px 1px; PADDING-RIGHT: 0px'><FONT class=extract>Both the Cray and IBM projects were characterized by a desire to improve effective bisection bandwidth, and both used hierarchical all-to-all interconnect topologies.</FONT></P>
<P style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: normal; COLOR: rgb(40,40,40); PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; MARGIN: 0px 0px 1px; PADDING-RIGHT: 0px'><FONT class=extract>(If I recall correctly), the Cray project funded the development of the &#8220;Cascade&#8221; interconnect which eventually led to the Cray XC30 series of supercomputers (</FONT><A style='BOX-SIZING: border-box; TEXT-DECORATION: none; FONT-FAMILY: "Libre Franklin", sans-serif; BACKGROUND: none transparent scroll repeat 0% 0%; COLOR: rgb(160,68,0); transition: 0.1s ease-in-out' href="https://sites.utexas.edu/jdm4372/2022/04/11/why-dont-we-talk-about-bisection-bandwidth-any-more/#refs"><FONT class=extract>ref</FONT></A><FONT class=extract><SPAN>&nbsp;</SPAN>3). Note that the Cray project funded only the interconnect development, while standard AMD and/or Intel processors were used for compute. The inability to influence the processor design limited what Cray was able to do with the interconnect. The IBM grant paid for the development of the &#8220;Torrent&#8221; bridge/switch chip for an alternate version of an IBM Power7-based server. Because IBM was developing both the processor and the interconnect chip, there was more opportunity to innovate.</FONT></P>
<P style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: normal; COLOR: rgb(40,40,40); PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; MARGIN: 0px 0px 1px; PADDING-RIGHT: 0px'><FONT class=extract>I left IBM at the end of 2005 (near the end of Phase 2). IBM did eventually complete the implementation funded by DARPA, but backed out of the &#8220;Blue Waters&#8221; system at NCSA (</FONT><A style='BOX-SIZING: border-box; TEXT-DECORATION: none; FONT-FAMILY: "Libre Franklin", sans-serif; BACKGROUND: none transparent scroll repeat 0% 0%; COLOR: rgb(160,68,0); transition: 0.1s ease-in-out' href="https://sites.utexas.edu/jdm4372/2022/04/11/why-dont-we-talk-about-bisection-bandwidth-any-more/#refs"><FONT class=extract>ref</FONT></A><FONT class=extract><SPAN>&nbsp;</SPAN>4) &#8211; an NSF-funded supercomputer that was very deliberately pitched as a &#8220;High Productivity Computing System&#8221; to benefit from the DARPA HPCS development projects. I have no inside information from the period that IBM backed out, but it is easy to suspect that IBM wanted/needed more money than was available in the budget to deliver the full-scale system. The &#8220;Blue Waters&#8221; system was replaced by a Cray &#8211; but since the DARPA-funded &#8220;Cascade&#8221; interconnect was not ready, Blue Waters used an older implementation (and older AMD processors). IBM sold only a handful of small Power7 systems with the &#8220;Torrent&#8221; interconnect, mostly to weather forecasting centers. As far as I can tell, none of the systems were large enough for the Torrent interconnect to show off its (potential) usefulness.</FONT></P>
<P style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: normal; COLOR: rgb(40,40,40); PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; MARGIN: 0px 0px 1px; PADDING-RIGHT: 0px'><FONT class=extract>So after about 10 years of effort and a DARPA HPCS budget of over $600M, the high performance computing community got the interconnect for the Cray XC30. I think it was a reasonably good interconnect, but I never used it. TACC just retired our Cray XC40 and its interconnect performance was fine, but not revolutionary. After this unimpressive return on investment, it is perhaps not surprising that there has been a lack of interest in<SPAN>&nbsp;</SPAN><STRONG style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: 700'>funding</STRONG><SPAN>&nbsp;</SPAN>for high-bisection-bandwidth systems.</FONT></P>
<P style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: normal; COLOR: rgb(40,40,40); PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; MARGIN: 0px 0px 1px; PADDING-RIGHT: 0px'><FONT class=extract>That is not to say that there is an unambiguous<SPAN>&nbsp;</SPAN><STRONG style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: 700'>market</STRONG><SPAN>&nbsp;</SPAN>for high-bisection-bandwidth systems! It is easy enough to identify application areas and user communities who will claim to &#8220;need&#8221; increased bandwidth, but historically they have failed to follow up with actual purchases of the few high-bandwidth systems that have been offered over the years. A common factor in the history of the HPC market has been that given enough time, most users who &#8220;demand&#8221; special characteristics will figure out how to work around the lack with more software optimization efforts, or with changes to their strategy for computing. A modest fraction will give up on scaling their computations to larger sizes and will just make do with the more modest ongoing improvements in single-node performance to advance their work.</FONT></P>
<H2 style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: 500; COLOR: rgb(45,42,40); MARGIN: 0px 0px 12px'><FONT class=extract>Architectural Considerations</FONT></H2>
<P style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: normal; COLOR: rgb(40,40,40); PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; MARGIN: 0px 0px 1px; PADDING-RIGHT: 0px'><FONT class=extract>When considering either local memory bandwidth or global bandwidth, a key principle to keep in mind is<SPAN>&nbsp;</SPAN><STRONG style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: 700'>concurrency</STRONG>. Almost all processor designs have very limited available concurrency per core, so lots of cores are needed just to generate enough cache misses to fill the local memory pipeline. As an example, TACC has recently deployed a few hundred nodes using the Intel Xeon Platinum 8380 processor (3rd generation Xeon Scalable Processor, aka &#8220;Ice Lake Xeon&#8221;). This has 40 cores and 8 channels of DDR4/3200 DRAM. The latency for memory access is about 80ns. So the latency-bandwidth product is</FONT></P>
<BLOCKQUOTE style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-STYLE: italic; MARGIN: 40px'>
<P style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: normal; COLOR: rgb(40,40,40); PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; MARGIN: 0px 0px 1px; PADDING-RIGHT: 0px'><FONT class=extract>204.8 GB/s * 80 nanoseconds = 16384 bytes, or 256 cache lines</FONT></P></BLOCKQUOTE>
<P style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: normal; COLOR: rgb(40,40,40); PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; MARGIN: 0px 0px 1px; PADDING-RIGHT: 0px'><FONT class=extract>Each core can directly generate about 10-12 cache misses, and can indirectly generate a few more via the L2 hardware prefetchers &#8211; call it 16 concurrent cache line requests per core, so 16 of the (up to) 40 cores are required just to fill the pipeline to DRAM.</FONT></P>
<P style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: normal; COLOR: rgb(40,40,40); PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; MARGIN: 0px 0px 1px; PADDING-RIGHT: 0px'><FONT class=extract>For IO-based interconnects, latencies are much higher, but bandwidths are lower. Current state of the art for a node-level interconnect is 200 Gbit, such as the InfiniBand HDR fabric. The high latency favors a &#8220;put&#8221; model of communication, with one-way RDMA put latency at about 800ns (unloaded) through a couple of switch hops. The latency-bandwidth product is (200/8)*800 = 20000 Bytes. This is only slightly higher than the case for local memory, but it depends on two factors: (1) The bandwidth is fairly low, and (2) the latency is only available for &#8220;put&#8221; operations &#8211; it must be doubled for &#8220;get&#8221; operations.</FONT></P>
<P style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: normal; COLOR: rgb(40,40,40); PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; MARGIN: 0px 0px 1px; PADDING-RIGHT: 0px'><FONT class=extract>A couple of notes:</FONT></P>
<UL style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; MARGIN: 0px 0px 28px 20px; PADDING-RIGHT: 0px'>
<LI style="LIST-STYLE-TYPE: square; BOX-SIZING: border-box; FONT-FAMILY: sans-serif; FONT-WEIGHT: normal"><FONT class=extract>The local latency of 80 ns is dominated by a serialized check of the three levels of the cache (with the 3rd level hashed/interleaved around the chip in Intel processors), along with the need to traverse many asynchronous boundaries. (An old discussion on this blog<SPAN>&nbsp;</SPAN></FONT><A style='BOX-SIZING: border-box; TEXT-DECORATION: none; FONT-FAMILY: "Libre Franklin", sans-serif; BACKGROUND: none transparent scroll repeat 0% 0%; COLOR: rgb(160,68,0); transition: 0.1s ease-in-out' href="https://sites.utexas.edu/jdm4372/2011/03/10/memory-latency-components/"><FONT class=extract>Memory Latency Components 2011-03-10</FONT></A><FONT class=extract><SPAN>&nbsp;</SPAN>is a good start, but newer systems have a 3rd level of cache and on on-chip 2D mesh interconnect adding to the latency components.) The effective local latency could be reduced significantly by using a &#8220;scratchpad&#8221; memory architecture and a more general block-oriented interface (to more effectively use the open page features of the DRAM), but it would very challenging to get below about 30 ns read latency. </FONT>
<LI style="LIST-STYLE-TYPE: square; BOX-SIZING: border-box; FONT-FAMILY: sans-serif; FONT-WEIGHT: normal"><FONT class=extract>The IO latency of ~800 ns for a put operation is dominated by the incredibly archaic architecture of IO systems. It is hard to get good data, but it typically requires 300-400 ns for a core&#8217;s uncached store operation to reach its target PCIe-connected device. This is absolutely not necessary from a physics perspective, but it cannot easily be fixed without a wholistic approach to re-architecting the system to support communication and synchronization as first-class features. One could certainly design processors that could put IO requests on external pins in 20ns or less &#8211; then the speed of light term becomes important in the latency equation (as it should be).</FONT></LI></UL>
<P style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: normal; COLOR: rgb(40,40,40); PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; MARGIN: 0px 0px 1px; PADDING-RIGHT: 0px'><FONT class=extract>It has been a while since I reviewed the capabilities of optical systems, but the considerations above usually make extremely high bisection bandwidth effectively<SPAN>&nbsp;</SPAN><EM style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-STYLE: italic'><STRONG style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: 700'>un-exploitable</STRONG></EM><SPAN>&nbsp;</SPAN>with current processor architectures.</FONT></P>
<P style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: normal; COLOR: rgb(40,40,40); PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; MARGIN: 0px 0px 1px; PADDING-RIGHT: 0px'><FONT class=extract>Future technology developments (e.g,<SPAN>&nbsp;</SPAN></FONT><A style='BOX-SIZING: border-box; TEXT-DECORATION: none; FONT-FAMILY: "Libre Franklin", sans-serif; BACKGROUND: none transparent scroll repeat 0% 0%; COLOR: rgb(160,68,0); transition: 0.1s ease-in-out' href="https://arxiv.org/abs/1609.05510"><FONT class=extract>AttoJoule Optoelectronics for Low-Energy Information Processing and Communication</FONT></A><FONT class=extract>) may dramatically reduce the cost, but a new architecture will be required to reduce the latency enough to make the bandwidth useful.</FONT></P>
<P id=refs style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; FONT-WEIGHT: normal; COLOR: rgb(40,40,40); PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; MARGIN: 0px 0px 1px; PADDING-RIGHT: 0px'><FONT class=extract>References:</FONT></P>
<OL style='BOX-SIZING: border-box; FONT-FAMILY: "Libre Franklin", sans-serif; PADDING-BOTTOM: 0px; PADDING-TOP: 0px; PADDING-LEFT: 0px; MARGIN: 0px 0px 28px 20px; PADDING-RIGHT: 0px'>
<LI style="LIST-STYLE-TYPE: decimal; BOX-SIZING: border-box; FONT-FAMILY: sans-serif; FONT-WEIGHT: normal"><A style='BOX-SIZING: border-box; TEXT-DECORATION: none; FONT-FAMILY: "Libre Franklin", sans-serif; BACKGROUND: none transparent scroll repeat 0% 0%; COLOR: rgb(160,68,0); transition: 0.1s ease-in-out' href="https://sites.utexas.edu/jdm4372/ihec-final-2003-04-09-compressed/"><FONT class=extract>DOD High Performance Computing for the National Security Community Final Report_2003-04-09</FONT></A><FONT class=extract> </FONT>
<LI style="LIST-STYLE-TYPE: decimal; BOX-SIZING: border-box; FONT-FAMILY: sans-serif; FONT-WEIGHT: normal"><A style='BOX-SIZING: border-box; TEXT-DECORATION: none; FONT-FAMILY: "Libre Franklin", sans-serif; BACKGROUND: none transparent scroll repeat 0% 0%; COLOR: rgb(160,68,0); transition: 0.1s ease-in-out' href="https://www.hpcwire.com/2006/11/24/darpa_selects_cray_and_ibm_for_final_phase_of_hpcs-1/"><FONT class=extract>HPCWire 2006-11-24 DARPA selects Cray and IBM for final phase of HPCS-1</FONT></A><FONT class=extract> </FONT>
<LI style="LIST-STYLE-TYPE: decimal; BOX-SIZING: border-box; FONT-FAMILY: sans-serif; FONT-WEIGHT: normal"><A style='BOX-SIZING: border-box; TEXT-DECORATION: none; FONT-FAMILY: "Libre Franklin", sans-serif; BACKGROUND: none transparent scroll repeat 0% 0%; COLOR: rgb(160,68,0); transition: 0.1s ease-in-out' href="https://www.hpcwire.com/2012/11/08/cray_launches_cascade_embraces_intel-based_supercomputing/"><FONT class=extract>HPCWire 2012-11-08 Cray launches Cascade: embraces Intel-based supercomputing</FONT></A><FONT class=extract> </FONT>
<LI style="LIST-STYLE-TYPE: decimal; BOX-SIZING: border-box; FONT-FAMILY: sans-serif; FONT-WEIGHT: normal"><A style='BOX-SIZING: border-box; TEXT-DECORATION: none; FONT-FAMILY: "Libre Franklin", sans-serif; BACKGROUND: none transparent scroll repeat 0% 0%; COLOR: rgb(160,68,0); transition: 0.1s ease-in-out' href="https://en.wikipedia.org/wiki/Blue_Waters"><FONT class=extract>Wikipedia: Blue Waters</FONT></A></LI></OL></DIV>