#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Mar 23 15:50:16 2019
# Process ID: 20256
# Current directory: D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24280 D:\OneDrive - USherbrooke\SESSIONS\S4\Projet\PROJECT_FILES\P2_S4_Velociraptor\P2_S4_Velociraptor.xpr
# Log file: D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/vivado.log
# Journal file: D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.xpr}
update_compile_order -fileset sources_1
open_bd_design {D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.srcs/sources_1/bd/design_1/design_1.bd}
create_peripheral xilinx.com user myip 1.0 -dir {D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/../ip_repo}
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:myip:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip:1.0]
set_property  ip_repo_paths  {{D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/../ip_repo/myip_1.0} {D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/FichiersAtelier1/Pmod_vivado-library-2018.2-1}} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_myip_v1_0 -directory {D:/OneDrive\ -\ USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/../ip_repo} {d:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/ip_repo/myip_1.0/component.xml}
current_project P2_S4_Velociraptor
current_project edit_myip_v1_0
set_property file_type VHDL [get_files  {{d:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/ip_repo/myip_1.0/hdl/myip_v1_0.v}}]
update_compile_order -fileset sources_1
set_property file_type Verilog [get_files  {{d:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/ip_repo/myip_1.0/hdl/myip_v1_0.v}}]
update_compile_order -fileset sources_1
ipx::unload_core {d:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/ip_repo/myip_1.0/component.xml}
current_project P2_S4_Velociraptor
open_bd_design {D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.srcs/sources_1/bd/design_1/design_1.bd}
current_project edit_myip_v1_0
close_project
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
set_property location {3 1024 637} [get_bd_cells myip_0]
set_property location {3 1031 362} [get_bd_cells axi_gpio_1]
set_property location {3 1021 519} [get_bd_cells myip_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myip_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myip_0/S00_AXI]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M05_AXI] [get_bd_cells myip_0]
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv usherbrooke.ca:user:myip:1.0 myip_0
endgroup
set_property location {3 931 498} [get_bd_cells myip_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myip_0/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myip_0/S00_AXI]
startgroup
make_bd_pins_external  [get_bd_pins myip_0/i_data_echantillon]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins myip_0/o_data_out]
endgroup
launch_sdk -workspace {D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.sdk} -hwspec {D:/OneDrive - USherbrooke/SESSIONS/S4/Projet/PROJECT_FILES/P2_S4_Velociraptor/P2_S4_Velociraptor.sdk/design_1_wrapper.hdf}
save_bd_design
reset_run synth_1
reset_run design_1_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
