verilog work "netgen/par/CMDE_moteurs_timesim.v"
vhdl work "CMDE_moteurs_tb.vhd"
