<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>RISC-V on Kontronn</title>
    <link>https://www.kontronn.com/tags/risc-v/</link>
    <description>Recent content in RISC-V on Kontronn</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>zh-CN</language>
    <lastBuildDate>Sat, 03 Aug 2024 23:55:41 +0800</lastBuildDate><atom:link href="https://www.kontronn.com/tags/risc-v/rss.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>RISC-V向量处理器设计概述</title>
      <link>https://www.kontronn.com/post/soc/risc-v-vector-processor-design-overview.html</link>
      <pubDate>Sat, 03 Aug 2024 23:55:41 +0800</pubDate>
      
      <guid>https://www.kontronn.com/post/soc/risc-v-vector-processor-design-overview.html</guid>
      <description>&lt;p&gt;RISC-V Vector扩展（以下简称RVV）定义了RISC-V的向量指令集。本文基于RVV 1.0标准，介绍向量处理器设计时需要注意的一些问题。&lt;/p&gt;</description>
    </item>
    
  </channel>
</rss>
