// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

#ifndef _VTSS_MALIBU_REGS_PTP_ANA0_INGR_CFG01_H_
#define _VTSS_MALIBU_REGS_PTP_ANA0_INGR_CFG01_H_


#include "vtss_malibu_regs_common.h"

/*********************************************************************** 
 *
 * Target: \a PTP_ANA0_INGR_CFG01
 *
 * Analyzer engine configuration registers
 *
 ***********************************************************************/

/**
 * Register Group: \a PTP_ANA0_INGR_CFG01:INGR0_ETH1_NXT_PROTOCOL
 *
 * Ethernet next protocol configuration
 */


/** 
 * \brief Ethernet next protocol register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH1_NXT_PROTOCOL:INGR0_ETH1_NXT_PROTOCOL
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_NXT_PROTOCOL  VTSS_IOREG(0x1e, 1, 0xa000)

/** 
 * \brief
 * Frame signature offset.
 * Points to the start of the byte field in the Ethernet frame that will be
 * used for the frame signature.
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_NXT_PROTOCOL . ETH1_FRAME_SIG_OFFSET
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_NXT_PROTOCOL_ETH1_FRAME_SIG_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,16,5)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_NXT_PROTOCOL_ETH1_FRAME_SIG_OFFSET     VTSS_ENCODE_BITMASK(16,5)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_NXT_PROTOCOL_ETH1_FRAME_SIG_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,16,5)

/** 
 * \brief
 * Points to the next comparator block after this Ethernet block
 *
 * \details 
 * 0: Reserved
 * 1: Ethernet comparator 2
 * 2: IP/UDP/ACH comparator 1
 * 3: IP/UDP/ACH comparator 2
 * 4: MPLS comparator
 * 5: PTP/OAM comparator
 * 6,7: Reserved
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_NXT_PROTOCOL . ETH1_NXT_COMPARATOR
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_NXT_PROTOCOL_ETH1_NXT_COMPARATOR(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_NXT_PROTOCOL_ETH1_NXT_COMPARATOR     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_NXT_PROTOCOL_ETH1_NXT_COMPARATOR(x)  VTSS_EXTRACT_BITFIELD(x,0,3)


/** 
 * \brief VLAN TPID configuration
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH1_NXT_PROTOCOL:INGR0_ETH1_VLAN_TPID_CFG
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_VLAN_TPID_CFG  VTSS_IOREG(0x1e, 1, 0xa001)

/** 
 * \brief
 * Configurable VLAN TPID (S or B-tag)
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_VLAN_TPID_CFG . ETH1_VLAN_TPID_CFG
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_VLAN_TPID_CFG_ETH1_VLAN_TPID_CFG(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_VLAN_TPID_CFG_ETH1_VLAN_TPID_CFG     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_VLAN_TPID_CFG_ETH1_VLAN_TPID_CFG(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/** 
 * \brief Ethernet tag mode
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH1_NXT_PROTOCOL:INGR0_ETH1_TAG_MODE
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_TAG_MODE  VTSS_IOREG(0x1e, 1, 0xa002)

/** 
 * \brief
 * This bit enables the presence of PBB.  
 * The I-tag match bits are programmed in the ETH1_VLAN_TAG_RANGE
 * registers. The mask bits are programmed in the ETH1_VLAN_TAG2 registers.
 * A B-tag if present is configured in the ETH1_VLAN_TAG1 registers.
 *
 * \details 
 * 0: PBB not enabled
 * 1: Always expect PBB, last tag is always an I-tag
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_TAG_MODE . ETH1_PBB_ENA
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_TAG_MODE_ETH1_PBB_ENA  VTSS_BIT(0)


/** 
 * \brief Ethertype match register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH1_NXT_PROTOCOL:INGR0_ETH1_ETYPE_MATCH
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_ETYPE_MATCH  VTSS_IOREG(0x1e, 1, 0xa003)

/** 
 * \brief
 * Configure Ethertype verification
 *
 * \details 
 * 0: Disable Ethertype verification
 * 1: Enable Ethertype verification
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_ETYPE_MATCH . ETH1_ETYPE_MATCH_ENA
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_ETYPE_MATCH_ETH1_ETYPE_MATCH_ENA  VTSS_BIT(16)

/** 
 * \brief
 * If the Ethertype/length field is an Ethertype, then this register is
 * compared against the value. If the field is a length, the length value
 * is not checked.
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_ETYPE_MATCH . ETH1_ETYPE_MATCH
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_ETYPE_MATCH_ETH1_ETYPE_MATCH(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_ETYPE_MATCH_ETH1_ETYPE_MATCH     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH1_NXT_PROTOCOL_INGR0_ETH1_ETYPE_MATCH_ETH1_ETYPE_MATCH(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * Register Group: \a PTP_ANA0_INGR_CFG01:INGR0_ETH1_FLOW_CFG
 *
 * Ethernet flow configuration
 */


/** 
 * \brief Ethernet flow enable
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH1_FLOW_CFG:INGR0_ETH1_FLOW_ENABLE
 *
 * @param gi Register: INGR0_ETH1_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_FLOW_ENABLE(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa010, gi, 16, 0, 0)

/** 
 * \brief
 * Channel mask
 *
 * \details 
 * 0: Flow valid for channel 0
 * 1: Flow valid for channel 1
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_FLOW_ENABLE . ETH1_CHANNEL_MASK
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_FLOW_ENABLE_ETH1_CHANNEL_MASK(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_FLOW_ENABLE_ETH1_CHANNEL_MASK     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_FLOW_ENABLE_ETH1_CHANNEL_MASK(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/** 
 * \brief
 * Flow enable
 *
 * \details 
 * 0: Flow disabled
 * 1: Flow enabled
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_FLOW_ENABLE . ETH1_FLOW_ENABLE
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_FLOW_ENABLE_ETH1_FLOW_ENABLE  VTSS_BIT(0)


/** 
 * \brief Ethernet protocol match mode
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH1_FLOW_CFG:INGR0_ETH1_MATCH_MODE
 *
 * @param gi Register: INGR0_ETH1_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_MATCH_MODE(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa010, gi, 16, 0, 1)

/** 
 * \brief
 * VLAN tag mode configuration
 *
 * \details 
 * 0: VLAN range checking disabled
 * 1: VLAN range checking on tag 1
 * 2: VLAN range checking on tag 2 (not supported with PBB)
 * 3: Reserved
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_MATCH_MODE . ETH1_VLAN_TAG_MODE
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_MATCH_MODE_ETH1_VLAN_TAG_MODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_MATCH_MODE_ETH1_VLAN_TAG_MODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_MATCH_MODE_ETH1_VLAN_TAG_MODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/** 
 * \brief
 * VLAN tag2 type
 * This register is only used if ETH1_VLAN_VERIFY_ENA = 1
 *
 * \details 
 * If PBB not enabled:
 * 0: C tag (TPID of 0x8100)
 * 1: S tag (match to CONF_VLAN_TPID)
 * If PBB enabled:
 * 0,1: I tag (use range registers)
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_MATCH_MODE . ETH1_VLAN_TAG2_TYPE
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_MATCH_MODE_ETH1_VLAN_TAG2_TYPE  VTSS_BIT(9)

/** 
 * \brief
 * VLAN tag1 type
 * This register is only used if ETH1_VLAN_VERIFY_ENA = 1
 *
 * \details 
 * 0 : C tag (TPID of 0x8100)
 * 1: S or B tag (match to CONF_VLAN_TPID)
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_MATCH_MODE . ETH1_VLAN_TAG1_TYPE
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_MATCH_MODE_ETH1_VLAN_TAG1_TYPE  VTSS_BIT(8)

/** 
 * \brief
 * VLAN tags
 * This register is only used if ETH1_VLAN_VERIFY_ENA = 1
 *
 * \details 
 * 0: No VLAN tags (not valid for PBB)
 * 1: 1 VLAN tag (for PBB this would be the I-tag)
 * 2: 2 VLAN tags (for PBB expect a B-tag and an I-tag)
 * 3: Reserved
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_MATCH_MODE . ETH1_VLAN_TAGS
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_MATCH_MODE_ETH1_VLAN_TAGS(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_MATCH_MODE_ETH1_VLAN_TAGS     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_MATCH_MODE_ETH1_VLAN_TAGS(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/** 
 * \brief
 * Verify VLAN tags
 *
 * \details 
 * 0: Parse for VLAN tags, do not check values. For PBB the I-tag is always
 * checked.
 * 1: Verify configured VLAN tag configuration.
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_MATCH_MODE . ETH1_VLAN_VERIFY_ENA
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_MATCH_MODE_ETH1_VLAN_VERIFY_ENA  VTSS_BIT(4)

/** 
 * \brief
 * VLAN tag verification configuration
 * When checking for presence of SNAP/LLC based upon ETH1_MATCH_MODE, this
 * field indicates if SNAP and 3-byte LLC is expected to be present.
 *
 * \details 
 * 0: Only Ethernet type II supported, no SNAP/LLC
 * 1: Ethernet type II and Ethernet type I with SNAP/LLC, determine if
 * SNAP/LLC is present or not. Type I always assumes that SNAP/LLC is
 * present.
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_MATCH_MODE . ETH1_ETHERTYPE_MODE
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_MATCH_MODE_ETH1_ETHERTYPE_MODE  VTSS_BIT(0)


/** 
 * \brief Ethernet address match part 1
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH1_FLOW_CFG:INGR0_ETH1_ADDR_MATCH_1
 *
 * @param gi Register: INGR0_ETH1_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_ADDR_MATCH_1(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa010, gi, 16, 0, 2)


/** 
 * \brief Ethernet address match part 2
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH1_FLOW_CFG:INGR0_ETH1_ADDR_MATCH_2
 *
 * @param gi Register: INGR0_ETH1_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_ADDR_MATCH_2(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa010, gi, 16, 0, 3)

/** 
 * \brief
 * Selects how the addresses are matched. Multiple bits can be set at once.
 *
 * \details 
 * 0: Full 48-bit address match
 * 1: Match any unicast address
 * 2: Match any muliticast address
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_ADDR_MATCH_2 . ETH1_ADDR_MATCH_MODE
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_ADDR_MATCH_2_ETH1_ADDR_MATCH_MODE(x)  VTSS_ENCODE_BITFIELD(x,20,3)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_ADDR_MATCH_2_ETH1_ADDR_MATCH_MODE     VTSS_ENCODE_BITMASK(20,3)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_ADDR_MATCH_2_ETH1_ADDR_MATCH_MODE(x)  VTSS_EXTRACT_BITFIELD(x,20,3)

/** 
 * \brief
 * Selects which address to match.
 *
 * \details 
 * 0: Match the destination address
 * 1: Match the source address
 * 2: Match either the source of destination address
 * 3: Reserved
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_ADDR_MATCH_2 . ETH1_ADDR_MATCH_SELECT
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_ADDR_MATCH_2_ETH1_ADDR_MATCH_SELECT(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_ADDR_MATCH_2_ETH1_ADDR_MATCH_SELECT     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_ADDR_MATCH_2_ETH1_ADDR_MATCH_SELECT(x)  VTSS_EXTRACT_BITFIELD(x,16,2)

/** 
 * \brief
 * Last 16 bits of the Ethernet address match field.
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_ADDR_MATCH_2 . ETH1_ADDR_MATCH_2
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_ADDR_MATCH_2_ETH1_ADDR_MATCH_2(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_ADDR_MATCH_2_ETH1_ADDR_MATCH_2     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_ADDR_MATCH_2_ETH1_ADDR_MATCH_2(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief Ethernet VLAN tag range match register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH1_FLOW_CFG:INGR0_ETH1_VLAN_TAG_RANGE_I_TAG
 *
 * @param gi Register: INGR0_ETH1_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG_RANGE_I_TAG(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa010, gi, 16, 0, 4)

/** 
 * \brief
 * If PBB mode is not enabled, then this register contains the upper range
 * of the VLAN tag range match. 
 * If PBB mode is enabled, then this register contains the upper 12 bits of
 * the I-tag.
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG_RANGE_I_TAG . ETH1_VLAN_TAG_RANGE_UPPER
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG_RANGE_I_TAG_ETH1_VLAN_TAG_RANGE_UPPER(x)  VTSS_ENCODE_BITFIELD(x,16,12)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG_RANGE_I_TAG_ETH1_VLAN_TAG_RANGE_UPPER     VTSS_ENCODE_BITMASK(16,12)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG_RANGE_I_TAG_ETH1_VLAN_TAG_RANGE_UPPER(x)  VTSS_EXTRACT_BITFIELD(x,16,12)

/** 
 * \brief
 * If PBB mode is not enabled, then this register contains the lower range
 * of the VLAN tag range match.
 * If PBB mode is enabled, then this register contains the lower 12 bits of
 * the I-tag.
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG_RANGE_I_TAG . ETH1_VLAN_TAG_RANGE_LOWER
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG_RANGE_I_TAG_ETH1_VLAN_TAG_RANGE_LOWER(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG_RANGE_I_TAG_ETH1_VLAN_TAG_RANGE_LOWER     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG_RANGE_I_TAG_ETH1_VLAN_TAG_RANGE_LOWER(x)  VTSS_EXTRACT_BITFIELD(x,0,12)


/** 
 * \brief VLAN tag 1 match/mask
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH1_FLOW_CFG:INGR0_ETH1_VLAN_TAG1
 *
 * @param gi Register: INGR0_ETH1_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG1(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa010, gi, 16, 0, 5)

/** 
 * \brief
 * Mask value for VLAN tag 1
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG1 . ETH1_VLAN_TAG1_MASK
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG1_ETH1_VLAN_TAG1_MASK(x)  VTSS_ENCODE_BITFIELD(x,16,12)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG1_ETH1_VLAN_TAG1_MASK     VTSS_ENCODE_BITMASK(16,12)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG1_ETH1_VLAN_TAG1_MASK(x)  VTSS_EXTRACT_BITFIELD(x,16,12)

/** 
 * \brief
 * Match value for the first VLAN tag
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG1 . ETH1_VLAN_TAG1_MATCH
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG1_ETH1_VLAN_TAG1_MATCH(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG1_ETH1_VLAN_TAG1_MATCH     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG1_ETH1_VLAN_TAG1_MATCH(x)  VTSS_EXTRACT_BITFIELD(x,0,12)


/** 
 * \brief Match/mask for VLAN tag 2 or I-tag match
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH1_FLOW_CFG:INGR0_ETH1_VLAN_TAG2_I_TAG
 *
 * @param gi Register: INGR0_ETH1_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG2_I_TAG(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa010, gi, 16, 0, 6)

/** 
 * \brief
 * When PBB is not enabled, the mask field for VLAN tag 2.
 * When PBB is enabled, the upper 12 bits of the I-tag mask.
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG2_I_TAG . ETH1_VLAN_TAG2_MASK
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG2_I_TAG_ETH1_VLAN_TAG2_MASK(x)  VTSS_ENCODE_BITFIELD(x,16,12)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG2_I_TAG_ETH1_VLAN_TAG2_MASK     VTSS_ENCODE_BITMASK(16,12)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG2_I_TAG_ETH1_VLAN_TAG2_MASK(x)  VTSS_EXTRACT_BITFIELD(x,16,12)

/** 
 * \brief
 * When PBB is not enabled, the match field for VLAN Tag 2.
 * When PBB is enabled, the lower 12 bits of the I-tag mask field.
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG2_I_TAG . ETH1_VLAN_TAG2_MATCH
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG2_I_TAG_ETH1_VLAN_TAG2_MATCH(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG2_I_TAG_ETH1_VLAN_TAG2_MATCH     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH1_FLOW_CFG_INGR0_ETH1_VLAN_TAG2_I_TAG_ETH1_VLAN_TAG2_MATCH(x)  VTSS_EXTRACT_BITFIELD(x,0,12)

/**
 * Register Group: \a PTP_ANA0_INGR_CFG01:INGR0_ETH2_NXT_PROTOCOL
 *
 * Ethernet next protocol configuration
 */


/** 
 * \brief Ethernet next protocol register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH2_NXT_PROTOCOL:INGR0_ETH2_NXT_PROTOCOL
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_NXT_PROTOCOL  VTSS_IOREG(0x1e, 1, 0xa090)

/** 
 * \brief
 * Frame signature offset. 
 * Points to the start of the byte field in the Ethernet frame that will be
 * used for the frame signature.
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_NXT_PROTOCOL . ETH2_FRAME_SIG_OFFSET
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_NXT_PROTOCOL_ETH2_FRAME_SIG_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,16,5)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_NXT_PROTOCOL_ETH2_FRAME_SIG_OFFSET     VTSS_ENCODE_BITMASK(16,5)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_NXT_PROTOCOL_ETH2_FRAME_SIG_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,16,5)

/** 
 * \brief
 * Points to the next comparator block after this Ethernet block.  If this
 * comparator block is not used, this field must be set to 0.
 *
 * \details 
 * 0: Comparator block not used
 * 1: Ethernet comparator 2
 * 2: IP/UDP/ACH comparator 1
 * 3: IP/UDP/ACH comparator 2
 * 4: MPLS comparator
 * 5: PTP/OAM comparator
 * 6,7: Reserved
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_NXT_PROTOCOL . ETH2_NXT_COMPARATOR
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_NXT_PROTOCOL_ETH2_NXT_COMPARATOR(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_NXT_PROTOCOL_ETH2_NXT_COMPARATOR     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_NXT_PROTOCOL_ETH2_NXT_COMPARATOR(x)  VTSS_EXTRACT_BITFIELD(x,0,3)


/** 
 * \brief VLAN TPID configuration
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH2_NXT_PROTOCOL:INGR0_ETH2_VLAN_TPID_CFG
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_VLAN_TPID_CFG  VTSS_IOREG(0x1e, 1, 0xa091)

/** 
 * \brief
 * Configurable S-tag TPID
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_VLAN_TPID_CFG . ETH2_VLAN_TPID_CFG
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_VLAN_TPID_CFG_ETH2_VLAN_TPID_CFG(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_VLAN_TPID_CFG_ETH2_VLAN_TPID_CFG     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_VLAN_TPID_CFG_ETH2_VLAN_TPID_CFG(x)  VTSS_EXTRACT_BITFIELD(x,16,16)


/** 
 * \brief Ethertype match register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH2_NXT_PROTOCOL:INGR0_ETH2_ETYPE_MATCH
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_ETYPE_MATCH  VTSS_IOREG(0x1e, 1, 0xa092)

/** 
 * \brief
 * Configure Ethertype verification
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_ETYPE_MATCH . ETH2_ETYPE_MATCH_ENA
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_ETYPE_MATCH_ETH2_ETYPE_MATCH_ENA  VTSS_BIT(16)

/** 
 * \brief
 * If the Ethertype/length field is an Ethertype, then this register is
 * compared against the value. If the field is a length, the length value
 * is not checked.
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_ETYPE_MATCH . ETH2_ETYPE_MATCH
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_ETYPE_MATCH_ETH2_ETYPE_MATCH(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_ETYPE_MATCH_ETH2_ETYPE_MATCH     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH2_NXT_PROTOCOL_INGR0_ETH2_ETYPE_MATCH_ETH2_ETYPE_MATCH(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * Register Group: \a PTP_ANA0_INGR_CFG01:INGR0_ETH2_FLOW_CFG
 *
 * Ethernet flow configuration
 */


/** 
 * \brief Ethernet flow enable
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH2_FLOW_CFG:INGR0_ETH2_FLOW_ENABLE
 *
 * @param gi Register: INGR0_ETH2_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_FLOW_ENABLE(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa0a0, gi, 16, 0, 0)

/** 
 * \brief
 * Channel mask
 *
 * \details 
 * 0: Flow valid for channel 0
 * 1: Flow valid for channel 1
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_FLOW_ENABLE . ETH2_CHANNEL_MASK
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_FLOW_ENABLE_ETH2_CHANNEL_MASK(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_FLOW_ENABLE_ETH2_CHANNEL_MASK     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_FLOW_ENABLE_ETH2_CHANNEL_MASK(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/** 
 * \brief
 * Flow enable
 * If this comparator block is not used, all flow enable bits must be set
 * to 0.
 *
 * \details 
 * 0: Flow disabled
 * 1: Flow enabled
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_FLOW_ENABLE . ETH2_FLOW_ENABLE
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_FLOW_ENABLE_ETH2_FLOW_ENABLE  VTSS_BIT(0)


/** 
 * \brief Ethernet protocol match mode
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH2_FLOW_CFG:INGR0_ETH2_MATCH_MODE
 *
 * @param gi Register: INGR0_ETH2_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_MATCH_MODE(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa0a0, gi, 16, 0, 1)

/** 
 * \brief
 * VLAN tag mode configuration
 *
 * \details 
 * 0: VLAN range checking disabled
 * 1: VLAN range checking on tag 1
 * 2: VLAN range checking on tag 2 (not supported with PBB)
 * 3: Reserved
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_MATCH_MODE . ETH2_VLAN_TAG_MODE
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_MATCH_MODE_ETH2_VLAN_TAG_MODE(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_MATCH_MODE_ETH2_VLAN_TAG_MODE     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_MATCH_MODE_ETH2_VLAN_TAG_MODE(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/** 
 * \brief
 * VLAN tag2 type
 * This register is only used if ETH1_VLAN_VERIFY_ENA = 1
 *
 * \details 
 * 0: C tag (TPID of 0x8100)
 * 1: S tag (match to CONF_VLAN_TPID)
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_MATCH_MODE . ETH2_VLAN_TAG2_TYPE
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_MATCH_MODE_ETH2_VLAN_TAG2_TYPE  VTSS_BIT(9)

/** 
 * \brief
 * VLAN tag1 type
 * This register is only used if ETH1_VLAN_VERIFY_ENA = 1
 *
 * \details 
 * 0: C tag (TPID of 0x8100)
 * 1: S or B tag (match to CONF_VLAN_TPID)
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_MATCH_MODE . ETH2_VLAN_TAG1_TYPE
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_MATCH_MODE_ETH2_VLAN_TAG1_TYPE  VTSS_BIT(8)

/** 
 * \brief
 * VLAN tags
 * This register is only used if ETH2_VLAN_VERIFY_ENA = 1
 *
 * \details 
 * 0: No VLAN tags
 * 1: 1 VLAN tag
 * 2: 2 VLAN tags
 * 3: Reserved
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_MATCH_MODE . ETH2_VLAN_TAGS
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_MATCH_MODE_ETH2_VLAN_TAGS(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_MATCH_MODE_ETH2_VLAN_TAGS     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_MATCH_MODE_ETH2_VLAN_TAGS(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/** 
 * \brief
 * Verify VLAN tags
 *
 * \details 
 * 0: Parse for VLAN tags, do not check values.
 * 1: Verify configured VLAN tag configuration.
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_MATCH_MODE . ETH2_VLAN_VERIFY_ENA
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_MATCH_MODE_ETH2_VLAN_VERIFY_ENA  VTSS_BIT(4)

/** 
 * \brief
 * VLAN tag verification configuration
 * When checking for presence of SNAP/LLC based upon ETH1_MATCH_MODE, this
 * field indicates if SNAP and 3-byte LLC is expected to be present.
 *
 * \details 
 * 0: Only Ethernet type II supported, no SNAP/LLC
 * 1: Ethernet type II and Ethernet type I with SNAP/LLC, determine if
 * SNAP/LLC is present or not. Type I always assumes that SNAP/LLC is
 * present.
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_MATCH_MODE . ETH2_ETHERTYPE_MODE
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_MATCH_MODE_ETH2_ETHERTYPE_MODE  VTSS_BIT(0)


/** 
 * \brief Ethernet address match part 1
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH2_FLOW_CFG:INGR0_ETH2_ADDR_MATCH_1
 *
 * @param gi Register: INGR0_ETH2_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_ADDR_MATCH_1(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa0a0, gi, 16, 0, 2)


/** 
 * \brief Ethernet address match part 2
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH2_FLOW_CFG:INGR0_ETH2_ADDR_MATCH_2
 *
 * @param gi Register: INGR0_ETH2_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_ADDR_MATCH_2(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa0a0, gi, 16, 0, 3)

/** 
 * \brief
 * Selects how the addresses are matched. Multiple bits can be set at once.
 *
 * \details 
 * 0: Full 48-bit address match
 * 1: Match any unicast address
 * 2: Match any muliticast address
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_ADDR_MATCH_2 . ETH2_ADDR_MATCH_MODE
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_ADDR_MATCH_2_ETH2_ADDR_MATCH_MODE(x)  VTSS_ENCODE_BITFIELD(x,20,3)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_ADDR_MATCH_2_ETH2_ADDR_MATCH_MODE     VTSS_ENCODE_BITMASK(20,3)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_ADDR_MATCH_2_ETH2_ADDR_MATCH_MODE(x)  VTSS_EXTRACT_BITFIELD(x,20,3)

/** 
 * \brief
 * Selects which address to match
 *
 * \details 
 * 0: Match the destination address
 * 1: Match the source address
 * 2: Match either the source of destination address
 * 3: Reserved
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_ADDR_MATCH_2 . ETH2_ADDR_MATCH_SELECT
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_ADDR_MATCH_2_ETH2_ADDR_MATCH_SELECT(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_ADDR_MATCH_2_ETH2_ADDR_MATCH_SELECT     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_ADDR_MATCH_2_ETH2_ADDR_MATCH_SELECT(x)  VTSS_EXTRACT_BITFIELD(x,16,2)

/** 
 * \brief
 * Last 16 bits of the Ethernet address match field
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_ADDR_MATCH_2 . ETH2_ADDR_MATCH_2
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_ADDR_MATCH_2_ETH2_ADDR_MATCH_2(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_ADDR_MATCH_2_ETH2_ADDR_MATCH_2     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_ADDR_MATCH_2_ETH2_ADDR_MATCH_2(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief Ethernet VLAN tag range match register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH2_FLOW_CFG:INGR0_ETH2_VLAN_TAG_RANGE_I_TAG
 *
 * @param gi Register: INGR0_ETH2_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG_RANGE_I_TAG(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa0a0, gi, 16, 0, 4)

/** 
 * \brief
 * Contains the upper range of the VLAN tag range match
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG_RANGE_I_TAG . ETH2_VLAN_TAG_RANGE_UPPER
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG_RANGE_I_TAG_ETH2_VLAN_TAG_RANGE_UPPER(x)  VTSS_ENCODE_BITFIELD(x,16,12)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG_RANGE_I_TAG_ETH2_VLAN_TAG_RANGE_UPPER     VTSS_ENCODE_BITMASK(16,12)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG_RANGE_I_TAG_ETH2_VLAN_TAG_RANGE_UPPER(x)  VTSS_EXTRACT_BITFIELD(x,16,12)

/** 
 * \brief
 * Contains the lower range of the VLAN tag range match
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG_RANGE_I_TAG . ETH2_VLAN_TAG_RANGE_LOWER
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG_RANGE_I_TAG_ETH2_VLAN_TAG_RANGE_LOWER(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG_RANGE_I_TAG_ETH2_VLAN_TAG_RANGE_LOWER     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG_RANGE_I_TAG_ETH2_VLAN_TAG_RANGE_LOWER(x)  VTSS_EXTRACT_BITFIELD(x,0,12)


/** 
 * \brief VLAN tag 1 match/mask
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH2_FLOW_CFG:INGR0_ETH2_VLAN_TAG1
 *
 * @param gi Register: INGR0_ETH2_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG1(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa0a0, gi, 16, 0, 5)

/** 
 * \brief
 * Mask value for VLAN tag 1
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG1 . ETH2_VLAN_TAG1_MASK
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG1_ETH2_VLAN_TAG1_MASK(x)  VTSS_ENCODE_BITFIELD(x,16,12)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG1_ETH2_VLAN_TAG1_MASK     VTSS_ENCODE_BITMASK(16,12)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG1_ETH2_VLAN_TAG1_MASK(x)  VTSS_EXTRACT_BITFIELD(x,16,12)

/** 
 * \brief
 * Match value for the first VLAN tag
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG1 . ETH2_VLAN_TAG1_MATCH
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG1_ETH2_VLAN_TAG1_MATCH(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG1_ETH2_VLAN_TAG1_MATCH     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG1_ETH2_VLAN_TAG1_MATCH(x)  VTSS_EXTRACT_BITFIELD(x,0,12)


/** 
 * \brief Match/mask for VLAN tag 2 or I-tag match
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_ETH2_FLOW_CFG:INGR0_ETH2_VLAN_TAG2_I_TAG
 *
 * @param gi Register: INGR0_ETH2_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG2_I_TAG(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa0a0, gi, 16, 0, 6)

/** 
 * \brief
 * Mask field for VLAN tag 2
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG2_I_TAG . ETH2_VLAN_TAG2_MASK
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG2_I_TAG_ETH2_VLAN_TAG2_MASK(x)  VTSS_ENCODE_BITFIELD(x,16,12)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG2_I_TAG_ETH2_VLAN_TAG2_MASK     VTSS_ENCODE_BITMASK(16,12)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG2_I_TAG_ETH2_VLAN_TAG2_MASK(x)  VTSS_EXTRACT_BITFIELD(x,16,12)

/** 
 * \brief
 * Match field for VLAN Tag 2
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG2_I_TAG . ETH2_VLAN_TAG2_MATCH
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG2_I_TAG_ETH2_VLAN_TAG2_MATCH(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG2_I_TAG_ETH2_VLAN_TAG2_MATCH     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_ETH2_FLOW_CFG_INGR0_ETH2_VLAN_TAG2_I_TAG_ETH2_VLAN_TAG2_MATCH(x)  VTSS_EXTRACT_BITFIELD(x,0,12)

/**
 * Register Group: \a PTP_ANA0_INGR_CFG01:INGR0_MPLS_NXT_COMPARATOR
 *
 * MPLS next protocol register
 */


/** 
 * \brief MPLS next protocol comparator register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_MPLS_NXT_COMPARATOR:INGR0_MPLS_NXT_COMPARATOR
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_NXT_COMPARATOR_INGR0_MPLS_NXT_COMPARATOR  VTSS_IOREG(0x1e, 1, 0xa120)

/** 
 * \brief
 * Indicates the presence of a control word after the last label. The first
 * 4 bits of the control word are always 0.
 *
 * \details 
 * 0: No control word after the last label
 * 1: Control word after the last label
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_NXT_COMPARATOR_INGR0_MPLS_NXT_COMPARATOR . MPLS_CTL_WORD
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_MPLS_NXT_COMPARATOR_INGR0_MPLS_NXT_COMPARATOR_MPLS_CTL_WORD  VTSS_BIT(16)

/** 
 * \brief
 * Points to the next comparator stage. If this comparator block is not
 * used, this field must be set to 0.
 *
 * \details 
 * 0: Comparator block not used.
 * 1: Ethernet comparator 2
 * 2: IP/UDP/ACH comparator 1
 * 3: IP/UDP/ACH comparator 2
 * 4: Reserved
 * 5: PTP/OAM comparator
 * 6,7: Reserved
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_NXT_COMPARATOR_INGR0_MPLS_NXT_COMPARATOR . MPLS_NXT_COMPARATOR
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_MPLS_NXT_COMPARATOR_INGR0_MPLS_NXT_COMPARATOR_MPLS_NXT_COMPARATOR(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_MPLS_NXT_COMPARATOR_INGR0_MPLS_NXT_COMPARATOR_MPLS_NXT_COMPARATOR     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_MPLS_NXT_COMPARATOR_INGR0_MPLS_NXT_COMPARATOR_MPLS_NXT_COMPARATOR(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

/**
 * Register Group: \a PTP_ANA0_INGR_CFG01:INGR0_MPLS_FLOW_CFG
 *
 * MPLS flow configuration
 */


/** 
 * \brief MPLS flow control register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_MPLS_FLOW_CFG:INGR0_MPLS_FLOW_CONTROL
 *
 * @param gi Register: INGR0_MPLS_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_FLOW_CONTROL(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa130, gi, 16, 0, 0)

/** 
 * \brief
 * MPLS channel mask selector
 *
 * \details 
 * 0: Flow valid for channel 0
 * 1: Flow valid for channel 1
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_FLOW_CONTROL . MPLS_CHANNEL_MASK
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_FLOW_CONTROL_MPLS_CHANNEL_MASK(x)  VTSS_ENCODE_BITFIELD(x,24,2)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_FLOW_CONTROL_MPLS_CHANNEL_MASK     VTSS_ENCODE_BITMASK(24,2)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_FLOW_CONTROL_MPLS_CHANNEL_MASK(x)  VTSS_EXTRACT_BITFIELD(x,24,2)

/** 
 * \brief
 * Stack depth configuration
 * Defines the allowable stack depths for searches. The direction that the
 * stack is referenced is determined by the setting of MPLS_REF_PNT. For
 * each bit set, the following table maps bits to stack depths:
 *
 * \details 
 * 0: Stack allowed to be 1 label deep
 * 1: Stack allowed to be 2 labels deep
 * 2: Stack allowed to be 3 labels deep
 * 3: Stack allowed to be 4 labels deep
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_FLOW_CONTROL . MPLS_STACK_DEPTH
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_FLOW_CONTROL_MPLS_STACK_DEPTH(x)  VTSS_ENCODE_BITFIELD(x,16,4)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_FLOW_CONTROL_MPLS_STACK_DEPTH     VTSS_ENCODE_BITMASK(16,4)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_FLOW_CONTROL_MPLS_STACK_DEPTH(x)  VTSS_EXTRACT_BITFIELD(x,16,4)

/** 
 * \brief
 * Search direction for label matching
 *
 * \details 
 * 0: All searching is performed starting from the top of the stack
 * 1: All searching is performed from the end of the stack
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_FLOW_CONTROL . MPLS_REF_PNT
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_FLOW_CONTROL_MPLS_REF_PNT  VTSS_BIT(4)

/** 
 * \brief
 * Flow enable
 * If this comparator block is not used, all flow enable bits must be set
 * to 0.
 *
 * \details 
 * 0: Flow is disabled
 * 1: Flow is enabled
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_FLOW_CONTROL . MPLS_FLOW_ENA
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_FLOW_CONTROL_MPLS_FLOW_ENA  VTSS_BIT(0)


/** 
 * \brief MPLS Match Mode Control Register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_MPLS_FLOW_CFG:INGR0_MPLS_FLOW_MATCH_MODE
 *
 * @param gi Register: INGR0_MPLS_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_FLOW_MATCH_MODE(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa130, gi, 16, 0, 1)


/** 
 * \brief MPLS label 0 match range lower value
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_MPLS_FLOW_CFG:INGR0_MPLS_LABEL_RANGE_LOWER_0
 *
 * @param gi Register: INGR0_MPLS_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_0(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa130, gi, 16, 0, 2)

/** 
 * \brief
 * Lower value for label 0 match range
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_0 . MPLS_LABEL_RANGE_LOWER_0
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_0_MPLS_LABEL_RANGE_LOWER_0(x)  VTSS_ENCODE_BITFIELD(x,0,20)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_0_MPLS_LABEL_RANGE_LOWER_0     VTSS_ENCODE_BITMASK(0,20)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_0_MPLS_LABEL_RANGE_LOWER_0(x)  VTSS_EXTRACT_BITFIELD(x,0,20)


/** 
 * \brief MPLS label 0 match range upper value
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_MPLS_FLOW_CFG:INGR0_MPLS_LABEL_RANGE_UPPER_0
 *
 * @param gi Register: INGR0_MPLS_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_0(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa130, gi, 16, 0, 3)

/** 
 * \brief
 * Upper value for label 0 match range
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_0 . MPLS_LABEL_RANGE_UPPER_0
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_0_MPLS_LABEL_RANGE_UPPER_0(x)  VTSS_ENCODE_BITFIELD(x,0,20)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_0_MPLS_LABEL_RANGE_UPPER_0     VTSS_ENCODE_BITMASK(0,20)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_0_MPLS_LABEL_RANGE_UPPER_0(x)  VTSS_EXTRACT_BITFIELD(x,0,20)


/** 
 * \brief MPLS label 1 match range lower value
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_MPLS_FLOW_CFG:INGR0_MPLS_LABEL_RANGE_LOWER_1
 *
 * @param gi Register: INGR0_MPLS_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_1(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa130, gi, 16, 0, 4)

/** 
 * \brief
 * Lower value for label 1 match range
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_1 . MPLS_LABEL_RANGE_LOWER_1
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_1_MPLS_LABEL_RANGE_LOWER_1(x)  VTSS_ENCODE_BITFIELD(x,0,20)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_1_MPLS_LABEL_RANGE_LOWER_1     VTSS_ENCODE_BITMASK(0,20)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_1_MPLS_LABEL_RANGE_LOWER_1(x)  VTSS_EXTRACT_BITFIELD(x,0,20)


/** 
 * \brief MPLS label 1 match range upper value
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_MPLS_FLOW_CFG:INGR0_MPLS_LABEL_RANGE_UPPER_1
 *
 * @param gi Register: INGR0_MPLS_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_1(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa130, gi, 16, 0, 5)

/** 
 * \brief
 * Upper value for label 1 match range
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_1 . MPLS_LABEL_RANGE_UPPER_1
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_1_MPLS_LABEL_RANGE_UPPER_1(x)  VTSS_ENCODE_BITFIELD(x,0,20)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_1_MPLS_LABEL_RANGE_UPPER_1     VTSS_ENCODE_BITMASK(0,20)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_1_MPLS_LABEL_RANGE_UPPER_1(x)  VTSS_EXTRACT_BITFIELD(x,0,20)


/** 
 * \brief MPLS label 2 match range lower value
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_MPLS_FLOW_CFG:INGR0_MPLS_LABEL_RANGE_LOWER_2
 *
 * @param gi Register: INGR0_MPLS_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_2(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa130, gi, 16, 0, 6)

/** 
 * \brief
 * Lower value for label 2 match range
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_2 . MPLS_LABEL_RANGE_LOWER_2
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_2_MPLS_LABEL_RANGE_LOWER_2(x)  VTSS_ENCODE_BITFIELD(x,0,20)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_2_MPLS_LABEL_RANGE_LOWER_2     VTSS_ENCODE_BITMASK(0,20)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_2_MPLS_LABEL_RANGE_LOWER_2(x)  VTSS_EXTRACT_BITFIELD(x,0,20)


/** 
 * \brief MPLS label 2 match range upper value
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_MPLS_FLOW_CFG:INGR0_MPLS_LABEL_RANGE_UPPER_2
 *
 * @param gi Register: INGR0_MPLS_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_2(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa130, gi, 16, 0, 7)

/** 
 * \brief
 * Upper value for label 2 match range
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_2 . MPLS_LABEL_RANGE_UPPER_2
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_2_MPLS_LABEL_RANGE_UPPER_2(x)  VTSS_ENCODE_BITFIELD(x,0,20)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_2_MPLS_LABEL_RANGE_UPPER_2     VTSS_ENCODE_BITMASK(0,20)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_2_MPLS_LABEL_RANGE_UPPER_2(x)  VTSS_EXTRACT_BITFIELD(x,0,20)


/** 
 * \brief MPLS label 3 match range lower value
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_MPLS_FLOW_CFG:INGR0_MPLS_LABEL_RANGE_LOWER_3
 *
 * @param gi Register: INGR0_MPLS_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_3(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa130, gi, 16, 0, 8)

/** 
 * \brief
 * Lower value for label 3 match range
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_3 . MPLS_LABEL_RANGE_LOWER_3
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_3_MPLS_LABEL_RANGE_LOWER_3(x)  VTSS_ENCODE_BITFIELD(x,0,20)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_3_MPLS_LABEL_RANGE_LOWER_3     VTSS_ENCODE_BITMASK(0,20)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_LOWER_3_MPLS_LABEL_RANGE_LOWER_3(x)  VTSS_EXTRACT_BITFIELD(x,0,20)


/** 
 * \brief MPLS label 3 match range upper value
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_MPLS_FLOW_CFG:INGR0_MPLS_LABEL_RANGE_UPPER_3
 *
 * @param gi Register: INGR0_MPLS_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_3(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa130, gi, 16, 0, 9)

/** 
 * \brief
 * Upper value for label 3 match range
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_3 . MPLS_LABEL_RANGE_UPPER_3
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_3_MPLS_LABEL_RANGE_UPPER_3(x)  VTSS_ENCODE_BITFIELD(x,0,20)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_3_MPLS_LABEL_RANGE_UPPER_3     VTSS_ENCODE_BITMASK(0,20)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_MPLS_FLOW_CFG_INGR0_MPLS_LABEL_RANGE_UPPER_3_MPLS_LABEL_RANGE_UPPER_3(x)  VTSS_EXTRACT_BITFIELD(x,0,20)

/**
 * Register Group: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_NXT_PROTOCOL
 *
 * IP1 next protocol
 */


/** 
 * \brief IP next comparator control register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_NXT_PROTOCOL:INGR0_IP1_NXT_COMPARATOR
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_NXT_COMPARATOR  VTSS_IOREG(0x1e, 1, 0xa1b0)

/** 
 * \brief
 * Number of bytes in this header, points to the beginning of the next
 * protocol.
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_NXT_COMPARATOR . IP1_NXT_PROTOCOL
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_NXT_COMPARATOR_IP1_NXT_PROTOCOL(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_NXT_COMPARATOR_IP1_NXT_PROTOCOL     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_NXT_COMPARATOR_IP1_NXT_PROTOCOL(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/** 
 * \brief
 * Points to the next comparator stage. If this comparator block is not
 * used, this field must be set to 0.
 *
 * \details 
 * 0: Comparator block not used
 * 1: Reserved
 * 2: Reserved
 * 3: IP/UDP/ACH comparator 2
 * 4: Reserved
 * 5: PTP/OAM comparator
 * 6,7: Reserved
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_NXT_COMPARATOR . IP1_NXT_COMPARATOR
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_NXT_COMPARATOR_IP1_NXT_COMPARATOR(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_NXT_COMPARATOR_IP1_NXT_COMPARATOR     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_NXT_COMPARATOR_IP1_NXT_COMPARATOR(x)  VTSS_EXTRACT_BITFIELD(x,0,3)


/** 
 * \brief IP comparator mode
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_NXT_PROTOCOL:INGR0_IP1_MODE
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_MODE  VTSS_IOREG(0x1e, 1, 0xa1b1)

/** 
 * \brief
 * Points to the source address field in the IP frame. Use 12 for IPv4 and
 * 8 for IPv6.
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_MODE . IP1_FLOW_OFFSET
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_MODE_IP1_FLOW_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_MODE_IP1_FLOW_OFFSET     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_MODE_IP1_FLOW_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/** 
 * \brief
 * IP mode
 *
 * \details 
 * 0: IPv4
 * 1: IPv6
 * 2: Other protocol, 32-bit address match
 * 3: Other protocol, 128-bit address match
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_MODE . IP1_MODE
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_MODE_IP1_MODE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_MODE_IP1_MODE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_MODE_IP1_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)


/** 
 * \brief IP match register set 1
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_NXT_PROTOCOL:INGR0_IP1_PROT_MATCH_1
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_MATCH_1  VTSS_IOREG(0x1e, 1, 0xa1b2)

/** 
 * \brief
 * Points to the start of this match field relative to the first byte of
 * this protocol
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_MATCH_1 . IP1_PROT_OFFSET_1
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_MATCH_1_IP1_PROT_OFFSET_1(x)  VTSS_ENCODE_BITFIELD(x,16,5)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_MATCH_1_IP1_PROT_OFFSET_1     VTSS_ENCODE_BITMASK(16,5)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_MATCH_1_IP1_PROT_OFFSET_1(x)  VTSS_EXTRACT_BITFIELD(x,16,5)

/** 
 * \brief
 * Mask field for IP_PROT_MATCH_1
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_MATCH_1 . IP1_PROT_MASK_1
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_MATCH_1_IP1_PROT_MASK_1(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_MATCH_1_IP1_PROT_MASK_1     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_MATCH_1_IP1_PROT_MASK_1(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/** 
 * \brief
 * 8-bit match field
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_MATCH_1 . IP1_PROT_MATCH_1
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_MATCH_1_IP1_PROT_MATCH_1(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_MATCH_1_IP1_PROT_MATCH_1     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_MATCH_1_IP1_PROT_MATCH_1(x)  VTSS_EXTRACT_BITFIELD(x,0,8)


/** 
 * \brief Upper portion of match register 2
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_NXT_PROTOCOL:INGR0_IP1_PROT_MATCH_2_UPPER
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_MATCH_2_UPPER  VTSS_IOREG(0x1e, 1, 0xa1b3)


/** 
 * \brief Lower portion of match register 2
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_NXT_PROTOCOL:INGR0_IP1_PROT_MATCH_2_LOWER
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_MATCH_2_LOWER  VTSS_IOREG(0x1e, 1, 0xa1b4)


/** 
 * \brief Upper portion of match mask register 2
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_NXT_PROTOCOL:INGR0_IP1_PROT_MASK_2_UPPER
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_MASK_2_UPPER  VTSS_IOREG(0x1e, 1, 0xa1b5)


/** 
 * \brief Lower portion of match mask register 2
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_NXT_PROTOCOL:INGR0_IP1_PROT_MASK_2_LOWER
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_MASK_2_LOWER  VTSS_IOREG(0x1e, 1, 0xa1b6)


/** 
 * \brief IP match offset register set 2
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_NXT_PROTOCOL:INGR0_IP1_PROT_OFFSET_2
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_OFFSET_2  VTSS_IOREG(0x1e, 1, 0xa1b7)

/** 
 * \brief
 * Points to the start of match field 2 relative to the first byte of this
 * protocol
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_OFFSET_2 . IP1_PROT_OFFSET_2
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_OFFSET_2_IP1_PROT_OFFSET_2(x)  VTSS_ENCODE_BITFIELD(x,0,7)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_OFFSET_2_IP1_PROT_OFFSET_2     VTSS_ENCODE_BITMASK(0,7)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_PROT_OFFSET_2_IP1_PROT_OFFSET_2(x)  VTSS_EXTRACT_BITFIELD(x,0,7)


/** 
 * \brief IP/UDP checksum control register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_NXT_PROTOCOL:INGR0_IP1_UDP_CHKSUM_CFG
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_UDP_CHKSUM_CFG  VTSS_IOREG(0x1e, 1, 0xa1b8)

/** 
 * \brief
 * Pointer to the IP/UDP checksum field FOR IPv4 frames or to the pad bytes
 * of a IPv6/UDP frame. For IPv4, it points to the bytes that will be
 * cleared. For IPv6, it points to the bytes that will be updated to fix
 * the CRC.
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_UDP_CHKSUM_CFG . IP1_UDP_CHKSUM_OFFSET
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_UDP_CHKSUM_CFG_IP1_UDP_CHKSUM_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_UDP_CHKSUM_CFG_IP1_UDP_CHKSUM_OFFSET     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_UDP_CHKSUM_CFG_IP1_UDP_CHKSUM_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/** 
 * \brief
 * Specifies the length of the checksum field in bytes
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_UDP_CHKSUM_CFG . IP1_UDP_CHKSUM_WIDTH
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_UDP_CHKSUM_CFG_IP1_UDP_CHKSUM_WIDTH(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_UDP_CHKSUM_CFG_IP1_UDP_CHKSUM_WIDTH     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_UDP_CHKSUM_CFG_IP1_UDP_CHKSUM_WIDTH(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/** 
 * \brief
 * This bit and IP_UDP_CHKSUM_CLEAR_ENA CANNOT be set together
 *
 * \details 
 * 0: No pad byte field update
 * 1: Update the pad bytes at the end of the frame
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_UDP_CHKSUM_CFG . IP1_UDP_CHKSUM_UPDATE_ENA
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_UDP_CHKSUM_CFG_IP1_UDP_CHKSUM_UPDATE_ENA  VTSS_BIT(1)

/** 
 * \brief
 * This bit and IP_UDP_CHKSUM_UPDATE_ENA CANNOT be set together
 *
 * \details 
 * 0: Do not clear the checksum
 * 1: Clear the UDP checksum field in an IPv4 frame
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_UDP_CHKSUM_CFG . IP1_UDP_CHKSUM_CLEAR_ENA
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP1_NXT_PROTOCOL_INGR0_IP1_UDP_CHKSUM_CFG_IP1_UDP_CHKSUM_CLEAR_ENA  VTSS_BIT(0)

/**
 * Register Group: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_FLOW_CFG
 *
 * IP1 flow configuration
 */


/** 
 * \brief IP flow enable register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_FLOW_CFG:INGR0_IP1_FLOW_ENA
 *
 * @param gi Register: INGR0_IP1_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_ENA(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa1c0, gi, 16, 0, 0)

/** 
 * \brief
 * Match mode
 *
 * \details 
 * 0: Match on source address
 * 1: Match on destination address
 * 2: Match on either source or destination address
 * 3: Reserved
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_ENA . IP1_FLOW_MATCH_MODE
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_ENA_IP1_FLOW_MATCH_MODE(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_ENA_IP1_FLOW_MATCH_MODE     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_ENA_IP1_FLOW_MATCH_MODE(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/** 
 * \brief
 * Channel mask
 *
 * \details 
 * 0: Flow valid for channel 0
 * 1: Flow valid for channel 1
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_ENA . IP1_CHANNEL_MASK
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_ENA_IP1_CHANNEL_MASK(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_ENA_IP1_CHANNEL_MASK     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_ENA_IP1_CHANNEL_MASK(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/** 
 * \brief
 * Flow enable
 * If this comparator block is not used, all flow enable bits must be set
 * to 0.
 *
 * \details 
 * 0: Flow disabled
 * 1: Flow enabled
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_ENA . IP1_FLOW_ENA
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_ENA_IP1_FLOW_ENA  VTSS_BIT(0)


/** 
 * \brief Upper portion of the IP flow match register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_FLOW_CFG:INGR0_IP1_FLOW_MATCH_UPPER
 *
 * @param gi Register: INGR0_IP1_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_MATCH_UPPER(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa1c0, gi, 16, 0, 1)


/** 
 * \brief Upper mid portion of the IP flow match register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_FLOW_CFG:INGR0_IP1_FLOW_MATCH_UPPER_MID
 *
 * @param gi Register: INGR0_IP1_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_MATCH_UPPER_MID(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa1c0, gi, 16, 0, 2)


/** 
 * \brief Lower mid portion of the IP flow match register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_FLOW_CFG:INGR0_IP1_FLOW_MATCH_LOWER_MID
 *
 * @param gi Register: INGR0_IP1_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_MATCH_LOWER_MID(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa1c0, gi, 16, 0, 3)


/** 
 * \brief Lower portion of the IP flow match register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_FLOW_CFG:INGR0_IP1_FLOW_MATCH_LOWER
 *
 * @param gi Register: INGR0_IP1_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_MATCH_LOWER(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa1c0, gi, 16, 0, 4)


/** 
 * \brief Upper portion of the IP flow match mask register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_FLOW_CFG:INGR0_IP1_FLOW_MASK_UPPER
 *
 * @param gi Register: INGR0_IP1_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_MASK_UPPER(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa1c0, gi, 16, 0, 5)


/** 
 * \brief Upper mid portion of the IP flow match mask register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_FLOW_CFG:INGR0_IP1_FLOW_MASK_UPPER_MID
 *
 * @param gi Register: INGR0_IP1_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_MASK_UPPER_MID(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa1c0, gi, 16, 0, 6)


/** 
 * \brief Lower mid portion of the IP flow match mask register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_FLOW_CFG:INGR0_IP1_FLOW_MASK_LOWER_MID
 *
 * @param gi Register: INGR0_IP1_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_MASK_LOWER_MID(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa1c0, gi, 16, 0, 7)


/** 
 * \brief Lower portion of the IP flow match mask register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP1_FLOW_CFG:INGR0_IP1_FLOW_MASK_LOWER
 *
 * @param gi Register: INGR0_IP1_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP1_FLOW_CFG_INGR0_IP1_FLOW_MASK_LOWER(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa1c0, gi, 16, 0, 8)

/**
 * Register Group: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_NXT_PROTOCOL
 *
 * IP2 next protocol
 */


/** 
 * \brief IP next comparator control register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_NXT_PROTOCOL:INGR0_IP2_NXT_COMPARATOR
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_NXT_COMPARATOR  VTSS_IOREG(0x1e, 1, 0xa240)

/** 
 * \brief
 * Number of bytes in this header, points to the beginning of the next
 * protocol.
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_NXT_COMPARATOR . IP2_NXT_PROTOCOL
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_NXT_COMPARATOR_IP2_NXT_PROTOCOL(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_NXT_COMPARATOR_IP2_NXT_PROTOCOL     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_NXT_COMPARATOR_IP2_NXT_PROTOCOL(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/** 
 * \brief
 * Points to the next comparator stage. If this comparator block is not
 * used, this field must be set to 0.
 *
 * \details 
 * 0: Comparator block not used
 * 1: Reserved
 * 2: Reserved
 * 3: Reserved
 * 4: Reserved
 * 5: PTP/OAM comparator
 * 6,7: Reserved
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_NXT_COMPARATOR . IP2_NXT_COMPARATOR
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_NXT_COMPARATOR_IP2_NXT_COMPARATOR(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_NXT_COMPARATOR_IP2_NXT_COMPARATOR     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_NXT_COMPARATOR_IP2_NXT_COMPARATOR(x)  VTSS_EXTRACT_BITFIELD(x,0,3)


/** 
 * \brief IP comparator mode
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_NXT_PROTOCOL:INGR0_IP2_MODE
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_MODE  VTSS_IOREG(0x1e, 1, 0xa241)

/** 
 * \brief
 * Points to the source address field in the IP frame. Use 12 for IPv4 and
 * 8 for IPv6.
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_MODE . IP2_FLOW_OFFSET
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_MODE_IP2_FLOW_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_MODE_IP2_FLOW_OFFSET     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_MODE_IP2_FLOW_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/** 
 * \brief
 * IP mode
 *
 * \details 
 * 0: IPv4
 * 1: IPv6
 * 2: Other protocol, 32-bit address match
 * 3: Other protocol, 128-bit address match
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_MODE . IP2_MODE
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_MODE_IP2_MODE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_MODE_IP2_MODE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_MODE_IP2_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)


/** 
 * \brief IP match register set 1
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_NXT_PROTOCOL:INGR0_IP2_PROT_MATCH_1
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_MATCH_1  VTSS_IOREG(0x1e, 1, 0xa242)

/** 
 * \brief
 * Points to the start of this match field relative to the first byte of
 * this protocol
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_MATCH_1 . IP2_PROT_OFFSET_1
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_MATCH_1_IP2_PROT_OFFSET_1(x)  VTSS_ENCODE_BITFIELD(x,16,5)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_MATCH_1_IP2_PROT_OFFSET_1     VTSS_ENCODE_BITMASK(16,5)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_MATCH_1_IP2_PROT_OFFSET_1(x)  VTSS_EXTRACT_BITFIELD(x,16,5)

/** 
 * \brief
 * Mask field for IP_PROT_MATCH_1
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_MATCH_1 . IP2_PROT_MASK_1
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_MATCH_1_IP2_PROT_MASK_1(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_MATCH_1_IP2_PROT_MASK_1     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_MATCH_1_IP2_PROT_MASK_1(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/** 
 * \brief
 * 8-bit match field
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_MATCH_1 . IP2_PROT_MATCH_1
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_MATCH_1_IP2_PROT_MATCH_1(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_MATCH_1_IP2_PROT_MATCH_1     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_MATCH_1_IP2_PROT_MATCH_1(x)  VTSS_EXTRACT_BITFIELD(x,0,8)


/** 
 * \brief Upper portion of match register 2
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_NXT_PROTOCOL:INGR0_IP2_PROT_MATCH_2_UPPER
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_MATCH_2_UPPER  VTSS_IOREG(0x1e, 1, 0xa243)


/** 
 * \brief Lower portion of match register 2
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_NXT_PROTOCOL:INGR0_IP2_PROT_MATCH_2_LOWER
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_MATCH_2_LOWER  VTSS_IOREG(0x1e, 1, 0xa244)


/** 
 * \brief Upper portion of match mask register 2
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_NXT_PROTOCOL:INGR0_IP2_PROT_MASK_2_UPPER
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_MASK_2_UPPER  VTSS_IOREG(0x1e, 1, 0xa245)


/** 
 * \brief Lower portion of match mask register 2
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_NXT_PROTOCOL:INGR0_IP2_PROT_MASK_2_LOWER
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_MASK_2_LOWER  VTSS_IOREG(0x1e, 1, 0xa246)


/** 
 * \brief IP match offset regster set 2
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_NXT_PROTOCOL:INGR0_IP2_PROT_OFFSET_2
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_OFFSET_2  VTSS_IOREG(0x1e, 1, 0xa247)

/** 
 * \brief
 * Points to the start of match field 2 relative to the first byte of this
 * protocol
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_OFFSET_2 . IP2_PROT_OFFSET_2
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_OFFSET_2_IP2_PROT_OFFSET_2(x)  VTSS_ENCODE_BITFIELD(x,0,7)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_OFFSET_2_IP2_PROT_OFFSET_2     VTSS_ENCODE_BITMASK(0,7)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_PROT_OFFSET_2_IP2_PROT_OFFSET_2(x)  VTSS_EXTRACT_BITFIELD(x,0,7)


/** 
 * \brief IP/UDP checksum control register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_NXT_PROTOCOL:INGR0_IP2_UDP_CHKSUM_CFG
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_UDP_CHKSUM_CFG  VTSS_IOREG(0x1e, 1, 0xa248)

/** 
 * \brief
 * Pointer to the IP/UDP checksum field FOR IPv4 frames or to the pad bytes
 * of a IPv6/UDP frame. For IPv4, it points to the bytes that will be
 * cleared. For IPv6, it points to the bytes that will be updated to fix
 * the CRC.
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_UDP_CHKSUM_CFG . IP2_UDP_CHKSUM_OFFSET
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_UDP_CHKSUM_CFG_IP2_UDP_CHKSUM_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_UDP_CHKSUM_CFG_IP2_UDP_CHKSUM_OFFSET     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_UDP_CHKSUM_CFG_IP2_UDP_CHKSUM_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/** 
 * \brief
 * Specifies the length of the checksum field in bytes
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_UDP_CHKSUM_CFG . IP2_UDP_CHKSUM_WIDTH
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_UDP_CHKSUM_CFG_IP2_UDP_CHKSUM_WIDTH(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_UDP_CHKSUM_CFG_IP2_UDP_CHKSUM_WIDTH     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_UDP_CHKSUM_CFG_IP2_UDP_CHKSUM_WIDTH(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/** 
 * \brief
 * This bit and IP_UDP_CHKSUM_CLEAR_ENA CANNOT be set together
 *
 * \details 
 * 1: Update the pad bytes at the end of the frame
 * 0: No pad byte field update
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_UDP_CHKSUM_CFG . IP2_UDP_CHKSUM_UPDATE_ENA
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_UDP_CHKSUM_CFG_IP2_UDP_CHKSUM_UPDATE_ENA  VTSS_BIT(1)

/** 
 * \brief
 * This bit and IP_UDP_CHKSUM_UPDATE_ENA CANNOT be set together
 *
 * \details 
 * 1: Clear the UDP checksum field in an IPv4 frame
 * 0: Do not clear the checksum
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_UDP_CHKSUM_CFG . IP2_UDP_CHKSUM_CLEAR_ENA
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP2_NXT_PROTOCOL_INGR0_IP2_UDP_CHKSUM_CFG_IP2_UDP_CHKSUM_CLEAR_ENA  VTSS_BIT(0)

/**
 * Register Group: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_FLOW_CFG
 *
 * IP2 flow configuration
 */


/** 
 * \brief IP flow enable register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_FLOW_CFG:INGR0_IP2_FLOW_ENA
 *
 * @param gi Register: INGR0_IP2_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_ENA(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa250, gi, 16, 0, 0)

/** 
 * \brief
 * Match mode
 *
 * \details 
 * 0: Match on source address
 * 1: Match on destination address
 * 2: Match on either source or destination address
 * 3: Reserved
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_ENA . IP2_FLOW_MATCH_MODE
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_ENA_IP2_FLOW_MATCH_MODE(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_ENA_IP2_FLOW_MATCH_MODE     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_ENA_IP2_FLOW_MATCH_MODE(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/** 
 * \brief
 * Channel mask
 *
 * \details 
 * 0: Flow valid for channel 0
 * 1: Flow valid for channel 1
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_ENA . IP2_CHANNEL_MASK
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_ENA_IP2_CHANNEL_MASK(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_ENA_IP2_CHANNEL_MASK     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_ENA_IP2_CHANNEL_MASK(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/** 
 * \brief
 * Flow enable
 * If this comparator block is not used, all flow enable bits must be set
 * to 0.
 *
 * \details 
 * 0: Flow disabled
 * 1: Flow enabled
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_ENA . IP2_FLOW_ENA
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_ENA_IP2_FLOW_ENA  VTSS_BIT(0)


/** 
 * \brief Upper portion of the IP flow match register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_FLOW_CFG:INGR0_IP2_FLOW_MATCH_UPPER
 *
 * @param gi Register: INGR0_IP2_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_MATCH_UPPER(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa250, gi, 16, 0, 1)


/** 
 * \brief Upper mid portion of the IP flow match register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_FLOW_CFG:INGR0_IP2_FLOW_MATCH_UPPER_MID
 *
 * @param gi Register: INGR0_IP2_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_MATCH_UPPER_MID(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa250, gi, 16, 0, 2)


/** 
 * \brief Lower mid portion of the IP flow match register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_FLOW_CFG:INGR0_IP2_FLOW_MATCH_LOWER_MID
 *
 * @param gi Register: INGR0_IP2_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_MATCH_LOWER_MID(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa250, gi, 16, 0, 3)


/** 
 * \brief Lower portion of the IP flow match register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_FLOW_CFG:INGR0_IP2_FLOW_MATCH_LOWER
 *
 * @param gi Register: INGR0_IP2_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_MATCH_LOWER(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa250, gi, 16, 0, 4)


/** 
 * \brief Upper portion of the IP flow match mask register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_FLOW_CFG:INGR0_IP2_FLOW_MASK_UPPER
 *
 * @param gi Register: INGR0_IP2_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_MASK_UPPER(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa250, gi, 16, 0, 5)


/** 
 * \brief Upper mid portion of the IP flow match mask register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_FLOW_CFG:INGR0_IP2_FLOW_MASK_UPPER_MID
 *
 * @param gi Register: INGR0_IP2_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_MASK_UPPER_MID(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa250, gi, 16, 0, 6)


/** 
 * \brief Lower mid portion of the IP flow match mask register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_FLOW_CFG:INGR0_IP2_FLOW_MASK_LOWER_MID
 *
 * @param gi Register: INGR0_IP2_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_MASK_LOWER_MID(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa250, gi, 16, 0, 7)


/** 
 * \brief Lower portion of the IP flow match mask register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_IP2_FLOW_CFG:INGR0_IP2_FLOW_MASK_LOWER
 *
 * @param gi Register: INGR0_IP2_FLOW_CFG, 0-7
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_IP2_FLOW_CFG_INGR0_IP2_FLOW_MASK_LOWER(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa250, gi, 16, 0, 8)

/**
 * Register Group: \a PTP_ANA0_INGR_CFG01:INGR0_PTP_FLOW
 *
 * PTP flow configuration
 */


/** 
 * \brief PTP/OAM flow enable
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_PTP_FLOW:INGR0_PTP_FLOW_ENA
 *
 * @param gi Register: INGR0_PTP_FLOW, 0-5
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_FLOW_ENA(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa2d0, gi, 16, 0, 0)

/** 
 * \brief
 * Channel mask
 *
 * \details 
 * 0: Flow valid for channel 0
 * 1: Flow valid for channel 1
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_FLOW_ENA . PTP_CHANNEL_MASK
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_FLOW_ENA_PTP_CHANNEL_MASK(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_FLOW_ENA_PTP_CHANNEL_MASK     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_FLOW_ENA_PTP_CHANNEL_MASK(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/** 
 * \brief
 * Flow enable
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_FLOW_ENA . PTP_FLOW_ENA
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_FLOW_ENA_PTP_FLOW_ENA  VTSS_BIT(0)


/** 
 * \brief Upper half of PTP/OAM flow match field
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_PTP_FLOW:INGR0_PTP_FLOW_MATCH_UPPER
 *
 * @param gi Register: INGR0_PTP_FLOW, 0-5
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_FLOW_MATCH_UPPER(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa2d0, gi, 16, 0, 1)


/** 
 * \brief Lower half of PTP/OAM flow match field
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_PTP_FLOW:INGR0_PTP_FLOW_MATCH_LOWER
 *
 * @param gi Register: INGR0_PTP_FLOW, 0-5
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_FLOW_MATCH_LOWER(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa2d0, gi, 16, 0, 2)


/** 
 * \brief Upper half of PTP/OAM flow match mask
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_PTP_FLOW:INGR0_PTP_FLOW_MASK_UPPER
 *
 * @param gi Register: INGR0_PTP_FLOW, 0-5
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_FLOW_MASK_UPPER(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa2d0, gi, 16, 0, 3)


/** 
 * \brief Lower half of PTP/OAM flow match mask
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_PTP_FLOW:INGR0_PTP_FLOW_MASK_LOWER
 *
 * @param gi Register: INGR0_PTP_FLOW, 0-5
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_FLOW_MASK_LOWER(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa2d0, gi, 16, 0, 4)


/** 
 * \brief PTP/OAM range match register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_PTP_FLOW:INGR0_PTP_DOMAIN_RANGE
 *
 * @param gi Register: INGR0_PTP_FLOW, 0-5
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_DOMAIN_RANGE(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa2d0, gi, 16, 0, 5)

/** 
 * \brief
 * PTP domain range offset
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_DOMAIN_RANGE . PTP_DOMAIN_RANGE_OFFSET
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_DOMAIN_RANGE_PTP_DOMAIN_RANGE_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,24,5)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_DOMAIN_RANGE_PTP_DOMAIN_RANGE_OFFSET     VTSS_ENCODE_BITMASK(24,5)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_DOMAIN_RANGE_PTP_DOMAIN_RANGE_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,24,5)

/** 
 * \brief
 * Upper range of PTP domain field to match
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_DOMAIN_RANGE . PTP_DOMAIN_RANGE_UPPER
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_DOMAIN_RANGE_PTP_DOMAIN_RANGE_UPPER(x)  VTSS_ENCODE_BITFIELD(x,16,8)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_DOMAIN_RANGE_PTP_DOMAIN_RANGE_UPPER     VTSS_ENCODE_BITMASK(16,8)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_DOMAIN_RANGE_PTP_DOMAIN_RANGE_UPPER(x)  VTSS_EXTRACT_BITFIELD(x,16,8)

/** 
 * \brief
 * Lower range of PTP domain field to match
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_DOMAIN_RANGE . PTP_DOMAIN_RANGE_LOWER
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_DOMAIN_RANGE_PTP_DOMAIN_RANGE_LOWER(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_DOMAIN_RANGE_PTP_DOMAIN_RANGE_LOWER     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_DOMAIN_RANGE_PTP_DOMAIN_RANGE_LOWER(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/** 
 * \brief
 * Enable PTP domain range checking
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_DOMAIN_RANGE . PTP_DOMAIN_RANGE_ENA
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_DOMAIN_RANGE_PTP_DOMAIN_RANGE_ENA  VTSS_BIT(0)


/** 
 * \brief PTP action control register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_PTP_FLOW:INGR0_PTP_ACTION
 *
 * @param gi Register: INGR0_PTP_FLOW, 0-5
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa2d0, gi, 16, 0, 6)

/** 
 * \brief
 * Modified frame status update
 *
 * \details 
 * 0: Do not signal the rewriter to update the value of the Modified Frame
 * Status bit
 * 1: Signal the rewriter to update the value of the Modified Frame Status
 * bit
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION . PTP_MOD_FRAME_STAT_UPDATE
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_PTP_MOD_FRAME_STAT_UPDATE  VTSS_BIT(28)

/** 
 * \brief
 * Indicates the position relative to the start of the PTP frame in bytes
 * where the Modified Frame Status bit resides
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION . PTP_MOD_FRAME_BYTE_OFFSET
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_PTP_MOD_FRAME_BYTE_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_PTP_MOD_FRAME_BYTE_OFFSET     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_PTP_MOD_FRAME_BYTE_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/** 
 * \brief
 * Enable subtract delay asymmetry signal
 *
 * \details 
 * 0: Do not signal the timestamp block to subtract the asymmetry delay
 * 1: Signal the timestamp block to subtract the asymmetry delay
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION . PTP_SUB_DELAY_ASYM_ENA
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_PTP_SUB_DELAY_ASYM_ENA  VTSS_BIT(21)

/** 
 * \brief
 * Enable add delay asymmetry signal
 *
 * \details 
 * 0: Do not signal the timestamp block to add the asymmetry delay
 * 1: Signal the timestamp block to add the asymmetry delay
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION . PTP_ADD_DELAY_ASYM_ENA
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_PTP_ADD_DELAY_ASYM_ENA  VTSS_BIT(20)

/** 
 * \brief
 * Time storage field offset
 * The location in a PTP frame where a time value can be stored or read
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION . PTP_TIME_STRG_FIELD_OFFSET
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_PTP_TIME_STRG_FIELD_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,10,6)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_PTP_TIME_STRG_FIELD_OFFSET     VTSS_ENCODE_BITMASK(10,6)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_PTP_TIME_STRG_FIELD_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,10,6)

/** 
 * \brief
 * Points to the location of the correction field for updating the
 * timestamp. Location is relative to the first byte of the PTP/OAM header.
 * Note: If this flow is being used to match OAM frames, set this register
 * to 4
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION . PTP_CORR_FIELD_OFFSET
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_PTP_CORR_FIELD_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,5,5)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_PTP_CORR_FIELD_OFFSET     VTSS_ENCODE_BITMASK(5,5)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_PTP_CORR_FIELD_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,5,5)

/** 
 * \brief
 * Enable saving time
 *
 * \details 
 * 0: Do not save the time to the timestamp FIFO
 * 1: Save the local time to the timestamp FIFO
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION . PTP_SAVE_LOCAL_TIME
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_PTP_SAVE_LOCAL_TIME  VTSS_BIT(4)

/** 
 * \brief
 * PTP action command
 *
 * \details 
 * 0: NOP
 * 1: SUB
 * 2: SUB_P2P
 * 3: ADD
 * 4: SUB_ADD
 * 5: WRITE_1588
 * 6: WRITE_P2P (deprecated)
 * 7: WRITE_NS
 * 8: WRITE_NS_P2P
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION . PTP_COMMAND
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_PTP_COMMAND(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_PTP_COMMAND     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_PTP_COMMAND(x)  VTSS_EXTRACT_BITFIELD(x,0,4)


/** 
 * \brief PTP action control register 2
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_PTP_FLOW:INGR0_PTP_ACTION_2
 *
 * @param gi Register: INGR0_PTP_FLOW, 0-5
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_2(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa2d0, gi, 16, 0, 7)

/** 
 * \brief
 * Points to where in the frame relative to the start of the PTP header
 * that the timestamp should be updated
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_2 . PTP_REWRITE_OFFSET
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_2_PTP_REWRITE_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,8,8)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_2_PTP_REWRITE_OFFSET     VTSS_ENCODE_BITMASK(8,8)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_2_PTP_REWRITE_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,8,8)

/** 
 * \brief
 * Number of bytes in the PTP or OAM frame that must be modified by the
 * rewriter for the timestamp
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_2 . PTP_REWRITE_BYTES
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_2_PTP_REWRITE_BYTES(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_2_PTP_REWRITE_BYTES     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ACTION_2_PTP_REWRITE_BYTES(x)  VTSS_EXTRACT_BITFIELD(x,0,4)


/** 
 * \brief Zero field control register
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_PTP_FLOW:INGR0_PTP_ZERO_FIELD_CTL
 *
 * @param gi Register: INGR0_PTP_FLOW, 0-5
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ZERO_FIELD_CTL(gi)  VTSS_IOREG_IX(0x1e, 1, 0xa2d0, gi, 16, 0, 8)

/** 
 * \brief
 * When this bit is set and PTP frame matches to a flow, then the incoming
 * frame is checked for the contents of 4-byte reserved field right after
 * the correction field in the PTP header. If the contents of reserved
 * field are not zero then an interrupt is flagged.
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ZERO_FIELD_CTL . PTP_RSVD_CHK_EN
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ZERO_FIELD_CTL_PTP_RSVD_CHK_EN  VTSS_BIT(14)

/** 
 * \brief
 * Points to a location in the PTP/OAM frame relative to the start of the
 * PTP header that will be zeroed if this function is enabled
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ZERO_FIELD_CTL . PTP_ZERO_FIELD_OFFSET
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ZERO_FIELD_CTL_PTP_ZERO_FIELD_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,8,6)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ZERO_FIELD_CTL_PTP_ZERO_FIELD_OFFSET     VTSS_ENCODE_BITMASK(8,6)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ZERO_FIELD_CTL_PTP_ZERO_FIELD_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,8,6)

/** 
 * \brief
 * The number of bytes to be zeroed. If this field is 0, then this function
 * is not enabled.
 *
 * \details 
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ZERO_FIELD_CTL . PTP_ZERO_FIELD_BYTE_CNT
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ZERO_FIELD_CTL_PTP_ZERO_FIELD_BYTE_CNT(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ZERO_FIELD_CTL_PTP_ZERO_FIELD_BYTE_CNT     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_PTP_ANA0_INGR_CFG01_INGR0_PTP_FLOW_INGR0_PTP_ZERO_FIELD_CTL_PTP_ZERO_FIELD_BYTE_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * Register Group: \a PTP_ANA0_INGR_CFG01:INGR0_PTP_IP_CHKSUM_CTL
 *
 * IP checksum field control
 */


/** 
 * \brief IP checksum block select
 *
 * \details
 * Register: \a PTP_ANA0_INGR_CFG01:INGR0_PTP_IP_CHKSUM_CTL:INGR0_PTP_IP_CKSUM_SEL
 */
#define VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_IP_CHKSUM_CTL_INGR0_PTP_IP_CKSUM_SEL  VTSS_IOREG(0x1e, 1, 0xa330)

/** 
 * \brief
 * IP checksum controls selection
 *
 * \details 
 * 0: Use the IP checksum controls from IP comparator 1
 * 1: Use the IP checksum controls from IP comparator 2
 *
 * Field: VTSS_PTP_ANA0_INGR_CFG01_INGR0_PTP_IP_CHKSUM_CTL_INGR0_PTP_IP_CKSUM_SEL . PTP_IP_CHKSUM_SEL
 */
#define  VTSS_F_PTP_ANA0_INGR_CFG01_INGR0_PTP_IP_CHKSUM_CTL_INGR0_PTP_IP_CKSUM_SEL_PTP_IP_CHKSUM_SEL  VTSS_BIT(0)


#endif /* _VTSS_MALIBU_REGS_PTP_ANA0_INGR_CFG01_H_ */
