

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Sat Aug 10 20:45:17 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d3_fp1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    19.574|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  446412|  458396|  446412|  458396|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |                       |            |     Latency     |     Interval    | Pipeline|
        |        Instance       |   Module   |   min  |   max  |   min  |   max  |   Type  |
        +-----------------------+------------+--------+--------+--------+--------+---------+
        |grp_dense_out_fu_480   |dense_out   |     377|     377|     377|     377|   none  |
        |grp_conv_2_fu_554      |conv_2      |  263561|  267433|  263561|  267433|   none  |
        |grp_conv_1_fu_564      |conv_1      |  114973|  123085|  114973|  123085|   none  |
        |grp_max_pool_1_fu_574  |max_pool_1  |   14365|   14365|   14365|   14365|   none  |
        |grp_max_pool_2_fu_580  |max_pool_2  |    5793|    5793|    5793|    5793|   none  |
        |grp_dense_1_fu_586     |dense_1     |   40151|   40151|   40151|   40151|   none  |
        |grp_dense_2_fu_596     |dense_2     |    3091|    3091|    3091|    3091|   none  |
        |grp_flat_fu_606        |flat        |     861|     861|     861|     861|   none  |
        +-----------------------+------------+--------+--------+--------+--------+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  3192|  3192|       114|          -|          -|    28|    no    |
        | + Loop 1.1  |   112|   112|         4|          -|          -|    28|    no    |
        |- Loop 2     |    30|    30|         3|          -|          -|    10|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 23 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !434"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction_output) nounwind, !map !440"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%conv_1_input_V = alloca [784 x i14], align 2" [cnn_ap_lp/cnn.cpp:19]   --->   Operation 29 'alloca' 'conv_1_input_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%conv_1_out_V = alloca [4056 x i14], align 2" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 30 'alloca' 'conv_1_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_1_out_V_addr = getelementptr [4056 x i14]* %conv_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 31 'getelementptr' 'conv_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%max_pool_1_out_V = alloca [1014 x i14], align 2" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 32 'alloca' 'max_pool_1_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%max_pool_1_out_V_add = getelementptr [1014 x i14]* %max_pool_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 33 'getelementptr' 'max_pool_1_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%conv_2_out_V = alloca [1936 x i14], align 2" [cnn_ap_lp/cnn.cpp:42]   --->   Operation 34 'alloca' 'conv_2_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_2_out_V_addr = getelementptr [1936 x i14]* %conv_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:42]   --->   Operation 35 'getelementptr' 'conv_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%max_pool_2_out_V = alloca [400 x i14], align 2" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 36 'alloca' 'max_pool_2_out_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%max_pool_2_out_V_add = getelementptr [400 x i14]* %max_pool_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 37 'getelementptr' 'max_pool_2_out_V_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%flat_array_V = alloca [400 x i14], align 2" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 38 'alloca' 'flat_array_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 39 [1/1] (2.32ns)   --->   "%dense_1_out_V = alloca [50 x i13], align 2" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 39 'alloca' 'dense_1_out_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 40 [1/1] (2.32ns)   --->   "%dense_2_out_V = alloca [30 x i13], align 2" [cnn_ap_lp/cnn.cpp:62]   --->   Operation 40 'alloca' 'dense_2_out_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 41 [1/1] (2.32ns)   --->   "%prediction_V = alloca [10 x i14], align 2" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 41 'alloca' 'prediction_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 42 [1/1] (1.76ns)   --->   "br label %.preheader342" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ix_in_0 = phi i10 [ 0, %.preheader342.preheader ], [ %ix_in, %.preheader342.loopexit ]"   --->   Operation 43 'phi' 'ix_in_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %.preheader342.preheader ], [ %i, %.preheader342.loopexit ]"   --->   Operation 44 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.36ns)   --->   "%icmp_ln23 = icmp eq i5 %i_0, -4" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 45 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 46 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 47 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11, label %0" [cnn_ap_lp/cnn.cpp:23]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.73ns)   --->   "%ix_in = add i10 %ix_in_0, 28" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 49 'add' 'ix_in' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 50 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %tmp_s to i11" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 51 'zext' 'zext_ln203' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_34 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 52 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i7 %tmp_34 to i11" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 53 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.73ns)   --->   "%sub_ln203 = sub i11 %zext_ln203, %zext_ln203_17" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 54 'sub' 'sub_ln203' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 55 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 56 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_1_out_V_addr, align 16" [cnn_ap_lp/cnn.cpp:32]   --->   Operation 56 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 57 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_1_out_V_add, align 16" [cnn_ap_lp/cnn.cpp:37]   --->   Operation 57 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 58 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_2_out_V_addr, align 16" [cnn_ap_lp/cnn.cpp:42]   --->   Operation 58 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 59 [1/1] (3.25ns)   --->   "store i14 0, i14* %max_pool_2_out_V_add, align 16" [cnn_ap_lp/cnn.cpp:47]   --->   Operation 59 'store' <Predicate = (icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%ix_in_1 = phi i10 [ %ix_in_0, %0 ], [ %add_ln28, %_ifconv ]" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 60 'phi' 'ix_in_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %0 ], [ %j, %_ifconv ]"   --->   Operation 61 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %j_0, -4" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 62 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 63 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.78ns)   --->   "%j = add i5 %j_0, 1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 64 'add' 'j' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.preheader342.loopexit, label %_ifconv" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i5 %j_0 to i11" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 66 'zext' 'zext_ln203_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.63ns)   --->   "%add_ln203 = add i11 %sub_ln203, %zext_ln203_18" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 67 'add' 'add_ln203' <Predicate = (!icmp_ln25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %ix_in_1 to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 68 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 69 'getelementptr' 'cnn_input_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 70 'load' 'cnn_input_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 1, %ix_in_1" [cnn_ap_lp/cnn.cpp:28]   --->   Operation 71 'add' 'add_ln28' <Predicate = (!icmp_ln25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader342"   --->   Operation 72 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.69>
ST_4 : Operation 73 [1/2] (3.25ns)   --->   "%cnn_input_load = load float* %cnn_input_addr, align 4" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 73 'load' 'cnn_input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 74 [2/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 74 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 16.9>
ST_5 : Operation 75 [1/2] (4.43ns)   --->   "%d_assign = fpext float %cnn_input_load to double" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 75 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 76 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 77 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_41 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 78 'bitselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 79 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 80 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 81 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 82 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_42 = zext i53 %tmp to i54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 83 'zext' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_42" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 84 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_41, i54 %man_V_1, i54 %p_Result_42" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 85 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 86 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 87 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 88 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -8, %F2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 89 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 8, %F2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 90 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 91 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 92 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 8" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 93 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 94 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 95 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 96 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 97 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 98 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 99 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %cnn_input_load to i32" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 100 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 101 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_26, i14 -1, i14 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 102 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i14" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 103 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i14 %trunc_ln583, %sext_ln581cast" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 104 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 105 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 106 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 107 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 108 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 109 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 110 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 111 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 112 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 113 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 114 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 115 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i14 %shl_ln604, i14 %trunc_ln586" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 116 'select' 'select_ln603' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 117 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i14 %select_ln588, i14 %trunc_ln583" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 118 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 119 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%select_ln603_2 = select i1 %or_ln603, i14 %select_ln603, i14 %select_ln603_1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 120 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 121 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.70ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i14 %select_ln603_2, i14 0" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 122 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i11 %add_ln203 to i64" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 123 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%conv_1_input_V_addr = getelementptr [784 x i14]* %conv_1_input_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 124 'getelementptr' 'conv_1_input_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (3.25ns)   --->   "store i14 %select_ln603_3, i14* %conv_1_input_V_addr, align 2" [cnn_ap_lp/cnn.cpp:27]   --->   Operation 125 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/cnn.cpp:25]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 127 [2/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x i14]* %conv_1_input_V, [4056 x i14]* %conv_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:33]   --->   Operation 127 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 128 [1/2] (0.00ns)   --->   "call fastcc void @conv_1([784 x i14]* %conv_1_input_V, [4056 x i14]* %conv_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:33]   --->   Operation 128 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 4> <Delay = 0.00>
ST_9 : Operation 129 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [1014 x i14]* %max_pool_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:38]   --->   Operation 129 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 130 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [1014 x i14]* %max_pool_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:38]   --->   Operation 130 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 131 [2/2] (0.00ns)   --->   "call fastcc void @conv_2([1014 x i14]* %max_pool_1_out_V, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:43]   --->   Operation 131 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 132 [1/2] (0.00ns)   --->   "call fastcc void @conv_2([1014 x i14]* %max_pool_1_out_V, [1936 x i14]* %conv_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:43]   --->   Operation 132 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 8> <Delay = 0.00>
ST_13 : Operation 133 [2/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:48]   --->   Operation 133 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 9> <Delay = 3.25>
ST_14 : Operation 134 [1/2] (0.00ns)   --->   "call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:48]   --->   Operation 134 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%flat_array_V_addr = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 135 'getelementptr' 'flat_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (3.25ns)   --->   "store i14 0, i14* %flat_array_V_addr, align 16" [cnn_ap_lp/cnn.cpp:52]   --->   Operation 136 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 15 <SV = 10> <Delay = 0.00>
ST_15 : Operation 137 [2/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [400 x i14]* %flat_array_V) nounwind" [cnn_ap_lp/cnn.cpp:53]   --->   Operation 137 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 11> <Delay = 2.32>
ST_16 : Operation 138 [1/2] (0.00ns)   --->   "call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [400 x i14]* %flat_array_V) nounwind" [cnn_ap_lp/cnn.cpp:53]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 139 'getelementptr' 'dense_1_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_1_out_V_addr, align 2" [cnn_ap_lp/cnn.cpp:57]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 17 <SV = 12> <Delay = 0.00>
ST_17 : Operation 141 [2/2] (0.00ns)   --->   "call fastcc void @dense_1([400 x i14]* %flat_array_V, [50 x i13]* %dense_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:58]   --->   Operation 141 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 13> <Delay = 2.32>
ST_18 : Operation 142 [1/2] (0.00ns)   --->   "call fastcc void @dense_1([400 x i14]* %flat_array_V, [50 x i13]* %dense_1_out_V) nounwind" [cnn_ap_lp/cnn.cpp:58]   --->   Operation 142 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr36 = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:62]   --->   Operation 143 'getelementptr' 'dense_2_out_V_addr36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (2.32ns)   --->   "store i13 0, i13* %dense_2_out_V_addr36, align 2" [cnn_ap_lp/cnn.cpp:62]   --->   Operation 144 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 19 <SV = 14> <Delay = 0.00>
ST_19 : Operation 145 [2/2] (0.00ns)   --->   "call fastcc void @dense_2([50 x i13]* %dense_1_out_V, [30 x i13]* %dense_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:63]   --->   Operation 145 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 15> <Delay = 2.32>
ST_20 : Operation 146 [1/2] (0.00ns)   --->   "call fastcc void @dense_2([50 x i13]* %dense_1_out_V, [30 x i13]* %dense_2_out_V) nounwind" [cnn_ap_lp/cnn.cpp:63]   --->   Operation 146 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%prediction_V_addr = getelementptr [10 x i14]* %prediction_V, i64 0, i64 0" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 147 'getelementptr' 'prediction_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (2.32ns)   --->   "store i14 0, i14* %prediction_V_addr, align 16" [cnn_ap_lp/cnn.cpp:66]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 21 <SV = 16> <Delay = 0.00>
ST_21 : Operation 149 [2/2] (0.00ns)   --->   "call fastcc void @dense_out([30 x i13]* %dense_2_out_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_lp/cnn.cpp:67]   --->   Operation 149 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 17> <Delay = 1.76>
ST_22 : Operation 150 [1/2] (0.00ns)   --->   "call fastcc void @dense_out([30 x i13]* %dense_2_out_V, [10 x i14]* %prediction_V) nounwind" [cnn_ap_lp/cnn.cpp:67]   --->   Operation 150 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 151 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 151 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 18> <Delay = 2.32>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%i24_0 = phi i4 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11 ], [ %i_1, %_ifconv24 ]"   --->   Operation 152 'phi' 'i24_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (1.30ns)   --->   "%icmp_ln69 = icmp eq i4 %i24_0, -6" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 153 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 154 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i24_0, 1" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 155 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %3, label %_ifconv24" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %i24_0 to i64" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 157 'zext' 'zext_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%prediction_V_addr_1 = getelementptr [10 x i14]* %prediction_V, i64 0, i64 %zext_ln70" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 158 'getelementptr' 'prediction_V_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_23 : Operation 159 [2/2] (2.32ns)   --->   "%tmp_V_12 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 159 'load' 'tmp_V_12' <Predicate = (!icmp_ln69)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/cnn.cpp:72]   --->   Operation 160 'ret' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 24 <SV = 19> <Delay = 16.7>
ST_24 : Operation 161 [1/2] (2.32ns)   --->   "%tmp_V_12 = load i14* %prediction_V_addr_1, align 2" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 161 'load' 'tmp_V_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_24 : Operation 162 [1/1] (2.20ns)   --->   "%icmp_ln935 = icmp eq i14 %tmp_V_12, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 162 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_43 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_12, i32 13)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 163 'bitselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_12" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 164 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [1/1] (0.70ns)   --->   "%tmp_V_13 = select i1 %p_Result_43, i14 %tmp_V, i14 %tmp_V_12" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 165 'select' 'tmp_V_13' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_13, i32 13, i32 0) nounwind" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 166 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_44 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 167 'bitconcatenate' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_44, i1 true) nounwind" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 168 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 169 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 14, %l" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 169 'sub' 'sub_ln944' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i14" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 170 'trunc' 'trunc_ln944' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 171 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_22 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 172 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_22, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 173 'icmp' 'icmp_ln947' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i4" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 174 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (1.73ns)   --->   "%sub_ln947 = sub i4 7, %trunc_ln947" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 175 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i4 %sub_ln947 to i14" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 176 'zext' 'zext_ln947' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i14 -1, %zext_ln947" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 177 'lshr' 'lshr_ln947' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_36 = and i14 %tmp_V_13, %lshr_ln947" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 178 'and' 'p_Result_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 179 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i14 %p_Result_36, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 179 'icmp' 'icmp_ln947_1' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 180 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 181 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_23, true" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 182 'xor' 'xor_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 183 [1/1] (1.81ns)   --->   "%add_ln949 = add i14 -24, %trunc_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 183 'add' 'add_ln949' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_13, i14 %add_ln949)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 184 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_37, %xor_ln949" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 185 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 186 'or' 'or_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 187 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_24 : Operation 188 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 188 'icmp' 'icmp_ln958' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 189 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 25 <SV = 20> <Delay = 14.9>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%m = zext i14 %tmp_V_13 to i32" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 190 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 191 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 192 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 193 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 193 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 194 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m_12 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 195 'select' 'm_12' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 196 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_13 = add i32 %m_12, %or_ln" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 196 'add' 'm_13' <Predicate = (!icmp_ln935)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_13, i32 1, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 197 'partselect' 'm_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "%m_16 = zext i31 %m_s to i32" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 198 'zext' 'm_16' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_13, i32 25)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 199 'bitselect' 'tmp_24' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_24, i8 127, i8 126" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 200 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 201 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 202 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 202 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_9 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_43, i8 %add_ln964)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 203 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_45 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_16, i9 %tmp_9, i32 23, i32 31)" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 204 'partset' 'p_Result_45' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_45 to float" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 205 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 206 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%prediction_output_ad = getelementptr [10 x float]* %prediction_output, i64 0, i64 %zext_ln70" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 207 'getelementptr' 'prediction_output_ad' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (2.32ns)   --->   "store float %select_ln935, float* %prediction_output_ad, align 4" [cnn_ap_lp/cnn.cpp:70]   --->   Operation 208 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/cnn.cpp:69]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cnn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prediction_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_tabl]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000]
conv_1_input_V       (alloca           ) [ 00111111100000000000000000]
conv_1_out_V         (alloca           ) [ 00111111111000000000000000]
conv_1_out_V_addr    (getelementptr    ) [ 00111110000000000000000000]
max_pool_1_out_V     (alloca           ) [ 00111111111110000000000000]
max_pool_1_out_V_add (getelementptr    ) [ 00111110000000000000000000]
conv_2_out_V         (alloca           ) [ 00111111111111100000000000]
conv_2_out_V_addr    (getelementptr    ) [ 00111110000000000000000000]
max_pool_2_out_V     (alloca           ) [ 00111111111111111000000000]
max_pool_2_out_V_add (getelementptr    ) [ 00111110000000000000000000]
flat_array_V         (alloca           ) [ 00111111111111111110000000]
dense_1_out_V        (alloca           ) [ 00111111111111111111100000]
dense_2_out_V        (alloca           ) [ 00111111111111111111111000]
prediction_V         (alloca           ) [ 00111111111111111111111111]
br_ln23              (br               ) [ 01111110000000000000000000]
ix_in_0              (phi              ) [ 00111110000000000000000000]
i_0                  (phi              ) [ 00100000000000000000000000]
icmp_ln23            (icmp             ) [ 00111110000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000000]
i                    (add              ) [ 01111110000000000000000000]
br_ln23              (br               ) [ 00000000000000000000000000]
ix_in                (add              ) [ 01111110000000000000000000]
tmp_s                (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln203           (zext             ) [ 00000000000000000000000000]
tmp_34               (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln203_17        (zext             ) [ 00000000000000000000000000]
sub_ln203            (sub              ) [ 00011110000000000000000000]
br_ln25              (br               ) [ 00111110000000000000000000]
store_ln32           (store            ) [ 00000000000000000000000000]
store_ln37           (store            ) [ 00000000000000000000000000]
store_ln42           (store            ) [ 00000000000000000000000000]
store_ln47           (store            ) [ 00000000000000000000000000]
ix_in_1              (phi              ) [ 00010000000000000000000000]
j_0                  (phi              ) [ 00010000000000000000000000]
icmp_ln25            (icmp             ) [ 00111110000000000000000000]
empty_76             (speclooptripcount) [ 00000000000000000000000000]
j                    (add              ) [ 00111110000000000000000000]
br_ln25              (br               ) [ 00000000000000000000000000]
zext_ln203_18        (zext             ) [ 00000000000000000000000000]
add_ln203            (add              ) [ 00001110000000000000000000]
zext_ln27            (zext             ) [ 00000000000000000000000000]
cnn_input_addr       (getelementptr    ) [ 00001000000000000000000000]
add_ln28             (add              ) [ 00111110000000000000000000]
br_ln0               (br               ) [ 01111110000000000000000000]
cnn_input_load       (load             ) [ 00000100000000000000000000]
d_assign             (fpext            ) [ 00000000000000000000000000]
ireg_V               (bitcast          ) [ 00000000000000000000000000]
trunc_ln556          (trunc            ) [ 00000000000000000000000000]
p_Result_41          (bitselect        ) [ 00000000000000000000000000]
exp_tmp_V            (partselect       ) [ 00000000000000000000000000]
zext_ln461           (zext             ) [ 00000000000000000000000000]
trunc_ln565          (trunc            ) [ 00000000000000000000000000]
tmp                  (bitconcatenate   ) [ 00000000000000000000000000]
p_Result_42          (zext             ) [ 00000000000000000000000000]
man_V_1              (sub              ) [ 00000000000000000000000000]
man_V_2              (select           ) [ 00000000000000000000000000]
icmp_ln571           (icmp             ) [ 00000000000000000000000000]
F2                   (sub              ) [ 00000000000000000000000000]
icmp_ln581           (icmp             ) [ 00000000000000000000000000]
add_ln581            (add              ) [ 00000000000000000000000000]
sub_ln581            (sub              ) [ 00000000000000000000000000]
sh_amt               (select           ) [ 00000000000000000000000000]
sext_ln581           (sext             ) [ 00000000000000000000000000]
icmp_ln582           (icmp             ) [ 00000000000000000000000000]
trunc_ln583          (trunc            ) [ 00000000000000000000000000]
icmp_ln585           (icmp             ) [ 00000000000000000000000000]
icmp_ln603           (icmp             ) [ 00000000000000000000000000]
zext_ln586           (zext             ) [ 00000000000000000000000000]
ashr_ln586           (ashr             ) [ 00000000000000000000000000]
trunc_ln586          (trunc            ) [ 00000000000000000000000000]
bitcast_ln696        (bitcast          ) [ 00000000000000000000000000]
tmp_26               (bitselect        ) [ 00000000000000000000000000]
select_ln588         (select           ) [ 00000000000000000000000000]
sext_ln581cast       (trunc            ) [ 00000000000000000000000000]
shl_ln604            (shl              ) [ 00000000000000000000000000]
xor_ln571            (xor              ) [ 00000000000000000000000000]
and_ln582            (and              ) [ 00000000000000000000000000]
or_ln582             (or               ) [ 00000000000000000000000000]
xor_ln582            (xor              ) [ 00000000000000000000000000]
and_ln581            (and              ) [ 00000000000000000000000000]
xor_ln585            (xor              ) [ 00000000000000000000000000]
and_ln585            (and              ) [ 00000000000000000000000000]
and_ln585_1          (and              ) [ 00000000000000000000000000]
or_ln581             (or               ) [ 00000000000000000000000000]
xor_ln581            (xor              ) [ 00000000000000000000000000]
and_ln603            (and              ) [ 00000000000000000000000000]
select_ln603         (select           ) [ 00000000000000000000000000]
or_ln603             (or               ) [ 00000000000000000000000000]
select_ln603_1       (select           ) [ 00000000000000000000000000]
or_ln603_1           (or               ) [ 00000000000000000000000000]
select_ln603_2       (select           ) [ 00000000000000000000000000]
or_ln603_2           (or               ) [ 00000000000000000000000000]
select_ln603_3       (select           ) [ 00000010000000000000000000]
sext_ln203           (sext             ) [ 00000000000000000000000000]
conv_1_input_V_addr  (getelementptr    ) [ 00000000000000000000000000]
store_ln27           (store            ) [ 00000000000000000000000000]
br_ln25              (br               ) [ 00111110000000000000000000]
call_ln33            (call             ) [ 00000000000000000000000000]
call_ln38            (call             ) [ 00000000000000000000000000]
call_ln43            (call             ) [ 00000000000000000000000000]
call_ln48            (call             ) [ 00000000000000000000000000]
flat_array_V_addr    (getelementptr    ) [ 00000000000000000000000000]
store_ln52           (store            ) [ 00000000000000000000000000]
call_ln53            (call             ) [ 00000000000000000000000000]
dense_1_out_V_addr   (getelementptr    ) [ 00000000000000000000000000]
store_ln57           (store            ) [ 00000000000000000000000000]
call_ln58            (call             ) [ 00000000000000000000000000]
dense_2_out_V_addr36 (getelementptr    ) [ 00000000000000000000000000]
store_ln62           (store            ) [ 00000000000000000000000000]
call_ln63            (call             ) [ 00000000000000000000000000]
prediction_V_addr    (getelementptr    ) [ 00000000000000000000000000]
store_ln66           (store            ) [ 00000000000000000000000000]
call_ln67            (call             ) [ 00000000000000000000000000]
br_ln69              (br               ) [ 00000000000000000000001111]
i24_0                (phi              ) [ 00000000000000000000000100]
icmp_ln69            (icmp             ) [ 00000000000000000000000111]
empty_77             (speclooptripcount) [ 00000000000000000000000000]
i_1                  (add              ) [ 00000000000000000000001111]
br_ln69              (br               ) [ 00000000000000000000000000]
zext_ln70            (zext             ) [ 00000000000000000000000011]
prediction_V_addr_1  (getelementptr    ) [ 00000000000000000000000010]
ret_ln72             (ret              ) [ 00000000000000000000000000]
tmp_V_12             (load             ) [ 00000000000000000000000000]
icmp_ln935           (icmp             ) [ 00000000000000000000000001]
p_Result_43          (bitselect        ) [ 00000000000000000000000001]
tmp_V                (sub              ) [ 00000000000000000000000000]
tmp_V_13             (select           ) [ 00000000000000000000000001]
p_Result_s           (partselect       ) [ 00000000000000000000000000]
p_Result_44          (bitconcatenate   ) [ 00000000000000000000000000]
l                    (cttz             ) [ 00000000000000000000000000]
sub_ln944            (sub              ) [ 00000000000000000000000001]
trunc_ln944          (trunc            ) [ 00000000000000000000000000]
lsb_index            (add              ) [ 00000000000000000000000000]
tmp_22               (partselect       ) [ 00000000000000000000000000]
icmp_ln947           (icmp             ) [ 00000000000000000000000000]
trunc_ln947          (trunc            ) [ 00000000000000000000000000]
sub_ln947            (sub              ) [ 00000000000000000000000000]
zext_ln947           (zext             ) [ 00000000000000000000000000]
lshr_ln947           (lshr             ) [ 00000000000000000000000000]
p_Result_36          (and              ) [ 00000000000000000000000000]
icmp_ln947_1         (icmp             ) [ 00000000000000000000000000]
a                    (and              ) [ 00000000000000000000000000]
tmp_23               (bitselect        ) [ 00000000000000000000000000]
xor_ln949            (xor              ) [ 00000000000000000000000000]
add_ln949            (add              ) [ 00000000000000000000000000]
p_Result_37          (bitselect        ) [ 00000000000000000000000000]
and_ln949            (and              ) [ 00000000000000000000000000]
or_ln949             (or               ) [ 00000000000000000000000000]
or_ln                (bitconcatenate   ) [ 00000000000000000000000001]
icmp_ln958           (icmp             ) [ 00000000000000000000000001]
trunc_ln943          (trunc            ) [ 00000000000000000000000001]
m                    (zext             ) [ 00000000000000000000000000]
add_ln958            (add              ) [ 00000000000000000000000000]
lshr_ln958           (lshr             ) [ 00000000000000000000000000]
sub_ln958            (sub              ) [ 00000000000000000000000000]
shl_ln958            (shl              ) [ 00000000000000000000000000]
m_12                 (select           ) [ 00000000000000000000000000]
m_13                 (add              ) [ 00000000000000000000000000]
m_s                  (partselect       ) [ 00000000000000000000000000]
m_16                 (zext             ) [ 00000000000000000000000000]
tmp_24               (bitselect        ) [ 00000000000000000000000000]
select_ln964         (select           ) [ 00000000000000000000000000]
sub_ln964            (sub              ) [ 00000000000000000000000000]
add_ln964            (add              ) [ 00000000000000000000000000]
tmp_9                (bitconcatenate   ) [ 00000000000000000000000000]
p_Result_45          (partset          ) [ 00000000000000000000000000]
bitcast_ln739        (bitcast          ) [ 00000000000000000000000000]
select_ln935         (select           ) [ 00000000000000000000000000]
prediction_output_ad (getelementptr    ) [ 00000000000000000000000000]
store_ln70           (store            ) [ 00000000000000000000000000]
br_ln69              (br               ) [ 00000000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cnn_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction_output">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_output"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_2_weights_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_2_bias_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_1_weights_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_1_bias_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_2_weights_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_2_bias_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_out_weights_V_s">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_out_weights_V_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dense_out_weights_V_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dense_out_weights_V_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dense_out_weights_V_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dense_out_weights_V_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dense_out_weights_V_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dense_out_weights_V_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dense_out_weights_V_8">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dense_out_weights_V_9">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="dense_out_weights_V_10">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="dense_out_weights_V_11">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="dense_out_weights_V_12">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="dense_out_weights_V_13">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dense_out_weights_V_14">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="dense_out_weights_V_15">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="dense_out_weights_V_16">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="dense_out_weights_V_17">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="dense_out_weights_V_18">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="dense_out_weights_V_19">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="dense_out_weights_V_20">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="dense_out_weights_V_21">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="dense_out_weights_V_22">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_22"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="dense_out_weights_V_23">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="dense_out_weights_V_24">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_24"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="dense_out_weights_V_25">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="dense_out_weights_V_26">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_26"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="dense_out_weights_V_27">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="dense_out_weights_V_28">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_28"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="dense_out_weights_V_29">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="dense_out_bias_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="exp_x_msb_2_m_1_tabl">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_tabl"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnn_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i14"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i14"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1004" name="conv_1_input_V_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_input_V/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="conv_1_out_V_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_1_out_V/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="max_pool_1_out_V_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_pool_1_out_V/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="conv_2_out_V_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_2_out_V/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="max_pool_2_out_V_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_pool_2_out_V/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="flat_array_V_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="flat_array_V/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="dense_1_out_V_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_1_out_V/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="dense_2_out_V_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_2_out_V/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="prediction_V_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prediction_V/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="conv_1_out_V_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="14" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_V_addr/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="max_pool_1_out_V_add_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="14" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_V_add/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="conv_2_out_V_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="14" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_out_V_addr/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="max_pool_2_out_V_add_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="14" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_2_out_V_add/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln32_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="1"/>
<pin id="302" dir="0" index="1" bw="14" slack="0"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln37_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="1"/>
<pin id="308" dir="0" index="1" bw="14" slack="0"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln42_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="1"/>
<pin id="314" dir="0" index="1" bw="14" slack="0"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln47_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="1"/>
<pin id="320" dir="0" index="1" bw="14" slack="0"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="cnn_input_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="10" slack="0"/>
<pin id="328" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cnn_input_addr/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnn_input_load/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="conv_1_input_V_addr_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="11" slack="0"/>
<pin id="341" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_input_V_addr/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln27_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="0" index="1" bw="14" slack="1"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="flat_array_V_addr_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_V_addr/14 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln52_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="9" slack="0"/>
<pin id="358" dir="0" index="1" bw="14" slack="0"/>
<pin id="359" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/14 "/>
</bind>
</comp>

<comp id="363" class="1004" name="dense_1_out_V_addr_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_V_addr/16 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln57_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="13" slack="0"/>
<pin id="373" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/16 "/>
</bind>
</comp>

<comp id="377" class="1004" name="dense_2_out_V_addr36_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_V_addr36/18 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln62_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="0" index="1" bw="13" slack="0"/>
<pin id="387" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/18 "/>
</bind>
</comp>

<comp id="391" class="1004" name="prediction_V_addr_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_V_addr/20 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="14" slack="0"/>
<pin id="401" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln66/20 tmp_V_12/23 "/>
</bind>
</comp>

<comp id="405" class="1004" name="prediction_V_addr_1_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="4" slack="0"/>
<pin id="409" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_V_addr_1/23 "/>
</bind>
</comp>

<comp id="412" class="1004" name="prediction_output_ad_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="4" slack="2"/>
<pin id="416" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_output_ad/25 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln70_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/25 "/>
</bind>
</comp>

<comp id="425" class="1005" name="ix_in_0_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="1"/>
<pin id="427" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ix_in_0 (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="ix_in_0_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="10" slack="0"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_0/2 "/>
</bind>
</comp>

<comp id="437" class="1005" name="i_0_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="1"/>
<pin id="439" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="441" class="1004" name="i_0_phi_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="2" bw="5" slack="0"/>
<pin id="445" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="ix_in_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="450" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="ix_in_1 (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="ix_in_1_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="1"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="10" slack="0"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ix_in_1/3 "/>
</bind>
</comp>

<comp id="458" class="1005" name="j_0_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="1"/>
<pin id="460" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="j_0_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="5" slack="0"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="469" class="1005" name="i24_0_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="1"/>
<pin id="471" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i24_0 (phireg) "/>
</bind>
</comp>

<comp id="473" class="1004" name="i24_0_phi_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="4" slack="0"/>
<pin id="477" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i24_0/23 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_dense_out_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="0" slack="0"/>
<pin id="482" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="484" dir="0" index="3" bw="9" slack="0"/>
<pin id="485" dir="0" index="4" bw="9" slack="0"/>
<pin id="486" dir="0" index="5" bw="8" slack="0"/>
<pin id="487" dir="0" index="6" bw="8" slack="0"/>
<pin id="488" dir="0" index="7" bw="9" slack="0"/>
<pin id="489" dir="0" index="8" bw="9" slack="0"/>
<pin id="490" dir="0" index="9" bw="9" slack="0"/>
<pin id="491" dir="0" index="10" bw="8" slack="0"/>
<pin id="492" dir="0" index="11" bw="8" slack="0"/>
<pin id="493" dir="0" index="12" bw="9" slack="0"/>
<pin id="494" dir="0" index="13" bw="9" slack="0"/>
<pin id="495" dir="0" index="14" bw="8" slack="0"/>
<pin id="496" dir="0" index="15" bw="9" slack="0"/>
<pin id="497" dir="0" index="16" bw="8" slack="0"/>
<pin id="498" dir="0" index="17" bw="9" slack="0"/>
<pin id="499" dir="0" index="18" bw="8" slack="0"/>
<pin id="500" dir="0" index="19" bw="9" slack="0"/>
<pin id="501" dir="0" index="20" bw="9" slack="0"/>
<pin id="502" dir="0" index="21" bw="9" slack="0"/>
<pin id="503" dir="0" index="22" bw="9" slack="0"/>
<pin id="504" dir="0" index="23" bw="9" slack="0"/>
<pin id="505" dir="0" index="24" bw="9" slack="0"/>
<pin id="506" dir="0" index="25" bw="8" slack="0"/>
<pin id="507" dir="0" index="26" bw="9" slack="0"/>
<pin id="508" dir="0" index="27" bw="9" slack="0"/>
<pin id="509" dir="0" index="28" bw="9" slack="0"/>
<pin id="510" dir="0" index="29" bw="8" slack="0"/>
<pin id="511" dir="0" index="30" bw="8" slack="0"/>
<pin id="512" dir="0" index="31" bw="8" slack="0"/>
<pin id="513" dir="0" index="32" bw="8" slack="0"/>
<pin id="514" dir="0" index="33" bw="8" slack="0"/>
<pin id="515" dir="0" index="34" bw="11" slack="0"/>
<pin id="516" dir="0" index="35" bw="25" slack="0"/>
<pin id="517" dir="0" index="36" bw="25" slack="0"/>
<pin id="518" dir="1" index="37" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/21 "/>
</bind>
</comp>

<comp id="554" class="1004" name="grp_conv_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="0" slack="0"/>
<pin id="556" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="557" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="558" dir="0" index="3" bw="10" slack="0"/>
<pin id="559" dir="0" index="4" bw="8" slack="0"/>
<pin id="560" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/11 "/>
</bind>
</comp>

<comp id="564" class="1004" name="grp_conv_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="0" slack="0"/>
<pin id="566" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="567" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="568" dir="0" index="3" bw="9" slack="0"/>
<pin id="569" dir="0" index="4" bw="7" slack="0"/>
<pin id="570" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/7 "/>
</bind>
</comp>

<comp id="574" class="1004" name="grp_max_pool_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="0" slack="0"/>
<pin id="576" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="578" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln38/9 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_max_pool_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="0" slack="0"/>
<pin id="582" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="583" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="584" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/13 "/>
</bind>
</comp>

<comp id="586" class="1004" name="grp_dense_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="0" slack="0"/>
<pin id="588" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="589" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="590" dir="0" index="3" bw="9" slack="0"/>
<pin id="591" dir="0" index="4" bw="6" slack="0"/>
<pin id="592" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/17 "/>
</bind>
</comp>

<comp id="596" class="1004" name="grp_dense_2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="0" slack="0"/>
<pin id="598" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="599" dir="0" index="2" bw="13" slack="2147483647"/>
<pin id="600" dir="0" index="3" bw="9" slack="0"/>
<pin id="601" dir="0" index="4" bw="9" slack="0"/>
<pin id="602" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/19 "/>
</bind>
</comp>

<comp id="606" class="1004" name="grp_flat_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="0" slack="0"/>
<pin id="608" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="609" dir="0" index="2" bw="14" slack="2147483647"/>
<pin id="610" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln53/15 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="icmp_ln23_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="5" slack="0"/>
<pin id="618" dir="0" index="1" bw="3" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="i_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="5" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="ix_in_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="10" slack="0"/>
<pin id="630" dir="0" index="1" bw="6" slack="0"/>
<pin id="631" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_in/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_s_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="0"/>
<pin id="636" dir="0" index="1" bw="5" slack="0"/>
<pin id="637" dir="0" index="2" bw="1" slack="0"/>
<pin id="638" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln203_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="10" slack="0"/>
<pin id="644" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_34_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="7" slack="0"/>
<pin id="648" dir="0" index="1" bw="5" slack="0"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln203_17_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="7" slack="0"/>
<pin id="656" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_17/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sub_ln203_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="10" slack="0"/>
<pin id="660" dir="0" index="1" bw="7" slack="0"/>
<pin id="661" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln25_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="0"/>
<pin id="666" dir="0" index="1" bw="3" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="j_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="5" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln203_18_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="5" slack="0"/>
<pin id="678" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_18/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="add_ln203_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="11" slack="1"/>
<pin id="682" dir="0" index="1" bw="5" slack="0"/>
<pin id="683" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="685" class="1004" name="zext_ln27_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="0"/>
<pin id="687" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln28_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="0"/>
<pin id="692" dir="0" index="1" bw="10" slack="0"/>
<pin id="693" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="ireg_V_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="64" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="trunc_ln556_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="64" slack="0"/>
<pin id="702" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="p_Result_41_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="64" slack="0"/>
<pin id="707" dir="0" index="2" bw="7" slack="0"/>
<pin id="708" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_41/5 "/>
</bind>
</comp>

<comp id="712" class="1004" name="exp_tmp_V_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="11" slack="0"/>
<pin id="714" dir="0" index="1" bw="64" slack="0"/>
<pin id="715" dir="0" index="2" bw="7" slack="0"/>
<pin id="716" dir="0" index="3" bw="7" slack="0"/>
<pin id="717" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln461_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="11" slack="0"/>
<pin id="724" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="trunc_ln565_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="64" slack="0"/>
<pin id="728" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/5 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="53" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="0" index="2" bw="52" slack="0"/>
<pin id="734" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="738" class="1004" name="p_Result_42_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="53" slack="0"/>
<pin id="740" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_42/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="man_V_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="53" slack="0"/>
<pin id="745" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/5 "/>
</bind>
</comp>

<comp id="748" class="1004" name="man_V_2_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="54" slack="0"/>
<pin id="751" dir="0" index="2" bw="53" slack="0"/>
<pin id="752" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/5 "/>
</bind>
</comp>

<comp id="756" class="1004" name="icmp_ln571_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="63" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/5 "/>
</bind>
</comp>

<comp id="762" class="1004" name="F2_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="12" slack="0"/>
<pin id="764" dir="0" index="1" bw="11" slack="0"/>
<pin id="765" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="icmp_ln581_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="12" slack="0"/>
<pin id="770" dir="0" index="1" bw="5" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="add_ln581_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="4" slack="0"/>
<pin id="776" dir="0" index="1" bw="12" slack="0"/>
<pin id="777" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="sub_ln581_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="5" slack="0"/>
<pin id="782" dir="0" index="1" bw="12" slack="0"/>
<pin id="783" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="sh_amt_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="12" slack="0"/>
<pin id="789" dir="0" index="2" bw="12" slack="0"/>
<pin id="790" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sext_ln581_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="12" slack="0"/>
<pin id="796" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/5 "/>
</bind>
</comp>

<comp id="798" class="1004" name="icmp_ln582_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="12" slack="0"/>
<pin id="800" dir="0" index="1" bw="5" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/5 "/>
</bind>
</comp>

<comp id="804" class="1004" name="trunc_ln583_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="54" slack="0"/>
<pin id="806" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/5 "/>
</bind>
</comp>

<comp id="808" class="1004" name="icmp_ln585_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="12" slack="0"/>
<pin id="810" dir="0" index="1" bw="7" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/5 "/>
</bind>
</comp>

<comp id="814" class="1004" name="icmp_ln603_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="12" slack="0"/>
<pin id="816" dir="0" index="1" bw="5" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln586_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="12" slack="0"/>
<pin id="822" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="ashr_ln586_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="54" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="trunc_ln586_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="54" slack="0"/>
<pin id="832" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/5 "/>
</bind>
</comp>

<comp id="834" class="1004" name="bitcast_ln696_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_26_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="0"/>
<pin id="840" dir="0" index="2" bw="6" slack="0"/>
<pin id="841" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="845" class="1004" name="select_ln588_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="sext_ln581cast_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="12" slack="0"/>
<pin id="855" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="sext_ln581cast/5 "/>
</bind>
</comp>

<comp id="857" class="1004" name="shl_ln604_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="14" slack="0"/>
<pin id="859" dir="0" index="1" bw="14" slack="0"/>
<pin id="860" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/5 "/>
</bind>
</comp>

<comp id="863" class="1004" name="xor_ln571_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="and_ln582_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/5 "/>
</bind>
</comp>

<comp id="875" class="1004" name="or_ln582_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/5 "/>
</bind>
</comp>

<comp id="881" class="1004" name="xor_ln582_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/5 "/>
</bind>
</comp>

<comp id="887" class="1004" name="and_ln581_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/5 "/>
</bind>
</comp>

<comp id="893" class="1004" name="xor_ln585_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/5 "/>
</bind>
</comp>

<comp id="899" class="1004" name="and_ln585_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="and_ln585_1_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/5 "/>
</bind>
</comp>

<comp id="911" class="1004" name="or_ln581_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="xor_ln581_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/5 "/>
</bind>
</comp>

<comp id="923" class="1004" name="and_ln603_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/5 "/>
</bind>
</comp>

<comp id="929" class="1004" name="select_ln603_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="0"/>
<pin id="931" dir="0" index="1" bw="14" slack="0"/>
<pin id="932" dir="0" index="2" bw="14" slack="0"/>
<pin id="933" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/5 "/>
</bind>
</comp>

<comp id="937" class="1004" name="or_ln603_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/5 "/>
</bind>
</comp>

<comp id="943" class="1004" name="select_ln603_1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="0"/>
<pin id="945" dir="0" index="1" bw="14" slack="0"/>
<pin id="946" dir="0" index="2" bw="14" slack="0"/>
<pin id="947" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/5 "/>
</bind>
</comp>

<comp id="951" class="1004" name="or_ln603_1_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="1" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/5 "/>
</bind>
</comp>

<comp id="957" class="1004" name="select_ln603_2_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="14" slack="0"/>
<pin id="960" dir="0" index="2" bw="14" slack="0"/>
<pin id="961" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/5 "/>
</bind>
</comp>

<comp id="965" class="1004" name="or_ln603_2_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="1" slack="0"/>
<pin id="968" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/5 "/>
</bind>
</comp>

<comp id="971" class="1004" name="select_ln603_3_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="0"/>
<pin id="973" dir="0" index="1" bw="14" slack="0"/>
<pin id="974" dir="0" index="2" bw="1" slack="0"/>
<pin id="975" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_3/5 "/>
</bind>
</comp>

<comp id="979" class="1004" name="sext_ln203_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="11" slack="3"/>
<pin id="981" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/6 "/>
</bind>
</comp>

<comp id="983" class="1004" name="icmp_ln69_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="4" slack="0"/>
<pin id="985" dir="0" index="1" bw="4" slack="0"/>
<pin id="986" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/23 "/>
</bind>
</comp>

<comp id="989" class="1004" name="i_1_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="4" slack="0"/>
<pin id="991" dir="0" index="1" bw="1" slack="0"/>
<pin id="992" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/23 "/>
</bind>
</comp>

<comp id="995" class="1004" name="zext_ln70_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="4" slack="0"/>
<pin id="997" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/23 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="icmp_ln935_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="14" slack="0"/>
<pin id="1002" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/24 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="p_Result_43_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="14" slack="0"/>
<pin id="1009" dir="0" index="2" bw="5" slack="0"/>
<pin id="1010" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_43/24 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="tmp_V_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="14" slack="0"/>
<pin id="1017" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/24 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_V_13_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="14" slack="0"/>
<pin id="1023" dir="0" index="2" bw="14" slack="0"/>
<pin id="1024" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_13/24 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="p_Result_s_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="14" slack="0"/>
<pin id="1030" dir="0" index="1" bw="14" slack="0"/>
<pin id="1031" dir="0" index="2" bw="5" slack="0"/>
<pin id="1032" dir="0" index="3" bw="1" slack="0"/>
<pin id="1033" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/24 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="p_Result_44_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="32" slack="0"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="0" index="2" bw="14" slack="0"/>
<pin id="1042" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_44/24 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="l_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="32" slack="0"/>
<pin id="1048" dir="0" index="1" bw="32" slack="0"/>
<pin id="1049" dir="0" index="2" bw="1" slack="0"/>
<pin id="1050" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/24 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="sub_ln944_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="5" slack="0"/>
<pin id="1056" dir="0" index="1" bw="32" slack="0"/>
<pin id="1057" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/24 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="trunc_ln944_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="0"/>
<pin id="1062" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/24 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="lsb_index_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="6" slack="0"/>
<pin id="1066" dir="0" index="1" bw="32" slack="0"/>
<pin id="1067" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/24 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="tmp_22_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="31" slack="0"/>
<pin id="1072" dir="0" index="1" bw="32" slack="0"/>
<pin id="1073" dir="0" index="2" bw="1" slack="0"/>
<pin id="1074" dir="0" index="3" bw="6" slack="0"/>
<pin id="1075" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/24 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="icmp_ln947_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="31" slack="0"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/24 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="trunc_ln947_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="0"/>
<pin id="1088" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/24 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="sub_ln947_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="4" slack="0"/>
<pin id="1092" dir="0" index="1" bw="4" slack="0"/>
<pin id="1093" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/24 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="zext_ln947_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="4" slack="0"/>
<pin id="1098" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/24 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="lshr_ln947_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="4" slack="0"/>
<pin id="1103" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/24 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="p_Result_36_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="14" slack="0"/>
<pin id="1108" dir="0" index="1" bw="14" slack="0"/>
<pin id="1109" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_36/24 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="icmp_ln947_1_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="14" slack="0"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/24 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="a_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120" dir="0" index="1" bw="1" slack="0"/>
<pin id="1121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/24 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp_23_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="1" slack="0"/>
<pin id="1126" dir="0" index="1" bw="32" slack="0"/>
<pin id="1127" dir="0" index="2" bw="6" slack="0"/>
<pin id="1128" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/24 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="xor_ln949_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="0"/>
<pin id="1134" dir="0" index="1" bw="1" slack="0"/>
<pin id="1135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/24 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="add_ln949_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="6" slack="0"/>
<pin id="1140" dir="0" index="1" bw="14" slack="0"/>
<pin id="1141" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/24 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="p_Result_37_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="0"/>
<pin id="1146" dir="0" index="1" bw="14" slack="0"/>
<pin id="1147" dir="0" index="2" bw="14" slack="0"/>
<pin id="1148" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_37/24 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="and_ln949_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="1" slack="0"/>
<pin id="1155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/24 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="or_ln949_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="0"/>
<pin id="1160" dir="0" index="1" bw="1" slack="0"/>
<pin id="1161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/24 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="or_ln_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="0"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="0" index="2" bw="1" slack="0"/>
<pin id="1168" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/24 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="icmp_ln958_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="32" slack="0"/>
<pin id="1174" dir="0" index="1" bw="1" slack="0"/>
<pin id="1175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/24 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="trunc_ln943_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="0"/>
<pin id="1180" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/24 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="m_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="14" slack="1"/>
<pin id="1184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/25 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="add_ln958_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="6" slack="0"/>
<pin id="1187" dir="0" index="1" bw="32" slack="1"/>
<pin id="1188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/25 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="lshr_ln958_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="14" slack="0"/>
<pin id="1192" dir="0" index="1" bw="32" slack="0"/>
<pin id="1193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/25 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="sub_ln958_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="6" slack="0"/>
<pin id="1198" dir="0" index="1" bw="32" slack="1"/>
<pin id="1199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/25 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="shl_ln958_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="14" slack="0"/>
<pin id="1203" dir="0" index="1" bw="32" slack="0"/>
<pin id="1204" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/25 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="m_12_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="1"/>
<pin id="1209" dir="0" index="1" bw="32" slack="0"/>
<pin id="1210" dir="0" index="2" bw="32" slack="0"/>
<pin id="1211" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_12/25 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="m_13_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="0"/>
<pin id="1216" dir="0" index="1" bw="32" slack="1"/>
<pin id="1217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_13/25 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="m_s_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="31" slack="0"/>
<pin id="1221" dir="0" index="1" bw="32" slack="0"/>
<pin id="1222" dir="0" index="2" bw="1" slack="0"/>
<pin id="1223" dir="0" index="3" bw="6" slack="0"/>
<pin id="1224" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/25 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="m_16_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="31" slack="0"/>
<pin id="1231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_16/25 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="tmp_24_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="0"/>
<pin id="1235" dir="0" index="1" bw="32" slack="0"/>
<pin id="1236" dir="0" index="2" bw="6" slack="0"/>
<pin id="1237" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/25 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="select_ln964_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="1" slack="0"/>
<pin id="1243" dir="0" index="1" bw="8" slack="0"/>
<pin id="1244" dir="0" index="2" bw="8" slack="0"/>
<pin id="1245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/25 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="sub_ln964_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="4" slack="0"/>
<pin id="1251" dir="0" index="1" bw="8" slack="1"/>
<pin id="1252" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/25 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="add_ln964_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="8" slack="0"/>
<pin id="1256" dir="0" index="1" bw="8" slack="0"/>
<pin id="1257" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/25 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="tmp_9_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="9" slack="0"/>
<pin id="1262" dir="0" index="1" bw="1" slack="1"/>
<pin id="1263" dir="0" index="2" bw="8" slack="0"/>
<pin id="1264" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/25 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="p_Result_45_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="32" slack="0"/>
<pin id="1269" dir="0" index="1" bw="31" slack="0"/>
<pin id="1270" dir="0" index="2" bw="9" slack="0"/>
<pin id="1271" dir="0" index="3" bw="6" slack="0"/>
<pin id="1272" dir="0" index="4" bw="6" slack="0"/>
<pin id="1273" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_45/25 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="bitcast_ln739_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="0"/>
<pin id="1281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/25 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="select_ln935_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="1" slack="1"/>
<pin id="1285" dir="0" index="1" bw="32" slack="0"/>
<pin id="1286" dir="0" index="2" bw="32" slack="0"/>
<pin id="1287" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/25 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="conv_1_out_V_addr_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="12" slack="1"/>
<pin id="1293" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_V_addr "/>
</bind>
</comp>

<comp id="1296" class="1005" name="max_pool_1_out_V_add_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="10" slack="1"/>
<pin id="1298" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_V_add "/>
</bind>
</comp>

<comp id="1301" class="1005" name="conv_2_out_V_addr_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="11" slack="1"/>
<pin id="1303" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_out_V_addr "/>
</bind>
</comp>

<comp id="1306" class="1005" name="max_pool_2_out_V_add_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="9" slack="1"/>
<pin id="1308" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_2_out_V_add "/>
</bind>
</comp>

<comp id="1314" class="1005" name="i_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="5" slack="0"/>
<pin id="1316" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1319" class="1005" name="ix_in_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="10" slack="0"/>
<pin id="1321" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="ix_in "/>
</bind>
</comp>

<comp id="1324" class="1005" name="sub_ln203_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="11" slack="1"/>
<pin id="1326" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="j_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="5" slack="0"/>
<pin id="1334" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1337" class="1005" name="add_ln203_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="11" slack="3"/>
<pin id="1339" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="cnn_input_addr_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="10" slack="1"/>
<pin id="1344" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_addr "/>
</bind>
</comp>

<comp id="1347" class="1005" name="add_ln28_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="10" slack="0"/>
<pin id="1349" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="cnn_input_load_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="1"/>
<pin id="1354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnn_input_load "/>
</bind>
</comp>

<comp id="1358" class="1005" name="select_ln603_3_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="14" slack="1"/>
<pin id="1360" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_3 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="i_1_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="4" slack="0"/>
<pin id="1368" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="zext_ln70_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="64" slack="2"/>
<pin id="1373" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln70 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="prediction_V_addr_1_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="4" slack="1"/>
<pin id="1378" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="prediction_V_addr_1 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="icmp_ln935_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="1"/>
<pin id="1383" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="p_Result_43_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="1"/>
<pin id="1388" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_43 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="tmp_V_13_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="14" slack="1"/>
<pin id="1393" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_13 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="sub_ln944_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="32" slack="1"/>
<pin id="1398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="or_ln_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="32" slack="1"/>
<pin id="1404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1407" class="1005" name="icmp_ln958_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="1"/>
<pin id="1409" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="trunc_ln943_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="8" slack="1"/>
<pin id="1414" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="235"><net_src comp="94" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="94" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="94" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="94" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="94" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="94" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="94" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="94" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="94" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="236" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="96" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="96" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="240" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="96" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="96" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="244" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="96" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="96" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="248" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="96" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="96" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="305"><net_src comp="118" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="118" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="118" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="118" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="0" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="96" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="324" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="96" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="96" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="355"><net_src comp="96" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="118" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="362"><net_src comp="349" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="368"><net_src comp="96" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="369"><net_src comp="96" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="166" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="376"><net_src comp="363" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="382"><net_src comp="96" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="383"><net_src comp="96" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="389"><net_src comp="166" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="390"><net_src comp="377" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="396"><net_src comp="96" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="397"><net_src comp="96" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="403"><net_src comp="118" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="404"><net_src comp="391" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="410"><net_src comp="96" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="411"><net_src comp="405" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="417"><net_src comp="2" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="96" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="412" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="98" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="429" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="440"><net_src comp="100" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="457"><net_src comp="425" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="100" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="458" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="174" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="479"><net_src comp="469" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="519"><net_src comp="172" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="520"><net_src comp="20" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="521"><net_src comp="22" pin="0"/><net_sink comp="480" pin=4"/></net>

<net id="522"><net_src comp="24" pin="0"/><net_sink comp="480" pin=5"/></net>

<net id="523"><net_src comp="26" pin="0"/><net_sink comp="480" pin=6"/></net>

<net id="524"><net_src comp="28" pin="0"/><net_sink comp="480" pin=7"/></net>

<net id="525"><net_src comp="30" pin="0"/><net_sink comp="480" pin=8"/></net>

<net id="526"><net_src comp="32" pin="0"/><net_sink comp="480" pin=9"/></net>

<net id="527"><net_src comp="34" pin="0"/><net_sink comp="480" pin=10"/></net>

<net id="528"><net_src comp="36" pin="0"/><net_sink comp="480" pin=11"/></net>

<net id="529"><net_src comp="38" pin="0"/><net_sink comp="480" pin=12"/></net>

<net id="530"><net_src comp="40" pin="0"/><net_sink comp="480" pin=13"/></net>

<net id="531"><net_src comp="42" pin="0"/><net_sink comp="480" pin=14"/></net>

<net id="532"><net_src comp="44" pin="0"/><net_sink comp="480" pin=15"/></net>

<net id="533"><net_src comp="46" pin="0"/><net_sink comp="480" pin=16"/></net>

<net id="534"><net_src comp="48" pin="0"/><net_sink comp="480" pin=17"/></net>

<net id="535"><net_src comp="50" pin="0"/><net_sink comp="480" pin=18"/></net>

<net id="536"><net_src comp="52" pin="0"/><net_sink comp="480" pin=19"/></net>

<net id="537"><net_src comp="54" pin="0"/><net_sink comp="480" pin=20"/></net>

<net id="538"><net_src comp="56" pin="0"/><net_sink comp="480" pin=21"/></net>

<net id="539"><net_src comp="58" pin="0"/><net_sink comp="480" pin=22"/></net>

<net id="540"><net_src comp="60" pin="0"/><net_sink comp="480" pin=23"/></net>

<net id="541"><net_src comp="62" pin="0"/><net_sink comp="480" pin=24"/></net>

<net id="542"><net_src comp="64" pin="0"/><net_sink comp="480" pin=25"/></net>

<net id="543"><net_src comp="66" pin="0"/><net_sink comp="480" pin=26"/></net>

<net id="544"><net_src comp="68" pin="0"/><net_sink comp="480" pin=27"/></net>

<net id="545"><net_src comp="70" pin="0"/><net_sink comp="480" pin=28"/></net>

<net id="546"><net_src comp="72" pin="0"/><net_sink comp="480" pin=29"/></net>

<net id="547"><net_src comp="74" pin="0"/><net_sink comp="480" pin=30"/></net>

<net id="548"><net_src comp="76" pin="0"/><net_sink comp="480" pin=31"/></net>

<net id="549"><net_src comp="78" pin="0"/><net_sink comp="480" pin=32"/></net>

<net id="550"><net_src comp="80" pin="0"/><net_sink comp="480" pin=33"/></net>

<net id="551"><net_src comp="82" pin="0"/><net_sink comp="480" pin=34"/></net>

<net id="552"><net_src comp="84" pin="0"/><net_sink comp="480" pin=35"/></net>

<net id="553"><net_src comp="86" pin="0"/><net_sink comp="480" pin=36"/></net>

<net id="561"><net_src comp="160" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="8" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="563"><net_src comp="10" pin="0"/><net_sink comp="554" pin=4"/></net>

<net id="571"><net_src comp="156" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="4" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="573"><net_src comp="6" pin="0"/><net_sink comp="564" pin=4"/></net>

<net id="579"><net_src comp="158" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="585"><net_src comp="162" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="593"><net_src comp="168" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="12" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="595"><net_src comp="14" pin="0"/><net_sink comp="586" pin=4"/></net>

<net id="603"><net_src comp="170" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="16" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="605"><net_src comp="18" pin="0"/><net_sink comp="596" pin=4"/></net>

<net id="611"><net_src comp="164" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="331" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="441" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="102" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="441" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="108" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="632"><net_src comp="429" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="110" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="639"><net_src comp="112" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="441" pin="4"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="100" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="645"><net_src comp="634" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="651"><net_src comp="114" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="441" pin="4"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="116" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="657"><net_src comp="646" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="642" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="654" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="462" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="102" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="462" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="108" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="462" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="451" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="694"><net_src comp="120" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="451" pin="4"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="612" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="696" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="122" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="696" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="124" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="718"><net_src comp="126" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="696" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="720"><net_src comp="128" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="721"><net_src comp="130" pin="0"/><net_sink comp="712" pin=3"/></net>

<net id="725"><net_src comp="712" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="696" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="735"><net_src comp="132" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="134" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="726" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="741"><net_src comp="730" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="136" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="738" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="753"><net_src comp="704" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="742" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="738" pin="1"/><net_sink comp="748" pin=2"/></net>

<net id="760"><net_src comp="700" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="138" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="140" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="722" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="762" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="142" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="144" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="762" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="142" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="762" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="791"><net_src comp="768" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="774" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="780" pin="2"/><net_sink comp="786" pin=2"/></net>

<net id="797"><net_src comp="786" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="762" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="142" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="807"><net_src comp="748" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="786" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="146" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="786" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="148" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="794" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="748" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="820" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="833"><net_src comp="824" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="842"><net_src comp="150" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="834" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="152" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="850"><net_src comp="837" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="154" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="118" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="856"><net_src comp="794" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="804" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="853" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="756" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="134" pin="0"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="798" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="863" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="756" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="798" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="875" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="134" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="768" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="881" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="808" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="134" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="887" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="893" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="887" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="808" pin="2"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="875" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="768" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="134" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="927"><net_src comp="814" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="917" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="934"><net_src comp="923" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="935"><net_src comp="857" pin="2"/><net_sink comp="929" pin=1"/></net>

<net id="936"><net_src comp="830" pin="1"/><net_sink comp="929" pin=2"/></net>

<net id="941"><net_src comp="923" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="905" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="948"><net_src comp="899" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="949"><net_src comp="845" pin="3"/><net_sink comp="943" pin=1"/></net>

<net id="950"><net_src comp="804" pin="1"/><net_sink comp="943" pin=2"/></net>

<net id="955"><net_src comp="899" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="869" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="962"><net_src comp="937" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="929" pin="3"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="943" pin="3"/><net_sink comp="957" pin=2"/></net>

<net id="969"><net_src comp="937" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="951" pin="2"/><net_sink comp="965" pin=1"/></net>

<net id="976"><net_src comp="965" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="977"><net_src comp="957" pin="3"/><net_sink comp="971" pin=1"/></net>

<net id="978"><net_src comp="118" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="982"><net_src comp="979" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="987"><net_src comp="473" pin="4"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="176" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="993"><net_src comp="473" pin="4"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="180" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="998"><net_src comp="473" pin="4"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="1004"><net_src comp="398" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="118" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1011"><net_src comp="182" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1012"><net_src comp="398" pin="3"/><net_sink comp="1006" pin=1"/></net>

<net id="1013"><net_src comp="184" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1018"><net_src comp="118" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="398" pin="3"/><net_sink comp="1014" pin=1"/></net>

<net id="1025"><net_src comp="1006" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1026"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1027"><net_src comp="398" pin="3"/><net_sink comp="1020" pin=2"/></net>

<net id="1034"><net_src comp="186" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1035"><net_src comp="1020" pin="3"/><net_sink comp="1028" pin=1"/></net>

<net id="1036"><net_src comp="184" pin="0"/><net_sink comp="1028" pin=2"/></net>

<net id="1037"><net_src comp="188" pin="0"/><net_sink comp="1028" pin=3"/></net>

<net id="1043"><net_src comp="190" pin="0"/><net_sink comp="1038" pin=0"/></net>

<net id="1044"><net_src comp="192" pin="0"/><net_sink comp="1038" pin=1"/></net>

<net id="1045"><net_src comp="1028" pin="4"/><net_sink comp="1038" pin=2"/></net>

<net id="1051"><net_src comp="194" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1052"><net_src comp="1038" pin="3"/><net_sink comp="1046" pin=1"/></net>

<net id="1053"><net_src comp="134" pin="0"/><net_sink comp="1046" pin=2"/></net>

<net id="1058"><net_src comp="196" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="1046" pin="3"/><net_sink comp="1054" pin=1"/></net>

<net id="1063"><net_src comp="1054" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1068"><net_src comp="198" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="1054" pin="2"/><net_sink comp="1064" pin=1"/></net>

<net id="1076"><net_src comp="200" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1077"><net_src comp="1064" pin="2"/><net_sink comp="1070" pin=1"/></net>

<net id="1078"><net_src comp="202" pin="0"/><net_sink comp="1070" pin=2"/></net>

<net id="1079"><net_src comp="152" pin="0"/><net_sink comp="1070" pin=3"/></net>

<net id="1084"><net_src comp="1070" pin="4"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="204" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1089"><net_src comp="1054" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1094"><net_src comp="206" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="1086" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1099"><net_src comp="1090" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1104"><net_src comp="154" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="1096" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1110"><net_src comp="1020" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="1100" pin="2"/><net_sink comp="1106" pin=1"/></net>

<net id="1116"><net_src comp="1106" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="118" pin="0"/><net_sink comp="1112" pin=1"/></net>

<net id="1122"><net_src comp="1080" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="1112" pin="2"/><net_sink comp="1118" pin=1"/></net>

<net id="1129"><net_src comp="150" pin="0"/><net_sink comp="1124" pin=0"/></net>

<net id="1130"><net_src comp="1064" pin="2"/><net_sink comp="1124" pin=1"/></net>

<net id="1131"><net_src comp="152" pin="0"/><net_sink comp="1124" pin=2"/></net>

<net id="1136"><net_src comp="1124" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1137"><net_src comp="134" pin="0"/><net_sink comp="1132" pin=1"/></net>

<net id="1142"><net_src comp="208" pin="0"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="1060" pin="1"/><net_sink comp="1138" pin=1"/></net>

<net id="1149"><net_src comp="210" pin="0"/><net_sink comp="1144" pin=0"/></net>

<net id="1150"><net_src comp="1020" pin="3"/><net_sink comp="1144" pin=1"/></net>

<net id="1151"><net_src comp="1138" pin="2"/><net_sink comp="1144" pin=2"/></net>

<net id="1156"><net_src comp="1144" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="1132" pin="2"/><net_sink comp="1152" pin=1"/></net>

<net id="1162"><net_src comp="1152" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="1118" pin="2"/><net_sink comp="1158" pin=1"/></net>

<net id="1169"><net_src comp="212" pin="0"/><net_sink comp="1164" pin=0"/></net>

<net id="1170"><net_src comp="204" pin="0"/><net_sink comp="1164" pin=1"/></net>

<net id="1171"><net_src comp="1158" pin="2"/><net_sink comp="1164" pin=2"/></net>

<net id="1176"><net_src comp="1064" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="188" pin="0"/><net_sink comp="1172" pin=1"/></net>

<net id="1181"><net_src comp="1046" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1189"><net_src comp="214" pin="0"/><net_sink comp="1185" pin=0"/></net>

<net id="1194"><net_src comp="1182" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="1185" pin="2"/><net_sink comp="1190" pin=1"/></net>

<net id="1200"><net_src comp="216" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1205"><net_src comp="1182" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="1196" pin="2"/><net_sink comp="1201" pin=1"/></net>

<net id="1212"><net_src comp="1190" pin="2"/><net_sink comp="1207" pin=1"/></net>

<net id="1213"><net_src comp="1201" pin="2"/><net_sink comp="1207" pin=2"/></net>

<net id="1218"><net_src comp="1207" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1225"><net_src comp="200" pin="0"/><net_sink comp="1219" pin=0"/></net>

<net id="1226"><net_src comp="1214" pin="2"/><net_sink comp="1219" pin=1"/></net>

<net id="1227"><net_src comp="202" pin="0"/><net_sink comp="1219" pin=2"/></net>

<net id="1228"><net_src comp="152" pin="0"/><net_sink comp="1219" pin=3"/></net>

<net id="1232"><net_src comp="1219" pin="4"/><net_sink comp="1229" pin=0"/></net>

<net id="1238"><net_src comp="150" pin="0"/><net_sink comp="1233" pin=0"/></net>

<net id="1239"><net_src comp="1214" pin="2"/><net_sink comp="1233" pin=1"/></net>

<net id="1240"><net_src comp="216" pin="0"/><net_sink comp="1233" pin=2"/></net>

<net id="1246"><net_src comp="1233" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1247"><net_src comp="218" pin="0"/><net_sink comp="1241" pin=1"/></net>

<net id="1248"><net_src comp="220" pin="0"/><net_sink comp="1241" pin=2"/></net>

<net id="1253"><net_src comp="222" pin="0"/><net_sink comp="1249" pin=0"/></net>

<net id="1258"><net_src comp="1241" pin="3"/><net_sink comp="1254" pin=0"/></net>

<net id="1259"><net_src comp="1249" pin="2"/><net_sink comp="1254" pin=1"/></net>

<net id="1265"><net_src comp="224" pin="0"/><net_sink comp="1260" pin=0"/></net>

<net id="1266"><net_src comp="1254" pin="2"/><net_sink comp="1260" pin=2"/></net>

<net id="1274"><net_src comp="226" pin="0"/><net_sink comp="1267" pin=0"/></net>

<net id="1275"><net_src comp="1229" pin="1"/><net_sink comp="1267" pin=1"/></net>

<net id="1276"><net_src comp="1260" pin="3"/><net_sink comp="1267" pin=2"/></net>

<net id="1277"><net_src comp="228" pin="0"/><net_sink comp="1267" pin=3"/></net>

<net id="1278"><net_src comp="152" pin="0"/><net_sink comp="1267" pin=4"/></net>

<net id="1282"><net_src comp="1267" pin="5"/><net_sink comp="1279" pin=0"/></net>

<net id="1288"><net_src comp="230" pin="0"/><net_sink comp="1283" pin=1"/></net>

<net id="1289"><net_src comp="1279" pin="1"/><net_sink comp="1283" pin=2"/></net>

<net id="1290"><net_src comp="1283" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="1294"><net_src comp="268" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1299"><net_src comp="276" pin="3"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1304"><net_src comp="284" pin="3"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1309"><net_src comp="292" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1317"><net_src comp="622" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="1322"><net_src comp="628" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1327"><net_src comp="658" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1335"><net_src comp="670" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1340"><net_src comp="680" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1345"><net_src comp="324" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1350"><net_src comp="690" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="1355"><net_src comp="331" pin="3"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="1357"><net_src comp="1352" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1361"><net_src comp="971" pin="3"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="1369"><net_src comp="989" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="1374"><net_src comp="995" pin="1"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1379"><net_src comp="405" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1384"><net_src comp="1000" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="1283" pin=0"/></net>

<net id="1389"><net_src comp="1006" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="1260" pin=1"/></net>

<net id="1394"><net_src comp="1020" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1399"><net_src comp="1054" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="1401"><net_src comp="1396" pin="1"/><net_sink comp="1196" pin=1"/></net>

<net id="1405"><net_src comp="1164" pin="3"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="1214" pin=1"/></net>

<net id="1410"><net_src comp="1172" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1415"><net_src comp="1178" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="1249" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction_output | {25 }
 - Input state : 
	Port: cnn : cnn_input | {3 4 }
	Port: cnn : conv_1_weights_V | {7 8 }
	Port: cnn : conv_1_bias_V | {7 8 }
	Port: cnn : conv_2_weights_V | {11 12 }
	Port: cnn : conv_2_bias_V | {11 12 }
	Port: cnn : dense_1_weights_V | {17 18 }
	Port: cnn : dense_1_bias_V | {17 18 }
	Port: cnn : dense_2_weights_V | {19 20 }
	Port: cnn : dense_2_bias_V | {19 20 }
	Port: cnn : dense_out_weights_V_s | {21 22 }
	Port: cnn : dense_out_weights_V_1 | {21 22 }
	Port: cnn : dense_out_weights_V_2 | {21 22 }
	Port: cnn : dense_out_weights_V_3 | {21 22 }
	Port: cnn : dense_out_weights_V_4 | {21 22 }
	Port: cnn : dense_out_weights_V_5 | {21 22 }
	Port: cnn : dense_out_weights_V_6 | {21 22 }
	Port: cnn : dense_out_weights_V_7 | {21 22 }
	Port: cnn : dense_out_weights_V_8 | {21 22 }
	Port: cnn : dense_out_weights_V_9 | {21 22 }
	Port: cnn : dense_out_weights_V_10 | {21 22 }
	Port: cnn : dense_out_weights_V_11 | {21 22 }
	Port: cnn : dense_out_weights_V_12 | {21 22 }
	Port: cnn : dense_out_weights_V_13 | {21 22 }
	Port: cnn : dense_out_weights_V_14 | {21 22 }
	Port: cnn : dense_out_weights_V_15 | {21 22 }
	Port: cnn : dense_out_weights_V_16 | {21 22 }
	Port: cnn : dense_out_weights_V_17 | {21 22 }
	Port: cnn : dense_out_weights_V_18 | {21 22 }
	Port: cnn : dense_out_weights_V_19 | {21 22 }
	Port: cnn : dense_out_weights_V_20 | {21 22 }
	Port: cnn : dense_out_weights_V_21 | {21 22 }
	Port: cnn : dense_out_weights_V_22 | {21 22 }
	Port: cnn : dense_out_weights_V_23 | {21 22 }
	Port: cnn : dense_out_weights_V_24 | {21 22 }
	Port: cnn : dense_out_weights_V_25 | {21 22 }
	Port: cnn : dense_out_weights_V_26 | {21 22 }
	Port: cnn : dense_out_weights_V_27 | {21 22 }
	Port: cnn : dense_out_weights_V_28 | {21 22 }
	Port: cnn : dense_out_weights_V_29 | {21 22 }
	Port: cnn : dense_out_bias_V | {21 22 }
	Port: cnn : f_x_lsb_table_V | {21 22 }
	Port: cnn : exp_x_msb_2_m_1_tabl | {21 22 }
	Port: cnn : exp_x_msb_1_table_V | {21 22 }
  - Chain level:
	State 1
		conv_1_out_V_addr : 1
		max_pool_1_out_V_add : 1
		conv_2_out_V_addr : 1
		max_pool_2_out_V_add : 1
	State 2
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		ix_in : 1
		tmp_s : 1
		zext_ln203 : 2
		tmp_34 : 1
		zext_ln203_17 : 2
		sub_ln203 : 3
	State 3
		icmp_ln25 : 1
		j : 1
		br_ln25 : 2
		zext_ln203_18 : 1
		add_ln203 : 2
		zext_ln27 : 1
		cnn_input_addr : 2
		cnn_input_load : 3
		add_ln28 : 1
	State 4
		d_assign : 1
	State 5
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_41 : 2
		exp_tmp_V : 2
		zext_ln461 : 3
		trunc_ln565 : 2
		tmp : 3
		p_Result_42 : 4
		man_V_1 : 5
		man_V_2 : 6
		icmp_ln571 : 3
		F2 : 4
		icmp_ln581 : 5
		add_ln581 : 5
		sub_ln581 : 5
		sh_amt : 6
		sext_ln581 : 7
		icmp_ln582 : 5
		trunc_ln583 : 7
		icmp_ln585 : 7
		icmp_ln603 : 7
		zext_ln586 : 8
		ashr_ln586 : 9
		trunc_ln586 : 10
		tmp_26 : 1
		select_ln588 : 2
		sext_ln581cast : 8
		shl_ln604 : 9
		xor_ln571 : 4
		and_ln582 : 6
		or_ln582 : 6
		xor_ln582 : 6
		and_ln581 : 6
		xor_ln585 : 8
		and_ln585 : 6
		and_ln585_1 : 6
		or_ln581 : 6
		xor_ln581 : 6
		and_ln603 : 6
		select_ln603 : 11
		or_ln603 : 6
		select_ln603_1 : 6
		or_ln603_1 : 6
		select_ln603_2 : 12
		or_ln603_2 : 6
		select_ln603_3 : 13
	State 6
		conv_1_input_V_addr : 1
		store_ln27 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		store_ln52 : 1
	State 15
	State 16
		store_ln57 : 1
	State 17
	State 18
		store_ln62 : 1
	State 19
	State 20
		store_ln66 : 1
	State 21
	State 22
	State 23
		icmp_ln69 : 1
		i_1 : 1
		br_ln69 : 2
		zext_ln70 : 1
		prediction_V_addr_1 : 2
		tmp_V_12 : 3
	State 24
		icmp_ln935 : 1
		p_Result_43 : 1
		tmp_V : 1
		tmp_V_13 : 2
		p_Result_s : 3
		p_Result_44 : 4
		l : 5
		sub_ln944 : 6
		trunc_ln944 : 7
		lsb_index : 7
		tmp_22 : 8
		icmp_ln947 : 9
		trunc_ln947 : 7
		sub_ln947 : 8
		zext_ln947 : 9
		lshr_ln947 : 10
		p_Result_36 : 11
		icmp_ln947_1 : 11
		a : 12
		tmp_23 : 8
		xor_ln949 : 9
		add_ln949 : 8
		p_Result_37 : 9
		and_ln949 : 9
		or_ln949 : 12
		or_ln : 12
		icmp_ln958 : 8
		trunc_ln943 : 6
	State 25
		lshr_ln958 : 1
		shl_ln958 : 1
		m_12 : 2
		m_13 : 3
		m_s : 4
		m_16 : 5
		tmp_24 : 4
		select_ln964 : 5
		add_ln964 : 6
		tmp_9 : 7
		p_Result_45 : 8
		bitcast_ln739 : 9
		select_ln935 : 10
		store_ln70 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |  grp_dense_out_fu_480 |    0    |    33   |  72.741 |   2107  |   1283  |    0    |
|          |   grp_conv_2_fu_554   |    0    |    1    |  14.152 |   620   |   1682  |    0    |
|          |   grp_conv_1_fu_564   |    0    |    1    |  14.152 |   584   |   1629  |    0    |
|   call   | grp_max_pool_1_fu_574 |    0    |    0    |  7.076  |   144   |   296   |    0    |
|          | grp_max_pool_2_fu_580 |    0    |    0    |  5.307  |   127   |   272   |    0    |
|          |   grp_dense_1_fu_586  |    0    |    1    |  7.076  |   197   |   181   |    0    |
|          |   grp_dense_2_fu_596  |    0    |    1    |  7.076  |   148   |   153   |    0    |
|          |    grp_flat_fu_606    |    0    |    0    |  3.538  |   101   |   175   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |        i_fu_622       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      ix_in_fu_628     |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        j_fu_670       |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln203_fu_680   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    add_ln28_fu_690    |    0    |    0    |    0    |    0    |    14   |    0    |
|    add   |    add_ln581_fu_774   |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       i_1_fu_989      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   lsb_index_fu_1064   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |   add_ln949_fu_1138   |    0    |    0    |    0    |    0    |    19   |    0    |
|          |   add_ln958_fu_1185   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |      m_13_fu_1214     |    0    |    0    |    0    |    0    |    39   |    0    |
|          |   add_ln964_fu_1254   |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   fpext  |       grp_fu_612      |    0    |    0    |    0    |   100   |   138   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    sub_ln203_fu_658   |    0    |    0    |    0    |    0    |    14   |    0    |
|          |     man_V_1_fu_742    |    0    |    0    |    0    |    0    |    60   |    0    |
|          |       F2_fu_762       |    0    |    0    |    0    |    0    |    12   |    0    |
|          |    sub_ln581_fu_780   |    0    |    0    |    0    |    0    |    12   |    0    |
|    sub   |     tmp_V_fu_1014     |    0    |    0    |    0    |    0    |    19   |    0    |
|          |   sub_ln944_fu_1054   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |   sub_ln947_fu_1090   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   sub_ln958_fu_1196   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |   sub_ln964_fu_1249   |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     man_V_2_fu_748    |    0    |    0    |    0    |    0    |    54   |    0    |
|          |     sh_amt_fu_786     |    0    |    0    |    0    |    0    |    12   |    0    |
|          |  select_ln588_fu_845  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |  select_ln603_fu_929  |    0    |    0    |    0    |    0    |    14   |    0    |
|          | select_ln603_1_fu_943 |    0    |    0    |    0    |    0    |    14   |    0    |
|  select  | select_ln603_2_fu_957 |    0    |    0    |    0    |    0    |    14   |    0    |
|          | select_ln603_3_fu_971 |    0    |    0    |    0    |    0    |    14   |    0    |
|          |    tmp_V_13_fu_1020   |    0    |    0    |    0    |    0    |    14   |    0    |
|          |      m_12_fu_1207     |    0    |    0    |    0    |    0    |    32   |    0    |
|          |  select_ln964_fu_1241 |    0    |    0    |    0    |    0    |    8    |    0    |
|          |  select_ln935_fu_1283 |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    icmp_ln23_fu_616   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |    icmp_ln25_fu_664   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln571_fu_756   |    0    |    0    |    0    |    0    |    29   |    0    |
|          |   icmp_ln581_fu_768   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln582_fu_798   |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |   icmp_ln585_fu_808   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln603_fu_814   |    0    |    0    |    0    |    0    |    13   |    0    |
|          |    icmp_ln69_fu_983   |    0    |    0    |    0    |    0    |    9    |    0    |
|          |   icmp_ln935_fu_1000  |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln947_fu_1080  |    0    |    0    |    0    |    0    |    18   |    0    |
|          |  icmp_ln947_1_fu_1112 |    0    |    0    |    0    |    0    |    13   |    0    |
|          |   icmp_ln958_fu_1172  |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   ashr   |   ashr_ln586_fu_824   |    0    |    0    |    0    |    0    |   162   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|    shl   |    shl_ln604_fu_857   |    0    |    0    |    0    |    0    |    31   |    0    |
|          |   shl_ln958_fu_1201   |    0    |    0    |    0    |    0    |   101   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   lshr   |   lshr_ln947_fu_1100  |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   lshr_ln958_fu_1190  |    0    |    0    |    0    |    0    |   101   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   cttz   |       l_fu_1046       |    0    |    0    |    0    |    40   |    36   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    and_ln582_fu_869   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln581_fu_887   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln585_fu_899   |    0    |    0    |    0    |    0    |    2    |    0    |
|    and   |   and_ln585_1_fu_905  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    and_ln603_fu_923   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |  p_Result_36_fu_1106  |    0    |    0    |    0    |    0    |    14   |    0    |
|          |       a_fu_1118       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   and_ln949_fu_1152   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    or_ln582_fu_875    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    or_ln581_fu_911    |    0    |    0    |    0    |    0    |    2    |    0    |
|    or    |    or_ln603_fu_937    |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   or_ln603_1_fu_951   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   or_ln603_2_fu_965   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    or_ln949_fu_1158   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    xor_ln571_fu_863   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    xor_ln582_fu_881   |    0    |    0    |    0    |    0    |    2    |    0    |
|    xor   |    xor_ln585_fu_893   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |    xor_ln581_fu_917   |    0    |    0    |    0    |    0    |    2    |    0    |
|          |   xor_ln949_fu_1132   |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |      tmp_s_fu_634     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_34_fu_646     |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|       tmp_fu_730      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  p_Result_44_fu_1038  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     or_ln_fu_1164     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_9_fu_1260     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   zext_ln203_fu_642   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln203_17_fu_654 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln203_18_fu_676 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln27_fu_685   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln461_fu_722   |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |   p_Result_42_fu_738  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln586_fu_820   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln70_fu_995   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln947_fu_1096  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       m_fu_1182       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      m_16_fu_1229     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   trunc_ln556_fu_700  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln565_fu_726  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln583_fu_804  |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |   trunc_ln586_fu_830  |    0    |    0    |    0    |    0    |    0    |    0    |
|          | sext_ln581cast_fu_853 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln944_fu_1060  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln947_fu_1086  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  trunc_ln943_fu_1178  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   p_Result_41_fu_704  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_26_fu_837     |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|  p_Result_43_fu_1006  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_23_fu_1124    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  p_Result_37_fu_1144  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_24_fu_1233    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |    exp_tmp_V_fu_712   |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|   p_Result_s_fu_1028  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_22_fu_1070    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      m_s_fu_1219      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   sext   |   sext_ln581_fu_794   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   sext_ln203_fu_979   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|  partset |  p_Result_45_fu_1267  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    0    |    37   | 131.118 |   4168  |   7141  |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------------+--------+--------+--------+--------+
|     conv_1_bias_V    |    0   |    7   |    1   |    -   |
|    conv_1_input_V    |    1   |    0   |    0   |    0   |
|     conv_1_out_V     |    4   |    0   |    0   |    0   |
|   conv_1_weights_V   |    0   |    9   |    8   |    -   |
|     conv_2_bias_V    |    0   |    8   |    2   |    -   |
|     conv_2_out_V     |    2   |    0   |    0   |    0   |
|   conv_2_weights_V   |    1   |    0   |    0   |    -   |
|    dense_1_bias_V    |    0   |    6   |    5   |    -   |
|     dense_1_out_V    |    0   |   26   |   11   |    0   |
|   dense_1_weights_V  |   18   |    0   |    0   |    -   |
|    dense_2_bias_V    |    0   |    9   |    5   |    -   |
|     dense_2_out_V    |    0   |   26   |    7   |    0   |
|   dense_2_weights_V  |    1   |    0   |    0   |    -   |
|   dense_out_bias_V   |    0   |    8   |    2   |    -   |
| dense_out_weights_V_1|    0   |    9   |    2   |    -   |
|dense_out_weights_V_10|    0   |    9   |    2   |    -   |
|dense_out_weights_V_11|    0   |    8   |    2   |    -   |
|dense_out_weights_V_12|    0   |    9   |    2   |    -   |
|dense_out_weights_V_13|    0   |    8   |    2   |    -   |
|dense_out_weights_V_14|    0   |    9   |    2   |    -   |
|dense_out_weights_V_15|    0   |    8   |    2   |    -   |
|dense_out_weights_V_16|    0   |    9   |    2   |    -   |
|dense_out_weights_V_17|    0   |    9   |    2   |    -   |
|dense_out_weights_V_18|    0   |    9   |    2   |    -   |
|dense_out_weights_V_19|    0   |    9   |    2   |    -   |
| dense_out_weights_V_2|    0   |    8   |    2   |    -   |
|dense_out_weights_V_20|    0   |    9   |    2   |    -   |
|dense_out_weights_V_21|    0   |    9   |    2   |    -   |
|dense_out_weights_V_22|    0   |    8   |    2   |    -   |
|dense_out_weights_V_23|    0   |    9   |    2   |    -   |
|dense_out_weights_V_24|    0   |    9   |    2   |    -   |
|dense_out_weights_V_25|    0   |    9   |    2   |    -   |
|dense_out_weights_V_26|    0   |    8   |    2   |    -   |
|dense_out_weights_V_27|    0   |    8   |    2   |    -   |
|dense_out_weights_V_28|    0   |    8   |    2   |    -   |
|dense_out_weights_V_29|    0   |    8   |    2   |    -   |
| dense_out_weights_V_3|    0   |    8   |    2   |    -   |
| dense_out_weights_V_4|    0   |    9   |    2   |    -   |
| dense_out_weights_V_5|    0   |    9   |    2   |    -   |
| dense_out_weights_V_6|    0   |    9   |    2   |    -   |
| dense_out_weights_V_7|    0   |    8   |    2   |    -   |
| dense_out_weights_V_8|    0   |    8   |    2   |    -   |
| dense_out_weights_V_9|    0   |    9   |    2   |    -   |
| dense_out_weights_V_s|    0   |    9   |    2   |    -   |
|  exp_x_msb_1_table_V |    0   |   25   |   13   |    -   |
| exp_x_msb_2_m_1_tabl |    0   |   25   |   13   |    -   |
|    f_x_lsb_table_V   |    0   |   11   |    6   |    -   |
|     flat_array_V     |    1   |    0   |    0   |    0   |
|   max_pool_1_out_V   |    1   |    0   |    0   |    0   |
|   max_pool_2_out_V   |    1   |    0   |    0   |    0   |
|     prediction_V     |    0   |   28   |    3   |    0   |
+----------------------+--------+--------+--------+--------+
|         Total        |   30   |   446  |   136  |    0   |
+----------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln203_reg_1337     |   11   |
|      add_ln28_reg_1347      |   10   |
|   cnn_input_addr_reg_1342   |   10   |
|   cnn_input_load_reg_1352   |   32   |
|  conv_1_out_V_addr_reg_1291 |   12   |
|  conv_2_out_V_addr_reg_1301 |   11   |
|        i24_0_reg_469        |    4   |
|         i_0_reg_437         |    5   |
|         i_1_reg_1366        |    4   |
|          i_reg_1314         |    5   |
|     icmp_ln935_reg_1381     |    1   |
|     icmp_ln958_reg_1407     |    1   |
|       ix_in_0_reg_425       |   10   |
|       ix_in_1_reg_448       |   10   |
|        ix_in_reg_1319       |   10   |
|         j_0_reg_458         |    5   |
|          j_reg_1332         |    5   |
|max_pool_1_out_V_add_reg_1296|   10   |
|max_pool_2_out_V_add_reg_1306|    9   |
|        or_ln_reg_1402       |   32   |
|     p_Result_43_reg_1386    |    1   |
| prediction_V_addr_1_reg_1376|    4   |
|   select_ln603_3_reg_1358   |   14   |
|      sub_ln203_reg_1324     |   11   |
|      sub_ln944_reg_1396     |   32   |
|      tmp_V_13_reg_1391      |   14   |
|     trunc_ln943_reg_1412    |    8   |
|      zext_ln70_reg_1371     |   64   |
+-----------------------------+--------+
|            Total            |   345  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_331 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_398 |  p0  |   3  |   4  |   12   ||    15   |
|  ix_in_0_reg_425  |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_612    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   116  || 7.12175 ||    42   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   37   |   131  |  4168  |  7141  |    0   |
|   Memory  |   30   |    -   |    -   |   446  |   136  |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   42   |    -   |
|  Register |    -   |    -   |    -   |   345  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   30   |   37   |   138  |  4959  |  7319  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
