<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005910A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005910</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17694192</doc-number><date>20220314</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0087744</doc-number><date>20210705</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>092</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>06</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>423</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>417</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>786</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>02</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>8238</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>66</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>0922</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>0665</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>42392</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>41733</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>78618</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>78696</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>0259</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>823807</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>823814</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>66545</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>66742</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR DEVICE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SAMSUNG ELECTRONICS CO., LTD.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>Park</last-name><first-name>Junmo</first-name><address><city>Seoul</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>Park</last-name><first-name>Yeonho</first-name><address><city>Seoul</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>Choi</last-name><first-name>Kyubong</first-name><address><city>Seoul</city><country>KR</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>Kim</last-name><first-name>Cheol</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="04" designation="us-only"><addressbook><last-name>Lee</last-name><first-name>Junseok</first-name><address><city>Suwon-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="05" designation="us-only"><addressbook><last-name>Lee</last-name><first-name>Jinseok</first-name><address><city>Busan</city><country>KR</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>SAMSUNG ELECTRONICS CO., LTD.</orgname><role>03</role><address><city>Suwon-si</city><country>KR</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A semiconductor memory device includes: a substrate having a first channel structure and a second channel structure respectively extending in a first direction and arranged in a second direction perpendicular to the first direction; a first gate structure disposed on the first channel structure and extending in the second direction on the substrate; a second gate structure disposed on the second channel structure and extending in the second direction; first source/drain regions respectively disposed on opposite sides of the first gate structure; second source/drain regions respectively disposed on opposite sides of the second gate structure; a gate separation pattern disposed between the first and second gate structures and having an upper surface at a level lower than that of an upper surface of each of the first and second gate structures, the gate separation pattern including a first insulating material; and a gate capping layer disposed on the first and second gate structures and having an extension portion extending between the first and second gate structures to be connected to the gate separation pattern, the gate capping layer including a second insulating material different from the first insulating material.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="151.21mm" wi="146.90mm" file="US20230005910A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="169.76mm" wi="136.57mm" file="US20230005910A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="162.22mm" wi="148.93mm" file="US20230005910A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="146.39mm" wi="131.83mm" file="US20230005910A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="153.67mm" wi="112.44mm" file="US20230005910A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="152.32mm" wi="123.53mm" file="US20230005910A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="161.80mm" wi="131.83mm" file="US20230005910A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="163.32mm" wi="112.86mm" file="US20230005910A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="164.00mm" wi="148.93mm" file="US20230005910A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="163.49mm" wi="148.93mm" file="US20230005910A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="154.43mm" wi="112.44mm" file="US20230005910A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="167.98mm" wi="136.57mm" file="US20230005910A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="160.78mm" wi="148.93mm" file="US20230005910A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="156.46mm" wi="112.44mm" file="US20230005910A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="152.23mm" wi="123.53mm" file="US20230005910A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="171.87mm" wi="136.57mm" file="US20230005910A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="163.66mm" wi="148.93mm" file="US20230005910A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="154.60mm" wi="112.44mm" file="US20230005910A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="171.03mm" wi="136.57mm" file="US20230005910A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00019" num="00019"><img id="EMI-D00019" he="163.15mm" wi="148.93mm" file="US20230005910A1-20230105-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00020" num="00020"><img id="EMI-D00020" he="155.28mm" wi="115.65mm" file="US20230005910A1-20230105-D00020.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00021" num="00021"><img id="EMI-D00021" he="168.49mm" wi="136.57mm" file="US20230005910A1-20230105-D00021.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00022" num="00022"><img id="EMI-D00022" he="162.31mm" wi="151.55mm" file="US20230005910A1-20230105-D00022.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00023" num="00023"><img id="EMI-D00023" he="153.25mm" wi="126.83mm" file="US20230005910A1-20230105-D00023.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00024" num="00024"><img id="EMI-D00024" he="170.01mm" wi="136.57mm" file="US20230005910A1-20230105-D00024.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00025" num="00025"><img id="EMI-D00025" he="162.14mm" wi="148.93mm" file="US20230005910A1-20230105-D00025.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00026" num="00026"><img id="EMI-D00026" he="169.42mm" wi="136.57mm" file="US20230005910A1-20230105-D00026.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00027" num="00027"><img id="EMI-D00027" he="161.46mm" wi="148.93mm" file="US20230005910A1-20230105-D00027.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00028" num="00028"><img id="EMI-D00028" he="149.35mm" wi="132.76mm" file="US20230005910A1-20230105-D00028.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00029" num="00029"><img id="EMI-D00029" he="154.18mm" wi="112.44mm" file="US20230005910A1-20230105-D00029.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00030" num="00030"><img id="EMI-D00030" he="155.19mm" wi="123.53mm" file="US20230005910A1-20230105-D00030.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00031" num="00031"><img id="EMI-D00031" he="225.30mm" wi="118.11mm" file="US20230005910A1-20230105-D00031.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00032" num="00032"><img id="EMI-D00032" he="232.75mm" wi="121.92mm" file="US20230005910A1-20230105-D00032.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00033" num="00033"><img id="EMI-D00033" he="231.14mm" wi="106.93mm" file="US20230005910A1-20230105-D00033.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00034" num="00034"><img id="EMI-D00034" he="236.14mm" wi="113.54mm" file="US20230005910A1-20230105-D00034.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00035" num="00035"><img id="EMI-D00035" he="124.80mm" wi="134.20mm" file="US20230005910A1-20230105-D00035.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00036" num="00036"><img id="EMI-D00036" he="156.63mm" wi="131.83mm" file="US20230005910A1-20230105-D00036.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00037" num="00037"><img id="EMI-D00037" he="158.83mm" wi="112.44mm" file="US20230005910A1-20230105-D00037.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00038" num="00038"><img id="EMI-D00038" he="157.48mm" wi="112.44mm" file="US20230005910A1-20230105-D00038.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00039" num="00039"><img id="EMI-D00039" he="123.70mm" wi="136.06mm" file="US20230005910A1-20230105-D00039.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00040" num="00040"><img id="EMI-D00040" he="158.50mm" wi="131.83mm" file="US20230005910A1-20230105-D00040.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00041" num="00041"><img id="EMI-D00041" he="156.97mm" wi="112.44mm" file="US20230005910A1-20230105-D00041.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00042" num="00042"><img id="EMI-D00042" he="156.29mm" wi="117.26mm" file="US20230005910A1-20230105-D00042.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00043" num="00043"><img id="EMI-D00043" he="109.73mm" wi="132.16mm" file="US20230005910A1-20230105-D00043.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00044" num="00044"><img id="EMI-D00044" he="165.35mm" wi="131.83mm" file="US20230005910A1-20230105-D00044.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00045" num="00045"><img id="EMI-D00045" he="161.80mm" wi="112.44mm" file="US20230005910A1-20230105-D00045.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00046" num="00046"><img id="EMI-D00046" he="164.34mm" wi="112.86mm" file="US20230005910A1-20230105-D00046.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00047" num="00047"><img id="EMI-D00047" he="113.96mm" wi="132.16mm" file="US20230005910A1-20230105-D00047.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00048" num="00048"><img id="EMI-D00048" he="162.22mm" wi="131.83mm" file="US20230005910A1-20230105-D00048.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00049" num="00049"><img id="EMI-D00049" he="158.24mm" wi="112.44mm" file="US20230005910A1-20230105-D00049.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00050" num="00050"><img id="EMI-D00050" he="159.60mm" wi="112.86mm" file="US20230005910A1-20230105-D00050.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00051" num="00051"><img id="EMI-D00051" he="178.65mm" wi="141.22mm" file="US20230005910A1-20230105-D00051.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00052" num="00052"><img id="EMI-D00052" he="179.32mm" wi="141.22mm" file="US20230005910A1-20230105-D00052.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00053" num="00053"><img id="EMI-D00053" he="160.87mm" wi="112.44mm" file="US20230005910A1-20230105-D00053.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00054" num="00054"><img id="EMI-D00054" he="179.83mm" wi="122.60mm" file="US20230005910A1-20230105-D00054.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00055" num="00055"><img id="EMI-D00055" he="164.68mm" wi="132.76mm" file="US20230005910A1-20230105-D00055.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00056" num="00056"><img id="EMI-D00056" he="168.15mm" wi="141.22mm" file="US20230005910A1-20230105-D00056.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00057" num="00057"><img id="EMI-D00057" he="168.66mm" wi="112.44mm" file="US20230005910A1-20230105-D00057.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00058" num="00058"><img id="EMI-D00058" he="169.16mm" wi="122.60mm" file="US20230005910A1-20230105-D00058.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00059" num="00059"><img id="EMI-D00059" he="178.65mm" wi="132.76mm" file="US20230005910A1-20230105-D00059.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00060" num="00060"><img id="EMI-D00060" he="164.68mm" wi="131.83mm" file="US20230005910A1-20230105-D00060.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00061" num="00061"><img id="EMI-D00061" he="168.15mm" wi="112.44mm" file="US20230005910A1-20230105-D00061.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00062" num="00062"><img id="EMI-D00062" he="164.42mm" wi="114.89mm" file="US20230005910A1-20230105-D00062.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00063" num="00063"><img id="EMI-D00063" he="183.47mm" wi="138.18mm" file="US20230005910A1-20230105-D00063.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00064" num="00064"><img id="EMI-D00064" he="180.68mm" wi="133.52mm" file="US20230005910A1-20230105-D00064.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00065" num="00065"><img id="EMI-D00065" he="181.36mm" wi="114.72mm" file="US20230005910A1-20230105-D00065.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00066" num="00066"><img id="EMI-D00066" he="179.49mm" wi="114.89mm" file="US20230005910A1-20230105-D00066.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00067" num="00067"><img id="EMI-D00067" he="136.23mm" wi="132.16mm" file="US20230005910A1-20230105-D00067.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00068" num="00068"><img id="EMI-D00068" he="166.79mm" wi="131.83mm" file="US20230005910A1-20230105-D00068.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00069" num="00069"><img id="EMI-D00069" he="156.89mm" wi="112.44mm" file="US20230005910A1-20230105-D00069.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00070" num="00070"><img id="EMI-D00070" he="169.59mm" wi="113.28mm" file="US20230005910A1-20230105-D00070.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00071" num="00071"><img id="EMI-D00071" he="155.79mm" wi="133.35mm" file="US20230005910A1-20230105-D00071.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00072" num="00072"><img id="EMI-D00072" he="154.26mm" wi="133.35mm" file="US20230005910A1-20230105-D00072.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00073" num="00073"><img id="EMI-D00073" he="167.22mm" wi="112.44mm" file="US20230005910A1-20230105-D00073.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00074" num="00074"><img id="EMI-D00074" he="155.96mm" wi="123.53mm" file="US20230005910A1-20230105-D00074.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00075" num="00075"><img id="EMI-D00075" he="128.69mm" wi="148.51mm" file="US20230005910A1-20230105-D00075.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00076" num="00076"><img id="EMI-D00076" he="156.55mm" wi="131.83mm" file="US20230005910A1-20230105-D00076.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00077" num="00077"><img id="EMI-D00077" he="157.40mm" wi="120.82mm" file="US20230005910A1-20230105-D00077.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00078" num="00078"><img id="EMI-D00078" he="156.55mm" wi="123.53mm" file="US20230005910A1-20230105-D00078.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00079" num="00079"><img id="EMI-D00079" he="152.06mm" wi="148.93mm" file="US20230005910A1-20230105-D00079.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00080" num="00080"><img id="EMI-D00080" he="151.38mm" wi="133.35mm" file="US20230005910A1-20230105-D00080.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00081" num="00081"><img id="EMI-D00081" he="158.83mm" wi="114.81mm" file="US20230005910A1-20230105-D00081.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00082" num="00082"><img id="EMI-D00082" he="150.37mm" wi="123.53mm" file="US20230005910A1-20230105-D00082.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00083" num="00083"><img id="EMI-D00083" he="105.49mm" wi="132.16mm" file="US20230005910A1-20230105-D00083.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00084" num="00084"><img id="EMI-D00084" he="154.86mm" wi="112.44mm" file="US20230005910A1-20230105-D00084.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00085" num="00085"><img id="EMI-D00085" he="175.68mm" wi="133.52mm" file="US20230005910A1-20230105-D00085.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00086" num="00086"><img id="EMI-D00086" he="157.23mm" wi="112.44mm" file="US20230005910A1-20230105-D00086.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00087" num="00087"><img id="EMI-D00087" he="180.26mm" wi="133.35mm" file="US20230005910A1-20230105-D00087.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00088" num="00088"><img id="EMI-D00088" he="179.58mm" wi="114.72mm" file="US20230005910A1-20230105-D00088.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00089" num="00089"><img id="EMI-D00089" he="124.97mm" wi="148.93mm" file="US20230005910A1-20230105-D00089.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00090" num="00090"><img id="EMI-D00090" he="138.18mm" wi="112.44mm" file="US20230005910A1-20230105-D00090.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00091" num="00091"><img id="EMI-D00091" he="117.26mm" wi="133.52mm" file="US20230005910A1-20230105-D00091.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00092" num="00092"><img id="EMI-D00092" he="156.89mm" wi="112.44mm" file="US20230005910A1-20230105-D00092.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00093" num="00093"><img id="EMI-D00093" he="111.42mm" wi="148.93mm" file="US20230005910A1-20230105-D00093.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00094" num="00094"><img id="EMI-D00094" he="140.21mm" wi="112.44mm" file="US20230005910A1-20230105-D00094.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00095" num="00095"><img id="EMI-D00095" he="178.05mm" wi="132.16mm" file="US20230005910A1-20230105-D00095.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00096" num="00096"><img id="EMI-D00096" he="159.60mm" wi="112.44mm" file="US20230005910A1-20230105-D00096.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00097" num="00097"><img id="EMI-D00097" he="117.09mm" wi="132.16mm" file="US20230005910A1-20230105-D00097.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00098" num="00098"><img id="EMI-D00098" he="158.83mm" wi="112.44mm" file="US20230005910A1-20230105-D00098.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00099" num="00099"><img id="EMI-D00099" he="178.22mm" wi="132.16mm" file="US20230005910A1-20230105-D00099.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00100" num="00100"><img id="EMI-D00100" he="157.73mm" wi="114.55mm" file="US20230005910A1-20230105-D00100.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00101" num="00101"><img id="EMI-D00101" he="165.52mm" wi="114.89mm" file="US20230005910A1-20230105-D00101.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00102" num="00102"><img id="EMI-D00102" he="182.88mm" wi="133.35mm" file="US20230005910A1-20230105-D00102.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00103" num="00103"><img id="EMI-D00103" he="180.26mm" wi="114.72mm" file="US20230005910A1-20230105-D00103.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00104" num="00104"><img id="EMI-D00104" he="181.61mm" wi="114.89mm" file="US20230005910A1-20230105-D00104.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00105" num="00105"><img id="EMI-D00105" he="183.39mm" wi="132.16mm" file="US20230005910A1-20230105-D00105.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00106" num="00106"><img id="EMI-D00106" he="158.07mm" wi="112.44mm" file="US20230005910A1-20230105-D00106.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00107" num="00107"><img id="EMI-D00107" he="184.23mm" wi="133.35mm" file="US20230005910A1-20230105-D00107.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00108" num="00108"><img id="EMI-D00108" he="182.12mm" wi="114.72mm" file="US20230005910A1-20230105-D00108.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00109" num="00109"><img id="EMI-D00109" he="125.65mm" wi="132.16mm" file="US20230005910A1-20230105-D00109.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00110" num="00110"><img id="EMI-D00110" he="158.41mm" wi="112.44mm" file="US20230005910A1-20230105-D00110.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00111" num="00111"><img id="EMI-D00111" he="115.15mm" wi="148.93mm" file="US20230005910A1-20230105-D00111.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00112" num="00112"><img id="EMI-D00112" he="139.87mm" wi="112.44mm" file="US20230005910A1-20230105-D00112.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00113" num="00113"><img id="EMI-D00113" he="123.78mm" wi="148.51mm" file="US20230005910A1-20230105-D00113.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00114" num="00114"><img id="EMI-D00114" he="165.69mm" wi="112.44mm" file="US20230005910A1-20230105-D00114.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00115" num="00115"><img id="EMI-D00115" he="156.38mm" wi="123.53mm" file="US20230005910A1-20230105-D00115.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00116" num="00116"><img id="EMI-D00116" he="114.98mm" wi="148.93mm" file="US20230005910A1-20230105-D00116.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00117" num="00117"><img id="EMI-D00117" he="139.19mm" wi="112.44mm" file="US20230005910A1-20230105-D00117.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00118" num="00118"><img id="EMI-D00118" he="137.16mm" wi="123.53mm" file="US20230005910A1-20230105-D00118.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00119" num="00119"><img id="EMI-D00119" he="129.12mm" wi="148.51mm" file="US20230005910A1-20230105-D00119.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00120" num="00120"><img id="EMI-D00120" he="155.70mm" wi="121.67mm" file="US20230005910A1-20230105-D00120.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00121" num="00121"><img id="EMI-D00121" he="157.23mm" wi="123.53mm" file="US20230005910A1-20230105-D00121.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00122" num="00122"><img id="EMI-D00122" he="123.19mm" wi="148.51mm" file="US20230005910A1-20230105-D00122.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00123" num="00123"><img id="EMI-D00123" he="155.11mm" wi="121.67mm" file="US20230005910A1-20230105-D00123.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00124" num="00124"><img id="EMI-D00124" he="155.79mm" wi="123.53mm" file="US20230005910A1-20230105-D00124.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00125" num="00125"><img id="EMI-D00125" he="181.53mm" wi="145.03mm" file="US20230005910A1-20230105-D00125.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00126" num="00126"><img id="EMI-D00126" he="179.24mm" wi="126.41mm" file="US20230005910A1-20230105-D00126.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00127" num="00127"><img id="EMI-D00127" he="161.97mm" wi="133.52mm" file="US20230005910A1-20230105-D00127.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00128" num="00128"><img id="EMI-D00128" he="155.53mm" wi="112.44mm" file="US20230005910A1-20230105-D00128.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00129" num="00129"><img id="EMI-D00129" he="169.84mm" wi="112.44mm" file="US20230005910A1-20230105-D00129.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00130" num="00130"><img id="EMI-D00130" he="133.86mm" wi="131.06mm" file="US20230005910A1-20230105-D00130.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00131" num="00131"><img id="EMI-D00131" he="157.06mm" wi="122.77mm" file="US20230005910A1-20230105-D00131.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00132" num="00132"><img id="EMI-D00132" he="158.58mm" wi="112.44mm" file="US20230005910A1-20230105-D00132.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00133" num="00133"><img id="EMI-D00133" he="134.62mm" wi="131.06mm" file="US20230005910A1-20230105-D00133.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00134" num="00134"><img id="EMI-D00134" he="157.23mm" wi="112.44mm" file="US20230005910A1-20230105-D00134.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00135" num="00135"><img id="EMI-D00135" he="158.41mm" wi="112.44mm" file="US20230005910A1-20230105-D00135.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00136" num="00136"><img id="EMI-D00136" he="123.36mm" wi="148.93mm" file="US20230005910A1-20230105-D00136.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00137" num="00137"><img id="EMI-D00137" he="138.68mm" wi="112.44mm" file="US20230005910A1-20230105-D00137.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00138" num="00138"><img id="EMI-D00138" he="141.73mm" wi="123.53mm" file="US20230005910A1-20230105-D00138.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application is based on and claims priority to Korean Patent Application No. 10-2021-0087744 filed on Jul. 5, 2021 in the Korean Intellectual Property Office, the disclosure of which is incorporated herein by reference in its entirety.</p><heading id="h-0002" level="1">BACKGROUND</heading><p id="p-0003" num="0002">The present disclosure relates to a semiconductor device.</p><p id="p-0004" num="0003">With increasing demand for high performance, high speed, and/or multi-functionality in the semiconductor device, there is significantly increasing demand for a high degree of integration of semiconductor devices. According to downscaling of semiconductor devices, a short channel effect of a transistor may occur, and the short channel effect may cause reliability of an integrated circuit device to be deteriorated. A semiconductor device including fin-shaped active region has been proposed to reduce a short channel effect. In addition, a gate cutting technology having high reliability has been required with a reduction in design rule.</p><heading id="h-0003" level="1">SUMMARY</heading><p id="p-0005" num="0004">embodiments provide a semiconductor device having an improved degree of integration.</p><p id="p-0006" num="0005">According to embodiments, there is provided a semiconductor device which may include: a substrate having a first channel structure and a second channel structure respectively extending in a first direction and arranged in a second direction perpendicular to the first direction; a first gate structure disposed on the first channel structure and extending in the second direction on the substrate; a second gate structure disposed on the second channel structure and extending in the second direction; first source/drain regions respectively disposed on opposite sides of the first gate structure; second source/drain regions respectively disposed on opposite sides of the second gate structure; a gate separation pattern disposed between the first and second gate structures and having an upper surface at a level lower than that of an upper surface of each of the first and second gate structures, the gate separation pattern including a first insulating material; and a gate capping layer disposed on the first and second gate structures and having an extension portion extending between the first and second gate structures to be connected to the gate separation pattern, the gate capping layer including a second insulating material different from the first insulating material.</p><p id="p-0007" num="0006">According to embodiments, there is provide a semiconductor device which may include: a substrate having a first channel structure and a second channel structure respectively extending in a first direction and arranged in a second direction, intersecting the first direction; a device isolation layer disposed on the substrate and defining the first and second channel structures; a first gate structure disposed on the first channel structure and extending in the second direction on the substrate; a second gate structure disposed on the second channel structure and extending in the second direction; first source/drain regions, respectively disposed on opposite sides of the first gate structure; second source/drain regions, respectively disposed on opposite sides of the second gate structure; and a gate capping layer having a first region, disposed on the first and second gate structures, and a second region, extending to a space between the first and second gate structures and provided as a gate separation pattern, the first region and the second region being a single integrated structure.</p><p id="p-0008" num="0007">According to embodiments, there is provide a semiconductor device which may include: a substrate having a channel structure extending in a first direction; a gate structure disposed on the channel structure and extending in a second direction intersecting the first direction; a gate separation pattern disposed to be in contact with a lower region of one end portion of the gate structure and having an upper surface at a level lower than that of an upper surface of the gate structure, the gate separation pattern comprising a first insulating material; a gate capping layer disposed on the gate structure and having an extension portion extending to be in contact with an upper region of the one end portion of the gate structure, the gate capping layer comprising a second insulating material different from the first insulating material; source/drain regions respectively disposed on opposite sides adjacent to the gate structure; and contact structures respectively connected to the source/drain regions.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF DRAWINGS</heading><p id="p-0009" num="0008">The above and other aspects, features, and advantages of the present disclosure will be more clearly understood from the following detailed description, taken in conjunction with the accompanying drawings.</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>1</b>A</figref> is a plan view of a semiconductor device according to an embodiment.</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIGS. <b>1</b>B and <b>1</b>C</figref> are cross-sectional views of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>, respectively taken along lines I<b>1</b>-I<b>1</b>&#x2032; and I<b>2</b>-I<b>2</b>&#x2032;, and <figref idref="DRAWINGS">FIGS. <b>1</b>D and <b>1</b>E</figref> are cross-sectional views of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>, respectively taken along lines II<b>1</b>-II<b>1</b>&#x2032; and II<b>2</b>-II<b>2</b>&#x2032;.</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIGS. <b>2</b>A and <b>2</b>B</figref> are cross-sectional views of a semiconductor device, according to an embodiment.</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a cross-sectional view of a semiconductor device, according to an embodiment.</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIGS. <b>4</b>A and <b>4</b>B</figref> are cross-sectional views of a semiconductor device, according to an embodiment.</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>5</b>A</figref> is a plan view of a semiconductor device according to an embodiment.</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>5</b>B</figref> is a cross-sectional view of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>5</b>A</figref>, taken along line I<b>1</b>-I<b>1</b>&#x2032;, and <figref idref="DRAWINGS">FIGS. <b>5</b>C and <b>5</b>D</figref> are cross-sectional views of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>5</b>A</figref>, respectively taken along lines II<b>1</b>-II<b>1</b>&#x2032; and II<b>2</b>-II<b>2</b>&#x2032;.</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>6</b>A</figref> is a plan view of a semiconductor device according to an embodiment.</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIGS. <b>6</b>B and <b>6</b>C</figref> are cross-sectional views of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>6</b>A</figref>, respectively taken along lines I<b>1</b>-I<b>1</b>&#x2032; and II<b>1</b>&#x2032;-II<b>1</b>&#x2032;.</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. <b>7</b>A</figref> is a plan view of a semiconductor device according to an embodiment.</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIGS. <b>7</b>B and <b>7</b>C</figref> are cross-sectional views of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>7</b>A</figref>, respectively taken along lines I<b>1</b>-I<b>1</b>&#x2032; and II<b>1</b>&#x2032;-II<b>1</b>&#x2032;.</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>8</b>A</figref> is a plan view of a semiconductor device according to an embodiment.</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIGS. <b>8</b>B and <b>8</b>C</figref> are cross-sectional views of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>8</b>A</figref>, respectively taken along lines I<b>1</b>-I<b>1</b>&#x2032; and II<b>1</b>&#x2032;-II<b>1</b>&#x2032;.</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>9</b>A</figref> is a plan view of a semiconductor device according to an embodiment.</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>9</b>B</figref> is a cross-sectional view of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>9</b>A</figref>, taken along line I<b>1</b>-I<b>1</b>&#x2032;.</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>10</b>A</figref> is a plan view of a semiconductor device according to an embodiment.</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIGS. <b>10</b>B and <b>10</b>C</figref> are cross-sectional views of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>10</b>A</figref>, respectively taken along lines I<b>1</b>-I<b>1</b>&#x2032; and I<b>2</b>-I<b>2</b>&#x2032;, and <figref idref="DRAWINGS">FIGS. <b>10</b>D and <b>10</b>E</figref> are cross-sectional views of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>10</b>A</figref>, respectively taken along lines II<b>1</b>-II<b>1</b>&#x2032; and II<b>2</b>-II<b>2</b>&#x2032;.</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIGS. <b>11</b>A to <b>11</b>H</figref> are process cross-sectional views of partial processes (formation of an active fin and a source/drain and removal of a dummy gate material) illustrating a method of fabricating a semiconductor device, according to an embodiment.</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIGS. <b>12</b>A to <b>23</b>A</figref>, <figref idref="DRAWINGS">FIGS. <b>12</b>B to <b>23</b>B</figref>, <figref idref="DRAWINGS">FIGS. <b>12</b>C to <b>23</b>C</figref>, and <figref idref="DRAWINGS">FIGS. <b>12</b>D to <b>23</b>D</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device, according to an embodiment (see <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref>), respectively.</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIGS. <b>24</b>A to <b>27</b>A</figref> and <figref idref="DRAWINGS">FIGS. <b>24</b>B to <b>27</b>B</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device, according to an embodiment (see <figref idref="DRAWINGS">FIG. <b>3</b></figref>), respectively.</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIGS. <b>28</b>A and <b>29</b>A</figref> and <figref idref="DRAWINGS">FIGS. <b>28</b>B and <b>29</b>B</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device, according to an embodiment, respectively.</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIGS. <b>30</b>A and <b>31</b>A</figref> and <figref idref="DRAWINGS">FIGS. <b>30</b>B and <b>31</b>B</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device, according to an embodiment (see <figref idref="DRAWINGS">FIGS. <b>4</b>A and <b>4</b>B</figref>), respectively.</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIGS. <b>32</b>A and <b>33</b>A</figref>, <figref idref="DRAWINGS">FIGS. <b>32</b>B and <b>33</b>B</figref>, and <figref idref="DRAWINGS">FIGS. <b>32</b>C and <b>33</b>C</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device, according to an embodiment (see <figref idref="DRAWINGS">FIGS. <b>5</b>A to <b>5</b>D</figref>), respectively.</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIGS. <b>34</b>A to <b>37</b>A</figref> and <figref idref="DRAWINGS">FIGS. <b>34</b>B to <b>37</b>B</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device, according to an embodiment (see <figref idref="DRAWINGS">FIGS. <b>6</b>A to <b>6</b>C</figref>), respectively.</p><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIGS. <b>38</b>A and <b>39</b>A</figref>, <figref idref="DRAWINGS">FIGS. <b>38</b>B and <b>39</b>B</figref>, and <figref idref="DRAWINGS">FIGS. <b>38</b>C and <b>39</b>C</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device, according to an embodiment (see <figref idref="DRAWINGS">FIGS. <b>7</b>A to <b>7</b>C</figref>), respectively.</p><p id="p-0035" num="0034"><figref idref="DRAWINGS">FIGS. <b>40</b>A and <b>41</b>A</figref>, <figref idref="DRAWINGS">FIGS. <b>40</b>B and <b>41</b>B</figref>, and <figref idref="DRAWINGS">FIGS. <b>40</b>C and <b>41</b>C</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device, according to an embodiment, respectively.</p><p id="p-0036" num="0035"><figref idref="DRAWINGS">FIGS. <b>42</b>A and <b>42</b>B</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device, according to an embodiment (see <figref idref="DRAWINGS">FIGS. <b>8</b>A to <b>8</b>C</figref>), respectively.</p><p id="p-0037" num="0036"><figref idref="DRAWINGS">FIGS. <b>43</b>A to <b>46</b>A</figref>, <figref idref="DRAWINGS">FIGS. <b>43</b>B to <b>46</b>B</figref>, and <figref idref="DRAWINGS">FIGS. <b>43</b>C to <b>46</b>C</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device, according to an embodiment (see <figref idref="DRAWINGS">FIGS. <b>9</b>A and <b>9</b>B</figref>), respectively.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION</heading><p id="p-0038" num="0037">All of the embodiments described herein are example embodiments, and thus, the inventive concept is not limited thereto and may be realized in various other forms. Hereinafter, these embodiments are be described with reference to the accompanying drawings.</p><p id="p-0039" num="0038">It will be understood that when an element or layer is referred to as being &#x201c;over,&#x201d; &#x201c;above,&#x201d; &#x201c;on,&#x201d; &#x201c;below,&#x201d; &#x201c;under,&#x201d; &#x201c;beneath,&#x201d; &#x201c;connected to&#x201d; or &#x201c;coupled to&#x201d; another element or layer, it can be directly over, above, on, below, under, beneath, connected or coupled to the other element or layer or intervening elements or layers may be present. In contrast, when an element is referred to as being &#x201c;directly over,&#x201d; &#x201c;directly above,&#x201d; &#x201c;directly on,&#x201d; &#x201c;directly below,&#x201d; &#x201c;directly under,&#x201d; &#x201c;directly beneath,&#x201d; &#x201c;directly connected to&#x201d; or &#x201c;directly coupled to&#x201d; another element or layer, there are no intervening elements or layers present.</p><p id="p-0040" num="0039"><figref idref="DRAWINGS">FIG. <b>1</b>A</figref> is a plan view of a semiconductor device according to an embodiment, <figref idref="DRAWINGS">FIGS. <b>1</b>B and <b>1</b>C</figref> are cross-sectional views of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>, respectively taken along lines I<b>1</b>-I<b>1</b>&#x2032; and I<b>2</b>-I<b>2</b>&#x2032;, and <figref idref="DRAWINGS">FIGS. <b>1</b>D and <b>1</b>E</figref> are cross-sectional views of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>, respectively taken along lines II<b>1</b>-II<b>1</b>&#x2032; and II<b>2</b>-II<b>2</b>&#x2032;.</p><p id="p-0041" num="0040">Referring to <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref>, a semiconductor device <b>100</b> according to an embodiment may include a substrate <b>101</b>, first and second active fins AF<b>1</b> and AF<b>2</b> extending in a first direction (for example, an X direction hereafter) on the substrate <b>101</b>, a plurality of first and second channel layers CH<b>1</b> and CH<b>2</b> respectively disposed on the first and second active fins AF<b>1</b> and AF<b>2</b>, and spaced apart from each other in a third direction (for example, a Z direction hereafter), perpendicular to an upper surface of the substrate <b>101</b>, and a plurality of first and second gate structures GS<b>1</b> and GS<b>2</b> respectively intersecting the first and second active fins AF<b>1</b> and AF<b>2</b> and extending in a second direction (for example, a Y direction hereafter). The first and second channel layers CH<b>1</b> and CH<b>2</b> may be nanosheet layers to form corresponding nanosheet transistors, respectively, according to an embodiment. It is understood herein that the first, second and third directions may also be referred to as channel length, channel width and channel height directions, respectively.</p><p id="p-0042" num="0041">Also, the semiconductor device <b>100</b> may include first and second source/drain regions SD<b>1</b> and SD<b>2</b>, respectively disposed on opposite sides adjacent to the first and second gate structures GS<b>1</b> and GS<b>2</b>. The first and second source/drain regions SD<b>1</b> and SD<b>2</b> may be configured to be in contact with the plurality of first and second channel layers CH<b>1</b> and CH<b>2</b>, respectively.</p><p id="p-0043" num="0042">In the present embodiment, the first and second active fins AF<b>1</b> and AF<b>2</b> have a fin structure extending in the first direction and protruding in the third direction. For example, the substrate <b>101</b> may be a semiconductor substrate such as a silicon substrate or a germanium substrate, or a silicon-on-insulator (SOI) substrate. The first and second active fins AF<b>1</b> and AF<b>2</b> may be formed in a conductivity-type semiconductor region such as an impurity-doped well or an impurity-doped structure. For example, the first active fin AF<b>1</b> may be formed in an P-type well W<b>1</b> for a PMOS transistor, and the second active fin AF<b>2</b> may be formed in a N-type well W<b>2</b> for an NMOS transistor.</p><p id="p-0044" num="0043">A device isolation layer <b>105</b> may define the first and second active fins AF<b>1</b> and AF<b>2</b>. Referring to <figref idref="DRAWINGS">FIGS. <b>1</b>B and <b>1</b>C</figref>, the device isolation layer <b>105</b> may be disposed on the substrate <b>101</b> to be disposed on side surfaces of each of the first and second active fins AF<b>1</b> and AF<b>2</b>. The device isolation layer <b>105</b> may be disposed such that upper regions of the first and second active fins AF<b>1</b> and AF<b>2</b> are exposed. In some embodiments, the device isolation layer <b>105</b> may have a curved top surface having a height level increased in a direction toward the first and second active fins AF<b>1</b> and AF<b>2</b>. The device isolation layer <b>105</b> may be formed by a shallow trench isolation (STI) process. In some embodiments, the device isolation layer <b>105</b> may further include a region extending deeper inwardly of the substrate <b>101</b> (for example, a deep trench isolation (DTI) region). For example, the device isolation layer <b>105</b> may include an oxide layer, a nitride layer, or a combination thereof.</p><p id="p-0045" num="0044">Referring to <figref idref="DRAWINGS">FIGS. <b>1</b>A, <b>1</b>B, and <b>1</b>E</figref>, each of the first and second gate structures GS<b>1</b> and GS<b>2</b> may include first and second gate electrode layers <b>142</b> and <b>145</b> extending in the second direction and surrounding a plurality of first and second channel layers CH<b>1</b> and CH<b>2</b>, a gate insulating layer <b>141</b> disposed between the plurality of first and second channel layers CH<b>1</b> and CH<b>2</b> and the first and second gate electrode layers <b>142</b> and <b>145</b>, and a gate spacer SP disposed on opposite side surfaces of the second gate electrode layer <b>145</b>. A gate capping layer <b>155</b> may be disposed on the first and second gate structures GS<b>1</b> and GS<b>2</b>. The above-described semiconductor structures may for gate-all-around type field effect transistors.</p><p id="p-0046" num="0045">In the present embodiment, the gate spacer SP may include a first layer <b>131</b> (also referred to as a &#x201c;sidewall spacer&#x201d;), disposed on opposite side surfaces of the first and second gate electrode layers <b>142</b> and <b>145</b>, and a second layer <b>132</b> (referred to as an &#x201c;etch stop layer&#x201d;) disposed on the first layer <b>131</b>. The second layer <b>132</b> may be disposed on an upper surface of the device isolation layer <b>105</b> except for the first and second gate structures GS<b>1</b> and GS<b>2</b>, and on the first and second sources/drain regions SD<b>1</b> and SD<b>2</b> except for a contact region (see <figref idref="DRAWINGS">FIGS. <b>2</b>A and <b>2</b>B</figref>), and may be used as an etch-stop layer in a subsequent process (for example, a process for forming first and second contact structures). For example, at least one of the first layer <b>131</b> and the second layer <b>132</b> may be formed of an insulating material such as silicon nitride (SiN<sub>x</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), silicon carbonitride (SiC<sub>x</sub>N<sub>y</sub>), or silicon oxycarbonitride (SiO<sub>x</sub>C<sub>y</sub>N<sub>z</sub>). For example, the gate insulating layer <b>141</b> may include at least one of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, or a high-k dielectric layer. The high-k dielectric layer may include a material, having a higher dielectric constant than a silicon oxide layer, such hafnium oxide (HfO), aluminum oxide (AlO), or tantalum oxide (TaO).</p><p id="p-0047" num="0046">The first and second gate electrode layers <b>142</b> and <b>145</b> may include a conductive material, for example, metal nitride such as titanium nitride (TiN), tantalum nitride (TaN), or tungsten nitride (WN), and/or a metallic material such as aluminum (Al), tungsten (W), or molybdenum (Mo), or a semiconductor material such as doped polysilicon. In some embodiments, the first and second gate electrode layers <b>142</b> and <b>145</b> may have a multilayer structure including two or more layers.</p><p id="p-0048" num="0047">An interlayer insulating layer <b>135</b> may be disposed on the substrate <b>101</b>, the first and second source/drain regions SD<b>1</b> and SD<b>2</b>, and the first and second gate structures GS<b>1</b> and GS<b>2</b>. In some regions, the interlayer insulating layer <b>135</b> may be disposed on the device isolation layer <b>105</b>. For example, the interlayer insulating layer <b>135</b> may include a low-k dielectric material such as silicon oxide. The low-k dielectric material may include flowable oxide (FOX), tonen silazen (TOSZ), undoped silica glass (USG), borosilica glass (BSG), phosphosilaca glass (PSG), borophosphosilica glass (BPSG), plasma enhanced tetra ethyl ortho silicate (PETEOS), fluoride silicate glass (FSG), high-density plasma (HDP) oxide, plasma enhanced oxide (PEOX), flowable CVD (FCVD) oxide, or combination thereof.</p><p id="p-0049" num="0048">In the present embodiment, as illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>, two first gate structures GS<b>1</b> may extend in the second direction to intersect the first active fin AF<b>1</b>, and may be disposed side by side in the first direction. Similarly, two second gate structures GS<b>2</b> may each extend in the second direction to intersect the second active fin AF<b>2</b> and may be disposed on the same line as each of the two first gate structures GS<b>1</b>.</p><p id="p-0050" num="0049">As described above, the first gate structure GS<b>1</b> and the second gate structure GS<b>2</b> disposed on the same line may be structures separated by a gate separation pattern <b>151</b> to be obtained.</p><p id="p-0051" num="0050">The gate separation pattern <b>151</b>, employed in the present embodiment, may be disposed between the first and second gate structures GS<b>1</b> and GS<b>2</b>, and may have an upper surface at a level L<b>1</b> lower than a level L<b>0</b> of an upper surface of each of the first and second gate structures GS<b>1</b> and GS<b>2</b>.</p><p id="p-0052" num="0051">The gate capping layer <b>155</b>, disposed on the first and second gate structures GS<b>1</b> and GS<b>2</b>, may include a main region <b>155</b><i>a </i>disposed on the first and second gate structures GS<b>1</b> and GS<b>2</b>, and an extension portion <b>155</b><i>b </i>extending from the main region <b>155</b><i>a </i>to the remaining space (an upper region) between the first and second gate structures GS<b>1</b> and GS<b>2</b>. The gate separation pattern <b>151</b> may be provided as a structure coupled to the extension portion <b>155</b><i>b </i>of the gate capping layer <b>155</b> to separate the first and second gate structures GS<b>1</b> and GS<b>2</b> from each other. The gate separation pattern <b>151</b> may include a first insulating material, and the gate capping layer <b>155</b> may include a second insulating material, different from the first insulating material. For example, the first insulating material may include silicon oxide (SiO<sub>x</sub>), and the second insulating material may include silicon nitride (SiN<sub>x</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), silicon carbonitride (SiC<sub>x</sub>N<sub>y</sub>), or silicon oxycarbonitride (SiO<sub>x</sub>C<sub>y</sub>N<sub>z</sub>).</p><p id="p-0053" num="0052">Unlike a gate separation method according to the related art, the gate separation pattern <b>151</b> may be formed using an organic planarization layer (for example, bottom anti-reflective coating (BARC), spin-on-hardmask (SOH), amorphous carbon layer (ACL), etc.) having high selectivity with respect to a surrounding insulating material (for example, SiN) after removal of a dummy gate electrode (for example, polysilicon) and before formation of a gate electrode (see <figref idref="DRAWINGS">FIGS. <b>12</b>A to <b>23</b>D</figref>). As a result, loss of a peripheral insulating material such as an interlayer insulating layer may be significantly reduced during a process of self-forming a contact structure without formation of an additional protective layer, so that a defect may be effectively removed during a process of forming a contact structure under scaled-down conditions.</p><p id="p-0054" num="0053">Referring to <figref idref="DRAWINGS">FIGS. <b>1</b>A and <b>1</b>D</figref>, the gate separation pattern <b>151</b> may further include a pair of sidewall portions SW extending from each of the pair of gate spacers SP in the second direction. In the present embodiment, the pair of gate spacers SP and the pair of sidewall portions SW may be portions of the sidewall spacer <b>131</b> and the etch-stop layer <b>132</b> extending in the second direction. In this specification, a portion of the sidewall spacer <b>131</b> and the etch stop layer <b>132</b>, overlapping the first and second gate electrode layers <b>142</b> and <b>145</b> in the first direction, may be referred to as a gate spacer SP, and a portion of the sidewall spacer <b>131</b> and the etch stop layer <b>132</b>, overlapping the gate separation pattern <b>151</b> in the first direction, may be referred to as a sidewall portion SW.</p><p id="p-0055" num="0054">In the present embodiment, the first insulating material included in the gate separation pattern <b>151</b> may be disposed between the pair of sidewall portions SW. Upper ends of the pair of sidewall portions SW may also be disposed to be lower than the level L<b>0</b> of the upper surface of each of the first and second gate structures GS<b>1</b> and GS<b>2</b>, for example, the level L<b>0</b> of the upper surface of the second gate electrode layer <b>145</b>. As illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>D</figref>, the sidewall portions SW may have substantially the same height as the first insulating material of the gate separation pattern <b>151</b>.</p><p id="p-0056" num="0055">Also, the pair of sidewall portions SW may have substantially the same width as the gate spacers SP in the first direction. The gate separation pattern <b>151</b> may have various different shapes. In particular, a cross-sectional structure in the first direction may be variously changed (see <figref idref="DRAWINGS">FIGS. <b>5</b>A to <b>8</b>C</figref>).</p><p id="p-0057" num="0056">In the present embodiment, the first gate structure GS<b>1</b> may constitute a PMOS transistor together with a plurality of first channel layers CH<b>1</b> disposed on the first active fin AF<b>1</b> and the first source/drain regions SD<b>1</b>, and the second gate structure GS<b>2</b> may constitute an NMOS transistor together with a plurality of second channel layers CH<b>2</b> disposed on the second active fin AF<b>2</b> and the second source/drain regions SD<b>2</b>.</p><p id="p-0058" num="0057">For example, as illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>B and <b>1</b>E</figref>, the first gate structure GS<b>1</b> may include the first and second gate electrode layers <b>142</b> and <b>145</b> formed of different materials. The first gate electrode layer <b>142</b> may be disposed on the first active fin AF<b>1</b> and may be disposed to surround the plurality of first channel layers CH<b>1</b>, and the second gate electrode layer <b>145</b> may be disposed on the first gate electrode layer <b>142</b>. The second gate structure GS<b>2</b> may include a second gate electrode layer <b>145</b> without a first gate electrode layer <b>142</b>, and the second gate electrode layer <b>145</b> may be disposed on the second active fin AF<b>2</b> and may be disposed to surround a plurality of second channel layers CH<b>2</b>.</p><p id="p-0059" num="0058">In the present embodiment, the first gate electrode layer <b>142</b> of the first gate structure GS<b>1</b> may extend to be disposed between the sidewall of the gate separation pattern <b>151</b> and the second gate electrode layer <b>145</b>. As illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>, the first gate electrode layer <b>142</b> may be disposed on a side surface of the second gate electrode layer <b>145</b> facing the gate separation pattern <b>151</b>.</p><p id="p-0060" num="0059">Referring to <figref idref="DRAWINGS">FIG. <b>1</b>C</figref>, the exposed portions of the first and second active fins AF<b>1</b> and AF<b>2</b>, disposed on opposite sides adjacent to the first and second gate structures GS<b>1</b> and GS<b>2</b>, may have recessed regions. Epitaxially regrown first and second source/drain regions SD<b>1</b> and SD<b>2</b> may be disposed in recessed regions of the first and second active fins AF<b>1</b> and AF<b>2</b>.</p><p id="p-0061" num="0060">For example, as illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>E</figref>, the first and second source/drain regions SD<b>1</b> and SD<b>2</b> may be formed to be in contact with opposite side surfaces of the plurality of first and second channel layers CH<b>1</b> and CH<b>2</b> in the first direction.</p><p id="p-0062" num="0061">In the cross-section (<figref idref="DRAWINGS">FIG. <b>1</b>B</figref>) in the second direction, the plurality of first and second channel layers CH<b>1</b> and CH<b>2</b> may each have a width the same as or similar to a width of each of the first and second active fins AF<b>1</b> and AF<b>2</b>, respectively. In the cross-section (<figref idref="DRAWINGS">FIG. <b>1</b>E</figref>) in the first direction, the first and second gate structures GS<b>1</b> and GS<b>2</b> may the same or similar length. In some embodiments, the plurality of first and second channel layers CH<b>1</b> and CH<b>2</b> may each have a width smaller than the length of each of the first and second gate structures GS<b>1</b> and GS<b>2</b> in the first direction.</p><p id="p-0063" num="0062">The plurality of first and second channel layers CH<b>1</b> and CH<b>2</b> may include a semiconductor material which may provide a channel region. For example, the plurality of first and second channel layers CH<b>1</b> and CH<b>2</b> may include at least one of silicon (Si), silicon germanium (SiGe), and germanium (Ge). The plurality of first and second channel layers CH<b>1</b> and CH<b>2</b> may be formed of, for example, the same material as the substrate <b>101</b>.</p><p id="p-0064" num="0063">For example, in the case of a PMOS transistor, the first source/drain regions SD<b>1</b> may include a material providing compressive strain to the first channel layers CH<b>1</b>. For example, the first source/drain regions SD<b>1</b> may include a silicon-germanium (SiGe) layer having a lattice constant greater than a lattice constant of silicon (Si). The first source/drain regions SD<b>1</b> may have P-type conductivity. Meanwhile, in the case of an NMOS transistor, the second source/drain regions SD<b>2</b> may include a semiconductor material providing a tensile strain to the second channel layers CH<b>2</b>. For example, the second source/drain regions SD<b>2</b> may include a silicon carbide (SiC) layer having a lattice constant smaller than that the lattice constant of silicon (Si) or a silicon (Si) layer having substantially the same lattice constant as the substrate <b>101</b>. The second source/drain regions SD<b>2</b> may have N-type conductivity.</p><p id="p-0065" num="0064">As illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>C</figref>, the first and second source/drain regions SD<b>1</b> and SD<b>2</b> may have various shapes defined as crystallographically stable surfaces during a growth process. A cross-section of the first source/drain regions SD<b>1</b> may have a pentagonal shape, and a cross-section of the second source/drain regions SD<b>2</b> may have a hexagonal shape or a polygonal shape having a gentle angle.</p><p id="p-0066" num="0065">In the present embodiment, a description has been provided for an in which the first gate structure GS<b>1</b> and the second gate structure GS<b>2</b> separated by the gate separation pattern <b>151</b> constitute transistors having different conductivity types. However, the present embodiment is not limited thereto. In an embodiment, the first gate structure GS<b>1</b> and the second gate structure GS<b>2</b> may include transistors, having the same conductivity type, formed in wells having the same conductivity type.</p><p id="p-0067" num="0066">Referring to <figref idref="DRAWINGS">FIGS. <b>2</b>A and <b>2</b>B</figref>, the semiconductor device <b>100</b> according to the present embodiment may further include first and second contact structures CS<b>1</b> and CS<b>2</b>, respectively connected to the first and second source/drain regions SD<b>1</b> and SD<b>2</b>. <figref idref="DRAWINGS">FIGS. <b>2</b>A and <b>2</b>B</figref> may be understood as cross-sections corresponding to <figref idref="DRAWINGS">FIGS. <b>1</b>C and <b>1</b>E</figref>, respectively.</p><p id="p-0068" num="0067">The first and second contact structures CS<b>1</b> and CS<b>2</b> may penetrate through the interlayer insulating layer <b>135</b> to be connected to the first and second source/drain regions SD<b>1</b> and SD<b>2</b>, respectively. The first and second contact structures CS<b>1</b> and CS<b>2</b> may include a conductive barrier <b>191</b> and a contact plug <b>195</b> disposed on the conductive barrier <b>191</b>. The first and second contact structures CS<b>1</b> and CS<b>2</b> may form a metal silicide layer in a contact region of the first and second source/drain regions SD<b>1</b> and SD<b>2</b>, respectively, to improve contact resistance with the first and second source/drain regions SD<b>1</b> and SD<b>2</b>. In some embodiments, the conductive barrier <b>191</b> may be a conductive metal nitride layer. For example, the conductive barrier <b>191</b> may include titanium nitride (TiN), tantalum nitride (TaN), aluminum nitride (AlN), tungsten nitride (WN), and combinations thereof. The contact plug <b>195</b> may include tungsten (W), cobalt (Co), titanium (Ti), alloys thereof, or combinations thereof. The gate separation pattern <b>151</b> may be formed using an organic planarization layer OPL having high selectivity with respect to a surrounding material (for example, SiN) to prevent loss of the interlayer insulating layer <b>135</b> during a process of self-forming the first and second contact structures CS<b>1</b> and CS<b>2</b>. As a result, short-circuit of a contact may be avoided.</p><p id="p-0069" num="0068"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a cross-sectional view of a semiconductor device according to an embodiment. <figref idref="DRAWINGS">FIG. <b>3</b></figref> is a cross-section corresponding to <figref idref="DRAWINGS">FIG. <b>1</b>B</figref> (I<b>1</b>-I<b>1</b>&#x2032;), and the other cross-sectionals (I<b>2</b>-I<b>2</b>&#x2032;, II<b>1</b>&#x2032;-II<b>1</b>&#x2032;, and II<b>2</b>-II<b>2</b>&#x2032;) of a semiconductor device <b>100</b>A according to the present embodiment may be understood as having substantially the same structure as illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>C to <b>1</b>E</figref>.</p><p id="p-0070" num="0069">Referring to <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the semiconductor device <b>100</b>A according to the present embodiment may be understood to be similar to the semiconductor device <b>100</b> illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref>, except that end portions <b>141</b>E of an extending portion of a gate insulating layer <b>141</b> on the device isolation layer <b>105</b> is shortened so that a combination of the first and second gate electrode layers <b>142</b> and <b>145</b> may be disposed on side and upper surfaces of the end portions <b>141</b>E on the device isolation layer <b>105</b>. In addition, elements of the embodiment of <figref idref="DRAWINGS">FIG. <b>3</b></figref> may be understood with reference to the description of the same or similar elements of the embodiment illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref> unless specifically stated otherwise.</p><p id="p-0071" num="0070">Similarly to the above-described embodiment, the gate insulating layer <b>141</b> may be disposed on upper surfaces of first and second active fins AF<b>1</b> and AF<b>2</b> in the second direction, and may be formed to surround each of a plurality of first and second channel layers CH<b>1</b> and CH<b>2</b>. In addition, as illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the gate insulating layer <b>141</b> may have a portion extending between first and second gate electrode layers <b>142</b> and <b>145</b> and a device isolation layer <b>105</b>.</p><p id="p-0072" num="0071">Referring to a region ES shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the first and second gate electrode layers <b>142</b> and <b>145</b> employed in the present embodiment may be formed to be disposed on the end portions <b>141</b>E of an extending portion of the gate insulating layer <b>141</b>. In the present embodiment, a distance D&#x2032; between first and second gate structures GS<b>1</b> and GS<b>2</b> in the second direction may be implemented to be shorter than the distance DO of the embodiment illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>. The distance D&#x2032; may be expressed as a width of a gate separation pattern <b>151</b> in the second direction. For example, the distance D&#x2032; between the first and second gate structures GS<b>1</b> and GS<b>2</b> may be set to be 15 nm or less. In some embodiments, the distance D&#x2032; between the first and second gate structures GS<b>1</b> and GS<b>2</b> may be set to be 12 nm or less. This will be described in detail later with reference to <figref idref="DRAWINGS">FIGS. <b>24</b>A to <b>27</b>B</figref> and <figref idref="DRAWINGS">FIGS. <b>28</b>A to <b>29</b>B</figref>.</p><p id="p-0073" num="0072"><figref idref="DRAWINGS">FIGS. <b>4</b>A and <b>4</b>B</figref> are cross-sectional views of a semiconductor device according to an embodiment. <figref idref="DRAWINGS">FIGS. <b>4</b>A and <b>4</b>B</figref> are cross-sections corresponding to <figref idref="DRAWINGS">FIG. <b>1</b>B</figref> (I<b>1</b>-I<b>1</b>&#x2032;) and <figref idref="DRAWINGS">FIG. <b>1</b>D</figref> (II<b>1</b>-II<b>1</b>&#x2032;), respectively. The other cross-sections (I<b>2</b>-I<b>2</b>&#x2032; and II<b>2</b>-II<b>2</b>&#x2032;) of a semiconductor device <b>100</b>B according to the present embodiment may be understood to have substantially the same structure as illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>C and <b>1</b>E</figref>.</p><p id="p-0074" num="0073">Referring to <figref idref="DRAWINGS">FIGS. <b>4</b>A and <b>4</b>B</figref>, the semiconductor device <b>100</b>B according to the present embodiment may be understood to be similar to the semiconductor device <b>100</b> illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref>, except that a gate separation pattern extends downward into a device isolation layer. In addition, elements of the embodiment of <figref idref="DRAWINGS">FIGS. <b>4</b>A and <b>4</b>B</figref> may be understood with reference to the description of the same or similar elements of the embodiment illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref> unless specifically stated otherwise.</p><p id="p-0075" num="0074">Unlike the above description, a gate separation pattern <b>151</b> employed in the present embodiment may extend downward into the device isolation layer <b>105</b> by a predetermined depth &#x201c;d.&#x201d; Such an extending structure of the gate separation pattern <b>151</b> may be implemented by performing an additional etching process in a gate separation space through a separation process of the gate insulating layer <b>141</b> using an organic pattern layer (<b>181</b>P of <figref idref="DRAWINGS">FIG. <b>30</b>A</figref>) or a subsequent process (see <figref idref="DRAWINGS">FIGS. <b>30</b>A and <b>30</b>B</figref>).</p><p id="p-0076" num="0075"><figref idref="DRAWINGS">FIG. <b>5</b>B</figref> is a cross-sectional view of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>5</b>A</figref>, taken along line I<b>1</b>-I<b>1</b>&#x2032;, and <figref idref="DRAWINGS">FIGS. <b>5</b>C and <b>5</b>D</figref> are cross-sectional views of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>5</b>A</figref>, respectively taken along lines II<b>1</b>-II<b>1</b>&#x2032; and II<b>2</b>-II<b>2</b>&#x2032;. The other cross-section (I<b>2</b>-I<b>2</b>&#x2032;) of a semiconductor device <b>100</b>C according to the present embodiment may be understood to have the same structure as illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>C</figref>.</p><p id="p-0077" num="0076">Referring to <figref idref="DRAWINGS">FIGS. <b>5</b>A to <b>5</b>D</figref>, the semiconductor device <b>100</b>C may be understood to be similar to the semiconductor device <b>100</b> illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref>, except that a width Wb of a gate separation pattern <b>151</b> is increased in the first direction to cause a width W<b>2</b> of a sidewall portion SW to be different from a width W<b>1</b> of a gate spacer SP. In addition, elements of the embodiment of <figref idref="DRAWINGS">FIGS. <b>5</b>A to <b>5</b>D</figref> may be understood with reference to the description of the same or similar elements of the embodiment illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref> unless specifically stated otherwise.</p><p id="p-0078" num="0077">Referring to <figref idref="DRAWINGS">FIGS. <b>5</b>C and <b>5</b>D</figref> together with <figref idref="DRAWINGS">FIG. <b>5</b>A</figref>, the width W<b>2</b> of each of a pair of sidewall portions SW in the first direction may be smaller than the width W<b>1</b> in each of a pair of gate spaces SP in the first directions. As illustrated in <figref idref="DRAWINGS">FIG. <b>5</b>C</figref>, a sidewall spacer <b>131</b> may be formed such that a portion thereof adjacent to a gate separation pattern <b>151</b> has a thickness smaller than a thickness of the other region. Such a change in thickness may be obtained by additionally etching a portion of the sidewall spacer <b>131</b> exposed to a gate separation space (see <figref idref="DRAWINGS">FIG. <b>32</b>A</figref>). In some embodiments, the sidewall spacer <b>131</b> may be entirely etched or a portion of an etch-stop layer <b>132</b> may be etched in the sidewall portion SW, so that a thickness thereof may be reduced to be smaller than the thickness of the present embodiment.</p><p id="p-0079" num="0078">Accordingly, the width Wb of the gate separation pattern <b>151</b> may be further increased in the first direction. In the embodiment illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>D and <b>1</b>E</figref>, the width of the gate separation pattern <b>151</b> and the width of the first and second gate electrode layers <b>142</b> and <b>145</b> are substantially the same, whereas in the present embodiment (<figref idref="DRAWINGS">FIGS. <b>5</b>C and <b>5</b>D</figref>), the width Wb of the gate separation pattern <b>151</b> in the first direction may be greater than the width Wa of the first and second gate electrode layers <b>142</b> and <b>145</b> in the first direction.</p><p id="p-0080" num="0079"><figref idref="DRAWINGS">FIG. <b>6</b>A</figref> is a plan view of a semiconductor device according to an embodiment, and <figref idref="DRAWINGS">FIGS. <b>6</b>B and <b>6</b>C</figref> are cross-sectional views of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>6</b>A</figref>, respectively taken along lines I<b>1</b>-I<b>1</b>&#x2032; and II<b>1</b>-II<b>1</b>&#x2032;. The other cross-sections (I<b>2</b>-I<b>2</b>&#x2032; and II<b>2</b>-II<b>2</b>&#x2032;) of a semiconductor device <b>100</b>D according to present embodiment may be understood to have substantially the same structure as illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>C and <b>1</b>E</figref>.</p><p id="p-0081" num="0080">Referring to <figref idref="DRAWINGS">FIGS. <b>6</b>A to <b>6</b>C</figref>, a semiconductor device <b>100</b>D according to the present embodiment may be understood to be similar to the semiconductor device <b>100</b> illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref>, except that a region of a gate spacer SP adjacent to a gate separation pattern <b>151</b> (for example, a sidewall portion of the gate spacer SP) is removed and a width of the gate separation pattern <b>151</b> is increased in the first direction. In addition, elements of the embodiment of <figref idref="DRAWINGS">FIGS. <b>6</b>A to <b>6</b>C</figref> may be understood with reference to the description of the same or similar elements of the embodiment illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref> unless specifically stated otherwise.</p><p id="p-0082" num="0081">Referring to <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>C</figref>, a region of a gate spacer SP, adjacent to the gate separation pattern <b>151</b>, for example, a portion referred to as a &#x201c;sidewall portion&#x201d; in the previous embodiments may be removed. Similarly to the embodiment illustrated in <figref idref="DRAWINGS">FIGS. <b>5</b>A to <b>5</b>D</figref>, a structure illustrated in <figref idref="DRAWINGS">FIG. <b>6</b>C</figref> may be obtained by etching portions of a sidewall spacer <b>131</b> and an etch-stop layer <b>132</b>, exposed to a gate separation space, to be removed (see <figref idref="DRAWINGS">FIG. <b>34</b>B</figref>).</p><p id="p-0083" num="0082">Accordingly, a width Wb of a gate separation pattern <b>151</b> may be further increased in the first direction, and may correspond to a width of a gate capping layer disposed on an upper surface of the gate separation pattern <b>151</b> in the first direction. In the embodiment illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>D and <b>1</b>E</figref>, the width of the gate separation pattern <b>151</b> and the width of the first and second gate electrode layers <b>142</b> and <b>145</b> are substantially the same, whereas in the present embodiment (<figref idref="DRAWINGS">FIG. <b>6</b>C</figref>), a width Wb of the gate separation pattern <b>151</b> in the first direction may correspond to a width of each of the first and second gate structures GS<b>1</b> and GS<b>2</b> in the first direction.</p><p id="p-0084" num="0083"><figref idref="DRAWINGS">FIG. <b>7</b>A</figref> is a plan view of a semiconductor device according to an embodiment, and <figref idref="DRAWINGS">FIGS. <b>7</b>B and <b>7</b>C</figref> are cross-sectional views of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>7</b>A</figref>, respectively taken along lines I<b>1</b>-I<b>1</b>&#x2032; and II<b>1</b>-II<b>1</b>&#x2032;. The other cross-sections (I<b>2</b>-I<b>2</b>&#x2032; and II<b>2</b>-II<b>2</b>&#x2032;) of a semiconductor device <b>100</b>E according to the present embodiment may be understood to have substantially the same structure as illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>C and <b>1</b>E</figref>.</p><p id="p-0085" num="0084">Referring to <figref idref="DRAWINGS">FIGS. <b>7</b>A to <b>7</b>C</figref>, a semiconductor device <b>100</b>E according to the present embodiment may be understood to be similar to the semiconductor device <b>100</b> illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref>, except that a gate separation structure includes only a portion from which a gate capping layer <b>155</b>&#x2032; extends. In addition, elements of the embodiment of <figref idref="DRAWINGS">FIGS. <b>7</b>A to <b>7</b>C</figref> may be understood with reference to the description of the same or similar elements of the embodiment illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref> unless specifically stated otherwise.</p><p id="p-0086" num="0085">A gate capping layer <b>155</b>&#x2032;, employed in the present embodiment, may include a first region <b>155</b><i>a</i>, disposed on first and second gate structures GS<b>1</b> and GS<b>2</b>, and a second region <b>155</b><i>b</i>&#x2032; extending to a space between the first and second gate structures GS<b>1</b> and GS<b>2</b>. The second region <b>155</b><i>b</i>&#x2032; may extend to a device isolation layer <b>105</b> to be provided as a single gate separation structure, unlike the extension portion <b>155</b><i>b </i>of the gate capping layer <b>155</b> of the previous embodiments.</p><p id="p-0087" num="0086">In the present embodiment, the first region <b>155</b><i>a </i>and the second region <b>155</b><i>b</i>&#x2032; may include a single component system or may be a single integrated structure. The gate capping layer <b>155</b>&#x2032; may include silicon nitride (SiN<sub>x</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), silicon carbonitride (SiC<sub>x</sub>N<sub>y</sub>), or silicon oxycarbonitride (SiO<sub>x</sub>C<sub>y</sub>N<sub>z</sub>).</p><p id="p-0088" num="0087">Referring to <figref idref="DRAWINGS">FIGS. <b>7</b>A and <b>7</b>C</figref>, the gate capping layer <b>155</b>&#x2032; may be disposed in the form of two lines with an interlayer insulating layer <b>135</b> interposed therebetween. For example, the interlayer insulating layer <b>135</b> may include silicon oxide (SiO<sub>x</sub>). As illustrated in <figref idref="DRAWINGS">FIG. <b>7</b>C</figref>, in the gate capping layer <b>155</b>&#x2032; disposed in a gate separation space, the first region <b>155</b><i>a </i>and the second region <b>155</b><i>b</i>&#x2032; may have substantially the same width.</p><p id="p-0089" num="0088"><figref idref="DRAWINGS">FIG. <b>8</b>A</figref> is a plan view of a semiconductor device according to an embodiment, and <figref idref="DRAWINGS">FIGS. <b>8</b>B and <b>8</b>C</figref> are cross-sectional views of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>8</b>A</figref>, respectively taken along lines I<b>1</b>-I<b>1</b>&#x2032; and II<b>1</b>-II<b>1</b>&#x2032;. The other cross-sections (I<b>2</b>-I<b>2</b>&#x2032; and II<b>2</b>-II<b>2</b>&#x2032;) of a semiconductor device <b>100</b>F according to the present embodiment may be understood to be substantially the same as illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>C and <b>1</b>E</figref>.</p><p id="p-0090" num="0089">Referring to <figref idref="DRAWINGS">FIGS. <b>8</b>A to <b>8</b>C</figref>, the semiconductor device <b>100</b>F according to the present embodiment may be understood to be similar to the semiconductor device <b>100</b> illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref>, except that a gate separation pattern <b>151</b>&#x2033; has a double structure. In addition, elements of the embodiment of <figref idref="DRAWINGS">FIGS. <b>8</b>A to <b>8</b>C</figref> may be understood with reference to the description of the same or similar elements of the embodiment illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref> unless specifically stated otherwise.</p><p id="p-0091" num="0090">The gate separation pattern <b>151</b>&#x2033;, employed in the present embodiment, may include a separation region <b>151</b><i>b</i>, including a first insulating material, and a barrier layer <b>151</b><i>a </i>surrounding a bottom surface and side surfaces of the separation region <b>151</b><i>b </i>and including a third insulating material, different from the first insulating material. For example, the first insulating material may include silicon oxide (SiO<sub>x</sub>), and the third insulating material may include silicon nitride (SiN<sub>x</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), silicon carbonitride (SiC<sub>x</sub>N<sub>y</sub>), or silicon oxycarbonitride (SiO<sub>x</sub>C<sub>y</sub>N<sub>z</sub>).</p><p id="p-0092" num="0091"><figref idref="DRAWINGS">FIG. <b>9</b>A</figref> is a plan view of a semiconductor device according to an embodiment, and <figref idref="DRAWINGS">FIG. <b>9</b>B</figref> is a cross-sectional view of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>9</b>A</figref>, taken along line I<b>1</b>-I<b>1</b>&#x2032;. The other cross-sections (I<b>2</b>-I<b>2</b>&#x2032;, II<b>1</b>-II<b>1</b>&#x2032;, and II<b>2</b>-II<b>2</b>&#x2032;) of a semiconductor device <b>100</b>G according to the present embodiment may be understood to have substantially the same as illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>C to <b>1</b>E</figref>.</p><p id="p-0093" num="0092">Referring to <figref idref="DRAWINGS">FIGS. <b>9</b>A and <b>9</b>B</figref>, the semiconductor device <b>100</b>G according to the present embodiment may be understood to be similar to the semiconductor device <b>100</b> illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref>, except that a gate insulating layer <b>141</b> extends upward along sidewalls of first and second gate structures GS<b>1</b> and GS<b>2</b> in the third direction. In addition, elements of the embodiment of <figref idref="DRAWINGS">FIGS. <b>9</b>A and <b>9</b>B</figref> may be understood with reference to the description of the same or similar elements of the embodiment illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref> unless specifically stated otherwise.</p><p id="p-0094" num="0093">As described above, in the present embodiment, the first and second gate structures GS<b>1</b> and GS<b>2</b> may introduce first and second gate electrode layers <b>142</b> and <b>145</b> to constitute a PMOS transistor and an NMOS transistor, respectively. The first gate electrode layer <b>142</b> for a P-side electrode may be formed to surround only a first channel layer CH<b>1</b>, and a second gate electrode layer <b>145</b> for an N-side electrode may be applied to both the first and second gate structures GS<b>1</b> and GS<b>2</b> to surround the second channel layer CH<b>2</b>. In this case, the first gate electrode layer <b>142</b> may be disposed on sidewalls of the first gate structures GS<b>1</b> in the third direction.</p><p id="p-0095" num="0094">In the present embodiment, as illustrated in <figref idref="DRAWINGS">FIG. <b>9</b>B</figref>, the gate insulating layer <b>141</b> may extend between a sidewall of the gate separation pattern <b>151</b> and the first and second gate electrode layers <b>142</b> and <b>145</b> of the first and second gate structures GS<b>1</b> and GS<b>2</b>. Substantially, the gate insulating layer <b>141</b> may be disposed on almost entire sidewalls of the first and second gate structures GS<b>1</b> and GS<b>2</b> in the third direction.</p><p id="p-0096" num="0095">In the previous embodiments, a description has been provided for only an in which a structure such as a gate separation pattern is applied to a gate-all-around type field effect transistor. However, such a structure may be applied to a transistor having a general three-dimensional fin structure, except for only a configuration related to a plurality of channel layers. Such an embodiment is illustrated in <figref idref="DRAWINGS">FIGS. <b>10</b>A to <b>10</b>E</figref>.</p><p id="p-0097" num="0096"><figref idref="DRAWINGS">FIG. <b>10</b>A</figref> is a plan view of a semiconductor device according to an embodiment, <figref idref="DRAWINGS">FIGS. <b>10</b>B and <b>10</b>C</figref> are cross-sectional views of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>10</b>A</figref>, respectively taken along lines I<b>1</b>-I<b>1</b>&#x2032; and I<b>2</b>-I<b>2</b>&#x2032;, and <figref idref="DRAWINGS">FIGS. <b>10</b>D and <b>10</b>E</figref> are cross-sectional views of the semiconductor device illustrated in <figref idref="DRAWINGS">FIG. <b>10</b>A</figref>, respectively taken along lines II<b>1</b>-II<b>1</b>&#x2032; and II<b>2</b>-II<b>2</b>&#x2032;.</p><p id="p-0098" num="0097">Referring to <figref idref="DRAWINGS">FIGS. <b>10</b>A to <b>10</b>E</figref>, a semiconductor device <b>100</b>G according to the present embodiment may be understood to be similar to the semiconductor device <b>100</b> illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref>, except that a plurality of active fins AF<b>1</b>&#x2032; and AF<b>2</b>&#x2032; having a three-dimensional structure, rather than a plurality of channel layers, may be used as a channel region or channel structure. In addition, elements of the embodiment of <figref idref="DRAWINGS">FIGS. <b>10</b>A to <b>10</b>E</figref> may be understood with reference to the description of the same or similar elements of the embodiment illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref> unless specifically stated otherwise.</p><p id="p-0099" num="0098">As illustrated in <figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref>, the semiconductor device <b>100</b>G according to the present embodiment may have a structure in which a plurality of first and second active fins AF<b>1</b>&#x2032; and AF<b>2</b>&#x2032; having a three-dimensional structure protruding upward from a device isolation layer <b>105</b> are used as a channel region without introduction of a plurality of channel layers. In the present embodiment, each of the active regions W<b>1</b> and W<b>2</b> may include two first active fins AF<b>1</b>&#x2032; and two second active fins AF<b>2</b>&#x2032;. As illustrated in <figref idref="DRAWINGS">FIG. <b>10</b>B</figref>, epitaxial layers grown from recessed regions of each of the two first active fins AF<b>1</b>&#x2032; and two second active fins AF<b>2</b>&#x2032; may be merged with each other to provide first and second source/drain regions SD<b>1</b>&#x2032; and SD<b>2</b>&#x2032;, respectively. Here, the two active fins AF<b>1</b>&#x2032; and the two active fins AF<b>2</b>&#x2032; may be referred to as fin structures forming two fin field-effect transistors (FinFETs), respectively, according to an embodiment.</p><p id="p-0100" num="0099">Similarly to the previous embodiment, a gate separation pattern <b>151</b> employed in the present embodiment may be disposed between first and second gate structures GS<b>1</b> and GS<b>2</b>, and may have an upper surface at a level lower than that of an upper surface of each of the first and second gate structures GS<b>1</b> and GS<b>2</b>, as illustrated in <figref idref="DRAWINGS">FIG. <b>10</b>B</figref>.</p><p id="p-0101" num="0100">In addition, a gate capping layer <b>155</b> disposed on the first and second gate structures GS<b>1</b> and GS<b>2</b> may include a main region <b>155</b><i>a</i>, disposed on the first and second gate structures GS<b>1</b> and GS<b>2</b>, and an extension portion <b>155</b><i>b </i>extending from the main region <b>155</b><i>a </i>to a remaining space (an upper region) between the first and second gate structures GS<b>1</b> and GS<b>2</b>. The gate separation pattern <b>151</b> may be provided as a structure coupled to the extension portion <b>155</b><i>b </i>of the gate capping layer <b>155</b> to separate the first and second gate structures GS<b>1</b> and GS<b>2</b> from each other. The gate separation pattern <b>151</b> may include a first insulating material, and the gate capping layer <b>155</b> may include a second insulating material different from the first insulating material. For example, the first insulating material may include silicon oxide (SiO<sub>x</sub>), and the second insulating material may include silicon nitride (SiN<sub>x</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), silicon carbonitride (SiC<sub>x</sub>N<sub>y</sub>), or silicon oxycarbonitride (SiO<sub>x</sub>C<sub>y</sub>N<sub>z</sub>). After removal of a dummy gate electrode (for example, polysilicon) and before formation of the first and second gate structures GS<b>1</b> and GS<b>2</b> including a gate insulating layer <b>141</b> and first and second gate electrode layers <b>142</b> and <b>145</b>, the gate separation pattern <b>151</b> may be formed using an organic planarization layer having high selectivity (for example, bottom anti-reflective coating (BARC), spin-on-hardmask (SOH), amorphous carbon layer (ACL), etc.) with respect to a surrounding insulating material (for example, SiN).</p><p id="p-0102" num="0101">Various features of the above-described embodiments may be combined with each other to be implemented in various forms, and all of the features may be advantageously applied to the transistor having the three-dimensional fin structure illustrated in <figref idref="DRAWINGS">FIGS. <b>10</b>A to <b>10</b>E</figref>.</p><p id="p-0103" num="0102">Hereinafter, an example of a method of fabricating semiconductor devices according to the above-described embodiments will be described in detail.</p><p id="p-0104" num="0103"><figref idref="DRAWINGS">FIGS. <b>11</b>A to <b>11</b>H</figref> are process cross-sectional views of partial processes (formation of an active fin and a source/drain and removal of a dummy gate material) illustrating a method of fabricating a semiconductor device, according to an embodiment.</p><p id="p-0105" num="0104">For ease of description, perspective views of <figref idref="DRAWINGS">FIGS. <b>11</b>A to <b>11</b>G</figref> illustrate only a unit cell UC constituting a single transistor of the semiconductor device <b>100</b> illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref>, and other cells may also be understood to be subjected to the same process.</p><p id="p-0106" num="0105">Referring to <figref idref="DRAWINGS">FIG. <b>11</b>A</figref>, a stack structure SL, in which first semiconductor layers <b>111</b>&#x2032; and second semiconductor layers <b>112</b>&#x2032; are alternately stacked, may be formed on a substrate <b>101</b>.</p><p id="p-0107" num="0106">The second semiconductor layers <b>112</b>&#x2032; and the first semiconductor layers <b>111</b>&#x2032; may be alternately formed on the lowermost first semiconductor layer <b>111</b>&#x2032; in contact with the substrate <b>101</b>, and the uppermost layer may be the second semiconductor layer <b>112</b>&#x2032; but is not limited thereto. For example, the first semiconductor layers <b>111</b>&#x2032; and the second semiconductor layers <b>112</b>&#x2032; may be formed using an epitaxial growth method. Each of the first semiconductor layers <b>111</b>&#x2032; and each of the second semiconductor layers <b>112</b>&#x2032; may include materials having different etching selectivity. For example, each of the first semiconductor layers <b>111</b>&#x2032; may be used as a sacrificial layer providing a space for forming a gate electrode layer, and each of the second semiconductor layers <b>112</b>&#x2032; may be used as a channel layer. In this case, even when the first semiconductor layers <b>111</b>&#x2032; are etched, the second semiconductor layers <b>112</b>&#x2032; may be barely etched and may remain. For example, the first semiconductor layers <b>111</b>&#x2032; may include silicon-germanium (SiGe), and the second semiconductor layers <b>112</b>&#x2032; may include either silicon (Si) or a group III-V compound semiconductor. Then, a first mask pattern M<b>1</b> may be formed on the stack structure SL to extend in the first direction. The first mask pattern M<b>1</b> may be formed of at least one of, for example, silicon oxide, silicon nitride, and silicon oxynitride.</p><p id="p-0108" num="0107">Referring to <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>, the stack structure SL may be etched using a first mask pattern M<b>1</b> to form a first active fin AF<b>1</b> and the fin-shaped structure FS.</p><p id="p-0109" num="0108">In the present embodiment, the fin-shaped structure FS may include a plurality of first semiconductor patterns <b>111</b> and a plurality of second semiconductor patterns <b>112</b> patterned out from the first semiconductor layers <b>111</b>&#x2032; and the second semiconductor layers <b>112</b>&#x2032;. A region of the substrate <b>101</b> may also be patterned to form the first active fin AF<b>1</b>. A device isolation layer <b>105</b> may be formed on an upper surface of the substrate <b>101</b> disposed around the first active fin AF<b>1</b>. The device isolation layer <b>105</b> may also be formed on a portion of a side surface of the first active fin AF<b>1</b>, and an upper surface of the device isolation layer <b>105</b> may be lower than an upper surface of the first active fin AF<b>1</b>. For example, the first active fin AF<b>1</b> on the substrate <b>101</b> may protrude upward from the device isolation layer <b>105</b>.</p><p id="p-0110" num="0109">Referring to <figref idref="DRAWINGS">FIG. <b>11</b>C</figref>, the first mask pattern M<b>1</b> may be removed and an etch-stop layer <b>121</b> and a dummy gate layer may be formed, and a dummy gate layer may then be patterned using a second mask pattern M<b>2</b> to form a dummy gate pattern DG.</p><p id="p-0111" num="0110">In the present process, the etch-stop layer <b>121</b> may be formed almost entirely on the fin structure FS and the device isolation layer <b>105</b>, and the dummy gate layer may be formed on the etch-stop layer <b>121</b>. Then, a second mask pattern M<b>2</b> may be formed on the dummy gate layer to extend in the second direction Y while overlapping one region of the fin-shaped structure FS, and a dummy gate pattern DG may be formed using the second mask pattern M<b>2</b>. In this etching process, the etch-stop layer <b>121</b> may also be patterned together with the dummy gate layer. For example, the dummy gate layer may include polysilicon or amorphous silicon, and the etch-stop layer <b>121</b> may include silicon nitride or silicon oxynitride.</p><p id="p-0112" num="0111">Referring to <figref idref="DRAWINGS">FIG. <b>11</b>D</figref>, a gate spacer may be formed on a sidewall of the dummy gate pattern DG.</p><p id="p-0113" num="0112">For example, a spacer layer may be formed on the substrate to be disposed on the dummy gate pattern DG and the fin-shaped structure FS. The spacer layer may be etched back to form a sidewall spacer <b>131</b> remaining only on the sidewall of the dummy gate pattern DG. The sidewall spacer <b>131</b> may include an insulating material such as, for example, silicon nitride (SiN<sub>x</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), silicon carbonitride (SiC<sub>x</sub>N<sub>y</sub>), or silicon oxycarbonitride (SiO<sub>x</sub>C<sub>y</sub>N<sub>z</sub>). In some embodiments, the sidewall spacers <b>131</b> may be formed to include two or more insulating layers.</p><p id="p-0114" num="0113">Referring to <figref idref="DRAWINGS">FIG. <b>11</b>E</figref>, the fin-shaped structure FS region exposed on both sides of the dummy gate pattern DG and the sidewall spacer <b>131</b> may be removed to form a recess RC. Referring to <figref idref="DRAWINGS">FIG. <b>11</b>F</figref>, the epitaxial layer may be regrown on a surface of the recess RC to form first source/drain regions SD<b>1</b>.</p><p id="p-0115" num="0114">As illustrated in <figref idref="DRAWINGS">FIG. <b>11</b>G</figref>, an etch-stop layer <b>132</b>, an interlayer insulating layer <b>135</b>, and an interlayer dielectric (ILD) protection layer <b>170</b> may be formed on the substrate <b>101</b>. The etch-stop layer <b>132</b> may be formed on the dummy gate pattern DG on which the isolation layer <b>105</b>, the first source/drain regions SD<b>1</b>, and the sidewall spacers <b>131</b> are formed. The interlayer insulating layer <b>135</b> and the ILD protection layer <b>170</b> may be sequentially formed on the first source/drain regions SD<b>1</b> and the dummy gate pattern DG. For example, at least one of the etch-stop layer <b>132</b> and the ILD protective layer <b>170</b> may include an insulating material such as silicon nitride (SiN<sub>x</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), silicon carbonitride (SiC<sub>x</sub>N<sub>y</sub>), or silicon oxycarbonitride (SiO<sub>x</sub>C<sub>y</sub>N<sub>z</sub>). In some embodiments, the ILD protective layer <b>170</b> may include silicon nitride, and the interlayer insulating layer <b>135</b> may include a low-k dielectric material such as silicon oxide.</p><p id="p-0116" num="0115">As illustrated in <figref idref="DRAWINGS">FIG. <b>11</b>H</figref>, a process of planarizing the ILD protective layer <b>170</b> may be performed until the dummy gate pattern DG is exposed based on a line PL&#x2032; shown in <figref idref="DRAWINGS">FIG. <b>11</b>G</figref>, and portions of the dummy gate pattern DG and the etch-stop layer <b>132</b> disposed between the sidewall spacers <b>131</b> may be removed through an exposed region to prepare a space SG for forming a first gate structure (in particular, a gate electrode layer). In a similar manner, unit cells disposed in different regions in the plane illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>A</figref> may be formed together.</p><p id="p-0117" num="0116"><figref idref="DRAWINGS">FIGS. <b>12</b>A to <b>23</b>A</figref>, <figref idref="DRAWINGS">FIGS. <b>12</b>B to <b>23</b>B</figref>, <figref idref="DRAWINGS">FIGS. <b>12</b>C to <b>23</b>C</figref>, and <figref idref="DRAWINGS">FIGS. <b>12</b>D to <b>23</b>D</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device according to an embodiment (see <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref>), respectively.</p><p id="p-0118" num="0117">The drawings illustrate show a cross-sectional structure after a process of removing a dummy gate pattern DG. A method of fabricating a semiconductor device <b>100</b> according to the present embodiment may be understood to be an example of the method of fabricating a semiconductor device illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref>. For example, cross-sections of <figref idref="DRAWINGS">FIGS. <b>12</b>A to <b>12</b>D</figref> may be understood to correspond to the cross-sections (<figref idref="DRAWINGS">FIGS. <b>1</b>B to <b>1</b>E</figref>) for the structure in which the unit cells UC described in the process of <figref idref="DRAWINGS">FIGS. <b>11</b>A to <b>11</b>H</figref> are arranged in a 2-by-2 array, respectively.</p><p id="p-0119" num="0118">Referring to <figref idref="DRAWINGS">FIGS. <b>12</b>A to <b>12</b>D</figref>, a gate electrode formation space SG obtained by removing the dummy gate pattern DG may be provided. In the present embodiment, the gate electrode formation space SG may include two lines extending in the second direction. The two lines may be disposed with insulating structures <b>131</b>, <b>132</b>, <b>135</b>, and <b>170</b> interposed therebetween in the first direction. As illustrated in <figref idref="DRAWINGS">FIGS. <b>12</b>C and <b>12</b>D</figref>, the insulating structures <b>131</b>, <b>132</b>, <b>135</b>, and <b>170</b> may include the gate spacers SP and the interlayer insulating layer <b>135</b> disposed therebetween, and the ILD protective layer <b>170</b> disposed on the gate spacers SP and an upper surface of the interlayer insulating layer <b>135</b>.</p><p id="p-0120" num="0119">Referring to <figref idref="DRAWINGS">FIG. <b>12</b>A</figref>, the first semiconductor patterns <b>111</b> and the second semiconductor patterns <b>112</b> may be alternately stacked on the first active fin AF<b>1</b> and the second active fin AF<b>2</b>, respectively. As described above, the first semiconductor patterns <b>111</b> may be provided as sacrificial layers, and the second semiconductor patterns <b>112</b> may be provided as the first and second channel layers CH<b>1</b> and CH<b>2</b>, respectively. As illustrated in <figref idref="DRAWINGS">FIG. <b>12</b>B</figref>, first and second source/drain regions SD<b>1</b> and SD<b>2</b> may be formed with the interlayer insulating layer <b>135</b> and the ILD protection layer <b>170</b> thereon.</p><p id="p-0121" num="0120">Referring to <figref idref="DRAWINGS">FIGS. <b>13</b>A to <b>13</b>D</figref>, the first semiconductor patterns <b>111</b>, sacrificial layers, may be removed to secure spaces SC<b>1</b> and SC<b>2</b> between the second semiconductor patterns <b>112</b>, for example, the first and second channel layers CH<b>1</b> and CH<b>2</b>. The first semiconductor patterns <b>111</b> may be removed by a selective etching process through the gate electrode formation space SG prepared in the previous process. The spaces SG, SC<b>1</b>, and SC<b>2</b> for the entire gate electrode layers may be secured by the present process.</p><p id="p-0122" num="0121">Referring to <figref idref="DRAWINGS">FIGS. <b>14</b>A to <b>14</b>D</figref>, a gate insulating layer <b>141</b> may be formed on an entire exposed surface, and a protective metal layer <b>160</b> may then be additionally formed.</p><p id="p-0123" num="0122">The gate insulating layer <b>141</b> may be formed to surround surfaces of the first and second active fins AF<b>1</b> and AF<b>2</b> and the first and second channel layers CH<b>1</b> and CH<b>2</b>. The gate insulating layer <b>141</b> may be relatively conformally formed on an upper surface of the device isolation layer <b>105</b>, as well as on side surfaces and upper surfaces of the insulating structures <b>131</b>, <b>132</b>, <b>135</b>, and <b>170</b>. For example, the gate insulating layer <b>141</b> may include at least one of a silicon oxide layer, a silicon nitride layer, a silicon oxynitride layer, or a high-k dielectric layer. The high-k dielectric layer may include a material, having a dielectric constant higher than a dielectric constant of a silicon oxide layer, such as hafnium oxide (HfO), aluminum oxide (AlO), or tantalum oxide (TaO). The protective metal layer <b>160</b> may be formed on a surface of the gate insulating layer <b>141</b>. In the present embodiment, the protective metal layer <b>160</b> may fill the spaces SC<b>1</b> and SC<b>2</b> between the first and second channel layers CH<b>1</b> and CH<b>2</b>. The protective metal layer <b>160</b> employed in the present embodiment may protect the gate insulating layer <b>141</b> from damage in a subsequent process. In some embodiments, the process of forming the protective metal layer <b>160</b> may be omitted.</p><p id="p-0124" num="0123">Referring to <figref idref="DRAWINGS">FIGS. <b>15</b>A to <b>15</b>D</figref>, the protective metal layer <b>160</b> may be removed using a selective etching process of the protective metal layer <b>160</b> except a portion thereof between the first and second channel layers CH<b>1</b> and CH<b>2</b>.</p><p id="p-0125" num="0124">Referring to <figref idref="DRAWINGS">FIGS. <b>16</b>A to <b>16</b>D</figref>, an organic planarization layer <b>181</b> may be formed, and a photomask pattern MP may be formed on the organic planarization layer <b>181</b> to define a gate electrode formation region.</p><p id="p-0126" num="0125">The organic planarization layer <b>181</b> employed in the present embodiment may include an organic material having high selectivity with respect to the insulating structure (in particular, the ILD protective layer <b>170</b>). Damage to the insulating structure may be significantly reduced in a subsequent process of forming a gate separation pattern. The organic planarization layer <b>181</b> may include, for example, a bottom anti-reflective coating (BARC), a spin-on-hardmask (SOH), or an amorphous carbon layer (ACL).</p><p id="p-0127" num="0126">The photomask pattern MP may include an anti-reflective layer <b>182</b> and a photoresist <b>185</b>. For example, the anti-reflective layer <b>182</b> may be formed of silicon nitride, silicon oxynitride, amorphous silicon, titanium, titanium dioxide, titanium nitride, chromium oxide, carbon, or combinations thereof. A structure of the photomask pattern MP is not limited to a two-layer structure and may be changed into various mask structures.</p><p id="p-0128" num="0127">Referring to <figref idref="DRAWINGS">FIGS. <b>17</b>A to <b>17</b>D</figref>, the organic planarization layer <b>181</b> may be patterned using the photomask pattern MP to form a first organic pattern layer <b>181</b>P.</p><p id="p-0129" num="0128">The first organic pattern layer <b>181</b>P may have a pattern corresponding to a separated gate electrode region. In the present embodiment, referring to <figref idref="DRAWINGS">FIGS. <b>18</b>A and <b>18</b>C</figref>, a space between the first organic pattern layers <b>181</b>P may serve as a gate separation space SSG. As described above, in the present embodiment, the organic planarization layer <b>181</b> may be patterned to form the gate separation space SSG after removal of the dummy gate pattern DG and before formation of a gate electrode layer, rather than separation of a dummy gate pattern or a gate electrode layer as in the related art. In the present embodiment, the gate separation space SSG may define a formation region of a gate separation pattern <b>151</b> (<figref idref="DRAWINGS">FIG. <b>19</b>A</figref>) to be formed in a subsequent process. In some embodiments, the photoresist <b>185</b> of the photomask pattern MP may also be removed while performing the present process.</p><p id="p-0130" num="0129">Referring to <figref idref="DRAWINGS">FIGS. <b>18</b>A to <b>18</b>D</figref>, an exposed portion of the gate insulating layer <b>141</b> may be removed using the first organic pattern layer <b>181</b>P.</p><p id="p-0131" num="0130">In the present process, the gate insulating layer <b>141</b> may be divided into two transistor regions by removing a portion of the gate insulating layer <b>141</b> on a bottom surface of the gate separation space SSG. A portion of the gate insulating layer <b>141</b>, disposed on a sidewall of the gate separation space SSG and an upper surface of the insulating structure as well as the bottom surface of the gate separation space SSG, may be removed.</p><p id="p-0132" num="0131">Referring to <figref idref="DRAWINGS">FIGS. <b>19</b>A to <b>19</b>D</figref>, an insulating layer <b>151</b>L for gate separation may be formed. Then, the insulating layer <b>151</b>L for gate separation may be etched back to form a gate separation pattern <b>151</b> having a first height H<b>1</b>.</p><p id="p-0133" num="0132">In the present process, the insulating layer <b>151</b>L for gate separation may be formed by an atomic layer deposition (ALD) process to fill the gate separation space. The insulating layer <b>151</b>L may be formed on the first organic pattern layer <b>181</b>P, as indicated by dashed lines. The insulating layer <b>151</b>L for gate separation may be formed of a material having etch selectivity different from that of the insulating structure (in particular, the ILD protective layer <b>170</b>). For example, the insulating layer <b>151</b>L for gate separation may include silicon oxide. Next, the gate separation pattern <b>151</b> having the first height H<b>1</b> from the insulating layer <b>151</b>L may be adjusted using an etch-back process. Since the gate separation pattern <b>151</b> is exposed to additional etching in a subsequent process, the height H<b>1</b> of the gate separation pattern <b>151</b> may be greater than a final height in consideration of the etching.</p><p id="p-0134" num="0133">Referring to <figref idref="DRAWINGS">FIGS. <b>20</b>A to <b>20</b>D</figref>, the first organic pattern layer <b>181</b>P may be removed to prepare a gate electrode formation space.</p><p id="p-0135" num="0134">The process of removing the first organic pattern layer <b>181</b>P may be performed by an ashing/strip process. A space, in which the first organic pattern layer <b>181</b>P is removed, may serve as a main gate electrode formation space SG. In addition, a selective etching process for removing the protective metal layer <b>160</b> may be performed. Accordingly, as illustrated in <figref idref="DRAWINGS">FIG. <b>20</b>A</figref>, gate electrode formation spaces SCa and SCb between the first and second channel layers CH<b>1</b> and CH<b>2</b> may be additionally secured. In such a series of removal processes, a portion of the gate separation pattern <b>151</b> may also be etched. However, in some embodiments, such partial etching may barely occur according to a material and etching conditions of the gate separation pattern <b>151</b>.</p><p id="p-0136" num="0135">Referring to <figref idref="DRAWINGS">FIGS. <b>21</b>A to <b>21</b>D</figref>, first and second gate electrode layers <b>142</b> and <b>145</b> may be formed in gate electrode formation spaces SG&#x2032;, SCa, and SCb.</p><p id="p-0137" num="0136">In the present embodiment, the first gate electrode layer <b>142</b> may be applied to only a left gate electrode formation space (in particular, SCa) to surround the first channel layer CH<b>1</b> (for example, for a PMOS transistor), and the second gate electrode layer <b>145</b> may be applied to both gate electrode formation spaces SG&#x2032; and SCb on opposite sides thereof. The second channel layer CH<b>2</b> may be surrounded by the second gate electrode layer <b>145</b> (for example, for an NMOS transistor). Additionally, a planarization process may be performed on the second gate electrode layer <b>145</b> until the ILD protective layer <b>170</b> is exposed. As described above, the first and second gate electrode layers <b>142</b> and <b>145</b> formed in the left and right gate electrode formation spaces may be separated by the gate separation pattern <b>151</b>.</p><p id="p-0138" num="0137">Referring to <figref idref="DRAWINGS">FIGS. <b>22</b>A to <b>22</b>D</figref>, the second gate electrode layer <b>145</b> may be recessed to have a desired height.</p><p id="p-0139" num="0138">In the present embodiment, during the recess of the second gate electrode layer <b>145</b>, the gate separation pattern <b>151</b> may also be partially etched to have a second height H<b>2</b> smaller than the first height H<b>1</b>. An upper level of the gate separation pattern <b>151</b> may be adjusted to be lower than an upper level of the second gate electrode layer <b>145</b>. As described above, in the present embodiment, an upper region CTS in a space between the left and right gate electrodes may not be filled with the gate separation pattern <b>151</b>.</p><p id="p-0140" num="0139">Referring to <figref idref="DRAWINGS">FIGS. <b>23</b>A to <b>23</b>D</figref>, an etching process may be performed on the ILD protective layer <b>170</b> and the gate spacer SP.</p><p id="p-0141" num="0140">A selective etching process may be performed to remove the ILD protective layer <b>170</b> and the exposed gate spacer SP while allowing the interlayer insulating layer <b>135</b> to remain. In the present process, a portion of the gate separation pattern <b>151</b> and a portion of the gate spacer SP therearound may also be removed. As a result, the gate separation pattern <b>151</b> may be adjusted to have a third height H<b>3</b> smaller than the second height H<b>2</b>. In some embodiments, since the ILD protective layer <b>170</b> and the gate spacer SP include silicon nitride (SiN<sub>x</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), silicon carbonitride (SiC<sub>x</sub>N<sub>y</sub>), or silicon oxycarbonitride (SiO<sub>x</sub>C<sub>y</sub>N<sub>z</sub>) and the interlayer insulating layer <b>135</b> includes silicon oxide (SiO<sub>x</sub>), the interlayer insulating layer <b>135</b> may have predetermined selectivity.</p><p id="p-0142" num="0141">A gate capping material layer <b>155</b>L may be formed and then polished to a PL line to form the semiconductor device illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref>. The gate capping material layer <b>155</b>L disposed on the second gate electrode layer <b>145</b> may have a main region <b>155</b><i>a</i>, disposed on the first and second gate electrode layers <b>142</b> and <b>145</b>, and an extension portion <b>155</b><i>b </i>extending in the remaining space therebetween the first and second gate structures GS<b>1</b> and GS<b>2</b>. The extension portion <b>155</b><i>b </i>may be connected to the gate separation pattern <b>151</b> to be provided as a gate separation structure. The gate separation pattern <b>151</b> may include a first insulating material, and the gate capping material layer <b>155</b>L may include a second insulating material different from the first insulating material. For example, the first insulating material may include silicon oxide (SiO<sub>x</sub>), and the second insulating material may include silicon nitride (SiN<sub>x</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), silicon carbonitride (SiC<sub>x</sub>N<sub>y</sub>), or silicon oxycarbonitride (SiO<sub>x</sub>C<sub>y</sub>N<sub>z</sub>).</p><p id="p-0143" num="0142"><figref idref="DRAWINGS">FIGS. <b>24</b>A to <b>27</b>A</figref> and <figref idref="DRAWINGS">FIGS. <b>24</b>B to <b>27</b>B</figref> are cross-sectional views of a main processes illustrating a method of fabricating a semiconductor device, according to an embodiment, respectively. A method of fabricating a semiconductor device according to the present embodiment may be an example of the method of fabricating the semiconductor device <b>100</b>A illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0144" num="0143">Referring to <figref idref="DRAWINGS">FIGS. <b>24</b>A and <b>24</b>B</figref>, the first organic pattern layer <b>181</b>P may be removed after the process illustrated in <figref idref="DRAWINGS">FIGS. <b>18</b>A to <b>18</b>D</figref>. A process of removing the first organic pattern layer <b>181</b>P may be performed by an ashing/strip process. In the fabricating process according to the previous embodiment, the separated gate insulating layer <b>141</b> may be exposed by removing the second organic pattern layer <b>186</b>P without forming the gate separation pattern after the process illustrated in <figref idref="DRAWINGS">FIGS. <b>18</b>A to <b>18</b>E</figref>.</p><p id="p-0145" num="0144">Referring to <figref idref="DRAWINGS">FIGS. <b>25</b>A and <b>25</b>B</figref>, a second organic pattern layer <b>186</b>P may be formed on side and upper surfaces of end portions <b>141</b>E of the extending portion of the gate insulating layer <b>141</b>. A process of forming the second organic pattern layer <b>186</b>P may be performed by forming second organic planarization layers and patterning the second organic planarization layers at an interval narrower than an interval between the first organic pattern layers <b>181</b>P. Such a narrower interval may define an interval between the first and second gate structures, for example, a width of the gate separation pattern in the second direction. Referring to <figref idref="DRAWINGS">FIGS. <b>25</b>A and <b>25</b>B</figref>, in the present embodiment, even when the second organic pattern layer <b>186</b>P is introduced, an interval defining a width of the gate separation pattern in the first direction may be maintained to be almost constant.</p><p id="p-0146" num="0145">Referring to <figref idref="DRAWINGS">FIGS. <b>26</b>A and <b>26</b>B</figref>, an insulating layer <b>151</b>L for gate separation may be formed and then etched back to form a gate separation pattern <b>151</b> having a first height H<b>1</b> (see <figref idref="DRAWINGS">FIGS. <b>19</b>A to <b>19</b>D</figref>). Then, the second organic pattern layer <b>186</b>P and the protective metal layer <b>160</b> may be removed to prepare a gate electrode formation space (see <figref idref="DRAWINGS">FIGS. <b>20</b>A</figref> to <b>20</b>D). A process of removing the second organic pattern layer <b>186</b>P may be performed by an ashing/striping process. In the gate electrode formation space, as illustrated in region ES, the end portions <b>141</b>E of the extending portion of the gate insulating layer <b>141</b> may be spaced apart from the gate separation pattern <b>151</b> by a predetermined interval.</p><p id="p-0147" num="0146">Referring to <figref idref="DRAWINGS">FIGS. <b>27</b>A and <b>27</b>B</figref>, first and second gate electrode layers <b>142</b> and <b>145</b> may be formed in the gate electrode formation space (see <figref idref="DRAWINGS">FIGS. <b>21</b>A to <b>21</b>D</figref>), and the second gate electrode layer <b>145</b> may be recessed to have a desired height (see <figref idref="DRAWINGS">FIGS. <b>22</b>A to <b>22</b>D</figref>).</p><p id="p-0148" num="0147">In the present embodiment, after the first gate electrode layer <b>142</b> and the second gate electrode layer <b>145</b> are formed in the gate electrode formation space, the second gate electrode layer <b>145</b> may be planarized until the ILD protection layer <b>170</b> is exposed. Subsequent to the planarization process, the second gate electrode layer <b>145</b> may be additionally etched back to divide the first and second gate electrode layers <b>142</b> and <b>145</b> by gate separation patterns <b>151</b>. In addition, during the process of recessing the second gate electrode layer <b>145</b>, the gate separation pattern <b>151</b> may also be partially etched to have a second height smaller than the first height.</p><p id="p-0149" num="0148">The gate insulating layer <b>141</b> may have a portion extending between the first and second gate electrode layers <b>142</b> and <b>145</b> and the device isolation layer <b>105</b>. Referring to region ES, the first and second gate electrode layers <b>142</b> and <b>145</b> may be formed to cover the end portions <b>141</b>E of the extending portion of the gate insulating layer <b>141</b>. In the present embodiment, a distance D<b>1</b> between the first and second gate structures GS<b>1</b> and GS<b>2</b> in the second direction may be implemented to be smaller than the distance DO of the embodiment illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>. For example, the distance D<b>1</b> between the first and second gate structures GS<b>1</b> and GS<b>2</b> may be set to be 15 nm or less. In some embodiments, the distance D<b>1</b> may be set to be 12 nm or less.</p><p id="p-0150" num="0149">As a subsequent process, a series of processes described with reference to <figref idref="DRAWINGS">FIGS. <b>23</b> to <b>23</b>D</figref> may be additionally performed to fabricate the semiconductor device <b>100</b>A illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0151" num="0150"><figref idref="DRAWINGS">FIGS. <b>28</b>A and <b>29</b>A</figref> and <figref idref="DRAWINGS">FIGS. <b>28</b>B and <b>29</b>B</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device, according to an embodiment, respectively. The method of fabricating a semiconductor device according to the present embodiment may be another example of the method of fabricating the semiconductor device <b>100</b>A illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0152" num="0151">Referring to <figref idref="DRAWINGS">FIGS. <b>28</b>A and <b>28</b>B</figref>, after the process illustrated in <figref idref="DRAWINGS">FIGS. <b>20</b>A to <b>20</b>D</figref>, a trimming process may be performed on the gate separation pattern, as indicated by an arrow. The gate separation pattern <b>151</b>S trimmed by the present process may have a decreased width. As described above, a width of the gate separation pattern <b>151</b>S, employed in the present embodiment, in the second direction may be decreased to be smaller than a width DO of the gate separation pattern <b>151</b> illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>, and end portions <b>141</b>E of an extending portion of a gate insulating layer <b>141</b> may be spaced apart from the gate separation pattern <b>151</b> by a predetermined interval.</p><p id="p-0153" num="0152">Referring to <figref idref="DRAWINGS">FIGS. <b>29</b>A and <b>29</b>B</figref>, first and second gate electrode layers <b>142</b> and <b>145</b> may be formed in a gate electrode formation space SG&#x2032; (see <figref idref="DRAWINGS">FIGS. <b>21</b>A to <b>21</b>D</figref>), and the second gate electrode layer <b>145</b> may be recessed to have a desired height (see <figref idref="DRAWINGS">FIGS. <b>22</b>A to <b>22</b>D</figref>).</p><p id="p-0154" num="0153">In the present embodiment, after the first gate electrode layer <b>142</b> and the second gate electrode layer <b>145</b> are formed in the gate electrode formation space SG&#x2032;, the second gate electrode layer <b>145</b> may be planarized until the ILD protective layer <b>170</b> is exposed. After the planarization process, the second gate electrode layer <b>145</b> may be etched back to divide the first and second gate electrode layers <b>142</b> and <b>145</b> by gate separation patterns <b>151</b>. During the process of recessing the second gate electrode layer <b>145</b>, the gate separation pattern <b>151</b> may also be partially etched to have a second height smaller than a first height.</p><p id="p-0155" num="0154">The gate insulating layer <b>141</b> may have a portion extending between a device isolation layer <b>105</b> and a combination of the first and second gate electrode layers <b>142</b> and <b>145</b>. Referring to a region ES, the first and second gate electrode layers <b>142</b> and <b>145</b> may be formed on side and upper surfaces of the end portions <b>141</b>E of the extending portion of the gate insulating layer <b>141</b>. In the present embodiment, a distance D<b>2</b> between first and second gate structures GS<b>1</b> and GS<b>2</b> in the second direction may be implemented to be smaller than the distance DO of the embodiment illustrated in <figref idref="DRAWINGS">FIG. <b>1</b>B</figref>. For example, the distance D<b>2</b> between the first and second gate structures GS<b>1</b> and GS<b>2</b> may be set to be 15 nm or less. In some embodiments, the distance D<b>2</b> may be set to be 12 nm or less.</p><p id="p-0156" num="0155">As a subsequent process, a series of processes described with reference to <figref idref="DRAWINGS">FIGS. <b>23</b>A to <b>23</b>D</figref> may be additionally performed to fabricate the semiconductor device <b>100</b>A illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0157" num="0156">Unlike the fabrication process according to the previous embodiment, in the fabrication process according to the present embodiment, a distance between first and second gate structures GS<b>1</b> and GS<b>2</b> in the second direction may be decreased by trimming a gate separation pattern, rather than introducing an additional organic pattern layer.</p><p id="p-0158" num="0157"><figref idref="DRAWINGS">FIGS. <b>30</b>A and <b>31</b>A</figref> and <figref idref="DRAWINGS">FIGS. <b>30</b>B and <b>31</b>B</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device, according to an embodiment (see <figref idref="DRAWINGS">FIGS. <b>4</b>A and <b>4</b>B</figref>), respectively. The method of fabricating a semiconductor device according to the present embodiment may be an example of the method of fabricating the semiconductor device <b>100</b>B illustrated in <figref idref="DRAWINGS">FIGS. <b>4</b>A and <b>4</b>B</figref>.</p><p id="p-0159" num="0158">Referring to <figref idref="DRAWINGS">FIGS. <b>30</b>A and <b>30</b>B</figref>, after the process illustrated in <figref idref="DRAWINGS">FIGS. <b>18</b>A to <b>18</b>D</figref>, an etching process may be performed by the additionally exposed device isolation layer <b>105</b> to extend the gate separation space by a predetermined depth &#x201c;d.&#x201d; In some embodiments, a portion of the device isolation layer <b>105</b>, unintentionally exposed in the process of separating the gate insulating layer <b>141</b>, may be removed without an additional etching process.</p><p id="p-0160" num="0159">Referring to <figref idref="DRAWINGS">FIGS. <b>31</b>A and <b>31</b>B</figref>, an insulating layer <b>151</b>L for gate separation may be formed and then etched back to form a gate separation pattern <b>151</b> having a first height H<b>1</b> (see <figref idref="DRAWINGS">FIGS. <b>19</b>A to <b>19</b>D</figref>). Then, the organic pattern layer <b>181</b>P and the protective metal layer <b>160</b> may be removed to prepare a gate electrode formation space (see <figref idref="DRAWINGS">FIGS. <b>20</b>A to <b>20</b>D</figref>).</p><p id="p-0161" num="0160">As a subsequent process, a series of processes described with reference to <figref idref="DRAWINGS">FIGS. <b>21</b>A to <b>23</b>D</figref> may be additionally performed to fabricate the semiconductor device <b>100</b>B illustrated in <figref idref="DRAWINGS">FIGS. <b>4</b>A and <b>4</b>B</figref>.</p><p id="p-0162" num="0161"><figref idref="DRAWINGS">FIGS. <b>32</b>A and <b>33</b>A</figref>, <figref idref="DRAWINGS">FIGS. <b>32</b>B and <b>33</b>B</figref>, and <figref idref="DRAWINGS">FIGS. <b>32</b>C and <b>33</b>C</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device, according to an embodiment (see <figref idref="DRAWINGS">FIGS. <b>5</b>A to <b>5</b>D</figref>), respectively. The method of fabricating a semiconductor device according to the present embodiment may be an example of the method of fabricating the semiconductor device <b>100</b>C illustrated in <figref idref="DRAWINGS">FIGS. <b>5</b>A and <b>5</b>B</figref>.</p><p id="p-0163" num="0162">Referring to <figref idref="DRAWINGS">FIGS. <b>32</b>A to <b>32</b>C</figref>, after the process illustrated in <figref idref="DRAWINGS">FIGS. <b>18</b>A to <b>18</b>D</figref>, an etching process may be additionally performed on a sidewall portion SW exposed to a gate separation space, in particular, a sidewall spacer <b>131</b>. As a thickness of the sidewall spacer <b>131</b> is decreased, a thickness of the sidewall portion SW may be decreased from W<b>1</b> to W<b>2</b>. Accordingly, a width of the gate separation space in the first direction may be increased from Wa to Wb. In the present embodiment (<figref idref="DRAWINGS">FIGS. <b>32</b>B and <b>32</b>C</figref>), the width Wb of the gate separation pattern <b>151</b> in the first direction may be smaller than the width Wa of the first and second gate electrode layers <b>142</b> and <b>145</b> in the first direction. A decrease in thickness depending on etching may vary. For example, unlike the present embodiment, the sidewall spacer <b>131</b> may be entirely etched or a portion of an etch-stop layer <b>132</b> may be etched in the sidewall portion SW.</p><p id="p-0164" num="0163">Referring to <figref idref="DRAWINGS">FIGS. <b>33</b>A to <b>33</b>C</figref>, an insulating layer <b>151</b>L for gate separation may be formed and then etched back to form a gate separation pattern <b>151</b> having a first height (see <figref idref="DRAWINGS">FIGS. <b>19</b>A to <b>19</b>D</figref>).</p><p id="p-0165" num="0164">As a subsequent process, a series of processes described with reference to <figref idref="DRAWINGS">FIGS. <b>20</b>A to <b>23</b>D</figref> may be additionally performed to fabricate the semiconductor device <b>100</b>C illustrated in <figref idref="DRAWINGS">FIGS. <b>5</b>A to <b>5</b>D</figref>.</p><p id="p-0166" num="0165"><figref idref="DRAWINGS">FIGS. <b>34</b>A to <b>37</b>A</figref> and <figref idref="DRAWINGS">FIGS. <b>34</b>B to <b>37</b>B</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device, according to an embodiment (see <figref idref="DRAWINGS">FIGS. <b>6</b>A to <b>6</b>C</figref>), respectively. The method of fabricating a semiconductor device according to the present embodiment may be another example of the method of fabricating the semiconductor device <b>100</b>C illustrated in <figref idref="DRAWINGS">FIGS. <b>6</b>A to <b>6</b>C</figref>.</p><p id="p-0167" num="0166">Referring to <figref idref="DRAWINGS">FIGS. <b>34</b>A and <b>34</b>B</figref>, after the process illustrated in <figref idref="DRAWINGS">FIGS. <b>18</b>A</figref> to <b>18</b>D, an etching process may be performed to remove all portions of a sidewall spacer <b>131</b> and an etch-stop layer <b>132</b> additionally exposed to a gate separation space. Accordingly, a width of the gate separation space in the first direction may be increased by a width of the removed portions. Referring to <figref idref="DRAWINGS">FIGS. <b>35</b>A and <b>35</b>B</figref>, an insulating layer <b>151</b>L for gate separation may be formed and then etched back to form a gate separation pattern <b>151</b> having a first height (see <figref idref="DRAWINGS">FIGS. <b>19</b>A to <b>19</b>D</figref>).</p><p id="p-0168" num="0167">Referring to <figref idref="DRAWINGS">FIGS. <b>36</b>A and <b>36</b>B</figref>, an organic pattern layer <b>181</b>P and a protective metal layer <b>160</b> may be removed to prepare a gate electrode formation space SG&#x2032; (see <figref idref="DRAWINGS">FIGS. <b>20</b>A to <b>20</b>D</figref>). Referring to <figref idref="DRAWINGS">FIGS. <b>34</b>B and <b>35</b>B</figref> in a series of processes according to the present embodiment, a gate separation pattern <b>151</b> may be formed to extend to a region in which a gate spacer portion disposed in the gate separation space is removed, and a central region of the gate separation pattern <b>151</b> may be slightly lowered in the etch-back process of the insulating layer <b>151</b>L for gate separation.</p><p id="p-0169" num="0168">Referring to <figref idref="DRAWINGS">FIGS. <b>37</b>A and <b>37</b>B</figref>, gate electrode layers <b>142</b> and <b>145</b> may be formed in a gate electrode formation space SG&#x2032; (see <figref idref="DRAWINGS">FIGS. <b>21</b>A to <b>21</b>D</figref>), and the second gate electrode layer <b>145</b> may be recessed to have a desired height (see <figref idref="DRAWINGS">FIGS. <b>22</b>A to <b>22</b>D</figref>).</p><p id="p-0170" num="0169">In the present embodiment, after the first gate electrode layer <b>142</b> and the second gate electrode layer <b>145</b> are formed in the gate electrode formation space SG&#x2032;, the second gate electrode layer <b>145</b> may be planarized. Subsequent to the planarization process, the second gate electrode layer <b>145</b> may be additionally etched back to divide the first and second gate electrode layers <b>142</b> and <b>145</b> by gate separation patterns <b>151</b>. In addition, during a process of recessing the second gate electrode layer <b>145</b>, the gate separation pattern <b>151</b> may also be partially etched to have a second height smaller than the first height.</p><p id="p-0171" num="0170">As illustrated in <figref idref="DRAWINGS">FIG. <b>37</b>B</figref>, the gate separation pattern <b>151</b> formed in the present embodiment may have a width increased to fill a gap between interlayer insulating layers <b>131</b> in the first direction. Accordingly, the width of the gate separation pattern <b>151</b> in the first direction may correspond to a width of the gate capping layer <b>155</b>, disposed on an upper surface of the gate separation pattern <b>151</b>, in the first direction.</p><p id="p-0172" num="0171">As a subsequent process, a series of processes described with reference to <figref idref="DRAWINGS">FIGS. <b>23</b>A to <b>23</b>D</figref> may be additionally performed to fabricate the semiconductor device <b>100</b>D illustrated in <figref idref="DRAWINGS">FIGS. <b>6</b>A to <b>6</b>C</figref>.</p><p id="p-0173" num="0172"><figref idref="DRAWINGS">FIGS. <b>38</b>A and <b>39</b>A</figref>, <figref idref="DRAWINGS">FIGS. <b>38</b>B and <b>39</b>B</figref>, and <figref idref="DRAWINGS">FIGS. <b>38</b>C and <b>39</b>C</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device, according to an embodiment (see <figref idref="DRAWINGS">FIGS. <b>7</b>A to <b>7</b>C</figref>), respectively. The method of fabricating a semiconductor device according to the present embodiment may be another example of the method of fabricating the semiconductor device <b>100</b>C illustrated in <figref idref="DRAWINGS">FIGS. <b>7</b>A to <b>7</b>C</figref>.</p><p id="p-0174" num="0173">Referring to <figref idref="DRAWINGS">FIGS. <b>38</b>A to <b>38</b>C</figref>, after the process illustrated in <figref idref="DRAWINGS">FIGS. <b>22</b>A to <b>22</b>D</figref>, an additional etching process may be performed such that a gate separation pattern <b>151</b> may be removed to re-secure a gate separation space CTS&#x2032;. In some embodiments, the gate separation pattern <b>151</b>, unintentionally exposed in a process of recessing the second gate electrode layer <b>145</b>, may be removed without an additional etching process.</p><p id="p-0175" num="0174">Referring to <figref idref="DRAWINGS">FIGS. <b>39</b>A to <b>39</b>C</figref>, an etching process may be performed on an ILD protective layer <b>170</b> and a gate spacer SP. The present selective etching process may be performed to remove the ILD protective layer <b>170</b> and the exposed gate spacer SP while allowing an interlayer insulating layer <b>135</b> to remain. As illustrated in <figref idref="DRAWINGS">FIG. <b>39</b>B</figref>, the gate spacers SP exposed to the gate separation space may be completely removed.</p><p id="p-0176" num="0175">Next, a gate capping layer <b>155</b>&#x2032; may be formed to fabricate the semiconductor device <b>100</b>E illustrated in <figref idref="DRAWINGS">FIGS. <b>7</b>A to <b>7</b>C</figref>. The gate capping layer <b>155</b>&#x2032; may have a first region <b>155</b><i>a</i>, disposed on first and second gate structures GS<b>1</b> and GS<b>2</b>, and a second region <b>155</b><i>b</i>&#x2032; extending to a space between the first and second gate structures GS<b>1</b> and GS<b>2</b>. Unlike the extension portion <b>155</b><i>b </i>of the previous embodiments, the second region <b>155</b><i>b</i>&#x2032; may extend to a device isolation layer <b>105</b> to be provided as a single gate separation structure. In the present embodiment, the first region <b>155</b><i>a </i>and the second region <b>155</b><i>b</i>&#x2032; may be formed of a single component system, that is, a single integrated structure.</p><p id="p-0177" num="0176"><figref idref="DRAWINGS">FIGS. <b>40</b>A and <b>41</b>A</figref>, <figref idref="DRAWINGS">FIGS. <b>40</b>B and <b>41</b>B</figref>, and <figref idref="DRAWINGS">FIGS. <b>40</b>C and <b>41</b>C</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device, according to an embodiment, respectively. The method of fabricating a semiconductor device according to the present embodiment may be a modified example of the method of fabricating the semiconductor device <b>100</b>A illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref>.</p><p id="p-0178" num="0177">Referring to <figref idref="DRAWINGS">FIGS. <b>40</b>A to <b>40</b>C</figref>, after the process illustrated in <figref idref="DRAWINGS">FIGS. <b>21</b>A to <b>21</b>D</figref>, a second gate electrode layer <b>145</b> may be recessed to have a desired height. In the present embodiment, a gate separation pattern <b>151</b> may be maintained to have a relatively large height H<b>1</b>&#x2032;. In the process of recessing the second gate electrode layer <b>145</b>, unlike the previous embodiment (see <figref idref="DRAWINGS">FIG. <b>22</b>A</figref>), an upper level L<b>1</b>&#x2033; of the gate separation pattern <b>151</b> may be higher than an upper level L<b>0</b> of the second gate electrode layer <b>145</b>.</p><p id="p-0179" num="0178">Referring to <figref idref="DRAWINGS">FIGS. <b>41</b>A to <b>41</b>C</figref>, after the process of recessing the second gate electrode layer <b>145</b>, the gate separation pattern <b>151</b> may be additionally etched back to form a gate separation pattern <b>151</b> having a second height smaller than a first height of the gate separation pattern <b>151</b>. As described above, an upper level L<b>1</b>&#x2032; of the gate separation pattern <b>151</b> may be lower than an upper level L<b>0</b> of the second gate electrode layer <b>145</b> through an additional etch-back process.</p><p id="p-0180" num="0179">As a subsequent process, a series of processes described with reference to <figref idref="DRAWINGS">FIGS. <b>23</b>A to <b>23</b>D</figref> may be additionally performed to fabricate the semiconductor device <b>100</b> illustrated in <figref idref="DRAWINGS">FIGS. <b>1</b>A to <b>1</b>E</figref>.</p><p id="p-0181" num="0180"><figref idref="DRAWINGS">FIGS. <b>42</b>A and <b>42</b>B</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device, according to an embodiment (see <figref idref="DRAWINGS">FIGS. <b>8</b>A to <b>8</b>C</figref>), respectively. The method of fabricating a semiconductor device according to the present embodiment may be another example of the method of fabricating the semiconductor device <b>100</b>F illustrated in <figref idref="DRAWINGS">FIGS. <b>8</b>A to <b>8</b>C</figref>.</p><p id="p-0182" num="0181">Referring to <figref idref="DRAWINGS">FIGS. <b>42</b>A and <b>42</b>B</figref>, after the process illustrated in <figref idref="DRAWINGS">FIGS. <b>18</b>A to <b>18</b>D</figref>, a barrier layer <b>151</b><i>a </i>may be conformally formed on an exposed surface of a gate separation space, and a separation region <b>151</b><i>b </i>may fill a remaining space (also referred to as a &#x201c;separation region&#x201d;). As describe above, an insulating layer <b>151</b>L for gate separation may include a plurality of insulating layers. For example, the separation region <b>151</b><i>b </i>may include silicon oxide (SiO<sub>x</sub>), and a barrier layer <b>151</b><i>a </i>may include silicon nitride (SiN<sub>x</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), silicon carbonitride (SiC<sub>x</sub>N<sub>y</sub>), or silicon oxycarbonitride (SiO<sub>x</sub>C<sub>y</sub>N<sub>z</sub>).</p><p id="p-0183" num="0182">As a subsequent process, a series of processes described with reference to <figref idref="DRAWINGS">FIGS. <b>19</b>A to <b>23</b>D</figref> may be additionally performed to fabricate the semiconductor device <b>100</b>F illustrated in <figref idref="DRAWINGS">FIGS. <b>8</b>A to <b>8</b>C</figref>.</p><p id="p-0184" num="0183"><figref idref="DRAWINGS">FIGS. <b>43</b>A to <b>46</b>A</figref>, <figref idref="DRAWINGS">FIGS. <b>43</b>B to <b>46</b>B</figref>, and <figref idref="DRAWINGS">FIGS. <b>43</b>C to <b>46</b>C</figref> are cross-sectional views of main processes illustrating a method of fabricating a semiconductor device, according to an embodiment (see <figref idref="DRAWINGS">FIGS. <b>9</b>A and <b>9</b>B</figref>), respectively. The method of fabricating a semiconductor device according to the present embodiment may be another example of the method of fabricating the semiconductor device <b>100</b>G illustrated in <figref idref="DRAWINGS">FIGS. <b>9</b>A and <b>9</b>B</figref>.</p><p id="p-0185" num="0184">Referring to <figref idref="DRAWINGS">FIGS. <b>43</b>A to <b>43</b>C</figref>, as illustrated in <figref idref="DRAWINGS">FIGS. <b>12</b>A to <b>12</b>D</figref>, after a dummy gate pattern DG is removed, an organic planarization layer may be formed in the fin structure (FS) state in which first semiconductor patterns <b>111</b> serving as a sacrificial layer are not removed (see <figref idref="DRAWINGS">FIGS. <b>16</b>A to <b>16</b>D</figref>) and an organic planarization pattern <b>181</b>P may be formed using a photomask pattern to define a gate separation space CTS (see <figref idref="DRAWINGS">FIGS. <b>17</b>A to <b>17</b>E</figref>).</p><p id="p-0186" num="0185">Referring to <figref idref="DRAWINGS">FIGS. <b>44</b>A to <b>44</b>C</figref>, an insulating layer for gate separation may be formed and then etched back to form a gate separation pattern <b>151</b> having a first height H<b>1</b>&#x2033; (<figref idref="DRAWINGS">FIG. <b>19</b>A to <b>19</b>D</figref>). Then, an organic pattern layer <b>181</b>P may be removed to prepare a gate electrode formation space SG.</p><p id="p-0187" num="0186">Referring to <figref idref="DRAWINGS">FIGS. <b>45</b>A to <b>45</b>C</figref>, a gate insulating layer <b>141</b> may be formed to surround a plurality of first and second channel layers CH<b>1</b> and CH<b>2</b> on a surface exposed by the gate electrode formation space SG. The gate insulating layer <b>141</b> may also be formed on a sidewall of the previously formed gate separation pattern <b>151</b>. Since the gate separation pattern <b>151</b> is etched back in a subsequent process, a portion of an upper region of the gate separation pattern <b>151</b> may be removed to divide a gate insulating layer into portions belonging to the first and second gate structures.</p><p id="p-0188" num="0187">Referring to <figref idref="DRAWINGS">FIGS. <b>46</b>A to <b>46</b>C</figref>, gate electrode layers <b>142</b> and <b>145</b> may be formed in the gate electrode formation space SG&#x2032; (see <figref idref="DRAWINGS">FIGS. <b>21</b>A to <b>21</b>D</figref>), and the second gate electrode layer <b>145</b> may be recessed to have a desired height (see <figref idref="DRAWINGS">FIGS. <b>22</b>A to <b>22</b>D</figref>).</p><p id="p-0189" num="0188">In the present embodiment, after the first gate electrode layer <b>142</b> and the second gate electrode layer <b>145</b> are formed in the gate electrode formation space SG&#x2032;, the second gate electrode layer <b>145</b> may be planarized. The planarized second gate electrode layer <b>145</b> may be etched back, so that the first and second gate electrode layers <b>142</b> and <b>145</b> may be separated by the gate separation pattern <b>151</b>. In addition, during a process of recessing the second gate electrode layer <b>145</b>, the height H<b>2</b>&#x2033; of the gate separation pattern <b>151</b> may be decreased. For example, an upper level L<b>1</b> of the gate separation pattern <b>151</b> may be disposed to be lower than an upper level L<b>0</b> of the second gate electrode layer <b>145</b>.</p><p id="p-0190" num="0189">As a subsequent process, a series of processes described with reference to <figref idref="DRAWINGS">FIGS. <b>23</b>A to <b>23</b>D</figref> may be additionally performed to fabricate the semiconductor device <b>100</b>G illustrated in <figref idref="DRAWINGS">FIGS. <b>9</b>A and <b>9</b>B</figref>. As a result, the gate insulating layer <b>141</b> may extend between a sidewall of the gate separation pattern <b>151</b> and the gate electrodes <b>142</b> and <b>145</b> of the first and second gate structures GS<b>1</b> and GS<b>2</b>. In the present embodiment, the gate insulating layer <b>141</b> may be disposed on substantially all sidewalls of the first and second gate structures GS<b>1</b> and GS<b>2</b> in the second direction.</p><p id="p-0191" num="0190">Unlike a gate cut process according to the related art, a method of forming a gate separation pattern using an organic planarization layer (OPL) having high selectivity with respect to a surrounding insulating material (for example, SiN) after removal of a dummy gate electrode (for example, polysilicon) and before formation of a gate electrode layer is proposed. According to the present embodiment, loss of an interlayer insulating layer or an integrate insulating layer during formation of a contact may be prevented to effectively address an issue of short-circuit of a contact structure without an additional process.</p><p id="p-0192" num="0191">While various embodiments have been shown and described above, it will be apparent to those skilled in the art that modifications and variations could be made without departing from the scope of the inventive concept as defined by the appended claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor device comprising:<claim-text>a substrate having a first channel structure and a second channel structure respectively extending in a first direction and arranged in a second direction perpendicular to the first direction;</claim-text><claim-text>a first gate structure disposed on the first channel structure and extending in the second direction on the substrate;</claim-text><claim-text>a second gate structure disposed on the second channel structure and extending in the second direction;</claim-text><claim-text>first source/drain regions respectively disposed on opposite sides of the first gate structure;</claim-text><claim-text>second source/drain regions respectively disposed on opposite sides of the second gate structure;</claim-text><claim-text>a gate separation pattern disposed between the first and second gate structures and having an upper surface at a level lower than that of an upper surface of each of the first and second gate structures, the gate separation pattern comprising a first insulating material; and</claim-text><claim-text>a gate capping layer disposed on the first and second gate structures and having an extension portion extending between the first and second gate structures to be connected to the gate separation pattern, the gate capping layer comprising a second insulating material different from the first insulating material.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein each of the first and second gate structures comprises a gate electrode layer disposed on the first and second channel structures, respectively, in the second direction, a gate insulating layer disposed between each of the first and second channel structures and the gate electrode layer, and a pair of gate spacers disposed on two opposite side surfaces in the first direction.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the gate separation pattern further comprises a pair of sidewall portions extending from each of the pair of gate spacers in the second direction, and<claim-text>wherein the first insulating material is disposed between the pair of sidewall portions.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor device of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the pair of sidewall portions have an upper end at a level lower than that of an upper surface of the gate electrode layer.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor device of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein a width of each of the pair of sidewall portions in the first direction is smaller than a width of each of the pair of gate spacers in the first direction.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor device of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the gate separation pattern comprises a separation region comprising the first insulating material, and a barrier layer disposed on a bottom surface and side surfaces of the separation region and comprising an insulating material different from the first insulating material.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor device of <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the first insulating material comprise silicon oxide (SiO<sub>x</sub>), and<claim-text>wherein the barrier layer comprises silicon nitride (SiN<sub>x</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), silicon carbonitride (SiC<sub>x</sub>N<sub>y</sub>), or silicon oxycarbonitride (SiO<sub>x</sub>C<sub>y</sub>N<sub>z</sub>).</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, further comprising:<claim-text>a device isolation layer disposed on the substrate and defining the first and second channel structures, and</claim-text><claim-text>wherein the gate insulating layer has a portion extending between the gate electrode layer and the device isolation layer.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor device of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the gate electrode layer is disposed on side and upper surfaces of end portions of the extending portion of the gate insulating layer on the device isolation layer.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor device of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein a gap between the first and second gate structures is 15 nm or less.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The semiconductor device of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the gate separation pattern has a portion extending downward into the device isolation layer.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The semiconductor device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the gate electrode layer of the first gate structure comprises a first gate electrode layer, surrounding an upper surface and side surfaces of the first channel structure, and a second gated electrode layer disposed on the first gate electrode layer.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor device of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the first gate electrode layer comprises a portion extending between a sidewall of the gate separation pattern and the second gate electrode layer.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The semiconductor device of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the gate insulating layer comprises a portion extending between a sidewall of the gate separation pattern and the gate electrode layer.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first insulating material comprises silicon oxide (SiO<sub>x</sub>), and<claim-text>wherein the second insulating material comprises silicon nitride (SiN<sub>x</sub>), silicon oxynitride (SiO<sub>x</sub>N<sub>y</sub>), silicon carbonitride (SiC<sub>x</sub>N<sub>y</sub>), or silicon oxycarbonitride (SiO<sub>x</sub>C<sub>y</sub>N<sub>z</sub>).</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The semiconductor device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein each of the first and second channel structures comprises a plurality of channel layers disposed to be spaced apart from each other in a third direction, perpendicular to an upper surface of the substrate, and wherein each of the first and second gate structures comprises a gate electrode layer, surrounding the plurality of channel layers and extending in the second direction, and a gate insulating layer between the plurality of channel layers and the gate electrode layer.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. A semiconductor device comprising:<claim-text>a substrate having a first channel structure and a second channel structure respectively extending in a first direction and arranged in a second direction intersecting the first direction;</claim-text><claim-text>a device isolation layer disposed on the substrate and defining the first and second channel structures;</claim-text><claim-text>a first gate structure disposed on the first channel structure and extending in the second direction on the substrate;</claim-text><claim-text>a second gate structure disposed on the second channel structure and extending in the second direction;</claim-text><claim-text>first source/drain regions, respectively disposed on opposite sides of the first gate structure;</claim-text><claim-text>second source/drain regions, respectively disposed on opposite sides of the second gate structure; and</claim-text><claim-text>a gate capping layer having a first region, disposed on the first and second gate structures, and a second region, extending to a space between the first and second gate structures and provided as a gate separation pattern, the first region and the second region being a single integrated structure.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The semiconductor device of <claim-ref idref="CLM-00017">claim 17</claim-ref>, wherein each of the first and second gate structures comprises a gate electrode layer respectively surrounding each of the first and second channel structures in the second direction, a gate insulating layer disposed between each of the first and second channel structures and the gate electrode layer, and a pair of gate spacers disposed on two opposite side surfaces in the first direction, and<claim-text>wherein the gate insulating layer comprises a portion extending between the gate electrode layer and the device isolation layer, and the gate electrode layer is disposed on side and upper surfaces of end portions of the extending portion of the gate insulating layer.</claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. A semiconductor device comprising:<claim-text>a substrate having a channel structure extending in a first direction;</claim-text><claim-text>a gate structure disposed on the channel structure and extending in a second direction intersecting the first direction;</claim-text><claim-text>a gate separation pattern disposed to be in contact with a lower region of one end portion of the gate structure and having an upper surface at a level lower than that of an upper surface of the gate structure, the gate separation pattern comprising a first insulating material;</claim-text><claim-text>a gate capping layer disposed on the gate structure and having an extension portion extending to be in contact with an upper region of the one end portion of the gate structure, the gate capping layer comprising a second insulating material different from the first insulating material;</claim-text><claim-text>source/drain regions respectively disposed on opposite sides adjacent to the gate structure; and</claim-text><claim-text>contact structures respectively connected to the source/drain regions.</claim-text></claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The semiconductor device of <claim-ref idref="CLM-00019">claim 19</claim-ref>, wherein the gate structure comprises a gate electrode layer surrounding the channel structure in the second direction, a gate insulating layer disposed between the channel structure and the gate electrode layer, and a pair of gate spacers disposed on both side surfaces opposite to each other in the first direction, and<claim-text>wherein the gate separation pattern comprises a pair of sidewall portions extending from each of the pair of gate spacers in the second direction and having an upper end at a level lower than that of an upper surface of the gate electrode layer, and the first insulating material is disposed between the pair of sidewall portions.</claim-text></claim-text></claim></claims></us-patent-application>