# Processor 1

---

### Instruction Execution

- PC → pointing instruction memory, fetch instruction
- Register numbers → register file, read registers
- Depending on instruction
**Use ALU** → arithmetic, Memory load/store, Branch
**Access memory** → Load/Store
**PC** → read PC + 4(next instruction, after 4 byte)/target addr

### Functional units (basic datapath elements)

- **Combinational element**
Function (Same input, Same output)
AND-gate, Adder, Multiplexer, Arithmetic/Logic Unit
- **State (sequential) elements**
Store data/state

### Flip-Flop = Save State

Unless do something to C and D, the state keep exported to Q (saved at S-R latch)
→ **Save 1 bit, 32 flipflop = register**

![](_2019-11-17__12-d5676375-c9b5-4824-baff-b3934f6f3417.43.39.png)

![](_2019-11-17__12-a5d4231a-2bb2-4e86-8902-4f90317ae08b.44.26.png)

### Sequential Elements

- State changed at clock rising edge **Edge-triggered**

![](_2019-11-17__1-a18ffd9e-6a38-48b1-8287-cae8c3f2ad9f.01.00.png)

### Clocking Methodology

**Edge triggered methodology**

- Base on current state, change state at Action
- State change at every **clock** by **Instruction**

 Clock cycle → based on **longest instruction delay**

input = current state, output = updated state

## Register file

---

![](_2019-11-17__1-1787d59d-452c-4c58-8b2a-00a1ff811ceb.59.31.png)

Set of registers can be R, W 

Using flip-flops

![](_2019-11-17__2-4765cd08-f37c-405d-adca-54c5d82a4d1c.00.29.png)

**Register Read**

![](_2019-11-17__3-76b6816a-b268-4158-b87d-747b751d752e.15.58.png)

**Register Write**

## Building a Datapath

---

Single Cycle Implementation → one Instruction per clock(cycle)

**Instruction Fetch**

Process of getting instruction in memory (4byte-32bit instruction)

![](_2019-11-17__3-47b33cfc-bc44-4db1-9e85-0464da6af134.23.46.png)

**Fetch Components**

Required operations

- Take addr from PC, read Instruction from memory
- Increment PC

Components

![](_2019-11-17__3-d7a7e46b-c53e-4a98-bd08-dd9cb208bc17.26.24.png)

**R-Format Instructions**

- Read 2 register operands
- Arithmetic/logical operation
- Write register result

![](_2019-11-17__3-997ff969-2605-43f2-93f3-c375dbf8b61f.30.21.png)

**Datapath for R-type Instruction**

Read 2 reg + ALU operation + Write 1 reg

![](_2019-11-17__4-9b6386c0-2663-4eb9-bcd0-0f9d5feae65f.11.45.png)

## **Load/Store Instructions**

---

![](_2019-11-17__4-bf954934-ef38-442f-91bd-a1da3dc98fbc.13.34.png)

> LDUR X1, [ X2, offset_value]  
STUR X1, [ X2, offset_value] 

→ Load (X2 + offset_value) and Store X1

![](_2019-11-17__4-77da8e0a-8309-4e7f-a2b4-716bbf3f6a80.24.03.png)

- Use ALU → need for **adding** offset + memory **reference** & reg
- but **sign-extend the 9-bit** offset field to a **64-bit signed** value (put 0 at front)

**Datapath for a Load or Store Instruction**

![](_2019-11-17__4-1b260afa-4dcd-4053-af8d-5fca007417ab.27.37.png)

**Datapath for a Load or Store Instruction or R-type Instruction**

![](_2019-11-17__4-ac1d2892-b888-4a74-94ad-85741e5249c9.33.34.png)

**R-Type /D‐Type instruction Datapath**

Input, Output, values

![](Untitled-165f98b8-4bf8-4877-b51a-4720733746ff.png)

## Branch Instructions

---

→ Change location of next instruction

> CBZ X1, offset (or B.EQ or CMP X1, X2, label)

- Compare (user ALU, sub and check 0)
- Calculate target addr (next PC addr)
Sign-extend displacement → **Shift left 2 places** → PC + 4

 Comparing 2 reg → all B.EQ

**Datapath segment for branches**

![](Untitled-03fd63f8-77f4-44c7-940d-ec8109ded16d.png)

**Branch Instructions**

CBZ X1, offset (using 1 reg)

![](Untitled-25f8ec29-ee1c-4113-858a-29c937e62b4a.png)

B.EQ X1, X2, offset (CMP X1, X2, offset)

![](Untitled-24b1fbe3-b70a-47c8-b11d-5176127cb4b4.png)

## Composing Elements

---

Simplest datapath → all instructions **in one clock cycle**

**Full Datapath: Arithmetic+Memory+Branch**

Time passing datapath differs by instruction 

![](Untitled-2f25fa55-50d6-4766-a5a5-0db7565a361a.png)