== Memory map summary
a single register

version: 1.0.0

|===
|HW address | Type | Name | HDL name

|0x0
|REG
|r1
|r1
|===

== Registers description
=== r1
[horizontal]
HDL name:: r1
address:: 0x0
block offset:: 0x0
access mode:: rw

[cols="8*^"]
|===

| 31
| 30
| 29
| 28
| 27
| 26
| 25
| 24

8+s| r1[31:24]

| 23
| 22
| 21
| 20
| 19
| 18
| 17
| 16

8+s| r1[23:16]

| 15
| 14
| 13
| 12
| 11
| 10
| 9
| 8

8+s| r1[15:8]

| 7
| 6
| 5
| 4
| 3
| 2
| 1
| 0

8+s| r1[7:0]
|===
