#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Apr 27 12:47:55 2018
# Process ID: 8652
# Current directory: C:/Users/Jorge/Documents/LabHLS_RS2016_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1040 C:\Users\Jorge\Documents\LabHLS_RS2016_4\LabHLS_RS2016_4.xpr
# Log file: C:/Users/Jorge/Documents/LabHLS_RS2016_4/vivado.log
# Journal file: C:/Users/Jorge/Documents/LabHLS_RS2016_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.xpr
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
update_ip_catalog -rebuild
report_ip_status -name ip_status 
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:rs_erasure:1.0 [get_ips  design_2_rs_erasure_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_2_rs_erasure_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/design_2.bd]
export_ip_user_files -of_objects [get_files C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/design_2.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/design_2.bd] -directory C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.ip_user_files -ipstatic_source_dir C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.cache/compile_simlib/modelsim} {questa=C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.cache/compile_simlib/questa} {riviera=C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.cache/compile_simlib/riviera} {activehdl=C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_bd_design [get_bd_designs design_2]
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/Users/Jorge/Documents/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/design_2.bd] -fileset [get_filesets sources_1] -inst_template
open_run impl_4
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_4
launch_runs synth_4 -jobs 4
wait_on_run synth_4
close_design
open_run synth_4 -name synth_4
launch_runs impl_4 -jobs 4
wait_on_run impl_4
reset_run synth_4
launch_runs impl_4 -jobs 4
wait_on_run impl_4
close_design
open_run impl_4
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_4
launch_runs synth_4 -jobs 4
wait_on_run synth_4
close_design
launch_runs impl_4 -jobs 4
wait_on_run impl_4
