Protel Design System Design Rule Check
PCB File : D:\work\PCB\AD\WatchX_Pro\WatchX_Pro.PcbDoc
Date     : 2020/10/14
Time     : 20:12:45

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=5mil) (Conductor Width=20mil) (Air Gap=5mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (3.772mil < 10mil) Between Arc (-131.89mil,161.417mil) on Bottom Overlay And Pad C10-1(-128mil,187mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.772mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.328mil < 10mil) Between Arc (-387.008mil,383mil) on Bottom Overlay And Pad C14-1(-357.284mil,410.277mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.328mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Arc (-413mil,-734.992mil) on Bottom Overlay And Pad Q1-1(-393mil,-709.402mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.422mil < 10mil) Between Arc (-426.575mil,-337.102mil) on Bottom Overlay And Pad U3-1(-446.26mil,-356.788mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.422mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.134mil < 10mil) Between Arc (446.527mil,-441.472mil) on Top Overlay And Pad U4-1(474.086mil,-471mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.134mil < 10mil) Between Arc (446.527mil,-441.472mil) on Top Overlay And Pad U4-1(474.086mil,-471mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.133mil < 10mil) Between Arc (446.527mil,-441.472mil) on Top Overlay And Pad U4-2(474.086mil,-411.944mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.133mil < 10mil) Between Arc (446.527mil,-441.472mil) on Top Overlay And Pad U4-2(474.086mil,-411.944mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.563mil < 10mil) Between Arc (446.527mil,-441.472mil) on Top Overlay And Pad U4-7(417mil,-471mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.563mil < 10mil) Between Arc (446.527mil,-441.472mil) on Top Overlay And Pad U4-7(417mil,-471mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.533mil < 10mil) Between Arc (462mil,156.008mil) on Top Overlay And Pad IC1-1(447mil,181.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.803mil < 10mil) Between Arc (477mil,12.008mil) on Top Overlay And Pad SW3-2(459.853mil,-19.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Arc (-516.992mil,202mil) on Top Overlay And Pad JP1-1(-523mil,149mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Arc (-516.992mil,202mil) on Top Overlay And Pad Q4-1(-491.402mil,217mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C10-1(-128mil,187mil) on Bottom Layer And Track (-107mil,169mil)(-107mil,205mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C10-1(-128mil,187mil) on Bottom Layer And Track (-140mil,169mil)(-107mil,169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C10-1(-128mil,187mil) on Bottom Layer And Track (-140mil,205mil)(-107mil,205mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad C10-1(-128mil,187mil) on Bottom Layer And Track (-152mil,181mil)(-152mil,193mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C10-2(-176mil,187mil) on Bottom Layer And Track (-152mil,181mil)(-152mil,193mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.062mil < 10mil) Between Pad C10-2(-176mil,187mil) on Bottom Layer And Track (-197mil,169mil)(-164mil,169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C10-2(-176mil,187mil) on Bottom Layer And Track (-197mil,169mil)(-197mil,205mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C10-2(-176mil,187mil) on Bottom Layer And Track (-197mil,205mil)(-164mil,205mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-2(-176mil,187mil) on Bottom Layer And Track (-200mil,164mil)(-200mil,203.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.944mil < 10mil) Between Pad C10-2(-176mil,187mil) on Bottom Layer And Track (-248mil,203.822mil)(-200mil,203.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C13-1(-308.284mil,410.079mil) on Bottom Layer And Track (-284.284mil,385.847mil)(-284.284mil,425.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C13-1(-308.284mil,410.079mil) on Bottom Layer And Track (-308.284mil,437.669mil)(-308.284mil,440.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad C13-1(-308.284mil,410.079mil) on Bottom Layer And Track (-332.284mil,385.847mil)(-284.284mil,385.847mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C13-1(-308.284mil,410.079mil) on Bottom Layer And Track (-332.284mil,385.847mil)(-332.284mil,425.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-1(-308.284mil,410.079mil) on Bottom Layer And Track (-333.284mil,386.045mil)(-333.284mil,425.867mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.476mil < 10mil) Between Pad C13-1(-308.284mil,410.079mil) on Bottom Layer And Track (-381.284mil,386.045mil)(-333.284mil,386.045mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C13-2(-308.284mil,471.261mil) on Bottom Layer And Track (-284.284mil,455.669mil)(-284.284mil,495.491mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.592mil < 10mil) Between Pad C13-2(-308.284mil,471.261mil) on Bottom Layer And Track (-308.284mil,440.669mil)(-308.284mil,443.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C13-2(-308.284mil,471.261mil) on Bottom Layer And Track (-332.284mil,455.669mil)(-332.284mil,495.491mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Pad C13-2(-308.284mil,471.261mil) on Bottom Layer And Track (-332.284mil,495.491mil)(-284.284mil,495.491mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-2(-308.284mil,471.261mil) on Bottom Layer And Track (-333.284mil,455.867mil)(-333.284mil,495.689mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.744mil < 10mil) Between Pad C13-2(-308.284mil,471.261mil) on Bottom Layer And Track (-381.284mil,495.689mil)(-333.284mil,495.689mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.745mil < 10mil) Between Pad C14-1(-357.284mil,410.277mil) on Bottom Layer And Track (-332.284mil,385.847mil)(-284.284mil,385.847mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.745mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-1(-357.284mil,410.277mil) on Bottom Layer And Track (-332.284mil,385.847mil)(-332.284mil,425.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C14-1(-357.284mil,410.277mil) on Bottom Layer And Track (-333.284mil,386.045mil)(-333.284mil,425.867mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C14-1(-357.284mil,410.277mil) on Bottom Layer And Track (-357.284mil,437.867mil)(-357.284mil,440.867mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad C14-1(-357.284mil,410.277mil) on Bottom Layer And Track (-381.284mil,386.045mil)(-333.284mil,386.045mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C14-1(-357.284mil,410.277mil) on Bottom Layer And Track (-381.284mil,386.045mil)(-381.284mil,425.867mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-2(-357.284mil,471.457mil) on Bottom Layer And Track (-332.284mil,455.669mil)(-332.284mil,495.491mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.476mil < 10mil) Between Pad C14-2(-357.284mil,471.457mil) on Bottom Layer And Track (-332.284mil,495.491mil)(-284.284mil,495.491mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.476mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C14-2(-357.284mil,471.457mil) on Bottom Layer And Track (-333.284mil,455.867mil)(-333.284mil,495.689mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C14-2(-357.284mil,471.457mil) on Bottom Layer And Track (-357.284mil,440.867mil)(-357.284mil,443.867mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C14-2(-357.284mil,471.457mil) on Bottom Layer And Track (-381.284mil,455.867mil)(-381.284mil,495.689mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad C14-2(-357.284mil,471.457mil) on Bottom Layer And Track (-381.284mil,495.689mil)(-333.284mil,495.689mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.176mil < 10mil) Between Pad C15-1(-22.56mil,518.701mil) on Bottom Layer And Track (0.772mil,455mil)(0.772mil,494.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad C15-1(-22.56mil,518.701mil) on Bottom Layer And Track (1.672mil,494.701mil)(1.672mil,542.701mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.623mil < 10mil) Between Pad C15-1(-22.56mil,518.701mil) on Bottom Layer And Track (2mil,445mil)(2mil,515mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.623mil < 10mil) Between Pad C15-1(-22.56mil,518.701mil) on Bottom Layer And Track (2mil,515mil)(82mil,515mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.623mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C15-1(-22.56mil,518.701mil) on Bottom Layer And Track (-38.15mil,494.701mil)(1.672mil,494.701mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C15-1(-22.56mil,518.701mil) on Bottom Layer And Track (-38.15mil,542.701mil)(1.672mil,542.701mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.127mil < 10mil) Between Pad C15-1(-22.56mil,518.701mil) on Bottom Layer And Track (-47.228mil,455mil)(-47.228mil,494.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.127mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.879mil < 10mil) Between Pad C15-1(-22.56mil,518.701mil) on Bottom Layer And Track (-47.228mil,494.822mil)(0.772mil,494.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.879mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C15-1(-22.56mil,518.701mil) on Bottom Layer And Track (-53.15mil,518.701mil)(-50.15mil,518.701mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad C15-2(-83.74mil,518.701mil) on Bottom Layer And Track (-107.972mil,494.701mil)(-107.972mil,542.701mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C15-2(-83.74mil,518.701mil) on Bottom Layer And Track (-107.972mil,494.701mil)(-68.15mil,494.701mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C15-2(-83.74mil,518.701mil) on Bottom Layer And Track (-107.972mil,542.701mil)(-68.15mil,542.701mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C15-2(-83.74mil,518.701mil) on Bottom Layer And Track (-56.15mil,518.701mil)(-53.15mil,518.701mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C18-1(-641mil,-255.59mil) on Bottom Layer And Track (-617mil,-279.822mil)(-617mil,-240mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C18-1(-641mil,-255.59mil) on Bottom Layer And Track (-641mil,-228mil)(-641mil,-225mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad C18-1(-641mil,-255.59mil) on Bottom Layer And Track (-665mil,-279.822mil)(-617mil,-279.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C18-1(-641mil,-255.59mil) on Bottom Layer And Track (-665mil,-279.822mil)(-665mil,-240mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.122mil < 10mil) Between Pad C18-2(-641mil,-194.41mil) on Bottom Layer And Track (-613.878mil,-185.485mil)(-544.056mil,-185.485mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.122mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.122mil < 10mil) Between Pad C18-2(-641mil,-194.41mil) on Bottom Layer And Track (-613.878mil,-185.485mil)(-613.878mil,-137.485mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.122mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C18-2(-641mil,-194.41mil) on Bottom Layer And Track (-617mil,-210mil)(-617mil,-170.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C18-2(-641mil,-194.41mil) on Bottom Layer And Track (-641mil,-225mil)(-641mil,-222mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad C18-2(-641mil,-194.41mil) on Bottom Layer And Track (-665mil,-170.178mil)(-617mil,-170.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C18-2(-641mil,-194.41mil) on Bottom Layer And Track (-665mil,-210mil)(-665mil,-170.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad C19-1(-474.41mil,-538.41mil) on Bottom Layer And Track (-450.178mil,-562.41mil)(-450.178mil,-514.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C19-1(-474.41mil,-538.41mil) on Bottom Layer And Track (-490mil,-514.41mil)(-450.178mil,-514.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C19-1(-474.41mil,-538.41mil) on Bottom Layer And Track (-490mil,-562.41mil)(-450.178mil,-562.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C19-1(-474.41mil,-538.41mil) on Bottom Layer And Track (-505mil,-538.41mil)(-502mil,-538.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C19-2(-535.59mil,-538.41mil) on Bottom Layer And Track (-508mil,-538.41mil)(-505mil,-538.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C19-2(-535.59mil,-538.41mil) on Bottom Layer And Track (-559.822mil,-514.41mil)(-520mil,-514.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C19-2(-535.59mil,-538.41mil) on Bottom Layer And Track (-559.822mil,-562.41mil)(-520mil,-562.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad C19-2(-535.59mil,-538.41mil) on Bottom Layer And Track (-559.822mil,-562.41mil)(-559.822mil,-514.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C20-2(474.086mil,-352.888mil) on Bottom Layer And Track (443.496mil,-352.888mil)(446.496mil,-352.888mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C20-2(474.086mil,-352.888mil) on Bottom Layer And Track (458.496mil,-328.888mil)(498.318mil,-328.888mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C20-2(474.086mil,-352.888mil) on Bottom Layer And Track (458.496mil,-376.888mil)(498.318mil,-376.888mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad C20-2(474.086mil,-352.888mil) on Bottom Layer And Track (498.318mil,-376.888mil)(498.318mil,-328.888mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.41mil < 10mil) Between Pad C3-1(-323.41mil,178mil) on Bottom Layer And Track (-296mil,134mil)(-296mil,203.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad C3-1(-323.41mil,178mil) on Bottom Layer And Track (-299.178mil,154mil)(-299.178mil,202mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.095mil < 10mil) Between Pad C3-1(-323.41mil,178mil) on Bottom Layer And Track (-314mil,154mil)(-297mil,137mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C3-1(-323.41mil,178mil) on Bottom Layer And Track (-339mil,154mil)(-299.178mil,154mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C3-1(-323.41mil,178mil) on Bottom Layer And Track (-339mil,202mil)(-299.178mil,202mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.095mil < 10mil) Between Pad C3-1(-323.41mil,178mil) on Bottom Layer And Track (-346mil,154mil)(-314mil,154mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.095mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C3-1(-323.41mil,178mil) on Bottom Layer And Track (-354mil,178mil)(-351mil,178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.795mil < 10mil) Between Pad C4-1(301.93mil,119mil) on Bottom Layer And Track (238.866mil,96.252mil)(324.866mil,96.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad C4-1(301.93mil,119mil) on Bottom Layer And Track (277.93mil,113mil)(277.93mil,125mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C4-1(301.93mil,119mil) on Bottom Layer And Track (289.93mil,101mil)(322.93mil,101mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C4-1(301.93mil,119mil) on Bottom Layer And Track (289.93mil,137mil)(322.93mil,137mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C4-1(301.93mil,119mil) on Bottom Layer And Track (290mil,137mil)(323mil,137mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C4-1(301.93mil,119mil) on Bottom Layer And Track (322.93mil,101mil)(322.93mil,137mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.363mil < 10mil) Between Pad C4-1(301.93mil,119mil) on Bottom Layer And Track (323mil,137mil)(323mil,173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.363mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C4-2(253.93mil,119mil) on Bottom Layer And Track (232.93mil,101mil)(232.93mil,137mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.062mil < 10mil) Between Pad C4-2(253.93mil,119mil) on Bottom Layer And Track (232.93mil,101mil)(265.93mil,101mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C4-2(253.93mil,119mil) on Bottom Layer And Track (232.93mil,137mil)(265.93mil,137mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.811mil < 10mil) Between Pad C4-2(253.93mil,119mil) on Bottom Layer And Track (233.866mil,100.252mil)(266.866mil,100.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.101mil < 10mil) Between Pad C4-2(253.93mil,119mil) on Bottom Layer And Track (233.866mil,66.252mil)(233.866mil,99.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.101mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.264mil < 10mil) Between Pad C4-2(253.93mil,119mil) on Bottom Layer And Track (233mil,137mil)(233mil,173mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.264mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C4-2(253.93mil,119mil) on Bottom Layer And Track (233mil,137mil)(266mil,137mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.961mil < 10mil) Between Pad C4-2(253.93mil,119mil) on Bottom Layer And Track (238.866mil,26.252mil)(238.866mil,96.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.795mil < 10mil) Between Pad C4-2(253.93mil,119mil) on Bottom Layer And Track (238.866mil,96.252mil)(324.866mil,96.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C4-2(253.93mil,119mil) on Bottom Layer And Track (277.93mil,113mil)(277.93mil,125mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad C5-1(301.93mil,8mil) on Bottom Layer And Track (238.866mil,26.252mil)(324.866mil,26.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad C5-1(301.93mil,8mil) on Bottom Layer And Track (277.93mil,2mil)(277.93mil,14mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C5-1(301.93mil,8mil) on Bottom Layer And Track (289.93mil,-10mil)(322.93mil,-10mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C5-1(301.93mil,8mil) on Bottom Layer And Track (289.93mil,26mil)(322.93mil,26mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C5-1(301.93mil,8mil) on Bottom Layer And Track (322.93mil,-10mil)(322.93mil,26mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.963mil < 10mil) Between Pad C5-1(301.93mil,8mil) on Bottom Layer And Track (324.866mil,26.252mil)(324.866mil,96.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C5-2(253.93mil,8mil) on Bottom Layer And Track (232.93mil,-10mil)(232.93mil,26mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.062mil < 10mil) Between Pad C5-2(253.93mil,8mil) on Bottom Layer And Track (232.93mil,-10mil)(265.93mil,-10mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.062mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C5-2(253.93mil,8mil) on Bottom Layer And Track (232.93mil,26mil)(265.93mil,26mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.553mil < 10mil) Between Pad C5-2(253.93mil,8mil) on Bottom Layer And Track (238.866mil,26.252mil)(238.866mil,96.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.299mil < 10mil) Between Pad C5-2(253.93mil,8mil) on Bottom Layer And Track (238.866mil,26.252mil)(324.866mil,26.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad C5-2(253.93mil,8mil) on Bottom Layer And Track (277.93mil,2mil)(277.93mil,14mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C6-1(230mil,-186.59mil) on Bottom Layer And Track (206mil,-210.822mil)(206mil,-171mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad C6-1(230mil,-186.59mil) on Bottom Layer And Track (206mil,-210.822mil)(254mil,-210.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C6-1(230mil,-186.59mil) on Bottom Layer And Track (230mil,-159mil)(230mil,-156mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C6-1(230mil,-186.59mil) on Bottom Layer And Track (254mil,-210.822mil)(254mil,-171mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.063mil < 10mil) Between Pad C6-1(230mil,-186.59mil) on Bottom Layer And Track (254mil,-241mil)(254mil,-171mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad C6-2(230mil,-125.41mil) on Bottom Layer And Track (206mil,-101.178mil)(254mil,-101.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C6-2(230mil,-125.41mil) on Bottom Layer And Track (206mil,-141mil)(206mil,-101.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C6-2(230mil,-125.41mil) on Bottom Layer And Track (230mil,-156mil)(230mil,-153mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.085mil < 10mil) Between Pad C6-2(230mil,-125.41mil) on Bottom Layer And Track (254mil,-106mil)(254mil,-41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.085mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C6-2(230mil,-125.41mil) on Bottom Layer And Track (254mil,-141mil)(254mil,-101.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C7-1(-359.59mil,-264mil) on Bottom Layer And Track (-332mil,-264mil)(-329mil,-264mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C7-1(-359.59mil,-264mil) on Bottom Layer And Track (-345mil,-240mil)(-274.178mil,-240mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C7-1(-359.59mil,-264mil) on Bottom Layer And Track (-383.822mil,-240mil)(-344mil,-240mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C7-1(-359.59mil,-264mil) on Bottom Layer And Track (-383.822mil,-240mil)(-344mil,-240mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.893mil < 10mil) Between Pad C7-1(-359.59mil,-264mil) on Bottom Layer And Track (-383.822mil,-240mil)(-383.822mil,-192mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C7-1(-359.59mil,-264mil) on Bottom Layer And Track (-383.822mil,-288mil)(-344mil,-288mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad C7-1(-359.59mil,-264mil) on Bottom Layer And Track (-383.822mil,-288mil)(-383.822mil,-240mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C8-1(-224mil,179.59mil) on Bottom Layer And Track (-197mil,169mil)(-164mil,169mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C8-1(-224mil,179.59mil) on Bottom Layer And Track (-197mil,169mil)(-197mil,205mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C8-1(-224mil,179.59mil) on Bottom Layer And Track (-200mil,164mil)(-200mil,203.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C8-1(-224mil,179.59mil) on Bottom Layer And Track (-224mil,149mil)(-224mil,152mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C8-1(-224mil,179.59mil) on Bottom Layer And Track (-248mil,133mil)(-248mil,203.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C8-1(-224mil,179.59mil) on Bottom Layer And Track (-248mil,164mil)(-248mil,203.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad C8-1(-224mil,179.59mil) on Bottom Layer And Track (-248mil,203.822mil)(-200mil,203.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.893mil < 10mil) Between Pad C8-1(-224mil,179.59mil) on Bottom Layer And Track (-296mil,203.822mil)(-248mil,203.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C8-2(-224mil,118.41mil) on Bottom Layer And Track (-200mil,94.178mil)(-200mil,134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C8-2(-224mil,118.41mil) on Bottom Layer And Track (-224mil,146mil)(-224mil,149mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C8-2(-224mil,118.41mil) on Bottom Layer And Track (-248mil,133mil)(-248mil,203.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad C8-2(-224mil,118.41mil) on Bottom Layer And Track (-248mil,94.178mil)(-200mil,94.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C8-2(-224mil,118.41mil) on Bottom Layer And Track (-248mil,94.178mil)(-248mil,134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C8-2(-224mil,118.41mil) on Bottom Layer And Track (-248mil,94.178mil)(-248mil,134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.893mil < 10mil) Between Pad C8-2(-224mil,118.41mil) on Bottom Layer And Track (-296mil,94.178mil)(-248mil,94.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad C9-1(-73mil,254.41mil) on Bottom Layer And Track (-47mil,276.178mil)(1mil,276.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad C9-1(-73mil,254.41mil) on Bottom Layer And Track (-47mil,276.178mil)(-47mil,347mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C9-1(-73mil,254.41mil) on Bottom Layer And Track (-49mil,230.178mil)(-49mil,270mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C9-1(-73mil,254.41mil) on Bottom Layer And Track (-73mil,282mil)(-73mil,285mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad C9-1(-73mil,254.41mil) on Bottom Layer And Track (-97mil,230.178mil)(-49mil,230.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C9-1(-73mil,254.41mil) on Bottom Layer And Track (-97mil,230.178mil)(-97mil,270mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-2(-73mil,315.59mil) on Bottom Layer And Track (-47mil,276.178mil)(-47mil,347mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C9-2(-73mil,315.59mil) on Bottom Layer And Track (-49mil,300mil)(-49mil,339.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Pad C9-2(-73mil,315.59mil) on Bottom Layer And Track (-73mil,285mil)(-73mil,288mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C9-2(-73mil,315.59mil) on Bottom Layer And Track (-97mil,300mil)(-97mil,339.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad C9-2(-73mil,315.59mil) on Bottom Layer And Track (-97mil,339.822mil)(-49mil,339.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.697mil < 10mil) Between Pad D1-1(-435.118mil,124mil) on Bottom Layer And Track (-463mil,94mil)(-463mil,154mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.44mil < 10mil) Between Pad D1-2(-324.882mil,124mil) on Bottom Layer And Track (-296mil,134mil)(-296mil,203.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.439mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.197mil < 10mil) Between Pad D1-2(-324.882mil,124mil) on Bottom Layer And Track (-296mil,94.178mil)(-296mil,134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.697mil < 10mil) Between Pad D1-2(-324.882mil,124mil) on Bottom Layer And Track (-297mil,112mil)(-297mil,137mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.921mil < 10mil) Between Pad D1-2(-324.882mil,124mil) on Bottom Layer And Track (-314mil,154mil)(-297mil,137mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.214mil < 10mil) Between Pad D1-2(-324.882mil,124mil) on Bottom Layer And Track (-315mil,94mil)(-297mil,112mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.697mil < 10mil) Between Pad D2-1(277mil,487.556mil) on Bottom Layer And Track (247mil,515.438mil)(307mil,515.438mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.212mil < 10mil) Between Pad D2-2(277mil,377.318mil) on Bottom Layer And Track (247mil,367.438mil)(265mil,349.438mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.212mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.695mil < 10mil) Between Pad D2-2(277mil,377.318mil) on Bottom Layer And Track (265mil,349.438mil)(290mil,349.438mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.695mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.919mil < 10mil) Between Pad D2-2(277mil,377.318mil) on Bottom Layer And Track (290mil,349.438mil)(307mil,366.438mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.919mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.921mil < 10mil) Between Pad D3-2(-424mil,468.118mil) on Top Layer And Track (-411mil,496mil)(-394mil,479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.697mil < 10mil) Between Pad D3-2(-424mil,468.118mil) on Top Layer And Track (-436mil,496mil)(-411mil,496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.214mil < 10mil) Between Pad D3-2(-424mil,468.118mil) on Top Layer And Track (-454mil,478mil)(-436mil,496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.697mil < 10mil) Between Pad D4-1(-494mil,357.882mil) on Top Layer And Track (-524mil,330mil)(-464mil,330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.921mil < 10mil) Between Pad D4-2(-494mil,468.118mil) on Top Layer And Track (-481mil,496mil)(-464mil,479mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.697mil < 10mil) Between Pad D4-2(-494mil,468.118mil) on Top Layer And Track (-506mil,496mil)(-481mil,496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.214mil < 10mil) Between Pad D4-2(-494mil,468.118mil) on Top Layer And Track (-524mil,478mil)(-506mil,496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.697mil < 10mil) Between Pad D5-1(-558mil,219.882mil) on Top Layer And Track (-588mil,192mil)(-528mil,192mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.921mil < 10mil) Between Pad D5-2(-558mil,330.118mil) on Top Layer And Track (-545mil,358mil)(-528mil,341mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.592mil < 10mil) Between Pad D5-2(-558mil,330.118mil) on Top Layer And Track (-557.426mil,343.654mil)(-557.426mil,353.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.697mil < 10mil) Between Pad D5-2(-558mil,330.118mil) on Top Layer And Track (-570mil,358mil)(-545mil,358mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.214mil < 10mil) Between Pad D5-2(-558mil,330.118mil) on Top Layer And Track (-588mil,340mil)(-570mil,358mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.214mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-2(-558mil,330.118mil) on Top Layer And Track (-601.717mil,343.654mil)(-557.426mil,343.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.005mil < 10mil) Between Pad E2-1(294mil,-69.07mil) on Bottom Layer And Track (254mil,-41mil)(267mil,-28mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.005mil < 10mil) Between Pad E2-1(294mil,-69.07mil) on Bottom Layer And Track (321mil,-28mil)(334mil,-41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.267mil < 10mil) Between Pad IC1-3(357.708mil,219mil) on Top Layer And Track (325.756mil,-730.692mil)(325.756mil,489.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.035mil < 10mil) Between Pad JP1-1(-523mil,149mil) on Multi-Layer And Track (-528mil,192mil)(-528mil,244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.035mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.035mil < 10mil) Between Pad JP1-1(-523mil,149mil) on Multi-Layer And Track (-588mil,192mil)(-528mil,192mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.035mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.648mil < 10mil) Between Pad JP1-2(-623mil,149mil) on Multi-Layer And Track (-637mil,193.178mil)(-589mil,193.178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.648mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.65mil < 10mil) Between Pad JP1-2(-623mil,149mil) on Multi-Layer And Track (-637mil,193.178mil)(-637mil,263mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.65mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED3-1(144.996mil,525.744mil) on Top Layer And Track (126.996mil,497.744mil)(179.996mil,497.744mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad LED3-1(144.996mil,525.744mil) on Top Layer And Track (126.996mil,553.744mil)(180.996mil,553.744mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad LED3-1(144.996mil,525.744mil) on Top Layer And Track (180.996mil,497.744mil)(180.996mil,551.744mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.902mil < 10mil) Between Pad LED3-1(144.996mil,525.744mil) on Top Layer And Track (180.996mil,551.744mil)(180.996mil,553.744mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.447mil < 10mil) Between Pad Q1-1(-393mil,-709.402mil) on Bottom Layer And Track (-382.906mil,-730.692mil)(-264.796mil,-730.692mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.556mil < 10mil) Between Pad Q1-1(-393mil,-709.402mil) on Bottom Layer And Track (-424.178mil,-732mil)(-424.178mil,-684mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.556mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.547mil < 10mil) Between Pad Q1-2(-393mil,-634.598mil) on Bottom Layer And Track (-424.178mil,-684mil)(-424.178mil,-636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.547mil < 10mil) Between Pad Q1-2(-393mil,-634.598mil) on Bottom Layer And Track (-494mil,-636mil)(-424.178mil,-636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.598mil < 10mil) Between Pad Q1-3(-303mil,-672mil) on Bottom Layer And Track (-265.78mil,-730.692mil)(-265.78mil,-218.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-3(-303mil,-672mil) on Bottom Layer And Track (-382.906mil,-680.496mil)(-264.796mil,-680.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.523mil < 10mil) Between Pad Q4-3(-454mil,306.292mil) on Top Layer And Track (-454mil,330mil)(-394mil,330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.523mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.523mil < 10mil) Between Pad Q4-3(-454mil,306.292mil) on Top Layer And Track (-454mil,330mil)(-454mil,382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.523mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.682mil < 10mil) Between Pad Q4-3(-454mil,306.292mil) on Top Layer And Track (-464mil,330mil)(-464mil,382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.682mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.682mil < 10mil) Between Pad Q4-3(-454mil,306.292mil) on Top Layer And Track (-524mil,330mil)(-464mil,330mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.682mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R1-1(-272mil,118.41mil) on Bottom Layer And Track (-248mil,133mil)(-248mil,203.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.893mil < 10mil) Between Pad R1-1(-272mil,118.41mil) on Bottom Layer And Track (-248mil,94.178mil)(-200mil,94.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R1-1(-272mil,118.41mil) on Bottom Layer And Track (-248mil,94.178mil)(-248mil,134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R1-1(-272mil,118.41mil) on Bottom Layer And Track (-248mil,94.178mil)(-248mil,134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Pad R1-1(-272mil,118.41mil) on Bottom Layer And Track (-296mil,134mil)(-296mil,203.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R1-1(-272mil,118.41mil) on Bottom Layer And Track (-296mil,94.178mil)(-248mil,94.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R1-1(-272mil,118.41mil) on Bottom Layer And Track (-296mil,94.178mil)(-296mil,134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R1-1(-272mil,118.41mil) on Bottom Layer And Track (-297mil,112mil)(-297mil,137mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.125mil < 10mil) Between Pad R1-1(-272mil,118.41mil) on Bottom Layer And Track (-314mil,154mil)(-297mil,137mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.125mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R1-1(-272mil,118.41mil) on Bottom Layer And Track (-315mil,94mil)(-297mil,112mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R1-2(-272mil,179.59mil) on Bottom Layer And Track (-248mil,133mil)(-248mil,203.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R1-2(-272mil,179.59mil) on Bottom Layer And Track (-248mil,164mil)(-248mil,203.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.893mil < 10mil) Between Pad R1-2(-272mil,179.59mil) on Bottom Layer And Track (-248mil,203.822mil)(-200mil,203.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R1-2(-272mil,179.59mil) on Bottom Layer And Track (-296mil,134mil)(-296mil,203.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R1-2(-272mil,179.59mil) on Bottom Layer And Track (-296mil,203.822mil)(-248mil,203.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.178mil < 10mil) Between Pad R1-2(-272mil,179.59mil) on Bottom Layer And Track (-299.178mil,154mil)(-299.178mil,202mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.794mil < 10mil) Between Pad R12-1(398mil,155.41mil) on Bottom Layer And Track (333mil,130.822mil)(381mil,130.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.794mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R12-1(398mil,155.41mil) on Bottom Layer And Track (374mil,131.178mil)(374mil,171mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R12-1(398mil,155.41mil) on Bottom Layer And Track (374mil,131.178mil)(422mil,131.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Pad R12-1(398mil,155.41mil) on Bottom Layer And Track (374mil,171mil)(374mil,240.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.794mil < 10mil) Between Pad R12-1(398mil,155.41mil) on Bottom Layer And Track (381mil,91mil)(381mil,130.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.794mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R12-1(398mil,155.41mil) on Bottom Layer And Track (422mil,131.178mil)(422mil,171mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R12-1(398mil,155.41mil) on Bottom Layer And Track (422mil,170mil)(422mil,240.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R12-2(398mil,216.59mil) on Bottom Layer And Track (374mil,171mil)(374mil,240.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R12-2(398mil,216.59mil) on Bottom Layer And Track (374mil,240.822mil)(422mil,240.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R12-2(398mil,216.59mil) on Bottom Layer And Track (422mil,170mil)(422mil,240.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Pad R13-1(-528.464mil,-161.485mil) on Bottom Layer And Track (-504.234mil,-185.485mil)(-504.234mil,-137.485mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R13-1(-528.464mil,-161.485mil) on Bottom Layer And Track (-544.056mil,-137.485mil)(-504.234mil,-137.485mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R13-1(-528.464mil,-161.485mil) on Bottom Layer And Track (-544.056mil,-185.485mil)(-504.234mil,-185.485mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R13-1(-528.464mil,-161.485mil) on Bottom Layer And Track (-613.878mil,-137.485mil)(-543.056mil,-137.485mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Pad R13-1(-528.464mil,-161.485mil) on Bottom Layer And Track (-613.878mil,-185.485mil)(-544.056mil,-185.485mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R13-2(-589.646mil,-161.485mil) on Bottom Layer And Track (-613.878mil,-137.485mil)(-543.056mil,-137.485mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R13-2(-589.646mil,-161.485mil) on Bottom Layer And Track (-613.878mil,-185.485mil)(-544.056mil,-185.485mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R13-2(-589.646mil,-161.485mil) on Bottom Layer And Track (-613.878mil,-185.485mil)(-613.878mil,-137.485mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.354mil < 10mil) Between Pad R13-2(-589.646mil,-161.485mil) on Bottom Layer And Track (-617mil,-210mil)(-617mil,-170.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.354mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.354mil < 10mil) Between Pad R13-2(-589.646mil,-161.485mil) on Bottom Layer And Track (-665mil,-170.178mil)(-617mil,-170.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.354mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R14-1(-613mil,278.59mil) on Top Layer And Track (-589mil,193.178mil)(-589mil,264mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R14-1(-613mil,278.59mil) on Top Layer And Track (-589mil,263mil)(-589mil,302.822mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Pad R14-1(-613mil,278.59mil) on Top Layer And Track (-637mil,193.178mil)(-637mil,263mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R14-1(-613mil,278.59mil) on Top Layer And Track (-637mil,263mil)(-637mil,302.822mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R14-1(-613mil,278.59mil) on Top Layer And Track (-637mil,302.822mil)(-589mil,302.822mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad R14-2(-613mil,217.41mil) on Top Layer And Track (-588mil,192mil)(-588mil,244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R14-2(-613mil,217.41mil) on Top Layer And Track (-589mil,193.178mil)(-589mil,264mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R14-2(-613mil,217.41mil) on Top Layer And Track (-637mil,193.178mil)(-589mil,193.178mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R14-2(-613mil,217.41mil) on Top Layer And Track (-637mil,193.178mil)(-637mil,263mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.025mil < 10mil) Between Pad R15-1(-554.741mil,422.46mil) on Bottom Layer And Track (-530.449mil,446.588mil)(-530.449mil,486.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Pad R15-1(-554.741mil,422.46mil) on Bottom Layer And Track (-530.741mil,337.048mil)(-530.741mil,406.87mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R15-1(-554.741mil,422.46mil) on Bottom Layer And Track (-530.741mil,406.87mil)(-530.741mil,446.692mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.128mil < 10mil) Between Pad R15-1(-554.741mil,422.46mil) on Bottom Layer And Track (-578.449mil,446.588mil)(-530.449mil,446.588mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.128mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.615mil < 10mil) Between Pad R15-1(-554.741mil,422.46mil) on Bottom Layer And Track (-578.449mil,446.588mil)(-578.449mil,486.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.616mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R15-1(-554.741mil,422.46mil) on Bottom Layer And Track (-578.741mil,337.048mil)(-578.741mil,407.87mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R15-1(-554.741mil,422.46mil) on Bottom Layer And Track (-578.741mil,406.87mil)(-578.741mil,446.692mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R15-1(-554.741mil,422.46mil) on Bottom Layer And Track (-578.741mil,446.692mil)(-530.741mil,446.692mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R15-2(-554.741mil,361.278mil) on Bottom Layer And Track (-530.741mil,337.048mil)(-530.741mil,406.87mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Pad R15-2(-554.741mil,361.278mil) on Bottom Layer And Track (-578.741mil,337.048mil)(-530.741mil,337.048mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R15-2(-554.741mil,361.278mil) on Bottom Layer And Track (-578.741mil,337.048mil)(-578.741mil,407.87mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R16-1(-554.449mil,470.818mil) on Bottom Layer And Track (-530.449mil,446.588mil)(-530.449mil,486.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R16-1(-554.449mil,470.818mil) on Bottom Layer And Track (-530.449mil,485.41mil)(-530.449mil,556.232mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.614mil < 10mil) Between Pad R16-1(-554.449mil,470.818mil) on Bottom Layer And Track (-530.741mil,406.87mil)(-530.741mil,446.692mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.614mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Pad R16-1(-554.449mil,470.818mil) on Bottom Layer And Track (-578.449mil,446.588mil)(-530.449mil,446.588mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R16-1(-554.449mil,470.818mil) on Bottom Layer And Track (-578.449mil,446.588mil)(-578.449mil,486.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Pad R16-1(-554.449mil,470.818mil) on Bottom Layer And Track (-578.449mil,486.41mil)(-578.449mil,556.232mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.024mil < 10mil) Between Pad R16-1(-554.449mil,470.818mil) on Bottom Layer And Track (-578.741mil,406.87mil)(-578.741mil,446.692mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.024mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.126mil < 10mil) Between Pad R16-1(-554.449mil,470.818mil) on Bottom Layer And Track (-578.741mil,446.692mil)(-530.741mil,446.692mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.126mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R16-2(-554.449mil,532mil) on Bottom Layer And Track (-530.449mil,485.41mil)(-530.449mil,556.232mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R16-2(-554.449mil,532mil) on Bottom Layer And Track (-578.449mil,486.41mil)(-578.449mil,556.232mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R16-2(-554.449mil,532mil) on Bottom Layer And Track (-578.449mil,556.232mil)(-530.449mil,556.232mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.276mil < 10mil) Between Pad R17-1(-23mil,361.59mil) on Bottom Layer And Track (0.772mil,385.178mil)(0.772mil,455mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Pad R17-1(-23mil,361.59mil) on Bottom Layer And Track (1mil,276.178mil)(1mil,346mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R17-1(-23mil,361.59mil) on Bottom Layer And Track (1mil,346mil)(1mil,385.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad R17-1(-23mil,361.59mil) on Bottom Layer And Track (2mil,315mil)(2mil,380mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.588mil < 10mil) Between Pad R17-1(-23mil,361.59mil) on Bottom Layer And Track (-47.228mil,385.178mil)(0.772mil,385.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.588mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.606mil < 10mil) Between Pad R17-1(-23mil,361.59mil) on Bottom Layer And Track (-47.228mil,385.178mil)(-47.228mil,456mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R17-1(-23mil,361.59mil) on Bottom Layer And Track (-47mil,276.178mil)(-47mil,347mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R17-1(-23mil,361.59mil) on Bottom Layer And Track (-47mil,346mil)(-47mil,385.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R17-1(-23mil,361.59mil) on Bottom Layer And Track (-47mil,385.822mil)(1mil,385.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad R17-1(-23mil,361.59mil) on Bottom Layer And Track (-49mil,300mil)(-49mil,339.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.915mil < 10mil) Between Pad R17-1(-23mil,361.59mil) on Bottom Layer And Track (-97mil,339.822mil)(-49mil,339.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.915mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R17-2(-23mil,300.41mil) on Bottom Layer And Track (1mil,276.178mil)(1mil,346mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad R17-2(-23mil,300.41mil) on Bottom Layer And Track (2mil,315mil)(15mil,302mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad R17-2(-23mil,300.41mil) on Bottom Layer And Track (2mil,315mil)(2mil,380mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R17-2(-23mil,300.41mil) on Bottom Layer And Track (-47mil,276.178mil)(1mil,276.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R17-2(-23mil,300.41mil) on Bottom Layer And Track (-47mil,276.178mil)(-47mil,347mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R17-2(-23mil,300.41mil) on Bottom Layer And Track (-49mil,300mil)(-49mil,339.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Pad R18-1(-23.228mil,470.59mil) on Bottom Layer And Track (0.772mil,385.178mil)(0.772mil,455mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R18-1(-23.228mil,470.59mil) on Bottom Layer And Track (0.772mil,455mil)(0.772mil,494.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.454mil < 10mil) Between Pad R18-1(-23.228mil,470.59mil) on Bottom Layer And Track (1.672mil,494.701mil)(1.672mil,542.701mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.454mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.291mil < 10mil) Between Pad R18-1(-23.228mil,470.59mil) on Bottom Layer And Track (2mil,445mil)(2mil,515mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.111mil < 10mil) Between Pad R18-1(-23.228mil,470.59mil) on Bottom Layer And Track (-38.15mil,494.701mil)(1.672mil,494.701mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R18-1(-23.228mil,470.59mil) on Bottom Layer And Track (-47.228mil,385.178mil)(-47.228mil,456mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R18-1(-23.228mil,470.59mil) on Bottom Layer And Track (-47.228mil,455mil)(-47.228mil,494.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R18-1(-23.228mil,470.59mil) on Bottom Layer And Track (-47.228mil,494.822mil)(0.772mil,494.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R18-2(-23.228mil,409.41mil) on Bottom Layer And Track (0.772mil,385.178mil)(0.772mil,455mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.606mil < 10mil) Between Pad R18-2(-23.228mil,409.41mil) on Bottom Layer And Track (1mil,346mil)(1mil,385.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R18-2(-23.228mil,409.41mil) on Bottom Layer And Track (-47.228mil,385.178mil)(0.772mil,385.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R18-2(-23.228mil,409.41mil) on Bottom Layer And Track (-47.228mil,385.178mil)(-47.228mil,456mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.276mil < 10mil) Between Pad R18-2(-23.228mil,409.41mil) on Bottom Layer And Track (-47mil,346mil)(-47mil,385.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.588mil < 10mil) Between Pad R18-2(-23.228mil,409.41mil) on Bottom Layer And Track (-47mil,385.822mil)(1mil,385.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.588mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Pad R19-1(-57.59mil,522mil) on Top Layer And Track (-42mil,498mil)(27.822mil,498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R19-1(-57.59mil,522mil) on Top Layer And Track (-43mil,546mil)(27.822mil,546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R19-1(-57.59mil,522mil) on Top Layer And Track (-81.822mil,498mil)(-42mil,498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R19-1(-57.59mil,522mil) on Top Layer And Track (-81.822mil,498mil)(-81.822mil,546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R19-1(-57.59mil,522mil) on Top Layer And Track (-81.822mil,546mil)(-42mil,546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.414mil < 10mil) Between Pad R19-1(-57.59mil,522mil) on Top Layer And Track (-85.004mil,497.74mil)(-85.004mil,551.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R19-2(3.59mil,522mil) on Top Layer And Track (27.822mil,498mil)(27.822mil,546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.406mil < 10mil) Between Pad R19-2(3.59mil,522mil) on Top Layer And Track (28.996mil,497.744mil)(28.996mil,553.744mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.927mil < 10mil) Between Pad R19-2(3.59mil,522mil) on Top Layer And Track (28.996mil,497.744mil)(38.996mil,497.744mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R19-2(3.59mil,522mil) on Top Layer And Track (-42mil,498mil)(27.822mil,498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R19-2(3.59mil,522mil) on Top Layer And Track (-43mil,546mil)(27.822mil,546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Pad R2-1(484.591mil,-268mil) on Top Layer And Track (399.179mil,-244mil)(469.001mil,-244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R2-1(484.591mil,-268mil) on Top Layer And Track (399.179mil,-292mil)(470.001mil,-292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R2-1(484.591mil,-268mil) on Top Layer And Track (469.001mil,-244mil)(508.823mil,-244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R2-1(484.591mil,-268mil) on Top Layer And Track (469.001mil,-292mil)(508.823mil,-292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R2-1(484.591mil,-268mil) on Top Layer And Track (508.823mil,-292mil)(508.823mil,-244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.414mil < 10mil) Between Pad R21-1(208.41mil,522mil) on Top Layer And Track (180.996mil,497.744mil)(180.996mil,551.744mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R21-1(208.41mil,522mil) on Top Layer And Track (184.178mil,498mil)(184.178mil,546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R21-1(208.41mil,522mil) on Top Layer And Track (184.178mil,498mil)(224mil,498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R21-1(208.41mil,522mil) on Top Layer And Track (184.178mil,546mil)(224mil,546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R21-1(208.41mil,522mil) on Top Layer And Track (223mil,546mil)(293.822mil,546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Pad R21-1(208.41mil,522mil) on Top Layer And Track (224mil,498mil)(293.822mil,498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R21-2(269.59mil,522mil) on Top Layer And Track (223mil,546mil)(293.822mil,546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R21-2(269.59mil,522mil) on Top Layer And Track (224mil,498mil)(293.822mil,498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R21-2(269.59mil,522mil) on Top Layer And Track (293.822mil,498mil)(293.822mil,546mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R2-2(423.409mil,-268mil) on Top Layer And Track (399.179mil,-244mil)(469.001mil,-244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Pad R2-2(423.409mil,-268mil) on Top Layer And Track (399.179mil,-292mil)(399.179mil,-244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R2-2(423.409mil,-268mil) on Top Layer And Track (399.179mil,-292mil)(470.001mil,-292mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R22-1(-639.465mil,22.125mil) on Bottom Layer And Track (-615.465mil,6.535mil)(-615.465mil,46.357mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Pad R22-1(-639.465mil,22.125mil) on Bottom Layer And Track (-615.465mil,-63.287mil)(-615.465mil,6.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R22-1(-639.465mil,22.125mil) on Bottom Layer And Track (-663.465mil,46.357mil)(-615.465mil,46.357mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R22-1(-639.465mil,22.125mil) on Bottom Layer And Track (-663.465mil,6.535mil)(-663.465mil,46.357mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R22-1(-639.465mil,22.125mil) on Bottom Layer And Track (-663.465mil,-63.287mil)(-663.465mil,7.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.587mil < 10mil) Between Pad R22-2(-639.465mil,-39.055mil) on Bottom Layer And Track (-613.878mil,-53.465mil)(-574.056mil,-53.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.587mil < 10mil) Between Pad R22-2(-639.465mil,-39.055mil) on Bottom Layer And Track (-613.878mil,-53.465mil)(-613.878mil,-5.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.587mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R22-2(-639.465mil,-39.055mil) on Bottom Layer And Track (-615.465mil,-63.287mil)(-615.465mil,6.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R22-2(-639.465mil,-39.055mil) on Bottom Layer And Track (-663.465mil,-63.287mil)(-615.465mil,-63.287mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R22-2(-639.465mil,-39.055mil) on Bottom Layer And Track (-663.465mil,-63.287mil)(-663.465mil,7.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R25-2(-574.59mil,-495mil) on Top Layer And Track (-598.822mil,-471mil)(-529mil,-471mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R25-2(-574.59mil,-495mil) on Top Layer And Track (-598.822mil,-519mil)(-528mil,-519mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R25-2(-574.59mil,-495mil) on Top Layer And Track (-598.822mil,-519mil)(-598.822mil,-471mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R26-1(349mil,-470mil) on Bottom Layer And Track (263.588mil,-446mil)(334.41mil,-446mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Pad R26-1(349mil,-470mil) on Bottom Layer And Track (263.588mil,-494mil)(333.41mil,-494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R26-1(349mil,-470mil) on Bottom Layer And Track (333.41mil,-446mil)(373.232mil,-446mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R26-1(349mil,-470mil) on Bottom Layer And Track (333.41mil,-494mil)(373.232mil,-494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R26-1(349mil,-470mil) on Bottom Layer And Track (373.232mil,-494mil)(373.232mil,-446mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R26-2(287.818mil,-470mil) on Bottom Layer And Track (263.588mil,-446mil)(334.41mil,-446mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Pad R26-2(287.818mil,-470mil) on Bottom Layer And Track (263.588mil,-494mil)(263.588mil,-446mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R26-2(287.818mil,-470mil) on Bottom Layer And Track (263.588mil,-494mil)(333.41mil,-494mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R27-1(350mil,-413mil) on Bottom Layer And Track (264.588mil,-389mil)(335.41mil,-389mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Pad R27-1(350mil,-413mil) on Bottom Layer And Track (264.588mil,-437mil)(334.41mil,-437mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R27-1(350mil,-413mil) on Bottom Layer And Track (334.41mil,-389mil)(374.232mil,-389mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R27-1(350mil,-413mil) on Bottom Layer And Track (334.41mil,-437mil)(374.232mil,-437mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R27-1(350mil,-413mil) on Bottom Layer And Track (374.232mil,-437mil)(374.232mil,-389mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R27-2(288.818mil,-413mil) on Bottom Layer And Track (264.588mil,-389mil)(335.41mil,-389mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Pad R27-2(288.818mil,-413mil) on Bottom Layer And Track (264.588mil,-437mil)(264.588mil,-389mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R27-2(288.818mil,-413mil) on Bottom Layer And Track (264.588mil,-437mil)(334.41mil,-437mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.29mil < 10mil) Between Pad R3-1(-413.41mil,531mil) on Top Layer And Track (-387.996mil,554.256mil)(-334.996mil,554.256mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.29mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.414mil < 10mil) Between Pad R3-1(-413.41mil,531mil) on Top Layer And Track (-388.996mil,500.256mil)(-388.996mil,554.256mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.521mil < 10mil) Between Pad R3-1(-413.41mil,531mil) on Top Layer And Track (-388.996mil,554.256mil)(-387.996mil,554.256mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.521mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R3-1(-413.41mil,531mil) on Top Layer And Track (-389.178mil,507mil)(-389.178mil,555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R3-1(-413.41mil,531mil) on Top Layer And Track (-429mil,507mil)(-389.178mil,507mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R3-1(-413.41mil,531mil) on Top Layer And Track (-429mil,555mil)(-389.178mil,555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R3-1(-413.41mil,531mil) on Top Layer And Track (-498.822mil,507mil)(-428mil,507mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Pad R3-1(-413.41mil,531mil) on Top Layer And Track (-498.822mil,555mil)(-429mil,555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.893mil < 10mil) Between Pad R6-1(-448.41mil,-708mil) on Bottom Layer And Track (-424.178mil,-684mil)(-424.178mil,-636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R6-1(-448.41mil,-708mil) on Bottom Layer And Track (-424.178mil,-732mil)(-424.178mil,-684mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R6-1(-448.41mil,-708mil) on Bottom Layer And Track (-464mil,-684mil)(-424.178mil,-684mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R6-1(-448.41mil,-708mil) on Bottom Layer And Track (-464mil,-732mil)(-424.178mil,-732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R6-1(-448.41mil,-708mil) on Bottom Layer And Track (-495mil,-684mil)(-424.178mil,-684mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R6-1(-448.41mil,-708mil) on Bottom Layer And Track (-533.822mil,-684mil)(-463mil,-684mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Pad R6-1(-448.41mil,-708mil) on Bottom Layer And Track (-533.822mil,-732mil)(-464mil,-732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Pad R7-1(-509.59mil,-660mil) on Bottom Layer And Track (-494mil,-636mil)(-424.178mil,-636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R7-1(-509.59mil,-660mil) on Bottom Layer And Track (-495mil,-684mil)(-424.178mil,-684mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R7-1(-509.59mil,-660mil) on Bottom Layer And Track (-533.822mil,-636mil)(-494mil,-636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R7-1(-509.59mil,-660mil) on Bottom Layer And Track (-533.822mil,-684mil)(-463mil,-684mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R7-1(-509.59mil,-660mil) on Bottom Layer And Track (-533.822mil,-684mil)(-494mil,-684mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R7-1(-509.59mil,-660mil) on Bottom Layer And Track (-533.822mil,-684mil)(-533.822mil,-636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.893mil < 10mil) Between Pad R7-1(-509.59mil,-660mil) on Bottom Layer And Track (-533.822mil,-732mil)(-533.822mil,-684mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R7-2(-448.41mil,-660mil) on Bottom Layer And Track (-424.178mil,-684mil)(-424.178mil,-636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.893mil < 10mil) Between Pad R7-2(-448.41mil,-660mil) on Bottom Layer And Track (-424.178mil,-732mil)(-424.178mil,-684mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R7-2(-448.41mil,-660mil) on Bottom Layer And Track (-464mil,-684mil)(-424.178mil,-684mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R7-2(-448.41mil,-660mil) on Bottom Layer And Track (-494mil,-636mil)(-424.178mil,-636mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R7-2(-448.41mil,-660mil) on Bottom Layer And Track (-495mil,-684mil)(-424.178mil,-684mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R7-2(-448.41mil,-660mil) on Bottom Layer And Track (-533.822mil,-684mil)(-463mil,-684mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R9-1(357mil,106.59mil) on Bottom Layer And Track (333mil,130.822mil)(381mil,130.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R9-1(357mil,106.59mil) on Bottom Layer And Track (333mil,21.178mil)(333mil,92mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R9-1(357mil,106.59mil) on Bottom Layer And Track (333mil,91mil)(333mil,130.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.794mil < 10mil) Between Pad R9-1(357mil,106.59mil) on Bottom Layer And Track (374mil,131.178mil)(374mil,171mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.794mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.794mil < 10mil) Between Pad R9-1(357mil,106.59mil) on Bottom Layer And Track (374mil,131.178mil)(422mil,131.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.794mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.178mil < 10mil) Between Pad R9-1(357mil,106.59mil) on Bottom Layer And Track (381.178mil,118mil)(452mil,118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.178mil < 10mil) Between Pad R9-1(357mil,106.59mil) on Bottom Layer And Track (381.178mil,70mil)(381.178mil,118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Pad R9-1(357mil,106.59mil) on Bottom Layer And Track (381mil,21.178mil)(381mil,91mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R9-1(357mil,106.59mil) on Bottom Layer And Track (381mil,91mil)(381mil,130.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R9-2(357mil,45.41mil) on Bottom Layer And Track (333mil,21.178mil)(333mil,92mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Pad R9-2(357mil,45.41mil) on Bottom Layer And Track (333mil,21.178mil)(381mil,21.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.178mil < 10mil) Between Pad R9-2(357mil,45.41mil) on Bottom Layer And Track (381.178mil,22mil)(381.178mil,70mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.448mil < 10mil) Between Pad R9-2(357mil,45.41mil) on Bottom Layer And Track (381.178mil,22mil)(421mil,22mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.448mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.274mil < 10mil) Between Pad R9-2(357mil,45.41mil) on Bottom Layer And Track (381.178mil,70mil)(381.178mil,118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.274mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.274mil < 10mil) Between Pad R9-2(357mil,45.41mil) on Bottom Layer And Track (381.178mil,70mil)(421mil,70mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.274mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.274mil < 10mil) Between Pad R9-2(357mil,45.41mil) on Bottom Layer And Track (381.178mil,70mil)(451mil,70mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.274mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R9-2(357mil,45.41mil) on Bottom Layer And Track (381mil,21.178mil)(381mil,91mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad SW2-0(381.113mil,384.071mil) on Top Layer And Track (382.098mil,347.654mil)(382.098mil,357.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad SW2-0(381.113mil,384.071mil) on Top Layer And Track (382.098mil,409.661mil)(382.098mil,493.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad SW2-0(381.113mil,517.929mil) on Top Layer And Track (382.098mil,409.661mil)(382.098mil,493.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad SW2-0(381.113mil,517.929mil) on Top Layer And Track (382.098mil,544.504mil)(382.098mil,554.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.923mil < 10mil) Between Pad SW2-1(459.853mil,360.449mil) on Top Layer And Track (382.098mil,347.654mil)(426.389mil,347.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad SW2-1(459.853mil,360.449mil) on Top Layer And Track (465.759mil,382.102mil)(465.759mil,519.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.923mil < 10mil) Between Pad SW2-2(459.853mil,541.551mil) on Top Layer And Track (382.098mil,554.346mil)(426.389mil,554.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad SW2-2(459.853mil,541.551mil) on Top Layer And Track (465.759mil,382.102mil)(465.759mil,519.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad SW3-0(381.113mil,-176.929mil) on Top Layer And Track (382.098mil,-151.339mil)(382.098mil,-67.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad SW3-0(381.113mil,-176.929mil) on Top Layer And Track (382.098mil,-213.346mil)(382.098mil,-203.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad SW3-0(381.113mil,-43.071mil) on Top Layer And Track (382.098mil,-151.339mil)(382.098mil,-67.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad SW3-0(381.113mil,-43.071mil) on Top Layer And Track (382.098mil,-16.496mil)(382.098mil,-6.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.923mil < 10mil) Between Pad SW3-1(459.853mil,-200.551mil) on Top Layer And Track (382.098mil,-213.346mil)(426.389mil,-213.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad SW3-1(459.853mil,-200.551mil) on Top Layer And Track (465.759mil,-178.898mil)(465.759mil,-41.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.923mil < 10mil) Between Pad SW3-2(459.853mil,-19.449mil) on Top Layer And Track (382.098mil,-6.654mil)(426.389mil,-6.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad SW3-2(459.853mil,-19.449mil) on Top Layer And Track (465.759mil,-178.898mil)(465.759mil,-41.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad SW4-0(381.113mil,-692.389mil) on Top Layer And Track (382.098mil,-666.798mil)(382.098mil,-583.137mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad SW4-0(381.113mil,-692.389mil) on Top Layer And Track (382.098mil,-728.806mil)(382.098mil,-718.964mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.923mil < 10mil) Between Pad SW4-1(459.853mil,-716.011mil) on Top Layer And Track (382.098mil,-728.806mil)(426.389mil,-728.806mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad SW4-1(459.853mil,-716.011mil) on Top Layer And Track (465.759mil,-694.357mil)(465.759mil,-556.562mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.575mil < 10mil) Between Pad U1-12(108.268mil,137.796mil) on Bottom Layer And Track (122.048mil,141.732mil)(141.732mil,141.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Pad U1-24(137.796mil,-108.268mil) on Bottom Layer And Track (122.048mil,-141.732mil)(141.732mil,-122.048mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad U1-37(-137.796mil,-108.268mil) on Bottom Layer And Track (-141.732mil,-141.732mil)(-141.732mil,-122.048mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.724mil < 10mil) Between Pad U2-10(-97.472mil,-274mil) on Bottom Layer And Track (-143.822mil,-219mil)(-104mil,-219mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.842mil < 10mil) Between Pad U2-10(-97.472mil,-274mil) on Bottom Layer And Track (-265.78mil,-218.882mil)(246.032mil,-218.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.724mil < 10mil) Between Pad U2-11(-125.032mil,-274mil) on Bottom Layer And Track (-143.822mil,-219mil)(-104mil,-219mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.842mil < 10mil) Between Pad U2-11(-125.032mil,-274mil) on Bottom Layer And Track (-265.78mil,-218.882mil)(246.032mil,-218.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad U2-12(-152.59mil,-274mil) on Bottom Layer And Track (-143.822mil,-219mil)(-104mil,-219mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad U2-12(-152.59mil,-274mil) on Bottom Layer And Track (-143.822mil,-219mil)(-143.822mil,-171mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.842mil < 10mil) Between Pad U2-12(-152.59mil,-274mil) on Bottom Layer And Track (-265.78mil,-218.882mil)(246.032mil,-218.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.842mil < 10mil) Between Pad U2-7(-14.796mil,-274mil) on Bottom Layer And Track (-265.78mil,-218.882mil)(246.032mil,-218.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.842mil < 10mil) Between Pad U2-8(-42.354mil,-274mil) on Bottom Layer And Track (-265.78mil,-218.882mil)(246.032mil,-218.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.809mil < 10mil) Between Pad U2-8(-42.354mil,-274mil) on Bottom Layer And Track (-34.178mil,-219mil)(-34.178mil,-171mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.724mil < 10mil) Between Pad U2-8(-42.354mil,-274mil) on Bottom Layer And Track (-74mil,-219mil)(-34.178mil,-219mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.842mil < 10mil) Between Pad U2-9(-69.914mil,-274mil) on Bottom Layer And Track (-265.78mil,-218.882mil)(246.032mil,-218.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.724mil < 10mil) Between Pad U2-9(-69.914mil,-274mil) on Bottom Layer And Track (-74mil,-219mil)(-34.178mil,-219mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.359mil < 10mil) Between Pad U3-1(-446.26mil,-356.788mil) on Bottom Layer And Track (-442.086mil,-343.008mil)(-442.086mil,-323.086mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.359mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.936mil < 10mil) Between Pad U3-10(-534.842mil,-484.74mil) on Bottom Layer And Track (-559.822mil,-514.41mil)(-520mil,-514.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.936mil < 10mil) Between Pad U3-11(-554.528mil,-484.74mil) on Bottom Layer And Track (-559.822mil,-514.41mil)(-520mil,-514.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.455mil < 10mil) Between Pad U3-12(-574.212mil,-484.74mil) on Bottom Layer And Track (-607.914mil,-488.914mil)(-587.992mil,-488.914mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.455mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.27mil < 10mil) Between Pad U3-18(-603.74mil,-356.788mil) on Bottom Layer And Track (-607.914mil,-343.008mil)(-607.914mil,-323.086mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.27mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.455mil < 10mil) Between Pad U3-19(-574.212mil,-327.26mil) on Bottom Layer And Track (-607.914mil,-323.086mil)(-587.992mil,-323.086mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.455mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.157mil < 10mil) Between Pad U3-7(-475.788mil,-484.74mil) on Bottom Layer And Track (-462.008mil,-488.914mil)(-442.086mil,-488.914mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.157mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.936mil < 10mil) Between Pad U3-7(-475.788mil,-484.74mil) on Bottom Layer And Track (-490mil,-514.41mil)(-450.178mil,-514.41mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.373mil < 10mil) Between Pad U4-1(474.086mil,-471mil) on Top Layer And Track (343.18mil,-490.684mil)(490.818mil,-490.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.389mil < 10mil) Between Pad U4-1(474.086mil,-471mil) on Top Layer And Track (490.818mil,-490.684mil)(490.818mil,-333.204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.389mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.389mil < 10mil) Between Pad U4-2(474.086mil,-411.944mil) on Top Layer And Track (490.818mil,-490.684mil)(490.818mil,-333.204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.389mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.373mil < 10mil) Between Pad U4-3(474.086mil,-352.888mil) on Top Layer And Track (343.18mil,-333.204mil)(490.818mil,-333.204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.389mil < 10mil) Between Pad U4-3(474.086mil,-352.888mil) on Top Layer And Track (490.818mil,-490.684mil)(490.818mil,-333.204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.389mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.373mil < 10mil) Between Pad U4-4(359.914mil,-352.888mil) on Top Layer And Track (343.18mil,-333.204mil)(490.818mil,-333.204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.391mil < 10mil) Between Pad U4-4(359.914mil,-352.888mil) on Top Layer And Track (343.18mil,-490.684mil)(343.18mil,-333.204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.391mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.391mil < 10mil) Between Pad U4-5(359.914mil,-411.944mil) on Top Layer And Track (343.18mil,-490.684mil)(343.18mil,-333.204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.391mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.391mil < 10mil) Between Pad U4-6(359.914mil,-471mil) on Top Layer And Track (343.18mil,-490.684mil)(343.18mil,-333.204mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.391mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.373mil < 10mil) Between Pad U4-6(359.914mil,-471mil) on Top Layer And Track (343.18mil,-490.684mil)(490.818mil,-490.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.341mil < 10mil) Between Pad U4-7(417mil,-471mil) on Top Layer And Track (343.18mil,-490.684mil)(490.818mil,-490.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.341mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad USB1-2(-458.662mil,-82.678mil) on Top Layer And Track (-499.016mil,-168.308mil)(-499.016mil,-43.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad USB1-3(-458.662mil,-108.268mil) on Top Layer And Track (-499.016mil,-168.308mil)(-499.016mil,-43.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.703mil < 10mil) Between Pad USB1-5(-466.142mil,-12.796mil) on Multi-Layer And Track (-438.426mil,10.592mil)(-241.574mil,10.592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.703mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-5(-466.142mil,-12.796mil) on Multi-Layer And Track (-438.426mil,-109.408mil)(-438.426mil,10.592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.565mil < 10mil) Between Pad USB1-5(-466.142mil,-12.796mil) on Multi-Layer And Track (-504.234mil,-53.465mil)(-504.234mil,-5.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.565mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.565mil < 10mil) Between Pad USB1-5(-466.142mil,-12.796mil) on Multi-Layer And Track (-574.056mil,-5.465mil)(-504.234mil,-5.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.565mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.924mil < 10mil) Between Pad USB1-5(-466.142mil,-203.74mil) on Multi-Layer And Track (-504.234mil,-185.485mil)(-504.234mil,-137.485mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.924mil < 10mil) Between Pad USB1-5(-466.142mil,-203.74mil) on Multi-Layer And Track (-544.056mil,-185.485mil)(-504.234mil,-185.485mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.614mil < 10mil) Between Pad USB1-5(-572.834mil,-250.984mil) on Multi-Layer And Track (-526.85mil,-263.268mil)(-452.834mil,-263.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.614mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.42mil < 10mil) Between Pad USB1-5(-572.834mil,-250.984mil) on Multi-Layer And Track (-617mil,-210mil)(-617mil,-170.178mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.42mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.846mil < 10mil) Between Pad USB1-5(-572.834mil,-250.984mil) on Multi-Layer And Track (-617mil,-279.822mil)(-617mil,-240mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad USB1-5(-572.834mil,-250.984mil) on Multi-Layer And Track (-657.834mil,-263.268mil)(-622.834mil,-263.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.846mil < 10mil) Between Pad USB1-5(-572.834mil,-250.984mil) on Multi-Layer And Track (-665mil,-279.822mil)(-617mil,-279.822mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.846mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.614mil < 10mil) Between Pad USB1-5(-572.834mil,34.448mil) on Multi-Layer And Track (-526.85mil,46.732mil)(-452.834mil,46.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.614mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.385mil < 10mil) Between Pad USB1-5(-572.834mil,34.448mil) on Multi-Layer And Track (-574.056mil,-5.465mil)(-504.234mil,-5.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.385mil < 10mil) Between Pad USB1-5(-572.834mil,34.448mil) on Multi-Layer And Track (-613.878mil,-5.465mil)(-574.056mil,-5.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.519mil < 10mil) Between Pad USB1-5(-572.834mil,34.448mil) on Multi-Layer And Track (-613.878mil,-53.465mil)(-613.878mil,-5.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.519mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-5(-572.834mil,34.448mil) on Multi-Layer And Track (-615.465mil,6.535mil)(-615.465mil,46.357mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-5(-572.834mil,34.448mil) on Multi-Layer And Track (-615.465mil,-63.287mil)(-615.465mil,6.535mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.63mil < 10mil) Between Pad USB1-5(-572.834mil,34.448mil) on Multi-Layer And Track (-657.834mil,46.732mil)(-622.834mil,46.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad USB1-5(-572.834mil,34.448mil) on Multi-Layer And Track (-663.465mil,46.357mil)(-615.465mil,46.357mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad V1-1(-125.591mil,512.796mil) on Bottom Layer And Track (-107.972mil,494.701mil)(-107.972mil,542.701mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.67mil < 10mil) Between Pad V1-1(-125.591mil,512.796mil) on Bottom Layer And Track (-107.972mil,494.701mil)(-68.15mil,494.701mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.67mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.788mil < 10mil) Between Pad V1-15(-185.039mil,453.74mil) on Bottom Layer And Text "*" (-154.486mil,507.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.788mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad V1-2(-125.591mil,493.11mil) on Bottom Layer And Track (-107.972mil,494.701mil)(-107.972mil,542.701mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad V1-2(-125.591mil,493.11mil) on Bottom Layer And Track (-107.972mil,494.701mil)(-68.15mil,494.701mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.962mil < 10mil) Between Pad V2-1(-265mil,-147.834mil) on Bottom Layer And Track (-438.426mil,-109.408mil)(-241.574mil,-109.408mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.962mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Pad V2-2(-315mil,-147.834mil) on Bottom Layer And Track (-438.426mil,-109.408mil)(-241.574mil,-109.408mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Pad V2-3(-365mil,-147.834mil) on Bottom Layer And Track (-438.426mil,-109.408mil)(-241.574mil,-109.408mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.433mil < 10mil) Between Pad V2-4(-415mil,-147.834mil) on Bottom Layer And Track (-438.426mil,-109.408mil)(-241.574mil,-109.408mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.051mil < 10mil) Between Pad V2-5(-415mil,49.016mil) on Bottom Layer And Track (-438.426mil,10.592mil)(-241.574mil,10.592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.051mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.051mil < 10mil) Between Pad V2-6(-365mil,49.016mil) on Bottom Layer And Track (-438.426mil,10.592mil)(-241.574mil,10.592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.051mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.051mil < 10mil) Between Pad V2-7(-315mil,49.016mil) on Bottom Layer And Track (-438.426mil,10.592mil)(-241.574mil,10.592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.051mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.051mil < 10mil) Between Pad V2-8(-265mil,49.016mil) on Bottom Layer And Track (-438.426mil,10.592mil)(-241.574mil,10.592mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.051mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.189mil < 10mil) Between Pad X2-1(261.196mil,77mil) on Bottom Layer And Track (232.93mil,101mil)(265.93mil,101mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.504mil < 10mil) Between Pad X2-1(261.196mil,77mil) on Bottom Layer And Track (233.866mil,100.252mil)(266.866mil,100.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.629mil < 10mil) Between Pad X2-1(261.196mil,77mil) on Bottom Layer And Track (233.866mil,66.252mil)(233.866mil,99.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.629mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.614mil < 10mil) Between Pad X2-1(261.196mil,77mil) on Bottom Layer And Track (238.866mil,26.252mil)(238.866mil,96.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.614mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.488mil < 10mil) Between Pad X2-1(261.196mil,77mil) on Bottom Layer And Track (238.866mil,96.252mil)(324.866mil,96.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.488mil]
Rule Violations :500

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:07