<stg><name>gps_translation</name>


<trans_list>

<trans id="149" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="4" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="7" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="pps_read" val="0"/>
</and_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:10 %call_ln0 = call void @gps_translation_Pipeline_shift_loop, i8 %msg_shift

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln113 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln113"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1 %pps_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %pps

]]></Node>
<StgValue><ssdm name="pps_read"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %msg, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %msg

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pps

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pps, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="320">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i320 %gd

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %gd, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_valid

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_valid, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:10 %call_ln0 = call void @gps_translation_Pipeline_shift_loop, i8 %msg_shift

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:11 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i8P128A, i8 %msg, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:12 %br_ln124 = br i1 %tmp, void %if.endthread-pre-split, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.endthread-pre-split:0 %msg_shift_load = load i8 0

]]></Node>
<StgValue><ssdm name="msg_shift_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.endthread-pre-split:0 %msg_shift_load = load i8 0

]]></Node>
<StgValue><ssdm name="msg_shift_load"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
if.endthread-pre-split:1 %br_ln127 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end:0 %empty = phi i8 %msg_shift_load, void %if.endthread-pre-split, i8 %msg_read, void %if.then

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end:1 %icmp_ln127 = icmp_eq  i8 %empty, i8 36

]]></Node>
<StgValue><ssdm name="icmp_ln127"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:2 %br_ln127 = br i1 %icmp_ln127, void %mergeST, void %for.body.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:0 %msg_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %msg

]]></Node>
<StgValue><ssdm name="msg_read"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
if.then:1 %store_ln124 = store i8 %msg_read, i8 0

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
if.then:2 %br_ln124 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.body.i.preheader:0 %targetBlock = call i1 @gps_translation_Pipeline_VITIS_LOOP_23_1, i8 %msg_shift, i8 %p_str

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="54" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.body.i.preheader:0 %targetBlock = call i1 @gps_translation_Pipeline_VITIS_LOOP_23_1, i8 %msg_shift, i8 %p_str

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.preheader:1 %br_ln0 = br i1 %targetBlock, void %mergeST, void %land.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.end:0 %br_ln130 = br i1 %pps_read, void %mergeST, void %for.inc22.preheader

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc22.preheader:0 %call_ln0 = call void @gps_translation_Pipeline_VITIS_LOOP_132_1, i8 %msg_shift, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="58" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc22.preheader:0 %call_ln0 = call void @gps_translation_Pipeline_VITIS_LOOP_132_1, i8 %msg_shift, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="59" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc22.preheader:1 %ts_str = call i7 @hls_get_field_from_nmea, i4 1, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="ts_str"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="60" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc22.preheader:1 %ts_str = call i7 @hls_get_field_from_nmea, i4 1, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="ts_str"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="61" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc22.preheader:2 %date_str = call i7 @hls_get_field_from_nmea, i4 9, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="date_str"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="62" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc22.preheader:2 %date_str = call i7 @hls_get_field_from_nmea, i4 9, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="date_str"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="63" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="3" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc22.preheader:3 %tmp_9 = call i32 @hls_atoi_w_len, i7 %ts_str, i3 2, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="64" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="3" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc22.preheader:3 %tmp_9 = call i32 @hls_atoi_w_len, i7 %ts_str, i3 2, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="65" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="24" op_0_bw="32">
<![CDATA[
for.inc22.preheader:15 %trunc_ln146 = trunc i32 %tmp_9

]]></Node>
<StgValue><ssdm name="trunc_ln146"/></StgValue>
</operation>

<operation id="66" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="28" op_0_bw="32">
<![CDATA[
for.inc22.preheader:17 %trunc_ln146_1 = trunc i32 %tmp_9

]]></Node>
<StgValue><ssdm name="trunc_ln146_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="67" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc22.preheader:4 %add_ln141 = add i7 %ts_str, i7 2

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="68" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="3" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc22.preheader:5 %tmp_s = call i32 @hls_atoi_w_len, i7 %add_ln141, i3 2, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="69" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="3" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc22.preheader:5 %tmp_s = call i32 @hls_atoi_w_len, i7 %add_ln141, i3 2, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="70" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="30" op_0_bw="32">
<![CDATA[
for.inc22.preheader:6 %trunc_ln142 = trunc i32 %tmp_s

]]></Node>
<StgValue><ssdm name="trunc_ln142"/></StgValue>
</operation>

<operation id="71" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
for.inc22.preheader:16 %shl_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %trunc_ln146, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="72" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="30" op_0_bw="30" op_1_bw="28" op_2_bw="2">
<![CDATA[
for.inc22.preheader:18 %shl_ln146_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln146_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln146_1"/></StgValue>
</operation>

<operation id="73" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc22.preheader:19 %sub_ln146 = sub i30 %shl_ln, i30 %shl_ln146_1

]]></Node>
<StgValue><ssdm name="sub_ln146"/></StgValue>
</operation>

<operation id="74" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.inc22.preheader:20 %add_ln146 = add i30 %sub_ln146, i30 %trunc_ln142

]]></Node>
<StgValue><ssdm name="add_ln146"/></StgValue>
</operation>

<operation id="75" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="26" op_0_bw="30">
<![CDATA[
for.inc22.preheader:21 %trunc_ln146_2 = trunc i30 %add_ln146

]]></Node>
<StgValue><ssdm name="trunc_ln146_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="76" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc22.preheader:7 %add_ln142 = add i7 %ts_str, i7 4

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="77" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="3" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc22.preheader:8 %tmp_1 = call i32 @hls_atoi_w_len, i7 %add_ln142, i3 2, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="78" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="3" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc22.preheader:8 %tmp_1 = call i32 @hls_atoi_w_len, i7 %add_ln142, i3 2, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="79" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
for.inc22.preheader:22 %shl_ln146_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i26.i6, i26 %trunc_ln146_2, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln146_2"/></StgValue>
</operation>

<operation id="80" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
for.inc22.preheader:23 %shl_ln146_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %add_ln146, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln146_3"/></StgValue>
</operation>

<operation id="81" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:24 %sub_ln146_1 = sub i32 %shl_ln146_2, i32 %shl_ln146_3

]]></Node>
<StgValue><ssdm name="sub_ln146_1"/></StgValue>
</operation>

<operation id="82" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:25 %add_ln146_1 = add i32 %sub_ln146_1, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="add_ln146_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="83" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="3" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc22.preheader:9 %d = call i32 @hls_atoi_w_len, i7 %date_str, i3 2, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="84" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="3" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc22.preheader:9 %d = call i32 @hls_atoi_w_len, i7 %date_str, i3 2, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="85" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc22.preheader:10 %add_ln144 = add i7 %date_str, i7 2

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="86" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="3" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc22.preheader:11 %m = call i32 @hls_atoi_w_len, i7 %add_ln144, i3 2, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="87" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="3" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc22.preheader:11 %m = call i32 @hls_atoi_w_len, i7 %add_ln144, i3 2, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="88" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc22.preheader:12 %add_ln145 = add i7 %date_str, i7 4

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="89" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="3" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc22.preheader:13 %tmp_2 = call i32 @hls_atoi_w_len, i7 %add_ln145, i3 2, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="90" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="3" op_3_bw="8" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc22.preheader:13 %tmp_2 = call i32 @hls_atoi_w_len, i7 %add_ln145, i3 2, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="91" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22.preheader:26 %tmp_3 = call i32 @hls_get_coordinate, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="92" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22.preheader:26 %tmp_3 = call i32 @hls_get_coordinate, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="93" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22.preheader:28 %tmp_4 = call i32 @hls_get_coordinate.1, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="94" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:14 %y = add i32 %tmp_2, i32 2000

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="95" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
for.inc22.preheader:27 %bitcast_ln148 = bitcast i32 %tmp_3

]]></Node>
<StgValue><ssdm name="bitcast_ln148"/></StgValue>
</operation>

<operation id="96" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc22.preheader:28 %tmp_4 = call i32 @hls_get_coordinate.1, i8 %stored_msg

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="97" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
for.inc22.preheader:29 %bitcast_ln149 = bitcast i32 %tmp_4

]]></Node>
<StgValue><ssdm name="bitcast_ln149"/></StgValue>
</operation>

<operation id="98" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:30 %icmp_ln35 = icmp_ult  i32 %m, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="99" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="1">
<![CDATA[
for.inc22.preheader:31 %zext_ln35 = zext i1 %icmp_ln35

]]></Node>
<StgValue><ssdm name="zext_ln35"/></StgValue>
</operation>

<operation id="100" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:32 %sub_ln35 = sub i32 %y, i32 %zext_ln35

]]></Node>
<StgValue><ssdm name="sub_ln35"/></StgValue>
</operation>

<operation id="101" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.preheader:33 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln35, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="102" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:34 %add_ln36 = add i32 %sub_ln35, i32 4294966897

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="103" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.preheader:35 %select_ln36 = select i1 %tmp_5, i32 %add_ln36, i32 %sub_ln35

]]></Node>
<StgValue><ssdm name="select_ln36"/></StgValue>
</operation>

<operation id="104" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="65" op_0_bw="32">
<![CDATA[
for.inc22.preheader:36 %sext_ln36 = sext i32 %select_ln36

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="105" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc22.preheader:37 %mul_ln36 = mul i65 %sext_ln36, i65 5497558139

]]></Node>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</operation>

<operation id="106" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc22.preheader:38 %sub_ln36 = sub i65 0, i65 %mul_ln36

]]></Node>
<StgValue><ssdm name="sub_ln36"/></StgValue>
</operation>

<operation id="107" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.preheader:39 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln36, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="108" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.preheader:40 %tmp_7 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %sub_ln36, i32 41, i32 64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="109" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.preheader:41 %tmp_8 = partselect i24 @_ssdm_op_PartSelect.i24.i65.i32.i32, i65 %mul_ln36, i32 41, i32 64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="110" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="24">
<![CDATA[
for.inc22.preheader:42 %sext_ln36_1 = sext i24 %tmp_8

]]></Node>
<StgValue><ssdm name="sext_ln36_1"/></StgValue>
</operation>

<operation id="111" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc22.preheader:43 %select_ln36_2 = select i1 %tmp_6, i24 %tmp_7, i24 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln36_2"/></StgValue>
</operation>

<operation id="112" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="24">
<![CDATA[
for.inc22.preheader:44 %sext_ln36_2 = sext i24 %select_ln36_2

]]></Node>
<StgValue><ssdm name="sext_ln36_2"/></StgValue>
</operation>

<operation id="113" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:45 %sub_ln36_1 = sub i32 0, i32 %sext_ln36_2

]]></Node>
<StgValue><ssdm name="sub_ln36_1"/></StgValue>
</operation>

<operation id="114" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.preheader:46 %era = select i1 %tmp_6, i32 %sub_ln36_1, i32 %sext_ln36_1

]]></Node>
<StgValue><ssdm name="era"/></StgValue>
</operation>

<operation id="115" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:47 %mul_ln37 = mul i32 %era, i32 4294966896

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="116" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:48 %yoe = add i32 %mul_ln37, i32 %sub_ln35

]]></Node>
<StgValue><ssdm name="yoe"/></StgValue>
</operation>

<operation id="117" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:49 %icmp_ln38 = icmp_ugt  i32 %m, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="118" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc22.preheader:50 %select_ln38 = select i1 %icmp_ln38, i32 4294967293, i32 9

]]></Node>
<StgValue><ssdm name="select_ln38"/></StgValue>
</operation>

<operation id="119" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:51 %add_ln38 = add i32 %select_ln38, i32 %m

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="120" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:52 %mul_ln38 = mul i32 %add_ln38, i32 153

]]></Node>
<StgValue><ssdm name="mul_ln38"/></StgValue>
</operation>

<operation id="121" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:53 %add_ln38_1 = add i32 %mul_ln38, i32 2

]]></Node>
<StgValue><ssdm name="add_ln38_1"/></StgValue>
</operation>

<operation id="122" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="65" op_0_bw="32">
<![CDATA[
for.inc22.preheader:54 %zext_ln38 = zext i32 %add_ln38_1

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="123" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc22.preheader:55 %mul_ln38_1 = mul i65 %zext_ln38, i65 6871947674

]]></Node>
<StgValue><ssdm name="mul_ln38_1"/></StgValue>
</operation>

<operation id="124" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="30" op_0_bw="30" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.preheader:56 %tmp_10 = partselect i30 @_ssdm_op_PartSelect.i30.i65.i32.i32, i65 %mul_ln38_1, i32 35, i32 64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="125" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="30">
<![CDATA[
for.inc22.preheader:57 %zext_ln38_1 = zext i30 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln38_1"/></StgValue>
</operation>

<operation id="126" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:58 %mul_ln39 = mul i32 %yoe, i32 365

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="127" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.preheader:59 %lshr_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %yoe, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="128" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="30">
<![CDATA[
for.inc22.preheader:60 %zext_ln39 = zext i30 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="129" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="65" op_0_bw="32">
<![CDATA[
for.inc22.preheader:61 %zext_ln39_1 = zext i32 %yoe

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="130" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.inc22.preheader:62 %mul_ln39_1 = mul i65 %zext_ln39_1, i65 5497558139

]]></Node>
<StgValue><ssdm name="mul_ln39_1"/></StgValue>
</operation>

<operation id="131" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="26" op_0_bw="26" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc22.preheader:63 %tmp_11 = partselect i26 @_ssdm_op_PartSelect.i26.i65.i32.i32, i65 %mul_ln39_1, i32 39, i32 64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="132" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="26">
<![CDATA[
for.inc22.preheader:64 %zext_ln39_2 = zext i26 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln39_2"/></StgValue>
</operation>

<operation id="133" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:65 %mul_ln40 = mul i32 %era, i32 146097

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="134" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:66 %add_ln39_1 = add i32 %d, i32 %zext_ln38_1

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="135" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:67 %add_ln39_2 = add i32 %mul_ln40, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="136" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:68 %add_ln39 = add i32 %add_ln39_2, i32 %add_ln39_1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="137" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:69 %sub_ln39 = sub i32 %add_ln39, i32 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="sub_ln39"/></StgValue>
</operation>

<operation id="138" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:70 %add_ln40_1 = add i32 %zext_ln39, i32 %mul_ln39

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="139" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:71 %add_ln40 = add i32 %add_ln40_1, i32 %sub_ln39

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="140" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:72 %mul_ln151 = mul i32 %add_ln40, i32 86400

]]></Node>
<StgValue><ssdm name="mul_ln151"/></StgValue>
</operation>

<operation id="141" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:73 %add_ln151 = add i32 %mul_ln151, i32 2262474240

]]></Node>
<StgValue><ssdm name="add_ln151"/></StgValue>
</operation>

<operation id="142" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc22.preheader:74 %add_ln151_1 = add i32 %add_ln151, i32 %add_ln146_1

]]></Node>
<StgValue><ssdm name="add_ln151_1"/></StgValue>
</operation>

<operation id="143" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="320" op_0_bw="320" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32">
<![CDATA[
for.inc22.preheader:75 %or_ln = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln151_1, i32 %add_ln146_1, i32 %bitcast_ln149, i32 %bitcast_ln148, i32 %y, i32 %m, i32 %d, i32 %tmp_1, i32 %tmp_s, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="144" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc22.preheader:76 %write_ln152 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %data_valid, i1 1

]]></Node>
<StgValue><ssdm name="write_ln152"/></StgValue>
</operation>

<operation id="145" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln127" val="1"/>
<literal name="targetBlock" val="1"/>
<literal name="pps_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
for.inc22.preheader:77 %br_ln153 = br void %mergeST

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="146" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="320" op_0_bw="320" op_1_bw="0" op_2_bw="320" op_3_bw="0" op_4_bw="320" op_5_bw="0" op_6_bw="320" op_7_bw="0">
<![CDATA[
mergeST:0 %gd_new_0 = phi i320 %or_ln, void %for.inc22.preheader, i320 0, void %if.end, i320 0, void %land.end, i320 0, void %for.body.i.preheader

]]></Node>
<StgValue><ssdm name="gd_new_0"/></StgValue>
</operation>

<operation id="147" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="320">
<![CDATA[
mergeST:1 %write_ln128 = write void @_ssdm_op_Write.ap_auto.i320P0A, i320 %gd, i320 %gd_new_0

]]></Node>
<StgValue><ssdm name="write_ln128"/></StgValue>
</operation>

<operation id="148" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0">
<![CDATA[
mergeST:2 %ret_ln153 = ret

]]></Node>
<StgValue><ssdm name="ret_ln153"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
