cpLevel_0_MinVoltage__SHIFT 0x10
#define DPM_TABLE_141__AcpLevel_0_Reserved_MASK 0xffffffff
#define DPM_TABLE_141__AcpLevel_0_Reserved__SHIFT 0x0
#define DPM_TABLE_142__AcpLevel_1_Frequency_MASK 0xffffffff
#define DPM_TABLE_142__AcpLevel_1_Frequency__SHIFT 0x0
#define DPM_TABLE_143__AcpLevel_1_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_143__AcpLevel_1_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_143__AcpLevel_1_Divider_MASK 0xff00
#define DPM_TABLE_143__AcpLevel_1_Divider__SHIFT 0x8
#define DPM_TABLE_143__AcpLevel_1_MinVoltage_MASK 0xffff0000
#define DPM_TABLE_143__AcpLevel_1_MinVoltage__SHIFT 0x10
#define DPM_TABLE_144__AcpLevel_1_Reserved_MASK 0xffffffff
#define DPM_TABLE_144__AcpLevel_1_Reserved__SHIFT 0x0
#define DPM_TABLE_145__AcpLevel_2_Frequency_MASK 0xffffffff
#define DPM_TABLE_145__AcpLevel_2_Frequency__SHIFT 0x0
#define DPM_TABLE_146__AcpLevel_2_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_146__AcpLevel_2_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_146__AcpLevel_2_Divider_MASK 0xff00
#define DPM_TABLE_146__AcpLevel_2_Divider__SHIFT 0x8
#define DPM_TABLE_146__AcpLevel_2_MinVoltage_MASK 0xffff0000
#define DPM_TABLE_146__AcpLevel_2_MinVoltage__SHIFT 0x10
#define DPM_TABLE_147__AcpLevel_2_Reserved_MASK 0xffffffff
#define DPM_TABLE_147__AcpLevel_2_Reserved__SHIFT 0x0
#define DPM_TABLE_148__AcpLevel_3_Frequency_MASK 0xffffffff
#define DPM_TABLE_148__AcpLevel_3_Frequency__SHIFT 0x0
#define DPM_TABLE_149__AcpLevel_3_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_149__AcpLevel_3_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_149__AcpLevel_3_Divider_MASK 0xff00
#define DPM_TABLE_149__AcpLevel_3_Divider__SHIFT 0x8
#define DPM_TABLE_149__AcpLevel_3_MinVoltage_MASK 0xffff0000
#define DPM_TABLE_149__AcpLevel_3_MinVoltage__SHIFT 0x10
#define DPM_TABLE_150__AcpLevel_3_Reserved_MASK 0xffffffff
#define DPM_TABLE_150__AcpLevel_3_Reserved__SHIFT 0x0
#define DPM_TABLE_151__AcpLevel_4_Frequency_MASK 0xffffffff
#define DPM_TABLE_151__AcpLevel_4_Frequency__SHIFT 0x0
#define DPM_TABLE_152__AcpLevel_4_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_152__AcpLevel_4_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_152__AcpLevel_4_Divider_MASK 0xff00
#define DPM_TABLE_152__AcpLevel_4_Divider__SHIFT 0x8
#define DPM_TABLE_152__AcpLevel_4_MinVoltage_MASK 0xffff0000
#define DPM_TABLE_152__AcpLevel_4_MinVoltage__SHIFT 0x10
#define DPM_TABLE_153__AcpLevel_4_Reserved_MASK 0xffffffff
#define DPM_TABLE_153__AcpLevel_4_Reserved__SHIFT 0x0
#define DPM_TABLE_154__AcpLevel_5_Frequency_MASK 0xffffffff
#define DPM_TABLE_154__AcpLevel_5_Frequency__SHIFT 0x0
#define DPM_TABLE_155__AcpLevel_5_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_155__AcpLevel_5_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_155__AcpLevel_5_Divider_MASK 0xff00
#define DPM_TABLE_155__AcpLevel_5_Divider__SHIFT 0x8
#define DPM_TABLE_155__AcpLevel_5_MinVoltage_MASK 0xffff0000
#define DPM_TABLE_155__AcpLevel_5_MinVoltage__SHIFT 0x10
#define DPM_TABLE_156__AcpLevel_5_Reserved_MASK 0xffffffff
#define DPM_TABLE_156__AcpLevel_5_Reserved__SHIFT 0x0
#define DPM_TABLE_157__AcpLevel_6_Frequency_MASK 0xffffffff
#define DPM_TABLE_157__AcpLevel_6_Frequency__SHIFT 0x0
#define DPM_TABLE_158__AcpLevel_6_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_158__AcpLevel_6_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_158__AcpLevel_6_Divider_MASK 0xff00
#define DPM_TABLE_158__AcpLevel_6_Divider__SHIFT 0x8
#define DPM_TABLE_158__AcpLevel_6_MinVoltage_MASK 0xffff0000
#define DPM_TABLE_158__AcpLevel_6_MinVoltage__SHIFT 0x10
#define DPM_TABLE_159__AcpLevel_6_Reserved_MASK 0xffffffff
#define DPM_TABLE_159__AcpLevel_6_Reserved__SHIFT 0x0
#define DPM_TABLE_160__AcpLevel_7_Frequency_MASK 0xffffffff
#define DPM_TABLE_160__AcpLevel_7_Frequency__SHIFT 0x0
#define DPM_TABLE_161__AcpLevel_7_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_161__AcpLevel_7_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_161__AcpLevel_7_Divider_MASK 0xff00
#define DPM_TABLE_161__AcpLevel_7_Divider__SHIFT 0x8
#define DPM_TABLE_161__AcpLevel_7_MinVoltage_MASK 0xffff0000
#define DPM_TABLE_161__AcpLevel_7_MinVoltage__SHIFT 0x10
#define DPM_TABLE_162__AcpLevel_7_Reserved_MASK 0xffffffff
#define DPM_TABLE_162__AcpLevel_7_Reserved__SHIFT 0x0
#define DPM_TABLE_163__SamuLevel_0_Frequency_MASK 0xffffffff
#define DPM_TABLE_163__SamuLevel_0_Frequency__SHIFT 0x0
#define DPM_TABLE_164__SamuLevel_0_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_164__SamuLevel_0_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_164__SamuLevel_0_Divider_MASK 0xff00
#define DPM_TABLE_164__SamuLevel_0_Divider__SHIFT 0x8
#define DPM_TABLE_164__SamuLevel_0_MinVoltage_MASK 0xffff0000
#define DPM_TABLE_164__SamuLevel_0_MinVoltage__SHIFT 0x10
#define DPM_TABLE_165__SamuLevel_0_Reserved_MASK 0xffffffff
#define DPM_TABLE_165__SamuLevel_0_Reserved__SHIFT 0x0
#define DPM_TABLE_166__SamuLevel_1_Frequency_MASK 0xffffffff
#define DPM_TABLE_166__SamuLevel_1_Frequency__SHIFT 0x0
#define DPM_TABLE_167__SamuLevel_1_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_167__SamuLevel_1_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_167__SamuLevel_1_Divider_MASK 0xff00
#define DPM_TABLE_167__SamuLevel_1_Divider__SHIFT 0x8
#define DPM_TABLE_167__SamuLevel_1_MinVoltage_MASK 0xffff0000
#define DPM_TABLE_167__SamuLevel_1_MinVoltage__SHIFT 0x10
#define DPM_TABLE_168__SamuLevel_1_Reserved_MASK 0xffffffff
#define DPM_TABLE_168__SamuLevel_1_Reserved__SHIFT 0x0
#define DPM_TABLE_169__SamuLevel_2_Frequency_MASK 0xffffffff
#define DPM_TABLE_169__SamuLevel_2_Frequency__SHIFT 0x0
#define DPM_TABLE_170__SamuLevel_2_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_170__SamuLevel_2_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_170__SamuLevel_2_Divider_MASK 0xff00
#define DPM_TABLE_170__SamuLevel_2_Divider__SHIFT 0x8
#define DPM_TABLE_170__SamuLevel_2_MinVoltage_MASK 0xffff0000
#define DPM_TABLE_170__SamuLevel_2_MinVoltage__SHIFT 0x10
#define DPM_TABLE_171__SamuLevel_2_Reserved_MASK 0xffffffff
#define DPM_TABLE_171__SamuLevel_2_Reserved__SHIFT 0x0
#define DPM_TABLE_172__SamuLevel_3_Frequency_MASK 0xffffffff
#define DPM_TABLE_172__SamuLevel_3_Frequency__SHIFT 0x0
#define DPM_TABLE_173__SamuLevel_3_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_173__SamuLevel_3_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_173__SamuLevel_3_Divider_MASK 0xff00
#define DPM_TABLE_173__SamuLevel_3_Divider__SHIFT 0x8
#define DPM_TABLE_173__SamuLevel_3_MinVoltage_MASK 0xffff0000
#define DPM_TABLE_173__SamuLevel_3_MinVoltage__SHIFT 0x10
#define DPM_TABLE_174__SamuLevel_3_Reserved_MASK 0xffffffff
#define DPM_TABLE_174__SamuLevel_3_Reserved__SHIFT 0x0
#define DPM_TABLE_175__SamuLevel_4_Frequency_MASK 0xffffffff
#define DPM_TABLE_175__SamuLevel_4_Frequency__SHIFT 0x0
#define DPM_TABLE_176__SamuLevel_4_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_176__SamuLevel_4_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_176__SamuLevel_4_Divider_MASK 0xff00
#define DPM_TABLE_176__SamuLevel_4_Divider__SHIFT 0x8
#define DPM_TABLE_176__SamuLevel_4_MinVoltage_MASK 0xffff0000
#define DPM_TABLE_176__SamuLevel_4_MinVoltage__SHIFT 0x10
#define DPM_TABLE_177__SamuLevel_4_Reserved_MASK 0xffffffff
#define DPM_TABLE_177__SamuLevel_4_Reserved__SHIFT 0x0
#define DPM_TABLE_178__SamuLevel_5_Frequency_MASK 0xffffffff
#define DPM_TABLE_178__SamuLevel_5_Frequency__SHIFT 0x0
#define DPM_TABLE_179__SamuLevel_5_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_179__SamuLevel_5_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_179__SamuLevel_5_Divider_MASK 0xff00
#define DPM_TABLE_179__SamuLevel_5_Divider__SHIFT 0x8
#define DPM_TABLE_179__SamuLevel_5_MinVoltage_MASK 0xffff0000
#define DPM_TABLE_179__SamuLevel_5_MinVoltage__SHIFT 0x10
#define DPM_TABLE_180__SamuLevel_5_Reserved_MASK 0xffffffff
#define DPM_TABLE_180__SamuLevel_5_Reserved__SHIFT 0x0
#define DPM_TABLE_181__SamuLevel_6_Frequency_MASK 0xffffffff
#define DPM_TABLE_181__SamuLevel_6_Frequency__SHIFT 0x0
#define DPM_TABLE_182__SamuLevel_6_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_182__SamuLevel_6_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_182__SamuLevel_6_Divider_MASK 0xff00
#define DPM_TABLE_182__SamuLevel_6_Divider__SHIFT 0x8
#define DPM_TABLE_182__SamuLevel_6_MinVoltage_MASK 0xffff0000
#define DPM_TABLE_182__SamuLevel_6_MinVoltage__SHIFT 0x10
#define DPM_TABLE_183__SamuLevel_6_Reserved_MASK 0xffffffff
#define DPM_TABLE_183__SamuLevel_6_Reserved__SHIFT 0x0
#define DPM_TABLE_184__SamuLevel_7_Frequency_MASK 0xffffffff
#define DPM_TABLE_184__SamuLevel_7_Frequency__SHIFT 0x0
#define DPM_TABLE_185__SamuLevel_7_ClkBypassCntl_MASK 0xff
#define DPM_TABLE_185__SamuLevel_7_ClkBypassCntl__SHIFT 0x0
#define DPM_TABLE_185__SamuLevel_7_Divider_MASK 0xff00
#define DPM_TABLE_185__SamuLevel_7_Divider__SHIFT 0x8
#define DPM_TABLE_185__SamuLevel_7_MinVoltage_MASK 0xffff0000
#define DPM_TABLE_185__SamuLevel_7_MinVoltage__SHIFT 0x10
#define DPM_TABLE_186__SamuLevel_7_Reserved_MASK 0xffffffff
#define DPM_TABLE_186__SamuLevel_7_Reserved__SHIFT 0x0
#define DPM_TABLE_187__SamuBootLevel_MASK 0xff
#define DPM_TABLE_187__SamuBootLevel__SHIFT 0x0
#define DPM_TABLE_187__AcpBootLevel_MASK 0xff00
#define DPM_TABLE_187__AcpBootLevel__SHIFT 0x8
#define DPM_TABLE_187__VceBootLevel_MASK 0xff0000
#define DPM_TABLE_187__VceBootLevel__SHIFT 0x10
#define DPM_TABLE_187__UvdBootLevel_MASK 0xff000000
#define DPM_TABLE_187__UvdBootLevel__SHIFT 0x18
#define DPM_TABLE_188__SAMUInterval_MASK 0xff
#define DPM_TABLE_188__SAMUInterval__SHIFT 0x0
#define DPM_TABLE_188__ACPInterval_MASK 0xff00
#define DPM_TABLE_188__ACPInterval__SHIFT 0x8
#define DPM_TABLE_188__VCEInterval_MASK 0xff0000
#define DPM_TABLE_188__VCEInterval__SHIFT 0x10
#define DPM_TABLE_188__UVDInterval_MASK 0xff000000
#define DPM_TABLE_188__UVDInterval__SHIFT 0x18
#define DPM_TABLE_189__GraphicsVoltageChangeEnable_MASK 0xff
#define DPM_TABLE_189__GraphicsVoltageChangeEnable__SHIFT 0x0
#define DPM_TABLE_189__GraphicsThermThrottleEnable_MASK 0xff00
#define DPM_TABLE_189__GraphicsThermThrottleEnable__SHIFT 0x8
#define DPM_TABLE_189__GraphicsInterval_MASK 0xff0000
#define DPM_TABLE_189__GraphicsInterval__SHIFT 0x10
#define DPM_TABLE_189__GraphicsBootLevel_MASK 0xff000000
#define DPM_TABLE_189__GraphicsBootLevel__SHIFT 0x18
#define DPM_TABLE_190__FpsLowThreshold_MASK 0xffff
#define DPM_TABLE_190__FpsLowThreshold__SHIFT 0x0
#define DPM_TABLE_190__GraphicsClkSlowDivider_MASK 0xff0000
#define DPM_TABLE_190__GraphicsClkSlowDivider__SHIFT 0x10
#define DPM_TABLE_190__GraphicsClkSlowEnable_MASK 0xff000000
#define DPM_TABLE_190__GraphicsClkSlowEnable__SHIFT 0x18
#define DPM_TABLE_191__DisplayCac_MASK 0xffffffff
#define DPM_TABLE_191__DisplayCac__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_1__RefClockFrequency_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_1__RefClockFrequency__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_2__PmTimerPeriod_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_2__PmTimerPeriod__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_3__FeatureEnables_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_3__FeatureEnables__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_4__HandshakeDisables_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_4__HandshakeDisables__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_5__DisplayPhy4Config_MASK 0xff
#define SOFT_REGISTERS_TABLE_5__DisplayPhy4Config__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_5__DisplayPhy3Config_MASK 0xff00
#define SOFT_REGISTERS_TABLE_5__DisplayPhy3Config__SHIFT 0x8
#define SOFT_REGISTERS_TABLE_5__DisplayPhy2Config_MASK 0xff0000
#define SOFT_REGISTERS_TABLE_5__DisplayPhy2Config__SHIFT 0x10
#define SOFT_REGISTERS_TABLE_5__DisplayPhy1Config_MASK 0xff000000
#define SOFT_REGISTERS_TABLE_5__DisplayPhy1Config__SHIFT 0x18
#define SOFT_REGISTERS_TABLE_6__DisplayPhy8Config_MASK 0xff
#define SOFT_REGISTERS_TABLE_6__DisplayPhy8Config__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_6__DisplayPhy7Config_MASK 0xff00
#define SOFT_REGISTERS_TABLE_6__DisplayPhy7Config__SHIFT 0x8
#define SOFT_REGISTERS_TABLE_6__DisplayPhy6Config_MASK 0xff0000
#define SOFT_REGISTERS_TABLE_6__DisplayPhy6Config__SHIFT 0x10
#define SOFT_REGISTERS_TABLE_6__DisplayPhy5Config_MASK 0xff000000
#define SOFT_REGISTERS_TABLE_6__DisplayPhy5Config__SHIFT 0x18
#define SOFT_REGISTERS_TABLE_7__AverageGraphicsActivity_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_7__AverageGraphicsActivity__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_8__AverageMemoryActivity_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_8__AverageMemoryActivity__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_9__AverageGioActivity_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_9__AverageGioActivity__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_10__PCIeDpmEnabledLevels_MASK 0xff
#define SOFT_REGISTERS_TABLE_10__PCIeDpmEnabledLevels__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_10__LClkDpmEnabledLevels_MASK 0xff00
#define SOFT_REGISTERS_TABLE_10__LClkDpmEnabledLevels__SHIFT 0x8
#define SOFT_REGISTERS_TABLE_10__MClkDpmEnabledLevels_MASK 0xff0000
#define SOFT_REGISTERS_TABLE_10__MClkDpmEnabledLevels__SHIFT 0x10
#define SOFT_REGISTERS_TABLE_10__SClkDpmEnabledLevels_MASK 0xff000000
#define SOFT_REGISTERS_TABLE_10__SClkDpmEnabledLevels__SHIFT 0x18
#define SOFT_REGISTERS_TABLE_11__VCEDpmEnabledLevels_MASK 0xff
#define SOFT_REGISTERS_TABLE_11__VCEDpmEnabledLevels__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_11__ACPDpmEnabledLevels_MASK 0xff00
#define SOFT_REGISTERS_TABLE_11__ACPDpmEnabledLevels__SHIFT 0x8
#define SOFT_REGISTERS_TABLE_11__SAMUDpmEnabledLevels_MASK 0xff0000
#define SOFT_REGISTERS_TABLE_11__SAMUDpmEnabledLevels__SHIFT 0x10
#define SOFT_REGISTERS_TABLE_11__UVDDpmEnabledLevels_MASK 0xff000000
#define SOFT_REGISTERS_TABLE_11__UVDDpmEnabledLevels__SHIFT 0x18
#define SOFT_REGISTERS_TABLE_12__Reserved_0_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_12__Reserved_0__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_13__Reserved_1_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_13__Reserved_1__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_14__Reserved_2_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_14__Reserved_2__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_15__Reserved_3_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_15__Reserved_3__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_16__Reserved_4_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_16__Reserved_4__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_17__Reserved_5_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_17__Reserved_5__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_18__Reserved_6_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_18__Reserved_6__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_19__Reserved_7_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_19__Reserved_7__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_20__Reserved_8_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_20__Reserved_8__SHIFT 0x0
#define SOFT_REGISTERS_TABLE_21__Reserved_9_MASK 0xffffffff
#define SOFT_REGISTERS_TABLE_21__Reserved_9__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_0_CNTL_0__LOW_VOLTAGE_REQ_THRESHOLD_MASK 0xff
#define SMU_LCLK_DPM_STATE_0_CNTL_0__LOW_VOLTAGE_REQ_THRESHOLD__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_0_CNTL_0__VID_MASK 0xff00
#define SMU_LCLK_DPM_STATE_0_CNTL_0__VID__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_0_CNTL_0__CLK_DIVIDER_MASK 0xff0000
#define SMU_LCLK_DPM_STATE_0_CNTL_0__CLK_DIVIDER__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_0_CNTL_0__STATE_VALID_MASK 0xff000000
#define SMU_LCLK_DPM_STATE_0_CNTL_0__STATE_VALID__SHIFT 0x18
#define SMU_LCLK_DPM_STATE_1_CNTL_0__LOW_VOLTAGE_REQ_THRESHOLD_MASK 0xff
#define SMU_LCLK_DPM_STATE_1_CNTL_0__LOW_VOLTAGE_REQ_THRESHOLD__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_1_CNTL_0__VID_MASK 0xff00
#define SMU_LCLK_DPM_STATE_1_CNTL_0__VID__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_1_CNTL_0__CLK_DIVIDER_MASK 0xff0000
#define SMU_LCLK_DPM_STATE_1_CNTL_0__CLK_DIVIDER__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_1_CNTL_0__STATE_VALID_MASK 0xff000000
#define SMU_LCLK_DPM_STATE_1_CNTL_0__STATE_VALID__SHIFT 0x18
#define SMU_LCLK_DPM_STATE_2_CNTL_0__LOW_VOLTAGE_REQ_THRESHOLD_MASK 0xff
#define SMU_LCLK_DPM_STATE_2_CNTL_0__LOW_VOLTAGE_REQ_THRESHOLD__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_2_CNTL_0__VID_MASK 0xff00
#define SMU_LCLK_DPM_STATE_2_CNTL_0__VID__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_2_CNTL_0__CLK_DIVIDER_MASK 0xff0000
#define SMU_LCLK_DPM_STATE_2_CNTL_0__CLK_DIVIDER__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_2_CNTL_0__STATE_VALID_MASK 0xff000000
#define SMU_LCLK_DPM_STATE_2_CNTL_0__STATE_VALID__SHIFT 0x18
#define SMU_LCLK_DPM_STATE_3_CNTL_0__LOW_VOLTAGE_REQ_THRESHOLD_MASK 0xff
#define SMU_LCLK_DPM_STATE_3_CNTL_0__LOW_VOLTAGE_REQ_THRESHOLD__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_3_CNTL_0__VID_MASK 0xff00
#define SMU_LCLK_DPM_STATE_3_CNTL_0__VID__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_3_CNTL_0__CLK_DIVIDER_MASK 0xff0000
#define SMU_LCLK_DPM_STATE_3_CNTL_0__CLK_DIVIDER__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_3_CNTL_0__STATE_VALID_MASK 0xff000000
#define SMU_LCLK_DPM_STATE_3_CNTL_0__STATE_VALID__SHIFT 0x18
#define SMU_LCLK_DPM_STATE_4_CNTL_0__LOW_VOLTAGE_REQ_THRESHOLD_MASK 0xff
#define SMU_LCLK_DPM_STATE_4_CNTL_0__LOW_VOLTAGE_REQ_THRESHOLD__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_4_CNTL_0__VID_MASK 0xff00
#define SMU_LCLK_DPM_STATE_4_CNTL_0__VID__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_4_CNTL_0__CLK_DIVIDER_MASK 0xff0000
#define SMU_LCLK_DPM_STATE_4_CNTL_0__CLK_DIVIDER__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_4_CNTL_0__STATE_VALID_MASK 0xff000000
#define SMU_LCLK_DPM_STATE_4_CNTL_0__STATE_VALID__SHIFT 0x18
#define SMU_LCLK_DPM_STATE_5_CNTL_0__LOW_VOLTAGE_REQ_THRESHOLD_MASK 0xff
#define SMU_LCLK_DPM_STATE_5_CNTL_0__LOW_VOLTAGE_REQ_THRESHOLD__SHIFT 0x0
#define SMU_LCLK_DPM_STATE_5_CNTL_0__VID_MASK 0xff00
#define SMU_LCLK_DPM_STATE_5_CNTL_0__VID__SHIFT 0x8
#define SMU_LCLK_DPM_STATE_5_CNTL_0__CLK_DIVIDER_MASK 0xff0000
#define SMU_LCLK_DPM_STATE_5_CNTL_0__CLK_DIVIDER__SHIFT 0x10
#define SMU_LCLK_DPM_STATE_5_CNTL_0__STATE_VALID_MASK 0xff000000
#define SMU_LCLK_DPM_STATE_5_CNTL_0__STATE_VALID__SHIFT 0x18
#define SMU_LCLK_DPM_STATE_6_CNTL_0__LOW_VOLTAGE_REQ_THRESHOLD_MASK 0xff
#define SMU_LCLK_DPM_S