// Seed: 419323862
module module_0 (
    output supply1 id_0,
    output tri id_1,
    output tri1 id_2,
    output wor id_3,
    input wor id_4,
    input tri1 id_5,
    input wand id_6,
    output tri id_7,
    output supply1 id_8,
    input wire id_9,
    input tri1 id_10
);
  wire id_12;
  assign id_3 = id_6;
  assign id_2 = 1;
endmodule
module module_1 (
    output logic id_0#(.id_11(1)),
    input logic id_1,
    output wand id_2,
    input uwire id_3,
    output wor id_4,
    input wire id_5,
    input supply0 id_6,
    input logic id_7,
    input tri0 id_8,
    output logic id_9
);
  if (id_7)
    always begin : LABEL_0
      id_0 <= -1;
      id_9 = id_7;
    end
  else bit id_12;
  task id_13;
    output id_14;
    id_9  <= id_12;
    id_12 <= id_1;
  endtask
  uwire id_15, id_16;
  tri1 id_17 = -1;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_2,
      id_3,
      id_5,
      id_8,
      id_4,
      id_2,
      id_8,
      id_5
  );
  assign modCall_1.id_7 = 0;
  assign id_16 = id_15;
  assign id_9 = -1;
  wire id_18;
  id_19(
      1 < id_2, id_15
  );
  wire id_20;
endmodule
