{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 13:28:42 2024 " "Info: Processing started: Wed Nov 27 13:28:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BitReg16_AmarnathPatelVHDL -c BitReg16_AmarnathPatelVHDL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BitReg16_AmarnathPatelVHDL -c BitReg16_AmarnathPatelVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitreg1_amarnathpatelvhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bitreg1_amarnathpatelvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitReg1_AmarnathPatelVHDL-Behavioral " "Info: Found design unit 1: BitReg1_AmarnathPatelVHDL-Behavioral" {  } { { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BitReg1_AmarnathPatelVHDL " "Info: Found entity 1: BitReg1_AmarnathPatelVHDL" {  } { { "BitReg1_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg1_AmarnathPatelVHDL.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitreg16_amarnathpatelvhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bitreg16_amarnathpatelvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitReg16_AmarnathPatelVHDL-abc " "Info: Found design unit 1: BitReg16_AmarnathPatelVHDL-abc" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BitReg16_AmarnathPatelVHDL " "Info: Found entity 1: BitReg16_AmarnathPatelVHDL" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "BitReg16_AmarnathPatelVHDL " "Info: Elaborating entity \"BitReg16_AmarnathPatelVHDL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitReg1_AmarnathPatelVHDL BitReg1_AmarnathPatelVHDL:\\GEN_REG:0:REG_BIT " "Info: Elaborating entity \"BitReg1_AmarnathPatelVHDL\" for hierarchy \"BitReg1_AmarnathPatelVHDL:\\GEN_REG:0:REG_BIT\"" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "\\GEN_REG:0:REG_BIT" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock \\GEN_REG:15:REG_BIT " "Error: Port \"clock\" does not exist in macrofunction \"\\GEN_REG:15:REG_BIT\"" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "\\GEN_REG:15:REG_BIT" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 19 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock \\GEN_REG:14:REG_BIT " "Error: Port \"clock\" does not exist in macrofunction \"\\GEN_REG:14:REG_BIT\"" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "\\GEN_REG:14:REG_BIT" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 19 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock \\GEN_REG:13:REG_BIT " "Error: Port \"clock\" does not exist in macrofunction \"\\GEN_REG:13:REG_BIT\"" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "\\GEN_REG:13:REG_BIT" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 19 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock \\GEN_REG:12:REG_BIT " "Error: Port \"clock\" does not exist in macrofunction \"\\GEN_REG:12:REG_BIT\"" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "\\GEN_REG:12:REG_BIT" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 19 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock \\GEN_REG:11:REG_BIT " "Error: Port \"clock\" does not exist in macrofunction \"\\GEN_REG:11:REG_BIT\"" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "\\GEN_REG:11:REG_BIT" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 19 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock \\GEN_REG:10:REG_BIT " "Error: Port \"clock\" does not exist in macrofunction \"\\GEN_REG:10:REG_BIT\"" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "\\GEN_REG:10:REG_BIT" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 19 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock \\GEN_REG:9:REG_BIT " "Error: Port \"clock\" does not exist in macrofunction \"\\GEN_REG:9:REG_BIT\"" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "\\GEN_REG:9:REG_BIT" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 19 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock \\GEN_REG:8:REG_BIT " "Error: Port \"clock\" does not exist in macrofunction \"\\GEN_REG:8:REG_BIT\"" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "\\GEN_REG:8:REG_BIT" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 19 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock \\GEN_REG:7:REG_BIT " "Error: Port \"clock\" does not exist in macrofunction \"\\GEN_REG:7:REG_BIT\"" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "\\GEN_REG:7:REG_BIT" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 19 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock \\GEN_REG:6:REG_BIT " "Error: Port \"clock\" does not exist in macrofunction \"\\GEN_REG:6:REG_BIT\"" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "\\GEN_REG:6:REG_BIT" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 19 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock \\GEN_REG:5:REG_BIT " "Error: Port \"clock\" does not exist in macrofunction \"\\GEN_REG:5:REG_BIT\"" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "\\GEN_REG:5:REG_BIT" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 19 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock \\GEN_REG:4:REG_BIT " "Error: Port \"clock\" does not exist in macrofunction \"\\GEN_REG:4:REG_BIT\"" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "\\GEN_REG:4:REG_BIT" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 19 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock \\GEN_REG:3:REG_BIT " "Error: Port \"clock\" does not exist in macrofunction \"\\GEN_REG:3:REG_BIT\"" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "\\GEN_REG:3:REG_BIT" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 19 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock \\GEN_REG:2:REG_BIT " "Error: Port \"clock\" does not exist in macrofunction \"\\GEN_REG:2:REG_BIT\"" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "\\GEN_REG:2:REG_BIT" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 19 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock \\GEN_REG:1:REG_BIT " "Error: Port \"clock\" does not exist in macrofunction \"\\GEN_REG:1:REG_BIT\"" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "\\GEN_REG:1:REG_BIT" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 19 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock \\GEN_REG:0:REG_BIT " "Error: Port \"clock\" does not exist in macrofunction \"\\GEN_REG:0:REG_BIT\"" {  } { { "BitReg16_AmarnathPatelVHDL.vhd" "\\GEN_REG:0:REG_BIT" { Text "C:/Users/amarnath/Projects/homeworks/cda3203/Lab3_AmarnathPatel/BitReg16_AmarnathPatel/BitReg16_AmarnathPatelVHDL.vhd" 19 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "Warning: 16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Error: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 27 13:28:42 2024 " "Error: Processing ended: Wed Nov 27 13:28:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
