Search.setIndex({"docnames": ["index", "overview", "sim_integ", "sv_api"], "filenames": ["index.rst", "overview.rst", "sim_integ.rst", "sv_api.rst"], "titles": ["PyHDL-IF Documentation", "Overview", "Simulator Integration", "SystemVerilog API"], "terms": {"implement": [0, 1], "procedur": 0, "interfac": 0, "between": [0, 1], "variou": 0, "simul": [0, 1], "The": [0, 1], "librari": 0, "focus": 0, "simplifi": 0, "task": 0, "interact": [0, 1], "varieti": [0, 1], "abstract": [0, 1], "level": [0, 1], "overview": 0, "tlm": 0, "integr": 0, "systemverilog": 0, "dpi": 0, "verilog": 0, "vpi": 0, "i": [0, 1, 3], "still": 0, "under": 0, "activ": 0, "develop": 0, "inform": 0, "here": 0, "attempt": 0, "captur": 0, "avail": [0, 1], "featur": 0, "plan": [0, 3], "futur": [0, 3], "linux": 0, "window": 0, "x86_64": 0, "maco": 0, "arm64": 0, "ye": 0, "nativ": [0, 1], "compil": 0, "portion": 0, "ar": [0, 1], "accord": 0, "relev": 0, "version": 0, "specif": [0, 1], "requir": 0, "If": 0, "your": 0, "favorit": 0, "list": 0, "abov": 0, "you": 0, "would": 0, "like": 0, "pleas": 0, "file": 0, "request": 0, "ticket": 0, "note": 0, "typic": 0, "us": 0, "fli": 0, "vhpi": 0, "allow": 0, "wa": 0, "extens": 0, "c": [0, 1], "an": [0, 1], "were": 0, "share": 0, "load": 0, "For": 0, "exampl": 0, "modul": 0, "walk": 0, "through": 0, "design": 0, "hierachi": 0, "system": 0, "can": 0, "index": 0, "search": 0, "page": 0, "pyhdl": 1, "IF": 1, "enabl": 1, "hdl": 1, "python": 1, "lowest": 1, "becaus": 1, "thi": 1, "also": 1, "most": 1, "There": 1, "two": 1, "halv": 1, "make": 1, "provid": [1, 3], "foreign": 1, "languag": 1, "user": 1, "creat": 1, "pair": 1, "commun": 1, "object": 1, "where": 1, "one": 1, "live": 1, "other": 1, "It": 3, "conveni": 3}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"pyhdl": 0, "IF": 0, "document": 0, "content": 0, "statu": 0, "roadmap": 0, "platform": 0, "support": 0, "hdl": 0, "call": [0, 1], "python": 0, "api": [0, 1, 3], "indic": 0, "tabl": 0, "overview": 1, "procedur": 1, "interfac": 1, "tlm": 1, "simul": 2, "integr": 2, "systemverilog": [2, 3], "dpi": 2, "verilog": 2, "vpi": 2}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 60}, "alltitles": {"PyHDL-IF Documentation": [[0, "pyhdl-if-documentation"]], "Contents:": [[0, null]], "Status and Roadmap": [[0, "status-and-roadmap"]], "Platform Support": [[0, "id1"]], "HDL Calling Python API": [[0, "id2"]], "Python calling HDL API": [[0, "id3"]], "Indices and tables": [[0, "indices-and-tables"]], "Overview": [[1, "overview"]], "Procedural-Interface API": [[1, "procedural-interface-api"]], "Call-Interface API": [[1, "call-interface-api"]], "TLM API": [[1, "tlm-api"]], "Simulator Integration": [[2, "simulator-integration"]], "SystemVerilog (DPI)": [[2, "systemverilog-dpi"]], "Verilog (VPI)": [[2, "verilog-vpi"]], "SystemVerilog API": [[3, "systemverilog-api"]]}, "indexentries": {}})