<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20191209152200376?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20191209152200376/?><?path2project?><?path2project-uri ./?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="AnalogtoDigitalConverterADCControllerd1e2921" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  pcie-lanes)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                              a(props   revision )                            a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\AnalogtoDigitalConverterADCControllerd1e2921.xml" xtrc="topic:1;2:138">
   <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\AnalogtoDigitalConverterADCControllerd1e2921.xml" xtrc="title:1;3:11">Analog-to-Digital Converter (ADC) Controller </title>
   <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\AnalogtoDigitalConverterADCControllerd1e2921.xml" xtrc="body:1;4:10">
            

            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\AnalogtoDigitalConverterADCControllerd1e2921.xml" xtrc="p:1;7:16">The ADC controller receives and buffers ADC data from the three ADC blocks (ADC0, ADC1, and ADC2), which in turn have access to the four analog input ports PIOA0 to PIOA3. The digital buffers are implemented as 24-bit-wide and 8-word-deep FIFOs. The data is sampled and written to the corresponding FIFO. The ADC data stored in the FIFOs can be DMAed to the DSP core memories for data processing. The processed data can be forwarded to the Bluetooth Low-Energy radio, I2S, and other peripheral interfaces.</p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\AnalogtoDigitalConverterADCControllerd1e2921.xml" xtrc="p:2;8:16">The ADC controller operates in continuous sampling mode on a single input channel at rates up to
125 ksps, or it can operate directly under CPU control in incremental mode up to 7.6 ksps.</p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\AnalogtoDigitalConverterADCControllerd1e2921.xml" xtrc="p:3;10:16">ADC2 includes a six-way input multiplexer that may be used to measure signals from the four analog input ports, plus battery level and temperature sensor signals. ADC2 may also be used in conjunction with the ADC controller sequencer mode to automatically sample the six analog input channels in a predetermined sequence and rate. Inputs can be saved in the FIFO along with a port ID to identify the source.</p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\AnalogtoDigitalConverterADCControllerd1e2921.xml" xtrc="p:4;11:16">The ADC controller outputs FIFO Ready and FIFO Almost Full signals from each FIFO. These signals may be routed to the DMA controller to automatically buffer data samples into main memory without CPU intervention.</p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\AnalogtoDigitalConverterADCControllerd1e2921.xml" xtrc="p:5;12:16">
               <fig id="ADCBlockDiagramd1e2943" class="- topic/fig " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\AnalogtoDigitalConverterADCControllerd1e2921.xml" xtrc="fig:1;13:49">
            <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\AnalogtoDigitalConverterADCControllerd1e2921.xml" xtrc="title:2;14:20">ADC Block Diagram</title>
                  
                  
                     
                        <image placement="break" href="images/download/thumbnails/194641983/Data_Sheet_Extra_Diagrams_ADC_BD.png" class="- topic/image " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\AnalogtoDigitalConverterADCControllerd1e2921.xml" xtrc="image:1;18:132"/>
                     
                  
               </fig>
            </p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\HB20Datasheet\AnalogtoDigitalConverterADCControllerd1e2921.xml" xtrc="p:6;23:17"/>
         </body>
</topic>