#ifndef ISM330DLC_REGISTERS_H
#define ISM330DLC_REGISTERS_H

#define ISM330DLC_MASK_XL_HM_MODE 0x10
#define ISM330DLC_MASK_G_HM_MODE  0x80

#define ISM330DLC_MASK_ODR_XL 0xF0
#define ISM330DLC_MASK_ODR_G  0xF0

#define ISM330DLC_MASK_FS_XL 0x0C
#define ISM330DLC_MASK_FS_G  0x0E

#define ISM330DLC_ADDR_WHO_AM_I 0x0F

#define ISM330DLC_ADDR_CTRL1_XL  0x10
#define ISM330DLC_ADDR_CTRL2_G   0x11
#define ISM330DLC_ADDR_CTRL3_C   0x12
#define ISM330DLC_ADDR_CTRL4_C   0x13
#define ISM330DLC_ADDR_CTRL5_C   0x14
#define ISM330DLC_ADDR_CTRL6_C   0x15
#define ISM330DLC_ADDR_CTRL7_G   0x16
#define ISM330DLC_ADDR_CTRL8_XL  0x17
#define ISM330DLC_ADDR_CTRL9_XL  0x18
#define ISM330DLC_ADDR_CTRL10_C  0x19


#define ISM330DLC_ADDR_OUT_TEMP_L 0x20
#define ISM330DLC_ADDR_OUT_TEMP_H 0x21

#define ISM330DLC_ADDR_OUTX_L_G  0x22
#define ISM330DLC_ADDR_OUTX_H_G  0x23
#define ISM330DLC_ADDR_OUTY_L_G  0x24
#define ISM330DLC_ADDR_OUTY_H_G  0x25
#define ISM330DLC_ADDR_OUTZ_L_G  0x26
#define ISM330DLC_ADDR_OUTZ_H_G  0x27

#define ISM330DLC_ADDR_OUTX_L_XL 0x28
#define ISM330DLC_ADDR_OUTX_H_XL 0x29
#define ISM330DLC_ADDR_OUTY_L_XL 0x2A
#define ISM330DLC_ADDR_OUTY_H_XL 0x2B
#define ISM330DLC_ADDR_OUTZ_L_XL 0x2C
#define ISM330DLC_ADDR_OUTZ_H_XL 0x2D

#endif
