{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 28 18:20:28 2020 " "Info: Processing started: Tue Jul 28 18:20:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sarbazi -c sarbazi " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sarbazi -c sarbazi" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXMEM.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file EXMEM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEM " "Info: Found entity 1: EXMEM" {  } { { "EXMEM.bdf" "" { Schematic "D:/sut/comp_arch/final-project/EXMEM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file memwb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memwb " "Info: Found entity 1: memwb" {  } { { "memwb.bdf" "" { Schematic "D:/sut/comp_arch/final-project/memwb.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/sut/comp_arch/final-project/MegaWizardSymbols/reg5.v " "Warning: Can't analyze file -- file D:/sut/comp_arch/final-project/MegaWizardSymbols/reg5.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MegaWizardSymbols/reg_ex.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MegaWizardSymbols/reg_ex.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ex " "Info: Found entity 1: reg_ex" {  } { { "MegaWizardSymbols/reg_ex.tdf" "" { Text "D:/sut/comp_arch/final-project/MegaWizardSymbols/reg_ex.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sarbazi-register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sarbazi-register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sarbazi-register " "Info: Found entity 1: sarbazi-register" {  } { { "sarbazi-register.bdf" "" { Schematic "D:/sut/comp_arch/final-project/sarbazi-register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_mux0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.v" "" { Text "D:/sut/comp_arch/final-project/lpm_mux0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_decode0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "lpm_decode0.v" "" { Text "D:/sut/comp_arch/final-project/lpm_decode0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filfil.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file filfil.v" { { "Info" "ISGN_ENTITY_NAME" "1 filfil " "Info: Found entity 1: filfil" {  } { { "filfil.v" "" { Text "D:/sut/comp_arch/final-project/filfil.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instMem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instMem " "Info: Found entity 1: instMem" {  } { { "instMem.v" "" { Text "D:/sut/comp_arch/final-project/instMem.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/sut/comp_arch/final-project/ALU.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.v" "" { Text "D:/sut/comp_arch/final-project/adder.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instFetchLEVEL.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file instFetchLEVEL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instFetchLEVEL " "Info: Found entity 1: instFetchLEVEL" {  } { { "instFetchLEVEL.bdf" "" { Schematic "D:/sut/comp_arch/final-project/instFetchLEVEL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instDecodeLEVEL.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file instDecodeLEVEL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instDecodeLEVEL " "Info: Found entity 1: instDecodeLEVEL" {  } { { "instDecodeLEVEL.bdf" "" { Schematic "D:/sut/comp_arch/final-project/instDecodeLEVEL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.bdf" "" { Schematic "D:/sut/comp_arch/final-project/controller.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "littleMUX.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file littleMUX.v" { { "Info" "ISGN_ENTITY_NAME" "1 littleMUX " "Info: Found entity 1: littleMUX" {  } { { "littleMUX.v" "" { Text "D:/sut/comp_arch/final-project/littleMUX.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ExecuteLevel.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ExecuteLevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ExecuteLevel " "Info: Found entity 1: ExecuteLevel" {  } { { "ExecuteLevel.bdf" "" { Schematic "D:/sut/comp_arch/final-project/ExecuteLevel.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryLevel.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MemoryLevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryLevel " "Info: Found entity 1: MemoryLevel" {  } { { "MemoryLevel.bdf" "" { Schematic "D:/sut/comp_arch/final-project/MemoryLevel.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Info: Found design unit 1: lpm_compare1-SYN" {  } { { "lpm_compare1.vhd" "" { Text "D:/sut/comp_arch/final-project/lpm_compare1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Info: Found entity 1: lpm_compare1" {  } { { "lpm_compare1.vhd" "" { Text "D:/sut/comp_arch/final-project/lpm_compare1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MegaWizardSymbols/reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MegaWizardSymbols/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-SYN " "Info: Found design unit 1: reg-SYN" {  } { { "MegaWizardSymbols/reg.vhd" "" { Text "D:/sut/comp_arch/final-project/MegaWizardSymbols/reg.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "MegaWizardSymbols/reg.vhd" "" { Text "D:/sut/comp_arch/final-project/MegaWizardSymbols/reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IFID.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file IFID.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Info: Found entity 1: IFID" {  } { { "IFID.bdf" "" { Schematic "D:/sut/comp_arch/final-project/IFID.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IDEX.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file IDEX.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IDEX " "Info: Found entity 1: IDEX" {  } { { "IDEX.bdf" "" { Schematic "D:/sut/comp_arch/final-project/IDEX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MegaWizardSymbols/reg_wb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MegaWizardSymbols/reg_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_wb-SYN " "Info: Found design unit 1: reg_wb-SYN" {  } { { "MegaWizardSymbols/reg_wb.vhd" "" { Text "D:/sut/comp_arch/final-project/MegaWizardSymbols/reg_wb.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_wb " "Info: Found entity 1: reg_wb" {  } { { "MegaWizardSymbols/reg_wb.vhd" "" { Text "D:/sut/comp_arch/final-project/MegaWizardSymbols/reg_wb.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_memory.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_memory-SYN " "Info: Found design unit 1: reg_memory-SYN" {  } { { "reg_memory.vhd" "" { Text "D:/sut/comp_arch/final-project/reg_memory.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_memory " "Info: Found entity 1: reg_memory" {  } { { "reg_memory.vhd" "" { Text "D:/sut/comp_arch/final-project/reg_memory.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BranchAddress.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file BranchAddress.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BranchAddress " "Info: Found entity 1: BranchAddress" {  } { { "BranchAddress.bdf" "" { Schematic "D:/sut/comp_arch/final-project/BranchAddress.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signExtender.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file signExtender.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 signExtender " "Info: Found entity 1: signExtender" {  } { { "signExtender.bdf" "" { Schematic "D:/sut/comp_arch/final-project/signExtender.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchControl.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file branchControl.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "memwb " "Info: Elaborating entity \"memwb\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "read_data " "Warning: Pin \"read_data\" not connected" {  } { { "memwb.bdf" "" { Schematic "D:/sut/comp_arch/final-project/memwb.bdf" { { -360 160 328 -344 "read_data\[8..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filfil filfil:inst3 " "Info: Elaborating entity \"filfil\" for hierarchy \"filfil:inst3\"" {  } { { "memwb.bdf" "inst3" { Schematic "D:/sut/comp_arch/final-project/memwb.bdf" { { -240 480 624 -144 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff filfil:inst3\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"filfil:inst3\|lpm_ff:lpm_ff_component\"" {  } { { "filfil.v" "lpm_ff_component" { Text "D:/sut/comp_arch/final-project/filfil.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "filfil:inst3\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"filfil:inst3\|lpm_ff:lpm_ff_component\"" {  } { { "filfil.v" "" { Text "D:/sut/comp_arch/final-project/filfil.v" 69 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filfil:inst3\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"filfil:inst3\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "filfil.v" "" { Text "D:/sut/comp_arch/final-project/filfil.v" 69 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_memory reg_memory:inst " "Info: Elaborating entity \"reg_memory\" for hierarchy \"reg_memory:inst\"" {  } { { "memwb.bdf" "inst" { Schematic "D:/sut/comp_arch/final-project/memwb.bdf" { { -520 488 632 -440 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff reg_memory:inst\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"reg_memory:inst\|lpm_ff:lpm_ff_component\"" {  } { { "reg_memory.vhd" "lpm_ff_component" { Text "D:/sut/comp_arch/final-project/reg_memory.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_memory:inst\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"reg_memory:inst\|lpm_ff:lpm_ff_component\"" {  } { { "reg_memory.vhd" "" { Text "D:/sut/comp_arch/final-project/reg_memory.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_memory:inst\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"reg_memory:inst\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Info: Parameter \"lpm_width\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "reg_memory.vhd" "" { Text "D:/sut/comp_arch/final-project/reg_memory.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSUTIL_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TAN" "" "Warning: Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on" {  } {  } 0 0 "Timing-Driven Synthesis is skipped because the Classic Timing Analyzer is turned on" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "play " "Warning: Ignored assignments for entity \"play\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity play -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity play -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity play -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity play -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sarbazi " "Warning: Ignored assignments for entity \"sarbazi\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity sarbazi -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity sarbazi -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sarbazi -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity sarbazi -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Warning: Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[8\] " "Warning (15610): No output dependent on input pin \"read_data\[8\]\"" {  } { { "memwb.bdf" "" { Schematic "D:/sut/comp_arch/final-project/memwb.bdf" { { -360 160 328 -344 "read_data\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[7\] " "Warning (15610): No output dependent on input pin \"read_data\[7\]\"" {  } { { "memwb.bdf" "" { Schematic "D:/sut/comp_arch/final-project/memwb.bdf" { { -360 160 328 -344 "read_data\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[6\] " "Warning (15610): No output dependent on input pin \"read_data\[6\]\"" {  } { { "memwb.bdf" "" { Schematic "D:/sut/comp_arch/final-project/memwb.bdf" { { -360 160 328 -344 "read_data\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[5\] " "Warning (15610): No output dependent on input pin \"read_data\[5\]\"" {  } { { "memwb.bdf" "" { Schematic "D:/sut/comp_arch/final-project/memwb.bdf" { { -360 160 328 -344 "read_data\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[4\] " "Warning (15610): No output dependent on input pin \"read_data\[4\]\"" {  } { { "memwb.bdf" "" { Schematic "D:/sut/comp_arch/final-project/memwb.bdf" { { -360 160 328 -344 "read_data\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[3\] " "Warning (15610): No output dependent on input pin \"read_data\[3\]\"" {  } { { "memwb.bdf" "" { Schematic "D:/sut/comp_arch/final-project/memwb.bdf" { { -360 160 328 -344 "read_data\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[2\] " "Warning (15610): No output dependent on input pin \"read_data\[2\]\"" {  } { { "memwb.bdf" "" { Schematic "D:/sut/comp_arch/final-project/memwb.bdf" { { -360 160 328 -344 "read_data\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[1\] " "Warning (15610): No output dependent on input pin \"read_data\[1\]\"" {  } { { "memwb.bdf" "" { Schematic "D:/sut/comp_arch/final-project/memwb.bdf" { { -360 160 328 -344 "read_data\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[0\] " "Warning (15610): No output dependent on input pin \"read_data\[0\]\"" {  } { { "memwb.bdf" "" { Schematic "D:/sut/comp_arch/final-project/memwb.bdf" { { -360 160 328 -344 "read_data\[8..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "212 " "Info: Implemented 212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "78 " "Info: Implemented 78 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Info: Implemented 67 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Info: Implemented 67 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 28 18:20:31 2020 " "Info: Processing ended: Tue Jul 28 18:20:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
