Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Mar 30 22:59:58 2023
| Host         : DESKTOP-I5M0TKR running 64-bit major release  (build 9200)
| Command      : report_drc -file Top_Module_drc_routed.rpt -pb Top_Module_drc_routed.pb -rpx Top_Module_drc_routed.rpx
| Design       : Top_Module
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 21
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 21         |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net Physics/CCX_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/CCX_reg[0]_LDC_i_1/O, cell Physics/CCX_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net Physics/CCX_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/CCX_reg[1]_LDC_i_1/O, cell Physics/CCX_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net Physics/CCX_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/CCX_reg[2]_LDC_i_1/O, cell Physics/CCX_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net Physics/CCX_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/CCX_reg[3]_LDC_i_1/O, cell Physics/CCX_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net Physics/CCX_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/CCX_reg[4]_LDC_i_1/O, cell Physics/CCX_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net Physics/CCX_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/CCX_reg[5]_LDC_i_1/O, cell Physics/CCX_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net Physics/E[0] is a gated clock net sourced by a combinational pin Physics/score_reg[5]_i_2/O, cell Physics/score_reg[5]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net Physics/NX_STATE_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/NX_STATE_LDC_i_1/O, cell Physics/NX_STATE_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net Physics/vHorizontal_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/vHorizontal_reg[0]_LDC_i_1/O, cell Physics/vHorizontal_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net Physics/vHorizontal_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/vHorizontal_reg[1]_LDC_i_1/O, cell Physics/vHorizontal_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net Physics/vHorizontal_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/vHorizontal_reg[2]_LDC_i_1/O, cell Physics/vHorizontal_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net Physics/vHorizontal_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/vHorizontal_reg[3]_LDC_i_1/O, cell Physics/vHorizontal_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net Physics/vHorizontal_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/vHorizontal_reg[4]_LDC_i_1/O, cell Physics/vHorizontal_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net Physics/vHorizontal_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/vHorizontal_reg[5]_LDC_i_1/O, cell Physics/vHorizontal_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net Physics/vVertical_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/vVertical_reg[0]_LDC_i_1/O, cell Physics/vVertical_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net Physics/vVertical_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/vVertical_reg[1]_LDC_i_1/O, cell Physics/vVertical_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net Physics/vVertical_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/vVertical_reg[2]_LDC_i_1/O, cell Physics/vVertical_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net Physics/vVertical_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/vVertical_reg[3]_LDC_i_1/O, cell Physics/vVertical_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net Physics/vVertical_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/vVertical_reg[4]_LDC_i_1/O, cell Physics/vVertical_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net Physics/vVertical_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Physics/vVertical_reg[5]_LDC_i_1/O, cell Physics/vVertical_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net score/sw is a gated clock net sourced by a combinational pin score/sw_reg[6]_i_2/O, cell score/sw_reg[6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


