# coffee-vending-machine with Verification plans
ğŸ“Œ Overview

This project implements a Coffee Vending Machine in Verilog with verification using a self-checking testbench.
It supports multiple payment scenarios, refund on timeout, and resource availability checks (like milk).
The design demonstrates FSM (Finite State Machine) based hardware design, assertions, and test-driven verification.

âš™ï¸ Features

âœ… FSM-based coffee machine controller
âœ… Accepts coins and validates payments
âœ… Refunds extra coins or on timeout
âœ… Handles back-to-back orders
âœ… Resource check (milk availability)
âœ… Assertions for safety checks


ğŸ“Œ Overview

This project implements a Coffee Vending Machine in SystemVerilog with verification using a self-checking testbench.
It supports multiple payment scenarios, refund on timeout, and resource availability checks (like milk).
The design demonstrates FSM (Finite State Machine) based hardware design, assertions, and test-driven verification.

âš™ï¸ Features

âœ… FSM-based coffee machine controller
âœ… Accepts coins and validates payments
âœ… Refunds extra coins or on timeout
âœ… Handles back-to-back orders
âœ… Resource check (milk availability)
âœ… Assertions for safety checks

Assertions Used

Immediate assertions for payment validity
Concurrent assertions for FSM safety

ğŸ¯ Learning Outcomes

FSM design in SystemVerilog
Writing self-checking testbenches
Using immediate + concurrent assertions
Simulation & waveform analysis
