// Seed: 3005305261
module module_0 #(
    parameter id_2 = 32'd37,
    parameter id_4 = 32'd33
) (
    id_1
);
  output wire id_1;
  wire _id_2;
  genvar id_3;
  wire _id_4;
  wire [id_4 : id_4] id_5;
  parameter [id_2 : -1] id_6 = -1'b0;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output uwire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wor id_13,
    output tri id_14,
    output tri1 id_15,
    input supply0 id_16
);
  wire id_18;
  module_0 modCall_1 (id_18);
  initial if (1) $unsigned(65);
  ;
  logic id_19;
endmodule
