Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 26 14:31:23 2022
| Host         : DESKTOP-1L5MK96 running 64-bit major release  (build 9200)
| Command      : report_methodology -file RobertComp_methodology_drc_routed.rpt -pb RobertComp_methodology_drc_routed.pb -rpx RobertComp_methodology_drc_routed.rpx
| Design       : RobertComp
| Device       : xc7a35tcpg236-3
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 37
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 12         |
| TIMING-17 | Warning  | Non-clocked sequential cell   | 13         |
| TIMING-18 | Warning  | Missing input or output delay | 6          |
| TIMING-20 | Warning  | Non-clocked latch             | 6          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell STATUST/q_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) RNST/q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell STATUST/q_reg_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWT/q_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell STATUST/q_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) RNST/q_reg_C/CLR, RNST/q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell STATUST/q_reg_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWT/q_reg_C/CLR, PWT/q_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell STATUST/tempq_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMPCNT/tempq_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell STATUST/tempq_reg[0]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) SPDCNT/tempq_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell STATUST/tempq_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMPCNT/tempq_reg[0]_C/CLR, TMPCNT/tempq_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell STATUST/tempq_reg[0]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) SPDCNT/tempq_reg[0]_C/CLR, SPDCNT/tempq_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell STATUST/tempq_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) SPDCNT/tempq_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell STATUST/tempq_reg[1]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMPCNT/tempq_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell STATUST/tempq_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMPCNT/tempq_reg[1]_C/CLR, TMPCNT/tempq_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell STATUST/tempq_reg[1]_LDC_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) SPDCNT/tempq_reg[1]_C/CLR, SPDCNT/tempq_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin PWT/q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin PWT/q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin RNST/q_reg_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin RNST/q_reg_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin SPDCNT/tempq_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin SPDCNT/tempq_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin SPDCNT/tempq_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin SPDCNT/tempq_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin STATUST/q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin TMPCNT/tempq_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin TMPCNT/tempq_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin TMPCNT/tempq_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin TMPCNT/tempq_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on MIHNEAQ[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on MIHNEAQ[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on MIHNEAQ[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on MIHNEAQ[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on MIHNEAQ[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on MIHNEAQ[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch PWT/q_reg_LDC cannot be properly analyzed as its control pin PWT/q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch RNST/q_reg_LDC cannot be properly analyzed as its control pin RNST/q_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch SPDCNT/tempq_reg[0]_LDC cannot be properly analyzed as its control pin SPDCNT/tempq_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch SPDCNT/tempq_reg[1]_LDC cannot be properly analyzed as its control pin SPDCNT/tempq_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch TMPCNT/tempq_reg[0]_LDC cannot be properly analyzed as its control pin TMPCNT/tempq_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch TMPCNT/tempq_reg[1]_LDC cannot be properly analyzed as its control pin TMPCNT/tempq_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>


