Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-fbg484

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../ipbus/firmware/example_designs/hdl/demo_mezz" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gig_eth_pcs_pma_v11_5.v" into library work
Parsing module <gig_eth_pcs_pma_v11_5>.
Analyzing Verilog file "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/tri_mode_eth_mac_v5_5.v" into library work
Parsing module <tri_mode_eth_mac_v5_5>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx_gt.vhd" into library work
Parsing entity <gtwizard_v2_5_gbe_gtx_GT>.
Parsing architecture <RTL> of entity <gtwizard_v2_5_gbe_gtx_gt>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd" into library work
Parsing entity <gtwizard_v2_5_gbe_gtx_sync_block>.
Parsing architecture <structural> of entity <gtwizard_v2_5_gbe_gtx_sync_block>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd" into library work
Parsing entity <gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM>.
Parsing architecture <RTL> of entity <gtwizard_v2_5_gbe_gtx_tx_startup_fsm>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd" into library work
Parsing entity <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>.
Parsing architecture <RTL> of entity <gtwizard_v2_5_gbe_gtx_rx_startup_fsm>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx.vhd" into library work
Parsing entity <gtwizard_v2_5_gbe_gtx>.
Parsing architecture <RTL> of entity <gtwizard_v2_5_gbe_gtx>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" into library work
Parsing entity <gtwizard_v2_5_gbe_gtx_init>.
Parsing architecture <RTL> of entity <gtwizard_v2_5_gbe_gtx_init>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_sync_block.vhd" into library work
Parsing entity <gig_eth_pcs_pma_v11_5_sync_block>.
Parsing architecture <structural> of entity <gig_eth_pcs_pma_v11_5_sync_block>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_reset_sync.vhd" into library work
Parsing entity <gig_eth_pcs_pma_v11_5_reset_sync>.
Parsing architecture <rtl> of entity <gig_eth_pcs_pma_v11_5_reset_sync>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/ipbus_trans_decl.vhd" into library work
Parsing package <ipbus_trans_decl>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/ipbus_package.vhd" into library work
Parsing package <ipbus>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/mezzanine.vhd" into library work
Parsing package <jtag_loader_pkg>.
Parsing package body <jtag_loader_pkg>.
Parsing entity <mezzanine>.
Parsing architecture <low_level_definition> of entity <mezzanine>.
Parsing entity <jtag_loader_6>.
Parsing architecture <Behavioral> of entity <jtag_loader_6>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/kcpsm6.vhd" into library work
Parsing entity <kcpsm6>.
Parsing architecture <low_level_definition> of entity <kcpsm6>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd" into library work
Parsing entity <udp_tx_mux>.
Parsing architecture <rtl> of entity <udp_tx_mux>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_txtransactor_if_simple.vhd" into library work
Parsing entity <udp_txtransactor_if>.
Parsing architecture <simple> of entity <udp_txtransactor_if>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_status_buffer.vhd" into library work
Parsing entity <udp_status_buffer>.
Parsing architecture <rtl> of entity <udp_status_buffer>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd" into library work
Parsing entity <udp_rxtransactor_if>.
Parsing architecture <simple> of entity <udp_rxtransactor_if>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_rxram_shim.vhd" into library work
Parsing entity <udp_rxram_shim>.
Parsing architecture <simple> of entity <udp_rxram_shim>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_rxram_mux.vhd" into library work
Parsing entity <udp_rxram_mux>.
Parsing architecture <rtl> of entity <udp_rxram_mux>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_rarp_block.vhd" into library work
Parsing entity <udp_rarp_block>.
Parsing architecture <rtl> of entity <udp_rarp_block>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd" into library work
Parsing entity <udp_packet_parser>.
Parsing architecture <v3> of entity <udp_packet_parser>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd" into library work
Parsing entity <udp_ipaddr_block>.
Parsing architecture <rtl> of entity <udp_ipaddr_block>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd" into library work
Parsing entity <udp_DualPortRAM_tx>.
Parsing architecture <v3> of entity <udp_dualportram_tx>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd" into library work
Parsing entity <udp_DualPortRAM_rx>.
Parsing architecture <striped> of entity <udp_dualportram_rx>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_dualportram.vhd" into library work
Parsing entity <udp_DualPortRAM>.
Parsing architecture <initial> of entity <udp_dualportram>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd" into library work
Parsing entity <udp_do_rx_reset>.
Parsing architecture <rtl> of entity <udp_do_rx_reset>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd" into library work
Parsing entity <udp_clock_crossing_if>.
Parsing architecture <rtl> of entity <udp_clock_crossing_if>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd" into library work
Parsing entity <udp_byte_sum>.
Parsing architecture <rtl> of entity <udp_byte_sum>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd" into library work
Parsing entity <udp_build_status>.
Parsing architecture <rtl> of entity <udp_build_status>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_build_resend.vhd" into library work
Parsing entity <udp_build_resend>.
Parsing architecture <rtl> of entity <udp_build_resend>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd" into library work
Parsing entity <udp_build_ping>.
Parsing architecture <rtl> of entity <udp_build_ping>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd" into library work
Parsing entity <udp_build_payload>.
Parsing architecture <rtl> of entity <udp_build_payload>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd" into library work
Parsing entity <udp_build_arp>.
Parsing architecture <rtl> of entity <udp_build_arp>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd" into library work
Parsing entity <udp_buffer_selector>.
Parsing architecture <simple> of entity <udp_buffer_selector>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/transactor_sm.vhd" into library work
Parsing entity <transactor_sm>.
Parsing architecture <rtl> of entity <transactor_sm>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/transactor_if.vhd" into library work
Parsing entity <transactor_if>.
Parsing architecture <rtl> of entity <transactor_if>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/transactor_cfg.vhd" into library work
Parsing entity <transactor_cfg>.
Parsing architecture <rtl> of entity <transactor_cfg>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/ipbus_addr_decode.vhd" into library work
Parsing package <ipbus_addr_decode>.
Parsing package body <ipbus_addr_decode>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/power.vhd" into library work
Parsing entity <power>.
Parsing architecture <power_arch> of entity <power>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/ovec.vhd" into library work
Parsing entity <ovec>.
Parsing architecture <ovec_arch> of entity <ovec>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/mezz_clock2.vhd" into library work
Parsing entity <mezz_clock2>.
Parsing architecture <xilinx> of entity <mezz_clock2>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/mezzanine_package.vhd" into library work
Parsing package <mezzanine_package>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/ivec.vhd" into library work
Parsing entity <ivec>.
Parsing architecture <ivec_arch> of entity <ivec>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/chipscope_ila.vhd" into library work
Parsing entity <chipscope_ila>.
Parsing architecture <chipscope_ila_a> of entity <chipscope_ila>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/chipscope_icon.vhd" into library work
Parsing entity <chipscope_icon>.
Parsing architecture <chipscope_icon_a> of entity <chipscope_icon>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/clock_div.vhd" into library work
Parsing entity <clock_div>.
Parsing architecture <rtl> of entity <clock_div>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" into library work
Parsing entity <gig_eth_pcs_pma_v11_5_transceiver>.
Parsing architecture <wrapper> of entity <gig_eth_pcs_pma_v11_5_transceiver>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_block.vhd" into library work
Parsing entity <gig_eth_pcs_pma_v11_5_block>.
Parsing architecture <block_level> of entity <gig_eth_pcs_pma_v11_5_block>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/slaves/hdl/ipbus_reg.vhd" into library work
Parsing entity <ipbus_reg>.
Parsing architecture <rtl> of entity <ipbus_reg>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/slaves/hdl/ipbus_ram.vhd" into library work
Parsing entity <ipbus_ram>.
Parsing architecture <rtl> of entity <ipbus_ram>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/slaves/hdl/ipbus_pkt_ctr.vhd" into library work
Parsing entity <ipbus_pkt_ctr>.
Parsing architecture <rtl> of entity <ipbus_pkt_ctr>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/slaves/hdl/ipbus_peephole_ram.vhd" into library work
Parsing entity <ipbus_peephole_ram>.
Parsing architecture <rtl> of entity <ipbus_peephole_ram>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd" into library work
Parsing entity <ipbus_ctrlreg>.
Parsing architecture <rtl> of entity <ipbus_ctrlreg>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd" into library work
Parsing entity <UDP_if>.
Parsing architecture <flat> of entity <udp_if>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/trans_arb.vhd" into library work
Parsing entity <trans_arb>.
Parsing architecture <rtl> of entity <trans_arb>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/transactor.vhd" into library work
Parsing entity <transactor>.
Parsing architecture <rtl> of entity <transactor>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/stretcher.vhd" into library work
Parsing entity <stretcher>.
Parsing architecture <rtl> of entity <stretcher>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/ipbus_fabric.vhd" into library work
Parsing entity <ipbus_fabric>.
Parsing architecture <rtl> of entity <ipbus_fabric>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/ipbus_vpram.vhd" into library work
Parsing entity <ipbus_vpram>.
Parsing architecture <rtl> of entity <ipbus_vpram>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/hdl/emac_hostbus_decl.vhd" into library work
Parsing package <emac_hostbus_decl>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd" into library work
Parsing entity <ipbus_ctrl>.
Parsing architecture <rtl> of entity <ipbus_ctrl>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/mezz_slaves.vhd" into library work
Parsing entity <mezz_slaves>.
Parsing architecture <rtl> of entity <mezz_slaves>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/clocks_7s_serdes.vhd" into library work
Parsing entity <clocks_7s_serdes>.
Parsing architecture <rtl> of entity <clocks_7s_serdes>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd" into library work
Parsing entity <eth_7s_1000basex>.
Parsing architecture <rtl> of entity <eth_7s_1000basex>.
Parsing VHDL file "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/top_mezz.vhd" into library work
Parsing entity <top>.
Parsing architecture <rtl> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <rtl>) from library <work>.

Elaborating entity <clocks_7s_serdes> (architecture <rtl>) from library <work>.

Elaborating entity <clock_div> (architecture <rtl>) from library <work>.

Elaborating entity <eth_7s_1000basex> (architecture <rtl>) from library <work>.
Going to verilog side to elaborate module tri_mode_eth_mac_v5_5

Elaborating module <tri_mode_eth_mac_v5_5>.
Back to vhdl to continue elaboration

Elaborating entity <gig_eth_pcs_pma_v11_5_block> (architecture <block_level>) with generics from library <work>.
Going to verilog side to elaborate module gig_eth_pcs_pma_v11_5

Elaborating module <gig_eth_pcs_pma_v11_5>.
Back to vhdl to continue elaboration

Elaborating entity <gig_eth_pcs_pma_v11_5_transceiver> (architecture <wrapper>) with generics from library <work>.

Elaborating entity <gig_eth_pcs_pma_v11_5_reset_sync> (architecture <rtl>) with generics from library <work>.

Elaborating entity <gtwizard_v2_5_gbe_gtx_init> (architecture <RTL>) with generics from library <work>.

Elaborating entity <gtwizard_v2_5_gbe_gtx> (architecture <RTL>) with generics from library <work>.

Elaborating entity <gtwizard_v2_5_gbe_gtx_GT> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx_gt.vhd" Line 601: Assignment to rxdisperr_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx_gt.vhd" Line 603: Assignment to rxnotintable_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx_gt.vhd" Line 707: Assignment to rxchariscomma_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx_gt.vhd" Line 709: Assignment to rxcharisk_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" Line 615: Assignment to gt0_rxdfelpmreset_i ignored, since the identifier is never used

Elaborating entity <gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM> (architecture <RTL>) with generics from library <work>.

Elaborating entity <gtwizard_v2_5_gbe_gtx_sync_block> (architecture <structural>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd" Line 517. Case statement is complete. others clause is never selected

Elaborating entity <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd" Line 270: Assignment to time_out_500us ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd" Line 684. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" Line 455: Net <gt0_qpllreset_t> does not have a driver.
WARNING:HDLCompiler:1127 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" Line 684: Assignment to pcsreset ignored, since the identifier is never used

Elaborating entity <gig_eth_pcs_pma_v11_5_sync_block> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:746 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd" Line 60: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd" Line 61: Range is empty (null range)

Elaborating entity <ipbus_ctrl> (architecture <rtl>) with generics from library <work>.

Elaborating entity <UDP_if> (architecture <flat>) with generics from library <work>.

Elaborating entity <udp_ipaddr_block> (architecture <rtl>) from library <work>.

Elaborating entity <udp_rarp_block> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_arp> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_payload> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_ping> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_resend> (architecture <rtl>) from library <work>.

Elaborating entity <udp_build_status> (architecture <rtl>) from library <work>.

Elaborating entity <udp_status_buffer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <udp_byte_sum> (architecture <rtl>) from library <work>.

Elaborating entity <udp_do_rx_reset> (architecture <rtl>) from library <work>.

Elaborating entity <udp_packet_parser> (architecture <v3>) with generics from library <work>.

Elaborating entity <udp_rxram_mux> (architecture <rtl>) from library <work>.

Elaborating entity <udp_DualPortRAM> (architecture <initial>) with generics from library <work>.

Elaborating entity <udp_buffer_selector> (architecture <simple>) with generics from library <work>.

Elaborating entity <udp_rxram_shim> (architecture <simple>) with generics from library <work>.

Elaborating entity <udp_DualPortRAM_rx> (architecture <striped>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd" Line 45. Case statement is complete. others clause is never selected

Elaborating entity <udp_buffer_selector> (architecture <simple>) with generics from library <work>.

Elaborating entity <udp_DualPortRAM_tx> (architecture <v3>) with generics from library <work>.

Elaborating entity <udp_rxtransactor_if> (architecture <simple>) from library <work>.

Elaborating entity <udp_tx_mux> (architecture <rtl>) from library <work>.

Elaborating entity <udp_txtransactor_if> (architecture <simple>) with generics from library <work>.

Elaborating entity <udp_clock_crossing_if> (architecture <rtl>) with generics from library <work>.

Elaborating entity <transactor> (architecture <rtl>) from library <work>.

Elaborating entity <transactor_if> (architecture <rtl>) from library <work>.

Elaborating entity <transactor_sm> (architecture <rtl>) from library <work>.

Elaborating entity <transactor_cfg> (architecture <rtl>) from library <work>.

Elaborating entity <stretcher> (architecture <rtl>) from library <work>.

Elaborating entity <mezz_slaves> (architecture <rtl>) from library <work>.

Elaborating entity <ipbus_fabric> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ipbus_ctrlreg> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ipbus_reg> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ipbus_ctrlreg> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ipbus_pkt_ctr> (architecture <rtl>) from library <work>.

Elaborating entity <ipbus_ram> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ipbus_peephole_ram> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ipbus_vpram> (architecture <rtl>) from library <work>.

Elaborating entity <mezz_clock2> (architecture <xilinx>) from library <work>.

Elaborating entity <ovec> (architecture <ovec_arch>) from library <work>.

Elaborating entity <BRAM_TDP_MACRO> (architecture <bram_V>) with generics from library <unimacro>.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 878: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 904: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 926: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 234: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 255: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 303: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 324: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 577: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 374: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 376: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 416: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 465: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 467: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 507: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 553: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 945: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 628: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1111: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1238: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 740: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 741: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 763: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 792: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 821: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1430: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1431: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1432: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1433: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1434: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1451: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1452: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1453: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1454: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1455: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1570: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1588: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 2262: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:634 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1411: Net <dipa_pattern[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd" Line 1412: Net <dipb_pattern[3]> does not have a driver.

Elaborating entity <ivec> (architecture <ivec_arch>) from library <work>.

Elaborating entity <BRAM_TDP_MACRO> (architecture <bram_V>) with generics from library <unimacro>.

Elaborating entity <power> (architecture <power_arch>) from library <work>.

Elaborating entity <kcpsm6> (architecture <low_level_definition>) with generics from library <work>.

Elaborating entity <mezzanine> (architecture <low_level_definition>) with generics from library <work>.

Elaborating entity <chipscope_icon> (architecture <chipscope_icon_a>) from library <work>.

Elaborating entity <chipscope_ila> (architecture <chipscope_ila_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/top_mezz.vhd".
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/top_mezz.vhd" line 43: Output port <clko_p40> of the instance <clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/top_mezz.vhd" line 43: Output port <clko_200> of the instance <clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/top_mezz.vhd" line 43: Output port <rsto_fr> of the instance <clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/top_mezz.vhd" line 62: Output port <hostbus_out_hostrddata> of the instance <eth> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/top_mezz.vhd" line 62: Output port <hostbus_out_hostmiimrdy> of the instance <eth> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/top_mezz.vhd" line 88: Output port <ipb_req> of the instance <ipbus> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/top_mezz.vhd" line 119: Output port <eth_err_ctrl> of the instance <slaves> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clocks_7s_serdes>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/clocks_7s_serdes.vhd".
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/clocks_7s_serdes.vhd" line 80: Output port <d25> of the instance <clkdiv> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rst>.
    Found 1-bit register for signal <nuke_d>.
    Found 1-bit register for signal <nuke_d2>.
    Found 1-bit register for signal <rst_ipb>.
    Found 1-bit register for signal <nuke_i>.
    Found 1-bit register for signal <rst_125>.
    Found 1-bit register for signal <rst_eth>.
    Found 1-bit register for signal <d17_d>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <clocks_7s_serdes> synthesized.

Synthesizing Unit <clock_div>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/clock_div.vhd".
    Found 28-bit register for signal <cnt>.
    Found 1-bit register for signal <d28>.
    Found 1-bit register for signal <d25>.
    Found 1-bit register for signal <d17>.
    Found 28-bit adder for signal <cnt[27]_GND_11_o_add_0_OUT> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
Unit <clock_div> synthesized.

Synthesizing Unit <eth_7s_1000basex>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd".
WARNING:Xst:647 - Input <hostbus_in_hostopcode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostaddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostwrdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostmiimsel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostreq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hostbus_in_hostemac1sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd" line 146: Output port <rx_statistics_vector> of the instance <mac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd" line 146: Output port <tx_statistics_vector> of the instance <mac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd" line 146: Output port <rx_reset_out> of the instance <mac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd" line 146: Output port <rx_statistics_valid> of the instance <mac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd" line 146: Output port <tx_reset_out> of the instance <mac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd" line 146: Output port <tx_statistics_valid> of the instance <mac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd" line 146: Output port <speed_is_100> of the instance <mac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd" line 146: Output port <speed_is_10_100> of the instance <mac> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd" line 188: Output port <drpdo_out> of the instance <phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd" line 188: Output port <status_vector> of the instance <phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd" line 188: Output port <drprdy_out> of the instance <phy> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/hdl/eth_7s_1000basex_new.vhd" line 188: Output port <gmii_isolate> of the instance <phy> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <locked_int>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <eth_7s_1000basex> synthesized.

Synthesizing Unit <gig_eth_pcs_pma_v11_5_block>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_block.vhd".
        EXAMPLE_SIMULATION = 0
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_block.vhd" line 342: Output port <plllkdet> of the instance <transceiver_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <gig_eth_pcs_pma_v11_5_block> synthesized.

Synthesizing Unit <gig_eth_pcs_pma_v11_5_transceiver>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd".
        EXAMPLE_SIMULATION = 0
WARNING:Xst:647 - Input <loopback> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" line 564: Output port <GT0_TX_FSM_RESET_DONE_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" line 564: Output port <GT0_RX_FSM_RESET_DONE_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" line 564: Output port <GT0_CPLLFBCLKLOST_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" line 564: Output port <GT0_EYESCANDATAERROR_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" line 564: Output port <GT0_RXCDRLOCK_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" line 564: Output port <GT0_RXOUTCLK_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" line 564: Output port <GT0_TXOUTCLKFABRIC_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" line 564: Output port <GT0_TXOUTCLKPCS_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ethernet/gen_hdl/gig_eth_pcs_pma_v11_5/gig_eth_pcs_pma_v11_5_transceiver_kc705.vhd" line 564: Output port <GT0_QPLLLOCK_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <txdata_reg>.
    Found 1-bit register for signal <txchardispmode_reg>.
    Found 1-bit register for signal <txchardispval_reg>.
    Found 1-bit register for signal <txcharisk_reg>.
    Found 1-bit register for signal <txpowerdown_reg>.
    Found 16-bit register for signal <txdata_double>.
    Found 2-bit register for signal <txchardispmode_double>.
    Found 2-bit register for signal <txchardispval_double>.
    Found 2-bit register for signal <txcharisk_double>.
    Found 1-bit register for signal <txpowerdown_double>.
    Found 16-bit register for signal <txdata_int>.
    Found 2-bit register for signal <txchardispmode_int>.
    Found 2-bit register for signal <txchardispval_int>.
    Found 2-bit register for signal <txcharisk_int>.
    Found 1-bit register for signal <txbufstatus_reg<1>>.
    Found 1-bit register for signal <txpowerdown>.
    Found 2-bit register for signal <rxchariscomma_reg>.
    Found 2-bit register for signal <rxcharisk_reg>.
    Found 16-bit register for signal <rxdata_reg>.
    Found 2-bit register for signal <rxdisperr_reg>.
    Found 2-bit register for signal <rxnotintable_reg>.
    Found 1-bit register for signal <rxbufstatus_reg<2>>.
    Found 1-bit register for signal <rxpowerdown>.
    Found 2-bit register for signal <rxchariscomma_double>.
    Found 2-bit register for signal <rxcharisk_double>.
    Found 16-bit register for signal <rxdata_double>.
    Found 2-bit register for signal <rxdisperr_double>.
    Found 2-bit register for signal <rxnotintable_double>.
    Found 2-bit register for signal <rxrundisp_double>.
    Found 1-bit register for signal <rxpowerdown_double>.
    Found 1-bit register for signal <rxchariscomma>.
    Found 1-bit register for signal <rxcharisk>.
    Found 8-bit register for signal <rxdata>.
    Found 1-bit register for signal <rxdisperr>.
    Found 1-bit register for signal <rxnotintable>.
    Found 1-bit register for signal <rxrundisp>.
    Found 1-bit register for signal <rxpowerdown_reg>.
    Found 1-bit register for signal <rxbuferr>.
    Found 1-bit register for signal <txbuferr>.
    Found 1-bit register for signal <data_valid_reg>.
    Found 1-bit register for signal <toggle>.
    Found 2-bit register for signal <rxclkcorcnt>.
    WARNING:Xst:2404 -  FFs/Latches <rxrundisp_reg<1:0>> (without init value) have a constant value of 0 in block <gig_eth_pcs_pma_v11_5_transceiver>.
    WARNING:Xst:2404 -  FFs/Latches <rxclkcorcnt<2:2>> (without init value) have a constant value of 0 in block <gig_eth_pcs_pma_v11_5_transceiver>.
    Summary:
	inferred 132 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <gig_eth_pcs_pma_v11_5_transceiver> synthesized.

Synthesizing Unit <gig_eth_pcs_pma_v11_5_reset_sync>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_reset_sync.vhd".
        INITIALISE = "11"
    Set property "ASYNC_REG = TRUE" for signal <reset_out>.
    Set property "shreg_extract = no" for signal <reset_out>.
    Set property "ASYNC_REG = TRUE" for signal <reset_sync_reg>.
    Set property "shreg_extract = no" for signal <reset_sync_reg>.
    Summary:
	no macro.
Unit <gig_eth_pcs_pma_v11_5_reset_sync> synthesized.

Synthesizing Unit <gtwizard_v2_5_gbe_gtx_init>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd".
        EXAMPLE_SIM_GTRESET_SPEEDUP = "TRUE"
        EXAMPLE_SIMULATION = 0
        EXAMPLE_USE_CHIPSCOPE = 0
WARNING:Xst:647 - Input <GT0_CPLLRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT0_RXUSERRDY_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT0_GTRXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT0_GTTXRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT0_TXUSERRDY_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <GT0_QPLLRESET_IN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 493: Output port <GT0_QPLLREFCLKLOST_OUT> of the instance <gtwizard_v2_5_gbe_gtx_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 646: Output port <RETRY_COUNTER> of the instance <gt0_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 646: Output port <MMCM_RESET> of the instance <gt0_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 646: Output port <QPLL_RESET> of the instance <gt0_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 646: Output port <RUN_PHALIGNMENT> of the instance <gt0_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 646: Output port <RESET_PHALIGNMENT> of the instance <gt0_txresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 685: Output port <RETRY_COUNTER> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 685: Output port <MMCM_RESET> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 685: Output port <QPLL_RESET> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 685: Output port <CPLL_RESET> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 685: Output port <RUN_PHALIGNMENT> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 685: Output port <RESET_PHALIGNMENT> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 685: Output port <RXDFEAGCHOLD> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_init.vhd" line 685: Output port <RXDFELFHOLD> of the instance <gt0_rxresetfsm_i> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <gt0_qpllreset_t> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 12-bit register for signal <rx_cdrlock_counter>.
    Found 1-bit register for signal <rx_cdrlocked>.
    Found 12-bit adder for signal <rx_cdrlock_counter[11]_GND_204_o_add_1_OUT> created at line 742.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <gtwizard_v2_5_gbe_gtx_init> synthesized.

Synthesizing Unit <gtwizard_v2_5_gbe_gtx>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx.vhd".
        QPLL_FBDIV_TOP = 16
        WRAPPER_SIM_GTRESET_SPEEDUP = "TRUE"
        RX_DFE_KL_CFG2_IN = "00110000000100001101100100001100"
        PMA_RSV_IN = "00000000000000011000010010000000"
    Summary:
	no macro.
Unit <gtwizard_v2_5_gbe_gtx> synthesized.

Synthesizing Unit <gtwizard_v2_5_gbe_gtx_GT>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx_gt.vhd".
        GT_SIM_GTRESET_SPEEDUP = "TRUE"
        RX_DFE_KL_CFG2_IN = "00110000000100001101100100001100"
        PMA_RSV_IN = "00000000000000011000010010000000"
        PCS_RSVD_ATTR_IN = "000000000000000000000000000000000000000000000000"
    Summary:
	no macro.
Unit <gtwizard_v2_5_gbe_gtx_GT> synthesized.

Synthesizing Unit <gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd".
        GT_TYPE = "GTX"
        STABLE_CLOCK_PERIOD = 20
        RETRY_COUNTER_BITWIDTH = 8
        TX_QPLL_USED = false
        RX_QPLL_USED = false
        PHASE_ALIGNMENT_MANUAL = false
WARNING:Xst:647 - Input <QPLLREFCLKLOST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_tx_startup_fsm.vhd" line 322: Output port <data_out> of the instance <sync_QPLLLOCK> is unconnected or connected to loadless signal.
    Found 6-bit register for signal <init_wait_count>.
    Found 17-bit register for signal <time_out_counter>.
    Found 1-bit register for signal <time_out_2ms>.
    Found 1-bit register for signal <time_tlock_max>.
    Found 1-bit register for signal <time_out_500us>.
    Found 10-bit register for signal <mmcm_lock_count>.
    Found 1-bit register for signal <mmcm_lock_int>.
    Found 1-bit register for signal <run_phase_alignment_int_s3>.
    Found 1-bit register for signal <tx_fsm_reset_done_int_s3>.
    Found 1-bit register for signal <txresetdone_s3>.
    Found 1-bit register for signal <time_out_wait_bypass_s3>.
    Found 17-bit register for signal <wait_bypass_count>.
    Found 1-bit register for signal <time_out_wait_bypass>.
    Found 3-bit register for signal <tx_state>.
    Found 1-bit register for signal <TXUSERRDY>.
    Found 1-bit register for signal <GTTXRESET>.
    Found 1-bit register for signal <MMCM_RESET>.
    Found 1-bit register for signal <tx_fsm_reset_done_int>.
    Found 1-bit register for signal <QPLL_RESET>.
    Found 1-bit register for signal <CPLL_RESET>.
    Found 1-bit register for signal <pll_reset_asserted>.
    Found 1-bit register for signal <reset_time_out>.
    Found 8-bit register for signal <retry_counter_int>.
    Found 1-bit register for signal <run_phase_alignment_int>.
    Found 1-bit register for signal <RESET_PHALIGNMENT>.
    Found 1-bit register for signal <init_wait_done>.
    Found finite state machine <FSM_0> for signal <tx_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 17                                             |
    | Inputs             | 10                                             |
    | Outputs            | 10                                             |
    | Clock              | STABLE_CLOCK (rising_edge)                     |
    | Reset              | SOFT_RESET_GND_322_o_OR_27_o (positive)        |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <init_wait_count[5]_GND_322_o_add_2_OUT> created at line 201.
    Found 17-bit adder for signal <time_out_counter[16]_GND_322_o_add_6_OUT> created at line 222.
    Found 10-bit adder for signal <mmcm_lock_count[9]_GND_322_o_add_13_OUT> created at line 244.
    Found 17-bit adder for signal <wait_bypass_count[16]_GND_322_o_add_18_OUT> created at line 342.
    Found 8-bit adder for signal <retry_counter_int[7]_GND_322_o_add_47_OUT> created at line 508.
    Found 1-bit 7-to-1 multiplexer for signal <tx_state[2]_X_22_o_Mux_52_o> created at line 386.
    Found 10-bit comparator greater for signal <mmcm_lock_count[9]_PWR_68_o_LessThan_13_o> created at line 243
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM> synthesized.

Synthesizing Unit <gtwizard_v2_5_gbe_gtx_sync_block>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_sync_block.vhd".
        INITIALISE = "00"
    Set property "ASYNC_REG = TRUE" for instance <data_sync>.
    Set property "MSGON = FALSE" for instance <data_sync>.
WARNING:Xst:3136 - Property "shreg_extract" (value "no") has not been applied on proper HDL object.
    Set property "ASYNC_REG = TRUE" for instance <data_sync_reg>.
    Set property "MSGON = FALSE" for instance <data_sync_reg>.
WARNING:Xst:3136 - Property "shreg_extract" (value "no") has not been applied on proper HDL object.
    Summary:
	no macro.
Unit <gtwizard_v2_5_gbe_gtx_sync_block> synthesized.

Synthesizing Unit <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd".
        EXAMPLE_SIMULATION = 0
        GT_TYPE = "GTX"
        EQ_MODE = "LPM"
        STABLE_CLOCK_PERIOD = 20
        RETRY_COUNTER_BITWIDTH = 8
        TX_QPLL_USED = false
        RX_QPLL_USED = false
        PHASE_ALIGNMENT_MANUAL = false
WARNING:Xst:647 - Input <QPLLREFCLKLOST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gtwizard_v2_5_gbe_gtx/example_design/gtwizard_v2_5_gbe_gtx_rx_startup_fsm.vhd" line 410: Output port <data_out> of the instance <sync_QPLLLOCK> is unconnected or connected to loadless signal.
    Found 6-bit register for signal <init_wait_count>.
    Found 2-bit register for signal <recclk_mon_restart_count>.
    Found 17-bit register for signal <time_out_counter>.
    Found 1-bit register for signal <time_out_2ms>.
    Found 1-bit register for signal <time_tlock_max>.
    Found 1-bit register for signal <time_out_1us>.
    Found 1-bit register for signal <time_out_100us>.
    Found 10-bit register for signal <mmcm_lock_count>.
    Found 1-bit register for signal <mmcm_lock_int>.
    Found 1-bit register for signal <run_phase_alignment_int_s3>.
    Found 1-bit register for signal <rx_fsm_reset_done_int_s3>.
    Found 1-bit register for signal <rxresetdone_s3>.
    Found 1-bit register for signal <time_out_wait_bypass_s3>.
    Found 13-bit register for signal <wait_bypass_count>.
    Found 1-bit register for signal <time_out_wait_bypass>.
    Found 4-bit register for signal <rx_state>.
    Found 1-bit register for signal <RXUSERRDY>.
    Found 1-bit register for signal <GTRXRESET>.
    Found 1-bit register for signal <MMCM_RESET>.
    Found 1-bit register for signal <rx_fsm_reset_done_int>.
    Found 1-bit register for signal <QPLL_RESET>.
    Found 1-bit register for signal <CPLL_RESET>.
    Found 1-bit register for signal <reset_time_out>.
    Found 8-bit register for signal <retry_counter_int>.
    Found 1-bit register for signal <run_phase_alignment_int>.
    Found 1-bit register for signal <check_tlock_max>.
    Found 1-bit register for signal <RESET_PHALIGNMENT>.
    Found 1-bit register for signal <recclk_mon_count_reset>.
    Found 1-bit register for signal <RXDFEAGCHOLD>.
    Found 1-bit register for signal <RXDFELFHOLD>.
    Found 1-bit register for signal <RXLPMLFHOLD>.
    Found 1-bit register for signal <RXLPMHFHOLD>.
    Found 1-bit register for signal <init_wait_done>.
    Found finite state machine <FSM_1> for signal <rx_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 23                                             |
    | Inputs             | 12                                             |
    | Outputs            | 13                                             |
    | Clock              | STABLE_CLOCK (rising_edge)                     |
    | Reset              | SOFT_RESET_GND_324_o_OR_71_o (positive)        |
    | Reset type         | synchronous                                    |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <init_wait_count[5]_GND_324_o_add_2_OUT> created at line 226.
    Found 2-bit adder for signal <recclk_mon_restart_count[1]_GND_324_o_add_11_OUT> created at line 264.
    Found 17-bit adder for signal <time_out_counter[16]_GND_324_o_add_17_OUT> created at line 287.
    Found 10-bit adder for signal <mmcm_lock_count[9]_GND_324_o_add_26_OUT> created at line 324.
    Found 13-bit adder for signal <wait_bypass_count[12]_GND_324_o_add_31_OUT> created at line 431.
    Found 8-bit adder for signal <retry_counter_int[7]_GND_324_o_add_67_OUT> created at line 647.
    Found 17-bit comparator greater for signal <GND_324_o_time_out_counter[16]_LessThan_20_o> created at line 290
    Found 10-bit comparator greater for signal <mmcm_lock_count[9]_PWR_70_o_LessThan_26_o> created at line 323
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  82 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM> synthesized.

Synthesizing Unit <gig_eth_pcs_pma_v11_5_sync_block>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/top_mezz/ipcore_dir/gig_eth_pcs_pma_v11_5/example_design/gig_eth_pcs_pma_v11_5_sync_block.vhd".
        INITIALISE = "00"
    Set property "ASYNC_REG = TRUE" for instance <data_sync>.
WARNING:Xst:3136 - Property "shreg_extract" (value "no") has not been applied on proper HDL object.
    Set property "MSGON = FALSE" for instance <data_sync_reg>.
WARNING:Xst:3136 - Property "shreg_extract" (value "no") has not been applied on proper HDL object.
    Summary:
	no macro.
Unit <gig_eth_pcs_pma_v11_5_sync_block> synthesized.

Synthesizing Unit <ipbus_ctrl>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd".
        MAC_CFG = external
        IP_CFG = external
        BUFWIDTH = 4
        INTERNALWIDTH = 1
        ADDRWIDTH = 11
        IPBUSPORT = "1100001101010001"
        SECONDARYPORT = '0'
        N_OOB = 0
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd" line 81: Output port <rxpacket_ignored> of the instance <udp_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd" line 81: Output port <rxpacket_dropped> of the instance <udp_if> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ipbus_ctrl> synthesized.

Synthesizing Unit <UDP_if>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd".
        BUFWIDTH = 4
        INTERNALWIDTH = 1
        ADDRWIDTH = 11
        IPBUSPORT = "1100001101010001"
        SECONDARYPORT = '0'
WARNING:Xst:647 - Input <raddr<11:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <waddr<11:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd" line 460: Output port <clean_buf> of the instance <internal_ram_selector> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd" line 509: Output port <clean_buf> of the instance <rx_ram_selector> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <last_rx_last>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <UDP_if> synthesized.

Synthesizing Unit <udp_ipaddr_block>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd".
    Register <IP_addr_rx> equivalent to <IP_addr_rx_block.IP_addr_rx_int> has been removed
    Found 42-bit register for signal <IP_addr_rx_block.pkt_mask>.
    Found 32-bit register for signal <IP_addr_rx_block.IP_addr_rx_int>.
    Found 1-bit register for signal <My_IP_addr_block.Got_IP_addr_rx>.
    Found 32-bit register for signal <My_IP_addr_block.My_IP_addr_int>.
    Found 32-bit register for signal <My_IP_addr>.
    Found 1-bit register for signal <rarp_mode>.
    Found 1-bit register for signal <IP_addr_rx_vld>.
    Summary:
	inferred 141 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <udp_ipaddr_block> synthesized.

Synthesizing Unit <udp_rarp_block>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_rarp_block.vhd".
    Found 13-bit register for signal <rarp_end_addr>.
    Found 1-bit register for signal <rarp_send>.
    Found 42-bit register for signal <data_block.we_buffer>.
    Found 336-bit register for signal <data_block.data_buffer>.
    Found 8-bit register for signal <rarp_data>.
    Found 1-bit register for signal <rarp_we_sig>.
    Found 6-bit register for signal <addr_block.next_addr>.
    Found 1-bit register for signal <addr_block.counting>.
    Found 6-bit register for signal <address>.
    Found 24-bit register for signal <tick_counter.counter_int>.
    Found 1-bit register for signal <tick>.
    Found 16-bit register for signal <random.x>.
    Found 16-bit register for signal <random.y>.
    Found 5-bit register for signal <rndm>.
    Found 6-bit register for signal <rarp_req_block.req_count>.
    Found 6-bit register for signal <rarp_req_block.req_end>.
    Found 1-bit register for signal <rarp_req>.
    Found 1-bit register for signal <send_packet.last_we>.
    Found 6-bit adder for signal <addr_block.next_addr[5]_GND_419_o_add_13_OUT> created at line 1241.
    Found 24-bit adder for signal <tick_counter.counter_int[23]_GND_419_o_add_18_OUT> created at line 1241.
    Found 6-bit adder for signal <rarp_req_block.req_count[5]_GND_419_o_add_34_OUT> created at line 1241.
    Found 6-bit comparator equal for signal <rarp_req_block.req_count[5]_rarp_req_block.req_end[5]_equal_34_o> created at line 190
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 490 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <udp_rarp_block> synthesized.

Synthesizing Unit <udp_build_arp>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd".
    Register <address> equivalent to <next_addr.addr_int> has been removed
    Register <send_buf> equivalent to <build_packet.send_buf_int> has been removed
    Register <arp_we_sig> equivalent to <build_packet.arp_we_i> has been removed
    Register <buf_to_load> equivalent to <build_packet.buf_to_load_int> has been removed
    Register <load_buf> equivalent to <build_packet.load_buf_int> has been removed
    Found 13-bit register for signal <arp_end_addr>.
    Found 1-bit register for signal <arp_send>.
    Found 1-bit register for signal <set_addr>.
    Found 6-bit register for signal <addr_to_set>.
    Found 1-bit register for signal <build_packet.send_buf_int>.
    Found 1-bit register for signal <build_packet.load_buf_int>.
    Found 48-bit register for signal <build_packet.buf_to_load_int>.
    Found 1-bit register for signal <build_packet.arp_we_i>.
    Found 6-bit register for signal <next_addr.addr_to_set_buf>.
    Found 1-bit register for signal <next_addr.set_addr_buf>.
    Found 6-bit register for signal <next_addr.addr_int>.
    Found 6-bit register for signal <next_addr.next_addr>.
    Found 48-bit register for signal <write_data.shift_buf>.
    Found 8-bit register for signal <arp_data>.
    Found 1-bit register for signal <send_packet.send_pending>.
    Found 6-bit adder for signal <next_addr.addr_int[5]_GND_420_o_add_32_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 148 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <udp_build_arp> synthesized.

Synthesizing Unit <udp_build_payload>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd".
    Register <do_sum_payload> equivalent to <do_cksum.do_sum_int> has been removed
    Register <int_data_payload> equivalent to <do_cksum.int_data_int> has been removed
    Register <send_buf> equivalent to <build_packet.send_buf_int> has been removed
    Register <payload_we_sig> equivalent to <build_packet.payload_we_i> has been removed
    Register <address> equivalent to <address_block.addr_int> has been removed
    Register <load_buf> equivalent to <build_packet.load_buf_int> has been removed
    Register <low_addr> equivalent to <address_block.low_addr_i> has been removed
    Register <clr_sum_payload> equivalent to <do_cksum.clr_sum_int> has been removed
    Register <cksum> equivalent to <do_cksum.cksum_int> has been removed
    Register <ipbus_in_hdr> equivalent to <do_ipbus_hdr.ipbus_hdr_int> has been removed
    Register <int_valid_payload> equivalent to <do_cksum.int_valid_int> has been removed
    Register <byteswap> equivalent to <byteswap_block.byteswap_int> has been removed
    Register <send_pending> equivalent to <send_packet.send_pending_i> has been removed
    Register <buf_to_load> equivalent to <build_packet.buf_to_load_int> has been removed
    Register <next_addr> equivalent to <next_addr_block.next_addr_int> has been removed
    Found 1-bit register for signal <send_packet.send_pending_i>.
    Found 1-bit register for signal <send_packet.last_we>.
    Found 1-bit register for signal <payload_send>.
    Found 1-bit register for signal <set_address_block.cksum_pending>.
    Found 1-bit register for signal <set_addr>.
    Found 1-bit register for signal <build_packet.send_buf_int>.
    Found 1-bit register for signal <build_packet.load_buf_int>.
    Found 1-bit register for signal <build_packet.cksum_pending>.
    Found 16-bit register for signal <build_packet.payload_len>.
    Found 16-bit register for signal <build_packet.buf_to_load_int>.
    Found 1-bit register for signal <build_packet.payload_we_i>.
    Found 1-bit register for signal <do_cksum.do_sum_int>.
    Found 1-bit register for signal <do_cksum.clr_sum_int>.
    Found 1-bit register for signal <do_cksum.int_valid_int>.
    Found 1-bit register for signal <do_cksum.cksum_int>.
    Found 8-bit register for signal <do_cksum.int_data_int>.
    Found 16-bit register for signal <do_cksum.payload_len>.
    Found 13-bit register for signal <next_addr_block.addr_to_set_buf>.
    Found 1-bit register for signal <next_addr_block.set_addr_buf>.
    Found 13-bit register for signal <next_addr_block.addr_int>.
    Found 13-bit register for signal <next_addr_block.next_addr_int>.
    Found 1-bit register for signal <next_low>.
    Found 13-bit register for signal <address_block.addr_to_set_buf>.
    Found 1-bit register for signal <address_block.set_addr_buf>.
    Found 13-bit register for signal <address_block.addr_int>.
    Found 1-bit register for signal <address_block.low_addr_i>.
    Found 1-bit register for signal <byteswap_block.set_addr_buf>.
    Found 1-bit register for signal <byteswap_block.byteswap_int>.
    Found 16-bit register for signal <write_data.shift_buf>.
    Found 8-bit register for signal <payload_data_sig>.
    Found 32-bit register for signal <do_ipbus_hdr.ipbus_hdr_int>.
    Found 1-bit register for signal <send_packet.next_state>.
    Found 6-bit register for signal <addr_to_set>.
    Found 13-bit adder for signal <next_addr_block.addr_int[12]_GND_421_o_add_61_OUT> created at line 1241.
    WARNING:Xst:2404 -  FFs/Latches <addr_to_set<12:6>> (without init value) have a constant value of 0 in block <udp_build_payload>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 203 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <udp_build_payload> synthesized.

Synthesizing Unit <udp_build_ping>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd".
    Register <send_buf> equivalent to <build_packet.send_buf_int> has been removed
    Register <load_buf> equivalent to <build_packet.load_buf_int> has been removed
    Register <ping_send> equivalent to <send_packet.send_i> has been removed
    Register <buf_to_load> equivalent to <build_packet.buf_to_load_int> has been removed
    Register <address> equivalent to <next_addr.addr_int> has been removed
    Register <ping_end_addr> equivalent to <send_packet.end_addr_i> has been removed
    Register <low_addr> equivalent to <next_addr.low_addr_i> has been removed
    Register <send_pending> equivalent to <send_packet.send_pending_i> has been removed
    Register <do_sum_ping> equivalent to <do_cksum.do_sum_int> has been removed
    Found 1-bit register for signal <send_packet.send_i>.
    Found 13-bit register for signal <send_packet.end_addr_i>.
    Found 1-bit register for signal <send_packet.send_pending_i>.
    Found 1-bit register for signal <send_packet.last_we>.
    Found 1-bit register for signal <set_addr>.
    Found 1-bit register for signal <build_packet.send_buf_int>.
    Found 1-bit register for signal <build_packet.load_buf_int>.
    Found 16-bit register for signal <build_packet.buf_to_load_int>.
    Found 1-bit register for signal <build_packet.cksum_pending>.
    Found 1-bit register for signal <ping_we_sig>.
    Found 1-bit register for signal <do_cksum.do_sum_int>.
    Found 1-bit register for signal <clr_sum_ping>.
    Found 8-bit register for signal <int_data_ping>.
    Found 1-bit register for signal <int_valid_ping>.
    Found 13-bit register for signal <next_addr.addr_to_set_buf>.
    Found 1-bit register for signal <next_addr.set_addr_buf>.
    Found 13-bit register for signal <next_addr.addr_int>.
    Found 1-bit register for signal <next_addr.low_addr_i>.
    Found 13-bit register for signal <next_addr.next_addr>.
    Found 1-bit register for signal <next_addr.next_low>.
    Found 16-bit register for signal <write_data.shift_buf>.
    Found 8-bit register for signal <ping_data>.
    Found 2-bit register for signal <send_packet.next_state>.
    Found 6-bit register for signal <addr_to_set>.
    Found 13-bit adder for signal <next_addr.addr_int[12]_GND_422_o_add_55_OUT> created at line 1241.
    Found 2-bit 3-to-1 multiplexer for signal <send_packet.next_state[1]_X_33_o_wide_mux_7_OUT> created at line 53.
    WARNING:Xst:2404 -  FFs/Latches <addr_to_set<12:6>> (without init value) have a constant value of 0 in block <udp_build_ping>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 122 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
Unit <udp_build_ping> synthesized.

Synthesizing Unit <udp_build_resend>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_build_resend.vhd".
    Register <resend_pkt_id> equivalent to <resend_pkt_id_block.resend_pkt_id_int> has been removed
    Found 45-bit register for signal <resend_pkt_id_block.pkt_mask>.
    Found 16-bit register for signal <resend_pkt_id_block.resend_pkt_id_int>.
    Found 1-bit register for signal <pkt_resend>.
    Summary:
	inferred  62 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <udp_build_resend> synthesized.

Synthesizing Unit <udp_build_status>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd".
    Register <address> equivalent to <next_addr.addr_int> has been removed
    Register <load_buf> equivalent to <load_data.load_buf_int> has been removed
    Register <send_buf> equivalent to <load_data.send_buf_int> has been removed
    Found 1-bit register for signal <status_send>.
    Found 1-bit register for signal <send_pending>.
    Found 1-bit register for signal <status_we>.
    Found 1-bit register for signal <set_addr>.
    Found 7-bit register for signal <addr_to_set>.
    Found 7-bit register for signal <next_addr.addr_to_set_buf>.
    Found 1-bit register for signal <next_addr.set_addr_buf>.
    Found 7-bit register for signal <next_addr.addr_int>.
    Found 7-bit register for signal <next_addr.next_addr>.
    Found 1-bit register for signal <load_data.send_buf_int>.
    Found 1-bit register for signal <load_data.next_load>.
    Found 1-bit register for signal <load_data.load_buf_int>.
    Found 1-bit register for signal <status_request>.
    Found 128-bit register for signal <write_data.shift_buf>.
    Found 8-bit register for signal <status_data>.
    Found 13-bit register for signal <status_end_addr>.
    Found 7-bit adder for signal <next_addr.addr_int[6]_GND_424_o_add_20_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 186 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <udp_build_status> synthesized.

Synthesizing Unit <udp_status_buffer>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_status_buffer.vhd".
        BUFWIDTH = 4
        ADDRWIDTH = 11
    Register <next_pkt_id> equivalent to <header_block.next_pkt_id_int> has been removed
    Found 16-bit register for signal <header_block.next_pkt_id_int>.
    Found 128-bit register for signal <header>.
    Found 1-bit register for signal <history_block.event_pending>.
    Found 1-bit register for signal <history_block.async_pending>.
    Found 128-bit register for signal <history>.
    Found 8-bit register for signal <history_block.event_data>.
    Found 5-bit register for signal <history_block.async_payload>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <history_block.last_rst_ipb>.
    Found 1-bit register for signal <async_history_block.send>.
    Found 1-bit register for signal <async_history_block.sent>.
    Found 1-bit register for signal <async_history_block.written>.
    Found 1-bit register for signal <async_history_block.tx_send>.
    Found 1-bit register for signal <async_history_block.tx_sent>.
    Found 1-bit register for signal <async_history_block.tx_error>.
    Found 1-bit register for signal <async_history_block.last_tx_last>.
    Found 1-bit register for signal <async_event>.
    Found 5-bit register for signal <async_data>.
    Found 128-bit register for signal <ipbus_in>.
    Found 128-bit register for signal <ipbus_out>.
    Found 2-bit register for signal <tick>.
    Found 2-bit adder for signal <tick[1]_GND_425_o_add_1_OUT> created at line 74.
    Found 16-bit adder for signal <header_block.next_pkt_id_int[15]_GND_425_o_add_6_OUT> created at line 1241.
    Found 128-bit 4-to-1 multiplexer for signal <status_block> created at line 58.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 560 D-type flip-flop(s).
	inferred  96 Multiplexer(s).
Unit <udp_status_buffer> synthesized.

Synthesizing Unit <udp_byte_sum>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd".
    Register <carry_bit> equivalent to <hi_byte_calc.carry_bit_int> has been removed
    Register <hi_byte> equivalent to <hi_byte_calc.hi_byte_int> has been removed
    Found 8-bit register for signal <lo_byte_calc.int_data_buf>.
    Found 1-bit register for signal <lo_byte_calc.int_valid_buf>.
    Found 9-bit register for signal <lo_byte_calc.hi_byte_int>.
    Found 9-bit register for signal <lo_byte_calc.lo_byte_int>.
    Found 9-bit register for signal <lo_byte>.
    Found 1-bit register for signal <hi_byte_calc.clr_sum_buf>.
    Found 9-bit register for signal <hi_byte_calc.hi_byte_int>.
    Found 1-bit register for signal <hi_byte_calc.carry_bit_int>.
    Found 1-bit register for signal <hi_byte_calc.hi_lo>.
    Found 1-bit register for signal <lo_byte_calc.clr_sum_buf>.
    Found 9-bit adder for signal <lo_byte_calc.hi_byte_int[8]_lo_byte_calc.lo_byte_int[8]_add_7_OUT> created at line 65.
    Found 9-bit adder for signal <GND_426_o_GND_426_o_add_12_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <udp_byte_sum> synthesized.

Synthesizing Unit <udp_do_rx_reset>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd".
    Register <rx_reset_sig> equivalent to <rx_reset_buf.reset_latch> has been removed
    Found 1-bit register for signal <rx_reset_buf.reset_latch>.
    Found 11-bit register for signal <rx_reset_buf.reset_buf<10:0>>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <udp_do_rx_reset> synthesized.

Synthesizing Unit <udp_packet_parser>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd".
        IPBUSPORT = "1100001101010001"
        SECONDARYPORT = '0'
    Register <pkt_drop_rarp_sig> equivalent to <rarp.pkt_drop> has been removed
    Register <pkt_reliable_drop_sig> equivalent to <littleendian.pkt_drop_reliable_i> has been removed
    Register <pkt_drop_resend> equivalent to <resend.pkt_drop> has been removed
    Register <ipbus_status_mask> equivalent to <ipbus_mask.last_mask> has been removed
    Register <pkt_drop_status> equivalent to <status_request.pkt_drop> has been removed
    Register <pkt_drop_ping_sig> equivalent to <ping.pkt_drop> has been removed
    Register <pkt_drop_ipbus_sig> equivalent to <ipbus_pkt.pkt_drop> has been removed
    Register <pkt_drop_reliable_sig> equivalent to <bigendian.pkt_drop_reliable_i> has been removed
    Register <pkt_drop_ip_sig> equivalent to <ip_pkt.pkt_drop> has been removed
    Register <pkt_drop_arp_sig> equivalent to <arp.pkt_drop> has been removed
    Register <pkt_broadcast> equivalent to <broadcast.broadcast_int> has been removed
    Found 112-bit register for signal <arp.pkt_data>.
    Found 1-bit register for signal <arp.pkt_drop>.
    Found 38-bit register for signal <rarp.pkt_mask>.
    Found 128-bit register for signal <rarp.pkt_data>.
    Found 1-bit register for signal <rarp.pkt_drop>.
    Found 34-bit register for signal <ip_pkt.pkt_mask>.
    Found 10-bit register for signal <ip_pkt.msk_mask>.
    Found 128-bit register for signal <ip_pkt.pkt_data>.
    Found 8-bit register for signal <ip_pkt.msk_data>.
    Found 1-bit register for signal <ip_pkt.pkt_drop>.
    Found 36-bit register for signal <ping.pkt_mask>.
    Found 24-bit register for signal <ping.pkt_data>.
    Found 1-bit register for signal <ping.pkt_drop>.
    Found 38-bit register for signal <ipbus_pkt.pkt_mask>.
    Found 24-bit register for signal <ipbus_pkt.pkt_data>.
    Found 1-bit register for signal <ipbus_pkt.pkt_drop>.
    Found 45-bit register for signal <ipbus_mask.pkt_mask>.
    Found 1-bit register for signal <ipbus_mask.last_mask>.
    Found 1-bit register for signal <ipbus_mask.header_sel>.
    Found 1-bit register for signal <ipbus_hdr_mask>.
    Found 32-bit register for signal <bigendian.reliable_data>.
    Found 32-bit register for signal <bigendian.unreliable_data>.
    Found 1-bit register for signal <bigendian.pkt_drop_reliable_i>.
    Found 1-bit register for signal <bigendian.pkt_drop_unreliable>.
    Found 1-bit register for signal <pkt_drop_payload_sig>.
    Found 32-bit register for signal <littleendian.reliable_data>.
    Found 32-bit register for signal <littleendian.unreliable_data>.
    Found 1-bit register for signal <littleendian.pkt_drop_reliable_i>.
    Found 1-bit register for signal <littleendian.pkt_drop_unreliable>.
    Found 1-bit register for signal <pkt_payload_drop_sig>.
    Found 48-bit register for signal <status_request.pkt_data>.
    Found 1-bit register for signal <status_request.pkt_drop>.
    Found 16-bit register for signal <resend.pkt_data>.
    Found 4-bit register for signal <resend.pkt_mask>.
    Found 1-bit register for signal <resend.pkt_drop>.
    Found 6-bit register for signal <broadcast.pkt_mask>.
    Found 1-bit register for signal <broadcast.broadcast_int>.
    Found 42-bit register for signal <arp.pkt_mask>.
    Found 8-bit comparator not equal for signal <n0008> created at line 77
    Found 8-bit comparator not equal for signal <n0024> created at line 116
    Found 8-bit comparator not equal for signal <n0041> created at line 159
    Found 8-bit comparator equal for signal <n0067> created at line 209
    Found 8-bit comparator equal for signal <n0085> created at line 252
    Found 8-bit comparator not equal for signal <n0117> created at line 318
    Found 8-bit comparator not equal for signal <n0120> created at line 321
    Found 8-bit comparator not equal for signal <n0146> created at line 361
    Found 8-bit comparator not equal for signal <n0149> created at line 364
    Found 8-bit comparator equal for signal <n0176> created at line 399
    Found 8-bit comparator equal for signal <n0193> created at line 430
    Summary:
	inferred 886 D-type flip-flop(s).
	inferred  11 Comparator(s).
	inferred  51 Multiplexer(s).
Unit <udp_packet_parser> synthesized.

Synthesizing Unit <udp_rxram_mux>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_rxram_mux.vhd".
    Register <do_ram_ready.ram_ready_int> equivalent to <ram_ready> has been removed
    Found 1-bit register for signal <ram_ready>.
    Found 1-bit register for signal <rxram_dropped>.
    Found 13-bit register for signal <rxram_end_addr>.
    Found 1-bit register for signal <rxram_send_sig>.
    Found 8-bit register for signal <dia>.
    Found 13-bit register for signal <addra>.
    Found 1-bit register for signal <wea>.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
Unit <udp_rxram_mux> synthesized.

Synthesizing Unit <udp_DualPortRAM>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_dualportram.vhd".
        BUFWIDTH = 1
        ADDRWIDTH = 11
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
    Found 4096x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <dob>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <udp_DualPortRAM> synthesized.

Synthesizing Unit <udp_buffer_selector_1>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd".
        BUFWIDTH = 1
    Register <write_sig<0>> equivalent to <write_block.write_i<0>> has been removed
    Register <clean> equivalent to <clean_block.clean_i> has been removed
    Register <send_pending> equivalent to <send_pending_block.send_pending_i> has been removed
    Register <busy_sig> equivalent to <busy_block.busy_i> has been removed
    Register <send_sig<0>> equivalent to <send_block.send_i<0>> has been removed
    Register <free_block.free_i> equivalent to <free> has been removed
    Register <sending> equivalent to <req_send_block.sending_i> has been removed
    Found 2-bit register for signal <free>.
    Found 2-bit register for signal <clean_block.clean_i>.
    Found 2-bit register for signal <send_pending_block.send_pending_i>.
    Found 1-bit register for signal <busy_block.busy_i>.
    Found 1-bit register for signal <req_send_block.sending_i>.
    Found 1-bit register for signal <req_send>.
    Found 1-bit register for signal <write_block.write_i>.
    Found 1-bit register for signal <send_block.send_i>.
    Found 1-bit adder for signal <write_sig[0]_PWR_88_o_add_27_OUT<0>> created at line 1241.
    Found 1-bit adder for signal <send_sig[0]_PWR_88_o_add_29_OUT<0>> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
Unit <udp_buffer_selector_1> synthesized.

Synthesizing Unit <udp_rxram_shim>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_rxram_shim.vhd".
        BUFWIDTH = 1
    Found 13-bit register for signal <end_address_buf<0>>.
    Found 1-bit register for signal <rxram_send_x>.
    Found 13-bit register for signal <rxram_end_addr_x>.
    Found 1-bit register for signal <rxram_sent>.
    Found 1-bit register for signal <last_busy>.
    Found 13-bit register for signal <end_address_buf<1>>.
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <udp_rxram_shim> synthesized.

Synthesizing Unit <udp_DualPortRAM_rx>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd".
        BUFWIDTH = 4
        ADDRWIDTH = 11
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
    Found 8192x8-bit dual-port RAM <Mram_ram1> for signal <ram1>.
    Found 8192x8-bit dual-port RAM <Mram_ram2> for signal <ram2>.
    Found 8192x8-bit dual-port RAM <Mram_ram3> for signal <ram3>.
    Found 8192x8-bit dual-port RAM <Mram_ram4> for signal <ram4>.
    Found 32-bit register for signal <rx_dob>.
    Summary:
	inferred   4 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <udp_DualPortRAM_rx> synthesized.

Synthesizing Unit <udp_buffer_selector_2>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd".
        BUFWIDTH = 4
    Register <busy_sig> equivalent to <busy_block.busy_i> has been removed
    Register <send_sig> equivalent to <send_block.send_i> has been removed
    Register <sending> equivalent to <req_send_block.sending_i> has been removed
    Register <free_block.free_i> equivalent to <free> has been removed
    Register <clean> equivalent to <clean_block.clean_i> has been removed
    Register <write_sig> equivalent to <write_block.write_i> has been removed
    Register <send_pending> equivalent to <send_pending_block.send_pending_i> has been removed
    Found 16-bit register for signal <free>.
    Found 16-bit register for signal <clean_block.clean_i>.
    Found 16-bit register for signal <send_pending_block.send_pending_i>.
    Found 1-bit register for signal <busy_block.busy_i>.
    Found 1-bit register for signal <req_send_block.sending_i>.
    Found 1-bit register for signal <req_send>.
    Found 4-bit register for signal <write_block.write_i>.
    Found 4-bit register for signal <send_block.send_i>.
    Found 4-bit adder for signal <write_sig[3]_GND_437_o_add_34_OUT> created at line 1241.
    Found 4-bit adder for signal <send_sig[3]_GND_437_o_add_42_OUT> created at line 1241.
    Found 1-bit 16-to-1 multiplexer for signal <resend_buf[3]_clean[15]_Mux_5_o> created at line 55.
    Found 1-bit 16-to-1 multiplexer for signal <write_sig[3]_free[15]_Mux_30_o> created at line 123.
    Found 1-bit 16-to-1 multiplexer for signal <send_sig[3]_send_pending[15]_Mux_31_o> created at line 145.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred 140 Multiplexer(s).
Unit <udp_buffer_selector_2> synthesized.

Synthesizing Unit <udp_DualPortRAM_tx>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd".
        BUFWIDTH = 4
        ADDRWIDTH = 11
WARNING:Xst:37 - Detected unknown constraint/property "block_ram". This constraint/property is not supported by the current software release and will be ignored.
    Found 8192x32-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 2-bit register for signal <bytesel>.
    Found 32-bit register for signal <ram_out>.
    Found 8-bit 4-to-1 multiplexer for signal <tx_dob> created at line 56.
    Summary:
	inferred   1 RAM(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <udp_DualPortRAM_tx> synthesized.

Synthesizing Unit <udp_rxtransactor_if>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd".
    Register <ram_status.ram_ok_i> equivalent to <ram_ok> has been removed
    Found 1-bit register for signal <ram_ok>.
    Found 1-bit register for signal <pkt_rcvd>.
    Found 1-bit register for signal <rxpayload_dropped>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <udp_rxtransactor_if> synthesized.

Synthesizing Unit <udp_tx_mux>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd".
    Register <clr_sum> equivalent to <udp_control_build.clr_sum_int> has been removed
    Register <int_valid> equivalent to <udp_control_build.int_valid_int> has been removed
    Register <rx_event.rxram_busy_int> equivalent to <rxram_busy_sig> has been removed
    Register <send_special> equivalent to <udp_send_data.send_special_int> has been removed
    Register <udp_short_sig> equivalent to <udp_short_block.short_int> has been removed
    Register <counting> equivalent to <state_machine.counting_int> has been removed
    Register <udpram_end_addr_sig> equivalent to <udp_build_data.udpram_end_addr_int> has been removed
    Register <udp_len> equivalent to <udp_build_data.udp_len_int> has been removed
    Register <cksum> equivalent to <udp_control_build.cksum_int> has been removed
    Register <udpram_active> equivalent to <state_machine.udpram_active_int> has been removed
    Register <prefetch> equivalent to <state_machine.prefetch_int> has been removed
    Register <ip_cksum> equivalent to <udp_build_data.ip_cksum_int> has been removed
    Register <udp_counter> equivalent to <do_udp_counter.counter> has been removed
    Register <addr_to_set> equivalent to <state_machine.addr_to_set_int> has been removed
    Register <addr_sig> equivalent to <next_addr.addr_int> has been removed
    Register <do_udp_counter.last_udpram_active> equivalent to <udp_event.last_udpram_active> has been removed
    Register <byteswap_sig> equivalent to <do_ipbus_hdr.byteswap_int> has been removed
    Register <mac_tx_data_sig> equivalent to <send_data.mac_tx_data_int> has been removed
    Register <mac_tx_valid_sig> equivalent to <state_machine.mac_tx_valid_int> has been removed
    Register <mac_tx_last_sig> equivalent to <state_machine.mac_tx_last_int> has been removed
    Register <rxram_active> equivalent to <state_machine.rxram_active_int> has been removed
    Register <do_sum> equivalent to <udp_control_build.do_sum_int> has been removed
    Register <ip_len> equivalent to <udp_build_data.ip_len_int> has been removed
    Register <rxram_end_addr_sig> equivalent to <rx_event.rxram_end_addr_int> has been removed
    Register <int_data> equivalent to <udp_build_data.int_data_int> has been removed
    Register <byteswapping> equivalent to <next_addr.byteswapping_int> has been removed
    Register <special> equivalent to <udp_send_data.special_int> has been removed
    Register <ipbus_out_hdr> equivalent to <do_ipbus_hdr.ipbus_hdr_int> has been removed
    Register <set_addr> equivalent to <state_machine.set_addr_int> has been removed
    Register <state_machine.next_state> equivalent to <state_machine.state> has been removed
    Register <udpram_busy_sig> equivalent to <udp_event.udpram_busy_int> has been removed
    Register <udp_counting> equivalent to <do_udp_counter.counting> has been removed
    Found 13-bit register for signal <rx_event.rxram_end_addr_int>.
    Found 1-bit register for signal <rx_event.last_rxram_active>.
    Found 1-bit register for signal <rxram_busy_sig>.
    Found 1-bit register for signal <udp_event.udpram_busy_int>.
    Found 1-bit register for signal <udp_event.last_udpram_active>.
    Found 1-bit register for signal <udp_short_block.short_int>.
    Found 1-bit register for signal <udp_send_data.send_special_int>.
    Found 8-bit register for signal <udp_send_data.special_int>.
    Found 1-bit register for signal <udp_send_data.flip_cksum>.
    Found 1-bit register for signal <do_udp_counter.counting>.
    Found 5-bit register for signal <do_udp_counter.counter>.
    Found 1-bit register for signal <udp_control_build.cksum_int>.
    Found 1-bit register for signal <udp_control_build.clr_sum_int>.
    Found 1-bit register for signal <udp_control_build.do_sum_int>.
    Found 1-bit register for signal <udp_control_build.int_valid_int>.
    Found 13-bit register for signal <udp_build_data.udpram_end_addr_int>.
    Found 8-bit register for signal <udp_build_data.int_data_int>.
    Found 16-bit register for signal <udp_build_data.pay_len>.
    Found 16-bit register for signal <udp_build_data.ip_cksum_int>.
    Found 16-bit register for signal <udp_build_data.ip_len_int>.
    Found 16-bit register for signal <udp_build_data.udp_len_int>.
    Found 13-bit register for signal <next_addr.addr_int>.
    Found 1-bit register for signal <next_addr.byteswapping_int>.
    Found 1-bit register for signal <low_addr>.
    Found 13-bit register for signal <next_addr.next_addr>.
    Found 8-bit register for signal <send_data.mac_tx_data_int>.
    Found 8-bit register for signal <send_data.next_mac_tx_data>.
    Found 1-bit register for signal <send_data.ready_buf>.
    Found 32-bit register for signal <do_ipbus_hdr.ipbus_hdr_int>.
    Found 1-bit register for signal <do_ipbus_hdr.byteswap_int>.
    Found 1-bit register for signal <ipbus_out_valid>.
    Found 3-bit register for signal <state_machine.state>.
    Found 1-bit register for signal <state_machine.rxram_active_int>.
    Found 1-bit register for signal <state_machine.udpram_active_int>.
    Found 1-bit register for signal <state_machine.counting_int>.
    Found 1-bit register for signal <state_machine.prefetch_int>.
    Found 1-bit register for signal <state_machine.mac_tx_valid_int>.
    Found 1-bit register for signal <state_machine.mac_tx_last_int>.
    Found 1-bit register for signal <state_machine.set_addr_int>.
    Found 13-bit register for signal <state_machine.addr_to_set_int>.
    Found 13-bit register for signal <state_machine.end_addr_int>.
    Found 5-bit adder for signal <do_udp_counter.counter[4]_GND_445_o_add_25_OUT> created at line 1241.
    Found 13-bit adder for signal <next_addr.addr_int[12]_GND_445_o_add_67_OUT> created at line 1241.
    Found 3-bit 8-to-1 multiplexer for signal <state_machine.state[2]_state_machine.next_state[2]_wide_mux_117_OUT> created at line 571.
    Found 13-bit comparator equal for signal <addr_sig[12]_state_machine.end_addr_int[12]_equal_105_o> created at line 615
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 238 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 100 Multiplexer(s).
Unit <udp_tx_mux> synthesized.

Synthesizing Unit <udp_txtransactor_if>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_txtransactor_if_simple.vhd".
        BUFWIDTH = 4
WARNING:Xst:647 - Input <ipbus_out_hdr<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <pkt_id_buf<14>>.
    Found 16-bit register for signal <pkt_id_buf<13>>.
    Found 16-bit register for signal <pkt_id_buf<12>>.
    Found 16-bit register for signal <pkt_id_buf<11>>.
    Found 16-bit register for signal <pkt_id_buf<10>>.
    Found 16-bit register for signal <pkt_id_buf<9>>.
    Found 16-bit register for signal <pkt_id_buf<8>>.
    Found 16-bit register for signal <pkt_id_buf<7>>.
    Found 16-bit register for signal <pkt_id_buf<6>>.
    Found 16-bit register for signal <pkt_id_buf<5>>.
    Found 16-bit register for signal <pkt_id_buf<4>>.
    Found 16-bit register for signal <pkt_id_buf<3>>.
    Found 16-bit register for signal <pkt_id_buf<2>>.
    Found 16-bit register for signal <pkt_id_buf<1>>.
    Found 16-bit register for signal <pkt_id_buf<0>>.
    Found 1-bit register for signal <req_not_found>.
    Found 1-bit register for signal <req_resend>.
    Found 4-bit register for signal <resend_buf>.
    Found 1-bit register for signal <udpram_sent>.
    Found 1-bit register for signal <sent_block.last_busy>.
    Found 16-bit register for signal <pkt_id_buf<15>>.
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[0][15]_equal_100_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[1][15]_equal_101_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[2][15]_equal_103_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[3][15]_equal_105_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[4][15]_equal_107_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[5][15]_equal_109_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[6][15]_equal_111_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[7][15]_equal_113_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[8][15]_equal_115_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[9][15]_equal_117_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[10][15]_equal_119_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[11][15]_equal_121_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[12][15]_equal_123_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[13][15]_equal_125_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[14][15]_equal_127_o> created at line 69
    Found 16-bit comparator equal for signal <resend_pkt_id[15]_pkt_id_buf[15][15]_equal_129_o> created at line 69
    Summary:
	inferred 264 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  29 Multiplexer(s).
Unit <udp_txtransactor_if> synthesized.

Synthesizing Unit <udp_clock_crossing_if>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd".
        BUFWIDTH = 4
    Set property "KEEP = TRUE" for signal <enable_buf>.
    Set property "KEEP = TRUE" for signal <rarp_buf>.
    Set property "KEEP = TRUE" for signal <we_buf>.
    Set property "KEEP = TRUE" for signal <rst_ipb_buf>.
    Set property "KEEP = TRUE" for signal <req_send_buf>.
    Set property "KEEP = TRUE" for signal <pkt_done_read_buf>.
    Set property "KEEP = TRUE" for signal <pkt_done_write_buf>.
    Set property "KEEP = TRUE" for signal <busy_up_buf>.
    Set property "KEEP = TRUE" for signal <busy_down_buf>.
    Set property "KEEP = TRUE" for signal <rx_read_buf_buf>.
    Set property "KEEP = TRUE" for signal <tx_write_buf_buf>.
    Found 3-bit register for signal <pkt_done_w_tff>.
    Found 1-bit register for signal <rx_ram_sent>.
    Found 1-bit register for signal <tx_ram_written>.
    Found 3-bit register for signal <pkt_done_read_buf>.
    Found 3-bit register for signal <pkt_done_write_buf>.
    Found 1-bit register for signal <req_send_tff>.
    Found 3-bit register for signal <req_send_buf>.
    Found 2-bit register for signal <pkt_rdy_ipb_clk.pkt_rdy_buf<1:0>>.
    Found 1-bit register for signal <pkt_rdy>.
    Found 2-bit register for signal <enable_buf>.
    Found 2-bit register for signal <rarp_buf>.
    Found 2-bit register for signal <we_buf>.
    Found 2-bit register for signal <rst_ipb_buf>.
    Found 1-bit register for signal <busy_up_tff>.
    Found 1-bit register for signal <busy_down_tff>.
    Found 1-bit register for signal <busy_buf>.
    Found 3-bit register for signal <busy_up_buf>.
    Found 3-bit register for signal <busy_down_buf>.
    Found 4-bit register for signal <busy_ipb_clk.busy_buf>.
    Found 1-bit register for signal <busy>.
    Found 4-bit register for signal <rx_read_buf_buf>.
    Found 4-bit register for signal <rx_read_buffer>.
    Found 4-bit register for signal <tx_write_buf_buf>.
    Found 4-bit register for signal <tx_write_buffer>.
    Found 3-bit register for signal <pkt_done_r_tff>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rx_read_buf_buf may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal tx_write_buf_buf may hinder XST clustering optimizations.
    Summary:
	inferred  59 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <udp_clock_crossing_if> synthesized.

Synthesizing Unit <transactor>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/transactor.vhd".
    Summary:
	no macro.
Unit <transactor> synthesized.

Synthesizing Unit <transactor_if>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/transactor_if.vhd".
    Found 1-bit register for signal <dinit_d>.
    Found 1-bit register for signal <dnext_d>.
    Found 1-bit register for signal <dsel>.
    Found 32-bit register for signal <rxf>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <start_d>.
    Found 16-bit register for signal <hlen>.
    Found 16-bit register for signal <blen>.
    Found 12-bit register for signal <waddr>.
    Found 16-bit register for signal <rctr>.
    Found 16-bit register for signal <wctr>.
    Found 12-bit register for signal <haddr>.
    Found 1-bit register for signal <first>.
    Found 12-bit register for signal <raddr>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <raddr[11]_GND_449_o_add_0_OUT> created at line 1241.
    Found 12-bit adder for signal <waddr[11]_GND_449_o_add_31_OUT> created at line 1241.
    Found 16-bit adder for signal <rctr[15]_GND_449_o_add_39_OUT> created at line 1241.
    Found 16-bit adder for signal <wctr[15]_GND_449_o_add_44_OUT> created at line 1241.
    Found 16-bit comparator equal for signal <rctr[15]_hlen[15]_equal_14_o> created at line 98
    Found 16-bit comparator greater for signal <blen[15]_rctr[15]_LessThan_60_o> created at line 177
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 137 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <transactor_if> synthesized.

Synthesizing Unit <transactor_sm>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/transactor_sm.vhd".
    Found 1-bit register for signal <rx_ready_d>.
    Found 32-bit register for signal <hdr>.
    Found 32-bit register for signal <addr>.
    Found 8-bit register for signal <words_todo>.
    Found 8-bit register for signal <words_done>.
    Found 8-bit register for signal <timer>.
    Found 1-bit register for signal <rmw_write>.
    Found 32-bit register for signal <rmw_coeff>.
    Found 32-bit register for signal <rmw_result>.
    Found 32-bit register for signal <rmw_input>.
    Found 4-bit register for signal <err_d>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 10                                             |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <addr[31]_GND_450_o_add_22_OUT> created at line 1241.
    Found 8-bit adder for signal <words_done[7]_GND_450_o_add_33_OUT> created at line 1241.
    Found 8-bit adder for signal <timer[7]_GND_450_o_add_38_OUT> created at line 1241.
    Found 32-bit adder for signal <rmw_input[31]_rx_data[31]_add_44_OUT> created at line 166.
    Found 8-bit subtractor for signal <GND_450_o_GND_450_o_sub_29_OUT<7:0>> created at line 1308.
    Found 4-bit 4-to-1 multiplexer for signal <_n0265> created at line 61.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 190 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <transactor_sm> synthesized.

Synthesizing Unit <transactor_cfg>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/transactor_cfg.vhd".
    Found 128-bit register for signal <vec_out>.
    Found 32-bit adder for signal <n0180> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 128 D-type flip-flop(s).
	inferred 128 Multiplexer(s).
Unit <transactor_cfg> synthesized.

Synthesizing Unit <stretcher>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/stretcher.vhd".
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/stretcher.vhd" line 27: Output port <d17> of the instance <clkdiv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/stretcher.vhd" line 27: Output port <d28> of the instance <clkdiv> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <d_sync_d>.
    Found 1-bit register for signal <d_edge>.
    Found 1-bit register for signal <d25_d>.
    Found 1-bit register for signal <q_i>.
    Found 1-bit register for signal <d_sync>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <stretcher> synthesized.

Synthesizing Unit <mezz_slaves>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/mezz_slaves.vhd".
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/mezz_slaves.vhd" line 70: Output port <q> of the instance <slave1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mezz_slaves> synthesized.

Synthesizing Unit <ipbus_fabric>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/ipbus_core/hdl/ipbus_fabric.vhd".
        NSLV = 7
        STROBE_GAP = false
    Found 32-bit 7-to-1 multiplexer for signal <sel[2]_X_58_o_wide_mux_253_OUT> created at line 58.
    Summary:
	inferred  15 Multiplexer(s).
Unit <ipbus_fabric> synthesized.

Synthesizing Unit <ipbus_ctrlreg>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd".
        ctrl_addr_width = 0
        stat_addr_width = 0
    Found 32-bit register for signal <ipbus_out_ipb_rdata>.
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <reg<0>>.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ipbus_ctrlreg> synthesized.

Synthesizing Unit <ipbus_reg>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/slaves/hdl/ipbus_reg.vhd".
        addr_width = 0
WARNING:Xst:647 - Input <ipbus_in_ipb_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <ipbus_out_ipb_rdata>.
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <reg<0>>.
    Summary:
	inferred  65 D-type flip-flop(s).
Unit <ipbus_reg> synthesized.

Synthesizing Unit <ipbus_ctrlreg_1>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd".
        ctrl_addr_width = 1
        stat_addr_width = 1
    Found 32-bit register for signal <reg<0>>.
    Found 32-bit register for signal <ipbus_out_ipb_rdata>.
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <reg<1>>.
    Found 32-bit adder for signal <n0045> created at line 60.
    Found 7-bit subtractor for signal <stat_sel[31]_GND_499_o_sub_12_OUT<6:0>> created at line 60.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  97 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <ipbus_ctrlreg_1> synthesized.

Synthesizing Unit <ipbus_pkt_ctr>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/slaves/hdl/ipbus_pkt_ctr.vhd".
WARNING:Xst:647 - Input <ipbus_in_ipb_addr<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ipbus_in_ipb_wdata> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <r_ctr>.
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <w_ctr>.
    Found 32-bit adder for signal <r_ctr[31]_GND_562_o_add_0_OUT> created at line 1241.
    Found 32-bit adder for signal <w_ctr[31]_GND_562_o_add_2_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ipbus_pkt_ctr> synthesized.

Synthesizing Unit <ipbus_ram>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/slaves/hdl/ipbus_ram.vhd".
        addr_width = 10
WARNING:Xst:647 - Input <ipbus_in_ipb_addr<31:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit single-port RAM <Mram_reg> for signal <reg>.
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <ipbus_out_ipb_rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred  33 D-type flip-flop(s).
Unit <ipbus_ram> synthesized.

Synthesizing Unit <ipbus_peephole_ram>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/slaves/hdl/ipbus_peephole_ram.vhd".
        addr_width = 10
WARNING:Xst:647 - Input <ipbus_in_ipb_addr<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit single-port RAM <Mram_reg> for signal <reg>.
    Found 32-bit register for signal <data>.
    Found 10-bit register for signal <ptr>.
    Found 10-bit adder for signal <ptr[9]_GND_586_o_add_2_OUT> created at line 1241.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <ipbus_peephole_ram> synthesized.

Synthesizing Unit <ipbus_vpram>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/ipbus_vpram.vhd".
WARNING:Xst:647 - Input <ipbus_in_ipb_addr<31:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <go200_reg>.
    Found 1-bit register for signal <we_reg>.
    Found 20-bit register for signal <addr_reg>.
    Found 20-bit register for signal <addr2_reg>.
    Found 32-bit register for signal <ctrl_reg>.
    Found 32-bit register for signal <test_reg>.
    Found 2-bit register for signal <go_reg>.
    Found 1-bit register for signal <reset_clk>.
    Found 5-bit register for signal <ack_reg>.
    Found 32-bit register for signal <mux_out_reg>.
    Found 32-bit register for signal <din_reg>.
    Summary:
	inferred 178 D-type flip-flop(s).
	inferred 124 Multiplexer(s).
Unit <ipbus_vpram> synthesized.

Synthesizing Unit <mezz_clock2>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/mezz_clock2.vhd".
    Summary:
	no macro.
Unit <mezz_clock2> synthesized.

Synthesizing Unit <ovec>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/ovec.vhd".
    Found 32-bit register for signal <dob_reg>.
    Found 10-bit register for signal <addrb_reg>.
    Found 5-bit register for signal <count_reg>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | rst                                            |
    | Power Up State     | rst                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <addrb_reg[9]_GND_618_o_add_7_OUT> created at line 1241.
    Found 5-bit adder for signal <count_reg[4]_GND_618_o_add_11_OUT> created at line 1241.
    Found 10-bit 3-to-1 multiplexer for signal <state[1]_X_69_o_wide_mux_16_OUT> created at line 273.
    Found 5-bit 3-to-1 multiplexer for signal <state[1]_X_69_o_wide_mux_17_OUT> created at line 273.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ovec> synthesized.

Synthesizing Unit <BRAM_TDP_MACRO_1>.
    Related source file is "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd".
        BRAM_SIZE = "36Kb"
        DEVICE = "7SERIES"
        DOA_REG = 1
        DOB_REG = 1
        INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_40 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_41 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_42 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_43 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_44 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_45 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_46 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_47 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_48 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_49 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_50 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_51 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_52 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_53 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_54 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_55 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_56 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_57 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_58 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_59 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_60 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_61 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_62 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_63 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_64 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_65 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_66 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_67 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_68 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_69 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_70 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_71 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_72 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_73 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_74 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_75 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_76 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_77 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_78 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_79 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_A = "000000000000000000000000000000000000"
        INIT_B = "000000000000000000000000000000000000"
        INIT_FILE = "NONE"
        READ_WIDTH_A = 32
        READ_WIDTH_B = 32
        SIM_COLLISION_CHECK = "NONE"
        SIM_MODE = "SAFE"
        SRVAL_A = "000000000000000000000000000000000000"
        SRVAL_B = "000000000000000000000000000000000000"
        WRITE_MODE_A = "WRITE_FIRST"
        WRITE_MODE_B = "WRITE_FIRST"
        WRITE_WIDTH_A = 32
        WRITE_WIDTH_B = 32
WARNING:Xst:2935 - Signal 'dipa_pattern', unconnected in block 'BRAM_TDP_MACRO_1', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'dipb_pattern', unconnected in block 'BRAM_TDP_MACRO_1', is tied to its initial value (0000).
    Summary:
	no macro.
Unit <BRAM_TDP_MACRO_1> synthesized.

Synthesizing Unit <ivec>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/ivec.vhd".
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/ivec.vhd" line 124: Output port <DOB> of the instance <BRAM_TDP_MACRO_inst> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <din_reg>.
    Found 5-bit register for signal <count_reg>.
    Found 10-bit register for signal <addr_reg>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | rst                                            |
    | Power Up State     | rst                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <addr_reg[9]_GND_663_o_add_5_OUT> created at line 1241.
    Found 5-bit adder for signal <count_reg[4]_GND_663_o_add_8_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  47 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ivec> synthesized.

Synthesizing Unit <BRAM_TDP_MACRO_2>.
    Related source file is "/build/xfndry10/P.20131013/rtf/devlib/vhdl/src/unimacro/BRAM_TDP_MACRO.vhd".
        BRAM_SIZE = "36Kb"
        DEVICE = "7SERIES"
        DOA_REG = 1
        DOB_REG = 1
        INITP_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INITP_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_00 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_01 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_02 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_03 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_04 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_05 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_06 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_07 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_08 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_09 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_0F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_10 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_11 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_12 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_13 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_14 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_15 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_16 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_17 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_18 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_19 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_1F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_20 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_21 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_22 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_23 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_24 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_25 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_26 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_27 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_28 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_29 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_2F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_30 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_31 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_32 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_33 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_34 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_35 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_36 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_37 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_38 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_39 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_3F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_40 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_41 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_42 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_43 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_44 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_45 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_46 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_47 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_48 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_49 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_4F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_50 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_51 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_52 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_53 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_54 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_55 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_56 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_57 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_58 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_59 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_5F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_60 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_61 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_62 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_63 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_64 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_65 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_66 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_67 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_68 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_69 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_6F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_70 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_71 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_72 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_73 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_74 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_75 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_76 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_77 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_78 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_79 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7A = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7B = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7C = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7D = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7E = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_7F = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        INIT_A = "000000000000000000000000000000000000"
        INIT_B = "000000000000000000000000000000000000"
        INIT_FILE = "NONE"
        READ_WIDTH_A = 32
        READ_WIDTH_B = 32
        SIM_COLLISION_CHECK = "NONE"
        SIM_MODE = "SAFE"
        SRVAL_A = "000000000000000000000000000000000000"
        SRVAL_B = "000000000000000000000000000000000000"
        WRITE_MODE_A = "WRITE_FIRST"
        WRITE_MODE_B = "WRITE_FIRST"
        WRITE_WIDTH_A = 32
        WRITE_WIDTH_B = 32
WARNING:Xst:2935 - Signal 'dipa_pattern', unconnected in block 'BRAM_TDP_MACRO_2', is tied to its initial value (0000).
WARNING:Xst:2935 - Signal 'dipb_pattern', unconnected in block 'BRAM_TDP_MACRO_2', is tied to its initial value (0000).
    Summary:
	no macro.
Unit <BRAM_TDP_MACRO_2> synthesized.

Synthesizing Unit <power>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/power.vhd".
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/power.vhd" line 74: Output port <k_write_strobe> of the instance <processor> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/power.vhd" line 74: Output port <read_strobe> of the instance <processor> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/power.vhd" line 95: Output port <rdl> of the instance <program_rom> is unconnected or connected to loadless signal.
    Found 3-bit register for signal <scl_reg>.
    Found 3-bit register for signal <sda_reg>.
    Found 2-bit register for signal <mux_reg>.
    Found 8-bit register for signal <in_port>.
    Found 8-bit 4-to-1 multiplexer for signal <n0063> created at line 119.
    Found 8-bit 4-to-1 multiplexer for signal <n0064> created at line 119.
    Found 1-bit tristate buffer for signal <scl<0>> created at line 17
    Found 1-bit tristate buffer for signal <sda<0>> created at line 18
    Found 1-bit tristate buffer for signal <scl<1>> created at line 17
    Found 1-bit tristate buffer for signal <sda<1>> created at line 18
    Found 1-bit tristate buffer for signal <scl<2>> created at line 17
    Found 1-bit tristate buffer for signal <sda<2>> created at line 18
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <power> synthesized.

Synthesizing Unit <kcpsm6>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/kcpsm6.vhd".
        hwbuild = "00000000"
        interrupt_vector = "001111111111"
        scratch_pad_memory_size = 64
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <reset_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <run_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <internal_reset_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_sleep_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state1_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state2_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <int_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <interrupt_ack_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <pc_move_is_valid_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <move_type_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode1_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode2_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <push_pop_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode0_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_mux_sel0_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_decode1_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_mux_sel1_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode2_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <flag_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <k_write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <regbank_type_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <sx_addr4_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_xorcy>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <lower_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <upper_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_xorcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <init_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[0].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[0].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[1].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[2].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[2].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[3].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[4].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[4].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[5].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[6].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[6].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[7].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[8].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[8].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[9].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[10].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[10].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[11].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_zero_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shadow_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_bank_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_bit_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_ram_low>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <stack_ram_high>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[0].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[0].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <data_path_loop[0].lsb_shift_rotate.shift_bit_lut>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].lsb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[0].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[0].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[0].small_spm.small_spm_ram.spm_ram>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[1].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[1].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[1].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[2].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[2].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[2].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[2].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[3].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[3].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[3].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[4].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[4].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[4].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[4].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[4].small_spm.small_spm_ram.spm_ram>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[5].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[5].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[5].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[6].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[6].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].msb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[6].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[6].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[7].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[7].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[7].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_REG0" for instance <lower_reg_banks>.
    Set property "HBLKNM = KCPSM6_REG1" for instance <upper_reg_banks>.
    Summary:
	no macro.
Unit <kcpsm6> synthesized.

Synthesizing Unit <mezzanine>.
    Related source file is "/home/sergo/VipramMezzFirmware-1.4.0/ipbus/firmware/example_designs/hdl/demo_mezz/mezzanine.vhd".
        C_FAMILY = "7S"
        C_RAM_SIZE_KWORDS = 2
        C_JTAG_LOADER_ENABLE = 0
    Summary:
	no macro.
Unit <mezzanine> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 1024x32-bit single-port RAM                           : 2
 4096x8-bit dual-port RAM                              : 1
 8192x32-bit dual-port RAM                             : 1
 8192x8-bit dual-port RAM                              : 4
# Adders/Subtractors                                   : 283
 1-bit adder                                           : 2
 10-bit adder                                          : 119
 12-bit adder                                          : 3
 13-bit adder                                          : 4
 16-bit adder                                          : 3
 17-bit adder                                          : 3
 2-bit adder                                           : 2
 24-bit adder                                          : 1
 28-bit adder                                          : 3
 32-bit adder                                          : 6
 4-bit adder                                           : 4
 5-bit adder                                           : 117
 6-bit adder                                           : 5
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 4
 8-bit subtractor                                      : 1
 9-bit adder                                           : 4
# Registers                                            : 866
 1-bit register                                        : 268
 10-bit register                                       : 120
 11-bit register                                       : 1
 112-bit register                                      : 1
 12-bit register                                       : 4
 128-bit register                                      : 8
 13-bit register                                       : 24
 16-bit register                                       : 45
 17-bit register                                       : 3
 2-bit register                                        : 30
 20-bit register                                       : 2
 24-bit register                                       : 3
 28-bit register                                       : 3
 3-bit register                                        : 10
 32-bit register                                       : 148
 336-bit register                                      : 1
 34-bit register                                       : 1
 36-bit register                                       : 1
 38-bit register                                       : 2
 4-bit register                                        : 12
 42-bit register                                       : 3
 45-bit register                                       : 2
 48-bit register                                       : 3
 5-bit register                                        : 121
 6-bit register                                        : 13
 7-bit register                                        : 4
 8-bit register                                        : 25
 9-bit register                                        : 8
# Comparators                                          : 34
 10-bit comparator greater                             : 2
 13-bit comparator equal                               : 1
 16-bit comparator equal                               : 17
 16-bit comparator greater                             : 1
 17-bit comparator greater                             : 1
 6-bit comparator equal                                : 1
 8-bit comparator equal                                : 4
 8-bit comparator not equal                            : 7
# Multiplexers                                         : 1932
 1-bit 16-to-1 multiplexer                             : 6
 1-bit 2-to-1 multiplexer                              : 659
 1-bit 7-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 286
 10-bit 3-to-1 multiplexer                             : 84
 112-bit 2-to-1 multiplexer                            : 1
 12-bit 2-to-1 multiplexer                             : 5
 128-bit 2-to-1 multiplexer                            : 6
 128-bit 4-to-1 multiplexer                            : 1
 13-bit 2-to-1 multiplexer                             : 30
 16-bit 2-to-1 multiplexer                             : 36
 2-bit 2-to-1 multiplexer                              : 9
 2-bit 3-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 10
 3-bit 8-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 229
 32-bit 7-to-1 multiplexer                             : 1
 34-bit 2-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 1
 38-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 23
 4-bit 4-to-1 multiplexer                              : 1
 42-bit 2-to-1 multiplexer                             : 4
 45-bit 2-to-1 multiplexer                             : 2
 48-bit 2-to-1 multiplexer                             : 4
 5-bit 2-to-1 multiplexer                              : 325
 5-bit 3-to-1 multiplexer                              : 84
 6-bit 2-to-1 multiplexer                              : 17
 7-bit 2-to-1 multiplexer                              : 11
 8-bit 2-to-1 multiplexer                              : 73
 8-bit 4-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 12
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 120
# Xors                                                 : 12
 1-bit xor2                                            : 10
 16-bit xor2                                           : 1
 16-bit xor4                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../ipbus/firmware/example_designs/hdl/demo_mezz/chipscope_ila.ngc>.
Reading core <../ipbus/firmware/example_designs/hdl/demo_mezz/chipscope_icon.ngc>.
Reading core <ipcore_dir/tri_mode_eth_mac_v5_5.ngc>.
INFO:coreutil - Hardware Evaluation license for component <tri_mode_eth_mac> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

   The license for this core was generated for sergo@fnal.gov on 03/10/2014It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component on: www.xilinx.com
INFO:coreutil - Hardware Evaluation license for component <tri_mode_eth_mac> found. The generated design will cease to function in the programmed device after operating for some period of time. This allows you to evaluate the component in hardware. You are encouraged to license this component.

   The license for this core was generated for sergo@fnal.gov on 03/10/2014It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.

   For ordering information, please refer to the product page for this component on: www.xilinx.com
Reading core <ipcore_dir/gig_eth_pcs_pma_v11_5.ngc>.
Loading core <chipscope_ila> for timing and area information for instance <ILA_inst>.
Loading core <chipscope_icon> for timing and area information for instance <ICON_inst>.
Loading core <tri_mode_eth_mac_v5_5> for timing and area information for instance <mac>.
Loading core <gig_eth_pcs_pma_v11_5> for timing and area information for instance <gig_eth_pcs_pma_core>.
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:2261 - The FF/Latch <rarp_end_addr_0> in Unit <RARP_block> is equivalent to the following 2 FFs/Latches, which will be removed : <rarp_end_addr_3> <rarp_end_addr_5> 
INFO:Xst:2261 - The FF/Latch <random.y_0> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_0> 
INFO:Xst:2261 - The FF/Latch <random.y_1> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_1> 
INFO:Xst:2261 - The FF/Latch <random.y_2> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_2> 
INFO:Xst:2261 - The FF/Latch <random.y_3> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_3> 
INFO:Xst:2261 - The FF/Latch <random.y_4> in Unit <RARP_block> is equivalent to the following FF/Latch, which will be removed : <rndm_4> 
INFO:Xst:2261 - The FF/Latch <rarp_end_addr_1> in Unit <RARP_block> is equivalent to the following 9 FFs/Latches, which will be removed : <rarp_end_addr_2> <rarp_end_addr_4> <rarp_end_addr_6> <rarp_end_addr_7> <rarp_end_addr_8> <rarp_end_addr_9> <rarp_end_addr_10> <rarp_end_addr_11> <rarp_end_addr_12> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_0> in Unit <RARP_block> is equivalent to the following 8 FFs/Latches, which will be removed : <data_block.data_buffer_1> <data_block.data_buffer_2> <data_block.data_buffer_3> <data_block.data_buffer_4> <data_block.data_buffer_5> <data_block.data_buffer_6> <data_block.data_buffer_7> <data_block.we_buffer_0> 
INFO:Xst:2261 - The FF/Latch <arp_end_addr_0> in Unit <ARP> is equivalent to the following 2 FFs/Latches, which will be removed : <arp_end_addr_3> <arp_end_addr_5> 
INFO:Xst:2261 - The FF/Latch <arp_end_addr_1> in Unit <ARP> is equivalent to the following 9 FFs/Latches, which will be removed : <arp_end_addr_2> <arp_end_addr_4> <arp_end_addr_6> <arp_end_addr_7> <arp_end_addr_8> <arp_end_addr_9> <arp_end_addr_10> <arp_end_addr_11> <arp_end_addr_12> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.msk_data_0> in Unit <rx_packet_parser> is equivalent to the following 6 FFs/Latches, which will be removed : <ip_pkt.msk_data_1> <ip_pkt.msk_data_2> <ip_pkt.msk_data_3> <ip_pkt.msk_data_4> <ip_pkt.msk_data_5> <ip_pkt.msk_data_7> 
INFO:Xst:2261 - The FF/Latch <status_end_addr_1> in Unit <status> is equivalent to the following 8 FFs/Latches, which will be removed : <status_end_addr_2> <status_end_addr_4> <status_end_addr_7> <status_end_addr_8> <status_end_addr_9> <status_end_addr_10> <status_end_addr_11> <status_end_addr_12> 
INFO:Xst:2261 - The FF/Latch <status_end_addr_0> in Unit <status> is equivalent to the following 3 FFs/Latches, which will be removed : <status_end_addr_3> <status_end_addr_5> <status_end_addr_6> 
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_28> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_29> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_30> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_31> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_32> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_33> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_34> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_35> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_36> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_37> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_38> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_39> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_42> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_43> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_44> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_45> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_46> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_51> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_53> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_54> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_59> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_62> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rarp_end_addr_1> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <arp_end_addr_1> (without init value) has a constant value of 0 in block <ARP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_pkt.msk_data_0> (without init value) has a constant value of 1 in block <rx_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <status_end_addr_1> (without init value) has a constant value of 0 in block <status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RXLPMLFHOLD> (without init value) has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RXLPMHFHOLD> (without init value) has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_0> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_1> has a constant value of 0 in block <gt0_rxresetfsm_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxrundisp_double_0> (without init value) has a constant value of 0 in block <transceiver_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rxrundisp_double_1> (without init value) has a constant value of 0 in block <transceiver_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_0> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_8> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_9> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_10> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_11> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_12> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_13> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_14> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_15> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_16> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_17> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_18> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_19> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_20> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_21> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_22> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_23> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_24> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_25> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_26> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_27> (without init value) has a constant value of 0 in block <RARP_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <address_block.addr_int_11> of sequential type is unconnected in block <payload>.
WARNING:Xst:2677 - Node <address_block.addr_int_12> of sequential type is unconnected in block <payload>.
WARNING:Xst:2677 - Node <addra_11> of sequential type is unconnected in block <rx_ram_mux>.
WARNING:Xst:2677 - Node <addra_12> of sequential type is unconnected in block <rx_ram_mux>.
WARNING:Xst:2677 - Node <hdr_0> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_1> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_2> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_3> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_8> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_9> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_10> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_11> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_12> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_13> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_14> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <hdr_15> of sequential type is unconnected in block <sm>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <recclk_mon_count_reset> is unconnected in block <gt0_rxresetfsm_i>.
WARNING:Xst:2404 -  FFs/Latches <rarp_end_addr<12:6>> (without init value) have a constant value of 0 in block <udp_rarp_block>.
WARNING:Xst:2404 -  FFs/Latches <arp_end_addr<12:6>> (without init value) have a constant value of 0 in block <udp_build_arp>.
WARNING:Xst:2404 -  FFs/Latches <status_end_addr<12:7>> (without init value) have a constant value of 0 in block <udp_build_status>.

Synthesizing (advanced) Unit <clock_div>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clock_div> synthesized (advanced).

Synthesizing (advanced) Unit <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>.
The following registers are absorbed into counter <init_wait_count>: 1 register on signal <init_wait_count>.
The following registers are absorbed into counter <recclk_mon_restart_count>: 1 register on signal <recclk_mon_restart_count>.
The following registers are absorbed into counter <time_out_counter>: 1 register on signal <time_out_counter>.
The following registers are absorbed into counter <retry_counter_int>: 1 register on signal <retry_counter_int>.
The following registers are absorbed into counter <mmcm_lock_count>: 1 register on signal <mmcm_lock_count>.
The following registers are absorbed into counter <wait_bypass_count>: 1 register on signal <wait_bypass_count>.
Unit <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM> synthesized (advanced).

Synthesizing (advanced) Unit <gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM>.
The following registers are absorbed into counter <init_wait_count>: 1 register on signal <init_wait_count>.
The following registers are absorbed into counter <time_out_counter>: 1 register on signal <time_out_counter>.
The following registers are absorbed into counter <mmcm_lock_count>: 1 register on signal <mmcm_lock_count>.
The following registers are absorbed into counter <retry_counter_int>: 1 register on signal <retry_counter_int>.
The following registers are absorbed into counter <wait_bypass_count>: 1 register on signal <wait_bypass_count>.
Unit <gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM> synthesized (advanced).

Synthesizing (advanced) Unit <gtwizard_v2_5_gbe_gtx_init>.
The following registers are absorbed into counter <rx_cdrlock_counter>: 1 register on signal <rx_cdrlock_counter>.
Unit <gtwizard_v2_5_gbe_gtx_init> synthesized (advanced).

Synthesizing (advanced) Unit <ipbus_peephole_ram>.
The following registers are absorbed into counter <ptr>: 1 register on signal <ptr>.
INFO:Xst:3226 - The RAM <Mram_reg> will be implemented as a BLOCK RAM, absorbing the following register(s): <data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ptr>           |          |
    |     diA            | connected to signal <ipbus_in_ipb_wdata> |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ipbus_peephole_ram> synthesized (advanced).

Synthesizing (advanced) Unit <ipbus_pkt_ctr>.
The following registers are absorbed into counter <r_ctr>: 1 register on signal <r_ctr>.
The following registers are absorbed into counter <w_ctr>: 1 register on signal <w_ctr>.
Unit <ipbus_pkt_ctr> synthesized (advanced).

Synthesizing (advanced) Unit <ipbus_ram>.
INFO:Xst:3226 - The RAM <Mram_reg> will be implemented as a BLOCK RAM, absorbing the following register(s): <ipbus_out_ipb_rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ipbus_in_ipb_addr> |          |
    |     diA            | connected to signal <ipbus_in_ipb_wdata> |          |
    |     doA            | connected to signal <ipbus_out_ipb_rdata> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ipbus_ram> synthesized (advanced).

Synthesizing (advanced) Unit <ivec>.
The following registers are absorbed into counter <addr_reg>: 1 register on signal <addr_reg>.
Unit <ivec> synthesized (advanced).

Synthesizing (advanced) Unit <transactor_if>.
The following registers are absorbed into counter <waddr>: 1 register on signal <waddr>.
The following registers are absorbed into counter <rctr>: 1 register on signal <rctr>.
The following registers are absorbed into counter <wctr>: 1 register on signal <wctr>.
The following registers are absorbed into counter <raddr>: 1 register on signal <raddr>.
Unit <transactor_if> synthesized (advanced).

Synthesizing (advanced) Unit <transactor_sm>.
The following registers are absorbed into counter <addr>: 1 register on signal <addr>.
The following registers are absorbed into counter <words_todo>: 1 register on signal <words_todo>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
The following registers are absorbed into counter <words_done>: 1 register on signal <words_done>.
Unit <transactor_sm> synthesized (advanced).

Synthesizing (advanced) Unit <udp_DualPortRAM>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <ClkA>          | rise     |
    |     weA            | connected to signal <wea>           | high     |
    |     addrA          | connected to signal <addra>         |          |
    |     diA            | connected to signal <dia>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <ClkB>          | rise     |
    |     addrB          | connected to signal <addrb>         |          |
    |     doB            | connected to signal <dob>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <udp_DualPortRAM> synthesized (advanced).

Synthesizing (advanced) Unit <udp_DualPortRAM_rx>.
INFO:Xst:3226 - The RAM <Mram_ram1> will be implemented as a BLOCK RAM, absorbing the following register(s): <rx_dob_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk125>        | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rx_addra<14:2>> |          |
    |     diA            | connected to signal <rx_dia>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rx_addrb>      |          |
    |     doB            | connected to signal <rx_dob>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram2> will be implemented as a BLOCK RAM, absorbing the following register(s): <rx_dob>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk125>        | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rx_addra<14:2>> |          |
    |     diA            | connected to signal <rx_dia>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rx_addrb>      |          |
    |     doB            | connected to signal <rx_dob>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram3> will be implemented as a BLOCK RAM, absorbing the following register(s): <rx_dob_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk125>        | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rx_addra<14:2>> |          |
    |     diA            | connected to signal <rx_dia>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rx_addrb>      |          |
    |     doB            | connected to signal <rx_dob>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ram4> will be implemented as a BLOCK RAM, absorbing the following register(s): <rx_dob_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk125>        | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <rx_addra<14:2>> |          |
    |     diA            | connected to signal <rx_dia>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rx_addrb>      |          |
    |     doB            | connected to signal <rx_dob>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <udp_DualPortRAM_rx> synthesized (advanced).

Synthesizing (advanced) Unit <udp_DualPortRAM_tx>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <tx_wea>        | high     |
    |     addrA          | connected to signal <tx_addra>      |          |
    |     diA            | connected to signal <tx_dia>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk125>        | rise     |
    |     addrB          | connected to signal <tx_addrb<14:2>> |          |
    |     doB            | connected to signal <ram_out>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <udp_DualPortRAM_tx> synthesized (advanced).

Synthesizing (advanced) Unit <udp_buffer_selector_1>.
The following registers are absorbed into counter <write_block.write_i_0>: 1 register on signal <write_block.write_i_0>.
The following registers are absorbed into counter <send_block.send_i_0>: 1 register on signal <send_block.send_i_0>.
Unit <udp_buffer_selector_1> synthesized (advanced).

Synthesizing (advanced) Unit <udp_buffer_selector_2>.
The following registers are absorbed into counter <write_block.write_i>: 1 register on signal <write_block.write_i>.
The following registers are absorbed into counter <send_block.send_i>: 1 register on signal <send_block.send_i>.
Unit <udp_buffer_selector_2> synthesized (advanced).

Synthesizing (advanced) Unit <udp_rarp_block>.
The following registers are absorbed into counter <tick_counter.counter_int>: 1 register on signal <tick_counter.counter_int>.
The following registers are absorbed into counter <rarp_req_block.req_count>: 1 register on signal <rarp_req_block.req_count>.
Unit <udp_rarp_block> synthesized (advanced).

Synthesizing (advanced) Unit <udp_status_buffer>.
The following registers are absorbed into counter <tick>: 1 register on signal <tick>.
Unit <udp_status_buffer> synthesized (advanced).
WARNING:Xst:2677 - Node <hdr_0> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_1> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_2> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_3> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_8> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_9> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_10> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_11> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_12> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_13> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_14> of sequential type is unconnected in block <transactor_sm>.
WARNING:Xst:2677 - Node <hdr_15> of sequential type is unconnected in block <transactor_sm>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 1024x32-bit single-port block RAM                     : 2
 4096x8-bit dual-port block RAM                        : 1
 8192x32-bit dual-port block RAM                       : 1
 8192x8-bit dual-port block RAM                        : 4
# Adders/Subtractors                                   : 216
 10-bit adder                                          : 84
 13-bit adder                                          : 3
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 1
 5-bit adder                                           : 117
 6-bit adder                                           : 2
 7-bit adder                                           : 1
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 4
# Counters                                             : 67
 1-bit up counter                                      : 2
 10-bit up counter                                     : 35
 12-bit up counter                                     : 3
 13-bit up counter                                     : 1
 16-bit up counter                                     : 2
 17-bit up counter                                     : 3
 2-bit up counter                                      : 2
 24-bit up counter                                     : 1
 28-bit up counter                                     : 3
 32-bit up counter                                     : 3
 4-bit up counter                                      : 4
 6-bit up counter                                      : 3
 8-bit down counter                                    : 1
 8-bit up counter                                      : 4
# Registers                                            : 9827
 Flip-Flops                                            : 9827
# Comparators                                          : 34
 10-bit comparator greater                             : 2
 13-bit comparator equal                               : 1
 16-bit comparator equal                               : 17
 16-bit comparator greater                             : 1
 17-bit comparator greater                             : 1
 6-bit comparator equal                                : 1
 8-bit comparator equal                                : 4
 8-bit comparator not equal                            : 7
# Multiplexers                                         : 2331
 1-bit 16-to-1 multiplexer                             : 6
 1-bit 2-to-1 multiplexer                              : 998
 1-bit 4-to-1 multiplexer                              : 128
 1-bit 7-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 253
 10-bit 3-to-1 multiplexer                             : 84
 112-bit 2-to-1 multiplexer                            : 1
 12-bit 2-to-1 multiplexer                             : 4
 128-bit 2-to-1 multiplexer                            : 6
 13-bit 2-to-1 multiplexer                             : 27
 16-bit 2-to-1 multiplexer                             : 34
 2-bit 2-to-1 multiplexer                              : 8
 2-bit 3-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 8
 3-bit 8-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 223
 32-bit 7-to-1 multiplexer                             : 1
 34-bit 2-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 1
 38-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 19
 4-bit 4-to-1 multiplexer                              : 1
 42-bit 2-to-1 multiplexer                             : 4
 45-bit 2-to-1 multiplexer                             : 2
 48-bit 2-to-1 multiplexer                             : 3
 5-bit 2-to-1 multiplexer                              : 325
 5-bit 3-to-1 multiplexer                              : 84
 6-bit 2-to-1 multiplexer                              : 15
 7-bit 2-to-1 multiplexer                              : 11
 8-bit 2-to-1 multiplexer                              : 64
 8-bit 4-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 10
# FSMs                                                 : 120
# Xors                                                 : 12
 1-bit xor2                                            : 10
 16-bit xor2                                           : 1
 16-bit xor4                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <rxrundisp_double_0> (without init value) has a constant value of 0 in block <gig_eth_pcs_pma_v11_5_transceiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rxrundisp_double_1> (without init value) has a constant value of 0 in block <gig_eth_pcs_pma_v11_5_transceiver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <QPLL_RESET> has a constant value of 0 in block <gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <CPLL_RESET> has a constant value of 0 in block <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <QPLL_RESET> has a constant value of 0 in block <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RXLPMLFHOLD> (without init value) has a constant value of 0 in block <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RXDFEAGCHOLD> (without init value) has a constant value of 0 in block <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RXDFELFHOLD> (without init value) has a constant value of 0 in block <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RXLPMHFHOLD> (without init value) has a constant value of 0 in block <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_22> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_23> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_24> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_25> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_26> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_27> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_28> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_29> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_30> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_31> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_32> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_33> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_34> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_35> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_36> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_37> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_38> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_39> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp_end_addr_1> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp_end_addr_2> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp_end_addr_4> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.we_buffer_0> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_0> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_1> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_2> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_3> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_4> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_5> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_6> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_7> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_8> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_9> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_10> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_11> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_12> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_13> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_14> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_15> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_16> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_17> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_18> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_19> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_20> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_21> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <arp_end_addr_1> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arp_end_addr_2> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <arp_end_addr_4> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ip_pkt.msk_data_0> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_pkt.msk_data_1> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_pkt.msk_data_2> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_pkt.msk_data_3> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_pkt.msk_data_4> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_pkt.msk_data_5> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ip_pkt.msk_data_7> (without init value) has a constant value of 1 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <status_end_addr_1> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_end_addr_2> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_end_addr_4> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rarp_end_addr_0> in Unit <udp_rarp_block> is equivalent to the following 2 FFs/Latches, which will be removed : <rarp_end_addr_3> <rarp_end_addr_5> 
INFO:Xst:2261 - The FF/Latch <random.y_0> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <rndm_0> 
INFO:Xst:2261 - The FF/Latch <random.y_1> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <rndm_1> 
INFO:Xst:2261 - The FF/Latch <random.y_2> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <rndm_2> 
INFO:Xst:2261 - The FF/Latch <random.y_3> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <rndm_3> 
INFO:Xst:2261 - The FF/Latch <random.y_4> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <rndm_4> 
INFO:Xst:2261 - The FF/Latch <arp_end_addr_0> in Unit <udp_build_arp> is equivalent to the following 2 FFs/Latches, which will be removed : <arp_end_addr_3> <arp_end_addr_5> 
INFO:Xst:2261 - The FF/Latch <status_end_addr_0> in Unit <udp_build_status> is equivalent to the following 3 FFs/Latches, which will be removed : <status_end_addr_3> <status_end_addr_5> <status_end_addr_6> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_40> in Unit <udp_rarp_block> is equivalent to the following 2 FFs/Latches, which will be removed : <data_block.data_buffer_41> <data_block.data_buffer_47> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_42> in Unit <udp_rarp_block> is equivalent to the following 4 FFs/Latches, which will be removed : <data_block.data_buffer_43> <data_block.data_buffer_44> <data_block.data_buffer_45> <data_block.data_buffer_46> 
WARNING:Xst:1710 - FF/Latch <data_block.data_buffer_42> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_51> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_53> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_54> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_59> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_block.data_buffer_62> (without init value) has a constant value of 0 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_40> in Unit <udp_rarp_block> is equivalent to the following 5 FFs/Latches, which will be removed : <data_block.data_buffer_50> <data_block.data_buffer_52> <data_block.data_buffer_61> <data_block.data_buffer_67> <data_block.data_buffer_70> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_49> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <data_block.data_buffer_55> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_48> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <data_block.data_buffer_75> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_49> in Unit <udp_rarp_block> is equivalent to the following 4 FFs/Latches, which will be removed : <data_block.data_buffer_58> <data_block.data_buffer_60> <data_block.data_buffer_69> <data_block.data_buffer_78> 
WARNING:Xst:2677 - Node <clkdiv/d17> of sequential type is unconnected in block <stretcher>.
WARNING:Xst:2677 - Node <clkdiv/d28> of sequential type is unconnected in block <stretcher>.
WARNING:Xst:2677 - Node <clkdiv/d25> of sequential type is unconnected in block <clocks_7s_serdes>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
Optimizing FSM <slaves/slave6/FSM_4> on signal <state[1:3]> with one-hot encoding.
---------------------
 State   | Encoding
---------------------
 rst     | 001
 wait4go | 010
 countup | 100
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slaves/slave6/FSM_5> on signal <state[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 rst     | 00
 wait4go | 01
 capture | 11
 done    | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/FSM_0> on signal <tx_state[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 init               | 000
 assert_all_resets  | 001
 release_pll_reset  | 010
 release_mmcm_reset | 011
 wait_reset_done    | 100
 do_phase_alignment | 101
 reset_fsm_done     | 110
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/FSM_1> on signal <rx_state[1:4]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 init                 | 0000
 assert_all_resets    | 0001
 release_pll_reset    | 0010
 verify_recclk_stable | 0011
 release_mmcm_reset   | 0100
 wait_reset_done      | 0101
 do_phase_alignment   | 0110
 monitor_data_valid   | 0111
 fsm_done             | 1000
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ipbus/trans/sm/FSM_3> on signal <state[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 st_idle      | 000
 st_hdr       | 001
 st_addr      | 010
 st_bus_cycle | 011
 st_rmw_1     | 100
 st_rmw_2     | 101
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ipbus/trans/iface/FSM_2> on signal <state[1:3]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 st_idle    | 000
 st_first   | 001
 st_hdr     | 011
 st_prebody | 010
 st_body    | 111
 st_done    | 110
 st_gap     | 101
------------------------
WARNING:Xst:1710 - FF/Latch <in_port_0> (without init value) has a constant value of 0 in block <power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in_port_1> (without init value) has a constant value of 0 in block <power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in_port_2> (without init value) has a constant value of 0 in block <power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in_port_3> (without init value) has a constant value of 0 in block <power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in_port_4> (without init value) has a constant value of 0 in block <power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in_port_5> (without init value) has a constant value of 0 in block <power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <in_port_6> (without init value) has a constant value of 0 in block <power>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <recclk_mon_restart_count_0> has a constant value of 0 in block <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <recclk_mon_restart_count_1> has a constant value of 0 in block <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <recclk_mon_count_reset> is unconnected in block <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM>.
WARNING:Xst:1710 - FF/Latch <rarp_req_block.req_end_0> (without init value) has a constant value of 1 in block <udp_rarp_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_set_0> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_addr.addr_to_set_buf_0> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <littleendian.unreliable_data_12> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_11> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_10> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_9> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_8> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_7> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_6> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_4> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_0> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <resend.pkt_data_11> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <resend.pkt_data_10> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <resend.pkt_data_8> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <resend.pkt_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <resend.pkt_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <resend.pkt_data_0> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_27> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_26> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_25> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_24> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_19> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_18> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_17> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_16> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_11> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_10> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_9> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_42> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_41> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_34> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_33> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_27> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_26> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_25> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_19> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_18> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_17> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_11> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_10> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_9> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <status_request.pkt_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_27> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_26> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_25> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_24> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_23> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_22> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_20> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_19> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_18> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_17> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_16> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_15> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.unreliable_data_14> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_21> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_20> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_18> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_17> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_15> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_14> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_13> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_12> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_10> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_9> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_8> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_7> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_6> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_5> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_4> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_0> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp.pkt_data_22> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp.pkt_data_19> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp.pkt_data_14> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp.pkt_data_13> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp.pkt_data_11> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp.pkt_data_6> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp.pkt_data_5> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp.pkt_data_4> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp.pkt_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rarp.pkt_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_8> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.unreliable_data_0> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.reliable_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.reliable_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.reliable_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bigendian.reliable_data_0> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_7> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_6> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_4> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <littleendian.reliable_data_0> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_21> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_19> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_18> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_13> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_11> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_10> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_7> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_5> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_3> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_2> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ipbus_pkt.pkt_data_1> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_23> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ping.pkt_data_22> (without init value) has a constant value of 0 in block <udp_packet_parser>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <do_cksum.payload_len_15> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <do_cksum.payload_len_14> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_set_0> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_12> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_11> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_10> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_9> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_8> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_7> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_6> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_12> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_11> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_10> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_9> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_8> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_7> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr_block.addr_to_set_buf_6> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_addr_block.addr_to_set_buf_0> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <address_block.addr_to_set_buf_0> (without init value) has a constant value of 0 in block <udp_build_payload>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <int_data_ping_0> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_ping_1> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_ping_2> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_ping_4> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_ping_5> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_ping_6> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_data_ping_7> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_set_0> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_6> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_7> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_8> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_9> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_10> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_11> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_12> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_addr.addr_to_set_buf_0> (without init value) has a constant value of 0 in block <udp_build_ping>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_to_set_0> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_to_set_6> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <next_addr.addr_to_set_buf_0> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <next_addr.addr_to_set_buf_6> (without init value) has a constant value of 0 in block <udp_build_status>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lo_byte_calc.lo_byte_int_8> (without init value) has a constant value of 0 in block <udp_byte_sum>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <header_99> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_98> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_97> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_96> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_95> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_94> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_93> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_92> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_91> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_90> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_89> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_88> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_87> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_86> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_85> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_84> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_83> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_82> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_81> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_80> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_79> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_78> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_77> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_76> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_75> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_74> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_73> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_72> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_127> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_126> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_125> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_124> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_123> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_122> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_121> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_120> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_119> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_118> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_117> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_116> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_115> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_114> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_113> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_112> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_111> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_110> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_109> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_108> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_107> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_106> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_105> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_104> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_103> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_102> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_101> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_100> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_43> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_42> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_41> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_40> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_39> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_38> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_37> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_36> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_35> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_34> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_33> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_32> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_31> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_30> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_29> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_28> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_27> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_26> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_25> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_24> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_7> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_6> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_5> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_4> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_3> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_2> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_1> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_0> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_71> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_70> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_69> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_68> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_67> (without init value) has a constant value of 1 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_66> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_65> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_64> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_63> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_62> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_61> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_60> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_59> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_58> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_57> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_56> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_55> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_54> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_53> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_52> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_51> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_50> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_49> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_48> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_47> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_46> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_45> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <header_44> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_machine.addr_to_set_int_12> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_11> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_10> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_9> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_8> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_7> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_6> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_5> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_4> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_3> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_2> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_machine.addr_to_set_int_0> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_build_data.pay_len_15> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_build_data.pay_len_14> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_build_data.pay_len_13> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_build_data.pay_len_1> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <udp_build_data.pay_len_0> (without init value) has a constant value of 0 in block <udp_tx_mux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <err_d_3> (without init value) has a constant value of 0 in block <transactor_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clkdiv/cnt_25> of sequential type is unconnected in block <stretcher>.
WARNING:Xst:2677 - Node <clkdiv/cnt_26> of sequential type is unconnected in block <stretcher>.
WARNING:Xst:2677 - Node <clkdiv/cnt_27> of sequential type is unconnected in block <stretcher>.
INFO:Xst:1901 - Instance mcmm in unit eth_7s_1000basex of type MMCME2_BASE has been replaced by MMCME2_ADV
INFO:Xst:1901 - Instance mmcm in unit clocks_7s_serdes of type MMCME2_BASE has been replaced by MMCME2_ADV
INFO:Xst:2261 - The FF/Latch <sendgen[0].ovec_inst/state_FSM_FFd3> in Unit <ipbus_vpram> is equivalent to the following 83 FFs/Latches, which will be removed : <sendgen[1].ovec_inst/state_FSM_FFd3> <sendgen[2].ovec_inst/state_FSM_FFd3> <sendgen[3].ovec_inst/state_FSM_FFd3> <sendgen[4].ovec_inst/state_FSM_FFd3> <sendgen[5].ovec_inst/state_FSM_FFd3> <sendgen[6].ovec_inst/state_FSM_FFd3> <sendgen[7].ovec_inst/state_FSM_FFd3> <sendgen[8].ovec_inst/state_FSM_FFd3> <sendgen[9].ovec_inst/state_FSM_FFd3> <sendgen[10].ovec_inst/state_FSM_FFd3> <sendgen[11].ovec_inst/state_FSM_FFd3> <sendgen[12].ovec_inst/state_FSM_FFd3> <sendgen[13].ovec_inst/state_FSM_FFd3> <sendgen[14].ovec_inst/state_FSM_FFd3> <sendgen[15].ovec_inst/state_FSM_FFd3> <sendgen[16].ovec_inst/state_FSM_FFd3> <sendgen[17].ovec_inst/state_FSM_FFd3> <sendgen[18].ovec_inst/state_FSM_FFd3> <sendgen[19].ovec_inst/state_FSM_FFd3> <sendgen[20].ovec_inst/state_FSM_FFd3> <sendgen[21].ovec_inst/state_FSM_FFd3> <sendgen[22].ovec_inst/state_FSM_FFd3>
   <sendgen[23].ovec_inst/state_FSM_FFd3> <sendgen[24].ovec_inst/state_FSM_FFd3> <sendgen[25].ovec_inst/state_FSM_FFd3> <sendgen[26].ovec_inst/state_FSM_FFd3> <sendgen[27].ovec_inst/state_FSM_FFd3> <sendgen[28].ovec_inst/state_FSM_FFd3> <sendgen[29].ovec_inst/state_FSM_FFd3> <sendgen[30].ovec_inst/state_FSM_FFd3> <sendgen[31].ovec_inst/state_FSM_FFd3> <sendgen[32].ovec_inst/state_FSM_FFd3> <sendgen[33].ovec_inst/state_FSM_FFd3> <sendgen[34].ovec_inst/state_FSM_FFd3> <sendgen[35].ovec_inst/state_FSM_FFd3> <sendgen[36].ovec_inst/state_FSM_FFd3> <sendgen[37].ovec_inst/state_FSM_FFd3> <sendgen[38].ovec_inst/state_FSM_FFd3> <sendgen[39].ovec_inst/state_FSM_FFd3> <sendgen[40].ovec_inst/state_FSM_FFd3> <sendgen[41].ovec_inst/state_FSM_FFd3> <sendgen[42].ovec_inst/state_FSM_FFd3> <sendgen[43].ovec_inst/state_FSM_FFd3> <sendgen[44].ovec_inst/state_FSM_FFd3> <sendgen[45].ovec_inst/state_FSM_FFd3> <sendgen[46].ovec_inst/state_FSM_FFd3> <sendgen[47].ovec_inst/state_FSM_FFd3> <sendgen[48].ovec_inst/state_FSM_FFd3>
   <sendgen[49].ovec_inst/state_FSM_FFd3> <sendgen[50].ovec_inst/state_FSM_FFd3> <sendgen[51].ovec_inst/state_FSM_FFd3> <sendgen[52].ovec_inst/state_FSM_FFd3> <sendgen[53].ovec_inst/state_FSM_FFd3> <sendgen[54].ovec_inst/state_FSM_FFd3> <sendgen[55].ovec_inst/state_FSM_FFd3> <sendgen[56].ovec_inst/state_FSM_FFd3> <sendgen[57].ovec_inst/state_FSM_FFd3> <sendgen[58].ovec_inst/state_FSM_FFd3> <sendgen[59].ovec_inst/state_FSM_FFd3> <sendgen[60].ovec_inst/state_FSM_FFd3> <sendgen[61].ovec_inst/state_FSM_FFd3> <sendgen[62].ovec_inst/state_FSM_FFd3> <sendgen[63].ovec_inst/state_FSM_FFd3> <sendgen[64].ovec_inst/state_FSM_FFd3> <sendgen[65].ovec_inst/state_FSM_FFd3> <sendgen[66].ovec_inst/state_FSM_FFd3> <sendgen[67].ovec_inst/state_FSM_FFd3> <sendgen[68].ovec_inst/state_FSM_FFd3> <sendgen[69].ovec_inst/state_FSM_FFd3> <sendgen[70].ovec_inst/state_FSM_FFd3> <sendgen[71].ovec_inst/state_FSM_FFd3> <sendgen[72].ovec_inst/state_FSM_FFd3> <sendgen[73].ovec_inst/state_FSM_FFd3> <sendgen[74].ovec_inst/state_FSM_FFd3>
   <sendgen[75].ovec_inst/state_FSM_FFd3> <sendgen[76].ovec_inst/state_FSM_FFd3> <sendgen[77].ovec_inst/state_FSM_FFd3> <sendgen[78].ovec_inst/state_FSM_FFd3> <sendgen[79].ovec_inst/state_FSM_FFd3> <sendgen[80].ovec_inst/state_FSM_FFd3> <sendgen[81].ovec_inst/state_FSM_FFd3> <sendgen[82].ovec_inst/state_FSM_FFd3> <sendgen[83].ovec_inst/state_FSM_FFd3> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_40> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <data_block.we_buffer_1> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_57> in Unit <udp_rarp_block> is equivalent to the following 3 FFs/Latches, which will be removed : <data_block.data_buffer_66> <data_block.data_buffer_77> <data_block.data_buffer_86> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_63> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <data_block.data_buffer_68> 
INFO:Xst:2261 - The FF/Latch <ipbus_pkt.pkt_data_0> in Unit <udp_packet_parser> is equivalent to the following 4 FFs/Latches, which will be removed : <ipbus_pkt.pkt_data_4> <ipbus_pkt.pkt_data_6> <ipbus_pkt.pkt_data_9> <ipbus_pkt.pkt_data_15> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_data_11> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ping.pkt_data_16> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_0> in Unit <udp_packet_parser> is equivalent to the following 5 FFs/Latches, which will be removed : <status_request.pkt_data_4> <status_request.pkt_data_5> <status_request.pkt_data_6> <status_request.pkt_data_7> <status_request.pkt_data_35> 
INFO:Xst:2261 - The FF/Latch <rarp.pkt_data_0> in Unit <udp_packet_parser> is equivalent to the following 7 FFs/Latches, which will be removed : <rarp.pkt_data_1> <rarp.pkt_data_7> <rarp.pkt_data_10> <rarp.pkt_data_12> <rarp.pkt_data_21> <rarp.pkt_data_27> <rarp.pkt_data_30> 
INFO:Xst:2261 - The FF/Latch <littleendian.reliable_data_5> in Unit <udp_packet_parser> is equivalent to the following 12 FFs/Latches, which will be removed : <bigendian.reliable_data_4> <bigendian.reliable_data_5> <bigendian.reliable_data_6> <bigendian.reliable_data_7> <bigendian.unreliable_data_4> <bigendian.unreliable_data_5> <bigendian.unreliable_data_6> <bigendian.unreliable_data_7> <littleendian.unreliable_data_5> <littleendian.unreliable_data_28> <littleendian.unreliable_data_30> <littleendian.unreliable_data_31> 
INFO:Xst:2261 - The FF/Latch <resend.pkt_data_1> in Unit <udp_packet_parser> is equivalent to the following 4 FFs/Latches, which will be removed : <resend.pkt_data_4> <resend.pkt_data_5> <resend.pkt_data_6> <resend.pkt_data_7> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_0> in Unit <udp_packet_parser> is equivalent to the following 5 FFs/Latches, which will be removed : <rarp.pkt_mask_0> <ping.pkt_mask_0> <ipbus_pkt.pkt_mask_0> <ipbus_mask.pkt_mask_0> <arp.pkt_mask_0> 

Optimizing unit <kcpsm6> ...

Optimizing unit <top> ...

Optimizing unit <ipbus_fabric> ...

Optimizing unit <ipbus_ctrlreg> ...

Optimizing unit <ipbus_reg> ...

Optimizing unit <ipbus_ctrlreg_1> ...

Optimizing unit <ipbus_pkt_ctr> ...

Optimizing unit <ipbus_peephole_ram> ...

Optimizing unit <eth_7s_1000basex> ...

Optimizing unit <gig_eth_pcs_pma_v11_5_transceiver> ...

Optimizing unit <gtwizard_v2_5_gbe_gtx_TX_STARTUP_FSM> ...

Optimizing unit <gtwizard_v2_5_gbe_gtx_RX_STARTUP_FSM> ...

Optimizing unit <UDP_if> ...

Optimizing unit <udp_ipaddr_block> ...

Optimizing unit <udp_rarp_block> ...
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_65> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <data_block.data_buffer_74> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_85> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <data_block.data_buffer_94> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_73> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <data_block.data_buffer_82> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_93> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <data_block.data_buffer_102> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_101> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <data_block.data_buffer_110> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_109> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <data_block.data_buffer_118> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_117> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <data_block.data_buffer_126> 
INFO:Xst:2261 - The FF/Latch <data_block.data_buffer_125> in Unit <udp_rarp_block> is equivalent to the following FF/Latch, which will be removed : <data_block.data_buffer_134> 

Optimizing unit <udp_build_arp> ...
WARNING:Xst:1710 - FF/Latch <build_packet.buf_to_load_int_2> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <build_packet.buf_to_load_int_3> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <build_packet.buf_to_load_int_4> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <build_packet.buf_to_load_int_5> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <build_packet.buf_to_load_int_6> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <build_packet.buf_to_load_int_9> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <build_packet.buf_to_load_int_11> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <build_packet.buf_to_load_int_13> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <build_packet.buf_to_load_int_14> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <build_packet.buf_to_load_int_15> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data.shift_buf_2> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data.shift_buf_3> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data.shift_buf_4> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data.shift_buf_5> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data.shift_buf_6> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data.shift_buf_11> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data.shift_buf_13> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data.shift_buf_14> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <build_packet.buf_to_load_int_2> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <build_packet.buf_to_load_int_3> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <build_packet.buf_to_load_int_4> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <build_packet.buf_to_load_int_5> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <build_packet.buf_to_load_int_6> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <build_packet.buf_to_load_int_9> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <build_packet.buf_to_load_int_11> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <build_packet.buf_to_load_int_13> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <build_packet.buf_to_load_int_14> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <build_packet.buf_to_load_int_15> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_data.shift_buf_2> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data.shift_buf_3> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data.shift_buf_4> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data.shift_buf_5> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data.shift_buf_6> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data.shift_buf_11> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data.shift_buf_13> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_data.shift_buf_14> (without init value) has a constant value of 0 in block <udp_build_arp>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <udp_packet_parser> ...
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_1> in Unit <udp_packet_parser> is equivalent to the following 5 FFs/Latches, which will be removed : <rarp.pkt_mask_1> <ping.pkt_mask_1> <ipbus_pkt.pkt_mask_1> <ipbus_mask.pkt_mask_1> <arp.pkt_mask_1> 
INFO:Xst:2261 - The FF/Latch <ipbus_pkt.pkt_data_12> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus_pkt.pkt_data_17> <ipbus_pkt.pkt_data_23> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_8> in Unit <udp_packet_parser> is equivalent to the following 5 FFs/Latches, which will be removed : <status_request.pkt_data_12> <status_request.pkt_data_13> <status_request.pkt_data_14> <status_request.pkt_data_15> <status_request.pkt_data_43> 
INFO:Xst:2261 - The FF/Latch <rarp.pkt_data_8> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <rarp.pkt_data_35> 
INFO:Xst:2261 - The FF/Latch <rarp.pkt_data_9> in Unit <udp_packet_parser> is equivalent to the following 5 FFs/Latches, which will be removed : <rarp.pkt_data_15> <rarp.pkt_data_18> <rarp.pkt_data_20> <rarp.pkt_data_29> <rarp.pkt_data_38> 
INFO:Xst:2261 - The FF/Latch <bigendian.unreliable_data_12> in Unit <udp_packet_parser> is equivalent to the following 4 FFs/Latches, which will be removed : <bigendian.unreliable_data_13> <bigendian.unreliable_data_14> <bigendian.unreliable_data_15> <littleendian.unreliable_data_13> 
INFO:Xst:2261 - The FF/Latch <ipbus_pkt.pkt_data_8> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_data_14> 
INFO:Xst:2261 - The FF/Latch <resend.pkt_data_9> in Unit <udp_packet_parser> is equivalent to the following 3 FFs/Latches, which will be removed : <resend.pkt_data_12> <resend.pkt_data_14> <resend.pkt_data_15> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_2> in Unit <udp_packet_parser> is equivalent to the following 3 FFs/Latches, which will be removed : <rarp.pkt_mask_2> <ipbus_mask.pkt_mask_2> <arp.pkt_mask_2> 
INFO:Xst:2261 - The FF/Latch <rarp.pkt_data_17> in Unit <udp_packet_parser> is equivalent to the following 3 FFs/Latches, which will be removed : <rarp.pkt_data_26> <rarp.pkt_data_37> <rarp.pkt_data_46> 
INFO:Xst:2261 - The FF/Latch <rarp.pkt_data_23> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <rarp.pkt_data_28> 
INFO:Xst:2261 - The FF/Latch <bigendian.unreliable_data_20> in Unit <udp_packet_parser> is equivalent to the following 4 FFs/Latches, which will be removed : <bigendian.unreliable_data_21> <bigendian.unreliable_data_22> <bigendian.unreliable_data_23> <littleendian.unreliable_data_21> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_16> in Unit <udp_packet_parser> is equivalent to the following 4 FFs/Latches, which will be removed : <status_request.pkt_data_20> <status_request.pkt_data_21> <status_request.pkt_data_22> <status_request.pkt_data_23> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_2> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_2> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_3> in Unit <udp_packet_parser> is equivalent to the following 3 FFs/Latches, which will be removed : <rarp.pkt_mask_3> <ipbus_mask.pkt_mask_3> <arp.pkt_mask_3> 
INFO:Xst:2261 - The FF/Latch <rarp.pkt_data_25> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <rarp.pkt_data_34> 
INFO:Xst:2261 - The FF/Latch <rarp.pkt_data_45> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <rarp.pkt_data_54> 
INFO:Xst:2261 - The FF/Latch <bigendian.unreliable_data_28> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <bigendian.unreliable_data_30> <bigendian.unreliable_data_31> 
INFO:Xst:2261 - The FF/Latch <bigendian.unreliable_data_29> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <littleendian.unreliable_data_29> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_24> in Unit <udp_packet_parser> is equivalent to the following 3 FFs/Latches, which will be removed : <status_request.pkt_data_28> <status_request.pkt_data_30> <status_request.pkt_data_31> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_3> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_3> 
INFO:Xst:2261 - The FF/Latch <rarp.pkt_data_33> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <rarp.pkt_data_42> 
INFO:Xst:2261 - The FF/Latch <rarp.pkt_data_53> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <rarp.pkt_data_62> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_4> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus_mask.pkt_mask_4> <arp.pkt_mask_4> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_4> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_4> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_32> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <status_request.pkt_data_36> <status_request.pkt_data_39> 
INFO:Xst:2261 - The FF/Latch <status_request.pkt_data_40> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <status_request.pkt_data_44> <status_request.pkt_data_47> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_5> in Unit <udp_packet_parser> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus_mask.pkt_mask_5> <arp.pkt_mask_5> 
INFO:Xst:2261 - The FF/Latch <rarp.pkt_data_41> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <rarp.pkt_data_50> 
INFO:Xst:2261 - The FF/Latch <rarp.pkt_data_61> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <rarp.pkt_data_70> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_5> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_5> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_6> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_6> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_6> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_6> 
INFO:Xst:2261 - The FF/Latch <rarp.pkt_data_49> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <rarp.pkt_data_58> 
INFO:Xst:2261 - The FF/Latch <rarp.pkt_data_69> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <rarp.pkt_data_78> 
INFO:Xst:2261 - The FF/Latch <rarp.pkt_data_77> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <rarp.pkt_data_86> 
INFO:Xst:2261 - The FF/Latch <ping.pkt_mask_7> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <ipbus_pkt.pkt_mask_7> 
INFO:Xst:2261 - The FF/Latch <ip_pkt.pkt_mask_7> in Unit <udp_packet_parser> is equivalent to the following FF/Latch, which will be removed : <arp.pkt_mask_7> 

Optimizing unit <udp_build_payload> ...

Optimizing unit <udp_build_ping> ...

Optimizing unit <udp_build_resend> ...

Optimizing unit <udp_build_status> ...

Optimizing unit <udp_byte_sum> ...

Optimizing unit <udp_status_buffer> ...
WARNING:Xst:1710 - FF/Latch <history_block.event_data_4> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_block.event_data_5> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_5> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_13> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_21> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_29> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_37> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_45> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_53> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_61> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_69> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_77> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_85> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_93> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_101> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_109> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_117> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <history_125> (without init value) has a constant value of 0 in block <udp_status_buffer>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <udp_do_rx_reset> ...

Optimizing unit <udp_rxram_mux> ...

Optimizing unit <udp_buffer_selector_1> ...

Optimizing unit <udp_rxram_shim> ...

Optimizing unit <udp_DualPortRAM_rx> ...

Optimizing unit <udp_buffer_selector_2> ...

Optimizing unit <udp_rxtransactor_if> ...

Optimizing unit <udp_tx_mux> ...

Optimizing unit <udp_txtransactor_if> ...

Optimizing unit <udp_clock_crossing_if> ...

Optimizing unit <transactor_sm> ...

Optimizing unit <transactor_if> ...

Optimizing unit <transactor_cfg> ...

Optimizing unit <stretcher> ...

Optimizing unit <clocks_7s_serdes> ...
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/retry_counter_int_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/retry_counter_int_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/retry_counter_int_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/retry_counter_int_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/retry_counter_int_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/retry_counter_int_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/retry_counter_int_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/retry_counter_int_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/MMCM_RESET> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/RESET_PHALIGNMENT> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/retry_counter_int_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/retry_counter_int_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/retry_counter_int_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/retry_counter_int_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/retry_counter_int_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/retry_counter_int_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/retry_counter_int_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/retry_counter_int_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/RESET_PHALIGNMENT> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/MMCM_RESET> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/payload/address_block.addr_int_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/payload/address_block.addr_int_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/rx_ram_mux/addra_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/rx_ram_mux/addra_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/internal_ram_selector/clean_block.clean_i_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/internal_ram_selector/clean_block.clean_i_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/sm/addr_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/sm/addr_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/sm/addr_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/sm/addr_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/sm/addr_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/sm/addr_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/sm/addr_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/sm/addr_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/sm/addr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/sm/addr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/sm/addr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/iface/raddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/iface/raddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/iface/raddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/iface/waddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/iface/waddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/iface/waddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/iface/haddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/iface/haddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/iface/haddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_123> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_122> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_121> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_120> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_118> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_117> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_116> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_115> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_114> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_113> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_112> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_111> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_108> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_107> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_106> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_105> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_104> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_103> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_102> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_101> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_100> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_99> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_98> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_97> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_96> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_95> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_94> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_93> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_92> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_91> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_90> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_89> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_88> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_87> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_86> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_85> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_84> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_83> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_82> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_80> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_79> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_78> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_77> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_76> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_75> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_74> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_73> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_72> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_71> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_70> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_69> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_68> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_67> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_66> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_65> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_64> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_63> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_62> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_61> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_60> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_59> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_58> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_57> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_56> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_55> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_54> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_53> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_52> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_51> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_50> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_49> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_48> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_47> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_46> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_45> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_44> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_43> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_42> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_41> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_40> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_39> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_38> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_37> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_36> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_35> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_34> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_33> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_32> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/trans/cfg/vec_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/rx_ram_selector/clean_block.clean_i_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/rx_ram_selector/clean_block.clean_i_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/rx_ram_selector/clean_block.clean_i_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/rx_ram_selector/clean_block.clean_i_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/rx_ram_selector/clean_block.clean_i_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/rx_ram_selector/clean_block.clean_i_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/rx_ram_selector/clean_block.clean_i_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/rx_ram_selector/clean_block.clean_i_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/rx_ram_selector/clean_block.clean_i_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/rx_ram_selector/clean_block.clean_i_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/rx_ram_selector/clean_block.clean_i_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/rx_ram_selector/clean_block.clean_i_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/rx_ram_selector/clean_block.clean_i_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/rx_ram_selector/clean_block.clean_i_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/rx_ram_selector/clean_block.clean_i_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/rx_ram_selector/clean_block.clean_i_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <slaves/slave6/reset_clk> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ipbus/udp_if/tx_byte_sum/lo_byte_calc.int_valid_buf> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ipbus/udp_if/tx_byte_sum/lo_byte_calc.int_data_buf_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/tx_byte_sum/lo_byte_calc.int_data_buf_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/tx_byte_sum/lo_byte_calc.int_data_buf_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/tx_byte_sum/lo_byte_calc.int_data_buf_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/tx_byte_sum/lo_byte_calc.int_data_buf_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/tx_byte_sum/lo_byte_calc.int_data_buf_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/tx_byte_sum/lo_byte_calc.int_data_buf_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <ipbus/udp_if/tx_byte_sum/lo_byte_calc.int_data_buf_0> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <slaves/slave6/sendgen[83].ovec_inst/addrb_reg_0> in Unit <top> is equivalent to the following 83 FFs/Latches, which will be removed : <slaves/slave6/sendgen[82].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[81].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[80].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[79].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[78].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[77].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[76].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[75].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[74].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[73].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[72].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[71].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[70].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[69].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[68].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[67].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[66].ovec_inst/addrb_reg_0>
   <slaves/slave6/sendgen[65].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[64].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[63].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[62].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[61].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[60].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[59].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[58].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[57].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[56].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[55].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[54].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[53].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[52].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[51].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[50].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[49].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[48].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[47].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[46].ovec_inst/addrb_reg_0>
   <slaves/slave6/sendgen[45].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[44].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[43].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[42].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[41].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[40].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[39].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[38].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[37].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[36].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[35].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[34].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[33].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[32].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[31].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[30].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[29].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[28].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[27].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[26].ovec_inst/addrb_reg_0>
   <slaves/slave6/sendgen[25].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[24].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[23].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[22].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[21].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[20].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[19].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[18].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[17].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[16].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[15].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[14].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[13].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[12].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[11].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[10].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[9].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[8].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[7].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[6].ovec_inst/addrb_reg_0>
   <slaves/slave6/sendgen[5].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[4].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[3].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[2].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[1].ovec_inst/addrb_reg_0> <slaves/slave6/sendgen[0].ovec_inst/addrb_reg_0>
INFO:Xst:2261 - The FF/Latch <slaves/slave6/sendgen[83].ovec_inst/addrb_reg_1> in Unit <top> is equivalent to the following 83 FFs/Latches, which will be removed : <slaves/slave6/sendgen[82].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[81].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[80].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[79].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[78].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[77].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[76].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[75].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[74].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[73].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[72].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[71].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[70].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[69].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[68].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[67].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[66].ovec_inst/addrb_reg_1>
   <slaves/slave6/sendgen[65].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[64].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[63].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[62].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[61].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[60].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[59].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[58].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[57].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[56].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[55].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[54].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[53].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[52].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[51].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[50].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[49].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[48].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[47].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[46].ovec_inst/addrb_reg_1>
   <slaves/slave6/sendgen[45].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[44].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[43].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[42].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[41].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[40].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[39].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[38].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[37].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[36].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[35].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[34].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[33].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[32].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[31].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[30].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[29].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[28].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[27].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[26].ovec_inst/addrb_reg_1>
   <slaves/slave6/sendgen[25].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[24].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[23].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[22].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[21].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[20].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[19].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[18].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[17].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[16].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[15].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[14].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[13].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[12].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[11].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[10].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[9].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[8].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[7].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[6].ovec_inst/addrb_reg_1>
   <slaves/slave6/sendgen[5].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[4].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[3].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[2].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[1].ovec_inst/addrb_reg_1> <slaves/slave6/sendgen[0].ovec_inst/addrb_reg_1>
INFO:Xst:2261 - The FF/Latch <slaves/slave6/sendgen[83].ovec_inst/addrb_reg_2> in Unit <top> is equivalent to the following 83 FFs/Latches, which will be removed : <slaves/slave6/sendgen[82].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[81].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[80].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[79].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[78].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[77].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[76].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[75].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[74].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[73].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[72].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[71].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[70].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[69].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[68].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[67].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[66].ovec_inst/addrb_reg_2>
   <slaves/slave6/sendgen[65].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[64].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[63].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[62].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[61].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[60].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[59].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[58].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[57].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[56].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[55].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[54].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[53].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[52].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[51].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[50].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[49].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[48].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[47].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[46].ovec_inst/addrb_reg_2>
   <slaves/slave6/sendgen[45].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[44].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[43].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[42].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[41].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[40].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[39].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[38].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[37].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[36].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[35].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[34].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[33].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[32].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[31].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[30].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[29].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[28].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[27].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[26].ovec_inst/addrb_reg_2>
   <slaves/slave6/sendgen[25].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[24].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[23].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[22].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[21].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[20].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[19].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[18].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[17].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[16].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[15].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[14].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[13].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[12].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[11].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[10].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[9].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[8].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[7].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[6].ovec_inst/addrb_reg_2>
   <slaves/slave6/sendgen[5].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[4].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[3].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[2].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[1].ovec_inst/addrb_reg_2> <slaves/slave6/sendgen[0].ovec_inst/addrb_reg_2>
INFO:Xst:2261 - The FF/Latch <slaves/slave6/sendgen[83].ovec_inst/addrb_reg_3> in Unit <top> is equivalent to the following 83 FFs/Latches, which will be removed : <slaves/slave6/sendgen[82].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[81].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[80].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[79].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[78].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[77].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[76].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[75].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[74].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[73].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[72].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[71].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[70].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[69].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[68].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[67].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[66].ovec_inst/addrb_reg_3>
   <slaves/slave6/sendgen[65].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[64].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[63].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[62].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[61].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[60].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[59].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[58].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[57].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[56].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[55].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[54].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[53].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[52].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[51].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[50].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[49].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[48].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[47].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[46].ovec_inst/addrb_reg_3>
   <slaves/slave6/sendgen[45].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[44].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[43].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[42].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[41].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[40].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[39].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[38].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[37].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[36].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[35].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[34].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[33].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[32].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[31].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[30].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[29].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[28].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[27].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[26].ovec_inst/addrb_reg_3>
   <slaves/slave6/sendgen[25].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[24].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[23].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[22].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[21].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[20].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[19].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[18].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[17].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[16].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[15].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[14].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[13].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[12].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[11].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[10].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[9].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[8].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[7].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[6].ovec_inst/addrb_reg_3>
   <slaves/slave6/sendgen[5].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[4].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[3].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[2].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[1].ovec_inst/addrb_reg_3> <slaves/slave6/sendgen[0].ovec_inst/addrb_reg_3>
INFO:Xst:2261 - The FF/Latch <slaves/slave6/sendgen[83].ovec_inst/addrb_reg_4> in Unit <top> is equivalent to the following 83 FFs/Latches, which will be removed : <slaves/slave6/sendgen[82].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[81].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[80].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[79].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[78].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[77].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[76].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[75].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[74].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[73].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[72].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[71].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[70].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[69].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[68].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[67].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[66].ovec_inst/addrb_reg_4>
   <slaves/slave6/sendgen[65].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[64].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[63].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[62].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[61].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[60].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[59].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[58].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[57].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[56].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[55].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[54].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[53].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[52].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[51].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[50].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[49].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[48].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[47].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[46].ovec_inst/addrb_reg_4>
   <slaves/slave6/sendgen[45].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[44].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[43].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[42].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[41].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[40].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[39].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[38].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[37].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[36].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[35].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[34].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[33].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[32].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[31].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[30].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[29].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[28].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[27].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[26].ovec_inst/addrb_reg_4>
   <slaves/slave6/sendgen[25].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[24].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[23].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[22].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[21].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[20].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[19].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[18].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[17].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[16].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[15].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[14].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[13].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[12].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[11].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[10].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[9].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[8].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[7].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[6].ovec_inst/addrb_reg_4>
   <slaves/slave6/sendgen[5].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[4].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[3].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[2].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[1].ovec_inst/addrb_reg_4> <slaves/slave6/sendgen[0].ovec_inst/addrb_reg_4>
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/payload/byteswap_block.set_addr_buf> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus/udp_if/payload/address_block.set_addr_buf> <ipbus/udp_if/payload/next_addr_block.set_addr_buf> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/sendgen[83].ovec_inst/addrb_reg_5> in Unit <top> is equivalent to the following 83 FFs/Latches, which will be removed : <slaves/slave6/sendgen[82].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[81].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[80].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[79].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[78].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[77].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[76].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[75].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[74].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[73].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[72].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[71].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[70].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[69].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[68].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[67].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[66].ovec_inst/addrb_reg_5>
   <slaves/slave6/sendgen[65].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[64].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[63].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[62].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[61].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[60].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[59].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[58].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[57].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[56].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[55].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[54].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[53].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[52].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[51].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[50].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[49].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[48].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[47].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[46].ovec_inst/addrb_reg_5>
   <slaves/slave6/sendgen[45].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[44].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[43].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[42].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[41].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[40].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[39].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[38].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[37].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[36].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[35].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[34].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[33].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[32].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[31].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[30].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[29].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[28].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[27].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[26].ovec_inst/addrb_reg_5>
   <slaves/slave6/sendgen[25].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[24].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[23].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[22].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[21].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[20].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[19].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[18].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[17].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[16].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[15].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[14].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[13].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[12].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[11].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[10].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[9].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[8].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[7].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[6].ovec_inst/addrb_reg_5>
   <slaves/slave6/sendgen[5].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[4].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[3].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[2].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[1].ovec_inst/addrb_reg_5> <slaves/slave6/sendgen[0].ovec_inst/addrb_reg_5>
INFO:Xst:2261 - The FF/Latch <slaves/slave6/sendgen[83].ovec_inst/addrb_reg_6> in Unit <top> is equivalent to the following 83 FFs/Latches, which will be removed : <slaves/slave6/sendgen[82].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[81].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[80].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[79].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[78].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[77].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[76].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[75].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[74].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[73].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[72].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[71].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[70].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[69].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[68].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[67].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[66].ovec_inst/addrb_reg_6>
   <slaves/slave6/sendgen[65].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[64].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[63].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[62].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[61].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[60].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[59].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[58].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[57].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[56].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[55].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[54].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[53].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[52].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[51].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[50].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[49].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[48].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[47].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[46].ovec_inst/addrb_reg_6>
   <slaves/slave6/sendgen[45].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[44].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[43].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[42].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[41].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[40].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[39].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[38].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[37].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[36].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[35].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[34].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[33].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[32].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[31].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[30].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[29].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[28].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[27].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[26].ovec_inst/addrb_reg_6>
   <slaves/slave6/sendgen[25].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[24].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[23].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[22].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[21].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[20].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[19].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[18].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[17].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[16].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[15].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[14].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[13].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[12].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[11].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[10].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[9].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[8].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[7].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[6].ovec_inst/addrb_reg_6>
   <slaves/slave6/sendgen[5].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[4].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[3].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[2].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[1].ovec_inst/addrb_reg_6> <slaves/slave6/sendgen[0].ovec_inst/addrb_reg_6>
INFO:Xst:2261 - The FF/Latch <slaves/slave6/sendgen[83].ovec_inst/addrb_reg_7> in Unit <top> is equivalent to the following 83 FFs/Latches, which will be removed : <slaves/slave6/sendgen[82].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[81].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[80].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[79].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[78].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[77].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[76].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[75].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[74].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[73].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[72].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[71].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[70].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[69].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[68].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[67].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[66].ovec_inst/addrb_reg_7>
   <slaves/slave6/sendgen[65].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[64].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[63].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[62].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[61].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[60].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[59].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[58].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[57].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[56].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[55].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[54].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[53].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[52].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[51].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[50].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[49].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[48].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[47].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[46].ovec_inst/addrb_reg_7>
   <slaves/slave6/sendgen[45].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[44].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[43].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[42].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[41].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[40].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[39].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[38].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[37].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[36].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[35].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[34].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[33].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[32].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[31].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[30].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[29].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[28].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[27].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[26].ovec_inst/addrb_reg_7>
   <slaves/slave6/sendgen[25].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[24].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[23].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[22].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[21].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[20].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[19].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[18].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[17].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[16].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[15].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[14].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[13].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[12].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[11].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[10].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[9].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[8].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[7].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[6].ovec_inst/addrb_reg_7>
   <slaves/slave6/sendgen[5].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[4].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[3].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[2].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[1].ovec_inst/addrb_reg_7> <slaves/slave6/sendgen[0].ovec_inst/addrb_reg_7>
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/status_buffer/async_data_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/status_buffer/async_event> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/sendgen[83].ovec_inst/addrb_reg_8> in Unit <top> is equivalent to the following 83 FFs/Latches, which will be removed : <slaves/slave6/sendgen[82].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[81].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[80].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[79].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[78].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[77].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[76].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[75].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[74].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[73].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[72].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[71].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[70].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[69].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[68].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[67].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[66].ovec_inst/addrb_reg_8>
   <slaves/slave6/sendgen[65].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[64].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[63].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[62].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[61].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[60].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[59].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[58].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[57].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[56].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[55].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[54].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[53].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[52].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[51].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[50].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[49].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[48].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[47].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[46].ovec_inst/addrb_reg_8>
   <slaves/slave6/sendgen[45].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[44].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[43].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[42].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[41].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[40].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[39].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[38].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[37].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[36].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[35].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[34].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[33].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[32].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[31].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[30].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[29].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[28].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[27].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[26].ovec_inst/addrb_reg_8>
   <slaves/slave6/sendgen[25].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[24].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[23].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[22].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[21].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[20].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[19].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[18].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[17].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[16].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[15].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[14].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[13].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[12].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[11].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[10].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[9].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[8].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[7].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[6].ovec_inst/addrb_reg_8>
   <slaves/slave6/sendgen[5].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[4].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[3].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[2].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[1].ovec_inst/addrb_reg_8> <slaves/slave6/sendgen[0].ovec_inst/addrb_reg_8>
INFO:Xst:2261 - The FF/Latch <slaves/slave6/sendgen[83].ovec_inst/addrb_reg_9> in Unit <top> is equivalent to the following 83 FFs/Latches, which will be removed : <slaves/slave6/sendgen[82].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[81].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[80].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[79].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[78].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[77].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[76].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[75].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[74].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[73].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[72].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[71].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[70].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[69].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[68].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[67].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[66].ovec_inst/addrb_reg_9>
   <slaves/slave6/sendgen[65].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[64].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[63].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[62].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[61].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[60].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[59].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[58].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[57].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[56].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[55].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[54].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[53].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[52].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[51].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[50].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[49].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[48].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[47].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[46].ovec_inst/addrb_reg_9>
   <slaves/slave6/sendgen[45].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[44].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[43].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[42].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[41].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[40].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[39].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[38].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[37].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[36].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[35].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[34].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[33].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[32].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[31].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[30].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[29].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[28].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[27].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[26].ovec_inst/addrb_reg_9>
   <slaves/slave6/sendgen[25].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[24].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[23].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[22].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[21].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[20].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[19].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[18].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[17].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[16].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[15].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[14].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[13].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[12].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[11].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[10].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[9].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[8].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[7].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[6].ovec_inst/addrb_reg_9>
   <slaves/slave6/sendgen[5].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[4].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[3].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[2].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[1].ovec_inst/addrb_reg_9> <slaves/slave6/sendgen[0].ovec_inst/addrb_reg_9>
INFO:Xst:2261 - The FF/Latch <ipbus/trans/sm/err_d_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/trans/sm/err_d_1> 
INFO:Xst:2261 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/init_wait_count_0> 
INFO:Xst:2261 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/init_wait_count_1> 
INFO:Xst:2261 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/init_wait_count_2> 
INFO:Xst:2261 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/init_wait_count_3> 
INFO:Xst:2261 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/init_wait_count_4> 
INFO:Xst:2261 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/init_wait_count_5> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus/udp_if/rx_packet_parser/ping.pkt_mask_7> <ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_7> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus/udp_if/rx_packet_parser/ping.pkt_mask_8> <ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_8> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus/udp_if/rx_packet_parser/ping.pkt_mask_9> <ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_9> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/rx_packet_parser/ping.pkt_mask_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_2> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/rx_packet_parser/ping.pkt_mask_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_3> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/rx_packet_parser/ping.pkt_mask_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_4> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/rx_packet_parser/ping.pkt_mask_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_5> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/rx_packet_parser/ping.pkt_mask_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_6> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/payload/address_block.addr_to_set_buf_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/payload/next_addr_block.addr_to_set_buf_1> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/payload/address_block.addr_to_set_buf_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/payload/next_addr_block.addr_to_set_buf_2> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/payload/address_block.addr_to_set_buf_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/payload/next_addr_block.addr_to_set_buf_3> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/payload/address_block.addr_to_set_buf_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/payload/next_addr_block.addr_to_set_buf_4> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/payload/address_block.addr_to_set_buf_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/payload/next_addr_block.addr_to_set_buf_5> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/status_buffer/header_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_2> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/status_buffer/header_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_3> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/status_buffer/header_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_4> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/status_buffer/header_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_5> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/status_buffer/header_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_6> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/status_buffer/header_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_12> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/status_buffer/header_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_7> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/status_buffer/header_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_13> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/status_buffer/header_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_8> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/status_buffer/header_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_14> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/status_buffer/header_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_9> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/status_buffer/header_23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_15> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/status_buffer/header_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_10> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/status_buffer/header_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_11> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/sendgen[83].ovec_inst/state_FSM_FFd1> in Unit <top> is equivalent to the following 83 FFs/Latches, which will be removed : <slaves/slave6/sendgen[82].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[81].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[80].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[79].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[78].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[77].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[76].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[75].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[74].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[73].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[72].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[71].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[70].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[69].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[68].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[67].ovec_inst/state_FSM_FFd1>
   <slaves/slave6/sendgen[66].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[65].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[64].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[63].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[62].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[61].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[60].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[59].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[58].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[57].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[56].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[55].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[54].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[53].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[52].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[51].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[50].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[49].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[48].ovec_inst/state_FSM_FFd1>
   <slaves/slave6/sendgen[47].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[46].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[45].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[44].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[43].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[42].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[41].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[40].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[39].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[38].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[37].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[36].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[35].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[34].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[33].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[32].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[31].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[30].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[29].ovec_inst/state_FSM_FFd1>
   <slaves/slave6/sendgen[28].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[27].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[26].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[25].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[24].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[23].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[22].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[21].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[20].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[19].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[18].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[17].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[16].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[15].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[14].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[13].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[12].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[11].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[10].ovec_inst/state_FSM_FFd1>
   <slaves/slave6/sendgen[9].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[8].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[7].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[6].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[5].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[4].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[3].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[2].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[1].ovec_inst/state_FSM_FFd1> <slaves/slave6/sendgen[0].ovec_inst/state_FSM_FFd1>
INFO:Xst:2261 - The FF/Latch <slaves/slave6/sendgen[83].ovec_inst/state_FSM_FFd2> in Unit <top> is equivalent to the following 83 FFs/Latches, which will be removed : <slaves/slave6/sendgen[82].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[81].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[80].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[79].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[78].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[77].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[76].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[75].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[74].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[73].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[72].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[71].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[70].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[69].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[68].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[67].ovec_inst/state_FSM_FFd2>
   <slaves/slave6/sendgen[66].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[65].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[64].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[63].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[62].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[61].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[60].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[59].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[58].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[57].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[56].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[55].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[54].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[53].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[52].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[51].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[50].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[49].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[48].ovec_inst/state_FSM_FFd2>
   <slaves/slave6/sendgen[47].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[46].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[45].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[44].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[43].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[42].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[41].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[40].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[39].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[38].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[37].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[36].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[35].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[34].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[33].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[32].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[31].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[30].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[29].ovec_inst/state_FSM_FFd2>
   <slaves/slave6/sendgen[28].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[27].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[26].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[25].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[24].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[23].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[22].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[21].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[20].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[19].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[18].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[17].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[16].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[15].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[14].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[13].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[12].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[11].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[10].ovec_inst/state_FSM_FFd2>
   <slaves/slave6/sendgen[9].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[8].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[7].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[6].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[5].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[4].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[3].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[2].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[1].ovec_inst/state_FSM_FFd2> <slaves/slave6/sendgen[0].ovec_inst/state_FSM_FFd2>
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/payload/address_block.addr_int_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/payload/next_addr_block.addr_int_0> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/payload/address_block.addr_int_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/payload/next_addr_block.addr_int_1> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/payload/address_block.addr_int_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/payload/next_addr_block.addr_int_2> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/payload/address_block.addr_int_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/payload/next_addr_block.addr_int_3> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/payload/address_block.addr_int_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/payload/next_addr_block.addr_int_4> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/payload/address_block.addr_int_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/payload/next_addr_block.addr_int_5> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/payload/address_block.addr_int_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/payload/next_addr_block.addr_int_6> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/payload/address_block.addr_int_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/payload/next_addr_block.addr_int_7> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/payload/address_block.addr_int_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/payload/next_addr_block.addr_int_8> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/payload/address_block.addr_int_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/payload/next_addr_block.addr_int_9> 
INFO:Xst:2261 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_done> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/init_wait_done> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus/udp_if/rx_packet_parser/arp.pkt_mask_10> <ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_10> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus/udp_if/rx_packet_parser/arp.pkt_mask_11> <ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_11> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_packet_parser/arp.pkt_mask_12> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_packet_parser/arp.pkt_mask_13> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_packet_parser/arp.pkt_mask_14> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_packet_parser/arp.pkt_mask_15> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_packet_parser/arp.pkt_mask_16> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_packet_parser/arp.pkt_mask_17> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/ARP/arp_end_addr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/ARP/arp_send> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_packet_parser/arp.pkt_mask_18> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_packet_parser/arp.pkt_mask_19> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/recgen[31].ivec_inst/addr_reg_0> in Unit <top> is equivalent to the following 31 FFs/Latches, which will be removed : <slaves/slave6/recgen[30].ivec_inst/addr_reg_0> <slaves/slave6/recgen[28].ivec_inst/addr_reg_0> <slaves/slave6/recgen[27].ivec_inst/addr_reg_0> <slaves/slave6/recgen[29].ivec_inst/addr_reg_0> <slaves/slave6/recgen[25].ivec_inst/addr_reg_0> <slaves/slave6/recgen[24].ivec_inst/addr_reg_0> <slaves/slave6/recgen[26].ivec_inst/addr_reg_0> <slaves/slave6/recgen[22].ivec_inst/addr_reg_0> <slaves/slave6/recgen[21].ivec_inst/addr_reg_0> <slaves/slave6/recgen[23].ivec_inst/addr_reg_0> <slaves/slave6/recgen[19].ivec_inst/addr_reg_0> <slaves/slave6/recgen[18].ivec_inst/addr_reg_0> <slaves/slave6/recgen[20].ivec_inst/addr_reg_0> <slaves/slave6/recgen[16].ivec_inst/addr_reg_0> <slaves/slave6/recgen[15].ivec_inst/addr_reg_0> <slaves/slave6/recgen[17].ivec_inst/addr_reg_0> <slaves/slave6/recgen[13].ivec_inst/addr_reg_0>
   <slaves/slave6/recgen[12].ivec_inst/addr_reg_0> <slaves/slave6/recgen[14].ivec_inst/addr_reg_0> <slaves/slave6/recgen[10].ivec_inst/addr_reg_0> <slaves/slave6/recgen[9].ivec_inst/addr_reg_0> <slaves/slave6/recgen[11].ivec_inst/addr_reg_0> <slaves/slave6/recgen[8].ivec_inst/addr_reg_0> <slaves/slave6/recgen[7].ivec_inst/addr_reg_0> <slaves/slave6/recgen[5].ivec_inst/addr_reg_0> <slaves/slave6/recgen[4].ivec_inst/addr_reg_0> <slaves/slave6/recgen[6].ivec_inst/addr_reg_0> <slaves/slave6/recgen[2].ivec_inst/addr_reg_0> <slaves/slave6/recgen[1].ivec_inst/addr_reg_0> <slaves/slave6/recgen[3].ivec_inst/addr_reg_0> <slaves/slave6/recgen[0].ivec_inst/addr_reg_0> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/recgen[31].ivec_inst/addr_reg_1> in Unit <top> is equivalent to the following 31 FFs/Latches, which will be removed : <slaves/slave6/recgen[30].ivec_inst/addr_reg_1> <slaves/slave6/recgen[28].ivec_inst/addr_reg_1> <slaves/slave6/recgen[27].ivec_inst/addr_reg_1> <slaves/slave6/recgen[29].ivec_inst/addr_reg_1> <slaves/slave6/recgen[25].ivec_inst/addr_reg_1> <slaves/slave6/recgen[24].ivec_inst/addr_reg_1> <slaves/slave6/recgen[26].ivec_inst/addr_reg_1> <slaves/slave6/recgen[22].ivec_inst/addr_reg_1> <slaves/slave6/recgen[21].ivec_inst/addr_reg_1> <slaves/slave6/recgen[23].ivec_inst/addr_reg_1> <slaves/slave6/recgen[19].ivec_inst/addr_reg_1> <slaves/slave6/recgen[18].ivec_inst/addr_reg_1> <slaves/slave6/recgen[20].ivec_inst/addr_reg_1> <slaves/slave6/recgen[16].ivec_inst/addr_reg_1> <slaves/slave6/recgen[15].ivec_inst/addr_reg_1> <slaves/slave6/recgen[17].ivec_inst/addr_reg_1> <slaves/slave6/recgen[13].ivec_inst/addr_reg_1>
   <slaves/slave6/recgen[12].ivec_inst/addr_reg_1> <slaves/slave6/recgen[14].ivec_inst/addr_reg_1> <slaves/slave6/recgen[10].ivec_inst/addr_reg_1> <slaves/slave6/recgen[9].ivec_inst/addr_reg_1> <slaves/slave6/recgen[11].ivec_inst/addr_reg_1> <slaves/slave6/recgen[8].ivec_inst/addr_reg_1> <slaves/slave6/recgen[7].ivec_inst/addr_reg_1> <slaves/slave6/recgen[5].ivec_inst/addr_reg_1> <slaves/slave6/recgen[4].ivec_inst/addr_reg_1> <slaves/slave6/recgen[6].ivec_inst/addr_reg_1> <slaves/slave6/recgen[2].ivec_inst/addr_reg_1> <slaves/slave6/recgen[1].ivec_inst/addr_reg_1> <slaves/slave6/recgen[3].ivec_inst/addr_reg_1> <slaves/slave6/recgen[0].ivec_inst/addr_reg_1> 
INFO:Xst:2261 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_0> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/recgen[31].ivec_inst/addr_reg_2> in Unit <top> is equivalent to the following 31 FFs/Latches, which will be removed : <slaves/slave6/recgen[30].ivec_inst/addr_reg_2> <slaves/slave6/recgen[28].ivec_inst/addr_reg_2> <slaves/slave6/recgen[27].ivec_inst/addr_reg_2> <slaves/slave6/recgen[29].ivec_inst/addr_reg_2> <slaves/slave6/recgen[25].ivec_inst/addr_reg_2> <slaves/slave6/recgen[24].ivec_inst/addr_reg_2> <slaves/slave6/recgen[26].ivec_inst/addr_reg_2> <slaves/slave6/recgen[22].ivec_inst/addr_reg_2> <slaves/slave6/recgen[21].ivec_inst/addr_reg_2> <slaves/slave6/recgen[23].ivec_inst/addr_reg_2> <slaves/slave6/recgen[19].ivec_inst/addr_reg_2> <slaves/slave6/recgen[18].ivec_inst/addr_reg_2> <slaves/slave6/recgen[20].ivec_inst/addr_reg_2> <slaves/slave6/recgen[16].ivec_inst/addr_reg_2> <slaves/slave6/recgen[15].ivec_inst/addr_reg_2> <slaves/slave6/recgen[17].ivec_inst/addr_reg_2> <slaves/slave6/recgen[13].ivec_inst/addr_reg_2>
   <slaves/slave6/recgen[12].ivec_inst/addr_reg_2> <slaves/slave6/recgen[14].ivec_inst/addr_reg_2> <slaves/slave6/recgen[10].ivec_inst/addr_reg_2> <slaves/slave6/recgen[9].ivec_inst/addr_reg_2> <slaves/slave6/recgen[11].ivec_inst/addr_reg_2> <slaves/slave6/recgen[8].ivec_inst/addr_reg_2> <slaves/slave6/recgen[7].ivec_inst/addr_reg_2> <slaves/slave6/recgen[5].ivec_inst/addr_reg_2> <slaves/slave6/recgen[4].ivec_inst/addr_reg_2> <slaves/slave6/recgen[6].ivec_inst/addr_reg_2> <slaves/slave6/recgen[2].ivec_inst/addr_reg_2> <slaves/slave6/recgen[1].ivec_inst/addr_reg_2> <slaves/slave6/recgen[3].ivec_inst/addr_reg_2> <slaves/slave6/recgen[0].ivec_inst/addr_reg_2> 
INFO:Xst:2261 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_1> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/recgen[31].ivec_inst/addr_reg_3> in Unit <top> is equivalent to the following 31 FFs/Latches, which will be removed : <slaves/slave6/recgen[30].ivec_inst/addr_reg_3> <slaves/slave6/recgen[28].ivec_inst/addr_reg_3> <slaves/slave6/recgen[27].ivec_inst/addr_reg_3> <slaves/slave6/recgen[29].ivec_inst/addr_reg_3> <slaves/slave6/recgen[25].ivec_inst/addr_reg_3> <slaves/slave6/recgen[24].ivec_inst/addr_reg_3> <slaves/slave6/recgen[26].ivec_inst/addr_reg_3> <slaves/slave6/recgen[22].ivec_inst/addr_reg_3> <slaves/slave6/recgen[21].ivec_inst/addr_reg_3> <slaves/slave6/recgen[23].ivec_inst/addr_reg_3> <slaves/slave6/recgen[19].ivec_inst/addr_reg_3> <slaves/slave6/recgen[18].ivec_inst/addr_reg_3> <slaves/slave6/recgen[20].ivec_inst/addr_reg_3> <slaves/slave6/recgen[16].ivec_inst/addr_reg_3> <slaves/slave6/recgen[15].ivec_inst/addr_reg_3> <slaves/slave6/recgen[17].ivec_inst/addr_reg_3> <slaves/slave6/recgen[13].ivec_inst/addr_reg_3>
   <slaves/slave6/recgen[12].ivec_inst/addr_reg_3> <slaves/slave6/recgen[14].ivec_inst/addr_reg_3> <slaves/slave6/recgen[10].ivec_inst/addr_reg_3> <slaves/slave6/recgen[9].ivec_inst/addr_reg_3> <slaves/slave6/recgen[11].ivec_inst/addr_reg_3> <slaves/slave6/recgen[8].ivec_inst/addr_reg_3> <slaves/slave6/recgen[7].ivec_inst/addr_reg_3> <slaves/slave6/recgen[5].ivec_inst/addr_reg_3> <slaves/slave6/recgen[4].ivec_inst/addr_reg_3> <slaves/slave6/recgen[6].ivec_inst/addr_reg_3> <slaves/slave6/recgen[2].ivec_inst/addr_reg_3> <slaves/slave6/recgen[1].ivec_inst/addr_reg_3> <slaves/slave6/recgen[3].ivec_inst/addr_reg_3> <slaves/slave6/recgen[0].ivec_inst/addr_reg_3> 
INFO:Xst:2261 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_2> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/recgen[31].ivec_inst/addr_reg_4> in Unit <top> is equivalent to the following 31 FFs/Latches, which will be removed : <slaves/slave6/recgen[30].ivec_inst/addr_reg_4> <slaves/slave6/recgen[28].ivec_inst/addr_reg_4> <slaves/slave6/recgen[27].ivec_inst/addr_reg_4> <slaves/slave6/recgen[29].ivec_inst/addr_reg_4> <slaves/slave6/recgen[25].ivec_inst/addr_reg_4> <slaves/slave6/recgen[24].ivec_inst/addr_reg_4> <slaves/slave6/recgen[26].ivec_inst/addr_reg_4> <slaves/slave6/recgen[22].ivec_inst/addr_reg_4> <slaves/slave6/recgen[21].ivec_inst/addr_reg_4> <slaves/slave6/recgen[23].ivec_inst/addr_reg_4> <slaves/slave6/recgen[19].ivec_inst/addr_reg_4> <slaves/slave6/recgen[18].ivec_inst/addr_reg_4> <slaves/slave6/recgen[20].ivec_inst/addr_reg_4> <slaves/slave6/recgen[16].ivec_inst/addr_reg_4> <slaves/slave6/recgen[15].ivec_inst/addr_reg_4> <slaves/slave6/recgen[17].ivec_inst/addr_reg_4> <slaves/slave6/recgen[13].ivec_inst/addr_reg_4>
   <slaves/slave6/recgen[12].ivec_inst/addr_reg_4> <slaves/slave6/recgen[14].ivec_inst/addr_reg_4> <slaves/slave6/recgen[10].ivec_inst/addr_reg_4> <slaves/slave6/recgen[9].ivec_inst/addr_reg_4> <slaves/slave6/recgen[11].ivec_inst/addr_reg_4> <slaves/slave6/recgen[8].ivec_inst/addr_reg_4> <slaves/slave6/recgen[7].ivec_inst/addr_reg_4> <slaves/slave6/recgen[5].ivec_inst/addr_reg_4> <slaves/slave6/recgen[4].ivec_inst/addr_reg_4> <slaves/slave6/recgen[6].ivec_inst/addr_reg_4> <slaves/slave6/recgen[2].ivec_inst/addr_reg_4> <slaves/slave6/recgen[1].ivec_inst/addr_reg_4> <slaves/slave6/recgen[3].ivec_inst/addr_reg_4> <slaves/slave6/recgen[0].ivec_inst/addr_reg_4> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/tx_byte_sum/hi_byte_calc.clr_sum_buf> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/tx_byte_sum/lo_byte_calc.clr_sum_buf> 
INFO:Xst:2261 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_3> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/recgen[31].ivec_inst/addr_reg_5> in Unit <top> is equivalent to the following 31 FFs/Latches, which will be removed : <slaves/slave6/recgen[30].ivec_inst/addr_reg_5> <slaves/slave6/recgen[28].ivec_inst/addr_reg_5> <slaves/slave6/recgen[27].ivec_inst/addr_reg_5> <slaves/slave6/recgen[29].ivec_inst/addr_reg_5> <slaves/slave6/recgen[25].ivec_inst/addr_reg_5> <slaves/slave6/recgen[24].ivec_inst/addr_reg_5> <slaves/slave6/recgen[26].ivec_inst/addr_reg_5> <slaves/slave6/recgen[22].ivec_inst/addr_reg_5> <slaves/slave6/recgen[21].ivec_inst/addr_reg_5> <slaves/slave6/recgen[23].ivec_inst/addr_reg_5> <slaves/slave6/recgen[19].ivec_inst/addr_reg_5> <slaves/slave6/recgen[18].ivec_inst/addr_reg_5> <slaves/slave6/recgen[20].ivec_inst/addr_reg_5> <slaves/slave6/recgen[16].ivec_inst/addr_reg_5> <slaves/slave6/recgen[15].ivec_inst/addr_reg_5> <slaves/slave6/recgen[17].ivec_inst/addr_reg_5> <slaves/slave6/recgen[13].ivec_inst/addr_reg_5>
   <slaves/slave6/recgen[12].ivec_inst/addr_reg_5> <slaves/slave6/recgen[14].ivec_inst/addr_reg_5> <slaves/slave6/recgen[10].ivec_inst/addr_reg_5> <slaves/slave6/recgen[9].ivec_inst/addr_reg_5> <slaves/slave6/recgen[11].ivec_inst/addr_reg_5> <slaves/slave6/recgen[8].ivec_inst/addr_reg_5> <slaves/slave6/recgen[7].ivec_inst/addr_reg_5> <slaves/slave6/recgen[5].ivec_inst/addr_reg_5> <slaves/slave6/recgen[4].ivec_inst/addr_reg_5> <slaves/slave6/recgen[6].ivec_inst/addr_reg_5> <slaves/slave6/recgen[2].ivec_inst/addr_reg_5> <slaves/slave6/recgen[1].ivec_inst/addr_reg_5> <slaves/slave6/recgen[3].ivec_inst/addr_reg_5> <slaves/slave6/recgen[0].ivec_inst/addr_reg_5> 
INFO:Xst:2261 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_4> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/recgen[31].ivec_inst/addr_reg_6> in Unit <top> is equivalent to the following 31 FFs/Latches, which will be removed : <slaves/slave6/recgen[30].ivec_inst/addr_reg_6> <slaves/slave6/recgen[28].ivec_inst/addr_reg_6> <slaves/slave6/recgen[27].ivec_inst/addr_reg_6> <slaves/slave6/recgen[29].ivec_inst/addr_reg_6> <slaves/slave6/recgen[25].ivec_inst/addr_reg_6> <slaves/slave6/recgen[24].ivec_inst/addr_reg_6> <slaves/slave6/recgen[26].ivec_inst/addr_reg_6> <slaves/slave6/recgen[22].ivec_inst/addr_reg_6> <slaves/slave6/recgen[21].ivec_inst/addr_reg_6> <slaves/slave6/recgen[23].ivec_inst/addr_reg_6> <slaves/slave6/recgen[19].ivec_inst/addr_reg_6> <slaves/slave6/recgen[18].ivec_inst/addr_reg_6> <slaves/slave6/recgen[20].ivec_inst/addr_reg_6> <slaves/slave6/recgen[16].ivec_inst/addr_reg_6> <slaves/slave6/recgen[15].ivec_inst/addr_reg_6> <slaves/slave6/recgen[17].ivec_inst/addr_reg_6> <slaves/slave6/recgen[13].ivec_inst/addr_reg_6>
   <slaves/slave6/recgen[12].ivec_inst/addr_reg_6> <slaves/slave6/recgen[14].ivec_inst/addr_reg_6> <slaves/slave6/recgen[10].ivec_inst/addr_reg_6> <slaves/slave6/recgen[9].ivec_inst/addr_reg_6> <slaves/slave6/recgen[11].ivec_inst/addr_reg_6> <slaves/slave6/recgen[8].ivec_inst/addr_reg_6> <slaves/slave6/recgen[7].ivec_inst/addr_reg_6> <slaves/slave6/recgen[5].ivec_inst/addr_reg_6> <slaves/slave6/recgen[4].ivec_inst/addr_reg_6> <slaves/slave6/recgen[6].ivec_inst/addr_reg_6> <slaves/slave6/recgen[2].ivec_inst/addr_reg_6> <slaves/slave6/recgen[1].ivec_inst/addr_reg_6> <slaves/slave6/recgen[3].ivec_inst/addr_reg_6> <slaves/slave6/recgen[0].ivec_inst/addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_5> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/recgen[31].ivec_inst/addr_reg_7> in Unit <top> is equivalent to the following 31 FFs/Latches, which will be removed : <slaves/slave6/recgen[30].ivec_inst/addr_reg_7> <slaves/slave6/recgen[28].ivec_inst/addr_reg_7> <slaves/slave6/recgen[27].ivec_inst/addr_reg_7> <slaves/slave6/recgen[29].ivec_inst/addr_reg_7> <slaves/slave6/recgen[25].ivec_inst/addr_reg_7> <slaves/slave6/recgen[24].ivec_inst/addr_reg_7> <slaves/slave6/recgen[26].ivec_inst/addr_reg_7> <slaves/slave6/recgen[22].ivec_inst/addr_reg_7> <slaves/slave6/recgen[21].ivec_inst/addr_reg_7> <slaves/slave6/recgen[23].ivec_inst/addr_reg_7> <slaves/slave6/recgen[19].ivec_inst/addr_reg_7> <slaves/slave6/recgen[18].ivec_inst/addr_reg_7> <slaves/slave6/recgen[20].ivec_inst/addr_reg_7> <slaves/slave6/recgen[16].ivec_inst/addr_reg_7> <slaves/slave6/recgen[15].ivec_inst/addr_reg_7> <slaves/slave6/recgen[17].ivec_inst/addr_reg_7> <slaves/slave6/recgen[13].ivec_inst/addr_reg_7>
   <slaves/slave6/recgen[12].ivec_inst/addr_reg_7> <slaves/slave6/recgen[14].ivec_inst/addr_reg_7> <slaves/slave6/recgen[10].ivec_inst/addr_reg_7> <slaves/slave6/recgen[9].ivec_inst/addr_reg_7> <slaves/slave6/recgen[11].ivec_inst/addr_reg_7> <slaves/slave6/recgen[8].ivec_inst/addr_reg_7> <slaves/slave6/recgen[7].ivec_inst/addr_reg_7> <slaves/slave6/recgen[5].ivec_inst/addr_reg_7> <slaves/slave6/recgen[4].ivec_inst/addr_reg_7> <slaves/slave6/recgen[6].ivec_inst/addr_reg_7> <slaves/slave6/recgen[2].ivec_inst/addr_reg_7> <slaves/slave6/recgen[1].ivec_inst/addr_reg_7> <slaves/slave6/recgen[3].ivec_inst/addr_reg_7> <slaves/slave6/recgen[0].ivec_inst/addr_reg_7> 
INFO:Xst:2261 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_6> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/recgen[31].ivec_inst/addr_reg_8> in Unit <top> is equivalent to the following 31 FFs/Latches, which will be removed : <slaves/slave6/recgen[30].ivec_inst/addr_reg_8> <slaves/slave6/recgen[28].ivec_inst/addr_reg_8> <slaves/slave6/recgen[27].ivec_inst/addr_reg_8> <slaves/slave6/recgen[29].ivec_inst/addr_reg_8> <slaves/slave6/recgen[25].ivec_inst/addr_reg_8> <slaves/slave6/recgen[24].ivec_inst/addr_reg_8> <slaves/slave6/recgen[26].ivec_inst/addr_reg_8> <slaves/slave6/recgen[22].ivec_inst/addr_reg_8> <slaves/slave6/recgen[21].ivec_inst/addr_reg_8> <slaves/slave6/recgen[23].ivec_inst/addr_reg_8> <slaves/slave6/recgen[19].ivec_inst/addr_reg_8> <slaves/slave6/recgen[18].ivec_inst/addr_reg_8> <slaves/slave6/recgen[20].ivec_inst/addr_reg_8> <slaves/slave6/recgen[16].ivec_inst/addr_reg_8> <slaves/slave6/recgen[15].ivec_inst/addr_reg_8> <slaves/slave6/recgen[17].ivec_inst/addr_reg_8> <slaves/slave6/recgen[13].ivec_inst/addr_reg_8>
   <slaves/slave6/recgen[12].ivec_inst/addr_reg_8> <slaves/slave6/recgen[14].ivec_inst/addr_reg_8> <slaves/slave6/recgen[10].ivec_inst/addr_reg_8> <slaves/slave6/recgen[9].ivec_inst/addr_reg_8> <slaves/slave6/recgen[11].ivec_inst/addr_reg_8> <slaves/slave6/recgen[8].ivec_inst/addr_reg_8> <slaves/slave6/recgen[7].ivec_inst/addr_reg_8> <slaves/slave6/recgen[5].ivec_inst/addr_reg_8> <slaves/slave6/recgen[4].ivec_inst/addr_reg_8> <slaves/slave6/recgen[6].ivec_inst/addr_reg_8> <slaves/slave6/recgen[2].ivec_inst/addr_reg_8> <slaves/slave6/recgen[1].ivec_inst/addr_reg_8> <slaves/slave6/recgen[3].ivec_inst/addr_reg_8> <slaves/slave6/recgen[0].ivec_inst/addr_reg_8> 
INFO:Xst:2261 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_7> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/recgen[31].ivec_inst/addr_reg_9> in Unit <top> is equivalent to the following 31 FFs/Latches, which will be removed : <slaves/slave6/recgen[30].ivec_inst/addr_reg_9> <slaves/slave6/recgen[28].ivec_inst/addr_reg_9> <slaves/slave6/recgen[27].ivec_inst/addr_reg_9> <slaves/slave6/recgen[29].ivec_inst/addr_reg_9> <slaves/slave6/recgen[25].ivec_inst/addr_reg_9> <slaves/slave6/recgen[24].ivec_inst/addr_reg_9> <slaves/slave6/recgen[26].ivec_inst/addr_reg_9> <slaves/slave6/recgen[22].ivec_inst/addr_reg_9> <slaves/slave6/recgen[21].ivec_inst/addr_reg_9> <slaves/slave6/recgen[23].ivec_inst/addr_reg_9> <slaves/slave6/recgen[19].ivec_inst/addr_reg_9> <slaves/slave6/recgen[18].ivec_inst/addr_reg_9> <slaves/slave6/recgen[20].ivec_inst/addr_reg_9> <slaves/slave6/recgen[16].ivec_inst/addr_reg_9> <slaves/slave6/recgen[15].ivec_inst/addr_reg_9> <slaves/slave6/recgen[17].ivec_inst/addr_reg_9> <slaves/slave6/recgen[13].ivec_inst/addr_reg_9>
   <slaves/slave6/recgen[12].ivec_inst/addr_reg_9> <slaves/slave6/recgen[14].ivec_inst/addr_reg_9> <slaves/slave6/recgen[10].ivec_inst/addr_reg_9> <slaves/slave6/recgen[9].ivec_inst/addr_reg_9> <slaves/slave6/recgen[11].ivec_inst/addr_reg_9> <slaves/slave6/recgen[8].ivec_inst/addr_reg_9> <slaves/slave6/recgen[7].ivec_inst/addr_reg_9> <slaves/slave6/recgen[5].ivec_inst/addr_reg_9> <slaves/slave6/recgen[4].ivec_inst/addr_reg_9> <slaves/slave6/recgen[6].ivec_inst/addr_reg_9> <slaves/slave6/recgen[2].ivec_inst/addr_reg_9> <slaves/slave6/recgen[1].ivec_inst/addr_reg_9> <slaves/slave6/recgen[3].ivec_inst/addr_reg_9> <slaves/slave6/recgen[0].ivec_inst/addr_reg_9> 
INFO:Xst:2261 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_8> 
INFO:Xst:2261 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_count_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_count_9> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/RARP_block/data_block.data_buffer_134> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/RARP_block/data_block.data_buffer_125> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/ARP/build_packet.buf_to_load_int_12> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <ipbus/udp_if/ARP/build_packet.buf_to_load_int_10> <ipbus/udp_if/ARP/build_packet.buf_to_load_int_8> <ipbus/udp_if/ARP/build_packet.buf_to_load_int_7> <ipbus/udp_if/ARP/build_packet.buf_to_load_int_1> <ipbus/udp_if/ARP/build_packet.buf_to_load_int_0> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/RARP_block/data_block.data_buffer_142> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/RARP_block/data_block.data_buffer_133> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/rx_packet_parser/rarp.pkt_data_86> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_packet_parser/rarp.pkt_data_77> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/RARP_block/data_block.data_buffer_150> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/RARP_block/data_block.data_buffer_141> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/rx_packet_parser/rarp.pkt_data_94> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_packet_parser/rarp.pkt_data_85> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/status_buffer/header_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_0> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/status_buffer/header_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/status_buffer/header_block.next_pkt_id_int_1> 
INFO:Xst:2261 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/mmcm_lock_int> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/mmcm_lock_int> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/RARP_block/data_block.data_buffer_206> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/RARP_block/data_block.data_buffer_197> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/sendgen[83].ovec_inst/count_reg_0> in Unit <top> is equivalent to the following 83 FFs/Latches, which will be removed : <slaves/slave6/sendgen[82].ovec_inst/count_reg_0> <slaves/slave6/sendgen[81].ovec_inst/count_reg_0> <slaves/slave6/sendgen[80].ovec_inst/count_reg_0> <slaves/slave6/sendgen[79].ovec_inst/count_reg_0> <slaves/slave6/sendgen[78].ovec_inst/count_reg_0> <slaves/slave6/sendgen[77].ovec_inst/count_reg_0> <slaves/slave6/sendgen[76].ovec_inst/count_reg_0> <slaves/slave6/sendgen[75].ovec_inst/count_reg_0> <slaves/slave6/sendgen[74].ovec_inst/count_reg_0> <slaves/slave6/sendgen[73].ovec_inst/count_reg_0> <slaves/slave6/sendgen[72].ovec_inst/count_reg_0> <slaves/slave6/sendgen[71].ovec_inst/count_reg_0> <slaves/slave6/sendgen[70].ovec_inst/count_reg_0> <slaves/slave6/sendgen[69].ovec_inst/count_reg_0> <slaves/slave6/sendgen[68].ovec_inst/count_reg_0> <slaves/slave6/sendgen[67].ovec_inst/count_reg_0> <slaves/slave6/sendgen[66].ovec_inst/count_reg_0>
   <slaves/slave6/sendgen[65].ovec_inst/count_reg_0> <slaves/slave6/sendgen[64].ovec_inst/count_reg_0> <slaves/slave6/sendgen[63].ovec_inst/count_reg_0> <slaves/slave6/sendgen[62].ovec_inst/count_reg_0> <slaves/slave6/sendgen[61].ovec_inst/count_reg_0> <slaves/slave6/sendgen[60].ovec_inst/count_reg_0> <slaves/slave6/sendgen[59].ovec_inst/count_reg_0> <slaves/slave6/sendgen[58].ovec_inst/count_reg_0> <slaves/slave6/sendgen[57].ovec_inst/count_reg_0> <slaves/slave6/sendgen[56].ovec_inst/count_reg_0> <slaves/slave6/sendgen[55].ovec_inst/count_reg_0> <slaves/slave6/sendgen[54].ovec_inst/count_reg_0> <slaves/slave6/sendgen[53].ovec_inst/count_reg_0> <slaves/slave6/sendgen[52].ovec_inst/count_reg_0> <slaves/slave6/sendgen[51].ovec_inst/count_reg_0> <slaves/slave6/sendgen[50].ovec_inst/count_reg_0> <slaves/slave6/sendgen[49].ovec_inst/count_reg_0> <slaves/slave6/sendgen[48].ovec_inst/count_reg_0> <slaves/slave6/sendgen[47].ovec_inst/count_reg_0> <slaves/slave6/sendgen[46].ovec_inst/count_reg_0>
   <slaves/slave6/sendgen[45].ovec_inst/count_reg_0> <slaves/slave6/sendgen[44].ovec_inst/count_reg_0> <slaves/slave6/sendgen[43].ovec_inst/count_reg_0> <slaves/slave6/sendgen[42].ovec_inst/count_reg_0> <slaves/slave6/sendgen[41].ovec_inst/count_reg_0> <slaves/slave6/sendgen[40].ovec_inst/count_reg_0> <slaves/slave6/sendgen[39].ovec_inst/count_reg_0> <slaves/slave6/sendgen[38].ovec_inst/count_reg_0> <slaves/slave6/sendgen[37].ovec_inst/count_reg_0> <slaves/slave6/sendgen[36].ovec_inst/count_reg_0> <slaves/slave6/sendgen[35].ovec_inst/count_reg_0> <slaves/slave6/sendgen[34].ovec_inst/count_reg_0> <slaves/slave6/sendgen[33].ovec_inst/count_reg_0> <slaves/slave6/sendgen[32].ovec_inst/count_reg_0> <slaves/slave6/sendgen[31].ovec_inst/count_reg_0> <slaves/slave6/sendgen[30].ovec_inst/count_reg_0> <slaves/slave6/sendgen[29].ovec_inst/count_reg_0> <slaves/slave6/sendgen[28].ovec_inst/count_reg_0> <slaves/slave6/sendgen[27].ovec_inst/count_reg_0> <slaves/slave6/sendgen[26].ovec_inst/count_reg_0>
   <slaves/slave6/sendgen[25].ovec_inst/count_reg_0> <slaves/slave6/sendgen[24].ovec_inst/count_reg_0> <slaves/slave6/sendgen[23].ovec_inst/count_reg_0> <slaves/slave6/sendgen[22].ovec_inst/count_reg_0> <slaves/slave6/sendgen[21].ovec_inst/count_reg_0> <slaves/slave6/sendgen[20].ovec_inst/count_reg_0> <slaves/slave6/sendgen[19].ovec_inst/count_reg_0> <slaves/slave6/sendgen[18].ovec_inst/count_reg_0> <slaves/slave6/sendgen[17].ovec_inst/count_reg_0> <slaves/slave6/sendgen[16].ovec_inst/count_reg_0> <slaves/slave6/sendgen[15].ovec_inst/count_reg_0> <slaves/slave6/sendgen[14].ovec_inst/count_reg_0> <slaves/slave6/sendgen[13].ovec_inst/count_reg_0> <slaves/slave6/sendgen[12].ovec_inst/count_reg_0> <slaves/slave6/sendgen[11].ovec_inst/count_reg_0> <slaves/slave6/sendgen[10].ovec_inst/count_reg_0> <slaves/slave6/sendgen[9].ovec_inst/count_reg_0> <slaves/slave6/sendgen[8].ovec_inst/count_reg_0> <slaves/slave6/sendgen[7].ovec_inst/count_reg_0> <slaves/slave6/sendgen[6].ovec_inst/count_reg_0>
   <slaves/slave6/sendgen[5].ovec_inst/count_reg_0> <slaves/slave6/sendgen[4].ovec_inst/count_reg_0> <slaves/slave6/sendgen[3].ovec_inst/count_reg_0> <slaves/slave6/sendgen[2].ovec_inst/count_reg_0> <slaves/slave6/sendgen[1].ovec_inst/count_reg_0> <slaves/slave6/sendgen[0].ovec_inst/count_reg_0>
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/RARP_block/data_block.data_buffer_158> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/RARP_block/data_block.data_buffer_149> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/sendgen[83].ovec_inst/count_reg_1> in Unit <top> is equivalent to the following 83 FFs/Latches, which will be removed : <slaves/slave6/sendgen[82].ovec_inst/count_reg_1> <slaves/slave6/sendgen[81].ovec_inst/count_reg_1> <slaves/slave6/sendgen[80].ovec_inst/count_reg_1> <slaves/slave6/sendgen[79].ovec_inst/count_reg_1> <slaves/slave6/sendgen[78].ovec_inst/count_reg_1> <slaves/slave6/sendgen[77].ovec_inst/count_reg_1> <slaves/slave6/sendgen[76].ovec_inst/count_reg_1> <slaves/slave6/sendgen[75].ovec_inst/count_reg_1> <slaves/slave6/sendgen[74].ovec_inst/count_reg_1> <slaves/slave6/sendgen[73].ovec_inst/count_reg_1> <slaves/slave6/sendgen[72].ovec_inst/count_reg_1> <slaves/slave6/sendgen[71].ovec_inst/count_reg_1> <slaves/slave6/sendgen[70].ovec_inst/count_reg_1> <slaves/slave6/sendgen[69].ovec_inst/count_reg_1> <slaves/slave6/sendgen[68].ovec_inst/count_reg_1> <slaves/slave6/sendgen[67].ovec_inst/count_reg_1> <slaves/slave6/sendgen[66].ovec_inst/count_reg_1>
   <slaves/slave6/sendgen[65].ovec_inst/count_reg_1> <slaves/slave6/sendgen[64].ovec_inst/count_reg_1> <slaves/slave6/sendgen[63].ovec_inst/count_reg_1> <slaves/slave6/sendgen[62].ovec_inst/count_reg_1> <slaves/slave6/sendgen[61].ovec_inst/count_reg_1> <slaves/slave6/sendgen[60].ovec_inst/count_reg_1> <slaves/slave6/sendgen[59].ovec_inst/count_reg_1> <slaves/slave6/sendgen[58].ovec_inst/count_reg_1> <slaves/slave6/sendgen[57].ovec_inst/count_reg_1> <slaves/slave6/sendgen[56].ovec_inst/count_reg_1> <slaves/slave6/sendgen[55].ovec_inst/count_reg_1> <slaves/slave6/sendgen[54].ovec_inst/count_reg_1> <slaves/slave6/sendgen[53].ovec_inst/count_reg_1> <slaves/slave6/sendgen[52].ovec_inst/count_reg_1> <slaves/slave6/sendgen[51].ovec_inst/count_reg_1> <slaves/slave6/sendgen[50].ovec_inst/count_reg_1> <slaves/slave6/sendgen[49].ovec_inst/count_reg_1> <slaves/slave6/sendgen[48].ovec_inst/count_reg_1> <slaves/slave6/sendgen[47].ovec_inst/count_reg_1> <slaves/slave6/sendgen[46].ovec_inst/count_reg_1>
   <slaves/slave6/sendgen[45].ovec_inst/count_reg_1> <slaves/slave6/sendgen[44].ovec_inst/count_reg_1> <slaves/slave6/sendgen[43].ovec_inst/count_reg_1> <slaves/slave6/sendgen[42].ovec_inst/count_reg_1> <slaves/slave6/sendgen[41].ovec_inst/count_reg_1> <slaves/slave6/sendgen[40].ovec_inst/count_reg_1> <slaves/slave6/sendgen[39].ovec_inst/count_reg_1> <slaves/slave6/sendgen[38].ovec_inst/count_reg_1> <slaves/slave6/sendgen[37].ovec_inst/count_reg_1> <slaves/slave6/sendgen[36].ovec_inst/count_reg_1> <slaves/slave6/sendgen[35].ovec_inst/count_reg_1> <slaves/slave6/sendgen[34].ovec_inst/count_reg_1> <slaves/slave6/sendgen[33].ovec_inst/count_reg_1> <slaves/slave6/sendgen[32].ovec_inst/count_reg_1> <slaves/slave6/sendgen[31].ovec_inst/count_reg_1> <slaves/slave6/sendgen[30].ovec_inst/count_reg_1> <slaves/slave6/sendgen[29].ovec_inst/count_reg_1> <slaves/slave6/sendgen[28].ovec_inst/count_reg_1> <slaves/slave6/sendgen[27].ovec_inst/count_reg_1> <slaves/slave6/sendgen[26].ovec_inst/count_reg_1>
   <slaves/slave6/sendgen[25].ovec_inst/count_reg_1> <slaves/slave6/sendgen[24].ovec_inst/count_reg_1> <slaves/slave6/sendgen[23].ovec_inst/count_reg_1> <slaves/slave6/sendgen[22].ovec_inst/count_reg_1> <slaves/slave6/sendgen[21].ovec_inst/count_reg_1> <slaves/slave6/sendgen[20].ovec_inst/count_reg_1> <slaves/slave6/sendgen[19].ovec_inst/count_reg_1> <slaves/slave6/sendgen[18].ovec_inst/count_reg_1> <slaves/slave6/sendgen[17].ovec_inst/count_reg_1> <slaves/slave6/sendgen[16].ovec_inst/count_reg_1> <slaves/slave6/sendgen[15].ovec_inst/count_reg_1> <slaves/slave6/sendgen[14].ovec_inst/count_reg_1> <slaves/slave6/sendgen[13].ovec_inst/count_reg_1> <slaves/slave6/sendgen[12].ovec_inst/count_reg_1> <slaves/slave6/sendgen[11].ovec_inst/count_reg_1> <slaves/slave6/sendgen[10].ovec_inst/count_reg_1> <slaves/slave6/sendgen[9].ovec_inst/count_reg_1> <slaves/slave6/sendgen[8].ovec_inst/count_reg_1> <slaves/slave6/sendgen[7].ovec_inst/count_reg_1> <slaves/slave6/sendgen[6].ovec_inst/count_reg_1>
   <slaves/slave6/sendgen[5].ovec_inst/count_reg_1> <slaves/slave6/sendgen[4].ovec_inst/count_reg_1> <slaves/slave6/sendgen[3].ovec_inst/count_reg_1> <slaves/slave6/sendgen[2].ovec_inst/count_reg_1> <slaves/slave6/sendgen[1].ovec_inst/count_reg_1> <slaves/slave6/sendgen[0].ovec_inst/count_reg_1>
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/RARP_block/data_block.data_buffer_214> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/RARP_block/data_block.data_buffer_205> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/recgen[31].ivec_inst/state_FSM_FFd1> in Unit <top> is equivalent to the following 31 FFs/Latches, which will be removed : <slaves/slave6/recgen[29].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[30].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[28].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[26].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[27].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[25].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[24].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[22].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[23].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[21].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[19].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[20].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[18].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[16].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[17].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[15].ivec_inst/state_FSM_FFd1>
   <slaves/slave6/recgen[13].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[14].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[12].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[11].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[9].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[10].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[8].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[6].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[7].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[5].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[3].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[4].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[2].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[1].ivec_inst/state_FSM_FFd1> <slaves/slave6/recgen[0].ivec_inst/state_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/sendgen[83].ovec_inst/count_reg_2> in Unit <top> is equivalent to the following 83 FFs/Latches, which will be removed : <slaves/slave6/sendgen[82].ovec_inst/count_reg_2> <slaves/slave6/sendgen[81].ovec_inst/count_reg_2> <slaves/slave6/sendgen[80].ovec_inst/count_reg_2> <slaves/slave6/sendgen[79].ovec_inst/count_reg_2> <slaves/slave6/sendgen[78].ovec_inst/count_reg_2> <slaves/slave6/sendgen[77].ovec_inst/count_reg_2> <slaves/slave6/sendgen[76].ovec_inst/count_reg_2> <slaves/slave6/sendgen[75].ovec_inst/count_reg_2> <slaves/slave6/sendgen[74].ovec_inst/count_reg_2> <slaves/slave6/sendgen[73].ovec_inst/count_reg_2> <slaves/slave6/sendgen[72].ovec_inst/count_reg_2> <slaves/slave6/sendgen[71].ovec_inst/count_reg_2> <slaves/slave6/sendgen[70].ovec_inst/count_reg_2> <slaves/slave6/sendgen[69].ovec_inst/count_reg_2> <slaves/slave6/sendgen[68].ovec_inst/count_reg_2> <slaves/slave6/sendgen[67].ovec_inst/count_reg_2> <slaves/slave6/sendgen[66].ovec_inst/count_reg_2>
   <slaves/slave6/sendgen[65].ovec_inst/count_reg_2> <slaves/slave6/sendgen[64].ovec_inst/count_reg_2> <slaves/slave6/sendgen[63].ovec_inst/count_reg_2> <slaves/slave6/sendgen[62].ovec_inst/count_reg_2> <slaves/slave6/sendgen[61].ovec_inst/count_reg_2> <slaves/slave6/sendgen[60].ovec_inst/count_reg_2> <slaves/slave6/sendgen[59].ovec_inst/count_reg_2> <slaves/slave6/sendgen[58].ovec_inst/count_reg_2> <slaves/slave6/sendgen[57].ovec_inst/count_reg_2> <slaves/slave6/sendgen[56].ovec_inst/count_reg_2> <slaves/slave6/sendgen[55].ovec_inst/count_reg_2> <slaves/slave6/sendgen[54].ovec_inst/count_reg_2> <slaves/slave6/sendgen[53].ovec_inst/count_reg_2> <slaves/slave6/sendgen[52].ovec_inst/count_reg_2> <slaves/slave6/sendgen[51].ovec_inst/count_reg_2> <slaves/slave6/sendgen[50].ovec_inst/count_reg_2> <slaves/slave6/sendgen[49].ovec_inst/count_reg_2> <slaves/slave6/sendgen[48].ovec_inst/count_reg_2> <slaves/slave6/sendgen[47].ovec_inst/count_reg_2> <slaves/slave6/sendgen[46].ovec_inst/count_reg_2>
   <slaves/slave6/sendgen[45].ovec_inst/count_reg_2> <slaves/slave6/sendgen[44].ovec_inst/count_reg_2> <slaves/slave6/sendgen[43].ovec_inst/count_reg_2> <slaves/slave6/sendgen[42].ovec_inst/count_reg_2> <slaves/slave6/sendgen[41].ovec_inst/count_reg_2> <slaves/slave6/sendgen[40].ovec_inst/count_reg_2> <slaves/slave6/sendgen[39].ovec_inst/count_reg_2> <slaves/slave6/sendgen[38].ovec_inst/count_reg_2> <slaves/slave6/sendgen[37].ovec_inst/count_reg_2> <slaves/slave6/sendgen[36].ovec_inst/count_reg_2> <slaves/slave6/sendgen[35].ovec_inst/count_reg_2> <slaves/slave6/sendgen[34].ovec_inst/count_reg_2> <slaves/slave6/sendgen[33].ovec_inst/count_reg_2> <slaves/slave6/sendgen[32].ovec_inst/count_reg_2> <slaves/slave6/sendgen[31].ovec_inst/count_reg_2> <slaves/slave6/sendgen[30].ovec_inst/count_reg_2> <slaves/slave6/sendgen[29].ovec_inst/count_reg_2> <slaves/slave6/sendgen[28].ovec_inst/count_reg_2> <slaves/slave6/sendgen[27].ovec_inst/count_reg_2> <slaves/slave6/sendgen[26].ovec_inst/count_reg_2>
   <slaves/slave6/sendgen[25].ovec_inst/count_reg_2> <slaves/slave6/sendgen[24].ovec_inst/count_reg_2> <slaves/slave6/sendgen[23].ovec_inst/count_reg_2> <slaves/slave6/sendgen[22].ovec_inst/count_reg_2> <slaves/slave6/sendgen[21].ovec_inst/count_reg_2> <slaves/slave6/sendgen[20].ovec_inst/count_reg_2> <slaves/slave6/sendgen[19].ovec_inst/count_reg_2> <slaves/slave6/sendgen[18].ovec_inst/count_reg_2> <slaves/slave6/sendgen[17].ovec_inst/count_reg_2> <slaves/slave6/sendgen[16].ovec_inst/count_reg_2> <slaves/slave6/sendgen[15].ovec_inst/count_reg_2> <slaves/slave6/sendgen[14].ovec_inst/count_reg_2> <slaves/slave6/sendgen[13].ovec_inst/count_reg_2> <slaves/slave6/sendgen[12].ovec_inst/count_reg_2> <slaves/slave6/sendgen[11].ovec_inst/count_reg_2> <slaves/slave6/sendgen[10].ovec_inst/count_reg_2> <slaves/slave6/sendgen[9].ovec_inst/count_reg_2> <slaves/slave6/sendgen[8].ovec_inst/count_reg_2> <slaves/slave6/sendgen[7].ovec_inst/count_reg_2> <slaves/slave6/sendgen[6].ovec_inst/count_reg_2>
   <slaves/slave6/sendgen[5].ovec_inst/count_reg_2> <slaves/slave6/sendgen[4].ovec_inst/count_reg_2> <slaves/slave6/sendgen[3].ovec_inst/count_reg_2> <slaves/slave6/sendgen[2].ovec_inst/count_reg_2> <slaves/slave6/sendgen[1].ovec_inst/count_reg_2> <slaves/slave6/sendgen[0].ovec_inst/count_reg_2>
INFO:Xst:2261 - The FF/Latch <slaves/slave6/recgen[31].ivec_inst/state_FSM_FFd2> in Unit <top> is equivalent to the following 31 FFs/Latches, which will be removed : <slaves/slave6/recgen[30].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[28].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[29].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[27].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[25].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[26].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[24].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[23].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[21].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[22].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[20].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[18].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[19].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[17].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[15].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[16].ivec_inst/state_FSM_FFd2>
   <slaves/slave6/recgen[14].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[13].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[11].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[12].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[10].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[8].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[9].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[7].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[5].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[6].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[4].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[2].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[3].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[1].ivec_inst/state_FSM_FFd2> <slaves/slave6/recgen[0].ivec_inst/state_FSM_FFd2> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/RARP_block/data_block.data_buffer_166> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/RARP_block/data_block.data_buffer_157> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/sendgen[83].ovec_inst/count_reg_3> in Unit <top> is equivalent to the following 83 FFs/Latches, which will be removed : <slaves/slave6/sendgen[82].ovec_inst/count_reg_3> <slaves/slave6/sendgen[81].ovec_inst/count_reg_3> <slaves/slave6/sendgen[80].ovec_inst/count_reg_3> <slaves/slave6/sendgen[79].ovec_inst/count_reg_3> <slaves/slave6/sendgen[78].ovec_inst/count_reg_3> <slaves/slave6/sendgen[77].ovec_inst/count_reg_3> <slaves/slave6/sendgen[76].ovec_inst/count_reg_3> <slaves/slave6/sendgen[75].ovec_inst/count_reg_3> <slaves/slave6/sendgen[74].ovec_inst/count_reg_3> <slaves/slave6/sendgen[73].ovec_inst/count_reg_3> <slaves/slave6/sendgen[72].ovec_inst/count_reg_3> <slaves/slave6/sendgen[71].ovec_inst/count_reg_3> <slaves/slave6/sendgen[70].ovec_inst/count_reg_3> <slaves/slave6/sendgen[69].ovec_inst/count_reg_3> <slaves/slave6/sendgen[68].ovec_inst/count_reg_3> <slaves/slave6/sendgen[67].ovec_inst/count_reg_3> <slaves/slave6/sendgen[66].ovec_inst/count_reg_3>
   <slaves/slave6/sendgen[65].ovec_inst/count_reg_3> <slaves/slave6/sendgen[64].ovec_inst/count_reg_3> <slaves/slave6/sendgen[63].ovec_inst/count_reg_3> <slaves/slave6/sendgen[62].ovec_inst/count_reg_3> <slaves/slave6/sendgen[61].ovec_inst/count_reg_3> <slaves/slave6/sendgen[60].ovec_inst/count_reg_3> <slaves/slave6/sendgen[59].ovec_inst/count_reg_3> <slaves/slave6/sendgen[58].ovec_inst/count_reg_3> <slaves/slave6/sendgen[57].ovec_inst/count_reg_3> <slaves/slave6/sendgen[56].ovec_inst/count_reg_3> <slaves/slave6/sendgen[55].ovec_inst/count_reg_3> <slaves/slave6/sendgen[54].ovec_inst/count_reg_3> <slaves/slave6/sendgen[53].ovec_inst/count_reg_3> <slaves/slave6/sendgen[52].ovec_inst/count_reg_3> <slaves/slave6/sendgen[51].ovec_inst/count_reg_3> <slaves/slave6/sendgen[50].ovec_inst/count_reg_3> <slaves/slave6/sendgen[49].ovec_inst/count_reg_3> <slaves/slave6/sendgen[48].ovec_inst/count_reg_3> <slaves/slave6/sendgen[47].ovec_inst/count_reg_3> <slaves/slave6/sendgen[46].ovec_inst/count_reg_3>
   <slaves/slave6/sendgen[45].ovec_inst/count_reg_3> <slaves/slave6/sendgen[44].ovec_inst/count_reg_3> <slaves/slave6/sendgen[43].ovec_inst/count_reg_3> <slaves/slave6/sendgen[42].ovec_inst/count_reg_3> <slaves/slave6/sendgen[41].ovec_inst/count_reg_3> <slaves/slave6/sendgen[40].ovec_inst/count_reg_3> <slaves/slave6/sendgen[39].ovec_inst/count_reg_3> <slaves/slave6/sendgen[38].ovec_inst/count_reg_3> <slaves/slave6/sendgen[37].ovec_inst/count_reg_3> <slaves/slave6/sendgen[36].ovec_inst/count_reg_3> <slaves/slave6/sendgen[35].ovec_inst/count_reg_3> <slaves/slave6/sendgen[34].ovec_inst/count_reg_3> <slaves/slave6/sendgen[33].ovec_inst/count_reg_3> <slaves/slave6/sendgen[32].ovec_inst/count_reg_3> <slaves/slave6/sendgen[31].ovec_inst/count_reg_3> <slaves/slave6/sendgen[30].ovec_inst/count_reg_3> <slaves/slave6/sendgen[29].ovec_inst/count_reg_3> <slaves/slave6/sendgen[28].ovec_inst/count_reg_3> <slaves/slave6/sendgen[27].ovec_inst/count_reg_3> <slaves/slave6/sendgen[26].ovec_inst/count_reg_3>
   <slaves/slave6/sendgen[25].ovec_inst/count_reg_3> <slaves/slave6/sendgen[24].ovec_inst/count_reg_3> <slaves/slave6/sendgen[23].ovec_inst/count_reg_3> <slaves/slave6/sendgen[22].ovec_inst/count_reg_3> <slaves/slave6/sendgen[21].ovec_inst/count_reg_3> <slaves/slave6/sendgen[20].ovec_inst/count_reg_3> <slaves/slave6/sendgen[19].ovec_inst/count_reg_3> <slaves/slave6/sendgen[18].ovec_inst/count_reg_3> <slaves/slave6/sendgen[17].ovec_inst/count_reg_3> <slaves/slave6/sendgen[16].ovec_inst/count_reg_3> <slaves/slave6/sendgen[15].ovec_inst/count_reg_3> <slaves/slave6/sendgen[14].ovec_inst/count_reg_3> <slaves/slave6/sendgen[13].ovec_inst/count_reg_3> <slaves/slave6/sendgen[12].ovec_inst/count_reg_3> <slaves/slave6/sendgen[11].ovec_inst/count_reg_3> <slaves/slave6/sendgen[10].ovec_inst/count_reg_3> <slaves/slave6/sendgen[9].ovec_inst/count_reg_3> <slaves/slave6/sendgen[8].ovec_inst/count_reg_3> <slaves/slave6/sendgen[7].ovec_inst/count_reg_3> <slaves/slave6/sendgen[6].ovec_inst/count_reg_3>
   <slaves/slave6/sendgen[5].ovec_inst/count_reg_3> <slaves/slave6/sendgen[4].ovec_inst/count_reg_3> <slaves/slave6/sendgen[3].ovec_inst/count_reg_3> <slaves/slave6/sendgen[2].ovec_inst/count_reg_3> <slaves/slave6/sendgen[1].ovec_inst/count_reg_3> <slaves/slave6/sendgen[0].ovec_inst/count_reg_3>
INFO:Xst:2261 - The FF/Latch <slaves/slave6/sendgen[83].ovec_inst/count_reg_4> in Unit <top> is equivalent to the following 83 FFs/Latches, which will be removed : <slaves/slave6/sendgen[82].ovec_inst/count_reg_4> <slaves/slave6/sendgen[81].ovec_inst/count_reg_4> <slaves/slave6/sendgen[80].ovec_inst/count_reg_4> <slaves/slave6/sendgen[79].ovec_inst/count_reg_4> <slaves/slave6/sendgen[78].ovec_inst/count_reg_4> <slaves/slave6/sendgen[77].ovec_inst/count_reg_4> <slaves/slave6/sendgen[76].ovec_inst/count_reg_4> <slaves/slave6/sendgen[75].ovec_inst/count_reg_4> <slaves/slave6/sendgen[74].ovec_inst/count_reg_4> <slaves/slave6/sendgen[73].ovec_inst/count_reg_4> <slaves/slave6/sendgen[72].ovec_inst/count_reg_4> <slaves/slave6/sendgen[71].ovec_inst/count_reg_4> <slaves/slave6/sendgen[70].ovec_inst/count_reg_4> <slaves/slave6/sendgen[69].ovec_inst/count_reg_4> <slaves/slave6/sendgen[68].ovec_inst/count_reg_4> <slaves/slave6/sendgen[67].ovec_inst/count_reg_4> <slaves/slave6/sendgen[66].ovec_inst/count_reg_4>
   <slaves/slave6/sendgen[65].ovec_inst/count_reg_4> <slaves/slave6/sendgen[64].ovec_inst/count_reg_4> <slaves/slave6/sendgen[63].ovec_inst/count_reg_4> <slaves/slave6/sendgen[62].ovec_inst/count_reg_4> <slaves/slave6/sendgen[61].ovec_inst/count_reg_4> <slaves/slave6/sendgen[60].ovec_inst/count_reg_4> <slaves/slave6/sendgen[59].ovec_inst/count_reg_4> <slaves/slave6/sendgen[58].ovec_inst/count_reg_4> <slaves/slave6/sendgen[57].ovec_inst/count_reg_4> <slaves/slave6/sendgen[56].ovec_inst/count_reg_4> <slaves/slave6/sendgen[55].ovec_inst/count_reg_4> <slaves/slave6/sendgen[54].ovec_inst/count_reg_4> <slaves/slave6/sendgen[53].ovec_inst/count_reg_4> <slaves/slave6/sendgen[52].ovec_inst/count_reg_4> <slaves/slave6/sendgen[51].ovec_inst/count_reg_4> <slaves/slave6/sendgen[50].ovec_inst/count_reg_4> <slaves/slave6/sendgen[49].ovec_inst/count_reg_4> <slaves/slave6/sendgen[48].ovec_inst/count_reg_4> <slaves/slave6/sendgen[47].ovec_inst/count_reg_4> <slaves/slave6/sendgen[46].ovec_inst/count_reg_4>
   <slaves/slave6/sendgen[45].ovec_inst/count_reg_4> <slaves/slave6/sendgen[44].ovec_inst/count_reg_4> <slaves/slave6/sendgen[43].ovec_inst/count_reg_4> <slaves/slave6/sendgen[42].ovec_inst/count_reg_4> <slaves/slave6/sendgen[41].ovec_inst/count_reg_4> <slaves/slave6/sendgen[40].ovec_inst/count_reg_4> <slaves/slave6/sendgen[39].ovec_inst/count_reg_4> <slaves/slave6/sendgen[38].ovec_inst/count_reg_4> <slaves/slave6/sendgen[37].ovec_inst/count_reg_4> <slaves/slave6/sendgen[36].ovec_inst/count_reg_4> <slaves/slave6/sendgen[35].ovec_inst/count_reg_4> <slaves/slave6/sendgen[34].ovec_inst/count_reg_4> <slaves/slave6/sendgen[33].ovec_inst/count_reg_4> <slaves/slave6/sendgen[32].ovec_inst/count_reg_4> <slaves/slave6/sendgen[31].ovec_inst/count_reg_4> <slaves/slave6/sendgen[30].ovec_inst/count_reg_4> <slaves/slave6/sendgen[29].ovec_inst/count_reg_4> <slaves/slave6/sendgen[28].ovec_inst/count_reg_4> <slaves/slave6/sendgen[27].ovec_inst/count_reg_4> <slaves/slave6/sendgen[26].ovec_inst/count_reg_4>
   <slaves/slave6/sendgen[25].ovec_inst/count_reg_4> <slaves/slave6/sendgen[24].ovec_inst/count_reg_4> <slaves/slave6/sendgen[23].ovec_inst/count_reg_4> <slaves/slave6/sendgen[22].ovec_inst/count_reg_4> <slaves/slave6/sendgen[21].ovec_inst/count_reg_4> <slaves/slave6/sendgen[20].ovec_inst/count_reg_4> <slaves/slave6/sendgen[19].ovec_inst/count_reg_4> <slaves/slave6/sendgen[18].ovec_inst/count_reg_4> <slaves/slave6/sendgen[17].ovec_inst/count_reg_4> <slaves/slave6/sendgen[16].ovec_inst/count_reg_4> <slaves/slave6/sendgen[15].ovec_inst/count_reg_4> <slaves/slave6/sendgen[14].ovec_inst/count_reg_4> <slaves/slave6/sendgen[13].ovec_inst/count_reg_4> <slaves/slave6/sendgen[12].ovec_inst/count_reg_4> <slaves/slave6/sendgen[11].ovec_inst/count_reg_4> <slaves/slave6/sendgen[10].ovec_inst/count_reg_4> <slaves/slave6/sendgen[9].ovec_inst/count_reg_4> <slaves/slave6/sendgen[8].ovec_inst/count_reg_4> <slaves/slave6/sendgen[7].ovec_inst/count_reg_4> <slaves/slave6/sendgen[6].ovec_inst/count_reg_4>
   <slaves/slave6/sendgen[5].ovec_inst/count_reg_4> <slaves/slave6/sendgen[4].ovec_inst/count_reg_4> <slaves/slave6/sendgen[3].ovec_inst/count_reg_4> <slaves/slave6/sendgen[2].ovec_inst/count_reg_4> <slaves/slave6/sendgen[1].ovec_inst/count_reg_4> <slaves/slave6/sendgen[0].ovec_inst/count_reg_4>
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/RARP_block/data_block.data_buffer_222> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/RARP_block/data_block.data_buffer_213> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/rx_packet_parser/rarp.pkt_data_102> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_packet_parser/rarp.pkt_data_93> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/RARP_block/data_block.data_buffer_174> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/RARP_block/data_block.data_buffer_165> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/RARP_block/data_block.data_buffer_230> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/RARP_block/data_block.data_buffer_221> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/rx_packet_parser/rarp.pkt_data_110> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_packet_parser/rarp.pkt_data_101> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/RARP_block/data_block.data_buffer_182> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/RARP_block/data_block.data_buffer_173> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/RARP_block/data_block.data_buffer_190> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/RARP_block/data_block.data_buffer_181> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/RARP_block/data_block.data_buffer_238> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/RARP_block/data_block.data_buffer_229> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/rx_packet_parser/rarp.pkt_data_118> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_packet_parser/rarp.pkt_data_109> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_0> <ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_0> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/RARP_block/rarp_send> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/RARP_block/rarp_end_addr_0> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_1> <ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_1> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/RARP_block/data_block.data_buffer_198> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/RARP_block/data_block.data_buffer_189> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_2> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_3> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_4> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_5> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_6> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus/udp_if/rx_packet_parser/arp.pkt_mask_7> <ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_7> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus/udp_if/rx_packet_parser/arp.pkt_mask_8> <ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_8> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/IPADDR/IP_addr_rx_block.pkt_mask_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus/udp_if/rx_packet_parser/arp.pkt_mask_9> <ipbus/udp_if/rx_packet_parser/ip_pkt.pkt_mask_9> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/payload/send_packet.send_pending_i> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/payload/send_packet.next_state_0> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/ARP/write_data.shift_buf_12> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <ipbus/udp_if/ARP/write_data.shift_buf_10> <ipbus/udp_if/ARP/write_data.shift_buf_7> <ipbus/udp_if/ARP/write_data.shift_buf_1> <ipbus/udp_if/ARP/write_data.shift_buf_0> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/ARP/write_data.shift_buf_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/ARP/write_data.shift_buf_9> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/payload/address_block.addr_int_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/payload/next_addr_block.addr_int_10> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/status/status_end_addr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/status/status_send> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/recgen[31].ivec_inst/count_reg_0> in Unit <top> is equivalent to the following 31 FFs/Latches, which will be removed : <slaves/slave6/recgen[30].ivec_inst/count_reg_0> <slaves/slave6/recgen[29].ivec_inst/count_reg_0> <slaves/slave6/recgen[28].ivec_inst/count_reg_0> <slaves/slave6/recgen[27].ivec_inst/count_reg_0> <slaves/slave6/recgen[26].ivec_inst/count_reg_0> <slaves/slave6/recgen[25].ivec_inst/count_reg_0> <slaves/slave6/recgen[24].ivec_inst/count_reg_0> <slaves/slave6/recgen[23].ivec_inst/count_reg_0> <slaves/slave6/recgen[22].ivec_inst/count_reg_0> <slaves/slave6/recgen[21].ivec_inst/count_reg_0> <slaves/slave6/recgen[20].ivec_inst/count_reg_0> <slaves/slave6/recgen[19].ivec_inst/count_reg_0> <slaves/slave6/recgen[18].ivec_inst/count_reg_0> <slaves/slave6/recgen[17].ivec_inst/count_reg_0> <slaves/slave6/recgen[16].ivec_inst/count_reg_0> <slaves/slave6/recgen[15].ivec_inst/count_reg_0> <slaves/slave6/recgen[14].ivec_inst/count_reg_0>
   <slaves/slave6/recgen[13].ivec_inst/count_reg_0> <slaves/slave6/recgen[12].ivec_inst/count_reg_0> <slaves/slave6/recgen[11].ivec_inst/count_reg_0> <slaves/slave6/recgen[10].ivec_inst/count_reg_0> <slaves/slave6/recgen[9].ivec_inst/count_reg_0> <slaves/slave6/recgen[8].ivec_inst/count_reg_0> <slaves/slave6/recgen[7].ivec_inst/count_reg_0> <slaves/slave6/recgen[6].ivec_inst/count_reg_0> <slaves/slave6/recgen[5].ivec_inst/count_reg_0> <slaves/slave6/recgen[4].ivec_inst/count_reg_0> <slaves/slave6/recgen[3].ivec_inst/count_reg_0> <slaves/slave6/recgen[2].ivec_inst/count_reg_0> <slaves/slave6/recgen[1].ivec_inst/count_reg_0> <slaves/slave6/recgen[0].ivec_inst/count_reg_0> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/recgen[31].ivec_inst/count_reg_1> in Unit <top> is equivalent to the following 31 FFs/Latches, which will be removed : <slaves/slave6/recgen[30].ivec_inst/count_reg_1> <slaves/slave6/recgen[29].ivec_inst/count_reg_1> <slaves/slave6/recgen[28].ivec_inst/count_reg_1> <slaves/slave6/recgen[27].ivec_inst/count_reg_1> <slaves/slave6/recgen[26].ivec_inst/count_reg_1> <slaves/slave6/recgen[25].ivec_inst/count_reg_1> <slaves/slave6/recgen[24].ivec_inst/count_reg_1> <slaves/slave6/recgen[23].ivec_inst/count_reg_1> <slaves/slave6/recgen[22].ivec_inst/count_reg_1> <slaves/slave6/recgen[21].ivec_inst/count_reg_1> <slaves/slave6/recgen[20].ivec_inst/count_reg_1> <slaves/slave6/recgen[19].ivec_inst/count_reg_1> <slaves/slave6/recgen[18].ivec_inst/count_reg_1> <slaves/slave6/recgen[17].ivec_inst/count_reg_1> <slaves/slave6/recgen[16].ivec_inst/count_reg_1> <slaves/slave6/recgen[15].ivec_inst/count_reg_1> <slaves/slave6/recgen[14].ivec_inst/count_reg_1>
   <slaves/slave6/recgen[13].ivec_inst/count_reg_1> <slaves/slave6/recgen[12].ivec_inst/count_reg_1> <slaves/slave6/recgen[11].ivec_inst/count_reg_1> <slaves/slave6/recgen[10].ivec_inst/count_reg_1> <slaves/slave6/recgen[9].ivec_inst/count_reg_1> <slaves/slave6/recgen[8].ivec_inst/count_reg_1> <slaves/slave6/recgen[7].ivec_inst/count_reg_1> <slaves/slave6/recgen[6].ivec_inst/count_reg_1> <slaves/slave6/recgen[5].ivec_inst/count_reg_1> <slaves/slave6/recgen[4].ivec_inst/count_reg_1> <slaves/slave6/recgen[3].ivec_inst/count_reg_1> <slaves/slave6/recgen[2].ivec_inst/count_reg_1> <slaves/slave6/recgen[1].ivec_inst/count_reg_1> <slaves/slave6/recgen[0].ivec_inst/count_reg_1> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/recgen[31].ivec_inst/count_reg_2> in Unit <top> is equivalent to the following 31 FFs/Latches, which will be removed : <slaves/slave6/recgen[30].ivec_inst/count_reg_2> <slaves/slave6/recgen[29].ivec_inst/count_reg_2> <slaves/slave6/recgen[28].ivec_inst/count_reg_2> <slaves/slave6/recgen[27].ivec_inst/count_reg_2> <slaves/slave6/recgen[26].ivec_inst/count_reg_2> <slaves/slave6/recgen[25].ivec_inst/count_reg_2> <slaves/slave6/recgen[24].ivec_inst/count_reg_2> <slaves/slave6/recgen[23].ivec_inst/count_reg_2> <slaves/slave6/recgen[22].ivec_inst/count_reg_2> <slaves/slave6/recgen[21].ivec_inst/count_reg_2> <slaves/slave6/recgen[20].ivec_inst/count_reg_2> <slaves/slave6/recgen[19].ivec_inst/count_reg_2> <slaves/slave6/recgen[18].ivec_inst/count_reg_2> <slaves/slave6/recgen[17].ivec_inst/count_reg_2> <slaves/slave6/recgen[16].ivec_inst/count_reg_2> <slaves/slave6/recgen[15].ivec_inst/count_reg_2> <slaves/slave6/recgen[14].ivec_inst/count_reg_2>
   <slaves/slave6/recgen[13].ivec_inst/count_reg_2> <slaves/slave6/recgen[12].ivec_inst/count_reg_2> <slaves/slave6/recgen[11].ivec_inst/count_reg_2> <slaves/slave6/recgen[10].ivec_inst/count_reg_2> <slaves/slave6/recgen[9].ivec_inst/count_reg_2> <slaves/slave6/recgen[8].ivec_inst/count_reg_2> <slaves/slave6/recgen[7].ivec_inst/count_reg_2> <slaves/slave6/recgen[6].ivec_inst/count_reg_2> <slaves/slave6/recgen[5].ivec_inst/count_reg_2> <slaves/slave6/recgen[4].ivec_inst/count_reg_2> <slaves/slave6/recgen[3].ivec_inst/count_reg_2> <slaves/slave6/recgen[2].ivec_inst/count_reg_2> <slaves/slave6/recgen[1].ivec_inst/count_reg_2> <slaves/slave6/recgen[0].ivec_inst/count_reg_2> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/rx_byte_sum/hi_byte_calc.clr_sum_buf> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_byte_sum/lo_byte_calc.clr_sum_buf> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus/udp_if/rx_packet_parser/ping.pkt_mask_10> <ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_10> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/recgen[31].ivec_inst/count_reg_3> in Unit <top> is equivalent to the following 31 FFs/Latches, which will be removed : <slaves/slave6/recgen[30].ivec_inst/count_reg_3> <slaves/slave6/recgen[29].ivec_inst/count_reg_3> <slaves/slave6/recgen[28].ivec_inst/count_reg_3> <slaves/slave6/recgen[27].ivec_inst/count_reg_3> <slaves/slave6/recgen[26].ivec_inst/count_reg_3> <slaves/slave6/recgen[25].ivec_inst/count_reg_3> <slaves/slave6/recgen[24].ivec_inst/count_reg_3> <slaves/slave6/recgen[23].ivec_inst/count_reg_3> <slaves/slave6/recgen[22].ivec_inst/count_reg_3> <slaves/slave6/recgen[21].ivec_inst/count_reg_3> <slaves/slave6/recgen[20].ivec_inst/count_reg_3> <slaves/slave6/recgen[19].ivec_inst/count_reg_3> <slaves/slave6/recgen[18].ivec_inst/count_reg_3> <slaves/slave6/recgen[17].ivec_inst/count_reg_3> <slaves/slave6/recgen[16].ivec_inst/count_reg_3> <slaves/slave6/recgen[15].ivec_inst/count_reg_3> <slaves/slave6/recgen[14].ivec_inst/count_reg_3>
   <slaves/slave6/recgen[13].ivec_inst/count_reg_3> <slaves/slave6/recgen[12].ivec_inst/count_reg_3> <slaves/slave6/recgen[11].ivec_inst/count_reg_3> <slaves/slave6/recgen[10].ivec_inst/count_reg_3> <slaves/slave6/recgen[9].ivec_inst/count_reg_3> <slaves/slave6/recgen[8].ivec_inst/count_reg_3> <slaves/slave6/recgen[7].ivec_inst/count_reg_3> <slaves/slave6/recgen[6].ivec_inst/count_reg_3> <slaves/slave6/recgen[5].ivec_inst/count_reg_3> <slaves/slave6/recgen[4].ivec_inst/count_reg_3> <slaves/slave6/recgen[3].ivec_inst/count_reg_3> <slaves/slave6/recgen[2].ivec_inst/count_reg_3> <slaves/slave6/recgen[1].ivec_inst/count_reg_3> <slaves/slave6/recgen[0].ivec_inst/count_reg_3> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <ipbus/udp_if/rx_packet_parser/ping.pkt_mask_11> <ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_11> 
INFO:Xst:2261 - The FF/Latch <slaves/slave6/recgen[31].ivec_inst/count_reg_4> in Unit <top> is equivalent to the following 31 FFs/Latches, which will be removed : <slaves/slave6/recgen[30].ivec_inst/count_reg_4> <slaves/slave6/recgen[29].ivec_inst/count_reg_4> <slaves/slave6/recgen[28].ivec_inst/count_reg_4> <slaves/slave6/recgen[27].ivec_inst/count_reg_4> <slaves/slave6/recgen[26].ivec_inst/count_reg_4> <slaves/slave6/recgen[25].ivec_inst/count_reg_4> <slaves/slave6/recgen[24].ivec_inst/count_reg_4> <slaves/slave6/recgen[23].ivec_inst/count_reg_4> <slaves/slave6/recgen[22].ivec_inst/count_reg_4> <slaves/slave6/recgen[21].ivec_inst/count_reg_4> <slaves/slave6/recgen[20].ivec_inst/count_reg_4> <slaves/slave6/recgen[19].ivec_inst/count_reg_4> <slaves/slave6/recgen[18].ivec_inst/count_reg_4> <slaves/slave6/recgen[17].ivec_inst/count_reg_4> <slaves/slave6/recgen[16].ivec_inst/count_reg_4> <slaves/slave6/recgen[15].ivec_inst/count_reg_4> <slaves/slave6/recgen[14].ivec_inst/count_reg_4>
   <slaves/slave6/recgen[13].ivec_inst/count_reg_4> <slaves/slave6/recgen[12].ivec_inst/count_reg_4> <slaves/slave6/recgen[11].ivec_inst/count_reg_4> <slaves/slave6/recgen[10].ivec_inst/count_reg_4> <slaves/slave6/recgen[9].ivec_inst/count_reg_4> <slaves/slave6/recgen[8].ivec_inst/count_reg_4> <slaves/slave6/recgen[7].ivec_inst/count_reg_4> <slaves/slave6/recgen[6].ivec_inst/count_reg_4> <slaves/slave6/recgen[5].ivec_inst/count_reg_4> <slaves/slave6/recgen[4].ivec_inst/count_reg_4> <slaves/slave6/recgen[3].ivec_inst/count_reg_4> <slaves/slave6/recgen[2].ivec_inst/count_reg_4> <slaves/slave6/recgen[1].ivec_inst/count_reg_4> <slaves/slave6/recgen[0].ivec_inst/count_reg_4> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_12> 
INFO:Xst:2261 - The FF/Latch <ipbus/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ipbus/udp_if/resend/resend_pkt_id_block.pkt_mask_13> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/tx_ram_selector/free_6> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/tx_ram_selector/send_pending_block.send_pending_i_6> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/tx_ram_selector/free_7> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/tx_ram_selector/send_pending_block.send_pending_i_7> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/tx_ram_selector/free_8> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/tx_ram_selector/send_pending_block.send_pending_i_8> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/tx_ram_selector/free_9> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/tx_ram_selector/send_pending_block.send_pending_i_9> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/rx_ram_selector/free_10> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_ram_selector/send_pending_block.send_pending_i_10> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/rx_ram_selector/free_11> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_ram_selector/send_pending_block.send_pending_i_11> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/rx_ram_selector/free_12> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_ram_selector/send_pending_block.send_pending_i_12> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/rx_ram_selector/free_13> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_ram_selector/send_pending_block.send_pending_i_13> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/rx_ram_selector/free_14> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_ram_selector/send_pending_block.send_pending_i_14> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/rx_ram_selector/free_15> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_ram_selector/send_pending_block.send_pending_i_15> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/internal_ram_selector/free_0> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/internal_ram_selector/send_pending_block.send_pending_i_0> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/internal_ram_selector/free_1> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/internal_ram_selector/send_pending_block.send_pending_i_1> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/tx_ram_selector/free_10> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/tx_ram_selector/send_pending_block.send_pending_i_10> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/tx_ram_selector/free_11> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/tx_ram_selector/send_pending_block.send_pending_i_11> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/tx_ram_selector/free_12> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/tx_ram_selector/send_pending_block.send_pending_i_12> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/tx_ram_selector/free_13> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/tx_ram_selector/send_pending_block.send_pending_i_13> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/tx_ram_selector/free_14> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/tx_ram_selector/send_pending_block.send_pending_i_14> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/tx_ram_selector/free_15> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/tx_ram_selector/send_pending_block.send_pending_i_15> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/rx_ram_selector/free_0> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_ram_selector/send_pending_block.send_pending_i_0> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/rx_ram_selector/free_1> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_ram_selector/send_pending_block.send_pending_i_1> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/rx_ram_selector/free_2> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_ram_selector/send_pending_block.send_pending_i_2> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/rx_ram_selector/free_3> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_ram_selector/send_pending_block.send_pending_i_3> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/rx_ram_selector/free_4> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_ram_selector/send_pending_block.send_pending_i_4> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/rx_ram_selector/free_5> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_ram_selector/send_pending_block.send_pending_i_5> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/rx_ram_selector/free_6> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_ram_selector/send_pending_block.send_pending_i_6> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/rx_ram_selector/free_7> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_ram_selector/send_pending_block.send_pending_i_7> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/rx_ram_selector/free_8> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_ram_selector/send_pending_block.send_pending_i_8> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/rx_ram_selector/free_9> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/rx_ram_selector/send_pending_block.send_pending_i_9> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/tx_ram_selector/free_0> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/tx_ram_selector/send_pending_block.send_pending_i_0> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/tx_ram_selector/free_1> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/tx_ram_selector/send_pending_block.send_pending_i_1> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/tx_ram_selector/free_2> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/tx_ram_selector/send_pending_block.send_pending_i_2> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/tx_ram_selector/free_3> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/tx_ram_selector/send_pending_block.send_pending_i_3> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/tx_ram_selector/free_4> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/tx_ram_selector/send_pending_block.send_pending_i_4> 
INFO:Xst:3203 - The FF/Latch <ipbus/udp_if/tx_ram_selector/free_5> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <ipbus/udp_if/tx_ram_selector/send_pending_block.send_pending_i_5> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <ipbus/udp_if/status_buffer/history_block.async_payload_3> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 14.
INFO:Xst:2260 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_QPLLLOCK/data_sync> in Unit <top> is equivalent to the following FF/Latch : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_QPLLLOCK/data_sync> 
INFO:Xst:2260 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync> in Unit <top> is equivalent to the following FF/Latch : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync> 
INFO:Xst:2260 - The FF/Latch <eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/sync_CPLLLOCK/data_sync> in Unit <top> is equivalent to the following FF/Latch : <eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/sync_CPLLLOCK/data_sync> 
FlipFlop slaves/slave6/addr2_reg_7 has been replicated 1 time(s)
FlipFlop slaves/slave6/addr2_reg_8 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <clocks/nuke_d2>.
INFO:Xst:741 - HDL ADVISOR - A 6-bit shift register was found for signal <ipbus/udp_if/rx_packet_parser/broadcast.pkt_mask_5> and currently occupies 6 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7961
 Flip-Flops                                            : 7961
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 17016
#      AND2                        : 12
#      GND                         : 69
#      INV                         : 58
#      LUT1                        : 484
#      LUT2                        : 1248
#      LUT3                        : 4216
#      LUT4                        : 1401
#      LUT5                        : 2042
#      LUT6                        : 4829
#      LUT6_2                      : 50
#      MUXCY                       : 676
#      MUXCY_L                     : 195
#      MUXF5                       : 3
#      MUXF6                       : 1
#      MUXF7                       : 965
#      MUXF8                       : 7
#      VCC                         : 69
#      XORCY                       : 691
# FlipFlops/Latches                : 9823
#      FD                          : 1699
#      FDC                         : 88
#      FDCE                        : 16
#      FDE                         : 2393
#      FDP                         : 252
#      FDR                         : 3259
#      FDRE                        : 2001
#      FDS                         : 81
#      FDSE                        : 31
#      LDC                         : 1
#      ODDR                        : 2
# RAMS                             : 210
#      RAM32M                      : 4
#      RAM64M                      : 2
#      RAM64X1D                    : 8
#      RAMB36E1                    : 196
# Shift Registers                  : 249
#      SRL16                       : 124
#      SRL16E                      : 14
#      SRLC16E                     : 22
#      SRLC32E                     : 89
# Clock Buffers                    : 12
#      BUFG                        : 12
# IO Buffers                       : 138
#      IBUF                        : 37
#      IBUFDS_GTE2                 : 1
#      IBUFGDS                     : 1
#      IOBUF                       : 6
#      OBUF                        : 93
# GigabitIOs                       : 2
#      GTXE2_CHANNEL               : 1
#      GTXE2_COMMON                : 1
# Others                           : 4
#      BSCANE2                     : 1
#      MMCME2_ADV                  : 3

Device utilization summary:
---------------------------

Selected Device : 7k160tfbg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            9823  out of  202800     4%  
 Number of Slice LUTs:                14617  out of  101400    14%  
    Number used as Logic:             14328  out of  101400    14%  
    Number used as Memory:              289  out of  35000     0%  
       Number used as RAM:               40
       Number used as SRL:              249

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  17722
   Number with an unused Flip Flop:    7899  out of  17722    44%  
   Number with an unused LUT:          3105  out of  17722    17%  
   Number of fully used LUT-FF pairs:  6718  out of  17722    37%  
   Number of unique control sets:       288

IO Utilization: 
 Number of IOs:                         138
 Number of bonded IOBs:                 138  out of    285    48%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              196  out of    325    60%  
    Number using Block RAM only:        196
 Number of BUFG/BUFGCTRLs:               12  out of     32    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                           | Clock buffer(FF name)                                                                                                                                                                                                                                                                                                                                   | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
slaves/slave6/mmcm_inst/clkout2                                                                                                                                                        | BUFG                                                                                                                                                                                                                                                                                                                                                    | 1     |
slaves/slave6/mmcm_inst/clkout1                                                                                                                                                        | BUFG                                                                                                                                                                                                                                                                                                                                                    | 1     |
slaves/slave6/mmcm_inst/clkout0                                                                                                                                                        | BUFG                                                                                                                                                                                                                                                                                                                                                    | 4646  |
clocks/clk_ipb_i                                                                                                                                                                       | BUFG                                                                                                                                                                                                                                                                                                                                                    | 953   |
slaves/slave6/mmcm_inst/clkout3                                                                                                                                                        | BUFG                                                                                                                                                                                                                                                                                                                                                    | 98    |
gt_clkp                                                                                                                                                                                | IBUF+IBUFDS_GTE2+BUFG                                                                                                                                                                                                                                                                                                                                   | 146   |
eth/clk62_5_ub                                                                                                                                                                         | BUFG                                                                                                                                                                                                                                                                                                                                                    | 111   |
eth/clk125_ub                                                                                                                                                                          | BUFG                                                                                                                                                                                                                                                                                                                                                    | 4272  |
slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                                                         | BUFG                                                                                                                                                                                                                                                                                                                                                    | 244   |
slaves/slave6/ICON_inst/CONTROL0<13>(slaves/slave6/ICON_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                                           | NONE(*)(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                                                                                                                                                      | 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0 | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0 | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0 | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0 | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0 | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0 | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0 | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0 | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0 | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0 | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36/N0| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36)| 1     |
slaves/slave6/ICON_inst/U0/iUPDATE_OUT                                                                                                                                                 | NONE(slaves/slave6/ICON_inst/U0/U_ICON/U_iDATA_CMD)                                                                                                                                                                                                                                                                                                     | 1     |
mac_addr<1>                                                                                                                                                                            | NONE(slaves/slave6/power_inst/program_rom/ram_2k_generate.akv7.kcpsm6_rom)                                                                                                                                                                                                                                                                              | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
FindSrcOfAsyncThruGates : 100 (1)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                          | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                         | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mac_addr<1>(XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                  | NONE(slaves/slave6/sendgen[69].ovec_inst/BRAM_TDP_MACRO_inst/ramb_bl.ramb36_dp_bl.ram36_bl)                                                                                                                                                                                                                                                             | 468   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(slaves/slave6/ILA_inst/XST_VCC:P)                                                                                                                                                                                                                                                                                          | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 360   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36)| 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N11(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_VCC:P)  | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 186   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)  | 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)  | 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)  | 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)  | 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)  | 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36/XST_GND:G) | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36)| 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)  | 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36)  | 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36)  | 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36)  | 108   |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/XST_GND:G)   | NONE(slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36)  | 108   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.275ns (Maximum Frequency: 189.558MHz)
   Minimum input arrival time before clock: 4.471ns
   Maximum output required time after clock: 2.403ns
   Maximum combinational path delay: 0.943ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'slaves/slave6/mmcm_inst/clkout0'
  Clock period: 3.027ns (frequency: 330.321MHz)
  Total number of paths / destination ports: 20102 / 5713
-------------------------------------------------------------------------
Delay:               3.027ns (Levels of Logic = 4)
  Source:            slaves/slave6/sendgen[83].ovec_inst/addrb_reg_4 (FF)
  Destination:       slaves/slave6/sendgen[83].ovec_inst/addrb_reg_3 (FF)
  Source Clock:      slaves/slave6/mmcm_inst/clkout0 rising
  Destination Clock: slaves/slave6/mmcm_inst/clkout0 rising

  Data Path: slaves/slave6/sendgen[83].ovec_inst/addrb_reg_4 to slaves/slave6/sendgen[83].ovec_inst/addrb_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             86   0.282   0.889  slaves/slave6/sendgen[83].ovec_inst/addrb_reg_4 (slaves/slave6/sendgen[83].ovec_inst/addrb_reg_4)
     LUT5:I0->O            5   0.053   0.440  slaves/slave6/sendgen[83].ovec_inst/Madd_addrb_reg[9]_GND_618_o_add_7_OUT_cy<4>11 (slaves/slave6/sendgen[83].ovec_inst/Madd_addrb_reg[9]_GND_618_o_add_7_OUT_cy<4>)
     LUT6:I5->O           17   0.053   0.708  slaves/slave6/sendgen[83].ovec_inst/PWR_144_o_addrb_reg[9]_equal_7_o<9> (slaves/slave6/sendgen[83].ovec_inst/PWR_144_o_addrb_reg[9]_equal_7_o)
     LUT6:I3->O            1   0.053   0.485  slaves/slave6/sendgen[83].ovec_inst/Mmux_state[1]_X_69_o_wide_mux_16_OUT<3>1 (slaves/slave6/sendgen[83].ovec_inst/Mmux_state[1]_X_69_o_wide_mux_16_OUT<3>)
     LUT5:I3->O            1   0.053   0.000  slaves/slave6/sendgen[83].ovec_inst/Mmux_state[1]_X_69_o_wide_mux_16_OUT<3>2 (slaves/slave6/sendgen[83].ovec_inst/state[1]_X_69_o_wide_mux_16_OUT<3>)
     FDE:D                     0.011          slaves/slave6/sendgen[83].ovec_inst/addrb_reg_3
    ----------------------------------------
    Total                      3.027ns (0.505ns logic, 2.522ns route)
                                       (16.7% logic, 83.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocks/clk_ipb_i'
  Clock period: 5.275ns (frequency: 189.558MHz)
  Total number of paths / destination ports: 281663 / 5465
-------------------------------------------------------------------------
Delay:               5.275ns (Levels of Logic = 8)
  Source:            slaves/slave6/addr2_reg_15 (FF)
  Destination:       slaves/slave6/mux_out_reg_30 (FF)
  Source Clock:      clocks/clk_ipb_i rising
  Destination Clock: clocks/clk_ipb_i rising

  Data Path: slaves/slave6/addr2_reg_15 to slaves/slave6/mux_out_reg_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.282   0.837  slaves/slave6/addr2_reg_15 (slaves/slave6/addr2_reg_15)
     LUT5:I0->O           94   0.053   0.579  slaves/slave6/GND_610_o_GND_610_o_OR_4147_o1 (slaves/slave6/GND_610_o_GND_610_o_OR_4147_o)
     LUT6:I5->O           95   0.053   0.768  slaves/slave6/GND_610_o_INV_4688_o1 (slaves/slave6/GND_610_o_INV_4688_o)
     LUT6:I3->O            1   0.053   0.000  slaves/slave6/Mmux_mux_out64045_SW1_G (N9820)
     MUXF7:I1->O           2   0.217   0.405  slaves/slave6/Mmux_mux_out64045_SW1 (N3688)
     MUXF7:S->O            2   0.280   0.491  slaves/slave6/Mmux_mux_out64046_SW0 (N4845)
     LUT6:I4->O            1   0.053   0.485  slaves/slave6/Mmux_mux_out64044_SW0 (N5556)
     LUT6:I4->O            1   0.053   0.602  slaves/slave6/Mmux_mux_out64048 (slaves/slave6/Mmux_mux_out64047)
     LUT6:I3->O            1   0.053   0.000  slaves/slave6/Mmux_mux_out64073 (slaves/slave6/mux_out<23>)
     FDR:D                     0.011          slaves/slave6/mux_out_reg_23
    ----------------------------------------
    Total                      5.275ns (1.108ns logic, 4.167ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'slaves/slave6/mmcm_inst/clkout3'
  Clock period: 4.035ns (frequency: 247.831MHz)
  Total number of paths / destination ports: 2613 / 207
-------------------------------------------------------------------------
Delay:               4.035ns (Levels of Logic = 9)
  Source:            slaves/slave6/power_inst/processor/carry_flag_flop (FF)
  Destination:       slaves/slave6/power_inst/processor/internal_reset_flop (FF)
  Source Clock:      slaves/slave6/mmcm_inst/clkout3 rising
  Destination Clock: slaves/slave6/mmcm_inst/clkout3 rising

  Data Path: slaves/slave6/power_inst/processor/carry_flag_flop to slaves/slave6/power_inst/processor/internal_reset_flop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.282   0.766  slaves/slave6/power_inst/processor/carry_flag_flop (slaves/slave6/power_inst/processor/carry_flag)
     LUT6:I0->O            2   0.053   0.405  slaves/slave6/power_inst/processor/pc_move_is_valid_lut (slaves/slave6/power_inst/processor/pc_move_is_valid)
     LUT6_2:I3->O6         5   0.393   0.426  slaves/slave6/power_inst/processor/push_pop_lut (slaves/slave6/power_inst/processor/push_stack)
     LUT6_2:I2->O6         1   0.393   0.000  slaves/slave6/power_inst/processor/stack_loop[0].lsb_stack.stack_pointer_lut (slaves/slave6/power_inst/processor/half_pointer_value<0>)
     MUXCY:S->O            1   0.291   0.000  slaves/slave6/power_inst/processor/stack_loop[0].lsb_stack.stack_muxcy (slaves/slave6/power_inst/processor/stack_pointer_carry<0>)
     MUXCY:CI->O           1   0.015   0.000  slaves/slave6/power_inst/processor/stack_loop[1].upper_stack.stack_muxcy (slaves/slave6/power_inst/processor/stack_pointer_carry<1>)
     MUXCY:CI->O           1   0.015   0.000  slaves/slave6/power_inst/processor/stack_loop[2].upper_stack.stack_muxcy (slaves/slave6/power_inst/processor/stack_pointer_carry<2>)
     MUXCY:CI->O           1   0.015   0.000  slaves/slave6/power_inst/processor/stack_loop[3].upper_stack.stack_muxcy (slaves/slave6/power_inst/processor/stack_pointer_carry<3>)
     MUXCY:CI->O           1   0.178   0.399  slaves/slave6/power_inst/processor/stack_loop[4].upper_stack.stack_muxcy (slaves/slave6/power_inst/processor/stack_pointer_carry<4>)
     LUT6_2:I2->O6         1   0.393   0.000  slaves/slave6/power_inst/processor/reset_lut (slaves/slave6/power_inst/processor/internal_reset_value)
     FD:D                      0.011          slaves/slave6/power_inst/processor/internal_reset_flop
    ----------------------------------------
    Total                      4.035ns (2.039ns logic, 1.996ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'gt_clkp'
  Clock period: 2.976ns (frequency: 336.021MHz)
  Total number of paths / destination ports: 2063 / 289
-------------------------------------------------------------------------
Delay:               2.976ns (Levels of Logic = 5)
  Source:            eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_counter_2 (FF)
  Destination:       eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_tlock_max (FF)
  Source Clock:      gt_clkp rising
  Destination Clock: gt_clkp rising

  Data Path: eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_counter_2 to eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_tlock_max
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.282   0.616  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_counter_2 (eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_out_counter_2)
     LUT3:I0->O            2   0.053   0.491  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/GND_324_o_check_tlock_max_AND_26_o111 (eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/GND_324_o_check_tlock_max_AND_26_o11)
     LUT5:I3->O            1   0.053   0.485  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/GND_324_o_check_tlock_max_AND_26_o1 (eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/GND_324_o_check_tlock_max_AND_26_o1)
     LUT5:I3->O            1   0.053   0.413  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/GND_324_o_check_tlock_max_AND_26_o3 (eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/GND_324_o_check_tlock_max_AND_26_o3)
     LUT6:I5->O            1   0.053   0.413  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/GND_324_o_check_tlock_max_AND_26_o4 (eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/GND_324_o_check_tlock_max_AND_26_o)
     LUT2:I1->O            1   0.053   0.000  eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_tlock_max_glue_set (eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_tlock_max_glue_set)
     FDR:D                     0.011          eth/phy/transceiver_inst/gtwizard_inst/gt0_rxresetfsm_i/time_tlock_max
    ----------------------------------------
    Total                      2.976ns (0.558ns logic, 2.418ns route)
                                       (18.8% logic, 81.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth/clk62_5_ub'
  Clock period: 2.970ns (frequency: 336.700MHz)
  Total number of paths / destination ports: 1041 / 124
-------------------------------------------------------------------------
Delay:               2.970ns (Levels of Logic = 3)
  Source:            eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_13 (FF)
  Destination:       eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_16 (FF)
  Source Clock:      eth/clk62_5_ub rising
  Destination Clock: eth/clk62_5_ub rising

  Data Path: eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_13 to eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.282   0.731  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_13 (eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_13)
     LUT5:I0->O            1   0.053   0.602  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/_n01741 (eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/_n01741)
     LUT5:I2->O            2   0.053   0.491  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/_n01744 (eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/_n0174)
     LUT3:I1->O           17   0.053   0.505  eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/_n0182_inv1 (eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/_n0182_inv)
     FDRE:CE                   0.200          eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/wait_bypass_count_0
    ----------------------------------------
    Total                      2.970ns (0.641ns logic, 2.329ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth/clk125_ub'
  Clock period: 4.013ns (frequency: 249.190MHz)
  Total number of paths / destination ports: 48906 / 8520
-------------------------------------------------------------------------
Delay:               4.013ns (Levels of Logic = 11)
  Source:            ipbus/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_0 (FF)
  Destination:       ipbus/udp_if/tx_transactor/resend_buf_0 (FF)
  Source Clock:      eth/clk125_ub rising
  Destination Clock: eth/clk125_ub rising

  Data Path: ipbus/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_0 to ipbus/udp_if/tx_transactor/resend_buf_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            17   0.282   0.845  ipbus/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_0 (ipbus/udp_if/resend/resend_pkt_id_block.resend_pkt_id_int_0)
     LUT6:I0->O            1   0.053   0.000  ipbus/udp_if/tx_transactor/Mcompar_resend_pkt_id[15]_pkt_id_buf[4][15]_equal_107_o_lut<0> (ipbus/udp_if/tx_transactor/Mcompar_resend_pkt_id[15]_pkt_id_buf[4][15]_equal_107_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ipbus/udp_if/tx_transactor/Mcompar_resend_pkt_id[15]_pkt_id_buf[4][15]_equal_107_o_cy<0> (ipbus/udp_if/tx_transactor/Mcompar_resend_pkt_id[15]_pkt_id_buf[4][15]_equal_107_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ipbus/udp_if/tx_transactor/Mcompar_resend_pkt_id[15]_pkt_id_buf[4][15]_equal_107_o_cy<1> (ipbus/udp_if/tx_transactor/Mcompar_resend_pkt_id[15]_pkt_id_buf[4][15]_equal_107_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ipbus/udp_if/tx_transactor/Mcompar_resend_pkt_id[15]_pkt_id_buf[4][15]_equal_107_o_cy<2> (ipbus/udp_if/tx_transactor/Mcompar_resend_pkt_id[15]_pkt_id_buf[4][15]_equal_107_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ipbus/udp_if/tx_transactor/Mcompar_resend_pkt_id[15]_pkt_id_buf[4][15]_equal_107_o_cy<3> (ipbus/udp_if/tx_transactor/Mcompar_resend_pkt_id[15]_pkt_id_buf[4][15]_equal_107_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ipbus/udp_if/tx_transactor/Mcompar_resend_pkt_id[15]_pkt_id_buf[4][15]_equal_107_o_cy<4> (ipbus/udp_if/tx_transactor/Mcompar_resend_pkt_id[15]_pkt_id_buf[4][15]_equal_107_o_cy<4>)
     MUXCY:CI->O           2   0.015   0.000  ipbus/udp_if/tx_transactor/Mcompar_resend_pkt_id[15]_pkt_id_buf[4][15]_equal_107_o_cy<5> (ipbus/udp_if/tx_transactor/resend_pkt_id[15]_pkt_id_buf[4][15]_equal_107_o)
     MUXCY:CI->O           4   0.178   0.759  ipbus/udp_if/tx_transactor/resend_pkt_id[15]_clean_buf[4]_AND_296_o1_cy (ipbus/udp_if/tx_transactor/resend_pkt_id[15]_clean_buf[4]_AND_296_o)
     LUT6:I0->O            1   0.053   0.725  ipbus/udp_if/tx_transactor/Mmux_GND_446_o_PWR_97_o_mux_127_OUT11 (ipbus/udp_if/tx_transactor/Mmux_GND_446_o_PWR_97_o_mux_127_OUT1)
     LUT6:I1->O            1   0.053   0.635  ipbus/udp_if/tx_transactor/Mmux_GND_446_o_PWR_97_o_mux_127_OUT12 (ipbus/udp_if/tx_transactor/Mmux_GND_446_o_PWR_97_o_mux_127_OUT11)
     LUT6:I2->O            1   0.053   0.000  ipbus/udp_if/tx_transactor/resend_buf_0_glue_set (ipbus/udp_if/tx_transactor/resend_buf_0_glue_set)
     FDR:D                     0.011          ipbus/udp_if/tx_transactor/resend_buf_0
    ----------------------------------------
    Total                      4.013ns (1.049ns logic, 2.964ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 3.906ns (frequency: 256.010MHz)
  Total number of paths / destination ports: 2869 / 373
-------------------------------------------------------------------------
Delay:               3.906ns (Levels of Logic = 7)
  Source:            slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (FF)
  Destination:       slaves/slave6/ICON_inst/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE to slaves/slave6/ICON_inst/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            30   0.282   0.891  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<0>)
     LUT6:I0->O            1   0.053   0.635  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_134 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_134)
     LUT6:I2->O            1   0.053   0.635  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81)
     LUT6:I2->O            1   0.053   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_3)
     MUXF7:I1->O           1   0.217   0.485  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.053   0.485  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'slaves/slave6/ILA_inst:CONTROL<3>'
     begin scope: 'slaves/slave6/ICON_inst:CONTROL0<3>'
     LUT6:I4->O            1   0.053   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                     0.011          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      3.906ns (0.775ns logic, 3.131ns route)
                                       (19.8% logic, 80.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'slaves/slave6/ICON_inst/U0/iUPDATE_OUT'
  Clock period: 1.172ns (frequency: 853.242MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.172ns (Levels of Logic = 1)
  Source:            slaves/slave6/ICON_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       slaves/slave6/ICON_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      slaves/slave6/ICON_inst/U0/iUPDATE_OUT rising
  Destination Clock: slaves/slave6/ICON_inst/U0/iUPDATE_OUT rising

  Data Path: slaves/slave6/ICON_inst/U0/U_ICON/U_iDATA_CMD to slaves/slave6/ICON_inst/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.282   0.413  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.067   0.399  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.011          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.172ns (0.360ns logic, 0.812ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'slaves/slave6/mmcm_inst/clkout0'
  Total number of paths / destination ports: 311 / 311
-------------------------------------------------------------------------
Offset:              2.558ns (Levels of Logic = 4)
  Source:            slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Destination Clock: slaves/slave6/mmcm_inst/clkout0 rising

  Data Path: slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SHIFT          3   0.000   0.427  U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.053   0.788  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            5   0.053   0.440  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE (CONTROL0<13>)
     end scope: 'slaves/slave6/ICON_inst:CONTROL0<13>'
     begin scope: 'slaves/slave6/ILA_inst:CONTROL<13>'
     LUT2:I1->O            4   0.053   0.419  U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR (U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR)
     FDCE:CLR                  0.325          U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    ----------------------------------------
    Total                      2.558ns (0.484ns logic, 2.074ns route)
                                       (18.9% logic, 81.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clocks/clk_ipb_i'
  Total number of paths / destination ports: 28 / 18
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 8)
  Source:            slaves/slave6/mmcm_inst/mmcm_adv_inst:DO0 (PAD)
  Destination:       slaves/slave6/mux_out_reg_0 (FF)
  Destination Clock: clocks/clk_ipb_i rising

  Data Path: slaves/slave6/mmcm_inst/mmcm_adv_inst:DO0 to slaves/slave6/mux_out_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:DO0         1   0.000   0.725  slaves/slave6/mmcm_inst/mmcm_adv_inst (slaves/slave6/mmcm_dout<0>)
     LUT5:I0->O            1   0.053   0.485  slaves/slave6/GND_610_o_GND_610_o_OR_5140_o1_SW6 (N4954)
     LUT6:I4->O            1   0.053   0.635  slaves/slave6/Mmux_mux_out4024_SW0 (N1185)
     LUT6:I2->O            1   0.053   0.000  slaves/slave6/Mmux_mux_out4025_SW2_F (N10323)
     MUXF7:I0->O           1   0.214   0.413  slaves/slave6/Mmux_mux_out4025_SW2 (N5074)
     LUT5:I4->O            1   0.053   0.413  slaves/slave6/Mmux_mux_out4027 (slaves/slave6/Mmux_mux_out4026)
     LUT6:I5->O            1   0.053   0.602  slaves/slave6/Mmux_mux_out4031 (slaves/slave6/Mmux_mux_out4030)
     LUT6:I3->O            1   0.053   0.602  slaves/slave6/Mmux_mux_out4043 (slaves/slave6/Mmux_mux_out4042)
     LUT6:I3->O            1   0.053   0.000  slaves/slave6/Mmux_mux_out4071 (slaves/slave6/mux_out<0>)
     FDR:D                     0.011          slaves/slave6/mux_out_reg_0
    ----------------------------------------
    Total                      4.471ns (0.596ns logic, 3.875ns route)
                                       (13.3% logic, 86.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'slaves/slave6/mmcm_inst/clkout3'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              1.820ns (Levels of Logic = 4)
  Source:            sda<0> (PAD)
  Destination:       slaves/slave6/power_inst/in_port_7 (FF)
  Destination Clock: slaves/slave6/mmcm_inst/clkout3 rising

  Data Path: sda<0> to slaves/slave6/power_inst/in_port_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   0.000   0.635  sda_0_IOBUF (N1060)
     LUT5:I1->O            1   0.053   0.602  slaves/slave6/power_inst/GND_671_o_scl_mux_select_9_OUT<0>3 (slaves/slave6/power_inst/GND_671_o_scl_mux_select_9_OUT<0>2)
     LUT5:I2->O            1   0.053   0.413  slaves/slave6/power_inst/GND_671_o_scl_mux_select_9_OUT<0>1_SW0 (N8470)
     LUT6:I5->O            1   0.053   0.000  slaves/slave6/power_inst/GND_671_o_scl_mux_select_9_OUT<0>4 (slaves/slave6/power_inst/GND_671_o_scl_mux_select_9_OUT<7>)
     FD:D                      0.011          slaves/slave6/power_inst/in_port_7
    ----------------------------------------
    Total                      1.820ns (0.170ns logic, 1.650ns route)
                                       (9.3% logic, 90.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gt_clkp'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.483ns (Levels of Logic = 1)
  Source:            clocks/mmcm:LOCKED (PAD)
  Destination:       clocks/rst (FF)
  Destination Clock: gt_clkp rising

  Data Path: clocks/mmcm:LOCKED to clocks/rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:LOCKED      2   0.000   0.419  clocks/mmcm (clk_locked)
     LUT2:I1->O            1   0.053   0.000  clocks/nuke_d2_dcm_locked_OR_1_o1 (clocks/nuke_d2_dcm_locked_OR_1_o)
     FDE:D                     0.011          clocks/rst
    ----------------------------------------
    Total                      0.483ns (0.064ns logic, 0.419ns route)
                                       (13.3% logic, 86.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 214 / 204
-------------------------------------------------------------------------
Offset:              3.114ns (Levels of Logic = 5)
  Source:            slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE (FF)
  Destination Clock: slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SHIFT          3   0.000   0.427  U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.053   0.788  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            2   0.053   0.491  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE (CONTROL0<4>)
     end scope: 'slaves/slave6/ICON_inst:CONTROL0<4>'
     begin scope: 'slaves/slave6/ILA_inst:CONTROL<4>'
     LUT2:I0->O            1   0.053   0.399  U0/I_NO_D.U_ILA/U_STAT/U_STATCMD (U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE)
     INV:I->O             10   0.067   0.458  U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n (U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n)
     FDRE:R                    0.325          U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    ----------------------------------------
    Total                      3.114ns (0.551ns logic, 2.563ns route)
                                       (17.7% logic, 82.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'slaves/slave6/ICON_inst/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.196ns (Levels of Logic = 1)
  Source:            slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       slaves/slave6/ICON_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: slaves/slave6/ICON_inst/U0/iUPDATE_OUT rising

  Data Path: slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to slaves/slave6/ICON_inst/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SEL            2   0.000   0.405  U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.067   0.399  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.325          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.196ns (0.392ns logic, 0.804ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth/clk125_ub'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.202ns (Levels of Logic = 2)
  Source:            eth/mcmm:LOCKED (PAD)
  Destination:       eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT (FF)
  Destination Clock: eth/clk125_ub rising

  Data Path: eth/mcmm:LOCKED to eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RESET_INT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:LOCKED      2   0.000   0.000  eth/mcmm (eth/mmcm_locked)
     begin scope: 'eth/phy/gig_eth_pcs_pma_core:dcm_locked'
     LUT2:I1->O            2   0.053   0.405  U0/gpcs_pma_inst/DCM_LOCKED_SOFT_RESET_OR_2_o1 (U0/gpcs_pma_inst/DCM_LOCKED_SOFT_RESET_OR_2_o)
     FDP:PRE                   0.325          U0/gpcs_pma_inst/RESET_INT_PIPE
    ----------------------------------------
    Total                      1.202ns (0.797ns logic, 0.405ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'eth/clk125_ub'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.695ns (Levels of Logic = 1)
  Source:            ipbus/stretch_rx/q_i (FF)
  Destination:       leds<3> (PAD)
  Source Clock:      eth/clk125_ub rising

  Data Path: ipbus/stretch_rx/q_i to leds<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.413  ipbus/stretch_rx/q_i (ipbus/stretch_rx/q_i)
     OBUF:I->O                 0.000          leds_3_OBUF (leds<3>)
    ----------------------------------------
    Total                      0.695ns (0.282ns logic, 0.413ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gt_clkp'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.161ns (Levels of Logic = 2)
  Source:            eth/locked_int (FF)
  Destination:       leds<1> (PAD)
  Source Clock:      gt_clkp rising

  Data Path: eth/locked_int to leds<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.427  eth/locked_int (eth/locked_int)
     LUT2:I1->O            1   0.053   0.399  locked1 (leds_1_OBUF)
     OBUF:I->O                 0.000          leds_1_OBUF (leds<1>)
    ----------------------------------------
    Total                      1.161ns (0.335ns logic, 0.826ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'slaves/slave6/mmcm_inst/clkout0'
  Total number of paths / destination ports: 84 / 84
-------------------------------------------------------------------------
Offset:              0.687ns (Levels of Logic = 1)
  Source:            slaves/slave6/sendgen[83].ovec_inst/dob_reg_0 (FF)
  Destination:       vipq<83> (PAD)
  Source Clock:      slaves/slave6/mmcm_inst/clkout0 rising

  Data Path: slaves/slave6/sendgen[83].ovec_inst/dob_reg_0 to vipq<83>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.282   0.405  slaves/slave6/sendgen[83].ovec_inst/dob_reg_0 (slaves/slave6/sendgen[83].ovec_inst/dob_reg_0)
     OBUF:I->O                 0.000          vipq_83_OBUF (vipq<83>)
    ----------------------------------------
    Total                      0.687ns (0.282ns logic, 0.405ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'slaves/slave6/mmcm_inst/clkout3'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.687ns (Levels of Logic = 1)
  Source:            slaves/slave6/power_inst/sda_reg_2 (FF)
  Destination:       sda<2> (PAD)
  Source Clock:      slaves/slave6/mmcm_inst/clkout3 rising

  Data Path: slaves/slave6/power_inst/sda_reg_2 to sda<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.282   0.405  slaves/slave6/power_inst/sda_reg_2 (slaves/slave6/power_inst/sda_reg_2)
     IOBUF:T->IO               0.000          sda_2_IOBUF (sda<2>)
    ----------------------------------------
    Total                      0.687ns (0.282ns logic, 0.405ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'slaves/slave6/mmcm_inst/clkout1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.006ns (Levels of Logic = 1)
  Source:            slaves/slave6/MC_A_inst (FF)
  Destination:       mc_a (PAD)
  Source Clock:      slaves/slave6/mmcm_inst/clkout1 rising

  Data Path: slaves/slave6/MC_A_inst to mc_a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.399  slaves/slave6/MC_A_inst (mc_a_OBUF)
     OBUF:I->O                 0.000          mc_a_OBUF (mc_a)
    ----------------------------------------
    Total                      1.006ns (0.607ns logic, 0.399ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'slaves/slave6/mmcm_inst/clkout2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.006ns (Levels of Logic = 1)
  Source:            slaves/slave6/MC_B_inst (FF)
  Destination:       mc_b (PAD)
  Source Clock:      slaves/slave6/mmcm_inst/clkout2 rising

  Data Path: slaves/slave6/MC_B_inst to mc_b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.399  slaves/slave6/MC_B_inst (mc_b_OBUF)
     OBUF:I->O                 0.000          mc_b_OBUF (mc_b)
    ----------------------------------------
    Total                      1.006ns (0.607ns logic, 0.399ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocks/clk_ipb_i'
  Total number of paths / destination ports: 51 / 26
-------------------------------------------------------------------------
Offset:              2.403ns (Levels of Logic = 2)
  Source:            slaves/slave6/addr_reg_15 (FF)
  Destination:       slaves/slave6/mmcm_inst/mmcm_adv_inst:DEN (PAD)
  Source Clock:      clocks/clk_ipb_i rising

  Data Path: slaves/slave6/addr_reg_15 to slaves/slave6/mmcm_inst/mmcm_adv_inst:DEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.282   0.844  slaves/slave6/addr_reg_15 (slaves/slave6/addr_reg_15)
     LUT5:I0->O            6   0.053   0.772  slaves/slave6/GND_610_o_GND_610_o_OR_604_o1 (slaves/slave6/GND_610_o_GND_610_o_OR_604_o)
     LUT6:I0->O            1   0.053   0.399  slaves/slave6/mmcm_den (slaves/slave6/mmcm_den)
    MMCME2_ADV:DEN             0.000          slaves/slave6/mmcm_inst/mmcm_adv_inst
    ----------------------------------------
    Total                      2.403ns (0.388ns logic, 2.015ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.282ns (Levels of Logic = 0)
  Source:            slaves/slave6/ICON_inst/U0/U_ICON/U_TDO_reg (FF)
  Destination:       slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: slaves/slave6/ICON_inst/U0/U_ICON/U_TDO_reg to slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.282   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCANE2:TDO                0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_K7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.282ns (0.282ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               0.943ns (Levels of Logic = 2)
  Source:            clocks/mmcm:LOCKED (PAD)
  Destination:       leds<1> (PAD)

  Data Path: clocks/mmcm:LOCKED to leds<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:LOCKED      2   0.000   0.491  clocks/mmcm (clk_locked)
     LUT2:I0->O            1   0.053   0.399  locked1 (leds_1_OBUF)
     OBUF:I->O                 0.000          leds_1_OBUF (leds<1>)
    ----------------------------------------
    Total                      0.943ns (0.053ns logic, 0.890ns route)
                                       (5.6% logic, 94.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clocks/clk_ipb_i
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
clocks/clk_ipb_i               |    5.275|         |         |         |
eth/clk125_ub                  |    2.696|         |         |         |
gt_clkp                        |    0.706|         |         |         |
slaves/slave6/mmcm_inst/clkout0|    1.067|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth/clk125_ub
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clocks/clk_ipb_i|    3.563|         |         |         |
eth/clk125_ub   |    4.013|         |         |         |
eth/clk62_5_ub  |    0.692|         |         |         |
gt_clkp         |    2.108|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth/clk62_5_ub
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
eth/clk125_ub  |    1.170|         |         |         |
eth/clk62_5_ub |    2.970|         |         |         |
gt_clkp        |    0.698|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gt_clkp
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clocks/clk_ipb_i|    0.688|         |         |         |
eth/clk125_ub   |    0.692|         |         |         |
eth/clk62_5_ub  |    0.706|         |         |         |
gt_clkp         |    2.976|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock slaves/slave6/ICON_inst/CONTROL0<13>
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
slaves/slave6/mmcm_inst/clkout0|         |         |    1.146|         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                                                                                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                                                                                           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
slaves/slave6/ICON_inst/CONTROL0<13>                                                                                                                                                   |         |    2.851|         |         |
slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                                                         |    3.906|         |         |         |
slaves/slave6/ICON_inst/U0/iUPDATE_OUT                                                                                                                                                 |    1.532|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0 |    5.001|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/N0|    5.145|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/N0|    5.112|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/N0|    5.295|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/N0|    5.262|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/N0|    5.262|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[15].u_ramb36/U_RAMB36/N0|    5.229|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[16].u_ramb36/U_RAMB36/N0|    5.223|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[17].u_ramb36/U_RAMB36/N0|    5.190|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[18].u_ramb36/U_RAMB36/N0|    5.295|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[19].u_ramb36/U_RAMB36/N0|    5.262|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0 |    4.968|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/N0|    5.445|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[21].u_ramb36/U_RAMB36/N0|    5.412|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36/N0|    5.412|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[23].u_ramb36/U_RAMB36/N0|    5.379|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[24].u_ramb36/U_RAMB36/N0|    5.190|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[25].u_ramb36/U_RAMB36/N0|    5.157|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[26].u_ramb36/U_RAMB36/N0|    5.262|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[27].u_ramb36/U_RAMB36/N0|    5.229|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[28].u_ramb36/U_RAMB36/N0|    5.412|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[29].u_ramb36/U_RAMB36/N0|    5.379|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0 |    5.073|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[30].u_ramb36/U_RAMB36/N0|    5.379|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[31].u_ramb36/U_RAMB36/N0|    5.346|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[32].u_ramb36/U_RAMB36/N0|    5.004|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[33].u_ramb36/U_RAMB36/N0|    4.971|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[34].u_ramb36/U_RAMB36/N0|    5.076|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[35].u_ramb36/U_RAMB36/N0|    5.043|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[36].u_ramb36/U_RAMB36/N0|    5.226|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[37].u_ramb36/U_RAMB36/N0|    5.193|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[38].u_ramb36/U_RAMB36/N0|    5.193|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[39].u_ramb36/U_RAMB36/N0|    5.160|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0 |    5.040|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[40].u_ramb36/U_RAMB36/N0|    5.076|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[41].u_ramb36/U_RAMB36/N0|    5.043|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[42].u_ramb36/U_RAMB36/N0|    5.148|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[43].u_ramb36/U_RAMB36/N0|    5.115|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[44].u_ramb36/U_RAMB36/N0|    5.298|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[45].u_ramb36/U_RAMB36/N0|    5.265|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[46].u_ramb36/U_RAMB36/N0|    5.265|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[47].u_ramb36/U_RAMB36/N0|    5.232|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[48].u_ramb36/U_RAMB36/N0|    5.226|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[49].u_ramb36/U_RAMB36/N0|    5.193|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0 |    5.223|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[50].u_ramb36/U_RAMB36/N0|    5.298|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36/N0|    5.265|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[52].u_ramb36/U_RAMB36/N0|    5.448|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[53].u_ramb36/U_RAMB36/N0|    5.415|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[54].u_ramb36/U_RAMB36/N0|    5.415|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[55].u_ramb36/U_RAMB36/N0|    5.382|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[56].u_ramb36/U_RAMB36/N0|    5.265|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[57].u_ramb36/U_RAMB36/N0|    5.232|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[58].u_ramb36/U_RAMB36/N0|    5.415|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[59].u_ramb36/U_RAMB36/N0|    5.382|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0 |    5.190|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/N0 |    5.190|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/N0 |    5.157|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/N0 |    5.073|         |         |         |
slaves/slave6/ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/N0 |    5.040|         |         |         |
slaves/slave6/mmcm_inst/clkout0                                                                                                                                                        |    2.781|         |         |         |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock slaves/slave6/ICON_inst/U0/iUPDATE_OUT
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
slaves/slave6/ICON_inst/U0/iUPDATE_OUT|    1.172|         |         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock slaves/slave6/mmcm_inst/clkout0
--------------------------------------------------------------+---------+---------+---------+---------+
                                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------+---------+---------+---------+---------+
clocks/clk_ipb_i                                              |    1.209|         |         |         |
slaves/slave6/ICON_inst/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.010|         |         |         |
slaves/slave6/mmcm_inst/clkout0                               |    3.027|         |         |         |
--------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock slaves/slave6/mmcm_inst/clkout3
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
slaves/slave6/mmcm_inst/clkout3|    4.035|         |         |         |
-------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 395.00 secs
Total CPU time to Xst completion: 389.62 secs
 
--> 


Total memory usage is 1928900 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  810 (   0 filtered)
Number of infos    :  404 (   0 filtered)

