[
	{
		"original_line": "  I(I_in) <+ V(I_in)/rin;", 
		"bug_line": "  I(I_in) <+ V(I_in))/rin;",
		"error_description": "Added extra closing parenthesis ')' after V(I_in), creating mismatched parentheses and invalid expression"
	},
	{
		"original_line": "parameter real ip3 = -30;", 
		"bug_line": "parameter real ip3 = -30",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing the next parameter (rin) to be parsed as part of the same statement, which violates VerilogA syntax rules for separate parameter definitions."
	},
	{
		"original_line": "real ip;", 
		"bug_line": "real ip",
		"error_description": "Missing semicolon at end of variable declaration. VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "inout I_in ;", 
		"bug_line": "inout I_in",
		"error_description": "Missing semicolon at the end of the port declaration statement"
	},
	{
		"original_line": "inout Q_in;", 
		"bug_line": "inout Q_in",
		"error_description": "Missing semicolon at the end of the port declaration statement. Verilog requires semicolons to terminate individual port declarations within the module port list."
	},
	{
		"original_line": "pscp    = output phase shift at cmp.[radians]", 
		"bug_line": "pscp    = output phase shift at cmp.[radians] */",
		"error_description": "Added '*/' at line end, prematurely terminating the multi-line comment block. This causes subsequent lines (19-31) to be interpreted as invalid VerilogA code instead of comments."
	},
	{
		"original_line": "parameter real rout = 50 from (0:inf);", 
		"bug_line": "parameter real rout = 50 form (0:inf);",
		"error_description": "Misspelled keyword 'from' as 'form'"
	},
	{
		"original_line": "real rhooutmax;", 
		"bug_line": "real rhooutmax",
		"error_description": "Missing semicolon at end of variable declaration"
	},
	{
		"original_line": "rin     = input resistance", 
		"bug_line": "rin     = input resistance }",
		"error_description": "Added an unmatched closing brace '}' without corresponding opening brace, creating invalid syntax in the comment block."
	},
	{
		"original_line": "inout phase_err;", 
		"bug_line": "inout phase_err",
		"error_description": "Missing semicolon at the end of port declaration"
	},
	{
		"original_line": "real noise_current;", 
		"bug_line": "reel noise_current;",
		"error_description": "Misspelled keyword 'real' as 'reel' which is not a valid data type in VerilogA"
	},
	{
		"original_line": "parameter real pscp = 0.7 from (0:inf);", 
		"bug_line": "parameter real pscp = 0.7 from (0 inf);",
		"error_description": "Missing colon in range expression (0 inf) - VerilogA requires colons between range bounds like (low:high)"
	},
	{
		"original_line": "  real theta;", 
		"bug_line": "  reel theta;",
		"error_description": "Misspelled keyword 'real' as 'reel', causing an undefined type error since 'reel' is not a valid data type in VerilogA."
	},
	{
		"original_line": "parameter real rout = 50 from (0:inf);", 
		"bug_line": "parameter real rout = 50 from (0:inf;",
		"error_description": "Unmatched parenthesis: missing closing parenthesis for the range expression."
	},
	{
		"original_line": "inout I_in ;", 
		"bug_line": "inout I_in",
		"error_description": "Missing semicolon at the end of the port declaration, causing a syntax error as the parser expects a semicolon to terminate the statement."
	},
	{
		"original_line": "inout Q_out;", 
		"bug_line": "inout Q_out",
		"error_description": "Missing semicolon at the end of the port declaration. This causes a syntax error as the parser expects either a comma for additional ports or a semicolon to terminate the declaration. The next token 'electrical' becomes part of the same statement, creating invalid syntax."
	},
	{
		"original_line": "parameter integer cw = 0 from [-1:1];", 
		"bug_line": "parameter integer cw = 0 from [-1,1];",
		"error_description": "Range constraints in VerilogA require colon (':') as separator between bounds. Using comma (',') is invalid syntax."
	},
	{
		"original_line": "  else if (V(Q_in) > 0) theta = `PI/2;", 
		"bug_line": "  else if (V(Q_in) > 0) theta = `PI/2",
		"error_description": "Missing semicolon at end of statement causes syntax error"
	},
	{
		"original_line": "inout Q_in;", 
		"bug_line": "inout Q_in",
		"error_description": "Missing semicolon at end of port declaration statement"
	},
	{
		"original_line": "     if (frf < flo) fsgn = -1; else fsgn = 1;", 
		"bug_line": "     if (frf < flo) fsgn = -1 else fsgn = 1;",
		"error_description": "Missing semicolon after assignment in if branch causes unterminated statement error before 'else' keyword."
	}
]