<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>Hardcaml_verilator (hardcaml_verilator.Hardcaml_verilator)</title><link rel="stylesheet" href="../../odoc.css"/><meta charset="utf-8"/><meta name="generator" content="odoc 2.1.1"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><script src="../../highlight.pack.js"></script><script>hljs.initHighlightingOnLoad();</script></head><body class="odoc"><nav class="odoc-nav"><a href="../index.html">Up</a> â€“ <a href="../index.html">hardcaml_verilator</a> &#x00BB; Hardcaml_verilator</nav><header class="odoc-preamble"><h1>Module <code><span>Hardcaml_verilator</span></code></h1></header><div class="odoc-content"><p>Verilator backend for Hardcaml cycle simulations.</p><p>While this performs faster than Hardcaml's Cyclesim, it takes a longer time to elaborate the design (a ~3_000 LoC verilog file takes around 2 seconds, whilist hardcaml's Cyclesim takes 0.1 second). The default is to run it in non-thread safe mode (ie: single threaded w/o atomics / locks), which is the preferred option for small designs. The <code>create</code> and <code>With_interface.create</code> functions do the following:</p><p>0. Generates the verilog file of the circuit 1. Calls verilator to generate C++ file for simulation 3. Generates C-wrapper for accessing fields in the C++ data structure 4. Compiles the generated C++ file and C-wrapper to make a shared library 5. Dyanmically load the shared library back to the same executable and bind the &gt; functions using C-types 6. Create a <code>Cyclesim.t</code> instance by supplying the relevant functions with bindings to &gt; verilator</p><div class="odoc-spec"><div class="spec module" id="module-Cache" class="anchored"><a href="#module-Cache" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Cache/index.html">Cache</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div></div><div class="odoc-spec"><div class="spec module" id="module-Simulation_backend" class="anchored"><a href="#module-Simulation_backend" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Simulation_backend/index.html">Simulation_backend</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div></div><div class="odoc-spec"><div class="spec type" id="type-t" class="anchored"><a href="#type-t" class="anchor"></a><code><span><span class="keyword">type</span> t</span><span> = </span><span>{</span></code><table><tr id="type-t.input_setters" class="anchored"><td class="def record field"><a href="#type-t.input_setters" class="anchor"></a><code><span>input_setters : <span><span>(string * <span>( <span><a href="../../hardcaml/Hardcaml/Bits/index.html#type-t">Hardcaml.Bits.t</a> <span class="arrow">&#45;&gt;</span></span> unit )</span>)</span> list</span>;</span></code></td></tr><tr id="type-t.output_getters" class="anchored"><td class="def record field"><a href="#type-t.output_getters" class="anchor"></a><code><span>output_getters : <span><span>(string * <span>( <span>unit <span class="arrow">&#45;&gt;</span></span> <a href="../../hardcaml/Hardcaml/Bits/index.html#type-t">Hardcaml.Bits.t</a> )</span>)</span> list</span>;</span></code></td></tr><tr id="type-t.internal_getters" class="anchored"><td class="def record field"><a href="#type-t.internal_getters" class="anchor"></a><code><span>internal_getters : <span><span>(string * <span>( <span>unit <span class="arrow">&#45;&gt;</span></span> <a href="../../hardcaml/Hardcaml/Bits/index.html#type-t">Hardcaml.Bits.t</a> )</span>)</span> list</span>;</span></code></td></tr><tr id="type-t.eval" class="anchored"><td class="def record field"><a href="#type-t.eval" class="anchor"></a><code><span>eval : <span>unit <span class="arrow">&#45;&gt;</span></span> unit;</span></code></td></tr><tr id="type-t.complete" class="anchored"><td class="def record field"><a href="#type-t.complete" class="anchor"></a><code><span>complete : <span>unit <span class="arrow">&#45;&gt;</span></span> unit;</span></code></td></tr></table><code><span>}</span></code></div></div><div class="odoc-spec"><div class="spec type" id="type-with_options" class="anchored"><a href="#type-with_options" class="anchor"></a><code><span><span class="keyword">type</span> <span>'a with_options</span></span><span> =
  <span>?cache:<a href="Cache/index.html#type-t">Cache.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span>?build_dir:string <span class="arrow">&#45;&gt;</span></span>
  <span>?verbose:bool <span class="arrow">&#45;&gt;</span></span>
  <span>?optimizations:bool <span class="arrow">&#45;&gt;</span></span>
  <span>?threads:<span>[ `Non_thread_safe <span><span>| `With_threads</span> of int</span> ]</span> <span class="arrow">&#45;&gt;</span></span>
  <span>?config:<a href="../../hardcaml/Hardcaml/Cyclesim/Config/index.html#type-t">Hardcaml.Cyclesim.Config.t</a> <span class="arrow">&#45;&gt;</span></span>
  <span class="type-var">'a</span></span></code></div><div class="spec-doc"><p>Arguments when creating a verilator simulation object.</p><ul><li><code>build_dir</code> specifies the directory. Defaults to somewhere in /tmp</li><li><code>cache_dir</code> specifies a location to store compiled shared libraries. When <code>cache_dir</code> is set, the <code>create</code> functions below first tries to check if an existing compilation for the current circuit exists in the specified <code>cache_dir</code>. This can speed up compilation for repeated simulation runs.</li></ul></div></div><div class="odoc-spec"><div class="spec value" id="val-compile_circuit_and_load_shared_object" class="anchored"><a href="#val-compile_circuit_and_load_shared_object" class="anchor"></a><code><span><span class="keyword">val</span> compile_circuit_and_load_shared_object : 
  <span><span>( <span><a href="../../hardcaml/Hardcaml/Circuit/index.html#type-t">Hardcaml.Circuit.t</a> <span class="arrow">&#45;&gt;</span></span> <a href="#type-t">t</a> )</span> <a href="#type-with_options">with_options</a></span></span></code></div></div><div class="odoc-spec"><div class="spec value" id="val-create" class="anchored"><a href="#val-create" class="anchor"></a><code><span><span class="keyword">val</span> create : 
  <span><span>( <span>clock_names:<span>string list</span> <span class="arrow">&#45;&gt;</span></span>
    <span><a href="../../hardcaml/Hardcaml/Circuit/index.html#type-t">Hardcaml.Circuit.t</a> <span class="arrow">&#45;&gt;</span></span>
    <a href="../../hardcaml/Hardcaml/Cyclesim/index.html#type-t_port_list">Hardcaml.Cyclesim.t_port_list</a> )</span>
    <a href="#type-with_options">with_options</a></span></span></code></div></div><div class="odoc-spec"><div class="spec module" id="module-With_interface" class="anchored"><a href="#module-With_interface" class="anchor"></a><code><span><span class="keyword">module</span> <a href="With_interface/index.html">With_interface</a></span><span>
  (<a href="With_interface/argument-1-I/index.html">I</a> : <a href="../../hardcaml/Hardcaml/Interface/module-type-S/index.html">Hardcaml.Interface.S</a>)
  (<a href="With_interface/argument-2-O/index.html">O</a> : <a href="../../hardcaml/Hardcaml/Interface/module-type-S/index.html">Hardcaml.Interface.S</a>) : 
  <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div></div></div></body></html>