{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638206313874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638206313875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 20:18:33 2021 " "Processing started: Mon Nov 29 20:18:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638206313875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638206313875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hex_display_counter -c hex_display_counter " "Command: quartus_sta hex_display_counter -c hex_display_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638206313875 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638206313927 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Timing Analyzer" 0 -1 1638206314028 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638206314094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638206314094 ""}
{ "Info" "ISTA_SDC_FOUND" "../src/constr.sdc " "Reading SDC File: '../src/constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1638206314262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 14 clk port " "Ignored filter at constr.sdc(14): clk could not be matched with a port" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock constr.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at constr.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period 20.800 -waveform \{ 0.000 10.400 \} \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period 20.800 -waveform \{ 0.000 10.400 \} \[get_ports \{clk\}\]" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638206314267 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314267 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 19 clk clock " "Ignored filter at constr.sdc(19): clk could not be matched with a clock" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constr.sdc 19 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at constr.sdc(19): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638206314268 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constr.sdc 19 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at constr.sdc(19): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constr.sdc 20 Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at constr.sdc(20): Argument -rise_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638206314268 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constr.sdc 20 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at constr.sdc(20): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constr.sdc 21 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at constr.sdc(21): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\]  0.020  " {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638206314268 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constr.sdc 21 Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at constr.sdc(21): Argument -rise_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constr.sdc 22 Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at constr.sdc(22): Argument -fall_from with value \[get_clocks \{clk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\]  0.020  " {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638206314269 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty constr.sdc 22 Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements " "Ignored set_clock_uncertainty at constr.sdc(22): Argument -fall_to with value \[get_clocks \{clk\}\] contains zero elements" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 27 btn1 port " "Ignored filter at constr.sdc(27): btn1 could not be matched with a port" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 27 btn2 port " "Ignored filter at constr.sdc(27): btn2 could not be matched with a port" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constr.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at constr.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{btn1 btn2\}\]  -to \[get_clocks \{clk\}\] " "set_false_path -from \[get_ports \{btn1 btn2\}\]  -to \[get_clocks \{clk\}\]" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638206314269 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constr.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at constr.sdc(27): Argument <to> is an empty collection" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 28 btn1_sync\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at constr.sdc(28): btn1_sync\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 28 btn1_sync\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at constr.sdc(28): btn1_sync\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay constr.sdc 28 Argument <from> is not an object ID " "Ignored set_max_delay at constr.sdc(28): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from btn1_sync\[0\]  -to btn1_sync\[1\] 10.000 " "set_max_delay -from btn1_sync\[0\]  -to btn1_sync\[1\] 10.000" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638206314271 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay constr.sdc 28 Argument <to> is not an object ID " "Ignored set_max_delay at constr.sdc(28): Argument <to> is not an object ID" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314271 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 29 btn2_sync\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at constr.sdc(29): btn2_sync\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314271 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 29 btn2_sync\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at constr.sdc(29): btn2_sync\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay constr.sdc 29 Argument <from> is not an object ID " "Ignored set_max_delay at constr.sdc(29): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from btn2_sync\[0\]  -to btn2_sync\[1\] 10.000 " "set_max_delay -from btn2_sync\[0\]  -to btn2_sync\[1\] 10.000" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638206314272 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay constr.sdc 29 Argument <to> is not an object ID " "Ignored set_max_delay at constr.sdc(29): Argument <to> is not an object ID" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314272 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 35 led1 port " "Ignored filter at constr.sdc(35): led1 could not be matched with a port" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314272 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constr.sdc 35 led2 port " "Ignored filter at constr.sdc(35): led2 could not be matched with a port" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constr.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at constr.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{clk\}\] -to \[get_ports \{led1 led2\}\]  " "set_false_path -from \[get_clocks \{clk\}\] -to \[get_ports \{led1 led2\}\] " {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638206314272 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constr.sdc 35 Argument <to> is an empty collection " "Ignored set_false_path at constr.sdc(35): Argument <to> is an empty collection" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Addition/hex_display_counter/src/constr.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1638206314272 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1638206314273 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt\[0\] cnt\[0\] " "create_clock -period 1.000 -name cnt\[0\] cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638206314274 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638206314274 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hex_display:hex_display\|cnt\[0\] hex_display:hex_display\|cnt\[0\] " "create_clock -period 1.000 -name hex_display:hex_display\|cnt\[0\] hex_display:hex_display\|cnt\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638206314274 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638206314274 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1638206314276 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638206314277 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638206314277 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1638206314282 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638206314300 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638206314300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.505 " "Worst-case setup slack is -3.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.505             -80.912 CLK  " "   -3.505             -80.912 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.370              -8.567 cnt\[0\]  " "   -1.370              -8.567 cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004              -0.004 hex_display:hex_display\|cnt\[0\]  " "   -0.004              -0.004 hex_display:hex_display\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638206314301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 hex_display:hex_display\|cnt\[0\]  " "    0.452               0.000 hex_display:hex_display\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 CLK  " "    0.658               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744               0.000 cnt\[0\]  " "    0.744               0.000 cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638206314309 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638206314310 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638206314310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -60.993 CLK  " "   -3.000             -60.993 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 cnt\[0\]  " "   -1.487             -11.896 cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 hex_display:hex_display\|cnt\[0\]  " "   -1.487              -2.974 hex_display:hex_display\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638206314312 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638206314356 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638206314379 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638206314583 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638206314629 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638206314635 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638206314635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.279 " "Worst-case setup slack is -3.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.279             -69.849 CLK  " "   -3.279             -69.849 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.136              -6.934 cnt\[0\]  " "   -1.136              -6.934 cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 hex_display:hex_display\|cnt\[0\]  " "    0.089               0.000 hex_display:hex_display\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638206314637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 hex_display:hex_display\|cnt\[0\]  " "    0.400               0.000 hex_display:hex_display\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 CLK  " "    0.511               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.692               0.000 cnt\[0\]  " "    0.692               0.000 cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638206314643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638206314644 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638206314646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -60.993 CLK  " "   -3.000             -60.993 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 cnt\[0\]  " "   -1.487             -11.896 cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 hex_display:hex_display\|cnt\[0\]  " "   -1.487              -2.974 hex_display:hex_display\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638206314647 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638206314695 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638206314791 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1638206314793 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638206314793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.073 " "Worst-case setup slack is -1.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.073             -27.948 CLK  " "   -1.073             -27.948 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.026              -0.048 cnt\[0\]  " "   -0.026              -0.048 cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 hex_display:hex_display\|cnt\[0\]  " "    0.563               0.000 hex_display:hex_display\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638206314797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 hex_display:hex_display\|cnt\[0\]  " "    0.186               0.000 hex_display:hex_display\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 CLK  " "    0.283               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 cnt\[0\]  " "    0.296               0.000 cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638206314800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638206314802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638206314804 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -43.227 CLK  " "   -3.000             -43.227 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 cnt\[0\]  " "   -1.000              -8.000 cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 hex_display:hex_display\|cnt\[0\]  " "   -1.000              -2.000 hex_display:hex_display\|cnt\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638206314807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638206314807 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638206315177 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638206315180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 31 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "772 " "Peak virtual memory: 772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638206315223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 20:18:35 2021 " "Processing ended: Mon Nov 29 20:18:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638206315223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638206315223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638206315223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638206315223 ""}
