{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433808169333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433808169334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  8 19:02:49 2015 " "Processing started: Mon Jun  8 19:02:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433808169334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433808169334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off video_display -c video_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off video_display -c video_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433808169335 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1433808169558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tristate.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tristate.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-tristate " "Found design unit 1: tristate-tristate" {  } { { "../../src/tristate.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tristate.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181898 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "../../src/tristate.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tristate.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808181898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/fifo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/fifo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-fifo " "Found design unit 1: fifo-fifo" {  } { { "../../src/fifo.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/fifo.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181899 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../src/fifo.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/fifo.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808181899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c-i2c " "Found design unit 1: i2c-i2c" {  } { { "../../src/i2c.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181900 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../../src/i2c.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808181900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "../../src/leddcd.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181901 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "../../src/leddcd.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808181901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behavioral " "Found design unit 1: vga-behavioral" {  } { { "../../src/vga.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/vga.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181902 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../../src/vga.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/vga.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808181902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 video_display-video_display " "Found design unit 1: video_display-video_display" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181904 ""} { "Info" "ISGN_ENTITY_NAME" "1 video_display " "Found entity 1: video_display" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808181904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/ycc2rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/ycc2rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ycc2rgb-dataflow " "Found design unit 1: ycc2rgb-dataflow" {  } { { "../../src/ycc2rgb.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/ycc2rgb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181905 ""} { "Info" "ISGN_ENTITY_NAME" "1 ycc2rgb " "Found entity 1: ycc2rgb" {  } { { "../../src/ycc2rgb.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/ycc2rgb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808181905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tracker_constants.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tracker_constants.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tracker_constants " "Found design unit 1: tracker_constants" {  } { { "../../src/tracker_constants.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tracker_constants.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808181906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-behavior " "Found design unit 1: sram-behavior" {  } { { "../../src/sram.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/sram.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181907 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../../src/sram.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/sram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808181907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/adv7180.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/adv7180.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adv7180-adv7180 " "Found design unit 1: adv7180-adv7180" {  } { { "../../src/adv7180.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/adv7180.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181908 ""} { "Info" "ISGN_ENTITY_NAME" "1 adv7180 " "Found entity 1: adv7180" {  } { { "../../src/adv7180.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/adv7180.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808181908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808181908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "video_display " "Elaborating entity \"video_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1433808182002 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_read_clk video_display.vhdl(145) " "VHDL Signal Declaration warning at video_display.vhdl(145): used implicit default value for signal \"fifo_read_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1433808182005 "|video_display"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_write_clk video_display.vhdl(145) " "VHDL Signal Declaration warning at video_display.vhdl(145): used implicit default value for signal \"fifo_write_clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1433808182005 "|video_display"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_read_en video_display.vhdl(145) " "VHDL Signal Declaration warning at video_display.vhdl(145): used implicit default value for signal \"fifo_read_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1433808182005 "|video_display"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_write_en video_display.vhdl(145) " "VHDL Signal Declaration warning at video_display.vhdl(145): used implicit default value for signal \"fifo_write_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1433808182005 "|video_display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_dout video_display.vhdl(146) " "Verilog HDL or VHDL warning at video_display.vhdl(146): object \"fifo_dout\" assigned a value but never read" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433808182005 "|video_display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_full video_display.vhdl(147) " "Verilog HDL or VHDL warning at video_display.vhdl(147): object \"fifo_full\" assigned a value but never read" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433808182006 "|video_display"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_empty video_display.vhdl(147) " "Verilog HDL or VHDL warning at video_display.vhdl(147): object \"fifo_empty\" assigned a value but never read" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433808182006 "|video_display"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i2c_dout video_display.vhdl(153) " "VHDL Signal Declaration warning at video_display.vhdl(153): used implicit default value for signal \"i2c_dout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1433808182006 "|video_display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset video_display.vhdl(241) " "VHDL Process Statement warning at video_display.vhdl(241): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433808182006 "|video_display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i2c_config_clk video_display.vhdl(245) " "VHDL Process Statement warning at video_display.vhdl(245): signal \"i2c_config_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433808182006 "|video_display"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "i2c_data_clk video_display.vhdl(239) " "VHDL Process Statement warning at video_display.vhdl(239): inferring latch(es) for signal or variable \"i2c_data_clk\", which holds its previous value in one or more paths through the process" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 239 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1433808182006 "|video_display"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "decimation video_display.vhdl(278) " "VHDL Variable Declaration warning at video_display.vhdl(278): used initial value expression for variable \"decimation\" because variable was never assigned a value" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 278 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1433808182006 "|video_display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset video_display.vhdl(280) " "VHDL Process Statement warning at video_display.vhdl(280): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433808182006 "|video_display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_data_clk video_display.vhdl(239) " "Inferred latch for \"i2c_data_clk\" at video_display.vhdl(239)" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1433808182006 "|video_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:ram_block " "Elaborating entity \"sram\" for hierarchy \"sram:ram_block\"" {  } { { "../../src/video_display.vhdl" "ram_block" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808182007 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset sram.vhd(26) " "VHDL Process Statement warning at sram.vhd(26): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433808182009 "|video_display|sram:ram_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adv7180 adv7180:decoder " "Elaborating entity \"adv7180\" for hierarchy \"adv7180:decoder\"" {  } { { "../../src/video_display.vhdl" "decoder" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808182010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ycc2rgb ycc2rgb:ycc2rgb_converter " "Elaborating entity \"ycc2rgb\" for hierarchy \"ycc2rgb:ycc2rgb_converter\"" {  } { { "../../src/video_display.vhdl" "ycc2rgb_converter" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808182017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga_output " "Elaborating entity \"vga\" for hierarchy \"vga:vga_output\"" {  } { { "../../src/video_display.vhdl" "vga_output" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808182019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo_i2c " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo_i2c\"" {  } { { "../../src/video_display.vhdl" "fifo_i2c" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808182021 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_empty fifo.vhdl(60) " "VHDL Process Statement warning at fifo.vhdl(60): signal \"temp_empty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/fifo.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/fifo.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1433808182022 "|video_display|fifo:fifo_i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:i2c_master " "Elaborating entity \"i2c\" for hierarchy \"i2c:i2c_master\"" {  } { { "../../src/video_display.vhdl" "i2c_master" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808182023 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_ct i2c.vhdl(62) " "Verilog HDL or VHDL warning at i2c.vhdl(62): object \"clock_ct\" assigned a value but never read" {  } { { "../../src/i2c.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433808182028 "|video_display|i2c:i2c_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_ct i2c.vhdl(63) " "Verilog HDL or VHDL warning at i2c.vhdl(63): object \"data_ct\" assigned a value but never read" {  } { { "../../src/i2c.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433808182028 "|video_display|i2c:i2c_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate i2c:i2c_master\|tristate:sda_map " "Elaborating entity \"tristate\" for hierarchy \"i2c:i2c_master\|tristate:sda_map\"" {  } { { "../../src/i2c.vhdl" "sda_map" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/i2c.vhdl" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808182028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd leddcd:led_output " "Elaborating entity \"leddcd\" for hierarchy \"leddcd:led_output\"" {  } { { "../../src/video_display.vhdl" "led_output" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808182030 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[0\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[1\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[2\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[3\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[4\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[5\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[6\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[7\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[8\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[9\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[10\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[11\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[12\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[13\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[14\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[15\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[16\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[16\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[17\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[17\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[18\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[18\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[19\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[19\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[20\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[20\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[21\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[21\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[22\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[22\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[23\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[23\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[24\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[24\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[25\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[25\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[26\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[26\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[27\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[27\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[28\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[28\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[29\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[30\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:ram_block\|data_out\[31\] " "Converted tri-state buffer \"sram:ram_block\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "../src/sram.vhd" "" { Text "../src/sram.vhd" 26 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433808182355 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1433808182355 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram:ram_block\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram:ram_block\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808183467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808183467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808183467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 38400 " "Parameter NUMWORDS_A set to 38400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808183467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808183467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808183467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 38400 " "Parameter NUMWORDS_B set to 38400" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808183467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808183467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808183467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808183467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808183467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808183467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808183467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808183467 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433808183467 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1433808183467 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1433808183467 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ycc2rgb:ycc2rgb_converter\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ycc2rgb:ycc2rgb_converter\|Mult3\"" {  } { { "../src/ycc2rgb.vhd" "Mult3" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808183468 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ycc2rgb:ycc2rgb_converter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ycc2rgb:ycc2rgb_converter\|Mult0\"" {  } { { "../src/ycc2rgb.vhd" "Mult0" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808183468 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ycc2rgb:ycc2rgb_converter\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ycc2rgb:ycc2rgb_converter\|Mult1\"" {  } { { "../src/ycc2rgb.vhd" "Mult1" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808183468 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ycc2rgb:ycc2rgb_converter\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ycc2rgb:ycc2rgb_converter\|Mult2\"" {  } { { "../src/ycc2rgb.vhd" "Mult2" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808183468 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1433808183468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram:ram_block\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"sram:ram_block\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808183525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram:ram_block\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"sram:ram_block\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 38400 " "Parameter \"NUMWORDS_A\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 38400 " "Parameter \"NUMWORDS_B\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183526 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433808183526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_69h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_69h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_69h1 " "Found entity 1: altsyncram_69h1" {  } { { "db/altsyncram_69h1.tdf" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/altsyncram_69h1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808183623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808183623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_osa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_osa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_osa " "Found entity 1: decode_osa" {  } { { "db/decode_osa.tdf" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/decode_osa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808183685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808183685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/mux_lob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808183745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808183745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\"" {  } { { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808183765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3 " "Instantiated megafunction \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183765 ""}  } { { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433808183765 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183782 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183789 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j9h " "Found entity 1: add_sub_j9h" {  } { { "db/add_sub_j9h.tdf" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/add_sub_j9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808183854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808183854 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183858 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\"" {  } { { "mpar_add.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hkh " "Found entity 1: add_sub_hkh" {  } { { "db/add_sub_hkh.tdf" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/add_sub_hkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808183913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808183913 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|altshift:external_latency_ffs ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\"" {  } { { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808183925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0 " "Instantiated megafunction \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183925 ""}  } { { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433808183925 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183929 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183931 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k9h " "Found entity 1: add_sub_k9h" {  } { { "db/add_sub_k9h.tdf" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/add_sub_k9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808183985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808183985 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183989 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808183992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ikh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ikh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ikh " "Found entity 1: add_sub_ikh" {  } { { "db/add_sub_ikh.tdf" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/add_sub_ikh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808184043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808184043 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|altshift:external_latency_ffs ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult1\"" {  } { { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808184051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult1 " "Instantiated megafunction \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184052 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184052 ""}  } { { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433808184052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\"" {  } { { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808184071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2 " "Instantiated megafunction \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184072 ""}  } { { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433808184072 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184075 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184078 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/add_sub_i9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808184131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808184131 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184135 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/db/add_sub_gkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433808184194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433808184194 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|altshift:external_latency_ffs ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ycc2rgb:ycc2rgb_converter\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/home/tgdiriba/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../src/ycc2rgb.vhd" "" { Text "../src/ycc2rgb.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433808184198 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "i2c_clk " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"i2c_clk\" is moved to its source" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 24 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1433808184780 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1433808184780 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 174 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1433808184786 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1433808184786 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "i2c:i2c_master\|tristate:scl_map\|dout " "Node \"i2c:i2c_master\|tristate:scl_map\|dout\"" {  } { { "../../src/tristate.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tristate.vhdl" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808185372 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1433808185372 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "i2c_error GND " "Pin \"i2c_error\" is stuck at GND" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433808185372 "|video_display|i2c_error"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2c_state_segments\[1\] GND " "Pin \"i2c_state_segments\[1\]\" is stuck at GND" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433808185372 "|video_display|i2c_state_segments[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1433808185372 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1433808185509 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1433808187077 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1433808187582 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433808187582 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1334 " "Implemented 1334 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1433808187795 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1433808187795 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1433808187795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1112 " "Implemented 1112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1433808187795 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1433808187795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1433808187795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1077 " "Peak virtual memory: 1077 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433808187821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  8 19:03:07 2015 " "Processing ended: Mon Jun  8 19:03:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433808187821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433808187821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433808187821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433808187821 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433808191758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433808191759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  8 19:03:11 2015 " "Processing started: Mon Jun  8 19:03:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433808191759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1433808191759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off video_display -c video_display " "Command: quartus_fit --read_settings_files=off --write_settings_files=off video_display -c video_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1433808191760 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1433808191822 ""}
{ "Info" "0" "" "Project  = video_display" {  } {  } 0 0 "Project  = video_display" 0 0 "Fitter" 0 0 1433808191823 ""}
{ "Info" "0" "" "Revision = video_display" {  } {  } 0 0 "Revision = video_display" 0 0 "Fitter" 0 0 1433808191823 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1433808191936 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "video_display EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"video_display\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1433808191961 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1433808192013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1433808192013 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1433808192614 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1433808192622 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433808192736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433808192736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433808192736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433808192736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433808192736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433808192736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433808192736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433808192736 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433808192736 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1433808192736 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/tgdiriba/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tgdiriba/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/" { { 0 { 0 ""} 0 7502 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1433808192743 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/tgdiriba/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tgdiriba/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/" { { 0 { 0 ""} 0 7504 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1433808192743 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/tgdiriba/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tgdiriba/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/" { { 0 { 0 ""} 0 7506 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1433808192743 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/tgdiriba/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tgdiriba/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/" { { 0 { 0 ""} 0 7508 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1433808192743 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/tgdiriba/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tgdiriba/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/" { { 0 { 0 ""} 0 7510 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1433808192743 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1433808192743 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1433808192747 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1433808193142 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 62 " "No exact pin location assignment(s) for 10 pins of 62 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1433808194145 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "video_display.sdc " "Synopsys Design Constraints File file not found: 'video_display.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1433808194834 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1433808194835 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1433808194872 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1433808194873 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1433808194874 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "td_clk27~input (placed in PIN B14 (CLK11, DIFFCLK_4p)) " "Automatically promoted node td_clk27~input (placed in PIN B14 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433808195225 ""}  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/" { { 0 { 0 ""} 0 7489 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433808195225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433808195225 ""}  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/" { { 0 { 0 ""} 0 7487 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433808195225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_config_clk~input (placed in PIN Y1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node i2c_config_clk~input (placed in PIN Y1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433808195225 ""}  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/" { { 0 { 0 ""} 0 7488 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433808195225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:vga_output\|pixel_clock  " "Automatically promoted node vga:vga_output\|pixel_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433808195225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga:vga_output\|pixel_clock~0 " "Destination node vga:vga_output\|pixel_clock~0" {  } { { "../src/vga.vhd" "" { Text "../src/vga.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/" { { 0 { 0 ""} 0 2630 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433808195225 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_clk~output " "Destination node vga_clk~output" {  } { { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/" { { 0 { 0 ""} 0 7465 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433808195225 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433808195225 ""}  } { { "../src/vga.vhd" "" { Text "../src/vga.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/" { { 0 { 0 ""} 0 311 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433808195225 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1433808196084 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1433808196087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1433808196087 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1433808196092 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1433808196096 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1433808196101 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1433808196101 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1433808196104 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1433808196254 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1433808196257 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1433808196257 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 2.5V 0 9 0 " "Number of I/O pins in group: 9 (unused VREF, 2.5V VCCIO, 0 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1433808196278 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1433808196278 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1433808196278 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433808196280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 61 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433808196280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433808196280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433808196280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433808196280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433808196280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 68 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433808196280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 42 29 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 42 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1433808196280 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1433808196280 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1433808196280 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433808196750 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1433808196757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1433808203647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433808204588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1433808204682 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1433808225684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433808225684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1433808226666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1433808238341 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1433808238341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433808250866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1433808250867 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1433808250867 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.99 " "Total time spent on timing analysis during the Fitter is 2.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1433808251038 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1433808251231 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1433808252705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1433808252810 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1433808254239 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433808256003 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "i2c_clk a permanently enabled " "Pin i2c_clk has a permanently enabled output enable" {  } { { "/home/tgdiriba/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tgdiriba/altera/15.0/quartus/linux64/pin_planner.ppl" { i2c_clk } } } { "/home/tgdiriba/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tgdiriba/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "i2c_clk" } } } } { "../../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/" { { 0 { 0 ""} 0 80 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1433808256851 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1433808256851 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/output_files/video_display.fit.smsg " "Generated suppressed messages file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/quartus/video_display/output_files/video_display.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1433808257091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1304 " "Peak virtual memory: 1304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433808258123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  8 19:04:18 2015 " "Processing ended: Mon Jun  8 19:04:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433808258123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433808258123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433808258123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1433808258123 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1433808262676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433808262678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  8 19:04:22 2015 " "Processing started: Mon Jun  8 19:04:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433808262678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1433808262678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off video_display -c video_display " "Command: quartus_asm --read_settings_files=off --write_settings_files=off video_display -c video_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1433808262678 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1433808268695 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1433808268940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "860 " "Peak virtual memory: 860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433808271231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  8 19:04:31 2015 " "Processing ended: Mon Jun  8 19:04:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433808271231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433808271231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433808271231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1433808271231 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1433808271924 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1433808276093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433808276094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  8 19:04:35 2015 " "Processing started: Mon Jun  8 19:04:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433808276094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433808276094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta video_display -c video_display " "Command: quartus_sta video_display -c video_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433808276094 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1433808276195 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1433808276445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1433808276515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1433808276515 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "video_display.sdc " "Synopsys Design Constraints File file not found: 'video_display.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1433808277241 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1433808277241 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name td_clk27 td_clk27 " "create_clock -period 1.000 -name td_clk27 td_clk27" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433808277256 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga:vga_output\|pixel_clock vga:vga_output\|pixel_clock " "create_clock -period 1.000 -name vga:vga_output\|pixel_clock vga:vga_output\|pixel_clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433808277256 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50 clk50 " "create_clock -period 1.000 -name clk50 clk50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433808277256 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_config_clk i2c_config_clk " "create_clock -period 1.000 -name i2c_config_clk i2c_config_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433808277256 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1433808277256 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1433808277845 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1433808277846 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1433808277849 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1433808277861 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1433808278348 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1433808278348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.987 " "Worst-case setup slack is -14.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808278349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808278349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.987           -3303.893 td_clk27  " "  -14.987           -3303.893 td_clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808278349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.570            -361.740 clk50  " "   -5.570            -361.740 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808278349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.252            -147.053 vga:vga_output\|pixel_clock  " "   -4.252            -147.053 vga:vga_output\|pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808278349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.841              -3.943 i2c_config_clk  " "   -0.841              -3.943 i2c_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808278349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433808278349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808278416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808278416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clk50  " "    0.385               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808278416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 td_clk27  " "    0.385               0.000 td_clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808278416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 vga:vga_output\|pixel_clock  " "    0.402               0.000 vga:vga_output\|pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808278416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 i2c_config_clk  " "    0.405               0.000 i2c_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808278416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433808278416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1433808278417 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1433808278419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808278421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808278421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2136.435 td_clk27  " "   -3.000           -2136.435 td_clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808278421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -98.090 clk50  " "   -3.000             -98.090 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808278421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.995 i2c_config_clk  " "   -3.000             -11.995 i2c_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808278421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -109.225 vga:vga_output\|pixel_clock  " "   -1.285            -109.225 vga:vga_output\|pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808278421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433808278421 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1433808279100 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1433808279147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1433808280791 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281087 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1433808281272 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1433808281272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.616 " "Worst-case setup slack is -13.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.616           -2946.633 td_clk27  " "  -13.616           -2946.633 td_clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.065            -326.905 clk50  " "   -5.065            -326.905 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.813            -127.932 vga:vga_output\|pixel_clock  " "   -3.813            -127.932 vga:vga_output\|pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.722              -3.372 i2c_config_clk  " "   -0.722              -3.372 i2c_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433808281278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 td_clk27  " "    0.337               0.000 td_clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clk50  " "    0.338               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 vga:vga_output\|pixel_clock  " "    0.354               0.000 vga:vga_output\|pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 i2c_config_clk  " "    0.356               0.000 i2c_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433808281349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1433808281355 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1433808281361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2108.275 td_clk27  " "   -3.000           -2108.275 td_clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -98.090 clk50  " "   -3.000             -98.090 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.995 i2c_config_clk  " "   -3.000             -11.995 i2c_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -109.225 vga:vga_output\|pixel_clock  " "   -1.285            -109.225 vga:vga_output\|pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808281368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433808281368 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1433808282080 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282539 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1433808282606 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1433808282606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.629 " "Worst-case setup slack is -6.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.629           -1577.505 td_clk27  " "   -6.629           -1577.505 td_clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.184            -135.382 clk50  " "   -2.184            -135.382 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.543             -43.210 vga:vga_output\|pixel_clock  " "   -1.543             -43.210 vga:vga_output\|pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 i2c_config_clk  " "    0.170               0.000 i2c_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433808282617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clk50  " "    0.156               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 td_clk27  " "    0.172               0.000 td_clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 i2c_config_clk  " "    0.179               0.000 i2c_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 vga:vga_output\|pixel_clock  " "    0.181               0.000 vga:vga_output\|pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433808282695 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1433808282706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1433808282717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1070.862 td_clk27  " "   -3.000           -1070.862 td_clk27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -82.066 clk50  " "   -3.000             -82.066 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.728 i2c_config_clk  " "   -3.000             -10.728 i2c_config_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -85.000 vga:vga_output\|pixel_clock  " "   -1.000             -85.000 vga:vga_output\|pixel_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433808282729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433808282729 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1433808284270 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1433808284272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "975 " "Peak virtual memory: 975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433808284492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  8 19:04:44 2015 " "Processing ended: Mon Jun  8 19:04:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433808284492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433808284492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433808284492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433808284492 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus II Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433808285366 ""}
