#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5575a6d309e0 .scope module, "pipeline_testbench" "pipeline_testbench" 2 1;
 .timescale 0 0;
v0x5575a6d54570_0 .var "A", 3 0;
v0x5575a6d546a0_0 .var "B", 3 0;
v0x5575a6d547b0_0 .var "FuncCode", 7 0;
v0x5575a6d548a0_0 .net "Out", 0 0, L_0x5575a6d569e0;  1 drivers
v0x5575a6d54990_0 .var "clock", 0 0;
S_0x5575a6d30b60 .scope module, "p1" "pipeline" 2 7, 3 1 0, S_0x5575a6d309e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Out"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 8 "FuncCode"
    .port_info 3 /INPUT 4 "A"
    .port_info 4 /INPUT 4 "B"
v0x5575a6d53ae0_0 .net "A", 3 0, v0x5575a6d54570_0;  1 drivers
v0x5575a6d53bd0_0 .net "Aout", 3 0, v0x5575a6d52fc0_0;  1 drivers
v0x5575a6d53cc0_0 .net "B", 3 0, v0x5575a6d546a0_0;  1 drivers
v0x5575a6d53d90_0 .net "Bout", 3 0, v0x5575a6d53150_0;  1 drivers
v0x5575a6d53e80_0 .net "FuncCode", 7 0, v0x5575a6d547b0_0;  1 drivers
v0x5575a6d53f90_0 .net "Op", 2 0, v0x5575a6d520e0_0;  1 drivers
v0x5575a6d54080_0 .net "Opout", 2 0, v0x5575a6d53330_0;  1 drivers
v0x5575a6d54190_0 .net "Out", 0 0, L_0x5575a6d569e0;  alias, 1 drivers
v0x5575a6d54230_0 .net "X", 3 0, L_0x5575a6d56340;  1 drivers
v0x5575a6d542d0_0 .net "Xout", 3 0, v0x5575a6d538f0_0;  1 drivers
v0x5575a6d543e0_0 .net "clock", 0 0, v0x5575a6d54990_0;  1 drivers
S_0x5575a6d30ce0 .scope module, "a1" "ALU" 3 11, 4 1 0, S_0x5575a6d30b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "X"
    .port_info 1 /INPUT 3 "OpCode"
    .port_info 2 /INPUT 4 "A"
    .port_info 3 /INPUT 4 "B"
L_0x5575a6d54cf0 .functor XNOR 4, v0x5575a6d52fc0_0, v0x5575a6d53150_0, C4<0000>, C4<0000>;
L_0x5575a6d54d60 .functor AND 4, v0x5575a6d52fc0_0, v0x5575a6d53150_0, C4<1111>, C4<1111>;
L_0x5575a6d54ef0 .functor NOT 4, L_0x5575a6d54d60, C4<0000>, C4<0000>, C4<0000>;
L_0x5575a6d550f0 .functor OR 4, v0x5575a6d52fc0_0, v0x5575a6d53150_0, C4<0000>, C4<0000>;
L_0x5575a6d55190 .functor NOT 4, L_0x5575a6d550f0, C4<0000>, C4<0000>, C4<0000>;
L_0x5575a6d55250 .functor AND 4, v0x5575a6d52fc0_0, v0x5575a6d53150_0, C4<1111>, C4<1111>;
L_0x5575a6d557f0 .functor OR 4, v0x5575a6d52fc0_0, v0x5575a6d53150_0, C4<0000>, C4<0000>;
L_0x5575a6d55860 .functor XOR 4, v0x5575a6d52fc0_0, v0x5575a6d53150_0, C4<0000>, C4<0000>;
v0x5575a6d2b000_0 .net "A", 3 0, v0x5575a6d52fc0_0;  alias, 1 drivers
v0x5575a6d50690_0 .net "B", 3 0, v0x5575a6d53150_0;  alias, 1 drivers
v0x5575a6d50770_0 .net "OpCode", 2 0, v0x5575a6d53330_0;  alias, 1 drivers
v0x5575a6d50830_0 .net "X", 3 0, L_0x5575a6d56340;  alias, 1 drivers
v0x5575a6d50910_0 .net *"_s1", 0 0, L_0x5575a6d54a80;  1 drivers
v0x5575a6d50a40_0 .net *"_s10", 3 0, L_0x5575a6d54ef0;  1 drivers
v0x5575a6d50b20_0 .net *"_s12", 3 0, L_0x5575a6d54f60;  1 drivers
v0x5575a6d50c00_0 .net *"_s15", 0 0, L_0x5575a6d55050;  1 drivers
v0x5575a6d50ce0_0 .net *"_s16", 3 0, L_0x5575a6d550f0;  1 drivers
v0x5575a6d50dc0_0 .net *"_s18", 3 0, L_0x5575a6d55190;  1 drivers
v0x5575a6d50ea0_0 .net *"_s20", 3 0, L_0x5575a6d55250;  1 drivers
v0x5575a6d50f80_0 .net *"_s22", 3 0, L_0x5575a6d55300;  1 drivers
v0x5575a6d51060_0 .net *"_s24", 3 0, L_0x5575a6d554d0;  1 drivers
v0x5575a6d51140_0 .net *"_s27", 0 0, L_0x5575a6d55660;  1 drivers
v0x5575a6d51220_0 .net *"_s29", 0 0, L_0x5575a6d55750;  1 drivers
v0x5575a6d51300_0 .net *"_s3", 0 0, L_0x5575a6d54b20;  1 drivers
v0x5575a6d513e0_0 .net *"_s30", 3 0, L_0x5575a6d557f0;  1 drivers
v0x5575a6d514c0_0 .net *"_s32", 3 0, L_0x5575a6d55860;  1 drivers
v0x5575a6d515a0_0 .net *"_s34", 3 0, L_0x5575a6d55b40;  1 drivers
v0x5575a6d51680_0 .net *"_s37", 0 0, L_0x5575a6d55ce0;  1 drivers
v0x5575a6d51760_0 .net *"_s38", 3 0, L_0x5575a6d55d80;  1 drivers
v0x5575a6d51840_0 .net *"_s40", 3 0, L_0x5575a6d55f00;  1 drivers
v0x5575a6d51920_0 .net *"_s42", 3 0, L_0x5575a6d55fa0;  1 drivers
v0x5575a6d51a00_0 .net *"_s44", 3 0, L_0x5575a6d561b0;  1 drivers
v0x5575a6d51ae0_0 .net *"_s5", 0 0, L_0x5575a6d54c50;  1 drivers
v0x5575a6d51bc0_0 .net *"_s6", 3 0, L_0x5575a6d54cf0;  1 drivers
v0x5575a6d51ca0_0 .net *"_s8", 3 0, L_0x5575a6d54d60;  1 drivers
L_0x5575a6d54a80 .part v0x5575a6d53330_0, 0, 1;
L_0x5575a6d54b20 .part v0x5575a6d53330_0, 1, 1;
L_0x5575a6d54c50 .part v0x5575a6d53330_0, 2, 1;
L_0x5575a6d54f60 .functor MUXZ 4, L_0x5575a6d54ef0, L_0x5575a6d54cf0, L_0x5575a6d54c50, C4<>;
L_0x5575a6d55050 .part v0x5575a6d53330_0, 2, 1;
L_0x5575a6d55300 .functor MUXZ 4, L_0x5575a6d55250, L_0x5575a6d55190, L_0x5575a6d55050, C4<>;
L_0x5575a6d554d0 .functor MUXZ 4, L_0x5575a6d55300, L_0x5575a6d54f60, L_0x5575a6d54b20, C4<>;
L_0x5575a6d55660 .part v0x5575a6d53330_0, 1, 1;
L_0x5575a6d55750 .part v0x5575a6d53330_0, 2, 1;
L_0x5575a6d55b40 .functor MUXZ 4, L_0x5575a6d55860, L_0x5575a6d557f0, L_0x5575a6d55750, C4<>;
L_0x5575a6d55ce0 .part v0x5575a6d53330_0, 2, 1;
L_0x5575a6d55d80 .arith/sub 4, v0x5575a6d52fc0_0, v0x5575a6d53150_0;
L_0x5575a6d55f00 .arith/sum 4, v0x5575a6d52fc0_0, v0x5575a6d53150_0;
L_0x5575a6d55fa0 .functor MUXZ 4, L_0x5575a6d55f00, L_0x5575a6d55d80, L_0x5575a6d55ce0, C4<>;
L_0x5575a6d561b0 .functor MUXZ 4, L_0x5575a6d55fa0, L_0x5575a6d55b40, L_0x5575a6d55660, C4<>;
L_0x5575a6d56340 .functor MUXZ 4, L_0x5575a6d561b0, L_0x5575a6d554d0, L_0x5575a6d54a80, C4<>;
S_0x5575a6d51e00 .scope module, "e1" "Encoder" 3 9, 5 1 0, S_0x5575a6d30b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "OpCode"
    .port_info 1 /INPUT 8 "FuncCode"
v0x5575a6d51fe0_0 .net "FuncCode", 7 0, v0x5575a6d547b0_0;  alias, 1 drivers
v0x5575a6d520e0_0 .var "OpCode", 2 0;
E_0x5575a6d0e930 .event edge, v0x5575a6d51fe0_0;
S_0x5575a6d52220 .scope module, "e2" "EvenParityGenerator" 3 15, 6 1 0, S_0x5575a6d30b60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X"
    .port_info 1 /OUTPUT 1 "out"
L_0x5575a6d55e90 .functor XOR 1, L_0x5575a6d56560, L_0x5575a6d56600, C4<0>, C4<0>;
L_0x5575a6d55e20 .functor XOR 1, L_0x5575a6d55e90, L_0x5575a6d566f0, C4<0>, C4<0>;
L_0x5575a6d568d0 .functor XOR 1, L_0x5575a6d55e20, L_0x5575a6d56830, C4<0>, C4<0>;
L_0x5575a6d569e0 .functor NOT 1, L_0x5575a6d568d0, C4<0>, C4<0>, C4<0>;
v0x5575a6d523f0_0 .net "X", 3 0, v0x5575a6d538f0_0;  alias, 1 drivers
v0x5575a6d524d0_0 .net *"_s1", 0 0, L_0x5575a6d56560;  1 drivers
v0x5575a6d525b0_0 .net *"_s11", 0 0, L_0x5575a6d56830;  1 drivers
v0x5575a6d526a0_0 .net *"_s12", 0 0, L_0x5575a6d568d0;  1 drivers
v0x5575a6d52780_0 .net *"_s3", 0 0, L_0x5575a6d56600;  1 drivers
v0x5575a6d528b0_0 .net *"_s4", 0 0, L_0x5575a6d55e90;  1 drivers
v0x5575a6d52990_0 .net *"_s7", 0 0, L_0x5575a6d566f0;  1 drivers
v0x5575a6d52a70_0 .net *"_s8", 0 0, L_0x5575a6d55e20;  1 drivers
v0x5575a6d52b50_0 .net "out", 0 0, L_0x5575a6d569e0;  alias, 1 drivers
L_0x5575a6d56560 .part v0x5575a6d538f0_0, 3, 1;
L_0x5575a6d56600 .part v0x5575a6d538f0_0, 2, 1;
L_0x5575a6d566f0 .part v0x5575a6d538f0_0, 1, 1;
L_0x5575a6d56830 .part v0x5575a6d538f0_0, 0, 1;
S_0x5575a6d52c70 .scope module, "f1" "firstPipe" 3 10, 7 1 0, S_0x5575a6d30b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Aout"
    .port_info 1 /OUTPUT 4 "Bout"
    .port_info 2 /OUTPUT 3 "Opout"
    .port_info 3 /INPUT 1 "clock"
    .port_info 4 /INPUT 4 "A"
    .port_info 5 /INPUT 4 "B"
    .port_info 6 /INPUT 3 "Op"
v0x5575a6d52ec0_0 .net "A", 3 0, v0x5575a6d54570_0;  alias, 1 drivers
v0x5575a6d52fc0_0 .var "Aout", 3 0;
v0x5575a6d53080_0 .net "B", 3 0, v0x5575a6d546a0_0;  alias, 1 drivers
v0x5575a6d53150_0 .var "Bout", 3 0;
v0x5575a6d53240_0 .net "Op", 2 0, v0x5575a6d520e0_0;  alias, 1 drivers
v0x5575a6d53330_0 .var "Opout", 2 0;
v0x5575a6d53400_0 .net "clock", 0 0, v0x5575a6d54990_0;  alias, 1 drivers
E_0x5575a6d2f230 .event posedge, v0x5575a6d53400_0;
S_0x5575a6d53580 .scope module, "s1" "secondPipe" 3 12, 8 1 0, S_0x5575a6d30b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Xout"
    .port_info 1 /INPUT 1 "clock"
    .port_info 2 /INPUT 4 "X"
v0x5575a6d53810_0 .net "X", 3 0, L_0x5575a6d56340;  alias, 1 drivers
v0x5575a6d538f0_0 .var "Xout", 3 0;
v0x5575a6d539c0_0 .net "clock", 0 0, v0x5575a6d54990_0;  alias, 1 drivers
    .scope S_0x5575a6d51e00;
T_0 ;
    %wait E_0x5575a6d0e930;
    %load/vec4 v0x5575a6d51fe0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5575a6d520e0_0, 0, 3;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5575a6d520e0_0, 0, 3;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5575a6d520e0_0, 0, 3;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5575a6d520e0_0, 0, 3;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5575a6d520e0_0, 0, 3;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5575a6d520e0_0, 0, 3;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5575a6d520e0_0, 0, 3;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5575a6d520e0_0, 0, 3;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5575a6d52c70;
T_1 ;
    %wait E_0x5575a6d2f230;
    %load/vec4 v0x5575a6d52ec0_0;
    %assign/vec4 v0x5575a6d52fc0_0, 0;
    %load/vec4 v0x5575a6d53080_0;
    %assign/vec4 v0x5575a6d53150_0, 0;
    %load/vec4 v0x5575a6d53240_0;
    %assign/vec4 v0x5575a6d53330_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5575a6d53580;
T_2 ;
    %wait E_0x5575a6d2f230;
    %load/vec4 v0x5575a6d53810_0;
    %assign/vec4 v0x5575a6d538f0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5575a6d30b60;
T_3 ;
    %delay 60, 0;
    %vpi_call 3 14 "$display", "Xout=%b X=%b", v0x5575a6d542d0_0, v0x5575a6d54230_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5575a6d309e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5575a6d54990_0, 0, 1;
    %vpi_call 2 11 "$monitor", $time, " Out=%b FuncCode=%b A=%b B=%b", v0x5575a6d548a0_0, v0x5575a6d547b0_0, v0x5575a6d54570_0, v0x5575a6d546a0_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5575a6d54570_0, 0, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x5575a6d546a0_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5575a6d547b0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5575a6d547b0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5575a6d547b0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5575a6d547b0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x5575a6d547b0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x5575a6d547b0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x5575a6d547b0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5575a6d547b0_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5575a6d309e0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x5575a6d54990_0;
    %inv;
    %store/vec4 v0x5575a6d54990_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "pipeline_testbench.v";
    "pipeline.v";
    "ALU.v";
    "Encoder.v";
    "EvenParityGenerator.v";
    "firstPipe.v";
    "secondPipe.v";
