// Seed: 2754841006
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5
);
  logic id_6;
  type_0 id_7 (
      .id_0(id_6),
      .id_1(1 - id_5)
  );
  type_10(
      1, 1'h0, id_0
  );
endmodule
