Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: rolagem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "rolagem.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "rolagem"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : rolagem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/pedrot/Desktop/microeletronica/Projeto Final/teste_rolagem/rolagem.vhd" in Library work.
Entity <rolagem> compiled.
Entity <rolagem> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <rolagem> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <rolagem> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "/home/pedrot/Desktop/microeletronica/Projeto Final/teste_rolagem/rolagem.vhd" line 35: Index value(s) does not match array range, simulation mismatch.
Entity <rolagem> analyzed. Unit <rolagem> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rolagem>.
    Related source file is "/home/pedrot/Desktop/microeletronica/Projeto Final/teste_rolagem/rolagem.vhd".
WARNING:Xst:1781 - Signal <message_inicio> is used but never assigned. Tied to default value.
WARNING:Xst:1780 - Signal <indexs> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 37x8-bit ROM for signal <d2$mux0000> created at line 36.
    Found 4-bit register for signal <ANODO>.
    Found 1-of-4 decoder for signal <ANODO$mux0001> created at line 57.
    Found 8-bit register for signal <d0>.
    Found 8-bit register for signal <d1>.
    Found 8-bit register for signal <d2>.
    Found 8-bit register for signal <d3>.
    Found 2-bit up counter for signal <display>.
    Found 32-bit register for signal <index>.
    Found 32-bit adder for signal <index$add0000> created at line 39.
    Found 32-bit adder for signal <index$addsub0000> created at line 29.
    Found 32-bit comparator greater for signal <index$cmp_gt0000> created at line 30.
    Found 32-bit comparator greater for signal <index$cmp_gt0001> created at line 32.
    Found 15-bit up counter for signal <tick_update>.
    Found 15-bit adder for signal <tick_update$addsub0000> created at line 53.
    Found 15-bit comparator greater for signal <tick_update$cmp_gt0000> created at line 54.
    Found 32-bit up counter for signal <ticks>.
    Found 8-bit register for signal <valor>.
    Found 2-bit adder for signal <valor$add0000> created at line 56.
    Found 8-bit 4-to-1 multiplexer for signal <valor$mux0001> created at line 57.
    Summary:
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred  76 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <rolagem> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 37x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 15-bit adder                                          : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 2
# Counters                                             : 3
 15-bit up counter                                     : 1
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 7
 32-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 5
# Comparators                                          : 3
 15-bit comparator greater                             : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <d0_7> has a constant value of 0 in block <rolagem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d1_7> has a constant value of 0 in block <rolagem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d3_7> has a constant value of 0 in block <rolagem>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <rolagem>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_d2_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <rolagem> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 37x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 4
 15-bit adder                                          : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 2
# Counters                                             : 3
 15-bit up counter                                     : 1
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Registers                                            : 76
 Flip-Flops                                            : 76
# Comparators                                          : 3
 15-bit comparator greater                             : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <d0_7> has a constant value of 0 in block <rolagem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d1_7> has a constant value of 0 in block <rolagem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d3_7> has a constant value of 0 in block <rolagem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <d2_7> has a constant value of 0 in block <rolagem>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <valor_7> has a constant value of 0 in block <rolagem>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <rolagem> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block rolagem, actual ratio is 5.
FlipFlop index_1 has been replicated 1 time(s)
FlipFlop index_2 has been replicated 1 time(s)
FlipFlop index_3 has been replicated 1 time(s)
FlipFlop index_4 has been replicated 1 time(s)
FlipFlop index_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 125
 Flip-Flops                                            : 125

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : rolagem.ngr
Top Level Output File Name         : rolagem
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 809
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 95
#      LUT2                        : 67
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 49
#      LUT3_D                      : 8
#      LUT3_L                      : 4
#      LUT4                        : 184
#      LUT4_D                      : 21
#      LUT4_L                      : 25
#      MUXCY                       : 167
#      MUXF5                       : 37
#      MUXF6                       : 7
#      VCC                         : 1
#      XORCY                       : 126
# FlipFlops/Latches                : 125
#      FDE                         : 78
#      FDR                         : 47
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      245  out of   4656     5%  
 Number of Slice Flip Flops:            125  out of   9312     1%  
 Number of 4 input LUTs:                470  out of   9312     5%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 125   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.563ns (Maximum Frequency: 86.483MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 9.826ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.563ns (frequency: 86.483MHz)
  Total number of paths / destination ports: 127610 / 250
-------------------------------------------------------------------------
Delay:               11.563ns (Levels of Logic = 23)
  Source:            index_2_1 (FF)
  Destination:       d1_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: index_2_1 to d1_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.514   0.509  index_2_1 (index_2_1)
     LUT1:I0->O            1   0.612   0.000  Mcompar_index_cmp_gt0001_cy<1>_rt (Mcompar_index_cmp_gt0001_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  Mcompar_index_cmp_gt0001_cy<1> (Mcompar_index_cmp_gt0001_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_index_cmp_gt0001_cy<2> (Mcompar_index_cmp_gt0001_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_index_cmp_gt0001_cy<3> (Mcompar_index_cmp_gt0001_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_index_cmp_gt0001_cy<4> (Mcompar_index_cmp_gt0001_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_index_cmp_gt0001_cy<5> (Mcompar_index_cmp_gt0001_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_index_cmp_gt0001_cy<6> (Mcompar_index_cmp_gt0001_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_index_cmp_gt0001_cy<7> (Mcompar_index_cmp_gt0001_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_index_cmp_gt0001_cy<8> (Mcompar_index_cmp_gt0001_cy<8>)
     MUXCY:CI->O           1   0.399   0.387  Mcompar_index_cmp_gt0001_cy<9> (Mcompar_index_cmp_gt0001_cy<9>)
     LUT4_D:I2->O        113   0.612   1.125  Mcompar_index_cmp_gt0001_cy<11>1 (Mcompar_index_cmp_gt0001_cy<11>)
     LUT3:I2->O            1   0.612   0.000  d0_cmp_eq00021_wg_lut<0> (d0_cmp_eq00021_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  d0_cmp_eq00021_wg_cy<0> (d0_cmp_eq00021_wg_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  d0_cmp_eq00021_wg_cy<1> (d0_cmp_eq00021_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  d0_cmp_eq00021_wg_cy<2> (d0_cmp_eq00021_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  d0_cmp_eq00021_wg_cy<3> (d0_cmp_eq00021_wg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  d0_cmp_eq00021_wg_cy<4> (d0_cmp_eq00021_wg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  d0_cmp_eq00021_wg_cy<5> (d0_cmp_eq00021_wg_cy<5>)
     MUXCY:CI->O          41   0.399   1.078  d0_cmp_eq00021_wg_cy<6> (d0_cmp_eq00021_wg_cy<6>)
     LUT4_D:I3->O          5   0.612   0.568  d0_cmp_eq001511 (N38)
     LUT4:I2->O            4   0.612   0.502  d1_mux0000<6>1 (N20)
     LUT4_L:I3->LO         1   0.612   0.103  d1_mux0000<0>138 (N23)
     LUT4:I3->O            1   0.612   0.000  d1_mux0000<6>35 (d1_mux0000<6>)
     FDE:D                     0.268          d1_6
    ----------------------------------------
    Total                     11.563ns (7.291ns logic, 4.272ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 239 / 11
-------------------------------------------------------------------------
Offset:              9.826ns (Levels of Logic = 7)
  Source:            valor_4 (FF)
  Destination:       saida<5> (PAD)
  Source Clock:      clk rising

  Data Path: valor_4 to saida<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             27   0.514   1.141  valor_4 (valor_4)
     LUT4:I1->O            3   0.612   0.603  saida<6>211 (N121)
     LUT4:I0->O            1   0.612   0.000  saida<6>22 (saida<6>21)
     MUXF5:I0->O           4   0.278   0.651  saida<6>2_f5 (N9)
     LUT4:I0->O            1   0.612   0.000  saida<5>59_F (N369)
     MUXF5:I0->O           1   0.278   0.387  saida<5>59 (saida<5>59)
     LUT4:I2->O            1   0.612   0.357  saida<5>150 (saida_5_OBUF)
     OBUF:I->O                 3.169          saida_5_OBUF (saida<5>)
    ----------------------------------------
    Total                      9.826ns (6.687ns logic, 3.139ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.83 secs
 
--> 


Total memory usage is 526024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    1 (   0 filtered)

