Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Sep 29 14:22:47 2017
| Host         : DESKTOP-H3JQ5EJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ADC_BRIDGE_timing_summary_routed.rpt -rpx ADC_BRIDGE_timing_summary_routed.rpx
| Design       : ADC_BRIDGE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.334       -9.019                      9                 1077        0.029        0.000                      0                 1077        4.500        0.000                       0                   671  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
CLK_IN1_P                   {0.000 10.000}     20.000          50.000          
  CLK_OUT1_clock_generator  {0.000 5.000}      10.000          100.000         
  CLK_OUT3_clock_generator  {0.000 15.625}     31.250          32.000          
  clkfbout_clock_generator  {0.000 10.000}     20.000          50.000          
ftdi_clk                    {0.000 8.334}      16.667          59.999          
  CLK_OUT1_ftdi_clock_gen   {0.000 8.334}      16.667          59.999          
  clkfbout_ftdi_clock_gen   {0.000 8.334}      16.667          59.999          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_IN1_P                                                                                                                                                                     7.000        0.000                       0                     1  
  CLK_OUT1_clock_generator        5.351        0.000                      0                  591        0.071        0.000                      0                  591        4.500        0.000                       0                   343  
  CLK_OUT3_clock_generator       11.064        0.000                      0                  140        0.156        0.000                      0                  140       15.125        0.000                       0                    78  
  clkfbout_clock_generator                                                                                                                                                   18.751        0.000                       0                     2  
ftdi_clk                                                                                                                                                                      5.333        0.000                       0                     1  
  CLK_OUT1_ftdi_clock_gen        11.043        0.000                      0                  310        0.029        0.000                      0                  310        7.833        0.000                       0                   243  
  clkfbout_ftdi_clock_gen                                                                                                                                                    14.512        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_OUT3_clock_generator  CLK_OUT1_clock_generator       -2.334       -9.019                      9                    9        0.192        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         CLK_OUT1_clock_generator  CLK_OUT1_clock_generator        7.374        0.000                      0                   14        0.316        0.000                      0                   14  
**async_default**         CLK_OUT1_ftdi_clock_gen   CLK_OUT1_ftdi_clock_gen        13.617        0.000                      0                   14        0.372        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_IN1_P
  To Clock:  CLK_IN1_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_IN1_P
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK_IN1_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_clock_generator
  To Clock:  CLK_OUT1_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        5.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.776ns (40.088%)  route 2.654ns (59.912%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.964ns = ( 15.964 - 10.000 ) 
    Source Clock Delay      (SCD):    6.317ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.702     6.317    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X74Y108        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y108        FDCE (Prop_fdce_C_Q)         0.518     6.835 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/Q
                         net (fo=2, routed)           1.300     8.136    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/p_22_out[0]
    SLICE_X70Y105        LUT4 (Prop_lut4_I0_O)        0.124     8.260 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[0].gm1.m1_i_1__0/O
                         net (fo=1, routed)           0.000     8.260    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/v1_reg_0[0]
    SLICE_X70Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.773 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.773    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/carrynet_3
    SLICE_X70Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.027 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c1/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.809     9.836    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp1
    SLICE_X74Y106        LUT4 (Prop_lut4_I3_O)        0.367    10.203 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.545    10.748    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X73Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.581    15.964    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X73Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.310    16.274    
                         clock uncertainty           -0.095    16.179    
    SLICE_X73Y107        FDPE (Setup_fdpe_C_D)       -0.081    16.098    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         16.098    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 1.774ns (40.167%)  route 2.643ns (59.833%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 15.994 - 10.000 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.729     6.345    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X85Y97         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y97         FDCE (Prop_fdce_C_Q)         0.456     6.801 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/Q
                         net (fo=3, routed)           1.117     7.918    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RD_PNTR_WR[2]
    SLICE_X87Y95         LUT4 (Prop_lut4_I1_O)        0.124     8.042 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gmux.gm[1].gms.ms_i_1__2/O
                         net (fo=1, routed)           0.000     8.042    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg_0[1]
    SLICE_X87Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.592 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.592    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3
    SLICE_X87Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.863 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=2, routed)           0.940     9.803    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2
    SLICE_X86Y99         LUT5 (Prop_lut5_I0_O)        0.373    10.176 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.586    10.761    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_1
    SLICE_X86Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.610    15.994    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X86Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.312    16.306    
                         clock uncertainty           -0.095    16.211    
    SLICE_X86Y99         FDPE (Setup_fdpe_C_D)       -0.067    16.144    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         16.144    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 COUNT_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SHIFT_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.890ns (22.533%)  route 3.060ns (77.467%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 15.981 - 10.000 ) 
    Source Clock Delay      (SCD):    6.322ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.707     6.322    CLK
    SLICE_X78Y106        FDRE                                         r  COUNT_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.518     6.840 f  COUNT_1_reg[23]/Q
                         net (fo=2, routed)           1.086     7.927    COUNT_1_reg[23]
    SLICE_X79Y106        LUT4 (Prop_lut4_I0_O)        0.124     8.051 f  RST_SHIFT[7]_i_6/O
                         net (fo=1, routed)           0.784     8.835    RST_SHIFT[7]_i_6_n_0
    SLICE_X79Y105        LUT5 (Prop_lut5_I1_O)        0.124     8.959 f  RST_SHIFT[7]_i_4/O
                         net (fo=3, routed)           0.616     9.575    RST_SHIFT[7]_i_4_n_0
    SLICE_X80Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.699 r  RST_SHIFT[7]_i_1/O
                         net (fo=8, routed)           0.573    10.272    eqOp
    SLICE_X82Y102        FDSE                                         r  RST_SHIFT_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.598    15.981    CLK
    SLICE_X82Y102        FDSE                                         r  RST_SHIFT_reg[0]/C
                         clock pessimism              0.310    16.291    
                         clock uncertainty           -0.095    16.196    
    SLICE_X82Y102        FDSE (Setup_fdse_C_S)       -0.429    15.767    RST_SHIFT_reg[0]
  -------------------------------------------------------------------
                         required time                         15.767    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 COUNT_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SHIFT_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.890ns (22.533%)  route 3.060ns (77.467%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 15.981 - 10.000 ) 
    Source Clock Delay      (SCD):    6.322ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.707     6.322    CLK
    SLICE_X78Y106        FDRE                                         r  COUNT_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.518     6.840 f  COUNT_1_reg[23]/Q
                         net (fo=2, routed)           1.086     7.927    COUNT_1_reg[23]
    SLICE_X79Y106        LUT4 (Prop_lut4_I0_O)        0.124     8.051 f  RST_SHIFT[7]_i_6/O
                         net (fo=1, routed)           0.784     8.835    RST_SHIFT[7]_i_6_n_0
    SLICE_X79Y105        LUT5 (Prop_lut5_I1_O)        0.124     8.959 f  RST_SHIFT[7]_i_4/O
                         net (fo=3, routed)           0.616     9.575    RST_SHIFT[7]_i_4_n_0
    SLICE_X80Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.699 r  RST_SHIFT[7]_i_1/O
                         net (fo=8, routed)           0.573    10.272    eqOp
    SLICE_X82Y102        FDSE                                         r  RST_SHIFT_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.598    15.981    CLK
    SLICE_X82Y102        FDSE                                         r  RST_SHIFT_reg[1]/C
                         clock pessimism              0.310    16.291    
                         clock uncertainty           -0.095    16.196    
    SLICE_X82Y102        FDSE (Setup_fdse_C_S)       -0.429    15.767    RST_SHIFT_reg[1]
  -------------------------------------------------------------------
                         required time                         15.767    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 COUNT_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SHIFT_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.890ns (22.533%)  route 3.060ns (77.467%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 15.981 - 10.000 ) 
    Source Clock Delay      (SCD):    6.322ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.707     6.322    CLK
    SLICE_X78Y106        FDRE                                         r  COUNT_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.518     6.840 f  COUNT_1_reg[23]/Q
                         net (fo=2, routed)           1.086     7.927    COUNT_1_reg[23]
    SLICE_X79Y106        LUT4 (Prop_lut4_I0_O)        0.124     8.051 f  RST_SHIFT[7]_i_6/O
                         net (fo=1, routed)           0.784     8.835    RST_SHIFT[7]_i_6_n_0
    SLICE_X79Y105        LUT5 (Prop_lut5_I1_O)        0.124     8.959 f  RST_SHIFT[7]_i_4/O
                         net (fo=3, routed)           0.616     9.575    RST_SHIFT[7]_i_4_n_0
    SLICE_X80Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.699 r  RST_SHIFT[7]_i_1/O
                         net (fo=8, routed)           0.573    10.272    eqOp
    SLICE_X82Y102        FDSE                                         r  RST_SHIFT_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.598    15.981    CLK
    SLICE_X82Y102        FDSE                                         r  RST_SHIFT_reg[2]/C
                         clock pessimism              0.310    16.291    
                         clock uncertainty           -0.095    16.196    
    SLICE_X82Y102        FDSE (Setup_fdse_C_S)       -0.429    15.767    RST_SHIFT_reg[2]
  -------------------------------------------------------------------
                         required time                         15.767    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 COUNT_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SHIFT_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.890ns (22.533%)  route 3.060ns (77.467%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 15.981 - 10.000 ) 
    Source Clock Delay      (SCD):    6.322ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.707     6.322    CLK
    SLICE_X78Y106        FDRE                                         r  COUNT_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.518     6.840 f  COUNT_1_reg[23]/Q
                         net (fo=2, routed)           1.086     7.927    COUNT_1_reg[23]
    SLICE_X79Y106        LUT4 (Prop_lut4_I0_O)        0.124     8.051 f  RST_SHIFT[7]_i_6/O
                         net (fo=1, routed)           0.784     8.835    RST_SHIFT[7]_i_6_n_0
    SLICE_X79Y105        LUT5 (Prop_lut5_I1_O)        0.124     8.959 f  RST_SHIFT[7]_i_4/O
                         net (fo=3, routed)           0.616     9.575    RST_SHIFT[7]_i_4_n_0
    SLICE_X80Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.699 r  RST_SHIFT[7]_i_1/O
                         net (fo=8, routed)           0.573    10.272    eqOp
    SLICE_X82Y102        FDSE                                         r  RST_SHIFT_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.598    15.981    CLK
    SLICE_X82Y102        FDSE                                         r  RST_SHIFT_reg[3]/C
                         clock pessimism              0.310    16.291    
                         clock uncertainty           -0.095    16.196    
    SLICE_X82Y102        FDSE (Setup_fdse_C_S)       -0.429    15.767    RST_SHIFT_reg[3]
  -------------------------------------------------------------------
                         required time                         15.767    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 COUNT_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SHIFT_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.890ns (22.558%)  route 3.055ns (77.442%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 15.981 - 10.000 ) 
    Source Clock Delay      (SCD):    6.322ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.707     6.322    CLK
    SLICE_X78Y106        FDRE                                         r  COUNT_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.518     6.840 f  COUNT_1_reg[23]/Q
                         net (fo=2, routed)           1.086     7.927    COUNT_1_reg[23]
    SLICE_X79Y106        LUT4 (Prop_lut4_I0_O)        0.124     8.051 f  RST_SHIFT[7]_i_6/O
                         net (fo=1, routed)           0.784     8.835    RST_SHIFT[7]_i_6_n_0
    SLICE_X79Y105        LUT5 (Prop_lut5_I1_O)        0.124     8.959 f  RST_SHIFT[7]_i_4/O
                         net (fo=3, routed)           0.616     9.575    RST_SHIFT[7]_i_4_n_0
    SLICE_X80Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.699 r  RST_SHIFT[7]_i_1/O
                         net (fo=8, routed)           0.569    10.268    eqOp
    SLICE_X83Y102        FDSE                                         r  RST_SHIFT_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.598    15.981    CLK
    SLICE_X83Y102        FDSE                                         r  RST_SHIFT_reg[4]/C
                         clock pessimism              0.310    16.291    
                         clock uncertainty           -0.095    16.196    
    SLICE_X83Y102        FDSE (Setup_fdse_C_S)       -0.429    15.767    RST_SHIFT_reg[4]
  -------------------------------------------------------------------
                         required time                         15.767    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 COUNT_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SHIFT_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.890ns (22.558%)  route 3.055ns (77.442%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 15.981 - 10.000 ) 
    Source Clock Delay      (SCD):    6.322ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.707     6.322    CLK
    SLICE_X78Y106        FDRE                                         r  COUNT_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.518     6.840 f  COUNT_1_reg[23]/Q
                         net (fo=2, routed)           1.086     7.927    COUNT_1_reg[23]
    SLICE_X79Y106        LUT4 (Prop_lut4_I0_O)        0.124     8.051 f  RST_SHIFT[7]_i_6/O
                         net (fo=1, routed)           0.784     8.835    RST_SHIFT[7]_i_6_n_0
    SLICE_X79Y105        LUT5 (Prop_lut5_I1_O)        0.124     8.959 f  RST_SHIFT[7]_i_4/O
                         net (fo=3, routed)           0.616     9.575    RST_SHIFT[7]_i_4_n_0
    SLICE_X80Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.699 r  RST_SHIFT[7]_i_1/O
                         net (fo=8, routed)           0.569    10.268    eqOp
    SLICE_X83Y102        FDSE                                         r  RST_SHIFT_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.598    15.981    CLK
    SLICE_X83Y102        FDSE                                         r  RST_SHIFT_reg[5]/C
                         clock pessimism              0.310    16.291    
                         clock uncertainty           -0.095    16.196    
    SLICE_X83Y102        FDSE (Setup_fdse_C_S)       -0.429    15.767    RST_SHIFT_reg[5]
  -------------------------------------------------------------------
                         required time                         15.767    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 COUNT_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SHIFT_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.890ns (22.558%)  route 3.055ns (77.442%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 15.981 - 10.000 ) 
    Source Clock Delay      (SCD):    6.322ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.707     6.322    CLK
    SLICE_X78Y106        FDRE                                         r  COUNT_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.518     6.840 f  COUNT_1_reg[23]/Q
                         net (fo=2, routed)           1.086     7.927    COUNT_1_reg[23]
    SLICE_X79Y106        LUT4 (Prop_lut4_I0_O)        0.124     8.051 f  RST_SHIFT[7]_i_6/O
                         net (fo=1, routed)           0.784     8.835    RST_SHIFT[7]_i_6_n_0
    SLICE_X79Y105        LUT5 (Prop_lut5_I1_O)        0.124     8.959 f  RST_SHIFT[7]_i_4/O
                         net (fo=3, routed)           0.616     9.575    RST_SHIFT[7]_i_4_n_0
    SLICE_X80Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.699 r  RST_SHIFT[7]_i_1/O
                         net (fo=8, routed)           0.569    10.268    eqOp
    SLICE_X83Y102        FDSE                                         r  RST_SHIFT_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.598    15.981    CLK
    SLICE_X83Y102        FDSE                                         r  RST_SHIFT_reg[6]/C
                         clock pessimism              0.310    16.291    
                         clock uncertainty           -0.095    16.196    
    SLICE_X83Y102        FDSE (Setup_fdse_C_S)       -0.429    15.767    RST_SHIFT_reg[6]
  -------------------------------------------------------------------
                         required time                         15.767    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 COUNT_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RST_SHIFT_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.890ns (22.558%)  route 3.055ns (77.442%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 15.981 - 10.000 ) 
    Source Clock Delay      (SCD):    6.322ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.707     6.322    CLK
    SLICE_X78Y106        FDRE                                         r  COUNT_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDRE (Prop_fdre_C_Q)         0.518     6.840 f  COUNT_1_reg[23]/Q
                         net (fo=2, routed)           1.086     7.927    COUNT_1_reg[23]
    SLICE_X79Y106        LUT4 (Prop_lut4_I0_O)        0.124     8.051 f  RST_SHIFT[7]_i_6/O
                         net (fo=1, routed)           0.784     8.835    RST_SHIFT[7]_i_6_n_0
    SLICE_X79Y105        LUT5 (Prop_lut5_I1_O)        0.124     8.959 f  RST_SHIFT[7]_i_4/O
                         net (fo=3, routed)           0.616     9.575    RST_SHIFT[7]_i_4_n_0
    SLICE_X80Y102        LUT4 (Prop_lut4_I3_O)        0.124     9.699 r  RST_SHIFT[7]_i_1/O
                         net (fo=8, routed)           0.569    10.268    eqOp
    SLICE_X83Y102        FDSE                                         r  RST_SHIFT_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.598    15.981    CLK
    SLICE_X83Y102        FDSE                                         r  RST_SHIFT_reg[7]/C
                         clock pessimism              0.310    16.291    
                         clock uncertainty           -0.095    16.196    
    SLICE_X83Y102        FDSE (Setup_fdse_C_S)       -0.429    15.767    RST_SHIFT_reg[7]
  -------------------------------------------------------------------
                         required time                         15.767    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                  5.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.156%)  route 0.171ns (54.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.591     1.857    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X73Y106        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y106        FDCE (Prop_fdce_C_Q)         0.141     1.998 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=4, routed)           0.171     2.170    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]
    RAMB18_X2Y42         RAMB18E1                                     r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.905     2.450    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y42         RAMB18E1                                     r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.534     1.916    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.099    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.386%)  route 0.263ns (58.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.606     1.872    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/wr_clk
    SLICE_X87Y99         FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y99         FDRE (Prop_fdre_C_Q)         0.141     2.013 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.263     2.277    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg
    SLICE_X87Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.322 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=1, routed)           0.000     2.322    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.875     2.421    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.279     2.142    
    SLICE_X87Y100        FDPE (Hold_fdpe_C_D)         0.092     2.234    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.592     1.858    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X75Y108        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y108        FDCE (Prop_fdce_C_Q)         0.141     1.999 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.056     2.055    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X75Y108        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.865     2.410    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X75Y108        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.551     1.858    
    SLICE_X75Y108        FDCE (Hold_fdce_C_D)         0.076     1.934    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.592     1.858    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X75Y107        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y107        FDCE (Prop_fdce_C_Q)         0.141     1.999 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.056     2.055    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[9]
    SLICE_X75Y107        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.865     2.410    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X75Y107        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.551     1.858    
    SLICE_X75Y107        FDCE (Hold_fdce_C_D)         0.076     1.934    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.592     1.858    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X75Y108        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y108        FDCE (Prop_fdce_C_Q)         0.141     1.999 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.055    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X75Y108        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.865     2.410    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X75Y108        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.551     1.858    
    SLICE_X75Y108        FDCE (Hold_fdce_C_D)         0.075     1.933    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.592     1.858    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X75Y107        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y107        FDCE (Prop_fdce_C_Q)         0.141     1.999 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     2.055    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X75Y107        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.865     2.410    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X75Y107        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.551     1.858    
    SLICE_X75Y107        FDCE (Hold_fdce_C_D)         0.075     1.933    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.596     1.862    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y110        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDPE (Prop_fdpe_C_Q)         0.141     2.003 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     2.059    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X81Y110        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.867     2.413    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y110        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.550     1.862    
    SLICE_X81Y110        FDPE (Hold_fdpe_C_D)         0.075     1.937    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.605     1.871    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X83Y97         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y97         FDCE (Prop_fdce_C_Q)         0.141     2.012 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     2.068    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[1]
    SLICE_X83Y97         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.877     2.422    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X83Y97         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.551     1.871    
    SLICE_X83Y97         FDCE (Hold_fdce_C_D)         0.075     1.946    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.605     1.871    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X83Y98         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y98         FDCE (Prop_fdce_C_Q)         0.141     2.012 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     2.068    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[6]
    SLICE_X83Y98         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.877     2.422    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X83Y98         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.551     1.871    
    SLICE_X83Y98         FDCE (Hold_fdce_C_D)         0.075     1.946    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.604     1.870    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDPE (Prop_fdpe_C_Q)         0.141     2.011 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     2.067    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.875     2.421    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.550     1.870    
    SLICE_X87Y100        FDPE (Hold_fdpe_C_D)         0.075     1.945    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_clock_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y42     BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y40     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    MAIN_CLOCK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X73Y105    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X73Y104    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X73Y105    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X73Y106    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X73Y106    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X75Y105    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y96     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y96     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y96     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X82Y96     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X85Y95     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X73Y109    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X73Y109    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X73Y109    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X73Y109    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y96     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X84Y98     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X83Y98     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X87Y96     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X87Y95     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X87Y96     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X87Y96     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X87Y96     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X87Y96     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X87Y95     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X87Y95     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_clock_generator
  To Clock:  CLK_OUT3_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack       11.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.064ns  (required time - arrival time)
  Source:                 ADC/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        4.435ns  (logic 0.966ns (21.783%)  route 3.469ns (78.217%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 21.605 - 15.625 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.719     6.334    ADC/CLK_OUT3
    SLICE_X86Y102        FDRE                                         r  ADC/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.419     6.753 f  ADC/counter_reg[14]/Q
                         net (fo=7, routed)           0.786     7.539    ADC/counter_reg[14]
    SLICE_X86Y102        LUT2 (Prop_lut2_I1_O)        0.299     7.838 f  ADC/o_adc_data[15]_i_8/O
                         net (fo=1, routed)           0.814     8.652    ADC/o_adc_data[15]_i_8_n_0
    SLICE_X86Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.776 r  ADC/o_adc_data[15]_i_3/O
                         net (fo=9, routed)           1.869    10.645    ADC/o_adc_data[15]_i_3_n_0
    SLICE_X83Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.769 r  ADC/o_adc_data[13]_i_1/O
                         net (fo=1, routed)           0.000    10.769    ADC/o_adc_data[13]_i_1_n_0
    SLICE_X83Y103        FDRE                                         r  ADC/o_adc_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.597    21.605    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/o_adc_data_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.310    21.915    
                         clock uncertainty           -0.114    21.801    
    SLICE_X83Y103        FDRE (Setup_fdre_C_D)        0.032    21.833    ADC/o_adc_data_reg[13]
  -------------------------------------------------------------------
                         required time                         21.833    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                 11.064    

Slack (MET) :             11.228ns  (required time - arrival time)
  Source:                 ADC/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.966ns (22.376%)  route 3.351ns (77.624%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 21.599 - 15.625 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.719     6.334    ADC/CLK_OUT3
    SLICE_X86Y102        FDRE                                         r  ADC/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.419     6.753 f  ADC/counter_reg[14]/Q
                         net (fo=7, routed)           0.786     7.539    ADC/counter_reg[14]
    SLICE_X86Y102        LUT2 (Prop_lut2_I1_O)        0.299     7.838 f  ADC/o_adc_data[15]_i_8/O
                         net (fo=1, routed)           0.814     8.652    ADC/o_adc_data[15]_i_8_n_0
    SLICE_X86Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.776 r  ADC/o_adc_data[15]_i_3/O
                         net (fo=9, routed)           1.751    10.527    ADC/o_adc_data[15]_i_3_n_0
    SLICE_X80Y101        LUT6 (Prop_lut6_I2_O)        0.124    10.651 r  ADC/o_adc_data[12]_i_1/O
                         net (fo=1, routed)           0.000    10.651    ADC/o_adc_data[12]_i_1_n_0
    SLICE_X80Y101        FDRE                                         r  ADC/o_adc_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.591    21.599    ADC/CLK_OUT3
    SLICE_X80Y101        FDRE                                         r  ADC/o_adc_data_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.310    21.909    
                         clock uncertainty           -0.114    21.795    
    SLICE_X80Y101        FDRE (Setup_fdre_C_D)        0.084    21.879    ADC/o_adc_data_reg[12]
  -------------------------------------------------------------------
                         required time                         21.879    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                 11.228    

Slack (MET) :             11.247ns  (required time - arrival time)
  Source:                 ADC/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 0.966ns (22.475%)  route 3.332ns (77.525%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 21.599 - 15.625 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.719     6.334    ADC/CLK_OUT3
    SLICE_X86Y102        FDRE                                         r  ADC/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.419     6.753 f  ADC/counter_reg[14]/Q
                         net (fo=7, routed)           0.786     7.539    ADC/counter_reg[14]
    SLICE_X86Y102        LUT2 (Prop_lut2_I1_O)        0.299     7.838 f  ADC/o_adc_data[15]_i_8/O
                         net (fo=1, routed)           0.814     8.652    ADC/o_adc_data[15]_i_8_n_0
    SLICE_X86Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.776 r  ADC/o_adc_data[15]_i_3/O
                         net (fo=9, routed)           1.732    10.508    ADC/o_adc_data[15]_i_3_n_0
    SLICE_X80Y101        LUT6 (Prop_lut6_I2_O)        0.124    10.632 r  ADC/o_adc_data[14]_i_1/O
                         net (fo=1, routed)           0.000    10.632    ADC/o_adc_data[14]_i_1_n_0
    SLICE_X80Y101        FDRE                                         r  ADC/o_adc_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.591    21.599    ADC/CLK_OUT3
    SLICE_X80Y101        FDRE                                         r  ADC/o_adc_data_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.310    21.909    
                         clock uncertainty           -0.114    21.795    
    SLICE_X80Y101        FDRE (Setup_fdre_C_D)        0.084    21.879    ADC/o_adc_data_reg[14]
  -------------------------------------------------------------------
                         required time                         21.879    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                 11.247    

Slack (MET) :             11.587ns  (required time - arrival time)
  Source:                 ADC/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        3.931ns  (logic 0.890ns (22.641%)  route 3.041ns (77.359%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 21.608 - 15.625 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.719     6.334    ADC/CLK_OUT3
    SLICE_X88Y101        FDRE                                         r  ADC/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.518     6.852 r  ADC/counter_reg[19]/Q
                         net (fo=7, routed)           0.965     7.818    ADC/counter_reg[19]
    SLICE_X86Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.942 r  ADC/o_adc_data[14]_i_3/O
                         net (fo=9, routed)           1.285     9.227    ADC/o_adc_data[14]_i_3_n_0
    SLICE_X87Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.351 r  ADC/o_adc_data[15]_i_4/O
                         net (fo=1, routed)           0.790    10.141    ADC/o_adc_data[15]_i_4_n_0
    SLICE_X89Y100        LUT6 (Prop_lut6_I2_O)        0.124    10.265 r  ADC/o_adc_data[15]_i_1/O
                         net (fo=1, routed)           0.000    10.265    ADC/o_adc_data[15]_i_1_n_0
    SLICE_X89Y100        FDRE                                         r  ADC/o_adc_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.600    21.608    ADC/CLK_OUT3
    SLICE_X89Y100        FDRE                                         r  ADC/o_adc_data_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.326    21.934    
                         clock uncertainty           -0.114    21.820    
    SLICE_X89Y100        FDRE (Setup_fdre_C_D)        0.032    21.852    ADC/o_adc_data_reg[15]
  -------------------------------------------------------------------
                         required time                         21.852    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                 11.587    

Slack (MET) :             11.633ns  (required time - arrival time)
  Source:                 ADC/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.966ns (24.680%)  route 2.948ns (75.320%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 21.599 - 15.625 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.719     6.334    ADC/CLK_OUT3
    SLICE_X86Y102        FDRE                                         r  ADC/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.419     6.753 f  ADC/counter_reg[14]/Q
                         net (fo=7, routed)           0.786     7.539    ADC/counter_reg[14]
    SLICE_X86Y102        LUT2 (Prop_lut2_I1_O)        0.299     7.838 f  ADC/o_adc_data[15]_i_8/O
                         net (fo=1, routed)           0.814     8.652    ADC/o_adc_data[15]_i_8_n_0
    SLICE_X86Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.776 r  ADC/o_adc_data[15]_i_3/O
                         net (fo=9, routed)           1.348    10.124    ADC/o_adc_data[15]_i_3_n_0
    SLICE_X80Y101        LUT6 (Prop_lut6_I2_O)        0.124    10.248 r  ADC/o_adc_data[8]_i_1/O
                         net (fo=1, routed)           0.000    10.248    ADC/o_adc_data[8]_i_1_n_0
    SLICE_X80Y101        FDRE                                         r  ADC/o_adc_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.591    21.599    ADC/CLK_OUT3
    SLICE_X80Y101        FDRE                                         r  ADC/o_adc_data_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.310    21.909    
                         clock uncertainty           -0.114    21.795    
    SLICE_X80Y101        FDRE (Setup_fdre_C_D)        0.086    21.881    ADC/o_adc_data_reg[8]
  -------------------------------------------------------------------
                         required time                         21.881    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                 11.633    

Slack (MET) :             11.720ns  (required time - arrival time)
  Source:                 ADC/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.966ns (26.009%)  route 2.748ns (73.991%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 21.617 - 15.625 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.719     6.334    ADC/CLK_OUT3
    SLICE_X86Y102        FDRE                                         r  ADC/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.419     6.753 f  ADC/counter_reg[14]/Q
                         net (fo=7, routed)           0.786     7.539    ADC/counter_reg[14]
    SLICE_X86Y102        LUT2 (Prop_lut2_I1_O)        0.299     7.838 f  ADC/o_adc_data[15]_i_8/O
                         net (fo=1, routed)           0.814     8.652    ADC/o_adc_data[15]_i_8_n_0
    SLICE_X86Y102        LUT6 (Prop_lut6_I3_O)        0.124     8.776 r  ADC/o_adc_data[15]_i_3/O
                         net (fo=9, routed)           1.148     9.924    ADC/o_adc_data[15]_i_3_n_0
    SLICE_X82Y99         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  ADC/o_adc_data[10]_i_1/O
                         net (fo=1, routed)           0.000    10.048    ADC/o_adc_data[10]_i_1_n_0
    SLICE_X82Y99         FDRE                                         r  ADC/o_adc_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.608    21.617    ADC/CLK_OUT3
    SLICE_X82Y99         FDRE                                         r  ADC/o_adc_data_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.232    21.849    
                         clock uncertainty           -0.114    21.734    
    SLICE_X82Y99         FDRE (Setup_fdre_C_D)        0.034    21.768    ADC/o_adc_data_reg[10]
  -------------------------------------------------------------------
                         required time                         21.768    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 11.720    

Slack (MET) :             11.733ns  (required time - arrival time)
  Source:                 ADC/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        3.809ns  (logic 0.766ns (20.110%)  route 3.043ns (79.890%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 21.596 - 15.625 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.719     6.334    ADC/CLK_OUT3
    SLICE_X88Y101        FDRE                                         r  ADC/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.518     6.852 r  ADC/counter_reg[24]/Q
                         net (fo=9, routed)           1.814     8.666    ADC/counter_reg[24]
    SLICE_X87Y100        LUT6 (Prop_lut6_I3_O)        0.124     8.790 r  ADC/o_adc_data[14]_i_4/O
                         net (fo=7, routed)           1.229    10.020    ADC/o_adc_data[14]_i_4_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I4_O)        0.124    10.144 r  ADC/o_adc_data[11]_i_1/O
                         net (fo=1, routed)           0.000    10.144    ADC/o_adc_data[11]_i_1_n_0
    SLICE_X78Y100        FDRE                                         r  ADC/o_adc_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.588    21.596    ADC/CLK_OUT3
    SLICE_X78Y100        FDRE                                         r  ADC/o_adc_data_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.310    21.906    
                         clock uncertainty           -0.114    21.792    
    SLICE_X78Y100        FDRE (Setup_fdre_C_D)        0.084    21.876    ADC/o_adc_data_reg[11]
  -------------------------------------------------------------------
                         required time                         21.876    
                         arrival time                         -10.144    
  -------------------------------------------------------------------
                         slack                                 11.733    

Slack (MET) :             11.855ns  (required time - arrival time)
  Source:                 ADC/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.766ns (21.398%)  route 2.814ns (78.602%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 21.617 - 15.625 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.719     6.334    ADC/CLK_OUT3
    SLICE_X88Y101        FDRE                                         r  ADC/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.518     6.852 r  ADC/counter_reg[24]/Q
                         net (fo=9, routed)           1.814     8.666    ADC/counter_reg[24]
    SLICE_X87Y100        LUT6 (Prop_lut6_I3_O)        0.124     8.790 r  ADC/o_adc_data[14]_i_4/O
                         net (fo=7, routed)           1.000     9.790    ADC/o_adc_data[14]_i_4_n_0
    SLICE_X82Y99         LUT6 (Prop_lut6_I4_O)        0.124     9.914 r  ADC/o_adc_data[9]_i_1/O
                         net (fo=1, routed)           0.000     9.914    ADC/o_adc_data[9]_i_1_n_0
    SLICE_X82Y99         FDRE                                         r  ADC/o_adc_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    17.042 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    18.204    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.287 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    19.917    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.008 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.608    21.617    ADC/CLK_OUT3
    SLICE_X82Y99         FDRE                                         r  ADC/o_adc_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.232    21.849    
                         clock uncertainty           -0.114    21.734    
    SLICE_X82Y99         FDRE (Setup_fdre_C_D)        0.035    21.769    ADC/o_adc_data_reg[9]
  -------------------------------------------------------------------
                         required time                         21.769    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                 11.855    

Slack (MET) :             25.422ns  (required time - arrival time)
  Source:                 ADC/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/r_cs_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (CLK_OUT3_clock_generator rise@31.250ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.658ns (29.994%)  route 3.870ns (70.006%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 37.222 - 31.250 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.729     6.345    ADC/CLK_OUT3
    SLICE_X84Y99         FDRE                                         r  ADC/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.518     6.863 f  ADC/counter_reg[2]/Q
                         net (fo=16, routed)          1.907     8.770    ADC/counter_reg[2]
    SLICE_X83Y99         LUT2 (Prop_lut2_I0_O)        0.124     8.894 r  ADC/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.894    ADC/i__carry_i_5_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.444 r  ADC/r_cs1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001     9.445    ADC/r_cs1_inferred__0/i__carry_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  ADC/r_cs1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    ADC/r_cs1_inferred__0/i__carry__0_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  ADC/r_cs1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.673    ADC/r_cs1_inferred__0/i__carry__1_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.787 f  ADC/r_cs1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.884    10.670    ADC/r_cs10_in
    SLICE_X83Y104        LUT2 (Prop_lut2_I1_O)        0.124    10.794 r  ADC/r_cs_i_1/O
                         net (fo=2, routed)           1.078    11.873    ADC/r_cs_i_1_n_0
    SLICE_X88Y118        FDRE                                         r  ADC/r_cs_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    31.250    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    32.667 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.829    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.912 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    35.542    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.633 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.589    37.222    ADC/CLK_OUT3
    SLICE_X88Y118        FDRE                                         r  ADC/r_cs_reg_lopt_replica/C
                         clock pessimism              0.232    37.454    
                         clock uncertainty           -0.114    37.340    
    SLICE_X88Y118        FDRE (Setup_fdre_C_D)       -0.045    37.295    ADC/r_cs_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.295    
                         arrival time                         -11.873    
  -------------------------------------------------------------------
                         slack                                 25.422    

Slack (MET) :             25.436ns  (required time - arrival time)
  Source:                 ADC/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/r_cs_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (CLK_OUT3_clock_generator rise@31.250ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        5.528ns  (logic 1.658ns (29.994%)  route 3.870ns (70.006%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 37.222 - 31.250 ) 
    Source Clock Delay      (SCD):    6.345ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.729     6.345    ADC/CLK_OUT3
    SLICE_X84Y99         FDRE                                         r  ADC/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.518     6.863 f  ADC/counter_reg[2]/Q
                         net (fo=16, routed)          1.907     8.770    ADC/counter_reg[2]
    SLICE_X83Y99         LUT2 (Prop_lut2_I0_O)        0.124     8.894 r  ADC/i__carry_i_5/O
                         net (fo=1, routed)           0.000     8.894    ADC/i__carry_i_5_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.444 r  ADC/r_cs1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.001     9.445    ADC/r_cs1_inferred__0/i__carry_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.559 r  ADC/r_cs1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    ADC/r_cs1_inferred__0/i__carry__0_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  ADC/r_cs1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.673    ADC/r_cs1_inferred__0/i__carry__1_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.787 f  ADC/r_cs1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.884    10.670    ADC/r_cs10_in
    SLICE_X83Y104        LUT2 (Prop_lut2_I1_O)        0.124    10.794 r  ADC/r_cs_i_1/O
                         net (fo=2, routed)           1.078    11.873    ADC/r_cs_i_1_n_0
    SLICE_X88Y118        FDRE                                         r  ADC/r_cs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                     31.250    31.250 r  
    P17                                               0.000    31.250 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    31.250    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    32.667 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    33.829    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    33.912 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.630    35.542    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.633 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.589    37.222    ADC/CLK_OUT3
    SLICE_X88Y118        FDRE                                         r  ADC/r_cs_reg/C
                         clock pessimism              0.232    37.454    
                         clock uncertainty           -0.114    37.340    
    SLICE_X88Y118        FDRE (Setup_fdre_C_D)       -0.031    37.309    ADC/r_cs_reg
  -------------------------------------------------------------------
                         required time                         37.309    
                         arrival time                         -11.873    
  -------------------------------------------------------------------
                         slack                                 25.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ADC/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.460ns (82.153%)  route 0.100ns (17.847%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.605     1.871    ADC/CLK_OUT3
    SLICE_X85Y99         FDSE                                         r  ADC/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDSE (Prop_fdse_C_Q)         0.141     2.012 f  ADC/counter_reg[0]/Q
                         net (fo=12, routed)          0.099     2.112    ADC/counter_reg[0]
    SLICE_X84Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.157 r  ADC/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     2.157    ADC/counter[0]_i_6_n_0
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.302 r  ADC/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.302    ADC/counter_reg[0]_i_2_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.342 r  ADC/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.342    ADC/counter_reg[4]_i_1__0_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.431 r  ADC/counter_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.431    ADC/counter_reg[8]_i_1__0_n_6
    SLICE_X84Y101        FDRE                                         r  ADC/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.874     2.420    ADC/CLK_OUT3
    SLICE_X84Y101        FDRE                                         r  ADC/counter_reg[9]/C
                         clock pessimism             -0.279     2.141    
    SLICE_X84Y101        FDRE (Hold_fdre_C_D)         0.134     2.275    ADC/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator fall@15.625ns)
  Data Path Delay:        0.359ns  (logic 0.191ns (53.158%)  route 0.168ns (46.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 18.046 - 15.625 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 17.495 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256    15.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    16.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    16.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    16.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.604    17.495    ADC/CLK_OUT3
    SLICE_X89Y100        FDRE                                         r  ADC/o_adc_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.146    17.641 r  ADC/o_adc_data_reg[15]/Q
                         net (fo=2, routed)           0.168    17.810    ADC/D[7]
    SLICE_X89Y100        LUT6 (Prop_lut6_I5_O)        0.045    17.855 r  ADC/o_adc_data[15]_i_1/O
                         net (fo=1, routed)           0.000    17.855    ADC/o_adc_data[15]_i_1_n_0
    SLICE_X89Y100        FDRE                                         r  ADC/o_adc_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444    16.069 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.549    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    16.602 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    17.141    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.170 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.875    18.046    ADC/CLK_OUT3
    SLICE_X89Y100        FDRE                                         r  ADC/o_adc_data_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.550    17.495    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.098    17.593    ADC/o_adc_data_reg[15]
  -------------------------------------------------------------------
                         required time                        -17.593    
                         arrival time                          17.855    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ADC/debounce_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/debounce_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.603     1.869    ADC/CLK_OUT3
    SLICE_X89Y104        FDRE                                         r  ADC/debounce_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDRE (Prop_fdre_C_Q)         0.141     2.010 r  ADC/debounce_flag_reg/Q
                         net (fo=3, routed)           0.167     2.177    ADC/debounce_flag_reg_n_0
    SLICE_X89Y104        LUT6 (Prop_lut6_I5_O)        0.045     2.222 r  ADC/debounce_flag_i_1/O
                         net (fo=1, routed)           0.000     2.222    ADC/debounce_flag_i_1_n_0
    SLICE_X89Y104        FDRE                                         r  ADC/debounce_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.874     2.420    ADC/CLK_OUT3
    SLICE_X89Y104        FDRE                                         r  ADC/debounce_flag_reg/C
                         clock pessimism             -0.550     1.869    
    SLICE_X89Y104        FDRE (Hold_fdre_C_D)         0.091     1.960    ADC/debounce_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ADC/debounce_delay_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/debounce_delay_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.603     1.869    ADC/CLK_OUT3
    SLICE_X87Y105        FDRE                                         r  ADC/debounce_delay_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y105        FDRE (Prop_fdre_C_Q)         0.141     2.010 r  ADC/debounce_delay_reg[19]/Q
                         net (fo=3, routed)           0.118     2.129    ADC/debounce_delay_reg[19]
    SLICE_X87Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.237 r  ADC/debounce_delay_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.237    ADC/debounce_delay_reg[16]_i_1_n_4
    SLICE_X87Y105        FDRE                                         r  ADC/debounce_delay_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.874     2.420    ADC/CLK_OUT3
    SLICE_X87Y105        FDRE                                         r  ADC/debounce_delay_reg[19]/C
                         clock pessimism             -0.550     1.869    
    SLICE_X87Y105        FDRE (Hold_fdre_C_D)         0.105     1.974    ADC/debounce_delay_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ADC/debounce_delay_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/debounce_delay_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.603     1.869    ADC/CLK_OUT3
    SLICE_X87Y106        FDRE                                         r  ADC/debounce_delay_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y106        FDRE (Prop_fdre_C_Q)         0.141     2.010 r  ADC/debounce_delay_reg[23]/Q
                         net (fo=3, routed)           0.118     2.129    ADC/debounce_delay_reg[23]
    SLICE_X87Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.237 r  ADC/debounce_delay_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.237    ADC/debounce_delay_reg[20]_i_1_n_4
    SLICE_X87Y106        FDRE                                         r  ADC/debounce_delay_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.874     2.420    ADC/CLK_OUT3
    SLICE_X87Y106        FDRE                                         r  ADC/debounce_delay_reg[23]/C
                         clock pessimism             -0.550     1.869    
    SLICE_X87Y106        FDRE (Hold_fdre_C_D)         0.105     1.974    ADC/debounce_delay_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ADC/debounce_delay_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/debounce_delay_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.602     1.868    ADC/CLK_OUT3
    SLICE_X87Y107        FDRE                                         r  ADC/debounce_delay_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDRE (Prop_fdre_C_Q)         0.141     2.009 r  ADC/debounce_delay_reg[27]/Q
                         net (fo=4, routed)           0.118     2.128    ADC/debounce_delay_reg[27]
    SLICE_X87Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.236 r  ADC/debounce_delay_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.236    ADC/debounce_delay_reg[24]_i_1_n_4
    SLICE_X87Y107        FDRE                                         r  ADC/debounce_delay_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.873     2.419    ADC/CLK_OUT3
    SLICE_X87Y107        FDRE                                         r  ADC/debounce_delay_reg[27]/C
                         clock pessimism             -0.550     1.868    
    SLICE_X87Y107        FDRE (Hold_fdre_C_D)         0.105     1.973    ADC/debounce_delay_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ADC/debounce_delay_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/debounce_delay_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.602     1.868    ADC/CLK_OUT3
    SLICE_X87Y108        FDRE                                         r  ADC/debounce_delay_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.141     2.009 r  ADC/debounce_delay_reg[31]/Q
                         net (fo=4, routed)           0.118     2.128    ADC/debounce_delay_reg[31]
    SLICE_X87Y108        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.236 r  ADC/debounce_delay_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.236    ADC/debounce_delay_reg[28]_i_1_n_4
    SLICE_X87Y108        FDRE                                         r  ADC/debounce_delay_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.873     2.419    ADC/CLK_OUT3
    SLICE_X87Y108        FDRE                                         r  ADC/debounce_delay_reg[31]/C
                         clock pessimism             -0.550     1.868    
    SLICE_X87Y108        FDRE (Hold_fdre_C_D)         0.105     1.973    ADC/debounce_delay_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ADC/conv_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/conv_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.602     1.868    ADC/CLK_OUT3
    SLICE_X85Y104        FDRE                                         r  ADC/conv_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.141     2.009 r  ADC/conv_flag_reg/Q
                         net (fo=2, routed)           0.168     2.178    ADC/conv_flag_reg_n_0
    SLICE_X85Y104        LUT6 (Prop_lut6_I4_O)        0.045     2.223 r  ADC/conv_flag_i_1/O
                         net (fo=1, routed)           0.000     2.223    ADC/conv_flag_i_1_n_0
    SLICE_X85Y104        FDRE                                         r  ADC/conv_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.873     2.419    ADC/CLK_OUT3
    SLICE_X85Y104        FDRE                                         r  ADC/conv_flag_reg/C
                         clock pessimism             -0.550     1.868    
    SLICE_X85Y104        FDRE (Hold_fdre_C_D)         0.091     1.959    ADC/conv_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/o_adc_data_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator fall@15.625ns - CLK_OUT3_clock_generator fall@15.625ns)
  Data Path Delay:        0.364ns  (logic 0.191ns (52.463%)  route 0.173ns (47.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 18.047 - 15.625 ) 
    Source Clock Delay      (SCD):    1.871ns = ( 17.496 - 15.625 ) 
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256    15.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    16.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    16.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495    16.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    16.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.605    17.496    ADC/CLK_OUT3
    SLICE_X82Y99         FDRE                                         r  ADC/o_adc_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.146    17.642 r  ADC/o_adc_data_reg[9]/Q
                         net (fo=2, routed)           0.173    17.815    ADC/D[1]
    SLICE_X82Y99         LUT6 (Prop_lut6_I5_O)        0.045    17.860 r  ADC/o_adc_data[9]_i_1/O
                         net (fo=1, routed)           0.000    17.860    ADC/o_adc_data[9]_i_1_n_0
    SLICE_X82Y99         FDRE                                         r  ADC/o_adc_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator fall edge)
                                                     15.625    15.625 f  
    P17                                               0.000    15.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    15.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444    16.069 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    16.549    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    16.602 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540    17.141    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.170 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.877    18.047    ADC/CLK_OUT3
    SLICE_X82Y99         FDRE                                         r  ADC/o_adc_data_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.551    17.496    
    SLICE_X82Y99         FDRE (Hold_fdre_C_D)         0.099    17.595    ADC/o_adc_data_reg[9]
  -------------------------------------------------------------------
                         required time                        -17.595    
                         arrival time                          17.860    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ADC/debounce_delay_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            ADC/debounce_delay_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             CLK_OUT3_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.602     1.868    ADC/CLK_OUT3
    SLICE_X87Y108        FDRE                                         r  ADC/debounce_delay_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.141     2.009 r  ADC/debounce_delay_reg[28]/Q
                         net (fo=3, routed)           0.117     2.127    ADC/debounce_delay_reg[28]
    SLICE_X87Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.242 r  ADC/debounce_delay_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.242    ADC/debounce_delay_reg[28]_i_1_n_7
    SLICE_X87Y108        FDRE                                         r  ADC/debounce_delay_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.873     2.419    ADC/CLK_OUT3
    SLICE_X87Y108        FDRE                                         r  ADC/debounce_delay_reg[28]/C
                         clock pessimism             -0.550     1.868    
    SLICE_X87Y108        FDRE (Hold_fdre_C_D)         0.105     1.973    ADC/debounce_delay_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT3_clock_generator
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         31.250      29.095     BUFGCTRL_X0Y1    MAIN_CLOCK/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         31.250      30.001     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X86Y104    ADC/counter_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X84Y99     ADC/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X89Y103    ADC/counter_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X86Y102    ADC/counter_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X84Y99     ADC/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X84Y100    ADC/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X86Y104    ADC/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         31.250      30.250     SLICE_X84Y100    ADC/counter_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       31.250      182.110    MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X87Y107    ADC/debounce_delay_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X87Y107    ADC/debounce_delay_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X87Y107    ADC/debounce_delay_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X87Y107    ADC/debounce_delay_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X87Y108    ADC/debounce_delay_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X87Y108    ADC/debounce_delay_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X87Y108    ADC/debounce_delay_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X87Y108    ADC/debounce_delay_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X85Y104    ADC/conv_flag_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X86Y104    ADC/counter_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X83Y103    ADC/o_adc_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X82Y99     ADC/o_adc_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X82Y99     ADC/o_adc_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X78Y100    ADC/o_adc_data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X80Y101    ADC/o_adc_data_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X80Y101    ADC/o_adc_data_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X89Y100    ADC/o_adc_data_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X80Y101    ADC/o_adc_data_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X82Y99     ADC/o_adc_data_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.625      15.125     SLICE_X82Y99     ADC/o_adc_data_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_generator
  To Clock:  clkfbout_clock_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_generator
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MAIN_CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  MAIN_CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 8.334 }
Period(ns):         16.667
Sources:            { ftdi_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.667      83.333     MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.333       5.333      MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.334      MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.334      MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_ftdi_clock_gen
  To Clock:  CLK_OUT1_ftdi_clock_gen

Setup :            0  Failing Endpoints,  Worst Slack       11.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.043ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.073ns (21.153%)  route 4.000ns (78.847%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 15.267 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.717    -0.833    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X89Y102        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDPE (Prop_fdpe_C_Q)         0.419    -0.414 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           1.217     0.802    BRIDGE/transmitter_machine/empty
    SLICE_X89Y110        LUT5 (Prop_lut5_I3_O)        0.322     1.124 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.960     3.085    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X85Y99         LUT5 (Prop_lut5_I2_O)        0.332     3.417 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2/O
                         net (fo=1, routed)           0.823     4.239    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB18_X3Y40         RAMB18E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.630    15.267    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X3Y40         RAMB18E1                                     r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.560    15.826    
                         clock uncertainty           -0.101    15.726    
    RAMB18_X3Y40         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.283    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                 11.043    

Slack (MET) :             11.178ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.073ns (20.900%)  route 4.061ns (79.100%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 15.224 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.717    -0.833    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X89Y102        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDPE (Prop_fdpe_C_Q)         0.419    -0.414 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           1.217     0.802    BRIDGE/transmitter_machine/empty
    SLICE_X89Y110        LUT5 (Prop_lut5_I3_O)        0.322     1.124 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.879     3.004    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X85Y99         LUT4 (Prop_lut4_I0_O)        0.332     3.336 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.965     4.301    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X81Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.588    15.224    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.560    15.784    
                         clock uncertainty           -0.101    15.683    
    SLICE_X81Y100        FDCE (Setup_fdce_C_CE)      -0.205    15.478    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                 11.178    

Slack (MET) :             11.178ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.073ns (20.900%)  route 4.061ns (79.100%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 15.224 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.717    -0.833    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X89Y102        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDPE (Prop_fdpe_C_Q)         0.419    -0.414 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           1.217     0.802    BRIDGE/transmitter_machine/empty
    SLICE_X89Y110        LUT5 (Prop_lut5_I3_O)        0.322     1.124 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.879     3.004    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X85Y99         LUT4 (Prop_lut4_I0_O)        0.332     3.336 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.965     4.301    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X81Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.588    15.224    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.560    15.784    
                         clock uncertainty           -0.101    15.683    
    SLICE_X81Y100        FDCE (Setup_fdce_C_CE)      -0.205    15.478    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                 11.178    

Slack (MET) :             11.178ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.073ns (20.900%)  route 4.061ns (79.100%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 15.224 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.717    -0.833    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X89Y102        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDPE (Prop_fdpe_C_Q)         0.419    -0.414 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           1.217     0.802    BRIDGE/transmitter_machine/empty
    SLICE_X89Y110        LUT5 (Prop_lut5_I3_O)        0.322     1.124 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.879     3.004    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X85Y99         LUT4 (Prop_lut4_I0_O)        0.332     3.336 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.965     4.301    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X81Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.588    15.224    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.560    15.784    
                         clock uncertainty           -0.101    15.683    
    SLICE_X81Y100        FDCE (Setup_fdce_C_CE)      -0.205    15.478    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                 11.178    

Slack (MET) :             11.178ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.073ns (20.900%)  route 4.061ns (79.100%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 15.224 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.717    -0.833    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X89Y102        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDPE (Prop_fdpe_C_Q)         0.419    -0.414 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           1.217     0.802    BRIDGE/transmitter_machine/empty
    SLICE_X89Y110        LUT5 (Prop_lut5_I3_O)        0.322     1.124 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.879     3.004    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X85Y99         LUT4 (Prop_lut4_I0_O)        0.332     3.336 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.965     4.301    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X81Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.588    15.224    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.560    15.784    
                         clock uncertainty           -0.101    15.683    
    SLICE_X81Y100        FDCE (Setup_fdce_C_CE)      -0.205    15.478    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                 11.178    

Slack (MET) :             11.178ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 1.073ns (20.900%)  route 4.061ns (79.100%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 15.224 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.717    -0.833    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X89Y102        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDPE (Prop_fdpe_C_Q)         0.419    -0.414 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           1.217     0.802    BRIDGE/transmitter_machine/empty
    SLICE_X89Y110        LUT5 (Prop_lut5_I3_O)        0.322     1.124 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.879     3.004    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X85Y99         LUT4 (Prop_lut4_I0_O)        0.332     3.336 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.965     4.301    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X81Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.588    15.224    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.560    15.784    
                         clock uncertainty           -0.101    15.683    
    SLICE_X81Y100        FDCE (Setup_fdce_C_CE)      -0.205    15.478    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.478    
                         arrival time                          -4.301    
  -------------------------------------------------------------------
                         slack                                 11.178    

Slack (MET) :             11.178ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.073ns (21.024%)  route 4.031ns (78.976%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 15.238 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.717    -0.833    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X89Y102        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDPE (Prop_fdpe_C_Q)         0.419    -0.414 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           1.217     0.802    BRIDGE/transmitter_machine/empty
    SLICE_X89Y110        LUT5 (Prop_lut5_I3_O)        0.322     1.124 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.879     3.004    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X85Y99         LUT4 (Prop_lut4_I0_O)        0.332     3.336 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.935     4.271    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X78Y99         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.601    15.238    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X78Y99         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.480    15.718    
                         clock uncertainty           -0.101    15.618    
    SLICE_X78Y99         FDCE (Setup_fdce_C_CE)      -0.169    15.449    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                 11.178    

Slack (MET) :             11.178ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.073ns (21.024%)  route 4.031ns (78.976%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 15.238 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.717    -0.833    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X89Y102        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDPE (Prop_fdpe_C_Q)         0.419    -0.414 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           1.217     0.802    BRIDGE/transmitter_machine/empty
    SLICE_X89Y110        LUT5 (Prop_lut5_I3_O)        0.322     1.124 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.879     3.004    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X85Y99         LUT4 (Prop_lut4_I0_O)        0.332     3.336 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.935     4.271    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X78Y99         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.601    15.238    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X78Y99         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism              0.480    15.718    
                         clock uncertainty           -0.101    15.618    
    SLICE_X78Y99         FDCE (Setup_fdce_C_CE)      -0.169    15.449    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                 11.178    

Slack (MET) :             11.178ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.073ns (21.024%)  route 4.031ns (78.976%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 15.238 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.717    -0.833    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X89Y102        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDPE (Prop_fdpe_C_Q)         0.419    -0.414 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           1.217     0.802    BRIDGE/transmitter_machine/empty
    SLICE_X89Y110        LUT5 (Prop_lut5_I3_O)        0.322     1.124 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.879     3.004    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X85Y99         LUT4 (Prop_lut4_I0_O)        0.332     3.336 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.935     4.271    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X78Y99         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.601    15.238    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X78Y99         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism              0.480    15.718    
                         clock uncertainty           -0.101    15.618    
    SLICE_X78Y99         FDCE (Setup_fdce_C_CE)      -0.169    15.449    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                 11.178    

Slack (MET) :             11.178ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.073ns (21.024%)  route 4.031ns (78.976%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 15.238 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.717    -0.833    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X89Y102        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDPE (Prop_fdpe_C_Q)         0.419    -0.414 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=5, routed)           1.217     0.802    BRIDGE/transmitter_machine/empty
    SLICE_X89Y110        LUT5 (Prop_lut5_I3_O)        0.322     1.124 r  BRIDGE/transmitter_machine/transmit_fifo_i_1/O
                         net (fo=17, routed)          1.879     3.004    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X85Y99         LUT4 (Prop_lut4_I0_O)        0.332     3.336 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.935     4.271    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X78Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.601    15.238    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X78Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.480    15.718    
                         clock uncertainty           -0.101    15.618    
    SLICE_X78Y99         FDPE (Setup_fdpe_C_CE)      -0.169    15.449    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                          -4.271    
  -------------------------------------------------------------------
                         slack                                 11.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.213ns (51.477%)  route 0.201ns (48.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.597    -0.577    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X80Y100        FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=4, routed)           0.201    -0.212    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[4]
    SLICE_X81Y99         LUT2 (Prop_lut2_I1_O)        0.049    -0.163 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0
    SLICE_X81Y99         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.875    -0.808    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X81Y99         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.509    -0.299    
    SLICE_X81Y99         FDCE (Hold_fdce_C_D)         0.107    -0.192    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 BRIDGE/register_and_buffer/ftdi_dq_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.821%)  route 0.281ns (63.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.591    -0.583    BRIDGE/register_and_buffer/CLK_OUT1
    SLICE_X78Y112        FDRE                                         r  BRIDGE/register_and_buffer/ftdi_dq_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  BRIDGE/register_and_buffer/ftdi_dq_in_reg[4]/Q
                         net (fo=1, routed)           0.281    -0.138    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X2Y42         RAMB18E1                                     r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.902    -0.781    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y42         RAMB18E1                                     r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.506    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296    -0.210    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 BRIDGE/register_and_buffer/ftdi_dq_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.424%)  route 0.286ns (63.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.595    -0.579    BRIDGE/register_and_buffer/CLK_OUT1
    SLICE_X80Y108        FDRE                                         r  BRIDGE/register_and_buffer/ftdi_dq_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  BRIDGE/register_and_buffer/ftdi_dq_in_reg[1]/Q
                         net (fo=1, routed)           0.286    -0.129    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X2Y42         RAMB18E1                                     r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.902    -0.781    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y42         RAMB18E1                                     r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.506    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.210    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 BRIDGE/register_and_buffer/ftdi_dq_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.025%)  route 0.291ns (63.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.591    -0.583    BRIDGE/register_and_buffer/CLK_OUT1
    SLICE_X78Y112        FDRE                                         r  BRIDGE/register_and_buffer/ftdi_dq_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  BRIDGE/register_and_buffer/ftdi_dq_in_reg[5]/Q
                         net (fo=1, routed)           0.291    -0.128    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB18_X2Y42         RAMB18E1                                     r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.902    -0.781    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y42         RAMB18E1                                     r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.506    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296    -0.210    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 BRIDGE/register_and_buffer/ftdi_dq_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.491%)  route 0.311ns (65.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.595    -0.579    BRIDGE/register_and_buffer/CLK_OUT1
    SLICE_X80Y108        FDRE                                         r  BRIDGE/register_and_buffer/ftdi_dq_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  BRIDGE/register_and_buffer/ftdi_dq_in_reg[3]/Q
                         net (fo=1, routed)           0.311    -0.104    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X2Y42         RAMB18E1                                     r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.902    -0.781    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y42         RAMB18E1                                     r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.506    
    RAMB18_X2Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.210    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.603    -0.571    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y97         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.374    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X81Y97         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.875    -0.808    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X81Y97         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.237    -0.571    
    SLICE_X81Y97         FDCE (Hold_fdce_C_D)         0.076    -0.495    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.591    -0.583    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X77Y106        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.386    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[4]
    SLICE_X77Y106        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.864    -0.819    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X77Y106        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.236    -0.583    
    SLICE_X77Y106        FDCE (Hold_fdce_C_D)         0.076    -0.507    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.603    -0.571    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y97         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.374    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X81Y97         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.875    -0.808    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X81Y97         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.237    -0.571    
    SLICE_X81Y97         FDCE (Hold_fdce_C_D)         0.075    -0.496    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.603    -0.571    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X81Y98         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.374    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X81Y98         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.875    -0.808    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X81Y98         FDCE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.237    -0.571    
    SLICE_X81Y98         FDCE (Hold_fdce_C_D)         0.075    -0.496    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.374    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             CLK_OUT1_ftdi_clock_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.594    -0.580    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X79Y104        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.383    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[1]
    SLICE_X79Y104        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.866    -0.817    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X79Y104        FDCE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.237    -0.580    
    SLICE_X79Y104        FDCE (Hold_fdce_C_D)         0.075    -0.505    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_ftdi_clock_gen
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X2Y42     BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB18_X3Y40     BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.512     BUFGCTRL_X0Y16   BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X76Y106    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X77Y105    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X74Y107    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X79Y104    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X79Y104    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.667      15.667     SLICE_X79Y106    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         8.333       7.833      SLICE_X80Y107    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         8.333       7.833      SLICE_X80Y107    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         8.333       7.833      SLICE_X80Y107    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X80Y108    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X80Y108    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         8.333       7.833      SLICE_X81Y107    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         8.333       7.833      SLICE_X81Y107    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         8.333       7.833      SLICE_X81Y108    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X80Y108    BRIDGE/register_and_buffer/ftdi_dq_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X80Y108    BRIDGE/register_and_buffer/ftdi_dq_in_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X74Y107    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X79Y104    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X79Y104    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X79Y106    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         8.333       7.833      SLICE_X80Y107    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         8.333       7.833      SLICE_X80Y107    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         8.333       7.833      SLICE_X80Y107    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X80Y108    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X80Y108    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         8.333       7.833      SLICE_X81Y107    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ftdi_clock_gen
  To Clock:  clkfbout_ftdi_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ftdi_clock_gen
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         16.667      14.512     BUFGCTRL_X0Y17   BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.667      83.333     MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_clock_generator
  To Clock:  CLK_OUT1_clock_generator

Setup :            9  Failing Endpoints,  Worst Slack       -2.334ns,  Total Violation       -9.019ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.334ns  (required time - arrival time)
  Source:                 ADC/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (CLK_OUT1_clock_generator rise@220.000ns - CLK_OUT3_clock_generator rise@218.750ns)
  Data Path Delay:        3.174ns  (logic 0.966ns (30.436%)  route 2.208ns (69.564%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 225.983 - 220.000 ) 
    Source Clock Delay      (SCD):    6.334ns = ( 225.084 - 218.750 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                    218.750   218.750 r  
    P17                                               0.000   218.750 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   218.750    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   220.238 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   221.471    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   221.559 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   223.269    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   223.365 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.719   225.084    ADC/CLK_OUT3
    SLICE_X86Y102        FDRE                                         r  ADC/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y102        FDRE (Prop_fdre_C_Q)         0.419   225.503 f  ADC/counter_reg[14]/Q
                         net (fo=7, routed)           0.786   226.289    ADC/counter_reg[14]
    SLICE_X86Y102        LUT2 (Prop_lut2_I1_O)        0.299   226.588 f  ADC/o_adc_data[15]_i_8/O
                         net (fo=1, routed)           0.814   227.402    ADC/o_adc_data[15]_i_8_n_0
    SLICE_X86Y102        LUT6 (Prop_lut6_I3_O)        0.124   227.526 r  ADC/o_adc_data[15]_i_3/O
                         net (fo=9, routed)           0.608   228.134    ADC/o_adc_data[15]_i_3_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I0_O)        0.124   228.258 r  ADC/tx_valid_i_1/O
                         net (fo=1, routed)           0.000   228.258    tx_valid0
    SLICE_X86Y101        FDRE                                         r  tx_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    220.000   220.000 r  
    P17                                               0.000   220.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   220.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   221.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   222.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   222.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   224.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   224.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.600   225.983    CLK
    SLICE_X86Y101        FDRE                                         r  tx_valid_reg/C
                         clock pessimism              0.147   226.130    
                         clock uncertainty           -0.234   225.895    
    SLICE_X86Y101        FDRE (Setup_fdre_C_D)        0.029   225.924    tx_valid_reg
  -------------------------------------------------------------------
                         required time                        225.924    
                         arrival time                        -228.258    
  -------------------------------------------------------------------
                         slack                                 -2.334    

Slack (VIOLATED) :        -0.988ns  (required time - arrival time)
  Source:                 ADC/o_adc_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (CLK_OUT1_clock_generator rise@110.000ns - CLK_OUT3_clock_generator fall@109.375ns)
  Data Path Delay:        1.110ns  (logic 0.459ns (41.366%)  route 0.651ns (58.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 115.981 - 110.000 ) 
    Source Clock Delay      (SCD):    6.345ns = ( 115.720 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    109.375   109.375 f  
    P17                                               0.000   109.375 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   109.375    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   110.863 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   112.096    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   112.184 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   113.894    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   113.990 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.729   115.720    ADC/CLK_OUT3
    SLICE_X82Y99         FDRE                                         r  ADC/o_adc_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.459   116.179 r  ADC/o_adc_data_reg[10]/Q
                         net (fo=2, routed)           0.651   116.829    o_adc_data[10]
    SLICE_X83Y100        FDRE                                         r  tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    110.000   110.000 r  
    P17                                               0.000   110.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   110.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   111.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   112.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   112.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   114.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.598   115.981    CLK
    SLICE_X83Y100        FDRE                                         r  tx_data_reg[2]/C
                         clock pessimism              0.142   116.123    
                         clock uncertainty           -0.234   115.888    
    SLICE_X83Y100        FDRE (Setup_fdre_C_D)       -0.047   115.841    tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                        115.841    
                         arrival time                        -116.829    
  -------------------------------------------------------------------
                         slack                                 -0.988    

Slack (VIOLATED) :        -0.983ns  (required time - arrival time)
  Source:                 ADC/o_adc_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (CLK_OUT1_clock_generator rise@110.000ns - CLK_OUT3_clock_generator fall@109.375ns)
  Data Path Delay:        1.112ns  (logic 0.459ns (41.291%)  route 0.653ns (58.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 115.981 - 110.000 ) 
    Source Clock Delay      (SCD):    6.345ns = ( 115.720 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    109.375   109.375 f  
    P17                                               0.000   109.375 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   109.375    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   110.863 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   112.096    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   112.184 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   113.894    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   113.990 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.729   115.720    ADC/CLK_OUT3
    SLICE_X82Y99         FDRE                                         r  ADC/o_adc_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.459   116.179 r  ADC/o_adc_data_reg[9]/Q
                         net (fo=2, routed)           0.653   116.831    o_adc_data[9]
    SLICE_X83Y100        FDRE                                         r  tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    110.000   110.000 r  
    P17                                               0.000   110.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   110.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   111.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   112.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   112.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   114.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.598   115.981    CLK
    SLICE_X83Y100        FDRE                                         r  tx_data_reg[1]/C
                         clock pessimism              0.142   116.123    
                         clock uncertainty           -0.234   115.888    
    SLICE_X83Y100        FDRE (Setup_fdre_C_D)       -0.040   115.848    tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                        115.848    
                         arrival time                        -116.831    
  -------------------------------------------------------------------
                         slack                                 -0.983    

Slack (VIOLATED) :        -0.979ns  (required time - arrival time)
  Source:                 ADC/o_adc_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (CLK_OUT1_clock_generator rise@110.000ns - CLK_OUT3_clock_generator fall@109.375ns)
  Data Path Delay:        1.113ns  (logic 0.459ns (41.256%)  route 0.654ns (58.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 115.994 - 110.000 ) 
    Source Clock Delay      (SCD):    6.334ns = ( 115.709 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    109.375   109.375 f  
    P17                                               0.000   109.375 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   109.375    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   110.863 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   112.096    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   112.184 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   113.894    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   113.990 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.719   115.709    ADC/CLK_OUT3
    SLICE_X89Y100        FDRE                                         r  ADC/o_adc_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.459   116.168 r  ADC/o_adc_data_reg[15]/Q
                         net (fo=2, routed)           0.654   116.822    o_adc_data[15]
    SLICE_X89Y98         FDRE                                         r  tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    110.000   110.000 r  
    P17                                               0.000   110.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   110.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   111.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   112.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   112.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   114.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.610   115.994    CLK
    SLICE_X89Y98         FDRE                                         r  tx_data_reg[7]/C
                         clock pessimism              0.142   116.136    
                         clock uncertainty           -0.234   115.901    
    SLICE_X89Y98         FDRE (Setup_fdre_C_D)       -0.058   115.843    tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                        115.843    
                         arrival time                        -116.822    
  -------------------------------------------------------------------
                         slack                                 -0.979    

Slack (VIOLATED) :        -0.766ns  (required time - arrival time)
  Source:                 ADC/o_adc_data_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (CLK_OUT1_clock_generator rise@110.000ns - CLK_OUT3_clock_generator fall@109.375ns)
  Data Path Delay:        0.865ns  (logic 0.524ns (60.583%)  route 0.341ns (39.417%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 115.971 - 110.000 ) 
    Source Clock Delay      (SCD):    6.323ns = ( 115.698 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    109.375   109.375 f  
    P17                                               0.000   109.375 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   109.375    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   110.863 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   112.096    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   112.184 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   113.894    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   113.990 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.708   115.698    ADC/CLK_OUT3
    SLICE_X78Y100        FDRE                                         r  ADC/o_adc_data_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.524   116.222 r  ADC/o_adc_data_reg[11]/Q
                         net (fo=2, routed)           0.341   116.563    o_adc_data[11]
    SLICE_X79Y101        FDRE                                         r  tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    110.000   110.000 r  
    P17                                               0.000   110.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   110.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   111.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   112.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   112.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   114.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.588   115.971    CLK
    SLICE_X79Y101        FDRE                                         r  tx_data_reg[3]/C
                         clock pessimism              0.142   116.113    
                         clock uncertainty           -0.234   115.878    
    SLICE_X79Y101        FDRE (Setup_fdre_C_D)       -0.081   115.797    tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                        115.797    
                         arrival time                        -116.563    
  -------------------------------------------------------------------
                         slack                                 -0.766    

Slack (VIOLATED) :        -0.763ns  (required time - arrival time)
  Source:                 ADC/o_adc_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (CLK_OUT1_clock_generator rise@110.000ns - CLK_OUT3_clock_generator fall@109.375ns)
  Data Path Delay:        0.873ns  (logic 0.524ns (60.013%)  route 0.349ns (39.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 115.971 - 110.000 ) 
    Source Clock Delay      (SCD):    6.326ns = ( 115.701 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    109.375   109.375 f  
    P17                                               0.000   109.375 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   109.375    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   110.863 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   112.096    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   112.184 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   113.894    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   113.990 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.711   115.701    ADC/CLK_OUT3
    SLICE_X80Y101        FDRE                                         r  ADC/o_adc_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.524   116.225 r  ADC/o_adc_data_reg[8]/Q
                         net (fo=2, routed)           0.349   116.575    o_adc_data[8]
    SLICE_X79Y101        FDRE                                         r  tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    110.000   110.000 r  
    P17                                               0.000   110.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   110.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   111.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   112.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   112.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   114.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.588   115.971    CLK
    SLICE_X79Y101        FDRE                                         r  tx_data_reg[0]/C
                         clock pessimism              0.142   116.113    
                         clock uncertainty           -0.234   115.878    
    SLICE_X79Y101        FDRE (Setup_fdre_C_D)       -0.067   115.811    tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                        115.811    
                         arrival time                        -116.575    
  -------------------------------------------------------------------
                         slack                                 -0.763    

Slack (VIOLATED) :        -0.762ns  (required time - arrival time)
  Source:                 ADC/o_adc_data_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (CLK_OUT1_clock_generator rise@110.000ns - CLK_OUT3_clock_generator fall@109.375ns)
  Data Path Delay:        0.875ns  (logic 0.524ns (59.878%)  route 0.351ns (40.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 115.974 - 110.000 ) 
    Source Clock Delay      (SCD):    6.326ns = ( 115.701 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    109.375   109.375 f  
    P17                                               0.000   109.375 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   109.375    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   110.863 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   112.096    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   112.184 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   113.894    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   113.990 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.711   115.701    ADC/CLK_OUT3
    SLICE_X80Y101        FDRE                                         r  ADC/o_adc_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.524   116.225 r  ADC/o_adc_data_reg[14]/Q
                         net (fo=2, routed)           0.351   116.577    o_adc_data[14]
    SLICE_X81Y101        FDRE                                         r  tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    110.000   110.000 r  
    P17                                               0.000   110.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   110.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   111.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   112.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   112.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   114.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.591   115.974    CLK
    SLICE_X81Y101        FDRE                                         r  tx_data_reg[6]/C
                         clock pessimism              0.142   116.116    
                         clock uncertainty           -0.234   115.881    
    SLICE_X81Y101        FDRE (Setup_fdre_C_D)       -0.067   115.814    tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                        115.814    
                         arrival time                        -116.577    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (VIOLATED) :        -0.758ns  (required time - arrival time)
  Source:                 ADC/o_adc_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (CLK_OUT1_clock_generator rise@110.000ns - CLK_OUT3_clock_generator fall@109.375ns)
  Data Path Delay:        0.874ns  (logic 0.524ns (59.944%)  route 0.350ns (40.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 115.971 - 110.000 ) 
    Source Clock Delay      (SCD):    6.326ns = ( 115.701 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    109.375   109.375 f  
    P17                                               0.000   109.375 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   109.375    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   110.863 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   112.096    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   112.184 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   113.894    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   113.990 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.711   115.701    ADC/CLK_OUT3
    SLICE_X80Y101        FDRE                                         r  ADC/o_adc_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.524   116.225 r  ADC/o_adc_data_reg[12]/Q
                         net (fo=2, routed)           0.350   116.576    o_adc_data[12]
    SLICE_X79Y101        FDRE                                         r  tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    110.000   110.000 r  
    P17                                               0.000   110.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   110.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   111.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   112.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   112.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   114.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.588   115.971    CLK
    SLICE_X79Y101        FDRE                                         r  tx_data_reg[4]/C
                         clock pessimism              0.142   116.113    
                         clock uncertainty           -0.234   115.878    
    SLICE_X79Y101        FDRE (Setup_fdre_C_D)       -0.061   115.817    tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                        115.817    
                         arrival time                        -116.576    
  -------------------------------------------------------------------
                         slack                                 -0.758    

Slack (VIOLATED) :        -0.687ns  (required time - arrival time)
  Source:                 ADC/o_adc_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.625ns  (CLK_OUT1_clock_generator rise@110.000ns - CLK_OUT3_clock_generator fall@109.375ns)
  Data Path Delay:        0.801ns  (logic 0.459ns (57.308%)  route 0.342ns (42.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 115.980 - 110.000 ) 
    Source Clock Delay      (SCD):    6.331ns = ( 115.706 - 109.375 ) 
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    109.375   109.375 f  
    P17                                               0.000   109.375 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   109.375    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488   110.863 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   112.096    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088   112.184 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.710   113.894    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   113.990 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          1.716   115.706    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/o_adc_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.459   116.165 r  ADC/o_adc_data_reg[13]/Q
                         net (fo=2, routed)           0.342   116.507    o_adc_data[13]
    SLICE_X83Y104        FDRE                                         r  tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    110.000   110.000 r  
    P17                                               0.000   110.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   110.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417   111.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   112.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   112.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   114.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.597   115.980    CLK
    SLICE_X83Y104        FDRE                                         r  tx_data_reg[5]/C
                         clock pessimism              0.142   116.122    
                         clock uncertainty           -0.234   115.887    
    SLICE_X83Y104        FDRE (Setup_fdre_C_D)       -0.067   115.820    tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                        115.820    
                         arrival time                        -116.507    
  -------------------------------------------------------------------
                         slack                                 -0.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ADC/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT3_clock_generator rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.254ns (30.382%)  route 0.582ns (69.618%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.605     1.871    ADC/CLK_OUT3
    SLICE_X84Y99         FDRE                                         r  ADC/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     2.035 f  ADC/counter_reg[3]/Q
                         net (fo=16, routed)          0.295     2.330    ADC/counter_reg[3]
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.375 f  ADC/tx_valid_i_4/O
                         net (fo=1, routed)           0.287     2.662    ADC/tx_valid_i_4_n_0
    SLICE_X86Y101        LUT6 (Prop_lut6_I3_O)        0.045     2.707 r  ADC/tx_valid_i_1/O
                         net (fo=1, routed)           0.000     2.707    tx_valid0
    SLICE_X86Y101        FDRE                                         r  tx_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.875     2.421    CLK
    SLICE_X86Y101        FDRE                                         r  tx_valid_reg/C
                         clock pessimism             -0.231     2.190    
                         clock uncertainty            0.234     2.424    
    SLICE_X86Y101        FDRE (Hold_fdre_C_D)         0.091     2.515    tx_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (CLK_OUT1_clock_generator rise@140.000ns - CLK_OUT3_clock_generator fall@140.625ns)
  Data Path Delay:        0.268ns  (logic 0.146ns (54.491%)  route 0.122ns (45.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 142.419 - 140.000 ) 
    Source Clock Delay      (SCD):    1.868ns = ( 142.493 - 140.625 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    140.625   140.625 f  
    P17                                               0.000   140.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256   140.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   141.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   141.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495   141.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   141.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.602   142.493    ADC/CLK_OUT3
    SLICE_X83Y103        FDRE                                         r  ADC/o_adc_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.146   142.639 r  ADC/o_adc_data_reg[13]/Q
                         net (fo=2, routed)           0.122   142.761    o_adc_data[13]
    SLICE_X83Y104        FDRE                                         r  tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    140.000   140.000 r  
    P17                                               0.000   140.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444   140.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   140.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   140.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540   141.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   141.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.873   142.419    CLK
    SLICE_X83Y104        FDRE                                         r  tx_data_reg[5]/C
                         clock pessimism             -0.228   142.191    
                         clock uncertainty            0.234   142.425    
    SLICE_X83Y104        FDRE (Hold_fdre_C_D)         0.070   142.495    tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                       -142.495    
                         arrival time                         142.761    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (CLK_OUT1_clock_generator rise@140.000ns - CLK_OUT3_clock_generator fall@140.625ns)
  Data Path Delay:        0.287ns  (logic 0.167ns (58.202%)  route 0.120ns (41.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 142.414 - 140.000 ) 
    Source Clock Delay      (SCD):    1.863ns = ( 142.488 - 140.625 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    140.625   140.625 f  
    P17                                               0.000   140.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256   140.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   141.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   141.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495   141.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   141.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.597   142.488    ADC/CLK_OUT3
    SLICE_X78Y100        FDRE                                         r  ADC/o_adc_data_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.167   142.655 r  ADC/o_adc_data_reg[11]/Q
                         net (fo=2, routed)           0.120   142.775    o_adc_data[11]
    SLICE_X79Y101        FDRE                                         r  tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    140.000   140.000 r  
    P17                                               0.000   140.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444   140.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   140.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   140.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540   141.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   141.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.868   142.414    CLK
    SLICE_X79Y101        FDRE                                         r  tx_data_reg[3]/C
                         clock pessimism             -0.228   142.186    
                         clock uncertainty            0.234   142.420    
    SLICE_X79Y101        FDRE (Hold_fdre_C_D)         0.066   142.486    tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                       -142.486    
                         arrival time                         142.775    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (CLK_OUT1_clock_generator rise@140.000ns - CLK_OUT3_clock_generator fall@140.625ns)
  Data Path Delay:        0.291ns  (logic 0.167ns (57.367%)  route 0.124ns (42.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 142.416 - 140.000 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 142.490 - 140.625 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    140.625   140.625 f  
    P17                                               0.000   140.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256   140.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   141.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   141.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495   141.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   141.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.599   142.490    ADC/CLK_OUT3
    SLICE_X80Y101        FDRE                                         r  ADC/o_adc_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.167   142.657 r  ADC/o_adc_data_reg[14]/Q
                         net (fo=2, routed)           0.124   142.782    o_adc_data[14]
    SLICE_X81Y101        FDRE                                         r  tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    140.000   140.000 r  
    P17                                               0.000   140.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444   140.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   140.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   140.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540   141.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   141.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.870   142.416    CLK
    SLICE_X81Y101        FDRE                                         r  tx_data_reg[6]/C
                         clock pessimism             -0.228   142.188    
                         clock uncertainty            0.234   142.422    
    SLICE_X81Y101        FDRE (Hold_fdre_C_D)         0.070   142.492    tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                       -142.492    
                         arrival time                         142.782    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (CLK_OUT1_clock_generator rise@140.000ns - CLK_OUT3_clock_generator fall@140.625ns)
  Data Path Delay:        0.293ns  (logic 0.167ns (56.968%)  route 0.126ns (43.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 142.414 - 140.000 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 142.490 - 140.625 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    140.625   140.625 f  
    P17                                               0.000   140.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256   140.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   141.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   141.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495   141.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   141.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.599   142.490    ADC/CLK_OUT3
    SLICE_X80Y101        FDRE                                         r  ADC/o_adc_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.167   142.657 r  ADC/o_adc_data_reg[8]/Q
                         net (fo=2, routed)           0.126   142.784    o_adc_data[8]
    SLICE_X79Y101        FDRE                                         r  tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    140.000   140.000 r  
    P17                                               0.000   140.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444   140.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   140.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   140.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540   141.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   141.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.868   142.414    CLK
    SLICE_X79Y101        FDRE                                         r  tx_data_reg[0]/C
                         clock pessimism             -0.228   142.186    
                         clock uncertainty            0.234   142.420    
    SLICE_X79Y101        FDRE (Hold_fdre_C_D)         0.070   142.490    tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                       -142.490    
                         arrival time                         142.784    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (CLK_OUT1_clock_generator rise@140.000ns - CLK_OUT3_clock_generator fall@140.625ns)
  Data Path Delay:        0.293ns  (logic 0.167ns (56.968%)  route 0.126ns (43.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 142.414 - 140.000 ) 
    Source Clock Delay      (SCD):    1.865ns = ( 142.490 - 140.625 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    140.625   140.625 f  
    P17                                               0.000   140.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256   140.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   141.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   141.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495   141.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   141.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.599   142.490    ADC/CLK_OUT3
    SLICE_X80Y101        FDRE                                         r  ADC/o_adc_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_fdre_C_Q)         0.167   142.657 r  ADC/o_adc_data_reg[12]/Q
                         net (fo=2, routed)           0.126   142.784    o_adc_data[12]
    SLICE_X79Y101        FDRE                                         r  tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    140.000   140.000 r  
    P17                                               0.000   140.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444   140.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   140.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   140.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540   141.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   141.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.868   142.414    CLK
    SLICE_X79Y101        FDRE                                         r  tx_data_reg[4]/C
                         clock pessimism             -0.228   142.186    
                         clock uncertainty            0.234   142.420    
    SLICE_X79Y101        FDRE (Hold_fdre_C_D)         0.070   142.490    tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                       -142.490    
                         arrival time                         142.784    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (CLK_OUT1_clock_generator rise@140.000ns - CLK_OUT3_clock_generator fall@140.625ns)
  Data Path Delay:        0.467ns  (logic 0.146ns (31.290%)  route 0.321ns (68.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 142.420 - 140.000 ) 
    Source Clock Delay      (SCD):    1.871ns = ( 142.496 - 140.625 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    140.625   140.625 f  
    P17                                               0.000   140.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256   140.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   141.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   141.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495   141.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   141.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.605   142.496    ADC/CLK_OUT3
    SLICE_X82Y99         FDRE                                         r  ADC/o_adc_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.146   142.642 r  ADC/o_adc_data_reg[10]/Q
                         net (fo=2, routed)           0.321   142.963    o_adc_data[10]
    SLICE_X83Y100        FDRE                                         r  tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    140.000   140.000 r  
    P17                                               0.000   140.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444   140.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   140.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   140.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540   141.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   141.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.874   142.420    CLK
    SLICE_X83Y100        FDRE                                         r  tx_data_reg[2]/C
                         clock pessimism             -0.228   142.192    
                         clock uncertainty            0.234   142.426    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.075   142.501    tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                       -142.501    
                         arrival time                         142.963    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (CLK_OUT1_clock_generator rise@140.000ns - CLK_OUT3_clock_generator fall@140.625ns)
  Data Path Delay:        0.470ns  (logic 0.146ns (31.090%)  route 0.324ns (68.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 142.420 - 140.000 ) 
    Source Clock Delay      (SCD):    1.871ns = ( 142.496 - 140.625 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    140.625   140.625 f  
    P17                                               0.000   140.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256   140.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   141.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   141.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495   141.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   141.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.605   142.496    ADC/CLK_OUT3
    SLICE_X82Y99         FDRE                                         r  ADC/o_adc_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.146   142.642 r  ADC/o_adc_data_reg[9]/Q
                         net (fo=2, routed)           0.324   142.966    o_adc_data[9]
    SLICE_X83Y100        FDRE                                         r  tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    140.000   140.000 r  
    P17                                               0.000   140.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444   140.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   140.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   140.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540   141.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   141.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.874   142.420    CLK
    SLICE_X83Y100        FDRE                                         r  tx_data_reg[1]/C
                         clock pessimism             -0.228   142.192    
                         clock uncertainty            0.234   142.426    
    SLICE_X83Y100        FDRE (Hold_fdre_C_D)         0.078   142.504    tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                       -142.504    
                         arrival time                         142.966    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 ADC/o_adc_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by CLK_OUT3_clock_generator  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.625ns  (CLK_OUT1_clock_generator rise@140.000ns - CLK_OUT3_clock_generator fall@140.625ns)
  Data Path Delay:        0.471ns  (logic 0.146ns (31.026%)  route 0.325ns (68.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns = ( 142.423 - 140.000 ) 
    Source Clock Delay      (SCD):    1.870ns = ( 142.495 - 140.625 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_clock_generator fall edge)
                                                    140.625   140.625 f  
    P17                                               0.000   140.625 f  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.625    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256   140.881 f  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   141.321    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   141.371 f  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.495   141.866    MAIN_CLOCK/inst/CLK_OUT3_clock_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   141.892 f  MAIN_CLOCK/inst/clkout3_buf/O
                         net (fo=77, routed)          0.604   142.495    ADC/CLK_OUT3
    SLICE_X89Y100        FDRE                                         r  ADC/o_adc_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.146   142.641 r  ADC/o_adc_data_reg[15]/Q
                         net (fo=2, routed)           0.325   142.966    o_adc_data[15]
    SLICE_X89Y98         FDRE                                         r  tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                    140.000   140.000 r  
    P17                                               0.000   140.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000   140.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444   140.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   140.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053   140.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540   141.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   141.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.878   142.423    CLK
    SLICE_X89Y98         FDRE                                         r  tx_data_reg[7]/C
                         clock pessimism             -0.228   142.195    
                         clock uncertainty            0.234   142.429    
    SLICE_X89Y98         FDRE (Hold_fdre_C_D)         0.072   142.501    tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                       -142.501    
                         arrival time                         142.966    
  -------------------------------------------------------------------
                         slack                                  0.465    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_clock_generator
  To Clock:  CLK_OUT1_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        7.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.773ns (36.339%)  route 1.354ns (63.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.965ns = ( 15.965 - 10.000 ) 
    Source Clock Delay      (SCD):    6.320ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.705     6.320    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X78Y109        FDRE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y109        FDRE (Prop_fdre_C_Q)         0.478     6.798 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     7.652    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X78Y109        LUT2 (Prop_lut2_I1_O)        0.295     7.947 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.501     8.448    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X75Y109        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.582    15.965    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y109        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.310    16.275    
                         clock uncertainty           -0.095    16.180    
    SLICE_X75Y109        FDPE (Recov_fdpe_C_PRE)     -0.359    15.821    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.821    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.773ns (36.339%)  route 1.354ns (63.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.965ns = ( 15.965 - 10.000 ) 
    Source Clock Delay      (SCD):    6.320ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.705     6.320    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X78Y109        FDRE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y109        FDRE (Prop_fdre_C_Q)         0.478     6.798 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     7.652    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X78Y109        LUT2 (Prop_lut2_I1_O)        0.295     7.947 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.501     8.448    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X75Y109        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.582    15.965    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y109        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.310    16.275    
                         clock uncertainty           -0.095    16.180    
    SLICE_X75Y109        FDPE (Recov_fdpe_C_PRE)     -0.359    15.821    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.821    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.773ns (36.339%)  route 1.354ns (63.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.965ns = ( 15.965 - 10.000 ) 
    Source Clock Delay      (SCD):    6.320ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.705     6.320    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X78Y109        FDRE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y109        FDRE (Prop_fdre_C_Q)         0.478     6.798 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     7.652    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X78Y109        LUT2 (Prop_lut2_I1_O)        0.295     7.947 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.501     8.448    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X75Y109        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.582    15.965    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y109        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.310    16.275    
                         clock uncertainty           -0.095    16.180    
    SLICE_X75Y109        FDPE (Recov_fdpe_C_PRE)     -0.359    15.821    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.821    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.419ns (30.737%)  route 0.944ns (69.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 15.994 - 10.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.719     6.334    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDPE (Prop_fdpe_C_Q)         0.419     6.753 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.944     7.698    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X86Y99         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.610    15.994    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X86Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
                         clock pessimism              0.232    16.226    
                         clock uncertainty           -0.095    16.131    
    SLICE_X86Y99         FDPE (Recov_fdpe_C_PRE)     -0.534    15.597    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg
  -------------------------------------------------------------------
                         required time                         15.597    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.419ns (30.737%)  route 0.944ns (69.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 15.994 - 10.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.719     6.334    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDPE (Prop_fdpe_C_Q)         0.419     6.753 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.944     7.698    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X86Y99         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.610    15.994    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X86Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.232    16.226    
                         clock uncertainty           -0.095    16.131    
    SLICE_X86Y99         FDPE (Recov_fdpe_C_PRE)     -0.534    15.597    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.597    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.419ns (30.737%)  route 0.944ns (69.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 15.994 - 10.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.719     6.334    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDPE (Prop_fdpe_C_Q)         0.419     6.753 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.944     7.698    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X86Y99         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.610    15.994    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X86Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.232    16.226    
                         clock uncertainty           -0.095    16.131    
    SLICE_X86Y99         FDPE (Recov_fdpe_C_PRE)     -0.534    15.597    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         15.597    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.580ns (38.742%)  route 0.917ns (61.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 15.994 - 10.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.719     6.334    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDPE (Prop_fdpe_C_Q)         0.456     6.790 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.569     7.359    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X87Y99         LUT2 (Prop_lut2_I0_O)        0.124     7.483 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.348     7.831    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X87Y98         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.610    15.994    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y98         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.232    16.226    
                         clock uncertainty           -0.095    16.131    
    SLICE_X87Y98         FDPE (Recov_fdpe_C_PRE)     -0.359    15.772    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.772    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.580ns (38.742%)  route 0.917ns (61.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 15.994 - 10.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.719     6.334    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDPE (Prop_fdpe_C_Q)         0.456     6.790 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.569     7.359    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X87Y99         LUT2 (Prop_lut2_I0_O)        0.124     7.483 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.348     7.831    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X87Y98         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.610    15.994    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y98         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.232    16.226    
                         clock uncertainty           -0.095    16.131    
    SLICE_X87Y98         FDPE (Recov_fdpe_C_PRE)     -0.359    15.772    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.772    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.580ns (38.742%)  route 0.917ns (61.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.994ns = ( 15.994 - 10.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.719     6.334    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDPE (Prop_fdpe_C_Q)         0.456     6.790 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.569     7.359    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X87Y99         LUT2 (Prop_lut2_I0_O)        0.124     7.483 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.348     7.831    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X87Y98         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.610    15.994    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y98         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.232    16.226    
                         clock uncertainty           -0.095    16.131    
    SLICE_X87Y98         FDPE (Recov_fdpe_C_PRE)     -0.359    15.772    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.772    
                         arrival time                          -7.831    
  -------------------------------------------------------------------
                         slack                                  7.940    

Slack (MET) :             8.252ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_clock_generator rise@10.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.419ns (38.303%)  route 0.675ns (61.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 15.983 - 10.000 ) 
    Source Clock Delay      (SCD):    6.334ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.721    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.809 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     4.519    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.615 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.719     6.334    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y101        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDPE (Prop_fdpe_C_Q)         0.419     6.753 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.675     7.428    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X87Y100        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         1.417    11.417 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.579    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.662 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    14.292    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.383 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         1.600    15.983    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.326    16.309    
                         clock uncertainty           -0.095    16.214    
    SLICE_X87Y100        FDPE (Recov_fdpe_C_PRE)     -0.534    15.680    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         15.680    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  8.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.569%)  route 0.309ns (62.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.604     1.870    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDPE (Prop_fdpe_C_Q)         0.141     2.011 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.193     2.204    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X87Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.249 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.116     2.366    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X87Y98         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.878     2.423    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y98         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.279     2.144    
    SLICE_X87Y98         FDPE (Remov_fdpe_C_PRE)     -0.095     2.049    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.569%)  route 0.309ns (62.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.604     1.870    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDPE (Prop_fdpe_C_Q)         0.141     2.011 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.193     2.204    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X87Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.249 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.116     2.366    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X87Y98         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.878     2.423    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y98         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.279     2.144    
    SLICE_X87Y98         FDPE (Remov_fdpe_C_PRE)     -0.095     2.049    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.569%)  route 0.309ns (62.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.604     1.870    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDPE (Prop_fdpe_C_Q)         0.141     2.011 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.193     2.204    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X87Y99         LUT2 (Prop_lut2_I0_O)        0.045     2.249 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.116     2.366    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X87Y98         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.878     2.423    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y98         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.279     2.144    
    SLICE_X87Y98         FDPE (Remov_fdpe_C_PRE)     -0.095     2.049    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.398%)  route 0.339ns (72.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.604     1.870    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDPE (Prop_fdpe_C_Q)         0.128     1.998 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.339     2.338    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X86Y99         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.878     2.423    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X86Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
                         clock pessimism             -0.279     2.144    
    SLICE_X86Y99         FDPE (Remov_fdpe_C_PRE)     -0.149     1.995    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.398%)  route 0.339ns (72.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.604     1.870    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDPE (Prop_fdpe_C_Q)         0.128     1.998 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.339     2.338    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X86Y99         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.878     2.423    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X86Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.279     2.144    
    SLICE_X86Y99         FDPE (Remov_fdpe_C_PRE)     -0.149     1.995    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.128ns (27.398%)  route 0.339ns (72.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.279ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.604     1.870    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDPE (Prop_fdpe_C_Q)         0.128     1.998 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.339     2.338    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X86Y99         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.878     2.423    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X86Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.279     2.144    
    SLICE_X86Y99         FDPE (Remov_fdpe_C_PRE)     -0.149     1.995    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.378%)  route 0.181ns (58.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.596     1.862    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y110        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDPE (Prop_fdpe_C_Q)         0.128     1.990 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.181     2.172    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X78Y110        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.866     2.411    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y110        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.512     1.898    
    SLICE_X78Y110        FDPE (Remov_fdpe_C_PRE)     -0.125     1.773    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.373%)  route 0.224ns (63.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.604     1.870    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y101        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDPE (Prop_fdpe_C_Q)         0.128     1.998 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.224     2.222    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X87Y100        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.875     2.421    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.534     1.886    
    SLICE_X87Y100        FDPE (Remov_fdpe_C_PRE)     -0.149     1.737    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.373%)  route 0.224ns (63.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.604     1.870    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y101        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDPE (Prop_fdpe_C_Q)         0.128     1.998 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.224     2.222    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X87Y100        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.875     2.421    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.534     1.886    
    SLICE_X87Y100        FDPE (Remov_fdpe_C_PRE)     -0.149     1.737    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_clock_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_clock_generator rise@0.000ns - CLK_OUT1_clock_generator rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.373%)  route 0.224ns (63.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.746 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495     1.241    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.267 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.604     1.870    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y101        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDPE (Prop_fdpe_C_Q)         0.128     1.998 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.224     2.222    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X87Y100        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_clock_generator rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  CLK_IN1_P (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLOCK/inst/CLK_IN1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  MAIN_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    MAIN_CLOCK/inst/CLK_IN1_clock_generator
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.977 r  MAIN_CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540     1.516    MAIN_CLOCK/inst/CLK_OUT1_clock_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.545 r  MAIN_CLOCK/inst/clkout1_buf/O
                         net (fo=341, routed)         0.875     2.421    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.534     1.886    
    SLICE_X87Y100        FDPE (Remov_fdpe_C_PRE)     -0.149     1.737    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.485    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_ftdi_clock_gen
  To Clock:  CLK_OUT1_ftdi_clock_gen

Setup :            0  Failing Endpoints,  Worst Slack       13.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.617ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.773ns (30.368%)  route 1.772ns (69.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 15.219 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.707    -0.843    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X80Y108        FDRE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y108        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.488    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X80Y108        LUT2 (Prop_lut2_I1_O)        0.295     0.783 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.919     1.702    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X79Y108        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.583    15.219    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y108        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.560    15.779    
                         clock uncertainty           -0.101    15.678    
    SLICE_X79Y108        FDPE (Recov_fdpe_C_PRE)     -0.359    15.319    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                 13.617    

Slack (MET) :             13.617ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.773ns (30.368%)  route 1.772ns (69.632%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 15.219 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.707    -0.843    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X80Y108        FDRE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y108        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.488    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X80Y108        LUT2 (Prop_lut2_I1_O)        0.295     0.783 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.919     1.702    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X79Y108        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.583    15.219    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y108        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.560    15.779    
                         clock uncertainty           -0.101    15.678    
    SLICE_X79Y108        FDPE (Recov_fdpe_C_PRE)     -0.359    15.319    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                 13.617    

Slack (MET) :             13.809ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.773ns (34.209%)  route 1.487ns (65.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 15.231 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.733    -0.817    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X88Y98         FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.339 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.515    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X88Y98         LUT2 (Prop_lut2_I1_O)        0.295     0.810 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.633     1.443    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X85Y100        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.595    15.231    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.480    15.712    
                         clock uncertainty           -0.101    15.611    
    SLICE_X85Y100        FDPE (Recov_fdpe_C_PRE)     -0.359    15.252    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 13.809    

Slack (MET) :             13.809ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.773ns (34.209%)  route 1.487ns (65.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 15.231 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.733    -0.817    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X88Y98         FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.339 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.515    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X88Y98         LUT2 (Prop_lut2_I1_O)        0.295     0.810 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.633     1.443    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X85Y100        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.595    15.231    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.480    15.712    
                         clock uncertainty           -0.101    15.611    
    SLICE_X85Y100        FDPE (Recov_fdpe_C_PRE)     -0.359    15.252    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                          -1.443    
  -------------------------------------------------------------------
                         slack                                 13.809    

Slack (MET) :             14.014ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.773ns (36.023%)  route 1.373ns (63.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 15.216 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.707    -0.843    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X80Y108        FDRE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y108        FDRE (Prop_fdre_C_Q)         0.478    -0.365 r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.488    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X80Y108        LUT2 (Prop_lut2_I1_O)        0.295     0.783 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.519     1.303    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X77Y108        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.580    15.216    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y108        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.560    15.776    
                         clock uncertainty           -0.101    15.675    
    SLICE_X77Y108        FDPE (Recov_fdpe_C_PRE)     -0.359    15.316    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -1.303    
  -------------------------------------------------------------------
                         slack                                 14.014    

Slack (MET) :             14.020ns  (required time - arrival time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.773ns (35.746%)  route 1.389ns (64.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 15.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.733    -0.817    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X88Y98         FDRE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.339 r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.853     0.515    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X88Y98         LUT2 (Prop_lut2_I1_O)        0.295     0.810 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.536     1.346    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X86Y98         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.613    15.250    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y98         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.575    15.825    
                         clock uncertainty           -0.101    15.725    
    SLICE_X86Y98         FDPE (Recov_fdpe_C_PRE)     -0.359    15.366    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -1.346    
  -------------------------------------------------------------------
                         slack                                 14.020    

Slack (MET) :             14.686ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.419ns (31.687%)  route 0.903ns (68.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 15.222 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.707    -0.843    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDPE (Prop_fdpe_C_Q)         0.419    -0.424 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.903     0.479    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X80Y107        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.586    15.222    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.580    15.802    
                         clock uncertainty           -0.101    15.701    
    SLICE_X80Y107        FDPE (Recov_fdpe_C_PRE)     -0.536    15.165    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                 14.686    

Slack (MET) :             14.728ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.419ns (31.687%)  route 0.903ns (68.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 15.222 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.707    -0.843    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDPE (Prop_fdpe_C_Q)         0.419    -0.424 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.903     0.479    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X80Y107        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.586    15.222    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.580    15.802    
                         clock uncertainty           -0.101    15.701    
    SLICE_X80Y107        FDPE (Recov_fdpe_C_PRE)     -0.494    15.207    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                 14.728    

Slack (MET) :             14.728ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.419ns (31.687%)  route 0.903ns (68.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 15.222 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.707    -0.843    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDPE (Prop_fdpe_C_Q)         0.419    -0.424 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.903     0.479    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X80Y107        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.586    15.222    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.580    15.802    
                         clock uncertainty           -0.101    15.701    
    SLICE_X80Y107        FDPE (Recov_fdpe_C_PRE)     -0.494    15.207    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                 14.728    

Slack (MET) :             14.752ns  (required time - arrival time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (CLK_OUT1_ftdi_clock_gen rise@16.667ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.478ns (37.990%)  route 0.780ns (62.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 15.223 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.705    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.366 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.646    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.550 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.707    -0.843    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDPE (Prop_fdpe_C_Q)         0.478    -0.365 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.780     0.415    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X80Y106        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                     16.667    16.667 r  
    F4                                                0.000    16.667 r  ftdi_clk (IN)
                         net (fo=0)                   0.000    16.667    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         1.401    18.068 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.230    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.906 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.546    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.637 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         1.587    15.223    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X80Y106        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
                         clock pessimism              0.577    15.800    
                         clock uncertainty           -0.101    15.699    
    SLICE_X80Y106        FDPE (Recov_fdpe_C_PRE)     -0.532    15.167    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                 14.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.844%)  route 0.173ns (55.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.608    -0.566    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X89Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.141    -0.425 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.173    -0.252    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X88Y99         FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.880    -0.803    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.250    -0.553    
    SLICE_X88Y99         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.624    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.799%)  route 0.129ns (50.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.595    -0.579    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDPE (Prop_fdpe_C_Q)         0.128    -0.451 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.129    -0.322    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X81Y108        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.866    -0.816    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y108        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.253    -0.563    
    SLICE_X81Y108        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.712    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.209ns (31.081%)  route 0.463ns (68.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.608    -0.566    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDPE (Prop_fdpe_C_Q)         0.164    -0.402 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.228    -0.174    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X88Y98         LUT2 (Prop_lut2_I0_O)        0.045    -0.129 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.235     0.106    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X85Y100        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.873    -0.810    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.509    -0.301    
    SLICE_X85Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.396    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.209ns (31.081%)  route 0.463ns (68.919%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.608    -0.566    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y99         FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDPE (Prop_fdpe_C_Q)         0.164    -0.402 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.228    -0.174    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X88Y98         LUT2 (Prop_lut2_I0_O)        0.045    -0.129 f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.235     0.106    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X85Y100        FDPE                                         f  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.873    -0.810    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y100        FDPE                                         r  BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.509    -0.301    
    SLICE_X85Y100        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.396    BRIDGE/transmit_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.796%)  route 0.254ns (63.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.595    -0.579    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDPE (Prop_fdpe_C_Q)         0.148    -0.431 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.254    -0.177    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X80Y106        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.867    -0.815    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X80Y106        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg/C
                         clock pessimism              0.253    -0.562    
    SLICE_X80Y106        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.686    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gaf.ram_almost_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.796%)  route 0.254ns (63.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.595    -0.579    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDPE (Prop_fdpe_C_Q)         0.148    -0.431 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.254    -0.177    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X80Y106        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.867    -0.815    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X80Y106        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.253    -0.562    
    SLICE_X80Y106        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.686    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.796%)  route 0.254ns (63.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.595    -0.579    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDPE (Prop_fdpe_C_Q)         0.148    -0.431 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.254    -0.177    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X80Y106        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.867    -0.815    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X80Y106        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.253    -0.562    
    SLICE_X80Y106        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.686    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.303%)  route 0.300ns (61.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.595    -0.579    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y108        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y108        FDPE (Prop_fdpe_C_Q)         0.141    -0.438 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.098    -0.340    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X80Y108        LUT2 (Prop_lut2_I0_O)        0.045    -0.295 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.201    -0.093    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X77Y108        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.863    -0.820    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y108        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.275    -0.545    
    SLICE_X77Y108        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.640    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.807%)  route 0.332ns (72.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.595    -0.579    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDPE (Prop_fdpe_C_Q)         0.128    -0.451 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.332    -0.119    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X80Y107        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.866    -0.816    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.250    -0.566    
    SLICE_X80Y107        FDPE (Remov_fdpe_C_PRE)     -0.125    -0.691    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock CLK_OUT1_ftdi_clock_gen  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_ftdi_clock_gen rise@0.000ns - CLK_OUT1_ftdi_clock_gen rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.807%)  route 0.332ns (72.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.680    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.699 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.200    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.174 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.595    -0.579    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y107        FDPE (Prop_fdpe_C_Q)         0.128    -0.451 f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.332    -0.119    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X80Y107        FDPE                                         f  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_ftdi_clock_gen rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  ftdi_clk (IN)
                         net (fo=0)                   0.000     0.000    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_IN1_ftdi_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.256 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.712    BRIDGE/register_and_buffer/ftdi_clock_generator/inst/CLK_OUT1_ftdi_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.683 r  BRIDGE/register_and_buffer/ftdi_clock_generator/inst/clkout1_buf/O
                         net (fo=241, routed)         0.866    -0.816    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y107        FDPE                                         r  BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.250    -0.566    
    SLICE_X80Y107        FDPE (Remov_fdpe_C_PRE)     -0.125    -0.691    BRIDGE/receive_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.572    





