Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Nov 29 09:31:51 2023
| Host         : Arnav-G15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sim_top_control_sets_placed.rpt
| Design       : sim_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               6 |            2 |
| Yes          | No                    | Yes                    |              11 |            3 |
| Yes          | Yes                   | No                     |              27 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|              Clock Signal             |                  Enable Signal                 |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  myuart_inst/busy_reg_i_2_n_0         |                                                |                                       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                        | mcdecoder_inst/FSM_sequential_state[2]_i_1_n_0 | clr_IBUF                              |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                        | myuart_inst/bitposition[3]_i_1_n_0             | myuart_inst/baudcounter[3]_i_1_n_0    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                        | myuart_inst/state[3]_i_1_n_0                   | clr_IBUF                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                        | symb_det_inst/FSM_onehot_state[3]_i_1_n_0      | clr_IBUF                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                        | symb_det_inst/p_0_in__0                        | myuart_inst/baudcounter[3]_i_1_n_0    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                        |                                                |                                       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                        | symb_det_inst/E[0]                             |                                       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                        | symb_det_inst/freq_counter[7]_i_2_n_0          | symb_det_inst/freq_counter[7]_i_1_n_0 |                2 |              7 |         3.50 |
|  mcdecoder_inst/dout_reg[7]_i_2_n_0   |                                                |                                       |                2 |              8 |         4.00 |
|  mcdecoder_inst/note_byte_reg[3]_0[0] |                                                |                                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                        | symb_det_inst/p_0_in__0                        | symb_det_inst/note_clk0               |                4 |             12 |         3.00 |
|  symoutcount__0                       |                                                |                                       |               11 |             35 |         3.18 |
+---------------------------------------+------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


