/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[2] ? in_data[59] : in_data[4]);
  assign celloutsig_1_13z = !(celloutsig_1_4z ? celloutsig_1_8z : celloutsig_1_1z[0]);
  assign celloutsig_1_18z = ~celloutsig_1_13z;
  assign celloutsig_1_8z = ~in_data[127];
  assign celloutsig_1_15z = ~in_data[98];
  assign celloutsig_1_4z = celloutsig_1_0z | ~(celloutsig_1_3z[12]);
  reg [2:0] _09_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_13z)
    if (celloutsig_1_13z) _09_ <= 3'h0;
    else _09_ <= in_data[31:29];
  assign { _00_, _01_, _02_[0] } = _09_;
  assign celloutsig_0_12z = celloutsig_0_1z[6:3] > { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_19z = ! { celloutsig_1_2z[0], celloutsig_1_15z, celloutsig_1_0z };
  assign celloutsig_0_6z = ! { celloutsig_0_1z[10:7], celloutsig_0_0z };
  assign celloutsig_1_2z = - in_data[174:172];
  assign celloutsig_0_13z = _02_[0] & celloutsig_0_3z;
  assign celloutsig_1_0z = in_data[107] & in_data[119];
  assign celloutsig_1_1z = in_data[175:172] << in_data[125:122];
  assign celloutsig_0_1z = in_data[16:6] - { in_data[38:30], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[140:138], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } ^ { in_data[141:133], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_3z = ~((celloutsig_0_0z & celloutsig_0_1z[4]) | _00_);
  assign _02_[2:1] = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
