
---------- Begin Simulation Statistics ----------
simSeconds                                   0.749107                       # Number of seconds simulated (Second)
simTicks                                 749106848000                       # Number of ticks simulated (Tick)
finalTick                                2063491614800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  10490.47                       # Real time elapsed on the host (Second)
hostTickRate                                 71408351                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9151344                       # Number of bytes of host memory used (Byte)
simInsts                                   1076701989                       # Number of instructions simulated (Count)
simOps                                     1203403561                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   102636                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     114714                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1872767120                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       239067940                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    12136                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      199608324                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                4238891                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             54164130                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          90355645                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 777                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1872724256                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.106587                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.420302                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                1730666293     92.41%     92.41% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 103194597      5.51%     97.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  20184509      1.08%     99.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  18670721      1.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      8134      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         2      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 5                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1872724256                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 8186447     14.36%     14.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   3173      0.01%     14.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    5301      0.01%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     14.38% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead               48718135     85.48%     99.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 79025      0.14%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          187      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     107567696     53.89%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         6583      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1127      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     53.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     91860420     46.02%     99.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       172311      0.09%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      199608324                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.106585                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            56992081                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.285520                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               2333171692                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               293244525                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       193982536                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                      183                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                      69                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses              64                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   256600102                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                         116                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         194347007                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      86605718                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   3038264                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                3216                       # Number of nop insts executed (Count)
system.cpu.numRefs                           86776497                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       40075461                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       170779                       # Number of stores executed (Count)
system.cpu.numRate                           0.103775                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             451                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           42864                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   184704563                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     184915951                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              10.139257                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         10.139257                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.098627                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.098627                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  253269487                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 114452456                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                         64                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                   117406140                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  118180326                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                1954635570                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                    11964                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      101285560                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        178987                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        25350                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        20406                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                68384727                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          68246340                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           1921139                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             23643354                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               352380                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                23626253                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999277                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   57009                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                206                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            4171                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               3325                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              846                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        52862030                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           11359                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1915748                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1864981223                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.099153                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.546600                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      1776036374     95.23%     95.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        41889397      2.25%     97.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        23660447      1.27%     98.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        12954241      0.69%     99.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          272005      0.01%     99.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         8519480      0.46%     99.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           14222      0.00%     99.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7            5063      0.00%     99.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1629994      0.09%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1864981223                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            184707771                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              184919159                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    77859857                       # Number of memory references committed (Count)
system.cpu.commit.loads                      77696660                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        7541                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   39848549                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions               64                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   170791025                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 41459                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    107051596     57.89%     57.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         6581      0.00%     57.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1125      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     57.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     77696660     42.02%     99.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       163197      0.09%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    184919159                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1629994                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       41524351                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          41524351                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401050      1277525                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401088      2049732                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401058      1571053                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401064      1571268                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::40107c      1704153                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::total      8173731                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::cpu.data      1425660                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::total       1425660                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::401050       157499                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::401058      1268160                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::total      1425659                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::cpu.data      6339934                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::total      6339934                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401050      1260019                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401088      1269981                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401058      1269976                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401064      1269976                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::40107c      1269974                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::total      6339926                       # number of demand (read+write) hits (Count)
system.cpu.dcache.hitsAtPfCoverAccess::8     0.016433                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccess::total     0.016433                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::401050     0.123043                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::401058     0.099067                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::total     0.026963                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::8     0.073077                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::total     0.073077                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401050     0.984368                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401088     0.094551                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401058     0.099209                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401064     0.099209                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::40107c     0.101111                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::total     0.119906                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsPfRatio::8             4.447017                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatio::total         4.447017                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401050     8.000171                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401088          inf                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401058     1.001432                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401064          inf                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::40107c          inf                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::total     4.447014                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.overallHits::cpu.data      41525129                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         41525129                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     45232367                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        45232367                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401050         2503                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401088     11382002                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401058     11230015                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401064     11229798                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::40107c     10855999                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::total     44700317                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     45233499                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       45233499                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 2774622228052                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 2774622228052                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 2774622228052                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 2774622228052                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     86756718                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      86756718                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401050      1280028                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401088     13431734                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401058     12801068                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401064     12801066                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::40107c     12560152                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::total     52874048                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     86758628                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     86758628                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.521370                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.521370                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401050     0.001955                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401088     0.847396                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401058     0.877272                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401064     0.877255                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::40107c     0.864321                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.521372                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.521372                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 61341.521837                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 61341.521837                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 61339.986722                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 61339.986722                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        88753                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets         1497                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    59.287241                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     15721559                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          15721559                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     30937840                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      30937840                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401050            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401088     11251382                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401058          773                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401064     11229798                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::40107c      8110129                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::total     30592083                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     30937840                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     30937840                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::cpu.data            7                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::total            7                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     14294527                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     14294527                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::401050         2502                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::401088       130620                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::401058     11229242                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::40107c      2745870                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::total     14108234                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     14295657                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher      1425898                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     15721555                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data          750                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total          750                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 858311259252                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 858311259252                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 858378760852                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher  84138702224                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 942517463076                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data     59958400                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total     59958400                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.164766                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.164766                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.164775                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.181210                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 60044.747144                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 60044.747144                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 60044.722733                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 59007.518226                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 59950.651388                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 79944.533333                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 79944.533333                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements               15721559                       # number of replacements (Count)
system.cpu.dcache.prefetchFills               1425889                       # number of prefetch fills (Count)
system.cpu.dcache.prefetchHits                1425661                       # number of prefetch hits (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher      1425898                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total      1425898                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher  84138702224                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total  84138702224                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 59007.518226                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 59007.518226                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data          827                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          827                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPf::cpu.data            1                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPf::total            1                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::cpu.data           12                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::total           12                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data          947                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total          947                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data     57593600                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total     57593600                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data         1774                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total         1774                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.533822                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.533822                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 60816.895459                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 60816.895459                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data          945                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total          945                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHitsAtPf::8            2                       # number of LoadLockedReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.LoadLockedReq.mshrHitsAtPf::total            2                       # number of LoadLockedReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       119600                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       119600                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.001127                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.001127                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        59800                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        59800                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     41384385                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        41384385                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401050      1277525                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401088      2049732                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401058      1571053                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401064      1571268                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::40107c      1704153                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::cpu.data      1425659                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::total      1425659                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfPerPC::401050       157499                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfPerPC::401058      1268160                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::cpu.data      6339926                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::total      6339926                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401050      1260019                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401088      1269981                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401058      1269976                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401064      1269976                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::40107c      1269974                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     45210717                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      45210717                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401050         2503                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401088     11382002                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401058     11230015                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401064     11229798                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::40107c     10855999                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 2773465219600                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 2773465219600                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     86595102                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     86595102                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401050      1280028                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401088     13431734                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401058     12801068                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401064     12801066                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::40107c     12560152                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.522093                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.522093                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 61345.304911                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 61345.304911                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     30920895                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     30920895                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401050            1                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401088     11251382                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401058          773                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401064     11229798                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::40107c      8110129                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     14289822                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     14289822                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::401050         2502                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::401088       130620                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::401058     11229242                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::40107c      2745870                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data          563                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total          563                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 858033944400                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 858033944400                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data     59958400                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total     59958400                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.165019                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.165019                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 60045.110737                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 60045.110737                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 106498.046181                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 106498.046181                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::cpu.data          778                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total          778                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.misses::cpu.data          945                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.misses::total          945                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.accesses::cpu.data         1723                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total         1723                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.missRate::cpu.data     0.548462                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.missRate::total     0.548462                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMisses::cpu.data          943                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMisses::total          943                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::cpu.data     56302000                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::total     56302000                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissRate::cpu.data     0.547301                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMissRate::total     0.547301                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::cpu.data 59705.196182                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::total 59705.196182                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.misses::cpu.data          187                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total          187                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data          187                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total          187                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total            1                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data          187                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total          187                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data     11199600                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total     11199600                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total            1                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 59890.909091                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 59890.909091                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data         1394                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total         1394                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::cpu.data           12                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::total           12                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data         1394                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total         1394                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data       139966                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         139966                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::cpu.data            1                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::total            1                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::cpu.data            8                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::total            8                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        21650                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        21650                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1157008452                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1157008452                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       161616                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       161616                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.133960                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.133960                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 53441.498938                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 53441.498938                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        16945                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        16945                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::8            7                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::total            7                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         4705                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         4705                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data          187                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total          187                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    277314852                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    277314852                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.029112                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.029112                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 58940.457386                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 58940.457386                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses     14294527                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::401050         2502                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::401088       130620                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::401058     11229242                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::40107c      2745870                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::total     14108234                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPf            7                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued         3954306                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::401050      1259591                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::401088      2692458                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::total      3952049                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused             227                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::401050            2                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::401088           30                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::total           32                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful         1425661                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::401050       157499                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::401088      1268160                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::total      1425659                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.pf_cosumed      0.090704                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::401050     0.984363                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::401088     0.906621                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::401058            0                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::40107c            0                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::total     0.091779                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective     0.999839                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::401050     0.999981                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::401088     0.999976                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::total     0.999976                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely       0.999995                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::401050            1                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::401088            1                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::total            1                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache     0.999834                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::401050     0.999981                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::401088     0.999976                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::total     0.999976                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher     0.999942                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::401050     0.999998                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::401088     0.999988                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::total     0.999991                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache      2527799                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::401050      1102027                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::401088      1423927                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::total      2525954                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR          608                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::401050           62                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::401088          339                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::total          401                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              1                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfHitInWBPerPfPC::401088            1                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfHitInWBPerPfPC::total            1                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate           2528408                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::401050      1102089                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::401088      1424267                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::total      2526356                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRate      0.639406                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRatePerPfPC::401050     0.874958                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRatePerPfPC::401088     0.528984                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified      1261875                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage         21348                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage         2498                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.pfTransFailed        27524                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::401050        27523                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::401088            1                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::total        27524                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.dmp_pfIdentified      2720021                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.dmp_dataFill     55969119                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             44620803                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           15721559                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.838192                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   458.865136                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher    53.134864                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.896221                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.103779                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           46                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          466                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          186                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          279                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.089844                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.910156                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          730038319                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         730038319                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 31859778                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            1750620897                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  49170742                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              39155397                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1917442                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             18840719                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  5396                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              246036606                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                425412                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            1632063                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      319637994                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    68384727                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           23686587                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    1869040086                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 3845666                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       3890                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles               109086                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         15862                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles          258                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          178                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  92700667                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   164                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       16                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1872724256                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.170839                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.619019                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               1713405831     91.49%     91.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 64246488      3.43%     94.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 29527726      1.58%     96.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 65544211      3.50%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1872724256                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.036515                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.170677                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       92699985                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          92699985                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      92699985                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         92699985                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          681                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             681                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          681                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            681                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     32584800                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     32584800                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     32584800                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     32584800                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     92700666                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      92700666                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     92700666                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     92700666                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000007                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 47848.458150                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 47848.458150                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 47848.458150                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 47848.458150                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         6151                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           63                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      97.634921                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          616                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               616                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           65                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            65                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           65                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           65                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          616                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          616                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          616                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          616                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     29811200                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     29811200                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     29811200                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     29811200                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000007                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000007                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000007                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000007                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 48394.805195                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 48394.805195                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 48394.805195                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 48394.805195                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    616                       # number of replacements (Count)
system.cpu.icache.prefetchFills                     0                       # number of prefetch fills (Count)
system.cpu.icache.prefetchHits                      0                       # number of prefetch hits (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     92699985                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        92699985                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          681                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           681                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     32584800                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     32584800                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     92700666                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     92700666                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 47848.458150                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 47848.458150                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           65                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           65                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          616                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          616                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     29811200                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     29811200                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000007                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 48394.805195                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 48394.805195                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            109945233                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                616                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           178482.521104                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          511                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          741605944                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         741605944                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1917442                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  100145568                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                621939089                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              239083292                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                101285560                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  178987                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  7432                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   7137639                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                608007929                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            388                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        1569117                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       347391                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1916508                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                193995028                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               193982600                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 149977957                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 327374833                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.103581                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.458123                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                        3446                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                23588902                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 388                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  15790                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1874                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1444                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           77695131                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             91.109345                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            74.622443                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               33525872     43.15%     43.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 4839      0.01%     43.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1391      0.00%     43.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               322513      0.42%     43.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  291      0.00%     43.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   31      0.00%     43.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  240      0.00%     43.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  486      0.00%     43.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    2      0.00%     43.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1188      0.00%     43.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                565      0.00%     43.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               1806      0.00%     43.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             248139      0.32%     43.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159           37728865     48.56%     92.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169            5788028      7.45%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              70116      0.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                566      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              192      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              609                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             77695131                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                   27524                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                        424                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                  89297180                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                 2250576                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                   170779                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      1                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          3                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses              91547756                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses               170780                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                      89467959                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                     2250577                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                  91718536                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks               2223053                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor      2223053                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3            3                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.squashedBefore       943048                       # Table walks squashed before starting (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples      1280005                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0      1280005    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total      1280005                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::samples            4                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::mean        88200                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::gmean 77377.093107                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::stdev 58808.162699                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::49152-65535            3     75.00%     75.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::163840-180223            1     25.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::total            4                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples 749108168800                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::mean     0.288709                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::stdev     0.453163                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0 532834050000     71.13%     71.13% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::1 216274060800     28.87%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::2          800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::3          400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::4        56800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total 749108168800                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB            3    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total            3                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data      2223053                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total      2223053                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total      2223056                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                  92701031                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                      90                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                         82                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses              92701121                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                      92701031                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                          90                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                  92701121                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                    68                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.walksLongDescriptor           67                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level3           60                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.squashedBefore            7                       # Table walks squashed before starting (Count)
system.cpu.mmu.itb_walker.walkWaitTime::samples           61                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::mean  2321.311475                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::stdev 10455.191928                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::0-4095           58     95.08%     95.08% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::36864-40959            1      1.64%     96.72% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::40960-45055            1      1.64%     98.36% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::57344-61439            1      1.64%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::total           61                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::samples           66                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::mean 44193.939394                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::gmean 30158.281798                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::stdev 36090.910336                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::0-16383           26     39.39%     39.39% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::32768-49151            3      4.55%     43.94% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::49152-65535           32     48.48%     92.42% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::65536-81919            1      1.52%     93.94% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::81920-98303            1      1.52%     95.45% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::114688-131071            1      1.52%     96.97% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::163840-180223            1      1.52%     98.48% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::180224-196607            1      1.52%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::total           66                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.pendingWalks::samples  -2535017952                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::mean     0.875183                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::stdev     0.330447                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::0   -316358896     12.48%     12.48% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::1  -2218713056     87.52%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::2        54000     -0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::total  -2535017952                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pageSizes::4KiB           60    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::total           60                       # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst           67                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total           67                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst           60                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total           60                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total          127                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits               70                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                  86                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 4                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits                   6                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses           2250570                       # Read misses (Count)
system.cpu.mmu.l2_shared.writeMisses                1                       # Write misses (Count)
system.cpu.mmu.l2_shared.inserts                   67                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses         2250576                       # Read accesses (Count)
system.cpu.mmu.l2_shared.writeAccesses              1                       # Write accesses (Count)
system.cpu.mmu.l2_shared.instAccesses              90                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                      92                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses               2250575                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses             2250667                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1380397928800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1917442                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 50037937                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              1369835023                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        2237920                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  63761604                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             384934330                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              240580803                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts               1282463                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              58305717                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              280506190                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents              353819500                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 155562                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           340779798                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   460350908                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                308657257                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                       64                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             262406120                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 78373681                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   47685                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                7797                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  82822686                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       2101128865                       # The number of ROB reads (Count)
system.cpu.rob.writes                       483305032                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                184704563                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  184915951                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       400                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   189                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  189                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          378                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          378                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                      378                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          756                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total          756                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                       756                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer2.occupancy               191000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              378000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.prefetchFills                        0                       # number of prefetch fills (Count)
system.iocache.prefetchHits                         0                       # number of prefetch hits (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide                1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::4              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb_walker      2559999                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.mmu.itb_walker           27                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                    132                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 107800                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.dcache.prefetcher        10971                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   2678929                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::401050                   3                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::401088               12051                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::401058               83288                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::40107c               23429                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::total               118771                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb_walker      2559999                       # number of overall hits (Count)
system.l2.overallHits::cpu.mmu.itb_walker           27                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                   132                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                107800                       # number of overall hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher        10971                       # number of overall hits (Count)
system.l2.overallHits::total                  2678929                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb_walker            9                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb_walker           40                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  484                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             14187487                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.dcache.prefetcher      1414927                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                15602947                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::401050            160002                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::401088           1386760                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::401058          11145954                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::40107c           2722441                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::total           15415157                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb_walker            9                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb_walker           40                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 484                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            14187487                       # number of overall misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher      1414927                       # number of overall misses (Count)
system.l2.overallMisses::total               15602947                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb_walker       527591                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb_walker      2351562                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        28120000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    828823582400                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.dcache.prefetcher  83337361866                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       912191943419                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb_walker       527591                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb_walker      2351562                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       28120000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   828823582400                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher  83337361866                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      912191943419                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb_walker      2560008                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb_walker           67                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                616                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           14295287                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.dcache.prefetcher      1425898                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              18281876                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::401050          160005                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::401088         1398811                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::401058        11229242                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::40107c         2745870                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::total         15533928                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb_walker      2560008                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb_walker           67                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               616                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          14295287                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher      1425898                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             18281876                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb_walker     0.000004                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb_walker     0.597015                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.785714                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.992459                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.992306                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.853465                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::401050        0.999981                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::401088        0.991385                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::401058        0.992583                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::40107c        0.991468                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb_walker     0.000004                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb_walker     0.597015                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.785714                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.992459                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.992306                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.853465                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb_walker 58621.222222                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb_walker 58789.050000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 58099.173554                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 58419.336871                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 58898.700686                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    58462.798305                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb_walker 58621.222222                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb_walker 58789.050000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 58099.173554                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 58419.336871                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 58898.700686                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   58462.798305                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                12430                       # number of writebacks (Count)
system.l2.writebacks::total                     12430                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb_walker            9                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb_walker           40                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              484                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         14187487                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher      1414927                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            15602947                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::401050        160002                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::401088       1386760                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::401058      11145954                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::40107c       2722441                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::total       15415157                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb_walker            9                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb_walker           40                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             484                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        14187487                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher      1414927                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           15602947                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data          750                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total           750                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb_walker       451591                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb_walker      2012562                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     24013000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 708233688400                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher  71311229466                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   779571395019                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb_walker       451591                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb_walker      2012562                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     24013000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 708233688400                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher  71311229466                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  779571395019                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::cpu.data     53379600                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total     53379600                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb_walker     0.000004                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb_walker     0.597015                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.785714                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.992459                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.992306                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.853465                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb_walker     0.000004                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb_walker     0.597015                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.785714                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.992459                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.992306                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.853465                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb_walker 50176.777778                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb_walker 50314.050000                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 49613.636364                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 49919.600871                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 50399.228699                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 49963.086782                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb_walker 50176.777778                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb_walker 50314.050000                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 49613.636364                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 49919.600871                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 50399.228699                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 49963.086782                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::cpu.data 71172.800000                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 71172.800000                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                       15847436                       # number of replacements (Count)
system.l2.prefetchFills                             0                       # number of prefetch fills (Count)
system.l2.prefetchHits                              0                       # number of prefetch hits (Count)
system.l2.InvalidateReq.misses::cpu.data          374                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             374                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          374                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           374                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          374                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          374                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      6507600                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      6507600                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        17400                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        17400                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             132                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                132                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           484                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              484                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     28120000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     28120000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          616                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            616                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.785714                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.785714                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 58099.173554                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 58099.173554                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          484                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          484                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     24013000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     24013000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.785714                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.785714                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 49613.636364                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 49613.636364                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data             5274                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                5274                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    311625600                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      311625600                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           5274                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              5274                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 59087.144482                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 59087.144482                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         5274                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            5274                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    267017600                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    267017600                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50629.048161                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50629.048161                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.hits::cpu.mmu.dtb_walker      2559999                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu.mmu.itb_walker           27                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::total                 2560026                       # number of ReadReq hits (Count)
system.l2.ReadReq.misses::cpu.mmu.dtb_walker            9                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu.mmu.itb_walker           40                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::total                    49                       # number of ReadReq misses (Count)
system.l2.ReadReq.missLatency::cpu.mmu.dtb_walker       527591                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::cpu.mmu.itb_walker      2351562                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::total          2879153                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.accesses::cpu.mmu.dtb_walker      2560008                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu.mmu.itb_walker           67                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::total             2560075                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.missRate::cpu.mmu.dtb_walker     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu.mmu.itb_walker     0.597015                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::total            0.000019                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMissLatency::cpu.mmu.dtb_walker 58621.222222                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::cpu.mmu.itb_walker 58789.050000                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::total  58758.224490                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.mshrMisses::cpu.mmu.dtb_walker            9                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.itb_walker           40                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::total                49                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrUncacheable::cpu.data          563                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total          563                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.dtb_walker       451591                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.itb_walker      2012562                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::total      2464153                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::cpu.data     53379600                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total     53379600                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrMissRate::cpu.mmu.dtb_walker     0.000004                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::cpu.mmu.itb_walker     0.597015                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::total        0.000019                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.dtb_walker 50176.777778                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.itb_walker 50314.050000                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::total 50288.836735                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::cpu.data 94812.788632                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 94812.788632                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         107800                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher        10971                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            118771                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::401050            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::401088        12051                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::401058        83288                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::40107c        23429                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data     14182213                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher      1414927                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total        15597140                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::401050       160002                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::401088      1386760                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::401058     11145954                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::40107c      2722441                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 828511956800                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher  83337361866                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 911849318666                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data     14290013                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher      1425898                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      15715911                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::401050       160005                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::401088      1398811                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::401058     11229242                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::40107c      2745870                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.992456                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.992306                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.992443                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 58419.088530                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 58898.700686                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 58462.597545                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data     14182213                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher      1414927                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total     15597140                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::401050       160002                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::401088      1386760                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::401058     11145954                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::40107c      2722441                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 707966670800                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher  71311229466                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 779277900266                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.992456                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.992306                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.992443                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 49919.337046                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 50399.228699                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 49962.871415                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data          187                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total          187                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks     15709557                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total         15709557                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks     15709557                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total     15709557                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        12430                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            12430                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        12430                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        12430                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     32621351                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   15847436                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.058462                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      32.515217                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.dtb_walker     1.893268                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.itb_walker     0.008452                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.106108                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3687.857708                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher   373.619248                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.007938                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.dtb_walker     0.000462                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.itb_walker     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000026                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.900356                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.091216                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            372                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1023              2                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024           3722                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::0                   10                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::1                  167                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::2                  195                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::4                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                  189                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1622                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1911                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.090820                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1023         0.000488                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.908691                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  151864384                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 151864384                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.mmu.dtb_walker          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.mmu.itb_walker         2560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.inst            30976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data        907999168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.dcache.prefetcher     90555328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total           998588608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst        30976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total           30976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks       795520                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total           795520                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.mmu.dtb_walker            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.mmu.itb_walker           40                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.inst               484                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data          14187487                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.dcache.prefetcher      1414927                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total             15602947                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks          12430                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total               12430                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.mmu.dtb_walker          769                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.mmu.itb_walker         3417                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.inst               41351                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data          1212109021                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.dcache.prefetcher    120884395                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total             1333038953                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst           41351                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total              41351                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks          1061958                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               1061958                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks          1061958                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.dtb_walker          769                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.itb_walker         3417                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst              41351                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data         1212109021                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.dcache.prefetcher    120884395                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total            1334100911                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  563                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            15598236                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 187                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                187                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         12430                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          15591026                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               5274                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              5274                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       15597673                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            374                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port          378                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.realview.gic.pio         1122                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     46809724                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     46811224                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                46811224                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port          756                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.realview.gic.pio         2244                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    999384128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    999387128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                999387128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           18784474                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 18784474    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             18784474                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              191000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy             901800                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy        47427593382                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        78016048000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       34387267                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     15603730                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadReq             2560638                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp           18277165                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                187                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp               187                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        24860                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean     15709745                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         15835006                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              5274                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             5274                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            616                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      15715911                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           374                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          374                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1848                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     47166177                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port          134                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port      5120016                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               52288175                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        78848                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   2012338616                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port          536                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port     20480064                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              2032898064                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        15847436                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    795520                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          34130436                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.007154                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.084282                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                33886270     99.28%     99.28% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  244157      0.72%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       9      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            34130436                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2063491614800                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        27703156458                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            739200                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       18866214587                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             53600                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy        2048006400                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      31444350                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     15722174                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          188                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          243979                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       243970                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.760988                       # Number of seconds simulated (Second)
simTicks                                 760987742000                       # Number of ticks simulated (Tick)
finalTick                                2075372508800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  10595.79                       # Real time elapsed on the host (Second)
hostTickRate                                 71819812                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9152368                       # Number of bytes of host memory used (Byte)
simInsts                                   1099965664                       # Number of instructions simulated (Count)
simOps                                     1231291481                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   103812                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     116206                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1902469355                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       268379739                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   154942                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      228650996                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                4306095                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             55730815                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          91247705                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                2842                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1901706661                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.120235                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.453664                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                1744844224     91.75%     91.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 107995418      5.68%     97.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  26351998      1.39%     98.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  22108511      1.16%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    406501      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                         9      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                         0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 5                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1901706661                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                11910376     18.56%     18.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   3343      0.01%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    5599      0.01%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     18.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead               50257309     78.32%     96.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1995117      3.11%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          588      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     127302473     55.68%     55.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        44293      0.02%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1202      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            4      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            3      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            1      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc           32      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           33      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           41      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           68      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc           49      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     96894484     42.38%     98.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      4407725      1.93%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      228650996                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.120186                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            64171746                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.280654                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               2427483532                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               324265013                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       222830861                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                     2961                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                    1280                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses            1102                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   292820387                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                        1767                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         223266376                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      91604003                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   3160235                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                               28759                       # Number of nop insts executed (Count)
system.cpu.numRefs                           95969686                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       43846156                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4365683                       # Number of stores executed (Count)
system.cpu.numRate                           0.117356                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            8613                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          762694                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                   207968238                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                     212803871                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               9.147884                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          9.147884                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.109315                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.109315                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  285402768                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 135851249                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                       1445                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                   121920221                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                  122766715                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                1994368271                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   360337                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads      106344364                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4499953                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       320084                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       128023                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                72463439                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          70489778                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           1998157                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             25241268                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               403692                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                25191188                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998016                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  892314                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                574                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           14733                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              12195                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2538                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          930                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        54326263                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          152100                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           1986707                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1893743033                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.112387                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.596415                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      1793760663     94.72%     94.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        46698132      2.47%     97.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        26760922      1.41%     98.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        13858325      0.73%     99.33% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          832683      0.04%     99.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         8716162      0.46%     99.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          233077      0.01%     99.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          337142      0.02%     99.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2545927      0.13%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1893743033                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted            207996732                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted              212832365                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    86781892                       # Number of memory references committed (Count)
system.cpu.commit.loads                      82510657                       # Number of loads committed (Count)
system.cpu.commit.amos                             40                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                      109374                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   43531075                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions             1084                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                   197511730                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                838006                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          291      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu    126018871     59.21%     59.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        29895      0.01%     59.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1194      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            4      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            3      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            1      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc           31      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           32      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           40      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           64      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           47      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     59.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     82510657     38.77%     97.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      4271235      2.01%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total    212832365                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2545927                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       50158992                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          50158992                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401050      1277530                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401088      2049734                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401058      1571053                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::401064      1571273                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::40107c      1704153                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsPerPC::total      8173743                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::cpu.data      1500381                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPf::total       1500381                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::401050       157499                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::401058      1268160                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfPerPC::total      1425659                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::cpu.data      8097148                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAlloc::total      8097148                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401050      1260019                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401088      1269981                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401058      1269976                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::401064      1269976                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::40107c      1269974                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHitsAtPfAllocPerPC::total      6339926                       # number of demand (read+write) hits (Count)
system.cpu.dcache.hitsAtPfCoverAccess::8     0.015721                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccess::total     0.015721                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::401050     0.123043                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::401058     0.099067                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfCoverAccessPerPC::total     0.026963                       # hits at prefetch / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::8     0.084839                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccess::total     0.084839                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401050     0.984364                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401088     0.094551                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401058     0.099209                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::401064     0.099209                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::40107c     0.101111                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsAtPfAllocCoverAccessPerPC::total     0.119906                       # hits at prefetch alloc / demand accesses (Count)
system.cpu.dcache.hitsPfRatio::8             5.396728                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatio::total         5.396728                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401050     8.000171                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401088          inf                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401058     1.001432                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::401064          inf                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::40107c          inf                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.hitsPfRatioPerPC::total     4.447014                       # hits at prefetch alloc / hits at prefetch (Count)
system.cpu.dcache.overallHits::cpu.data      50267616                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         50267616                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     45281850                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        45281850                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401050         2503                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401088     11382002                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401058     11230015                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::401064     11229798                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::40107c     10855999                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMissesPerPC::total     44700317                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     45284332                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       45284332                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 2776129571315                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 2776129571315                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 2776129571315                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 2776129571315                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     95440842                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      95440842                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401050      1280033                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401088     13431736                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401058     12801068                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::401064     12801071                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::40107c     12560152                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccessesPerPC::total     52874060                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     95551948                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     95551948                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.474449                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.474449                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401050     0.001955                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401088     0.847396                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401058     0.877272                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::401064     0.877255                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRatePerPC::40107c     0.864321                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.473924                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.473924                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 61307.777207                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 61307.777207                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 61304.416974                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 61304.416974                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        20862                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets       172615                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1920                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets         2242                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      10.865625                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    76.991525                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks     15825899                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total          15825899                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     30965305                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      30965305                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401050            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401088     11251382                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401058          773                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::401064     11229798                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::40107c      8110129                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsPerPC::total     30592083                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     30965305                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     30965305                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::cpu.data         5710                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHitsAtPf::total         5710                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     14316545                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     14316545                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::401050         2502                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::401088       130620                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::401058     11229242                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::40107c      2745870                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMissesPerPC::total     14108234                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     14318677                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher      1507201                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     15825878                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data         1201                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total         1201                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 859038414516                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 859038414516                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 859138271316                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher  87246676492                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 946384947808                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::cpu.data    110899200                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total    110899200                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.150004                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.150004                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.149852                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.165626                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 60003.193125                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 60003.193125                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 60001.232748                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 57886.556930                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 59799.838455                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::cpu.data 92339.050791                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 92339.050791                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements               15825899                       # number of replacements (Count)
system.cpu.dcache.prefetchFills               1501489                       # number of prefetch fills (Count)
system.cpu.dcache.prefetchHits                1500403                       # number of prefetch hits (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::cpu.data          192                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMisses::total          192                       # number of CleanSharedReq MSHR misses (Count)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::cpu.data       388000                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissLatency::total       388000                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu.dcache.CleanSharedReq.mshrMissRate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::cpu.data  2020.833333                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.CleanSharedReq.avgMshrMissLatency::total  2020.833333                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher      1507201                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total      1507201                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher  87246676492                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total  87246676492                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 57886.556930                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 57886.556930                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.hits::cpu.data        86624                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total        86624                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPf::cpu.data            1                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPf::total            1                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::cpu.data        67119                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hitsAtPfAlloc::total        67119                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data         1672                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total         1672                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data     81002800                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total     81002800                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data        88296                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total        88296                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.018936                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.018936                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 48446.650718                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 48446.650718                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data         1629                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total         1629                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHitsAtPf::8            2                       # number of LoadLockedReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.LoadLockedReq.mshrHitsAtPf::total            2                       # number of LoadLockedReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data           43                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total           43                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data      1786800                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total      1786800                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.000487                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.000487                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 41553.488372                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 41553.488372                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     46017439                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        46017439                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401050      1277530                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401088      2049732                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401058      1571053                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::401064      1571273                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsPerPC::40107c      1704153                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::cpu.data      1473916                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPf::total      1473916                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfPerPC::401050       157499                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfPerPC::401058      1268160                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::cpu.data      7470984                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAlloc::total      7470984                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401050      1260019                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401088      1269981                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401058      1269976                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::401064      1269976                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hitsAtPfAllocPerPC::40107c      1269974                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     45239788                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      45239788                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401050         2503                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401088     11382002                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401058     11230015                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::401064     11229798                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missesPerPC::40107c     10855999                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 2774328334000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 2774328334000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     91257227                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     91257227                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401050      1280033                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401088     13431734                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401058     12801068                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::401064     12801071                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accessesPerPC::40107c     12560152                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.495739                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.495739                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 61324.963194                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 61324.963194                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     30936642                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     30936642                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401050            1                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401088     11251382                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401058          773                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::401064     11229798                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsPerPC::40107c      8110129                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::8         1787                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrHitsAtPf::total         1787                       # number of ReadReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     14303146                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     14303146                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::401050         2502                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::401088       130620                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::401058     11229242                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissesPerPC::40107c      2745870                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::cpu.data          782                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total          782                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 858477918400                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 858477918400                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::cpu.data    110899200                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total    110899200                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.156734                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.156734                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 60020.216420                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 60020.216420                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::cpu.data 141814.833760                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 141814.833760                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.hits::cpu.data        86381                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hits::total        86381                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::cpu.data        67108                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.hitsAtPfAlloc::total        67108                       # number of SoftPFExReq hits (Count)
system.cpu.dcache.SoftPFExReq.misses::cpu.data         1638                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.misses::total         1638                       # number of SoftPFExReq misses (Count)
system.cpu.dcache.SoftPFExReq.accesses::cpu.data        88019                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.accesses::total        88019                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFExReq.missRate::cpu.data     0.018610                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.missRate::total     0.018610                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMisses::cpu.data         1558                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMisses::total         1558                       # number of SoftPFExReq MSHR misses (Count)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::cpu.data     74461200                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissLatency::total     74461200                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFExReq.mshrMissRate::cpu.data     0.017701                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.mshrMissRate::total     0.017701                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::cpu.data 47792.811297                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFExReq.avgMshrMissLatency::total 47792.811297                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data        22243                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total         22243                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPf::cpu.data           21                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPf::total           21                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPfAlloc::cpu.data        15997                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hitsAtPfAlloc::total        15997                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data          844                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total          844                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        23087                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        23087                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.036557                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.036557                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data          574                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total          574                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data     25395600                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total     25395600                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.024862                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.024862                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 44243.205575                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 44243.205575                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data        86995                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total        86995                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::cpu.data        67116                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hitsAtPfAlloc::total        67116                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.misses::cpu.data            1                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.misses::total            1                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.missLatency::cpu.data        29600                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.missLatency::total        29600                       # number of StoreCondReq miss ticks (Tick)
system.cpu.dcache.StoreCondReq.accesses::cpu.data        86996                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total        86996                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.missRate::cpu.data     0.000011                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.missRate::total     0.000011                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMissLatency::cpu.data        29600                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMissLatency::total        29600                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.mshrMisses::cpu.data            1                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMisses::total            1                       # number of StoreCondReq MSHR misses (Count)
system.cpu.dcache.StoreCondReq.mshrMissLatency::cpu.data        28000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissLatency::total        28000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu.dcache.StoreCondReq.mshrMissRate::cpu.data     0.000011                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.mshrMissRate::total     0.000011                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::cpu.data        28000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.avgMshrMissLatency::total        28000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           37                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              37                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             3                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       189600                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       189600                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           40                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           40                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.075000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.075000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        63200                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        63200                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            3                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       184800                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       184800                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.075000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.075000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        61600                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        61600                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.hits::cpu.data           44                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hits::total           44                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hitsAtPfAlloc::cpu.data            5                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.hitsAtPfAlloc::total            5                       # number of WriteLineReq hits (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data         2093                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total         2093                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data     61154301                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total     61154301                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data         2137                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total         2137                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data     0.979410                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total     0.979410                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 29218.490683                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 29218.490683                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrHits::cpu.data           42                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHits::total           42                       # number of WriteLineReq MSHR hits (Count)
system.cpu.dcache.WriteLineReq.mshrHitsAtPf::8           40                       # number of WriteLineReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteLineReq.mshrHitsAtPf::total           40                       # number of WriteLineReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data         2051                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total         2051                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data     55889901                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total     55889901                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data     0.959757                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total     0.959757                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 27250.073623                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 27250.073623                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      4141509                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4141509                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsPerPC::401088            2                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::cpu.data        26465                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPf::total        26465                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::cpu.data       626159                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hitsAtPfAlloc::total       626159                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        39969                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        39969                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1740083014                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1740083014                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4181478                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4181478                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accessesPerPC::401088            2                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.009559                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.009559                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 43535.815607                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 43535.815607                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        28621                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        28621                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::8         3883                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrHitsAtPf::total         3883                       # number of WriteReq MSHR hits at pfMSHR (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        11348                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        11348                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data          419                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total          419                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    504606215                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    504606215                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002714                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002714                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 44466.532869                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 44466.532869                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses     14316545                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::401050         2502                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::401088       130620                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::401058     11229242                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::40107c      2745870                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrMissesPerPC::total     14108234                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.demandMshrHitsAtPf         5710                       # demands hit in mshr allocated by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued         4968425                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::401050      1259591                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::401088      2692458                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfIssuedPerPfPC::total      3952049                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused            1083                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::401050            3                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::401088           31                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUnusedPerPfPC::total           34                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful         1500403                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::401050       157499                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::401088      1268160                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulPerPfPC::total      1425659                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.pf_cosumed      0.095249                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::401050     0.984363                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::401088     0.906621                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::401058            0                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::40107c            0                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_cosumed_perPfPC::total     0.091779                       # pf_cosumed of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective     0.999278                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::401050     0.999981                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::401088     0.999976                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_effective_perPfPC::total     0.999976                       # pf_effective of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely       0.996209                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::401050            1                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::401088            1                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.pf_timely_perPfPC::total            1                       # pf_timely of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache     0.995490                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::401050     0.999981                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::401088     0.999976                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_cache_perPfPC::total     0.999976                       # accuracy_cache of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher     0.999781                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::401050     0.999998                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::401088     0.999988                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.accuracy_prefetcher_perPfPC::total     0.999991                       # accuracy_prefetcher of the prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache      3222889                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::401050      1102027                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::401088      1423927                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInCachePerPfPC::total      2525954                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR       238334                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::401050           62                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::401088          339                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInMSHRPerPfPC::total          401                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              1                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfHitInWBPerPfPC::401088            1                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfHitInWBPerPfPC::total            1                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate           3461224                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::401050      1102089                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::401088      1424267                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLatePerPfPC::total      2526356                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRate      0.696644                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRatePerPfPC::401050     0.874958                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfLateRatePerPfPC::401088     0.528984                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified      2331794                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand        23190                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage         41749                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage         3595                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.pfTransFailed        27534                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::401050        27523                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::401088           11                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.pfTransFailedPerPfPC::total        27534                       # number of pfq empty and translation not avaliable immediately when there is a chance for prefetch (Count)
system.cpu.dcache.prefetcher.dmp_pfIdentified      2720031                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.dmp_dataFill     64876452                       # number of DMP prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             71264839                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           15826411                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               4.502906                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   453.548488                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher    58.451512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.885837                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.114163                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022           38                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          474                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          108                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          302                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           64                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.074219                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.925781                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          807428787                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         807428787                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 34397375                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles            1766528673                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  56652652                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              42138871                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                1989090                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             20351191                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 11640                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              275906394                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                642231                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            2012521                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      345856716                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    72463439                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           26095697                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    1897507065                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 4001272                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                      42325                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles               114266                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         21136                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles         2055                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         6657                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 100923784                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  4812                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      434                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1901706661                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.184625                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             0.643188                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               1727980928     90.86%     90.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 69193353      3.64%     94.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 31688659      1.67%     96.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 72843721      3.83%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1901706661                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.038089                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.181794                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst      100909517                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         100909517                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     100909517                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        100909517                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        14213                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           14213                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        14213                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          14213                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    627298271                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    627298271                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    627298271                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    627298271                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    100923730                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     100923730                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    100923730                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    100923730                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000141                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000141                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000141                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000141                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 44135.528812                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 44135.528812                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 44135.528812                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 44135.528812                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs       188566                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets           54                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         2357                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      80.002546                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets           54                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        12333                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             12333                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         1881                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1881                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1881                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1881                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        12332                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        12332                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        12332                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        12332                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    551466300                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    551466300                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    551466300                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    551466300                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000122                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000122                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000122                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000122                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 44718.318197                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 44718.318197                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 44718.318197                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 44718.318197                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  12333                       # number of replacements (Count)
system.cpu.icache.prefetchFills                     0                       # number of prefetch fills (Count)
system.cpu.icache.prefetchHits                      0                       # number of prefetch hits (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    100909517                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       100909517                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        14213                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         14213                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    627298271                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    627298271                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    100923730                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    100923730                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000141                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000141                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 44135.528812                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 44135.528812                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1881                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1881                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        12332                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        12332                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    551466300                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    551466300                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000122                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000122                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 44718.318197                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 44718.318197                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            132985651                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              12845                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           10353.106345                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          164                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          308                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           37                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          807402173                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         807402173                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   1989090                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                  100299678                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                621943565                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              268563440                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                    0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                106344364                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4499953                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                100750                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                   7137681                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                608012333                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            799                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        1594898                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       393611                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1988509                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                222860499                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               222831963                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 164481065                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 349672651                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.117128                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.470386                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      150198                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                23833710                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   33                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 799                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 228718                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                12832                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   3900                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           82400802                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             86.273932                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            75.121787                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               38200517     46.36%     46.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 9554      0.01%     46.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 3570      0.00%     46.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               333554      0.40%     46.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  351      0.00%     46.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   81      0.00%     46.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  381      0.00%     46.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  583      0.00%     46.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  104      0.00%     46.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  125      0.00%     46.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                410      0.00%     46.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               2147      0.00%     46.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                824      0.00%     46.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               2011      0.00%     46.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             250403      0.30%     47.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159           37734858     45.79%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169            5789645      7.03%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              70334      0.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                730      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 35      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 11      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              525      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                3                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1197                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             82400802                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          5                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                   27570                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                        540                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                  94313009                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                 2251672                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                  4365693                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                    296                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                        462                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                       174                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries               22961                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses              96564681                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses              4365989                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                      98678702                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                     2251968                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                 100930670                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks               2224391                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.walksLongDescriptor      2224391                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level1            9                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           12                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3          434                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.dtb_walker.squashedBefore       943425                       # Table walks squashed before starting (Count)
system.cpu.mmu.dtb_walker.walkWaitTime::samples      1280966                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::mean     1.871400                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::stdev   371.897297                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::0-16383      1280930    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::16384-32767           10      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::32768-49151            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::49152-65535           15      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::65536-81919            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::163840-180223            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::180224-196607            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkWaitTime::total      1280966                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::samples          701                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::mean 36708.131241                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::gmean 18898.951165                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::stdev 41643.455388                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::0-16383          381     54.35%     54.35% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::16384-32767           42      5.99%     60.34% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::32768-49151           23      3.28%     63.62% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::49152-65535          159     22.68%     86.31% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::65536-81919           41      5.85%     92.15% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::81920-98303            1      0.14%     92.30% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::98304-114687            3      0.43%     92.72% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::114688-131071           13      1.85%     94.58% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::131072-147455           20      2.85%     97.43% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::163840-180223            7      1.00%     98.43% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::180224-196607            8      1.14%     99.57% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::229376-245759            3      0.43%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.walkServiceTime::total          701                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::samples 756683928704                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::mean     0.295559                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::stdev     0.456368                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::0 533048877600     70.45%     70.45% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::1 223631642304     29.55%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::2       917600      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::3      1311200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::4       419200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::5       300400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::6        95200      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::7        84400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::8        24400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::9       140000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::10         2400      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::11       103600      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::12         6000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::13         2800      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::14         1600      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pendingWalks::total 756683928704                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.dtb_walker.pageSizes::4KiB          434     95.38%     95.38% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::2MiB           12      2.64%     98.02% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::1GiB            9      1.98%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.pageSizes::total          455                       # Table walker page sizes translated (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data      2224391                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total      2224391                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data          455                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total          455                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total      2224846                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                 100924133                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                    1984                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                       1615                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                       174                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                 328                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses             100926117                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                     100924133                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                        1984                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                 100926117                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                  1597                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.walksLongDescriptor         1591                       # Table walker walks initiated with long descriptors (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           10                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         1218                       # Level at which table walker walks with long descriptors terminate (Count)
system.cpu.mmu.itb_walker.squashedBefore          112                       # Table walks squashed before starting (Count)
system.cpu.mmu.itb_walker.walkWaitTime::samples         1485                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::mean   956.767677                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::stdev  6303.671142                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::0-4095         1432     96.43%     96.43% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::4096-8191           19      1.28%     97.71% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::8192-12287           10      0.67%     98.38% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::12288-16383            4      0.27%     98.65% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::32768-36863            1      0.07%     98.72% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::36864-40959            2      0.13%     98.86% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::40960-45055            3      0.20%     99.06% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::49152-53247            2      0.13%     99.19% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::53248-57343            3      0.20%     99.39% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::57344-61439            5      0.34%     99.73% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::61440-65535            4      0.27%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkWaitTime::total         1485                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::samples         1334                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::mean 24245.877061                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::gmean 14781.186619                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::stdev 27544.236157                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::0-16383          956     71.66%     71.66% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::16384-32767           34      2.55%     74.21% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::32768-49151           10      0.75%     74.96% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::49152-65535          276     20.69%     95.65% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::65536-81919           30      2.25%     97.90% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::81920-98303            4      0.30%     98.20% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::98304-114687            6      0.45%     98.65% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::114688-131071            5      0.37%     99.03% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::131072-147455            5      0.37%     99.40% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::163840-180223            7      0.52%     99.93% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::180224-196607            1      0.07%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.walkServiceTime::total         1334                       # Table walker service (enqueue to completion) latency (Tick)
system.cpu.mmu.itb_walker.pendingWalks::samples   -859437488                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::mean    -1.382843                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::0  -2047287792    238.21%    238.21% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::1   1187337504   -138.15%    100.06% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::2       408800     -0.05%    100.01% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::3       104000     -0.01%    100.00% # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pendingWalks::total   -859437488                       # Table walker pending requests distribution (Tick)
system.cpu.mmu.itb_walker.pageSizes::4KiB         1218     99.19%     99.19% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::2MiB           10      0.81%    100.00% # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.pageSizes::total         1228                       # Table walker page sizes translated (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst         1591                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total         1591                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst         1228                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total         1228                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total         2819                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.partialHits             2064                       # partial translation hits (Count)
system.cpu.mmu.l2_shared.instHits                1723                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses               261                       # Inst misses (Count)
system.cpu.mmu.l2_shared.readHits                 535                       # Read hits (Count)
system.cpu.mmu.l2_shared.readMisses           2251137                       # Read misses (Count)
system.cpu.mmu.l2_shared.writeHits                200                       # Write hits (Count)
system.cpu.mmu.l2_shared.writeMisses               96                       # Write misses (Count)
system.cpu.mmu.l2_shared.inserts                 1784                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                 174                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries          1991                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.readAccesses         2251672                       # Read accesses (Count)
system.cpu.mmu.l2_shared.writeAccesses            296                       # Write accesses (Count)
system.cpu.mmu.l2_shared.instAccesses            1984                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                    2458                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses               2251494                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses             2253952                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1392278822800                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                1989090                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 54207141                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles              1370994696                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       13916058                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  72589189                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             388010487                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              270159790                       # Number of instructions processed by rename (Count)
system.cpu.rename.squashedInsts               1357225                       # Number of squashed instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents              58878311                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents              280506728                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents              353819775                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 502791                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             132                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           368988621                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   502022958                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                341637473                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                     1103                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps             288927824                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 80060800                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                 1011875                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              101037                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  88526588                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       2158350729                       # The number of ROB reads (Count)
system.cpu.rob.writes                       542286596                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                207968238                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  212803871                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       400                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   402                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  402                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                  229                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                 229                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          402                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio          860                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total         1262                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     1262                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          804                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio          860                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total         1664                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                      1664                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer12.occupancy              795800                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy               209600                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             1033000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.prefetchFills                        0                       # number of prefetch fills (Count)
system.iocache.prefetchHits                         0                       # number of prefetch hits (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                      16                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                      16                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                    16                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide                1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::4              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb_walker      2560792                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.mmu.itb_walker         1157                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                   3571                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 119210                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.dcache.prefetcher        45369                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   2730099                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::401050                   3                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::401088               12051                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::401058               83288                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::40107c               23429                       # number of demand (read+write) hits (Count)
system.l2.demandHitsPerPC::total               118771                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb_walker      2560792                       # number of overall hits (Count)
system.l2.overallHits::cpu.mmu.itb_walker         1157                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                  3571                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                119210                       # number of overall hits (Count)
system.l2.overallHits::cpu.dcache.prefetcher        45369                       # number of overall hits (Count)
system.l2.overallHits::total                  2730099                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb_walker          220                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb_walker          330                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 8761                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             14196996                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.dcache.prefetcher      1461832                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                15668139                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::401050            160002                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::401088           1386760                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::401058          11145954                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::40107c           2722441                       # number of demand (read+write) misses (Count)
system.l2.demandMissesPerPC::total           15415157                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb_walker          220                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb_walker          330                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                8761                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            14196996                       # number of overall misses (Count)
system.l2.overallMisses::cpu.dcache.prefetcher      1461832                       # number of overall misses (Count)
system.l2.overallMisses::total               15668139                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb_walker     13066207                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb_walker     19559292                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       509414800                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    829382232400                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.dcache.prefetcher  86082556966                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       916006829665                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb_walker     13066207                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb_walker     19559292                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      509414800                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   829382232400                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.dcache.prefetcher  86082556966                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      916006829665                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb_walker      2561012                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb_walker         1487                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst              12332                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           14316206                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.dcache.prefetcher      1507201                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              18398238                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::401050          160005                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::401088         1398811                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::401058        11229242                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::40107c         2745870                       # number of demand (read+write) accesses (Count)
system.l2.demandAccessesPerPC::total         15533928                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb_walker      2561012                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb_walker         1487                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             12332                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          14316206                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.dcache.prefetcher      1507201                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             18398238                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb_walker     0.000086                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb_walker     0.221923                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.710428                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.991673                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.dcache.prefetcher     0.969899                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.851611                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::401050        0.999981                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::401088        0.991385                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::401058        0.992583                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRatePerPC::40107c        0.991468                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb_walker     0.000086                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb_walker     0.221923                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.710428                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.991673                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.dcache.prefetcher     0.969899                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.851611                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb_walker 59391.850000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb_walker 59270.581818                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 58145.736788                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 58419.558081                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.dcache.prefetcher 58886.764667                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    58463.026762                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb_walker 59391.850000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb_walker 59270.581818                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 58145.736788                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 58419.558081                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.dcache.prefetcher 58886.764667                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   58463.026762                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                63928                       # number of writebacks (Count)
system.l2.writebacks::total                     63928                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.itb_walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.inst                  3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     5                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb_walker            2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    5                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb_walker          220                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb_walker          328                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             8758                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         14196996                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.dcache.prefetcher      1461832                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            15668134                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::401050        160002                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::401088       1386760                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::401058      11145954                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::40107c       2722441                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMissesPerPC::total       15415157                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb_walker          220                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb_walker          328                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            8758                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        14196996                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.dcache.prefetcher      1461832                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           15668134                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data         1201                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total          1201                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb_walker     11197807                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb_walker     16674093                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    435003201                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 708711661600                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.dcache.prefetcher  73658631387                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   782833168088                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb_walker     11197807                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb_walker     16674093                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    435003201                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 708711661600                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.dcache.prefetcher  73658631387                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  782833168088                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrUncacheableLatency::cpu.data    101758000                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.overallMshrUncacheableLatency::total    101758000                       # number of overall MSHR uncacheable ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb_walker     0.000086                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb_walker     0.220578                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.710185                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.991673                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.dcache.prefetcher     0.969899                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.851611                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb_walker     0.000086                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb_walker     0.220578                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.710185                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.991673                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.dcache.prefetcher     0.969899                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.851611                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb_walker 50899.122727                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb_walker 50835.649390                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 49669.239667                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 49919.832449                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.dcache.prefetcher 50387.890939                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 49963.395008                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb_walker 50899.122727                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb_walker 50835.649390                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 49669.239667                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 49919.832449                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.dcache.prefetcher 50387.890939                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 49963.395008                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::cpu.data 84727.726894                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.overallAvgMshrUncacheableLatency::total 84727.726894                       # average overall mshr uncacheable latency ((Tick/Count))
system.l2.replacements                       15918412                       # number of replacements (Count)
system.l2.prefetchFills                             0                       # number of prefetch fills (Count)
system.l2.prefetchHits                              0                       # number of prefetch hits (Count)
system.l2.InvalidateReq.hits::cpu.data            254                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               254                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data         2238                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total            2238                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data         2492                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total          2492                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.898074                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.898074                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data         2238                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total         2238                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data     39907000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     39907000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.898074                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.898074                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 17831.546023                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 17831.546023                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst            3571                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               3571                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          8761                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             8761                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    509414800                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    509414800                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        12332                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          12332                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.710428                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.710428                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 58145.736788                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 58145.736788                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            3                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              3                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst         8758                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         8758                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    435003201                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    435003201                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.710185                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.710185                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 49669.239667                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 49669.239667                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               3869                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  3869                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             8577                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                8577                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    505505600                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      505505600                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          12446                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             12446                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.689137                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.689137                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 58937.344060                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 58937.344060                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         8577                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            8577                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    432857800                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    432857800                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.689137                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.689137                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 50467.272939                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 50467.272939                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.hits::cpu.mmu.dtb_walker      2560792                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::cpu.mmu.itb_walker         1157                       # number of ReadReq hits (Count)
system.l2.ReadReq.hits::total                 2561949                       # number of ReadReq hits (Count)
system.l2.ReadReq.misses::cpu.mmu.dtb_walker          220                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::cpu.mmu.itb_walker          330                       # number of ReadReq misses (Count)
system.l2.ReadReq.misses::total                   550                       # number of ReadReq misses (Count)
system.l2.ReadReq.missLatency::cpu.mmu.dtb_walker     13066207                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::cpu.mmu.itb_walker     19559292                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.missLatency::total         32625499                       # number of ReadReq miss ticks (Tick)
system.l2.ReadReq.accesses::cpu.mmu.dtb_walker      2561012                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::cpu.mmu.itb_walker         1487                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.accesses::total             2562499                       # number of ReadReq accesses(hits+misses) (Count)
system.l2.ReadReq.missRate::cpu.mmu.dtb_walker     0.000086                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::cpu.mmu.itb_walker     0.221923                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.missRate::total            0.000215                       # miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMissLatency::cpu.mmu.dtb_walker 59391.850000                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::cpu.mmu.itb_walker 59270.581818                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.avgMissLatency::total  59319.089091                       # average ReadReq miss latency ((Tick/Count))
system.l2.ReadReq.mshrHits::cpu.mmu.itb_walker            2                       # number of ReadReq MSHR hits (Count)
system.l2.ReadReq.mshrHits::total                   2                       # number of ReadReq MSHR hits (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.dtb_walker          220                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::cpu.mmu.itb_walker          328                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrMisses::total               548                       # number of ReadReq MSHR misses (Count)
system.l2.ReadReq.mshrUncacheable::cpu.data          782                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrUncacheable::total          782                       # number of ReadReq MSHR uncacheable (Count)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.dtb_walker     11197807                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::cpu.mmu.itb_walker     16674093                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrMissLatency::total     27871900                       # number of ReadReq MSHR miss ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::cpu.data    101758000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrUncacheableLatency::total    101758000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l2.ReadReq.mshrMissRate::cpu.mmu.dtb_walker     0.000086                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::cpu.mmu.itb_walker     0.220578                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.mshrMissRate::total        0.000214                       # mshr miss rate for ReadReq accesses (Ratio)
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.dtb_walker 50899.122727                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::cpu.mmu.itb_walker 50835.649390                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrMissLatency::total 50861.131387                       # average ReadReq mshr miss latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::cpu.data 130125.319693                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadReq.avgMshrUncacheableLatency::total 130125.319693                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         115341                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.dcache.prefetcher        45369                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            160710                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::401050            3                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::401088        12051                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::401058        83288                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hitsPerPC::40107c        23429                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data     14188419                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.dcache.prefetcher      1461832                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total        15650251                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::401050       160002                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::401088      1386760                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::401058     11145954                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missesPerPC::40107c      2722441                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 828876726800                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.dcache.prefetcher  86082556966                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 914959283766                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data     14303760                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.dcache.prefetcher      1507201                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      15810961                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::401050       160005                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::401088      1398811                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::401058     11229242                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accessesPerPC::40107c      2745870                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.991936                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.969899                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.989836                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 58419.245076                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 58886.764667                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 58462.914350                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data     14188419                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher      1461832                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total     15650251                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::401050       160002                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::401088      1386760                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::401058     11145954                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissesPerPC::40107c      2722441                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 708278803800                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher  73658631387                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 781937435187                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.991936                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.969899                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.989836                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 49919.501517                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 50387.890939                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 49963.252039                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.SCUpgradeReq.misses::cpu.data             1                       # number of SCUpgradeReq misses (Count)
system.l2.SCUpgradeReq.misses::total                1                       # number of SCUpgradeReq misses (Count)
system.l2.SCUpgradeReq.missLatency::cpu.data        26000                       # number of SCUpgradeReq miss ticks (Tick)
system.l2.SCUpgradeReq.missLatency::total        26000                       # number of SCUpgradeReq miss ticks (Tick)
system.l2.SCUpgradeReq.accesses::cpu.data            1                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l2.SCUpgradeReq.accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l2.SCUpgradeReq.missRate::cpu.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l2.SCUpgradeReq.missRate::total              1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.l2.SCUpgradeReq.avgMissLatency::cpu.data        26000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.l2.SCUpgradeReq.avgMissLatency::total        26000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.l2.SCUpgradeReq.mshrMisses::cpu.data            1                       # number of SCUpgradeReq MSHR misses (Count)
system.l2.SCUpgradeReq.mshrMisses::total            1                       # number of SCUpgradeReq MSHR misses (Count)
system.l2.SCUpgradeReq.mshrMissLatency::cpu.data        17600                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.l2.SCUpgradeReq.mshrMissLatency::total        17600                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.l2.SCUpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.l2.SCUpgradeReq.avgMshrMissLatency::cpu.data        17600                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.l2.SCUpgradeReq.avgMshrMissLatency::total        17600                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                18                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   18                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data              10                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 10                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data        26800                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         26800                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data            28                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               28                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.357143                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.357143                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data         2680                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total         2680                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data           10                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             10                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data       177200                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       177200                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.357143                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.357143                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data        17720                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        17720                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data          419                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total          419                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks     15729401                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total         15729401                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks     15729401                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total     15729401                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       108625                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           108625                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       108625                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       108625                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.989504                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     34251004                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   15922762                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.151072                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      34.863565                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.dtb_walker     2.013396                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.mmu.itb_walker     0.219057                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         3.208634                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3638.761671                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.dcache.prefetcher   416.923180                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.008512                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.dtb_walker     0.000492                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.itb_walker     0.000053                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000783                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.888370                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.dcache.prefetcher     0.101788                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1022            397                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1023             56                       # Occupied blocks per task id (Count)
system.l2.tags.occupanciesTaskId::1024           3643                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1022::0                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::1                  105                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::2                  289                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1022::3                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::1                    5                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1023::2                   51                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::0                  187                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1210                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2241                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                    5                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1022         0.096924                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1023         0.013672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.ratioOccsTaskId::1024         0.889404                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  152873806                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 152873806                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.mmu.dtb_walker        14080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.mmu.itb_walker        20992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.inst           560576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data        908607744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.dcache.prefetcher     93557248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total          1002760640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       560576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          560576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks      4091392                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total          4091392                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.mmu.dtb_walker          220                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.mmu.itb_walker          328                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.inst              8759                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data          14196996                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.dcache.prefetcher      1461832                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total             15668135                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks          63928                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total               63928                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.mmu.dtb_walker        18502                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.mmu.itb_walker        27585                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.inst              736643                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data          1193984730                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.dcache.prefetcher    122941859                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total             1317709320                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst          736643                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total             736643                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks          5376423                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               5376423                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks          5376423                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.dtb_walker        18502                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.mmu.itb_walker        27585                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst             736643                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data         1193984730                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.dcache.prefetcher    122941859                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total            1323085743                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                  782                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            15660340                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                 419                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                419                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         63928                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          15606848                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                10                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq               1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               8577                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              8577                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       15659558                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           2238                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.bridge.cpu_side_port         1262                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.realview.gic.pio         1140                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     47009295                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     47011697                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                47011697                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.bridge.cpu_side_port         1664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.realview.gic.pio         2280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port   1006852032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total   1006855976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total               1006855976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           18855627                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 18855627    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             18855627                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             1051600                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy             918000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy        47833383146                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        78342658000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       34526215                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     15671987                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadReq             2563639                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp           18386933                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                419                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp               419                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       172553                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean     15729607                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         15854484                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq               28                       # Transaction distribution (Count)
system.tol2bus.transDist::SCUpgradeReq              1                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp              29                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             12446                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            12446                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          12332                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      15810961                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanSharedReq          192                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq          2492                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp         2492                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        36998                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     47480349                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port         3079                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port      5122277                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               52642703                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1578624                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   2025559528                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.itb_walker.port::system.l2.cpu_side_port        11896                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.mmu.dtb_walker.port::system.l2.cpu_side_port     20488096                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              2047638144                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        15918770                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   4094256                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          34320922                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.007233                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.084744                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                34072688     99.28%     99.28% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  248222      0.72%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      12      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            34320922                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2075372508800                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        27923354442                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          14802792                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       18990056774                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy           1276893                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy        2049016224                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      31677076                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     15838653                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          206                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          247636                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       247624                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
