

================================================================
== Vitis HLS Report for 'read_markers_1_Pipeline_VITIS_LOOP_1115_3'
================================================================
* Date:           Tue Jun 18 12:24:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.784 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     4082|  10.000 ns|  20.410 us|    2|  4082|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_1115_3  |        0|     4080|         1|          1|          1|  0 ~ 4080|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%inc_i16_i98 = alloca i32 1"   --->   Operation 5 'alloca' 'inc_i16_i98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_xhtbl_huffval_2_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %p_xhtbl_huffval_2"   --->   Operation 6 'read' 'p_xhtbl_huffval_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%count_reload_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %count_reload"   --->   Operation 7 'read' 'count_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln1104_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln1104"   --->   Operation 8 'read' 'add_ln1104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 %add_ln1104_read, i8 %inc_i16_i98"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln1077 = store i12 0, i12 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 10 'store' 'store_ln1077' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc26.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i12 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.99ns)   --->   "%icmp_ln1115 = icmp_eq  i12 %i_1, i12 %count_reload_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1115->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 13 'icmp' 'icmp_ln1115' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 4080, i64 0"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.99ns)   --->   "%add_ln1115 = add i12 %i_1, i12 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1115->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 15 'add' 'add_ln1115' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln1115 = br i1 %icmp_ln1115, void %for.inc26.i.split, void %for.end28.i.loopexit.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1115->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 16 'br' 'br_ln1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%inc_i16_i98_load = load i8 %inc_i16_i98" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 17 'load' 'inc_i16_i98_load' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln1077 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 18 'specpipeline' 'specpipeline_ln1077' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln1115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1115->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 19 'specloopname' 'specloopname_ln1115' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.87ns)   --->   "%add_ln878 = add i8 %inc_i16_i98_load, i8 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 20 'add' 'add_ln878' <Predicate = (!icmp_ln1115)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i12 %i_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 21 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln1116, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 22 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%add_ln1116 = add i13 %shl_ln6, i13 %p_xhtbl_huffval_2_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 23 'add' 'add_ln1116' <Predicate = (!icmp_ln1115)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1116, i32 2, i32 12" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 24 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i11 %lshr_ln1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 25 'zext' 'zext_ln1116' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_jinfo_ac_xhuff_tbl_huffval_addr = getelementptr i8 %p_jinfo_ac_xhuff_tbl_huffval, i64 0, i64 %zext_ln1116" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 26 'getelementptr' 'p_jinfo_ac_xhuff_tbl_huffval_addr' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln1116 = store i8 %inc_i16_i98_load, i11 %p_jinfo_ac_xhuff_tbl_huffval_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 27 'store' 'store_ln1116' <Predicate = (!icmp_ln1115)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1154> <RAM>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln878 = store i8 %add_ln878, i8 %inc_i16_i98" [benchmarks/chstone/jpeg/src/jpeg_decode.c:878->benchmarks/chstone/jpeg/src/jpeg_decode.c:1116->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 28 'store' 'store_ln878' <Predicate = (!icmp_ln1115)> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln1077 = store i12 %add_ln1115, i12 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1077->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 29 'store' 'store_ln1077' <Predicate = (!icmp_ln1115)> <Delay = 0.46>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln1115 = br void %for.inc26.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:1115->benchmarks/chstone/jpeg/src/jpeg_decode.c:1191]   --->   Operation 30 'br' 'br_ln1115' <Predicate = (!icmp_ln1115)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln1115)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln1104]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_xhtbl_huffval_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_jinfo_ac_xhuff_tbl_huffval]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                 (alloca           ) [ 01]
inc_i16_i98                       (alloca           ) [ 01]
p_xhtbl_huffval_2_read            (read             ) [ 00]
count_reload_read                 (read             ) [ 00]
add_ln1104_read                   (read             ) [ 00]
store_ln0                         (store            ) [ 00]
store_ln1077                      (store            ) [ 00]
br_ln0                            (br               ) [ 00]
i_1                               (load             ) [ 00]
icmp_ln1115                       (icmp             ) [ 01]
speclooptripcount_ln0             (speclooptripcount) [ 00]
add_ln1115                        (add              ) [ 00]
br_ln1115                         (br               ) [ 00]
inc_i16_i98_load                  (load             ) [ 00]
specpipeline_ln1077               (specpipeline     ) [ 00]
specloopname_ln1115               (specloopname     ) [ 00]
add_ln878                         (add              ) [ 00]
trunc_ln1116                      (trunc            ) [ 00]
shl_ln6                           (bitconcatenate   ) [ 00]
add_ln1116                        (add              ) [ 00]
lshr_ln1                          (partselect       ) [ 00]
zext_ln1116                       (zext             ) [ 00]
p_jinfo_ac_xhuff_tbl_huffval_addr (getelementptr    ) [ 00]
store_ln1116                      (store            ) [ 00]
store_ln878                       (store            ) [ 00]
store_ln1077                      (store            ) [ 00]
br_ln1115                         (br               ) [ 00]
ret_ln0                           (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln1104">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln1104"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="count_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_xhtbl_huffval_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_xhtbl_huffval_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_jinfo_ac_xhuff_tbl_huffval">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_ac_xhuff_tbl_huffval"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="inc_i16_i98_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inc_i16_i98/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_xhtbl_huffval_2_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="13" slack="0"/>
<pin id="60" dir="0" index="1" bw="13" slack="0"/>
<pin id="61" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_xhtbl_huffval_2_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="count_reload_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="12" slack="0"/>
<pin id="66" dir="0" index="1" bw="12" slack="0"/>
<pin id="67" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="count_reload_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="add_ln1104_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln1104_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_jinfo_ac_xhuff_tbl_huffval_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="11" slack="0"/>
<pin id="80" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_jinfo_ac_xhuff_tbl_huffval_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln1116_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="11" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="0"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1116/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln1077_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="12" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1077/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_1_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="12" slack="0"/>
<pin id="101" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln1115_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="0"/>
<pin id="104" dir="0" index="1" bw="12" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1115/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln1115_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1115/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="inc_i16_i98_load_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inc_i16_i98_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_ln878_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln878/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln1116_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="shl_ln6_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="13" slack="0"/>
<pin id="130" dir="0" index="1" bw="11" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln1116_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="13" slack="0"/>
<pin id="138" dir="0" index="1" bw="13" slack="0"/>
<pin id="139" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="lshr_ln1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="0"/>
<pin id="144" dir="0" index="1" bw="13" slack="0"/>
<pin id="145" dir="0" index="2" bw="3" slack="0"/>
<pin id="146" dir="0" index="3" bw="5" slack="0"/>
<pin id="147" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln1116_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln878_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln878/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln1077_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="12" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1077/1 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="12" slack="0"/>
<pin id="169" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="174" class="1005" name="inc_i16_i98_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="inc_i16_i98 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="70" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="99" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="64" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="99" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="114" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="122"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="99" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="58" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="136" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="155"><net_src comp="142" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="161"><net_src comp="118" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="108" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="50" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="173"><net_src comp="167" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="177"><net_src comp="54" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="157" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_jinfo_ac_xhuff_tbl_huffval | {1 }
 - Input state : 
	Port: read_markers.1_Pipeline_VITIS_LOOP_1115_3 : add_ln1104 | {1 }
	Port: read_markers.1_Pipeline_VITIS_LOOP_1115_3 : count_reload | {1 }
	Port: read_markers.1_Pipeline_VITIS_LOOP_1115_3 : p_xhtbl_huffval_2 | {1 }
  - Chain level:
	State 1
		store_ln1077 : 1
		i_1 : 1
		icmp_ln1115 : 2
		add_ln1115 : 2
		br_ln1115 : 3
		inc_i16_i98_load : 1
		add_ln878 : 2
		trunc_ln1116 : 2
		shl_ln6 : 3
		add_ln1116 : 4
		lshr_ln1 : 5
		zext_ln1116 : 6
		p_jinfo_ac_xhuff_tbl_huffval_addr : 7
		store_ln1116 : 8
		store_ln878 : 3
		store_ln1077 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|          |         add_ln1115_fu_108         |    0    |    19   |
|    add   |          add_ln878_fu_118         |    0    |    15   |
|          |         add_ln1116_fu_136         |    0    |    20   |
|----------|-----------------------------------|---------|---------|
|   icmp   |         icmp_ln1115_fu_102        |    0    |    19   |
|----------|-----------------------------------|---------|---------|
|          | p_xhtbl_huffval_2_read_read_fu_58 |    0    |    0    |
|   read   |    count_reload_read_read_fu_64   |    0    |    0    |
|          |     add_ln1104_read_read_fu_70    |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |        trunc_ln1116_fu_124        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|bitconcatenate|           shl_ln6_fu_128          |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|          lshr_ln1_fu_142          |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |         zext_ln1116_fu_152        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    73   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_reg_167     |   12   |
|inc_i16_i98_reg_174|    8   |
+-------------------+--------+
|       Total       |   20   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   73   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   20   |    -   |
+-----------+--------+--------+
|   Total   |   20   |   73   |
+-----------+--------+--------+
