{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712594465796 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712594465797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  8 11:41:05 2024 " "Processing started: Mon Apr  8 11:41:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712594465797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712594465797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw6p3 -c hw6p3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw6p3 -c hw6p3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712594465797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712594466350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712594466350 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.sv(86) " "Verilog HDL information at spi.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "Components/spi.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/Components/spi.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712594474367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "active ACTIVE spi.sv(19) " "Verilog HDL Declaration information at spi.sv(19): object \"active\" differs only in case from object \"ACTIVE\" in the same scope" {  } { { "Components/spi.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/Components/spi.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1712594474368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "Components/spi.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/Components/spi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594474376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712594474376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/gsensor.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/gsensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gsensor " "Found entity 1: gsensor" {  } { { "Components/gsensor.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/Components/gsensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594474389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712594474389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adxl345_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adxl345_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADXL345_controller-ADXL345_controller_structural " "Found design unit 1: ADXL345_controller-ADXL345_controller_structural" {  } { { "Components/ADXL345_controller.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/Components/ADXL345_controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475689 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADXL345_controller " "Found entity 1: ADXL345_controller" {  } { { "Components/ADXL345_controller.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/Components/ADXL345_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712594475689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6p3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw6p3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw6p3-design " "Found design unit 1: hw6p3-design" {  } { { "hw6p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/hw6p3.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475691 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw6p3 " "Found entity 1: hw6p3" {  } { { "hw6p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/hw6p3.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712594475691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "ip/pll.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/ip/pll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475696 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/ip/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712594475696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttu.vhd 60 29 " "Found 60 design units, including 29 entities, in source file ttu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TTU " "Found design unit 1: TTU" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TTU-body " "Found design unit 2: TTU-body" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 EX_PACKAGE-A1 " "Found design unit 3: EX_PACKAGE-A1" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 my_INV-RTL " "Found design unit 4: my_INV-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 my_OR2-RTL " "Found design unit 5: my_OR2-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 152 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 my_OR3-RTL " "Found design unit 6: my_OR3-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 my_OR4-RTL " "Found design unit 7: my_OR4-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 my_AND2-RTL " "Found design unit 8: my_AND2-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 218 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 my_AND3-RTL " "Found design unit 9: my_AND3-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 239 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 my_AND4-RTL " "Found design unit 10: my_AND4-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 261 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 my_XOR2-RTL " "Found design unit 11: my_XOR2-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 284 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 my_XOR3-RTL " "Found design unit 12: my_XOR3-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 305 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 my_XOR4-RTL " "Found design unit 13: my_XOR4-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 327 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 my_NOR2-RTL " "Found design unit 14: my_NOR2-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 350 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 my_NOR3-RTL " "Found design unit 15: my_NOR3-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 371 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 my_NOR4-RTL " "Found design unit 16: my_NOR4-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 393 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 my_NAND2-RTL " "Found design unit 17: my_NAND2-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 416 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 my_NAND3-RTL " "Found design unit 18: my_NAND3-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 my_NAND4-RTL " "Found design unit 19: my_NAND4-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 459 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 my_XNOR2-RTL " "Found design unit 20: my_XNOR2-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 482 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 my_XNOR3-RTL " "Found design unit 21: my_XNOR3-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 503 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 my_XNOR4-RTL " "Found design unit 22: my_XNOR4-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 525 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 my_decoder_3to8-behavioral " "Found design unit 23: my_decoder_3to8-behavioral" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 546 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 my_mux_2to1-behavioral " "Found design unit 24: my_mux_2to1-behavioral" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 571 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 my_mux_4to1-behavioral " "Found design unit 25: my_mux_4to1-behavioral" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 595 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 my_SR_LATCH-RTL " "Found design unit 26: my_SR_LATCH-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 626 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 my_SRFF-RTL " "Found design unit 27: my_SRFF-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 646 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 my_DFF-RTL " "Found design unit 28: my_DFF-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 678 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 my_sevenSegment-RTL " "Found design unit 29: my_sevenSegment-RTL" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 702 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 my_UpDownCounter-arch_UpDown " "Found design unit 30: my_UpDownCounter-arch_UpDown" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 740 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 my_ripple_counter-arch_rtl " "Found design unit 31: my_ripple_counter-arch_rtl" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 788 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_PACKAGE " "Found entity 1: EX_PACKAGE" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_INV " "Found entity 2: my_INV" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_OR2 " "Found entity 3: my_OR2" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "4 my_OR3 " "Found entity 4: my_OR3" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "5 my_OR4 " "Found entity 5: my_OR4" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "6 my_AND2 " "Found entity 6: my_AND2" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "7 my_AND3 " "Found entity 7: my_AND3" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "8 my_AND4 " "Found entity 8: my_AND4" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "9 my_XOR2 " "Found entity 9: my_XOR2" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 277 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "10 my_XOR3 " "Found entity 10: my_XOR3" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "11 my_XOR4 " "Found entity 11: my_XOR4" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "12 my_NOR2 " "Found entity 12: my_NOR2" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "13 my_NOR3 " "Found entity 13: my_NOR3" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "14 my_NOR4 " "Found entity 14: my_NOR4" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "15 my_NAND2 " "Found entity 15: my_NAND2" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "16 my_NAND3 " "Found entity 16: my_NAND3" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "17 my_NAND4 " "Found entity 17: my_NAND4" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 450 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "18 my_XNOR2 " "Found entity 18: my_XNOR2" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "19 my_XNOR3 " "Found entity 19: my_XNOR3" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "20 my_XNOR4 " "Found entity 20: my_XNOR4" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "21 my_decoder_3to8 " "Found entity 21: my_decoder_3to8" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "22 my_mux_2to1 " "Found entity 22: my_mux_2to1" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "23 my_mux_4to1 " "Found entity 23: my_mux_4to1" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 589 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "24 my_SR_LATCH " "Found entity 24: my_SR_LATCH" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 619 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "25 my_SRFF " "Found entity 25: my_SRFF" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "26 my_DFF " "Found entity 26: my_DFF" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 670 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "27 my_sevenSegment " "Found entity 27: my_sevenSegment" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "28 my_UpDownCounter " "Found entity 28: my_UpDownCounter" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 730 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""} { "Info" "ISGN_ENTITY_NAME" "29 my_ripple_counter " "Found entity 29: my_ripple_counter" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594475699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712594475699 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw6p3 " "Elaborating entity \"hw6p3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712594475818 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_y hw6p3.vhd(50) " "Verilog HDL or VHDL warning at hw6p3.vhd(50): object \"data_y\" assigned a value but never read" {  } { { "hw6p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/hw6p3.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712594475837 "|hw6p3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_z hw6p3.vhd(50) " "Verilog HDL or VHDL warning at hw6p3.vhd(50): object \"data_z\" assigned a value but never read" {  } { { "hw6p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/hw6p3.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1712594475837 "|hw6p3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "hw6p3.vhd" "pll_inst" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/hw6p3.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712594475846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.vhd" "altpll_component" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/ip/pll.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712594476071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/ip/pll.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712594476088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000 " "Parameter \"clk0_divide_by\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 16777 " "Parameter \"clk0_multiply_by\" = \"16777\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712594476089 ""}  } { { "ip/pll.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/ip/pll.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712594476089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712594476174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712594476174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712594476175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADXL345_controller ADXL345_controller:U0 " "Elaborating entity \"ADXL345_controller\" for hierarchy \"ADXL345_controller:U0\"" {  } { { "hw6p3.vhd" "U0" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/hw6p3.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712594476204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsensor ADXL345_controller:U0\|gsensor:U0 " "Elaborating entity \"gsensor\" for hierarchy \"ADXL345_controller:U0\|gsensor:U0\"" {  } { { "Components/ADXL345_controller.vhd" "U0" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/Components/ADXL345_controller.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712594476219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gsensor.sv(28) " "Verilog HDL assignment warning at gsensor.sv(28): truncated value with size 32 to match size of target (20)" {  } { { "Components/gsensor.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/Components/gsensor.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712594476232 "|hw6p3|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 gsensor.sv(266) " "Verilog HDL assignment warning at gsensor.sv(266): truncated value with size 8 to match size of target (6)" {  } { { "Components/gsensor.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/Components/gsensor.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712594476232 "|hw6p3|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.opcode 0 gsensor.sv(84) " "Net \"spi_program.data_a.opcode\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Components/gsensor.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/Components/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712594476232 "|hw6p3|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.immediate 0 gsensor.sv(84) " "Net \"spi_program.data_a.immediate\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Components/gsensor.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/Components/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712594476233 "|hw6p3|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.waddr_a 0 gsensor.sv(84) " "Net \"spi_program.waddr_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Components/gsensor.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/Components/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712594476233 "|hw6p3|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.we_a 0 gsensor.sv(84) " "Net \"spi_program.we_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Components/gsensor.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/Components/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1712594476233 "|hw6p3|ADXL345_controller:U0|gsensor:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi ADXL345_controller:U0\|gsensor:U0\|spi:u0 " "Elaborating entity \"spi\" for hierarchy \"ADXL345_controller:U0\|gsensor:U0\|spi:u0\"" {  } { { "Components/gsensor.sv" "u0" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/Components/gsensor.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712594476233 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi.sv(47) " "Verilog HDL assignment warning at spi.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "Components/spi.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/Components/spi.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712594476246 "|hw6p3|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi.sv(156) " "Verilog HDL assignment warning at spi.sv(156): truncated value with size 32 to match size of target (3)" {  } { { "Components/spi.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/Components/spi.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712594476246 "|hw6p3|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 4 spi.sv(204) " "Verilog HDL assignment warning at spi.sv(204): truncated value with size 64 to match size of target (4)" {  } { { "Components/spi.sv" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/Components/spi.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712594476246 "|hw6p3|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "my_UpDownCounter my_UpDownCounter:U1 A:arch_updown " "Elaborating entity \"my_UpDownCounter\" using architecture \"A:arch_updown\" for hierarchy \"my_UpDownCounter:U1\"" {  } { { "hw6p3.vhd" "U1" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/hw6p3.vhd" 102 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712594476247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "my_sevenSegment my_sevenSegment:U2 A:rtl " "Elaborating entity \"my_sevenSegment\" using architecture \"A:rtl\" for hierarchy \"my_sevenSegment:U2\"" {  } { { "hw6p3.vhd" "U2" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/hw6p3.vhd" 104 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712594476267 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 44 C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/db/hw6p3.ram0_gsensor_889e66e.hdl.mif " "Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File \"C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/db/hw6p3.ram0_gsensor_889e66e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1712594476658 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ADXL345_controller:U0\|gsensor:U0\|spi_program " "RAM logic \"ADXL345_controller:U0\|gsensor:U0\|spi_program\" is uninferred because MIF is not supported for the selected family" {  } { { "Components/gsensor.sv" "spi_program" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/Components/gsensor.sv" 84 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1712594476672 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1712594476672 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "G_SENSOR_SDI " "Inserted always-enabled tri-state buffer between \"G_SENSOR_SDI\" and its non-tri-state driver." {  } { { "hw6p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/hw6p3.vhd" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1712594476957 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1712594476957 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "G_SENSOR_SDO " "bidirectional pin \"G_SENSOR_SDO\" has no driver" {  } { { "hw6p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/hw6p3.vhd" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1712594476957 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1712594476957 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "G_SENSOR_SDI~synth " "Node \"G_SENSOR_SDI~synth\"" {  } { { "hw6p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/hw6p3.vhd" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1712594477069 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712594477069 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "hw6p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/hw6p3.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712594477069 "|hw6p3|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "hw6p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/hw6p3.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712594477069 "|hw6p3|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "hw6p3.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/hw6p3.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712594477069 "|hw6p3|HEX0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712594477069 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712594477145 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "my_UpDownCounter:U1\|delay_ms\[31\] Low " "Register my_UpDownCounter:U1\|delay_ms\[31\] will power up to Low" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 747 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712594477242 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "my_UpDownCounter:U1\|delay_ms\[0\] Low " "Register my_UpDownCounter:U1\|delay_ms\[0\] will power up to Low" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 747 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712594477242 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "my_UpDownCounter:U1\|delay_wait\[31\] Low " "Register my_UpDownCounter:U1\|delay_wait\[31\] will power up to Low" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 747 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712594477242 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "my_UpDownCounter:U1\|delay_wait\[0\] Low " "Register my_UpDownCounter:U1\|delay_wait\[0\] will power up to Low" {  } { { "TTU.vhd" "" { Text "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/TTU.vhd" 747 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1712594477242 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1712594477242 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1712594477776 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/output_files/hw6p3.map.smsg " "Generated suppressed messages file C:/ECE3140_DSD/Tate_Finley_Hw6_Copy/Problem_3/output_files/hw6p3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712594477919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712594478195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712594478195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "402 " "Implemented 402 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712594478483 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712594478483 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1712594478483 ""} { "Info" "ICUT_CUT_TM_LCELLS" "371 " "Implemented 371 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712594478483 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1712594478483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712594478483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712594478506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  8 11:41:18 2024 " "Processing ended: Mon Apr  8 11:41:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712594478506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712594478506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712594478506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712594478506 ""}
