vendor_name = ModelSim
source_file = 1, C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/elektroniczny_zamek.vhd
source_file = 1, C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/dec_2x4.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/KUBA/Desktop/projektyVHDL/elektroniczny_zamek/db/elektroniczny_zamek.cbx.xml
design_name = hard_block
design_name = dec_2x4
instance = comp, \o[0]~output\, o[0]~output, dec_2x4, 1
instance = comp, \o[1]~output\, o[1]~output, dec_2x4, 1
instance = comp, \o[2]~output\, o[2]~output, dec_2x4, 1
instance = comp, \o[3]~output\, o[3]~output, dec_2x4, 1
instance = comp, \a[1]~input\, a[1]~input, dec_2x4, 1
instance = comp, \a[0]~input\, a[0]~input, dec_2x4, 1
instance = comp, \Mux3~0\, Mux3~0, dec_2x4, 1
instance = comp, \Mux1~0\, Mux1~0, dec_2x4, 1
instance = comp, \Mux1~1\, Mux1~1, dec_2x4, 1
instance = comp, \Mux1~2\, Mux1~2, dec_2x4, 1
