# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do clockdivider_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying /home/ailr16/intelFPGA_lite/22.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/ailr16/fpga-training/verilog/clockdivider {/home/ailr16/fpga-training/verilog/clockdivider/clockdivider.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:27:19 on Aug 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/ailr16/fpga-training/verilog/clockdivider" /home/ailr16/fpga-training/verilog/clockdivider/clockdivider.v 
# -- Compiling module clockdivider
# 
# Top level modules:
# 	clockdivider
# End time: 16:27:19 on Aug 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/ailr16/fpga-training/verilog/clockdivider {/home/ailr16/fpga-training/verilog/clockdivider/clockdivider_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:27:19 on Aug 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/ailr16/fpga-training/verilog/clockdivider" /home/ailr16/fpga-training/verilog/clockdivider/clockdivider_tb.v 
# -- Compiling module clockdivider_tb
# 
# Top level modules:
# 	clockdivider_tb
# End time: 16:27:19 on Aug 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  clockdivider_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" clockdivider_tb 
# Start time: 16:27:19 on Aug 23,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.clockdivider_tb(fast)
# Loading work.clockdivider(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : /home/ailr16/fpga-training/verilog/clockdivider/clockdivider_tb.v(30)
#    Time: 800 ns  Iteration: 0  Instance: /clockdivider_tb
# 1
# Break in Module clockdivider_tb at /home/ailr16/fpga-training/verilog/clockdivider/clockdivider_tb.v line 30
# 
# stdin: <EOF>
# End time: 16:28:09 on Aug 23,2023, Elapsed time: 0:00:50
# Errors: 0, Warnings: 0
