{
  "top" : "o_ddr_primitive_inst",
  "ports" : [
     {
        "name": "data_input[1]",
        "direction": "input"
     },
     {
        "name": "data_input[0]",
        "direction": "input"
     },
     {
        "name": "clk",
        "direction": "input",
        "clock": "active_high"
     },
     {
        "name": "enable",
        "direction": "input"
     },
     {
        "name": "output_data",
        "direction": "output"
     },
     {
        "name": "reset",
        "direction": "input",
        "sync_reset": "active_low"
     }
   ]
}
