# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../LAB2.srcs/sources_1/adder_subtractor.v" \
"../../../../LAB2.srcs/sources_1/full_adder.v" \
"../../../../LAB2.srcs/sources_1/half_adder.v" \
"../../../../LAB2.srcs/sources_1/rca_nbit.v" \
"../../../../LAB2.srcs/sim_1/new/adderSubtractor_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
