==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'hls_macc.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:11 . Memory (MB): peak = 104.695 ; gain = 44.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:11 . Memory (MB): peak = 104.695 ; gain = 44.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:13 . Memory (MB): peak = 105.645 ; gain = 45.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:01:13 . Memory (MB): peak = 105.898 ; gain = 45.781
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:13 . Memory (MB): peak = 126.930 ; gain = 66.813
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:13 . Memory (MB): peak = 126.930 ; gain = 66.813
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_macc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_macc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 73.413 seconds; current allocated memory: 75.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 75.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_macc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_macc/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_macc/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_macc/accum' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_macc/accum_clr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_macc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc_reg' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'b', 'accum' and 'accum_clr' to AXI-Lite port HLS_MACC_PERIPH_BUS.
INFO: [SYN 201-210] Renamed object name 'hls_macc_mul_32s_32s_32_7_1' to 'hls_macc_mul_32s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls_macc_mul_32s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_macc'.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 75.424 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'hls_macc_mul_32s_bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:16 . Memory (MB): peak = 126.930 ; gain = 66.813
INFO: [SYSC 207-301] Generating SystemC RTL for hls_macc.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_macc.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_macc.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 266.65 seconds; peak allocated memory: 76.195 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Sep 21 23:48:28 2019...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'hls_macc.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 104.699 ; gain = 44.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 104.699 ; gain = 44.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 105.754 ; gain = 45.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 106.008 ; gain = 45.898
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 127.055 ; gain = 66.945
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 127.055 ; gain = 66.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_macc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_macc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.508 seconds; current allocated memory: 74.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.024 seconds; current allocated memory: 75.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_macc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_macc/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_macc/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_macc/accum' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_macc/accum_clr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_macc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc_reg' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'b', 'accum' and 'accum_clr' to AXI-Lite port HLS_MACC_PERIPH_BUS.
INFO: [SYN 201-210] Renamed object name 'hls_macc_mul_32s_32s_32_7_1' to 'hls_macc_mul_32s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls_macc_mul_32s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_macc'.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 75.424 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'hls_macc_mul_32s_bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 127.055 ; gain = 66.945
INFO: [SYSC 207-301] Generating SystemC RTL for hls_macc.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_macc.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_macc.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 177.904 seconds; peak allocated memory: 75.500 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Sep 22 00:05:29 2019...
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'hls_macc.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:01:03 . Memory (MB): peak = 104.660 ; gain = 44.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:01:03 . Memory (MB): peak = 104.660 ; gain = 44.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:04 . Memory (MB): peak = 105.621 ; gain = 45.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:01:04 . Memory (MB): peak = 105.875 ; gain = 45.793
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 126.734 ; gain = 66.652
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:05 . Memory (MB): peak = 126.734 ; gain = 66.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_macc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_macc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.104 seconds; current allocated memory: 74.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 75.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_macc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_macc/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_macc/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_macc/accum' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_macc/accum_clr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_macc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc_reg' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'b', 'accum' and 'accum_clr' to AXI-Lite port HLS_MACC_PERIPH_BUS.
INFO: [SYN 201-210] Renamed object name 'hls_macc_mul_32s_32s_32_7_1' to 'hls_macc_mul_32s_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls_macc_mul_32s_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_macc'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 75.424 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'hls_macc_mul_32s_bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 126.734 ; gain = 66.652
INFO: [SYSC 207-301] Generating SystemC RTL for hls_macc.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_macc.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_macc.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 263.277 seconds; peak allocated memory: 76.180 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Sep 22 02:26:21 2019...
