<html><body><samp><pre>
<!@TC:1396980553>
#Build: Synplify Pro E-2011.03-SP2, Build 053R, May 19 2011
#install: C:\Synopsys\fpga_E201103SP2
#OS: Windows XP 5.1
#Hostname: WKS-087

#Implementation: rev_1

#Tue Apr 08 14:09:14 2014

<a name=compilerReport1>$ Start of Compile</a>
#Tue Apr 08 14:09:14 2014

Synopsys VHDL Compiler, version comp550rcp1, Build 072R, built May 25 2011
@N: : <!@TM:1396980554> | Running in 32-bit mode 
Copyright (C) 1994-2011 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Synopsys\fpga_E201103SP2\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1396980554> | Setting time resolution to ns
@N: : <a href="H:\ese382\lab08s14\sequential_system\src\seq_sys.vhd:5:7:5:14:@N::@XP_MSG">seq_sys.vhd(5)</a><!@TM:1396980554> | Top entity is set to seq_sys.
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\ese382\lab08s14\sequential_system\src\seq_sys.vhd:5:7:5:14:@N:CD630:@XP_MSG">seq_sys.vhd(5)</a><!@TM:1396980554> | Synthesizing work.seq_sys.behavior 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="H:\ese382\lab08s14\sequential_system\src\seq_sys.vhd:29:17:29:21:@W:CD638:@XP_MSG">seq_sys.vhd(29)</a><!@TM:1396980554> | Signal qbar is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\ese382\lab08s14\sequential_system\src\flipflop.vhd:4:7:4:13:@N:CD630:@XP_MSG">flipflop.vhd(4)</a><!@TM:1396980554> | Synthesizing work.dff_en.behavioral 
Post processing for work.dff_en.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\ese382\lab08s14\sequential_system\src\counter.vhd:5:7:5:14:@N:CD630:@XP_MSG">counter.vhd(5)</a><!@TM:1396980554> | Synthesizing work.counter.behavior 
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="H:\ese382\lab08s14\sequential_system\src\counter.vhd:17:10:17:17:@W:CG296:@XP_MSG">counter.vhd(17)</a><!@TM:1396980554> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="H:\ese382\lab08s14\sequential_system\src\counter.vhd:24:29:24:37:@W:CG290:@XP_MSG">counter.vhd(24)</a><!@TM:1396980554> | Referenced variable en_count is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="H:\ese382\lab08s14\sequential_system\src\counter.vhd:22:29:22:34:@W:CG290:@XP_MSG">counter.vhd(22)</a><!@TM:1396980554> | Referenced variable clear is not in sensitivity list</font>
Post processing for work.counter.behavior
@A: : <a href="H:\ese382\lab08s14\sequential_system\src\counter.vhd:20:2:20:4:@A::@XP_MSG">counter.vhd(20)</a><!@TM:1396980554> | Feedback mux created for signal count[31:0]. Did you forget the set/reset assignment for this signal? Specifying a reset value will improve timing and area
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="H:\ese382\lab08s14\sequential_system\src\counter.vhd:20:2:20:4:@W:CL113:@XP_MSG">counter.vhd(20)</a><!@TM:1396980554> | Feedback mux created for signal q[3:0].</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="H:\ese382\lab08s14\sequential_system\src\right_shift_reg.vhd:5:7:5:22:@N:CD630:@XP_MSG">right_shift_reg.vhd(5)</a><!@TM:1396980554> | Synthesizing work.right_shift_reg.behavior 
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="H:\ese382\lab08s14\sequential_system\src\right_shift_reg.vhd:18:1:18:8:@W:CG296:@XP_MSG">right_shift_reg.vhd(18)</a><!@TM:1396980554> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="H:\ese382\lab08s14\sequential_system\src\right_shift_reg.vhd:21:5:21:12:@W:CG290:@XP_MSG">right_shift_reg.vhd(21)</a><!@TM:1396980554> | Referenced variable rst_bar is not in sensitivity list</font>
Post processing for work.right_shift_reg.behavior
Post processing for work.seq_sys.behavior
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 08 14:09:15 2014

###########################################################]

</pre></samp></body></html>
Mapping Report (contents appended below)
@N: : <a href="H:\ese382\lab08s14\sequential_system\synplify\rev_1\synlog\seq_mach_Mapper.srr:@N::@XP_MSG">seq_mach_Mapper.srr</a><!@TM:1396980555> | "H:\ese382\lab08s14\sequential_system\synplify\rev_1\synlog\seq_mach_Mapper.srr"

</pre></samp></body></html>
<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maprc, Build 507R, Built May 17 2011</a>
Copyright (C) 1994-2011, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version E-201103-SP2
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
DFFRH           10 uses
DFF             32 uses
IBUF            12 uses
OBUF            3 uses
AND2            168 uses
INV             91 uses
OR2             47 uses
XOR2            31 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1396980559> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
E-201103-SP2
Mapper successful!
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 08 14:09:20 2014

###########################################################]

</pre></samp></body></html>
