[{"doi":"2511.04798v1","title":"MDM: Manhattan Distance Mapping of DNN Weights for Parasitic-Resistance-Resilient Memristive Crossbars","authors":["Matheus Farias","Wanghley Martins","H. T. Kung"],"published":"2025-11-06","url":"http://arxiv.org/abs/2511.04798v1"},{"doi":"2511.04321v1","title":"AIM: Software and Hardware Co-design for Architecture-level IR-drop Mitigation in High-performance PIM","authors":["Yuanpeng Zhang","Xing Hu","Xi Chen","Zhihang Yuan","Cong Li","Jingchen Zhu","Zhao Wang","Chenguang Zhang","Xin Si","Wei Gao","Qiang Wu","Runsheng Wang","Guangyu Sun"],"published":"2025-11-06","url":"http://arxiv.org/abs/2511.04321v1"},{"doi":"2511.03092v2","title":"SnapStream: Efficient Long Sequence Decoding on Dataflow Accelerators","authors":["Jonathan Li","Nasim Farahini","Evgenii Iuliugin","Magnus Vesterlund","Christian Haggstrom","Guangtao Wang","Shubhangi Upasani","Ayush Sachdeva","Rui Li","Faline Fu","Chen Wu","Ayesha Siddiqua","John Long","Tuowen Zhao","Matheen Musaddiq","Hakan Zeffer","Yun Du","Mingran Wang","Qinghua Li","Bo Li","Urmish Thakker","Raghu Prabhakar"],"published":"2025-11-05","url":"http://arxiv.org/abs/2511.03092v2"},{"doi":"2511.03697v1","title":"AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing","authors":["Mohsen Ahmadzadeh","Kaichang Chen","Georges Gielen"],"published":"2025-11-05","url":"http://arxiv.org/abs/2511.03697v1"},{"doi":"2511.03765v2","title":"LoRA-Edge: Tensor-Train-Assisted LoRA for Practical CNN Fine-Tuning on Edge Devices","authors":["Hyunseok Kwak","Kyeongwon Lee","Jae-Jin Lee","Woojoo Lee"],"published":"2025-11-05","url":"http://arxiv.org/abs/2511.03765v2"},{"doi":"2511.02196v1","title":"BoolSkeleton: Boolean Network Skeletonization via Homogeneous Pattern Reduction","authors":["Liwei Ni","Jiaxi Zhang","Shenggen Zheng","Junfeng Liu","Xingyu Meng","Biwei Xie","Xingquan Li","Huawei Li"],"published":"2025-11-04","url":"http://arxiv.org/abs/2511.02196v1"},{"doi":"2511.02866v1","title":"LM-Fix: Lightweight Bit-Flip Detection and Rapid Recovery Framework for Language Models","authors":["Ahmad Tahmasivand","Noureldin Zahran","Saba Al-Sayouri","Mohammed Fouda","Khaled N. Khasawneh"],"published":"2025-11-03","url":"http://arxiv.org/abs/2511.02866v1"},{"doi":"2511.00732v1","title":"FeNN-DMA: A RISC-V SoC for SNN acceleration","authors":["Zainab Aizaz","James C. Knight","Thomas Nowotny"],"published":"2025-11-01","url":"http://arxiv.org/abs/2511.00732v1"},{"doi":"2511.00321v1","title":"Scalable Processing-Near-Memory for 1M-Token LLM Inference: CXL-Enabled KV-Cache Management Beyond GPU Limits","authors":["Dowon Kim","MinJae Lee","Janghyeon Kim","HyuckSung Kwon","Hyeonggyu Jeong","Sang-Soo Park","Minyong Yoon","Si-Dong Roh","Yongsuk Kwon","Jinin So","Jungwook Choi"],"published":"2025-10-31","url":"http://arxiv.org/abs/2511.00321v1"},{"doi":"2511.01866v1","title":"EdgeReasoning: Characterizing Reasoning LLM Deployment on Edge GPUs","authors":["Benjamin Kubwimana","Qijing Huang"],"published":"2025-10-21","url":"http://arxiv.org/abs/2511.01866v1"},{"doi":"2511.04682v1","title":"Efficient Deployment of CNN Models on Multiple In-Memory Computing Units","authors":["Eleni Bougioukou","Theodore Antonakopoulos"],"published":"2025-10-09","url":"http://arxiv.org/abs/2511.04682v1"},{"doi":"2403.15181v1","title":"A Two Level Neural Approach Combining Off-Chip Prediction with Adaptive Prefetch Filtering","authors":["Alexandre Valentin Jamet","Georgios Vavouliotis","Daniel A. Jim√©nez","Lluc Alvarez","Marc Casas"],"published":"2024-03-22","url":"http://arxiv.org/abs/2403.15181v1"}]