<head>
  <style>
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/*
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv</a>
time_elapsed: 0.091s
</pre>
<pre>

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv:1</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;class&#39;
class C #(int p = 1);
^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv:1</a>: syntax error, unexpected IDENTIFIER
class C #(int p = 1);
      ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv:1</a>: syntax error, unexpected &#39;)&#39;, expecting &#39;,&#39; or &#39;;&#39;
class C #(int p = 1);
                   ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv:3</a>: Unsupported: Static in this context
static task t;
^~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv:3</a>: syntax error, unexpected task, expecting TYPE-IDENTIFIER
static task t;
       ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv:5</a>: syntax error, unexpected ::, expecting &#39;,&#39; or &#39;;&#39;
int x = C::p;  
         ^~
                                                                                                            : ... Perhaps &#39;C&#39; is a package which needs to be predeclared? (IEEE 2017 26.3)
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html#l-8" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv:8</a>: Unsupported: SystemVerilog 2005 reserved word not implemented: &#39;endclass&#39;
endclass
^~~~~~~~
%Error: Exiting due to 7 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /home/travis/miniconda/envs/sv-test-env/bin/verilator_bin -Wno-fatal --cc -I/home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/\* <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p193.sv</a>

</pre>
</body>