{
  "module_name": "fu740-prci.h",
  "hash_id": "77e9aaea9848e0102bf93288d0c6114dff0b0d0c749221b35826c584dfac14ed",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/sifive/fu740-prci.h",
  "human_readable_source": " \n \n\n#ifndef __SIFIVE_CLK_FU740_PRCI_H\n#define __SIFIVE_CLK_FU740_PRCI_H\n\n#include <linux/module.h>\n\n#include <dt-bindings/clock/sifive-fu740-prci.h>\n\n#include \"sifive-prci.h\"\n\n \n\nstatic struct __prci_wrpll_data sifive_fu740_prci_corepll_data = {\n\t.cfg0_offs = PRCI_COREPLLCFG0_OFFSET,\n\t.cfg1_offs = PRCI_COREPLLCFG1_OFFSET,\n\t.enable_bypass = sifive_prci_coreclksel_use_hfclk,\n\t.disable_bypass = sifive_prci_coreclksel_use_final_corepll,\n};\n\nstatic struct __prci_wrpll_data sifive_fu740_prci_ddrpll_data = {\n\t.cfg0_offs = PRCI_DDRPLLCFG0_OFFSET,\n\t.cfg1_offs = PRCI_DDRPLLCFG1_OFFSET,\n};\n\nstatic struct __prci_wrpll_data sifive_fu740_prci_gemgxlpll_data = {\n\t.cfg0_offs = PRCI_GEMGXLPLLCFG0_OFFSET,\n\t.cfg1_offs = PRCI_GEMGXLPLLCFG1_OFFSET,\n};\n\nstatic struct __prci_wrpll_data sifive_fu740_prci_dvfscorepll_data = {\n\t.cfg0_offs = PRCI_DVFSCOREPLLCFG0_OFFSET,\n\t.cfg1_offs = PRCI_DVFSCOREPLLCFG1_OFFSET,\n\t.enable_bypass = sifive_prci_corepllsel_use_corepll,\n\t.disable_bypass = sifive_prci_corepllsel_use_dvfscorepll,\n};\n\nstatic struct __prci_wrpll_data sifive_fu740_prci_hfpclkpll_data = {\n\t.cfg0_offs = PRCI_HFPCLKPLLCFG0_OFFSET,\n\t.cfg1_offs = PRCI_HFPCLKPLLCFG1_OFFSET,\n\t.enable_bypass = sifive_prci_hfpclkpllsel_use_hfclk,\n\t.disable_bypass = sifive_prci_hfpclkpllsel_use_hfpclkpll,\n};\n\nstatic struct __prci_wrpll_data sifive_fu740_prci_cltxpll_data = {\n\t.cfg0_offs = PRCI_CLTXPLLCFG0_OFFSET,\n\t.cfg1_offs = PRCI_CLTXPLLCFG1_OFFSET,\n};\n\n \n\nstatic const struct clk_ops sifive_fu740_prci_wrpll_clk_ops = {\n\t.set_rate = sifive_prci_wrpll_set_rate,\n\t.round_rate = sifive_prci_wrpll_round_rate,\n\t.recalc_rate = sifive_prci_wrpll_recalc_rate,\n\t.enable = sifive_prci_clock_enable,\n\t.disable = sifive_prci_clock_disable,\n\t.is_enabled = sifive_clk_is_enabled,\n};\n\nstatic const struct clk_ops sifive_fu740_prci_wrpll_ro_clk_ops = {\n\t.recalc_rate = sifive_prci_wrpll_recalc_rate,\n};\n\nstatic const struct clk_ops sifive_fu740_prci_tlclksel_clk_ops = {\n\t.recalc_rate = sifive_prci_tlclksel_recalc_rate,\n};\n\nstatic const struct clk_ops sifive_fu740_prci_hfpclkplldiv_clk_ops = {\n\t.recalc_rate = sifive_prci_hfpclkplldiv_recalc_rate,\n};\n\nstatic const struct clk_ops sifive_fu740_prci_pcie_aux_clk_ops = {\n\t.enable = sifive_prci_pcie_aux_clock_enable,\n\t.disable = sifive_prci_pcie_aux_clock_disable,\n\t.is_enabled = sifive_prci_pcie_aux_clock_is_enabled,\n};\n\n \nstatic struct __prci_clock __prci_init_clocks_fu740[] = {\n\t[FU740_PRCI_CLK_COREPLL] = {\n\t\t.name = \"corepll\",\n\t\t.parent_name = \"hfclk\",\n\t\t.ops = &sifive_fu740_prci_wrpll_clk_ops,\n\t\t.pwd = &sifive_fu740_prci_corepll_data,\n\t},\n\t[FU740_PRCI_CLK_DDRPLL] = {\n\t\t.name = \"ddrpll\",\n\t\t.parent_name = \"hfclk\",\n\t\t.ops = &sifive_fu740_prci_wrpll_ro_clk_ops,\n\t\t.pwd = &sifive_fu740_prci_ddrpll_data,\n\t},\n\t[FU740_PRCI_CLK_GEMGXLPLL] = {\n\t\t.name = \"gemgxlpll\",\n\t\t.parent_name = \"hfclk\",\n\t\t.ops = &sifive_fu740_prci_wrpll_clk_ops,\n\t\t.pwd = &sifive_fu740_prci_gemgxlpll_data,\n\t},\n\t[FU740_PRCI_CLK_DVFSCOREPLL] = {\n\t\t.name = \"dvfscorepll\",\n\t\t.parent_name = \"hfclk\",\n\t\t.ops = &sifive_fu740_prci_wrpll_clk_ops,\n\t\t.pwd = &sifive_fu740_prci_dvfscorepll_data,\n\t},\n\t[FU740_PRCI_CLK_HFPCLKPLL] = {\n\t\t.name = \"hfpclkpll\",\n\t\t.parent_name = \"hfclk\",\n\t\t.ops = &sifive_fu740_prci_wrpll_clk_ops,\n\t\t.pwd = &sifive_fu740_prci_hfpclkpll_data,\n\t},\n\t[FU740_PRCI_CLK_CLTXPLL] = {\n\t\t.name = \"cltxpll\",\n\t\t.parent_name = \"hfclk\",\n\t\t.ops = &sifive_fu740_prci_wrpll_clk_ops,\n\t\t.pwd = &sifive_fu740_prci_cltxpll_data,\n\t},\n\t[FU740_PRCI_CLK_TLCLK] = {\n\t\t.name = \"tlclk\",\n\t\t.parent_name = \"corepll\",\n\t\t.ops = &sifive_fu740_prci_tlclksel_clk_ops,\n\t},\n\t[FU740_PRCI_CLK_PCLK] = {\n\t\t.name = \"pclk\",\n\t\t.parent_name = \"hfpclkpll\",\n\t\t.ops = &sifive_fu740_prci_hfpclkplldiv_clk_ops,\n\t},\n\t[FU740_PRCI_CLK_PCIE_AUX] = {\n\t\t.name = \"pcie_aux\",\n\t\t.parent_name = \"hfclk\",\n\t\t.ops = &sifive_fu740_prci_pcie_aux_clk_ops,\n\t},\n};\n\nstatic const struct prci_clk_desc prci_clk_fu740 = {\n\t.clks = __prci_init_clocks_fu740,\n\t.num_clks = ARRAY_SIZE(__prci_init_clocks_fu740),\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}