-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Thu Jun 16 12:57:23 2022
-- Host        : TOR00094 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_Current_turning_off_0_0_sim_netlist.vhdl
-- Design      : design_1_Current_turning_off_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k325tffg676-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Current_turning_off_v1_0_S00_AXI is
  port (
    axi_awready_reg_0 : out STD_LOGIC;
    s00_axi_aresetn_0 : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \slv_reg2_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \slv_reg1_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \slv_reg7_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \slv_reg6_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \slv_reg5_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \slv_reg4_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \axi_rdata_reg[11]_i_3_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[11]_i_3_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[11]_i_3_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    oc_st_28v_l1 : in STD_LOGIC;
    \axi_rdata_reg[11]_i_3_3\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[11]_i_3_4\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[11]_i_3_5\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_rdata_reg[11]_i_3_6\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    oc_st_28v_l2 : in STD_LOGIC;
    oc_st_28v_s1 : in STD_LOGIC;
    oc_st_28v_s2 : in STD_LOGIC;
    oc_st_28v_s3 : in STD_LOGIC;
    oc_st_28v_s4 : in STD_LOGIC;
    oc_st_5v_s : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Current_turning_off_v1_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Current_turning_off_v1_0_S00_AXI is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^s00_axi_aresetn_0\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \^slv_reg1_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal slv_reg2 : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \^slv_reg2_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg4 : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \slv_reg4[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[7]_i_1_n_0\ : STD_LOGIC;
  signal \^slv_reg4_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal slv_reg5 : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \slv_reg5[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[7]_i_1_n_0\ : STD_LOGIC;
  signal \^slv_reg5_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal slv_reg6 : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \slv_reg6[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[7]_i_1_n_0\ : STD_LOGIC;
  signal \^slv_reg6_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal slv_reg7 : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \slv_reg7[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[7]_i_1_n_0\ : STD_LOGIC;
  signal \^slv_reg7_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \slv_reg_rden__0\ : STD_LOGIC;
  signal \slv_reg_wren__0\ : STD_LOGIC;
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  s00_axi_aresetn_0 <= \^s00_axi_aresetn_0\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  \slv_reg1_reg[11]_0\(11 downto 0) <= \^slv_reg1_reg[11]_0\(11 downto 0);
  \slv_reg2_reg[11]_0\(11 downto 0) <= \^slv_reg2_reg[11]_0\(11 downto 0);
  \slv_reg4_reg[11]_0\(11 downto 0) <= \^slv_reg4_reg[11]_0\(11 downto 0);
  \slv_reg5_reg[11]_0\(11 downto 0) <= \^slv_reg5_reg[11]_0\(11 downto 0);
  \slv_reg6_reg[11]_0\(11 downto 0) <= \^slv_reg6_reg[11]_0\(11 downto 0);
  \slv_reg7_reg[11]_0\(11 downto 0) <= \^slv_reg7_reg[11]_0\(11 downto 0);
CS_n_reg_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^s00_axi_aresetn_0\
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^axi_awready_reg_0\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => \^s00_axi_aresetn_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => sel0(0),
      R => \^s00_axi_aresetn_0\
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => sel0(1),
      R => \^s00_axi_aresetn_0\
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(2),
      Q => sel0(2),
      R => \^s00_axi_aresetn_0\
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(3),
      Q => sel0(3),
      R => \^s00_axi_aresetn_0\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => \^s00_axi_aresetn_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => p_0_in(0),
      R => \^s00_axi_aresetn_0\
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => p_0_in(1),
      R => \^s00_axi_aresetn_0\
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(2),
      Q => p_0_in(2),
      R => \^s00_axi_aresetn_0\
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(3),
      Q => p_0_in(3),
      R => \^s00_axi_aresetn_0\
    );
axi_awready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^axi_awready_reg_0\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => \^s00_axi_aresetn_0\
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => \^axi_wready_reg_0\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^slv_reg2_reg[11]_0\(0),
      I2 => sel0(1),
      I3 => \^slv_reg1_reg[11]_0\(0),
      I4 => sel0(0),
      I5 => slv_reg0(0),
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^slv_reg7_reg[11]_0\(0),
      I1 => \^slv_reg6_reg[11]_0\(0),
      I2 => sel0(1),
      I3 => \^slv_reg5_reg[11]_0\(0),
      I4 => sel0(0),
      I5 => \^slv_reg4_reg[11]_0\(0),
      O => \axi_rdata[0]_i_5_n_0\
    );
\axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_0\(0),
      I1 => \axi_rdata_reg[11]_i_3_1\(0),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_2\(0),
      I4 => sel0(0),
      I5 => oc_st_28v_l1,
      O => \axi_rdata[0]_i_6_n_0\
    );
\axi_rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_3\(0),
      I1 => \axi_rdata_reg[11]_i_3_4\(0),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_5\(0),
      I4 => sel0(0),
      I5 => \axi_rdata_reg[11]_i_3_6\(0),
      O => \axi_rdata[0]_i_7_n_0\
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^slv_reg2_reg[11]_0\(10),
      I2 => sel0(1),
      I3 => \^slv_reg1_reg[11]_0\(10),
      I4 => sel0(0),
      I5 => slv_reg0(10),
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^slv_reg7_reg[11]_0\(10),
      I1 => \^slv_reg6_reg[11]_0\(10),
      I2 => sel0(1),
      I3 => \^slv_reg5_reg[11]_0\(10),
      I4 => sel0(0),
      I5 => \^slv_reg4_reg[11]_0\(10),
      O => \axi_rdata[10]_i_5_n_0\
    );
\axi_rdata[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_0\(10),
      I1 => \axi_rdata_reg[11]_i_3_1\(10),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \axi_rdata_reg[11]_i_3_2\(10),
      O => \axi_rdata[10]_i_6_n_0\
    );
\axi_rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_3\(10),
      I1 => \axi_rdata_reg[11]_i_3_4\(10),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_5\(10),
      I4 => sel0(0),
      I5 => \axi_rdata_reg[11]_i_3_6\(10),
      O => \axi_rdata[10]_i_7_n_0\
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^slv_reg2_reg[11]_0\(11),
      I2 => sel0(1),
      I3 => \^slv_reg1_reg[11]_0\(11),
      I4 => sel0(0),
      I5 => slv_reg0(11),
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^slv_reg7_reg[11]_0\(11),
      I1 => \^slv_reg6_reg[11]_0\(11),
      I2 => sel0(1),
      I3 => \^slv_reg5_reg[11]_0\(11),
      I4 => sel0(0),
      I5 => \^slv_reg4_reg[11]_0\(11),
      O => \axi_rdata[11]_i_5_n_0\
    );
\axi_rdata[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_0\(11),
      I1 => \axi_rdata_reg[11]_i_3_1\(11),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \axi_rdata_reg[11]_i_3_2\(11),
      O => \axi_rdata[11]_i_6_n_0\
    );
\axi_rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_3\(11),
      I1 => \axi_rdata_reg[11]_i_3_4\(11),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_5\(11),
      I4 => sel0(0),
      I5 => \axi_rdata_reg[11]_i_3_6\(11),
      O => \axi_rdata[11]_i_7_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[12]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[12]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[12]_i_1_n_0\
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(12),
      I1 => slv_reg2(12),
      I2 => sel0(1),
      I3 => slv_reg1(12),
      I4 => sel0(0),
      I5 => slv_reg0(12),
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(12),
      I1 => slv_reg6(12),
      I2 => sel0(1),
      I3 => slv_reg5(12),
      I4 => sel0(0),
      I5 => slv_reg4(12),
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[13]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[13]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[13]_i_1_n_0\
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(13),
      I1 => slv_reg2(13),
      I2 => sel0(1),
      I3 => slv_reg1(13),
      I4 => sel0(0),
      I5 => slv_reg0(13),
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(13),
      I1 => slv_reg6(13),
      I2 => sel0(1),
      I3 => slv_reg5(13),
      I4 => sel0(0),
      I5 => slv_reg4(13),
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[14]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[14]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[14]_i_1_n_0\
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(14),
      I1 => slv_reg2(14),
      I2 => sel0(1),
      I3 => slv_reg1(14),
      I4 => sel0(0),
      I5 => slv_reg0(14),
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(14),
      I1 => slv_reg6(14),
      I2 => sel0(1),
      I3 => slv_reg5(14),
      I4 => sel0(0),
      I5 => slv_reg4(14),
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[15]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[15]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[15]_i_1_n_0\
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(15),
      I1 => slv_reg2(15),
      I2 => sel0(1),
      I3 => slv_reg1(15),
      I4 => sel0(0),
      I5 => slv_reg0(15),
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(15),
      I1 => slv_reg6(15),
      I2 => sel0(1),
      I3 => slv_reg5(15),
      I4 => sel0(0),
      I5 => slv_reg4(15),
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[16]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[16]_i_1_n_0\
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(16),
      I1 => slv_reg2(16),
      I2 => sel0(1),
      I3 => slv_reg1(16),
      I4 => sel0(0),
      I5 => slv_reg0(16),
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(16),
      I1 => slv_reg6(16),
      I2 => sel0(1),
      I3 => slv_reg5(16),
      I4 => sel0(0),
      I5 => slv_reg4(16),
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[17]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[17]_i_1_n_0\
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(17),
      I1 => slv_reg2(17),
      I2 => sel0(1),
      I3 => slv_reg1(17),
      I4 => sel0(0),
      I5 => slv_reg0(17),
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(17),
      I1 => slv_reg6(17),
      I2 => sel0(1),
      I3 => slv_reg5(17),
      I4 => sel0(0),
      I5 => slv_reg4(17),
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[18]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[18]_i_1_n_0\
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(18),
      I1 => slv_reg2(18),
      I2 => sel0(1),
      I3 => slv_reg1(18),
      I4 => sel0(0),
      I5 => slv_reg0(18),
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(18),
      I1 => slv_reg6(18),
      I2 => sel0(1),
      I3 => slv_reg5(18),
      I4 => sel0(0),
      I5 => slv_reg4(18),
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[19]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[19]_i_1_n_0\
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(19),
      I1 => slv_reg2(19),
      I2 => sel0(1),
      I3 => slv_reg1(19),
      I4 => sel0(0),
      I5 => slv_reg0(19),
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(19),
      I1 => slv_reg6(19),
      I2 => sel0(1),
      I3 => slv_reg5(19),
      I4 => sel0(0),
      I5 => slv_reg4(19),
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^slv_reg2_reg[11]_0\(1),
      I2 => sel0(1),
      I3 => \^slv_reg1_reg[11]_0\(1),
      I4 => sel0(0),
      I5 => slv_reg0(1),
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^slv_reg7_reg[11]_0\(1),
      I1 => \^slv_reg6_reg[11]_0\(1),
      I2 => sel0(1),
      I3 => \^slv_reg5_reg[11]_0\(1),
      I4 => sel0(0),
      I5 => \^slv_reg4_reg[11]_0\(1),
      O => \axi_rdata[1]_i_5_n_0\
    );
\axi_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_0\(1),
      I1 => \axi_rdata_reg[11]_i_3_1\(1),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_2\(1),
      I4 => sel0(0),
      I5 => oc_st_28v_l2,
      O => \axi_rdata[1]_i_6_n_0\
    );
\axi_rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_3\(1),
      I1 => \axi_rdata_reg[11]_i_3_4\(1),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_5\(1),
      I4 => sel0(0),
      I5 => \axi_rdata_reg[11]_i_3_6\(1),
      O => \axi_rdata[1]_i_7_n_0\
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[20]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[20]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[20]_i_1_n_0\
    );
\axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(20),
      I1 => slv_reg2(20),
      I2 => sel0(1),
      I3 => slv_reg1(20),
      I4 => sel0(0),
      I5 => slv_reg0(20),
      O => \axi_rdata[20]_i_2_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(20),
      I1 => slv_reg6(20),
      I2 => sel0(1),
      I3 => slv_reg5(20),
      I4 => sel0(0),
      I5 => slv_reg4(20),
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[21]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[21]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[21]_i_1_n_0\
    );
\axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(21),
      I1 => slv_reg2(21),
      I2 => sel0(1),
      I3 => slv_reg1(21),
      I4 => sel0(0),
      I5 => slv_reg0(21),
      O => \axi_rdata[21]_i_2_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(21),
      I1 => slv_reg6(21),
      I2 => sel0(1),
      I3 => slv_reg5(21),
      I4 => sel0(0),
      I5 => slv_reg4(21),
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[22]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[22]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[22]_i_1_n_0\
    );
\axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(22),
      I1 => slv_reg2(22),
      I2 => sel0(1),
      I3 => slv_reg1(22),
      I4 => sel0(0),
      I5 => slv_reg0(22),
      O => \axi_rdata[22]_i_2_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(22),
      I1 => slv_reg6(22),
      I2 => sel0(1),
      I3 => slv_reg5(22),
      I4 => sel0(0),
      I5 => slv_reg4(22),
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[23]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[23]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[23]_i_1_n_0\
    );
\axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(23),
      I1 => slv_reg2(23),
      I2 => sel0(1),
      I3 => slv_reg1(23),
      I4 => sel0(0),
      I5 => slv_reg0(23),
      O => \axi_rdata[23]_i_2_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(23),
      I1 => slv_reg6(23),
      I2 => sel0(1),
      I3 => slv_reg5(23),
      I4 => sel0(0),
      I5 => slv_reg4(23),
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[24]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[24]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[24]_i_1_n_0\
    );
\axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(24),
      I1 => slv_reg2(24),
      I2 => sel0(1),
      I3 => slv_reg1(24),
      I4 => sel0(0),
      I5 => slv_reg0(24),
      O => \axi_rdata[24]_i_2_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(24),
      I1 => slv_reg6(24),
      I2 => sel0(1),
      I3 => slv_reg5(24),
      I4 => sel0(0),
      I5 => slv_reg4(24),
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[25]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[25]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[25]_i_1_n_0\
    );
\axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(25),
      I1 => slv_reg2(25),
      I2 => sel0(1),
      I3 => slv_reg1(25),
      I4 => sel0(0),
      I5 => slv_reg0(25),
      O => \axi_rdata[25]_i_2_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(25),
      I1 => slv_reg6(25),
      I2 => sel0(1),
      I3 => slv_reg5(25),
      I4 => sel0(0),
      I5 => slv_reg4(25),
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[26]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[26]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[26]_i_1_n_0\
    );
\axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(26),
      I1 => slv_reg2(26),
      I2 => sel0(1),
      I3 => slv_reg1(26),
      I4 => sel0(0),
      I5 => slv_reg0(26),
      O => \axi_rdata[26]_i_2_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(26),
      I1 => slv_reg6(26),
      I2 => sel0(1),
      I3 => slv_reg5(26),
      I4 => sel0(0),
      I5 => slv_reg4(26),
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[27]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[27]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[27]_i_1_n_0\
    );
\axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(27),
      I1 => slv_reg2(27),
      I2 => sel0(1),
      I3 => slv_reg1(27),
      I4 => sel0(0),
      I5 => slv_reg0(27),
      O => \axi_rdata[27]_i_2_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(27),
      I1 => slv_reg6(27),
      I2 => sel0(1),
      I3 => slv_reg5(27),
      I4 => sel0(0),
      I5 => slv_reg4(27),
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[28]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[28]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[28]_i_1_n_0\
    );
\axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(28),
      I1 => slv_reg2(28),
      I2 => sel0(1),
      I3 => slv_reg1(28),
      I4 => sel0(0),
      I5 => slv_reg0(28),
      O => \axi_rdata[28]_i_2_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(28),
      I1 => slv_reg6(28),
      I2 => sel0(1),
      I3 => slv_reg5(28),
      I4 => sel0(0),
      I5 => slv_reg4(28),
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[29]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[29]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[29]_i_1_n_0\
    );
\axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(29),
      I1 => slv_reg2(29),
      I2 => sel0(1),
      I3 => slv_reg1(29),
      I4 => sel0(0),
      I5 => slv_reg0(29),
      O => \axi_rdata[29]_i_2_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(29),
      I1 => slv_reg6(29),
      I2 => sel0(1),
      I3 => slv_reg5(29),
      I4 => sel0(0),
      I5 => slv_reg4(29),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^slv_reg2_reg[11]_0\(2),
      I2 => sel0(1),
      I3 => \^slv_reg1_reg[11]_0\(2),
      I4 => sel0(0),
      I5 => slv_reg0(2),
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^slv_reg7_reg[11]_0\(2),
      I1 => \^slv_reg6_reg[11]_0\(2),
      I2 => sel0(1),
      I3 => \^slv_reg5_reg[11]_0\(2),
      I4 => sel0(0),
      I5 => \^slv_reg4_reg[11]_0\(2),
      O => \axi_rdata[2]_i_5_n_0\
    );
\axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_0\(2),
      I1 => \axi_rdata_reg[11]_i_3_1\(2),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_2\(2),
      I4 => sel0(0),
      I5 => oc_st_28v_s1,
      O => \axi_rdata[2]_i_6_n_0\
    );
\axi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_3\(2),
      I1 => \axi_rdata_reg[11]_i_3_4\(2),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_5\(2),
      I4 => sel0(0),
      I5 => \axi_rdata_reg[11]_i_3_6\(2),
      O => \axi_rdata[2]_i_7_n_0\
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[30]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[30]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[30]_i_1_n_0\
    );
\axi_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(30),
      I1 => slv_reg2(30),
      I2 => sel0(1),
      I3 => slv_reg1(30),
      I4 => sel0(0),
      I5 => slv_reg0(30),
      O => \axi_rdata[30]_i_2_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(30),
      I1 => slv_reg6(30),
      I2 => sel0(1),
      I3 => slv_reg5(30),
      I4 => sel0(0),
      I5 => slv_reg4(30),
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \axi_rdata[31]_i_2_n_0\,
      I1 => sel0(2),
      I2 => \axi_rdata[31]_i_3_n_0\,
      I3 => sel0(3),
      O => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg3(31),
      I1 => slv_reg2(31),
      I2 => sel0(1),
      I3 => slv_reg1(31),
      I4 => sel0(0),
      I5 => slv_reg0(31),
      O => \axi_rdata[31]_i_2_n_0\
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg7(31),
      I1 => slv_reg6(31),
      I2 => sel0(1),
      I3 => slv_reg5(31),
      I4 => sel0(0),
      I5 => slv_reg4(31),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^slv_reg2_reg[11]_0\(3),
      I2 => sel0(1),
      I3 => \^slv_reg1_reg[11]_0\(3),
      I4 => sel0(0),
      I5 => slv_reg0(3),
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^slv_reg7_reg[11]_0\(3),
      I1 => \^slv_reg6_reg[11]_0\(3),
      I2 => sel0(1),
      I3 => \^slv_reg5_reg[11]_0\(3),
      I4 => sel0(0),
      I5 => \^slv_reg4_reg[11]_0\(3),
      O => \axi_rdata[3]_i_5_n_0\
    );
\axi_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_0\(3),
      I1 => \axi_rdata_reg[11]_i_3_1\(3),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_2\(3),
      I4 => sel0(0),
      I5 => oc_st_28v_s2,
      O => \axi_rdata[3]_i_6_n_0\
    );
\axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_3\(3),
      I1 => \axi_rdata_reg[11]_i_3_4\(3),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_5\(3),
      I4 => sel0(0),
      I5 => \axi_rdata_reg[11]_i_3_6\(3),
      O => \axi_rdata[3]_i_7_n_0\
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^slv_reg2_reg[11]_0\(4),
      I2 => sel0(1),
      I3 => \^slv_reg1_reg[11]_0\(4),
      I4 => sel0(0),
      I5 => slv_reg0(4),
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^slv_reg7_reg[11]_0\(4),
      I1 => \^slv_reg6_reg[11]_0\(4),
      I2 => sel0(1),
      I3 => \^slv_reg5_reg[11]_0\(4),
      I4 => sel0(0),
      I5 => \^slv_reg4_reg[11]_0\(4),
      O => \axi_rdata[4]_i_5_n_0\
    );
\axi_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_0\(4),
      I1 => \axi_rdata_reg[11]_i_3_1\(4),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_2\(4),
      I4 => sel0(0),
      I5 => oc_st_28v_s3,
      O => \axi_rdata[4]_i_6_n_0\
    );
\axi_rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_3\(4),
      I1 => \axi_rdata_reg[11]_i_3_4\(4),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_5\(4),
      I4 => sel0(0),
      I5 => \axi_rdata_reg[11]_i_3_6\(4),
      O => \axi_rdata[4]_i_7_n_0\
    );
\axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^slv_reg2_reg[11]_0\(5),
      I2 => sel0(1),
      I3 => \^slv_reg1_reg[11]_0\(5),
      I4 => sel0(0),
      I5 => slv_reg0(5),
      O => \axi_rdata[5]_i_4_n_0\
    );
\axi_rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^slv_reg7_reg[11]_0\(5),
      I1 => \^slv_reg6_reg[11]_0\(5),
      I2 => sel0(1),
      I3 => \^slv_reg5_reg[11]_0\(5),
      I4 => sel0(0),
      I5 => \^slv_reg4_reg[11]_0\(5),
      O => \axi_rdata[5]_i_5_n_0\
    );
\axi_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_0\(5),
      I1 => \axi_rdata_reg[11]_i_3_1\(5),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_2\(5),
      I4 => sel0(0),
      I5 => oc_st_28v_s4,
      O => \axi_rdata[5]_i_6_n_0\
    );
\axi_rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_3\(5),
      I1 => \axi_rdata_reg[11]_i_3_4\(5),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_5\(5),
      I4 => sel0(0),
      I5 => \axi_rdata_reg[11]_i_3_6\(5),
      O => \axi_rdata[5]_i_7_n_0\
    );
\axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^slv_reg2_reg[11]_0\(6),
      I2 => sel0(1),
      I3 => \^slv_reg1_reg[11]_0\(6),
      I4 => sel0(0),
      I5 => slv_reg0(6),
      O => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^slv_reg7_reg[11]_0\(6),
      I1 => \^slv_reg6_reg[11]_0\(6),
      I2 => sel0(1),
      I3 => \^slv_reg5_reg[11]_0\(6),
      I4 => sel0(0),
      I5 => \^slv_reg4_reg[11]_0\(6),
      O => \axi_rdata[6]_i_5_n_0\
    );
\axi_rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_0\(6),
      I1 => \axi_rdata_reg[11]_i_3_1\(6),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_2\(6),
      I4 => sel0(0),
      I5 => oc_st_5v_s,
      O => \axi_rdata[6]_i_6_n_0\
    );
\axi_rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_3\(6),
      I1 => \axi_rdata_reg[11]_i_3_4\(6),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_5\(6),
      I4 => sel0(0),
      I5 => \axi_rdata_reg[11]_i_3_6\(6),
      O => \axi_rdata[6]_i_7_n_0\
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^slv_reg2_reg[11]_0\(7),
      I2 => sel0(1),
      I3 => \^slv_reg1_reg[11]_0\(7),
      I4 => sel0(0),
      I5 => slv_reg0(7),
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^slv_reg7_reg[11]_0\(7),
      I1 => \^slv_reg6_reg[11]_0\(7),
      I2 => sel0(1),
      I3 => \^slv_reg5_reg[11]_0\(7),
      I4 => sel0(0),
      I5 => \^slv_reg4_reg[11]_0\(7),
      O => \axi_rdata[7]_i_5_n_0\
    );
\axi_rdata[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_0\(7),
      I1 => \axi_rdata_reg[11]_i_3_1\(7),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \axi_rdata_reg[11]_i_3_2\(7),
      O => \axi_rdata[7]_i_6_n_0\
    );
\axi_rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_3\(7),
      I1 => \axi_rdata_reg[11]_i_3_4\(7),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_5\(7),
      I4 => sel0(0),
      I5 => \axi_rdata_reg[11]_i_3_6\(7),
      O => \axi_rdata[7]_i_7_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^slv_reg2_reg[11]_0\(8),
      I2 => sel0(1),
      I3 => \^slv_reg1_reg[11]_0\(8),
      I4 => sel0(0),
      I5 => slv_reg0(8),
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^slv_reg7_reg[11]_0\(8),
      I1 => \^slv_reg6_reg[11]_0\(8),
      I2 => sel0(1),
      I3 => \^slv_reg5_reg[11]_0\(8),
      I4 => sel0(0),
      I5 => \^slv_reg4_reg[11]_0\(8),
      O => \axi_rdata[8]_i_5_n_0\
    );
\axi_rdata[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_0\(8),
      I1 => \axi_rdata_reg[11]_i_3_1\(8),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \axi_rdata_reg[11]_i_3_2\(8),
      O => \axi_rdata[8]_i_6_n_0\
    );
\axi_rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_3\(8),
      I1 => \axi_rdata_reg[11]_i_3_4\(8),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_5\(8),
      I4 => sel0(0),
      I5 => \axi_rdata_reg[11]_i_3_6\(8),
      O => \axi_rdata[8]_i_7_n_0\
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^slv_reg2_reg[11]_0\(9),
      I2 => sel0(1),
      I3 => \^slv_reg1_reg[11]_0\(9),
      I4 => sel0(0),
      I5 => slv_reg0(9),
      O => \axi_rdata[9]_i_4_n_0\
    );
\axi_rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^slv_reg7_reg[11]_0\(9),
      I1 => \^slv_reg6_reg[11]_0\(9),
      I2 => sel0(1),
      I3 => \^slv_reg5_reg[11]_0\(9),
      I4 => sel0(0),
      I5 => \^slv_reg4_reg[11]_0\(9),
      O => \axi_rdata[9]_i_5_n_0\
    );
\axi_rdata[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_0\(9),
      I1 => \axi_rdata_reg[11]_i_3_1\(9),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \axi_rdata_reg[11]_i_3_2\(9),
      O => \axi_rdata[9]_i_6_n_0\
    );
\axi_rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_3_3\(9),
      I1 => \axi_rdata_reg[11]_i_3_4\(9),
      I2 => sel0(1),
      I3 => \axi_rdata_reg[11]_i_3_5\(9),
      I4 => sel0(0),
      I5 => \axi_rdata_reg[11]_i_3_6\(9),
      O => \axi_rdata[9]_i_7_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[0]_i_2_n_0\,
      I1 => \axi_rdata_reg[0]_i_3_n_0\,
      O => reg_data_out(0),
      S => sel0(3)
    );
\axi_rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_4_n_0\,
      I1 => \axi_rdata[0]_i_5_n_0\,
      O => \axi_rdata_reg[0]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_6_n_0\,
      I1 => \axi_rdata[0]_i_7_n_0\,
      O => \axi_rdata_reg[0]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[10]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[10]_i_2_n_0\,
      I1 => \axi_rdata_reg[10]_i_3_n_0\,
      O => reg_data_out(10),
      S => sel0(3)
    );
\axi_rdata_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_4_n_0\,
      I1 => \axi_rdata[10]_i_5_n_0\,
      O => \axi_rdata_reg[10]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_6_n_0\,
      I1 => \axi_rdata[10]_i_7_n_0\,
      O => \axi_rdata_reg[10]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[11]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[11]_i_2_n_0\,
      I1 => \axi_rdata_reg[11]_i_3_n_0\,
      O => reg_data_out(11),
      S => sel0(3)
    );
\axi_rdata_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_4_n_0\,
      I1 => \axi_rdata[11]_i_5_n_0\,
      O => \axi_rdata_reg[11]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_6_n_0\,
      I1 => \axi_rdata[11]_i_7_n_0\,
      O => \axi_rdata_reg[11]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[12]_i_1_n_0\,
      Q => s00_axi_rdata(12),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[13]_i_1_n_0\,
      Q => s00_axi_rdata(13),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[14]_i_1_n_0\,
      Q => s00_axi_rdata(14),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[15]_i_1_n_0\,
      Q => s00_axi_rdata(15),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[16]_i_1_n_0\,
      Q => s00_axi_rdata(16),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[17]_i_1_n_0\,
      Q => s00_axi_rdata(17),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[18]_i_1_n_0\,
      Q => s00_axi_rdata(18),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[19]_i_1_n_0\,
      Q => s00_axi_rdata(19),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[1]_i_2_n_0\,
      I1 => \axi_rdata_reg[1]_i_3_n_0\,
      O => reg_data_out(1),
      S => sel0(3)
    );
\axi_rdata_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_4_n_0\,
      I1 => \axi_rdata[1]_i_5_n_0\,
      O => \axi_rdata_reg[1]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_6_n_0\,
      I1 => \axi_rdata[1]_i_7_n_0\,
      O => \axi_rdata_reg[1]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[20]_i_1_n_0\,
      Q => s00_axi_rdata(20),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[21]_i_1_n_0\,
      Q => s00_axi_rdata(21),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[22]_i_1_n_0\,
      Q => s00_axi_rdata(22),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[23]_i_1_n_0\,
      Q => s00_axi_rdata(23),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[24]_i_1_n_0\,
      Q => s00_axi_rdata(24),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[25]_i_1_n_0\,
      Q => s00_axi_rdata(25),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[26]_i_1_n_0\,
      Q => s00_axi_rdata(26),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[27]_i_1_n_0\,
      Q => s00_axi_rdata(27),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[28]_i_1_n_0\,
      Q => s00_axi_rdata(28),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[29]_i_1_n_0\,
      Q => s00_axi_rdata(29),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[2]_i_2_n_0\,
      I1 => \axi_rdata_reg[2]_i_3_n_0\,
      O => reg_data_out(2),
      S => sel0(3)
    );
\axi_rdata_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_4_n_0\,
      I1 => \axi_rdata[2]_i_5_n_0\,
      O => \axi_rdata_reg[2]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_6_n_0\,
      I1 => \axi_rdata[2]_i_7_n_0\,
      O => \axi_rdata_reg[2]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[30]_i_1_n_0\,
      Q => s00_axi_rdata(30),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => \axi_rdata[31]_i_1_n_0\,
      Q => s00_axi_rdata(31),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[3]_i_2_n_0\,
      I1 => \axi_rdata_reg[3]_i_3_n_0\,
      O => reg_data_out(3),
      S => sel0(3)
    );
\axi_rdata_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_4_n_0\,
      I1 => \axi_rdata[3]_i_5_n_0\,
      O => \axi_rdata_reg[3]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_6_n_0\,
      I1 => \axi_rdata[3]_i_7_n_0\,
      O => \axi_rdata_reg[3]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[4]_i_2_n_0\,
      I1 => \axi_rdata_reg[4]_i_3_n_0\,
      O => reg_data_out(4),
      S => sel0(3)
    );
\axi_rdata_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_4_n_0\,
      I1 => \axi_rdata[4]_i_5_n_0\,
      O => \axi_rdata_reg[4]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_6_n_0\,
      I1 => \axi_rdata[4]_i_7_n_0\,
      O => \axi_rdata_reg[4]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[5]_i_2_n_0\,
      I1 => \axi_rdata_reg[5]_i_3_n_0\,
      O => reg_data_out(5),
      S => sel0(3)
    );
\axi_rdata_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_4_n_0\,
      I1 => \axi_rdata[5]_i_5_n_0\,
      O => \axi_rdata_reg[5]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_6_n_0\,
      I1 => \axi_rdata[5]_i_7_n_0\,
      O => \axi_rdata_reg[5]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[6]_i_2_n_0\,
      I1 => \axi_rdata_reg[6]_i_3_n_0\,
      O => reg_data_out(6),
      S => sel0(3)
    );
\axi_rdata_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_4_n_0\,
      I1 => \axi_rdata[6]_i_5_n_0\,
      O => \axi_rdata_reg[6]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_6_n_0\,
      I1 => \axi_rdata[6]_i_7_n_0\,
      O => \axi_rdata_reg[6]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[7]_i_2_n_0\,
      I1 => \axi_rdata_reg[7]_i_3_n_0\,
      O => reg_data_out(7),
      S => sel0(3)
    );
\axi_rdata_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_4_n_0\,
      I1 => \axi_rdata[7]_i_5_n_0\,
      O => \axi_rdata_reg[7]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_6_n_0\,
      I1 => \axi_rdata[7]_i_7_n_0\,
      O => \axi_rdata_reg[7]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[8]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[8]_i_2_n_0\,
      I1 => \axi_rdata_reg[8]_i_3_n_0\,
      O => reg_data_out(8),
      S => sel0(3)
    );
\axi_rdata_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_4_n_0\,
      I1 => \axi_rdata[8]_i_5_n_0\,
      O => \axi_rdata_reg[8]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_6_n_0\,
      I1 => \axi_rdata[8]_i_7_n_0\,
      O => \axi_rdata_reg[8]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg_rden__0\,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => \^s00_axi_aresetn_0\
    );
\axi_rdata_reg[9]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[9]_i_2_n_0\,
      I1 => \axi_rdata_reg[9]_i_3_n_0\,
      O => reg_data_out(9),
      S => sel0(3)
    );
\axi_rdata_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_4_n_0\,
      I1 => \axi_rdata[9]_i_5_n_0\,
      O => \axi_rdata_reg[9]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_6_n_0\,
      I1 => \axi_rdata[9]_i_7_n_0\,
      O => \axi_rdata_reg[9]_i_3_n_0\,
      S => sel0(2)
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => \^s00_axi_aresetn_0\
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^axi_wready_reg_0\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s00_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg0(10),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg0(11),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg0(12),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg0(13),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg0(14),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg0(15),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg0(16),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg0(17),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg0(18),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg0(19),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg0(20),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg0(21),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg0(22),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg0(23),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg0(24),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg0(25),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg0(26),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg0(27),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg0(28),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg0(29),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg0(30),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg0(31),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg0(3),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg0(4),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg0(5),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg0(6),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg0(7),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg0(8),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg0(9),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => p_1_in(15)
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => p_1_in(23)
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => p_1_in(31)
    );
\slv_reg1[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => \slv_reg_wren__0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => p_1_in(7)
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => \^slv_reg1_reg[11]_0\(0),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(10),
      Q => \^slv_reg1_reg[11]_0\(10),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(11),
      Q => \^slv_reg1_reg[11]_0\(11),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => \^slv_reg1_reg[11]_0\(1),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => \^slv_reg1_reg[11]_0\(2),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => \^slv_reg1_reg[11]_0\(3),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => \^slv_reg1_reg[11]_0\(4),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => \^slv_reg1_reg[11]_0\(5),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => \^slv_reg1_reg[11]_0\(6),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => \^slv_reg1_reg[11]_0\(7),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(8),
      Q => \^slv_reg1_reg[11]_0\(8),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(9),
      Q => \^slv_reg1_reg[11]_0\(9),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \^slv_reg2_reg[11]_0\(0),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \^slv_reg2_reg[11]_0\(10),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \^slv_reg2_reg[11]_0\(11),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg2(16),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg2(17),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg2(18),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg2(19),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \^slv_reg2_reg[11]_0\(1),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg2(20),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg2(21),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg2(22),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg2(23),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg2(24),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg2(25),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg2(26),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg2(27),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg2(28),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg2(29),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \^slv_reg2_reg[11]_0\(2),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg2(30),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg2(31),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \^slv_reg2_reg[11]_0\(3),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \^slv_reg2_reg[11]_0\(4),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \^slv_reg2_reg[11]_0\(5),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \^slv_reg2_reg[11]_0\(6),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \^slv_reg2_reg[11]_0\(7),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \^slv_reg2_reg[11]_0\(8),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \^slv_reg2_reg[11]_0\(9),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \^q\(0),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \^q\(10),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \^q\(11),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg3(12),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg3(13),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg3(14),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg3(15),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg3(16),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg3(17),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg3(18),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg3(19),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \^q\(1),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg3(20),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg3(21),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg3(22),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg3(23),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg3(24),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg3(25),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg3(26),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg3(27),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg3(28),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg3(29),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \^q\(2),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg3(30),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg3(31),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \^q\(3),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \^q\(4),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \^q\(5),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \^q\(6),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \^q\(7),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \^q\(8),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \^q\(9),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg4[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[15]_i_1_n_0\
    );
\slv_reg4[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[23]_i_1_n_0\
    );
\slv_reg4[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[31]_i_1_n_0\
    );
\slv_reg4[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[7]_i_1_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \^slv_reg4_reg[11]_0\(0),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \^slv_reg4_reg[11]_0\(10),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \^slv_reg4_reg[11]_0\(11),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg4(12),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg4(13),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg4(14),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg4(15),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg4(16),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg4(17),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg4(18),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg4(19),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \^slv_reg4_reg[11]_0\(1),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg4(20),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg4(21),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg4(22),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg4(23),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg4(24),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg4(25),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg4(26),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg4(27),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg4(28),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg4(29),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \^slv_reg4_reg[11]_0\(2),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg4(30),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg4(31),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \^slv_reg4_reg[11]_0\(3),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \^slv_reg4_reg[11]_0\(4),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \^slv_reg4_reg[11]_0\(5),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \^slv_reg4_reg[11]_0\(6),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \^slv_reg4_reg[11]_0\(7),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \^slv_reg4_reg[11]_0\(8),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \^slv_reg4_reg[11]_0\(9),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg5[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[15]_i_1_n_0\
    );
\slv_reg5[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[23]_i_1_n_0\
    );
\slv_reg5[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[31]_i_1_n_0\
    );
\slv_reg5[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[7]_i_1_n_0\
    );
\slv_reg5_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \^slv_reg5_reg[11]_0\(0),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \^slv_reg5_reg[11]_0\(10),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \^slv_reg5_reg[11]_0\(11),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg5(12),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg5(13),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg5(14),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg5(15),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg5(16),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg5(17),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg5(18),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg5(19),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \^slv_reg5_reg[11]_0\(1),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg5(20),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg5(21),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg5(22),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg5(23),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg5(24),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg5(25),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg5(26),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg5(27),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg5(28),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg5(29),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \^slv_reg5_reg[11]_0\(2),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg5(30),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg5(31),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \^slv_reg5_reg[11]_0\(3),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \^slv_reg5_reg[11]_0\(4),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \^slv_reg5_reg[11]_0\(5),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \^slv_reg5_reg[11]_0\(6),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \^slv_reg5_reg[11]_0\(7),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \^slv_reg5_reg[11]_0\(8),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg5_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \^slv_reg5_reg[11]_0\(9),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg6[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[15]_i_1_n_0\
    );
\slv_reg6[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[23]_i_1_n_0\
    );
\slv_reg6[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[31]_i_1_n_0\
    );
\slv_reg6[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[7]_i_1_n_0\
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \^slv_reg6_reg[11]_0\(0),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \^slv_reg6_reg[11]_0\(10),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \^slv_reg6_reg[11]_0\(11),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg6(12),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg6(13),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg6(14),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg6(15),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg6(16),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg6(17),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg6(18),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg6(19),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \^slv_reg6_reg[11]_0\(1),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg6(20),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg6(21),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg6(22),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg6(23),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg6(24),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg6(25),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg6(26),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg6(27),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg6(28),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg6(29),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \^slv_reg6_reg[11]_0\(2),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg6(30),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg6(31),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \^slv_reg6_reg[11]_0\(3),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \^slv_reg6_reg[11]_0\(4),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \^slv_reg6_reg[11]_0\(5),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \^slv_reg6_reg[11]_0\(6),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \^slv_reg6_reg[11]_0\(7),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \^slv_reg6_reg[11]_0\(8),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg6_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \^slv_reg6_reg[11]_0\(9),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg7[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[15]_i_1_n_0\
    );
\slv_reg7[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[23]_i_1_n_0\
    );
\slv_reg7[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[31]_i_1_n_0\
    );
\slv_reg7[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__0\,
      I1 => p_0_in(2),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[7]_i_1_n_0\
    );
\slv_reg7_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \^slv_reg7_reg[11]_0\(0),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \^slv_reg7_reg[11]_0\(10),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \^slv_reg7_reg[11]_0\(11),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg7(12),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg7(13),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg7(14),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg7(15),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg7(16),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg7(17),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg7(18),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg7(19),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \^slv_reg7_reg[11]_0\(1),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg7(20),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg7(21),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg7(22),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg7(23),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg7(24),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg7(25),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg7(26),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg7(27),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg7(28),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg7(29),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \^slv_reg7_reg[11]_0\(2),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg7(30),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg7(31),
      R => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \^slv_reg7_reg[11]_0\(3),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \^slv_reg7_reg[11]_0\(4),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \^slv_reg7_reg[11]_0\(5),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \^slv_reg7_reg[11]_0\(6),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \^slv_reg7_reg[11]_0\(7),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \^slv_reg7_reg[11]_0\(8),
      S => \^s00_axi_aresetn_0\
    );
\slv_reg7_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \^slv_reg7_reg[11]_0\(9),
      S => \^s00_axi_aresetn_0\
    );
slv_reg_rden: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^axi_arready_reg_0\,
      O => \slv_reg_rden__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sum_reg_3_0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sum_reg_3_0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    over_thld_reg_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal sum_reg_0_0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_00 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_10 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_20 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_3 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_30 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_4 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_40 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_4[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_5 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_50 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_5[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_6 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_60 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_6[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_7 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_70 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_7[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_00 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_10 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_20 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_3 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_30 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_2_0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sum_reg_2_00 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sum_reg_2_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[14]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[14]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_2_1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sum_reg_2_10 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sum_reg_2_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[14]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[14]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_10_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_9_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal value_reg_0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_10 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_11 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_12 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_13 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_14 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_15 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_5 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_6 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_7 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_8 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_9 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\over_thld_reg0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(10),
      I1 => over_thld_reg_reg(10),
      I2 => over_thld_reg_reg(11),
      I3 => \^q\(11),
      O => \sum_reg_3_0_reg[14]_1\(1)
    );
\over_thld_reg0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => over_thld_reg_reg(8),
      I2 => over_thld_reg_reg(9),
      I3 => \^q\(9),
      O => \sum_reg_3_0_reg[14]_1\(0)
    );
\over_thld_reg0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => over_thld_reg_reg(10),
      I2 => \^q\(11),
      I3 => over_thld_reg_reg(11),
      O => \sum_reg_3_0_reg[14]_0\(1)
    );
\over_thld_reg0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => over_thld_reg_reg(8),
      I2 => \^q\(9),
      I3 => over_thld_reg_reg(9),
      O => \sum_reg_3_0_reg[14]_0\(0)
    );
over_thld_reg0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => over_thld_reg_reg(6),
      I2 => over_thld_reg_reg(7),
      I3 => \^q\(7),
      O => DI(3)
    );
over_thld_reg0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => over_thld_reg_reg(4),
      I2 => over_thld_reg_reg(5),
      I3 => \^q\(5),
      O => DI(2)
    );
over_thld_reg0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => over_thld_reg_reg(2),
      I2 => over_thld_reg_reg(3),
      I3 => \^q\(3),
      O => DI(1)
    );
over_thld_reg0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => over_thld_reg_reg(0),
      I2 => over_thld_reg_reg(1),
      I3 => \^q\(1),
      O => DI(0)
    );
over_thld_reg0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => over_thld_reg_reg(6),
      I2 => \^q\(7),
      I3 => over_thld_reg_reg(7),
      O => S(3)
    );
over_thld_reg0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => over_thld_reg_reg(4),
      I2 => \^q\(5),
      I3 => over_thld_reg_reg(5),
      O => S(2)
    );
over_thld_reg0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => over_thld_reg_reg(2),
      I2 => \^q\(3),
      I3 => over_thld_reg_reg(3),
      O => S(1)
    );
over_thld_reg0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => over_thld_reg_reg(0),
      I2 => \^q\(1),
      I3 => over_thld_reg_reg(1),
      O => S(0)
    );
\sum_reg_0_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(11),
      I1 => value_reg_1(11),
      O => \sum_reg_0_0[11]_i_2_n_0\
    );
\sum_reg_0_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(10),
      I1 => value_reg_1(10),
      O => \sum_reg_0_0[11]_i_3_n_0\
    );
\sum_reg_0_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(9),
      I1 => value_reg_1(9),
      O => \sum_reg_0_0[11]_i_4_n_0\
    );
\sum_reg_0_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(8),
      I1 => value_reg_1(8),
      O => \sum_reg_0_0[11]_i_5_n_0\
    );
\sum_reg_0_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(3),
      I1 => value_reg_1(3),
      O => \sum_reg_0_0[3]_i_2_n_0\
    );
\sum_reg_0_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(2),
      I1 => value_reg_1(2),
      O => \sum_reg_0_0[3]_i_3_n_0\
    );
\sum_reg_0_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(1),
      I1 => value_reg_1(1),
      O => \sum_reg_0_0[3]_i_4_n_0\
    );
\sum_reg_0_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(0),
      I1 => value_reg_1(0),
      O => \sum_reg_0_0[3]_i_5_n_0\
    );
\sum_reg_0_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(7),
      I1 => value_reg_1(7),
      O => \sum_reg_0_0[7]_i_2_n_0\
    );
\sum_reg_0_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(6),
      I1 => value_reg_1(6),
      O => \sum_reg_0_0[7]_i_3_n_0\
    );
\sum_reg_0_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(5),
      I1 => value_reg_1(5),
      O => \sum_reg_0_0[7]_i_4_n_0\
    );
\sum_reg_0_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(4),
      I1 => value_reg_1(4),
      O => \sum_reg_0_0[7]_i_5_n_0\
    );
\sum_reg_0_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(0),
      Q => sum_reg_0_0(0),
      R => SR(0)
    );
\sum_reg_0_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(10),
      Q => sum_reg_0_0(10),
      R => SR(0)
    );
\sum_reg_0_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(11),
      Q => sum_reg_0_0(11),
      R => SR(0)
    );
\sum_reg_0_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(11 downto 8),
      O(3 downto 0) => sum_reg_0_00(11 downto 8),
      S(3) => \sum_reg_0_0[11]_i_2_n_0\,
      S(2) => \sum_reg_0_0[11]_i_3_n_0\,
      S(1) => \sum_reg_0_0[11]_i_4_n_0\,
      S(0) => \sum_reg_0_0[11]_i_5_n_0\
    );
\sum_reg_0_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(12),
      Q => sum_reg_0_0(12),
      R => SR(0)
    );
\sum_reg_0_0_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_00(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(1),
      Q => sum_reg_0_0(1),
      R => SR(0)
    );
\sum_reg_0_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(2),
      Q => sum_reg_0_0(2),
      R => SR(0)
    );
\sum_reg_0_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(3),
      Q => sum_reg_0_0(3),
      R => SR(0)
    );
\sum_reg_0_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(3 downto 0),
      O(3 downto 0) => sum_reg_0_00(3 downto 0),
      S(3) => \sum_reg_0_0[3]_i_2_n_0\,
      S(2) => \sum_reg_0_0[3]_i_3_n_0\,
      S(1) => \sum_reg_0_0[3]_i_4_n_0\,
      S(0) => \sum_reg_0_0[3]_i_5_n_0\
    );
\sum_reg_0_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(4),
      Q => sum_reg_0_0(4),
      R => SR(0)
    );
\sum_reg_0_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(5),
      Q => sum_reg_0_0(5),
      R => SR(0)
    );
\sum_reg_0_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(6),
      Q => sum_reg_0_0(6),
      R => SR(0)
    );
\sum_reg_0_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(7),
      Q => sum_reg_0_0(7),
      R => SR(0)
    );
\sum_reg_0_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(7 downto 4),
      O(3 downto 0) => sum_reg_0_00(7 downto 4),
      S(3) => \sum_reg_0_0[7]_i_2_n_0\,
      S(2) => \sum_reg_0_0[7]_i_3_n_0\,
      S(1) => \sum_reg_0_0[7]_i_4_n_0\,
      S(0) => \sum_reg_0_0[7]_i_5_n_0\
    );
\sum_reg_0_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(8),
      Q => sum_reg_0_0(8),
      R => SR(0)
    );
\sum_reg_0_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(9),
      Q => sum_reg_0_0(9),
      R => SR(0)
    );
\sum_reg_0_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(11),
      I1 => value_reg_3(11),
      O => \sum_reg_0_1[11]_i_2_n_0\
    );
\sum_reg_0_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(10),
      I1 => value_reg_3(10),
      O => \sum_reg_0_1[11]_i_3_n_0\
    );
\sum_reg_0_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(9),
      I1 => value_reg_3(9),
      O => \sum_reg_0_1[11]_i_4_n_0\
    );
\sum_reg_0_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(8),
      I1 => value_reg_3(8),
      O => \sum_reg_0_1[11]_i_5_n_0\
    );
\sum_reg_0_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(3),
      I1 => value_reg_3(3),
      O => \sum_reg_0_1[3]_i_2_n_0\
    );
\sum_reg_0_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(2),
      I1 => value_reg_3(2),
      O => \sum_reg_0_1[3]_i_3_n_0\
    );
\sum_reg_0_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(1),
      I1 => value_reg_3(1),
      O => \sum_reg_0_1[3]_i_4_n_0\
    );
\sum_reg_0_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(0),
      I1 => value_reg_3(0),
      O => \sum_reg_0_1[3]_i_5_n_0\
    );
\sum_reg_0_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(7),
      I1 => value_reg_3(7),
      O => \sum_reg_0_1[7]_i_2_n_0\
    );
\sum_reg_0_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(6),
      I1 => value_reg_3(6),
      O => \sum_reg_0_1[7]_i_3_n_0\
    );
\sum_reg_0_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(5),
      I1 => value_reg_3(5),
      O => \sum_reg_0_1[7]_i_4_n_0\
    );
\sum_reg_0_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(4),
      I1 => value_reg_3(4),
      O => \sum_reg_0_1[7]_i_5_n_0\
    );
\sum_reg_0_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(0),
      Q => sum_reg_0_1(0),
      R => SR(0)
    );
\sum_reg_0_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(10),
      Q => sum_reg_0_1(10),
      R => SR(0)
    );
\sum_reg_0_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(11),
      Q => sum_reg_0_1(11),
      R => SR(0)
    );
\sum_reg_0_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(11 downto 8),
      O(3 downto 0) => sum_reg_0_10(11 downto 8),
      S(3) => \sum_reg_0_1[11]_i_2_n_0\,
      S(2) => \sum_reg_0_1[11]_i_3_n_0\,
      S(1) => \sum_reg_0_1[11]_i_4_n_0\,
      S(0) => \sum_reg_0_1[11]_i_5_n_0\
    );
\sum_reg_0_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(12),
      Q => sum_reg_0_1(12),
      R => SR(0)
    );
\sum_reg_0_1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_10(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(1),
      Q => sum_reg_0_1(1),
      R => SR(0)
    );
\sum_reg_0_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(2),
      Q => sum_reg_0_1(2),
      R => SR(0)
    );
\sum_reg_0_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(3),
      Q => sum_reg_0_1(3),
      R => SR(0)
    );
\sum_reg_0_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(3 downto 0),
      O(3 downto 0) => sum_reg_0_10(3 downto 0),
      S(3) => \sum_reg_0_1[3]_i_2_n_0\,
      S(2) => \sum_reg_0_1[3]_i_3_n_0\,
      S(1) => \sum_reg_0_1[3]_i_4_n_0\,
      S(0) => \sum_reg_0_1[3]_i_5_n_0\
    );
\sum_reg_0_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(4),
      Q => sum_reg_0_1(4),
      R => SR(0)
    );
\sum_reg_0_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(5),
      Q => sum_reg_0_1(5),
      R => SR(0)
    );
\sum_reg_0_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(6),
      Q => sum_reg_0_1(6),
      R => SR(0)
    );
\sum_reg_0_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(7),
      Q => sum_reg_0_1(7),
      R => SR(0)
    );
\sum_reg_0_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(7 downto 4),
      O(3 downto 0) => sum_reg_0_10(7 downto 4),
      S(3) => \sum_reg_0_1[7]_i_2_n_0\,
      S(2) => \sum_reg_0_1[7]_i_3_n_0\,
      S(1) => \sum_reg_0_1[7]_i_4_n_0\,
      S(0) => \sum_reg_0_1[7]_i_5_n_0\
    );
\sum_reg_0_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(8),
      Q => sum_reg_0_1(8),
      R => SR(0)
    );
\sum_reg_0_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(9),
      Q => sum_reg_0_1(9),
      R => SR(0)
    );
\sum_reg_0_2[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(11),
      I1 => value_reg_5(11),
      O => \sum_reg_0_2[11]_i_2_n_0\
    );
\sum_reg_0_2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(10),
      I1 => value_reg_5(10),
      O => \sum_reg_0_2[11]_i_3_n_0\
    );
\sum_reg_0_2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(9),
      I1 => value_reg_5(9),
      O => \sum_reg_0_2[11]_i_4_n_0\
    );
\sum_reg_0_2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(8),
      I1 => value_reg_5(8),
      O => \sum_reg_0_2[11]_i_5_n_0\
    );
\sum_reg_0_2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(3),
      I1 => value_reg_5(3),
      O => \sum_reg_0_2[3]_i_2_n_0\
    );
\sum_reg_0_2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(2),
      I1 => value_reg_5(2),
      O => \sum_reg_0_2[3]_i_3_n_0\
    );
\sum_reg_0_2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(1),
      I1 => value_reg_5(1),
      O => \sum_reg_0_2[3]_i_4_n_0\
    );
\sum_reg_0_2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(0),
      I1 => value_reg_5(0),
      O => \sum_reg_0_2[3]_i_5_n_0\
    );
\sum_reg_0_2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(7),
      I1 => value_reg_5(7),
      O => \sum_reg_0_2[7]_i_2_n_0\
    );
\sum_reg_0_2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(6),
      I1 => value_reg_5(6),
      O => \sum_reg_0_2[7]_i_3_n_0\
    );
\sum_reg_0_2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(5),
      I1 => value_reg_5(5),
      O => \sum_reg_0_2[7]_i_4_n_0\
    );
\sum_reg_0_2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(4),
      I1 => value_reg_5(4),
      O => \sum_reg_0_2[7]_i_5_n_0\
    );
\sum_reg_0_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(0),
      Q => sum_reg_0_2(0),
      R => SR(0)
    );
\sum_reg_0_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(10),
      Q => sum_reg_0_2(10),
      R => SR(0)
    );
\sum_reg_0_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(11),
      Q => sum_reg_0_2(11),
      R => SR(0)
    );
\sum_reg_0_2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_2_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(11 downto 8),
      O(3 downto 0) => sum_reg_0_20(11 downto 8),
      S(3) => \sum_reg_0_2[11]_i_2_n_0\,
      S(2) => \sum_reg_0_2[11]_i_3_n_0\,
      S(1) => \sum_reg_0_2[11]_i_4_n_0\,
      S(0) => \sum_reg_0_2[11]_i_5_n_0\
    );
\sum_reg_0_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(12),
      Q => sum_reg_0_2(12),
      R => SR(0)
    );
\sum_reg_0_2_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_20(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(1),
      Q => sum_reg_0_2(1),
      R => SR(0)
    );
\sum_reg_0_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(2),
      Q => sum_reg_0_2(2),
      R => SR(0)
    );
\sum_reg_0_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(3),
      Q => sum_reg_0_2(3),
      R => SR(0)
    );
\sum_reg_0_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_2_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(3 downto 0),
      O(3 downto 0) => sum_reg_0_20(3 downto 0),
      S(3) => \sum_reg_0_2[3]_i_2_n_0\,
      S(2) => \sum_reg_0_2[3]_i_3_n_0\,
      S(1) => \sum_reg_0_2[3]_i_4_n_0\,
      S(0) => \sum_reg_0_2[3]_i_5_n_0\
    );
\sum_reg_0_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(4),
      Q => sum_reg_0_2(4),
      R => SR(0)
    );
\sum_reg_0_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(5),
      Q => sum_reg_0_2(5),
      R => SR(0)
    );
\sum_reg_0_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(6),
      Q => sum_reg_0_2(6),
      R => SR(0)
    );
\sum_reg_0_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(7),
      Q => sum_reg_0_2(7),
      R => SR(0)
    );
\sum_reg_0_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_2_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(7 downto 4),
      O(3 downto 0) => sum_reg_0_20(7 downto 4),
      S(3) => \sum_reg_0_2[7]_i_2_n_0\,
      S(2) => \sum_reg_0_2[7]_i_3_n_0\,
      S(1) => \sum_reg_0_2[7]_i_4_n_0\,
      S(0) => \sum_reg_0_2[7]_i_5_n_0\
    );
\sum_reg_0_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(8),
      Q => sum_reg_0_2(8),
      R => SR(0)
    );
\sum_reg_0_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(9),
      Q => sum_reg_0_2(9),
      R => SR(0)
    );
\sum_reg_0_3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(11),
      I1 => value_reg_7(11),
      O => \sum_reg_0_3[11]_i_2_n_0\
    );
\sum_reg_0_3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(10),
      I1 => value_reg_7(10),
      O => \sum_reg_0_3[11]_i_3_n_0\
    );
\sum_reg_0_3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(9),
      I1 => value_reg_7(9),
      O => \sum_reg_0_3[11]_i_4_n_0\
    );
\sum_reg_0_3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(8),
      I1 => value_reg_7(8),
      O => \sum_reg_0_3[11]_i_5_n_0\
    );
\sum_reg_0_3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(3),
      I1 => value_reg_7(3),
      O => \sum_reg_0_3[3]_i_2_n_0\
    );
\sum_reg_0_3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(2),
      I1 => value_reg_7(2),
      O => \sum_reg_0_3[3]_i_3_n_0\
    );
\sum_reg_0_3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(1),
      I1 => value_reg_7(1),
      O => \sum_reg_0_3[3]_i_4_n_0\
    );
\sum_reg_0_3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(0),
      I1 => value_reg_7(0),
      O => \sum_reg_0_3[3]_i_5_n_0\
    );
\sum_reg_0_3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(7),
      I1 => value_reg_7(7),
      O => \sum_reg_0_3[7]_i_2_n_0\
    );
\sum_reg_0_3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(6),
      I1 => value_reg_7(6),
      O => \sum_reg_0_3[7]_i_3_n_0\
    );
\sum_reg_0_3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(5),
      I1 => value_reg_7(5),
      O => \sum_reg_0_3[7]_i_4_n_0\
    );
\sum_reg_0_3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(4),
      I1 => value_reg_7(4),
      O => \sum_reg_0_3[7]_i_5_n_0\
    );
\sum_reg_0_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(0),
      Q => sum_reg_0_3(0),
      R => SR(0)
    );
\sum_reg_0_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(10),
      Q => sum_reg_0_3(10),
      R => SR(0)
    );
\sum_reg_0_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(11),
      Q => sum_reg_0_3(11),
      R => SR(0)
    );
\sum_reg_0_3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_3_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(11 downto 8),
      O(3 downto 0) => sum_reg_0_30(11 downto 8),
      S(3) => \sum_reg_0_3[11]_i_2_n_0\,
      S(2) => \sum_reg_0_3[11]_i_3_n_0\,
      S(1) => \sum_reg_0_3[11]_i_4_n_0\,
      S(0) => \sum_reg_0_3[11]_i_5_n_0\
    );
\sum_reg_0_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(12),
      Q => sum_reg_0_3(12),
      R => SR(0)
    );
\sum_reg_0_3_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_30(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(1),
      Q => sum_reg_0_3(1),
      R => SR(0)
    );
\sum_reg_0_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(2),
      Q => sum_reg_0_3(2),
      R => SR(0)
    );
\sum_reg_0_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(3),
      Q => sum_reg_0_3(3),
      R => SR(0)
    );
\sum_reg_0_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_3_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(3 downto 0),
      O(3 downto 0) => sum_reg_0_30(3 downto 0),
      S(3) => \sum_reg_0_3[3]_i_2_n_0\,
      S(2) => \sum_reg_0_3[3]_i_3_n_0\,
      S(1) => \sum_reg_0_3[3]_i_4_n_0\,
      S(0) => \sum_reg_0_3[3]_i_5_n_0\
    );
\sum_reg_0_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(4),
      Q => sum_reg_0_3(4),
      R => SR(0)
    );
\sum_reg_0_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(5),
      Q => sum_reg_0_3(5),
      R => SR(0)
    );
\sum_reg_0_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(6),
      Q => sum_reg_0_3(6),
      R => SR(0)
    );
\sum_reg_0_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(7),
      Q => sum_reg_0_3(7),
      R => SR(0)
    );
\sum_reg_0_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_3_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(7 downto 4),
      O(3 downto 0) => sum_reg_0_30(7 downto 4),
      S(3) => \sum_reg_0_3[7]_i_2_n_0\,
      S(2) => \sum_reg_0_3[7]_i_3_n_0\,
      S(1) => \sum_reg_0_3[7]_i_4_n_0\,
      S(0) => \sum_reg_0_3[7]_i_5_n_0\
    );
\sum_reg_0_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(8),
      Q => sum_reg_0_3(8),
      R => SR(0)
    );
\sum_reg_0_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(9),
      Q => sum_reg_0_3(9),
      R => SR(0)
    );
\sum_reg_0_4[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(11),
      I1 => value_reg_9(11),
      O => \sum_reg_0_4[11]_i_2_n_0\
    );
\sum_reg_0_4[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(10),
      I1 => value_reg_9(10),
      O => \sum_reg_0_4[11]_i_3_n_0\
    );
\sum_reg_0_4[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(9),
      I1 => value_reg_9(9),
      O => \sum_reg_0_4[11]_i_4_n_0\
    );
\sum_reg_0_4[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(8),
      I1 => value_reg_9(8),
      O => \sum_reg_0_4[11]_i_5_n_0\
    );
\sum_reg_0_4[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(3),
      I1 => value_reg_9(3),
      O => \sum_reg_0_4[3]_i_2_n_0\
    );
\sum_reg_0_4[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(2),
      I1 => value_reg_9(2),
      O => \sum_reg_0_4[3]_i_3_n_0\
    );
\sum_reg_0_4[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(1),
      I1 => value_reg_9(1),
      O => \sum_reg_0_4[3]_i_4_n_0\
    );
\sum_reg_0_4[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(0),
      I1 => value_reg_9(0),
      O => \sum_reg_0_4[3]_i_5_n_0\
    );
\sum_reg_0_4[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(7),
      I1 => value_reg_9(7),
      O => \sum_reg_0_4[7]_i_2_n_0\
    );
\sum_reg_0_4[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(6),
      I1 => value_reg_9(6),
      O => \sum_reg_0_4[7]_i_3_n_0\
    );
\sum_reg_0_4[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(5),
      I1 => value_reg_9(5),
      O => \sum_reg_0_4[7]_i_4_n_0\
    );
\sum_reg_0_4[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(4),
      I1 => value_reg_9(4),
      O => \sum_reg_0_4[7]_i_5_n_0\
    );
\sum_reg_0_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(0),
      Q => sum_reg_0_4(0),
      R => SR(0)
    );
\sum_reg_0_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(10),
      Q => sum_reg_0_4(10),
      R => SR(0)
    );
\sum_reg_0_4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(11),
      Q => sum_reg_0_4(11),
      R => SR(0)
    );
\sum_reg_0_4_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_4_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(11 downto 8),
      O(3 downto 0) => sum_reg_0_40(11 downto 8),
      S(3) => \sum_reg_0_4[11]_i_2_n_0\,
      S(2) => \sum_reg_0_4[11]_i_3_n_0\,
      S(1) => \sum_reg_0_4[11]_i_4_n_0\,
      S(0) => \sum_reg_0_4[11]_i_5_n_0\
    );
\sum_reg_0_4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(12),
      Q => sum_reg_0_4(12),
      R => SR(0)
    );
\sum_reg_0_4_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_40(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(1),
      Q => sum_reg_0_4(1),
      R => SR(0)
    );
\sum_reg_0_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(2),
      Q => sum_reg_0_4(2),
      R => SR(0)
    );
\sum_reg_0_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(3),
      Q => sum_reg_0_4(3),
      R => SR(0)
    );
\sum_reg_0_4_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_4_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(3 downto 0),
      O(3 downto 0) => sum_reg_0_40(3 downto 0),
      S(3) => \sum_reg_0_4[3]_i_2_n_0\,
      S(2) => \sum_reg_0_4[3]_i_3_n_0\,
      S(1) => \sum_reg_0_4[3]_i_4_n_0\,
      S(0) => \sum_reg_0_4[3]_i_5_n_0\
    );
\sum_reg_0_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(4),
      Q => sum_reg_0_4(4),
      R => SR(0)
    );
\sum_reg_0_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(5),
      Q => sum_reg_0_4(5),
      R => SR(0)
    );
\sum_reg_0_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(6),
      Q => sum_reg_0_4(6),
      R => SR(0)
    );
\sum_reg_0_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(7),
      Q => sum_reg_0_4(7),
      R => SR(0)
    );
\sum_reg_0_4_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_4_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(7 downto 4),
      O(3 downto 0) => sum_reg_0_40(7 downto 4),
      S(3) => \sum_reg_0_4[7]_i_2_n_0\,
      S(2) => \sum_reg_0_4[7]_i_3_n_0\,
      S(1) => \sum_reg_0_4[7]_i_4_n_0\,
      S(0) => \sum_reg_0_4[7]_i_5_n_0\
    );
\sum_reg_0_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(8),
      Q => sum_reg_0_4(8),
      R => SR(0)
    );
\sum_reg_0_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(9),
      Q => sum_reg_0_4(9),
      R => SR(0)
    );
\sum_reg_0_5[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(11),
      I1 => value_reg_11(11),
      O => \sum_reg_0_5[11]_i_2_n_0\
    );
\sum_reg_0_5[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(10),
      I1 => value_reg_11(10),
      O => \sum_reg_0_5[11]_i_3_n_0\
    );
\sum_reg_0_5[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(9),
      I1 => value_reg_11(9),
      O => \sum_reg_0_5[11]_i_4_n_0\
    );
\sum_reg_0_5[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(8),
      I1 => value_reg_11(8),
      O => \sum_reg_0_5[11]_i_5_n_0\
    );
\sum_reg_0_5[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(3),
      I1 => value_reg_11(3),
      O => \sum_reg_0_5[3]_i_2_n_0\
    );
\sum_reg_0_5[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(2),
      I1 => value_reg_11(2),
      O => \sum_reg_0_5[3]_i_3_n_0\
    );
\sum_reg_0_5[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(1),
      I1 => value_reg_11(1),
      O => \sum_reg_0_5[3]_i_4_n_0\
    );
\sum_reg_0_5[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(0),
      I1 => value_reg_11(0),
      O => \sum_reg_0_5[3]_i_5_n_0\
    );
\sum_reg_0_5[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(7),
      I1 => value_reg_11(7),
      O => \sum_reg_0_5[7]_i_2_n_0\
    );
\sum_reg_0_5[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(6),
      I1 => value_reg_11(6),
      O => \sum_reg_0_5[7]_i_3_n_0\
    );
\sum_reg_0_5[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(5),
      I1 => value_reg_11(5),
      O => \sum_reg_0_5[7]_i_4_n_0\
    );
\sum_reg_0_5[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(4),
      I1 => value_reg_11(4),
      O => \sum_reg_0_5[7]_i_5_n_0\
    );
\sum_reg_0_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(0),
      Q => sum_reg_0_5(0),
      R => SR(0)
    );
\sum_reg_0_5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(10),
      Q => sum_reg_0_5(10),
      R => SR(0)
    );
\sum_reg_0_5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(11),
      Q => sum_reg_0_5(11),
      R => SR(0)
    );
\sum_reg_0_5_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_5_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(11 downto 8),
      O(3 downto 0) => sum_reg_0_50(11 downto 8),
      S(3) => \sum_reg_0_5[11]_i_2_n_0\,
      S(2) => \sum_reg_0_5[11]_i_3_n_0\,
      S(1) => \sum_reg_0_5[11]_i_4_n_0\,
      S(0) => \sum_reg_0_5[11]_i_5_n_0\
    );
\sum_reg_0_5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(12),
      Q => sum_reg_0_5(12),
      R => SR(0)
    );
\sum_reg_0_5_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_50(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(1),
      Q => sum_reg_0_5(1),
      R => SR(0)
    );
\sum_reg_0_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(2),
      Q => sum_reg_0_5(2),
      R => SR(0)
    );
\sum_reg_0_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(3),
      Q => sum_reg_0_5(3),
      R => SR(0)
    );
\sum_reg_0_5_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_5_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(3 downto 0),
      O(3 downto 0) => sum_reg_0_50(3 downto 0),
      S(3) => \sum_reg_0_5[3]_i_2_n_0\,
      S(2) => \sum_reg_0_5[3]_i_3_n_0\,
      S(1) => \sum_reg_0_5[3]_i_4_n_0\,
      S(0) => \sum_reg_0_5[3]_i_5_n_0\
    );
\sum_reg_0_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(4),
      Q => sum_reg_0_5(4),
      R => SR(0)
    );
\sum_reg_0_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(5),
      Q => sum_reg_0_5(5),
      R => SR(0)
    );
\sum_reg_0_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(6),
      Q => sum_reg_0_5(6),
      R => SR(0)
    );
\sum_reg_0_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(7),
      Q => sum_reg_0_5(7),
      R => SR(0)
    );
\sum_reg_0_5_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_5_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(7 downto 4),
      O(3 downto 0) => sum_reg_0_50(7 downto 4),
      S(3) => \sum_reg_0_5[7]_i_2_n_0\,
      S(2) => \sum_reg_0_5[7]_i_3_n_0\,
      S(1) => \sum_reg_0_5[7]_i_4_n_0\,
      S(0) => \sum_reg_0_5[7]_i_5_n_0\
    );
\sum_reg_0_5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(8),
      Q => sum_reg_0_5(8),
      R => SR(0)
    );
\sum_reg_0_5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(9),
      Q => sum_reg_0_5(9),
      R => SR(0)
    );
\sum_reg_0_6[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(11),
      I1 => value_reg_13(11),
      O => \sum_reg_0_6[11]_i_2_n_0\
    );
\sum_reg_0_6[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(10),
      I1 => value_reg_13(10),
      O => \sum_reg_0_6[11]_i_3_n_0\
    );
\sum_reg_0_6[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(9),
      I1 => value_reg_13(9),
      O => \sum_reg_0_6[11]_i_4_n_0\
    );
\sum_reg_0_6[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(8),
      I1 => value_reg_13(8),
      O => \sum_reg_0_6[11]_i_5_n_0\
    );
\sum_reg_0_6[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(3),
      I1 => value_reg_13(3),
      O => \sum_reg_0_6[3]_i_2_n_0\
    );
\sum_reg_0_6[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(2),
      I1 => value_reg_13(2),
      O => \sum_reg_0_6[3]_i_3_n_0\
    );
\sum_reg_0_6[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(1),
      I1 => value_reg_13(1),
      O => \sum_reg_0_6[3]_i_4_n_0\
    );
\sum_reg_0_6[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(0),
      I1 => value_reg_13(0),
      O => \sum_reg_0_6[3]_i_5_n_0\
    );
\sum_reg_0_6[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(7),
      I1 => value_reg_13(7),
      O => \sum_reg_0_6[7]_i_2_n_0\
    );
\sum_reg_0_6[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(6),
      I1 => value_reg_13(6),
      O => \sum_reg_0_6[7]_i_3_n_0\
    );
\sum_reg_0_6[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(5),
      I1 => value_reg_13(5),
      O => \sum_reg_0_6[7]_i_4_n_0\
    );
\sum_reg_0_6[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(4),
      I1 => value_reg_13(4),
      O => \sum_reg_0_6[7]_i_5_n_0\
    );
\sum_reg_0_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(0),
      Q => sum_reg_0_6(0),
      R => SR(0)
    );
\sum_reg_0_6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(10),
      Q => sum_reg_0_6(10),
      R => SR(0)
    );
\sum_reg_0_6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(11),
      Q => sum_reg_0_6(11),
      R => SR(0)
    );
\sum_reg_0_6_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_6_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(11 downto 8),
      O(3 downto 0) => sum_reg_0_60(11 downto 8),
      S(3) => \sum_reg_0_6[11]_i_2_n_0\,
      S(2) => \sum_reg_0_6[11]_i_3_n_0\,
      S(1) => \sum_reg_0_6[11]_i_4_n_0\,
      S(0) => \sum_reg_0_6[11]_i_5_n_0\
    );
\sum_reg_0_6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(12),
      Q => sum_reg_0_6(12),
      R => SR(0)
    );
\sum_reg_0_6_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_60(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(1),
      Q => sum_reg_0_6(1),
      R => SR(0)
    );
\sum_reg_0_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(2),
      Q => sum_reg_0_6(2),
      R => SR(0)
    );
\sum_reg_0_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(3),
      Q => sum_reg_0_6(3),
      R => SR(0)
    );
\sum_reg_0_6_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_6_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(3 downto 0),
      O(3 downto 0) => sum_reg_0_60(3 downto 0),
      S(3) => \sum_reg_0_6[3]_i_2_n_0\,
      S(2) => \sum_reg_0_6[3]_i_3_n_0\,
      S(1) => \sum_reg_0_6[3]_i_4_n_0\,
      S(0) => \sum_reg_0_6[3]_i_5_n_0\
    );
\sum_reg_0_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(4),
      Q => sum_reg_0_6(4),
      R => SR(0)
    );
\sum_reg_0_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(5),
      Q => sum_reg_0_6(5),
      R => SR(0)
    );
\sum_reg_0_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(6),
      Q => sum_reg_0_6(6),
      R => SR(0)
    );
\sum_reg_0_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(7),
      Q => sum_reg_0_6(7),
      R => SR(0)
    );
\sum_reg_0_6_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_6_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(7 downto 4),
      O(3 downto 0) => sum_reg_0_60(7 downto 4),
      S(3) => \sum_reg_0_6[7]_i_2_n_0\,
      S(2) => \sum_reg_0_6[7]_i_3_n_0\,
      S(1) => \sum_reg_0_6[7]_i_4_n_0\,
      S(0) => \sum_reg_0_6[7]_i_5_n_0\
    );
\sum_reg_0_6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(8),
      Q => sum_reg_0_6(8),
      R => SR(0)
    );
\sum_reg_0_6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(9),
      Q => sum_reg_0_6(9),
      R => SR(0)
    );
\sum_reg_0_7[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(11),
      I1 => value_reg_15(11),
      O => \sum_reg_0_7[11]_i_2_n_0\
    );
\sum_reg_0_7[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(10),
      I1 => value_reg_15(10),
      O => \sum_reg_0_7[11]_i_3_n_0\
    );
\sum_reg_0_7[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(9),
      I1 => value_reg_15(9),
      O => \sum_reg_0_7[11]_i_4_n_0\
    );
\sum_reg_0_7[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(8),
      I1 => value_reg_15(8),
      O => \sum_reg_0_7[11]_i_5_n_0\
    );
\sum_reg_0_7[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(3),
      I1 => value_reg_15(3),
      O => \sum_reg_0_7[3]_i_2_n_0\
    );
\sum_reg_0_7[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(2),
      I1 => value_reg_15(2),
      O => \sum_reg_0_7[3]_i_3_n_0\
    );
\sum_reg_0_7[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(1),
      I1 => value_reg_15(1),
      O => \sum_reg_0_7[3]_i_4_n_0\
    );
\sum_reg_0_7[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(0),
      I1 => value_reg_15(0),
      O => \sum_reg_0_7[3]_i_5_n_0\
    );
\sum_reg_0_7[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(7),
      I1 => value_reg_15(7),
      O => \sum_reg_0_7[7]_i_2_n_0\
    );
\sum_reg_0_7[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(6),
      I1 => value_reg_15(6),
      O => \sum_reg_0_7[7]_i_3_n_0\
    );
\sum_reg_0_7[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(5),
      I1 => value_reg_15(5),
      O => \sum_reg_0_7[7]_i_4_n_0\
    );
\sum_reg_0_7[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(4),
      I1 => value_reg_15(4),
      O => \sum_reg_0_7[7]_i_5_n_0\
    );
\sum_reg_0_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(0),
      Q => sum_reg_0_7(0),
      R => SR(0)
    );
\sum_reg_0_7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(10),
      Q => sum_reg_0_7(10),
      R => SR(0)
    );
\sum_reg_0_7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(11),
      Q => sum_reg_0_7(11),
      R => SR(0)
    );
\sum_reg_0_7_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_7_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(11 downto 8),
      O(3 downto 0) => sum_reg_0_70(11 downto 8),
      S(3) => \sum_reg_0_7[11]_i_2_n_0\,
      S(2) => \sum_reg_0_7[11]_i_3_n_0\,
      S(1) => \sum_reg_0_7[11]_i_4_n_0\,
      S(0) => \sum_reg_0_7[11]_i_5_n_0\
    );
\sum_reg_0_7_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(12),
      Q => sum_reg_0_7(12),
      R => SR(0)
    );
\sum_reg_0_7_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_70(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(1),
      Q => sum_reg_0_7(1),
      R => SR(0)
    );
\sum_reg_0_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(2),
      Q => sum_reg_0_7(2),
      R => SR(0)
    );
\sum_reg_0_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(3),
      Q => sum_reg_0_7(3),
      R => SR(0)
    );
\sum_reg_0_7_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_7_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(3 downto 0),
      O(3 downto 0) => sum_reg_0_70(3 downto 0),
      S(3) => \sum_reg_0_7[3]_i_2_n_0\,
      S(2) => \sum_reg_0_7[3]_i_3_n_0\,
      S(1) => \sum_reg_0_7[3]_i_4_n_0\,
      S(0) => \sum_reg_0_7[3]_i_5_n_0\
    );
\sum_reg_0_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(4),
      Q => sum_reg_0_7(4),
      R => SR(0)
    );
\sum_reg_0_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(5),
      Q => sum_reg_0_7(5),
      R => SR(0)
    );
\sum_reg_0_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(6),
      Q => sum_reg_0_7(6),
      R => SR(0)
    );
\sum_reg_0_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(7),
      Q => sum_reg_0_7(7),
      R => SR(0)
    );
\sum_reg_0_7_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_7_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(7 downto 4),
      O(3 downto 0) => sum_reg_0_70(7 downto 4),
      S(3) => \sum_reg_0_7[7]_i_2_n_0\,
      S(2) => \sum_reg_0_7[7]_i_3_n_0\,
      S(1) => \sum_reg_0_7[7]_i_4_n_0\,
      S(0) => \sum_reg_0_7[7]_i_5_n_0\
    );
\sum_reg_0_7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(8),
      Q => sum_reg_0_7(8),
      R => SR(0)
    );
\sum_reg_0_7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(9),
      Q => sum_reg_0_7(9),
      R => SR(0)
    );
\sum_reg_1_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(11),
      I1 => sum_reg_0_1(11),
      O => \sum_reg_1_0[11]_i_2_n_0\
    );
\sum_reg_1_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(10),
      I1 => sum_reg_0_1(10),
      O => \sum_reg_1_0[11]_i_3_n_0\
    );
\sum_reg_1_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(9),
      I1 => sum_reg_0_1(9),
      O => \sum_reg_1_0[11]_i_4_n_0\
    );
\sum_reg_1_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(8),
      I1 => sum_reg_0_1(8),
      O => \sum_reg_1_0[11]_i_5_n_0\
    );
\sum_reg_1_0[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(12),
      I1 => sum_reg_0_1(12),
      O => \sum_reg_1_0[13]_i_2_n_0\
    );
\sum_reg_1_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(3),
      I1 => sum_reg_0_1(3),
      O => \sum_reg_1_0[3]_i_2_n_0\
    );
\sum_reg_1_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(2),
      I1 => sum_reg_0_1(2),
      O => \sum_reg_1_0[3]_i_3_n_0\
    );
\sum_reg_1_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(1),
      I1 => sum_reg_0_1(1),
      O => \sum_reg_1_0[3]_i_4_n_0\
    );
\sum_reg_1_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(0),
      I1 => sum_reg_0_1(0),
      O => \sum_reg_1_0[3]_i_5_n_0\
    );
\sum_reg_1_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(7),
      I1 => sum_reg_0_1(7),
      O => \sum_reg_1_0[7]_i_2_n_0\
    );
\sum_reg_1_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(6),
      I1 => sum_reg_0_1(6),
      O => \sum_reg_1_0[7]_i_3_n_0\
    );
\sum_reg_1_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(5),
      I1 => sum_reg_0_1(5),
      O => \sum_reg_1_0[7]_i_4_n_0\
    );
\sum_reg_1_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(4),
      I1 => sum_reg_0_1(4),
      O => \sum_reg_1_0[7]_i_5_n_0\
    );
\sum_reg_1_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(0),
      Q => sum_reg_1_0(0),
      R => SR(0)
    );
\sum_reg_1_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(10),
      Q => sum_reg_1_0(10),
      R => SR(0)
    );
\sum_reg_1_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(11),
      Q => sum_reg_1_0(11),
      R => SR(0)
    );
\sum_reg_1_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(11 downto 8),
      O(3 downto 0) => sum_reg_1_00(11 downto 8),
      S(3) => \sum_reg_1_0[11]_i_2_n_0\,
      S(2) => \sum_reg_1_0[11]_i_3_n_0\,
      S(1) => \sum_reg_1_0[11]_i_4_n_0\,
      S(0) => \sum_reg_1_0[11]_i_5_n_0\
    );
\sum_reg_1_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(12),
      Q => sum_reg_1_0(12),
      R => SR(0)
    );
\sum_reg_1_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(13),
      Q => sum_reg_1_0(13),
      R => SR(0)
    );
\sum_reg_1_0_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_00(13),
      CO(0) => \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_0(12),
      O(3 downto 1) => \NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_00(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_0[13]_i_2_n_0\
    );
\sum_reg_1_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(1),
      Q => sum_reg_1_0(1),
      R => SR(0)
    );
\sum_reg_1_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(2),
      Q => sum_reg_1_0(2),
      R => SR(0)
    );
\sum_reg_1_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(3),
      Q => sum_reg_1_0(3),
      R => SR(0)
    );
\sum_reg_1_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(3 downto 0),
      O(3 downto 0) => sum_reg_1_00(3 downto 0),
      S(3) => \sum_reg_1_0[3]_i_2_n_0\,
      S(2) => \sum_reg_1_0[3]_i_3_n_0\,
      S(1) => \sum_reg_1_0[3]_i_4_n_0\,
      S(0) => \sum_reg_1_0[3]_i_5_n_0\
    );
\sum_reg_1_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(4),
      Q => sum_reg_1_0(4),
      R => SR(0)
    );
\sum_reg_1_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(5),
      Q => sum_reg_1_0(5),
      R => SR(0)
    );
\sum_reg_1_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(6),
      Q => sum_reg_1_0(6),
      R => SR(0)
    );
\sum_reg_1_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(7),
      Q => sum_reg_1_0(7),
      R => SR(0)
    );
\sum_reg_1_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(7 downto 4),
      O(3 downto 0) => sum_reg_1_00(7 downto 4),
      S(3) => \sum_reg_1_0[7]_i_2_n_0\,
      S(2) => \sum_reg_1_0[7]_i_3_n_0\,
      S(1) => \sum_reg_1_0[7]_i_4_n_0\,
      S(0) => \sum_reg_1_0[7]_i_5_n_0\
    );
\sum_reg_1_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(8),
      Q => sum_reg_1_0(8),
      R => SR(0)
    );
\sum_reg_1_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(9),
      Q => sum_reg_1_0(9),
      R => SR(0)
    );
\sum_reg_1_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(11),
      I1 => sum_reg_0_3(11),
      O => \sum_reg_1_1[11]_i_2_n_0\
    );
\sum_reg_1_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(10),
      I1 => sum_reg_0_3(10),
      O => \sum_reg_1_1[11]_i_3_n_0\
    );
\sum_reg_1_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(9),
      I1 => sum_reg_0_3(9),
      O => \sum_reg_1_1[11]_i_4_n_0\
    );
\sum_reg_1_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(8),
      I1 => sum_reg_0_3(8),
      O => \sum_reg_1_1[11]_i_5_n_0\
    );
\sum_reg_1_1[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(12),
      I1 => sum_reg_0_3(12),
      O => \sum_reg_1_1[13]_i_2_n_0\
    );
\sum_reg_1_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(3),
      I1 => sum_reg_0_3(3),
      O => \sum_reg_1_1[3]_i_2_n_0\
    );
\sum_reg_1_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(2),
      I1 => sum_reg_0_3(2),
      O => \sum_reg_1_1[3]_i_3_n_0\
    );
\sum_reg_1_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(1),
      I1 => sum_reg_0_3(1),
      O => \sum_reg_1_1[3]_i_4_n_0\
    );
\sum_reg_1_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(0),
      I1 => sum_reg_0_3(0),
      O => \sum_reg_1_1[3]_i_5_n_0\
    );
\sum_reg_1_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(7),
      I1 => sum_reg_0_3(7),
      O => \sum_reg_1_1[7]_i_2_n_0\
    );
\sum_reg_1_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(6),
      I1 => sum_reg_0_3(6),
      O => \sum_reg_1_1[7]_i_3_n_0\
    );
\sum_reg_1_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(5),
      I1 => sum_reg_0_3(5),
      O => \sum_reg_1_1[7]_i_4_n_0\
    );
\sum_reg_1_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(4),
      I1 => sum_reg_0_3(4),
      O => \sum_reg_1_1[7]_i_5_n_0\
    );
\sum_reg_1_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(0),
      Q => sum_reg_1_1(0),
      R => SR(0)
    );
\sum_reg_1_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(10),
      Q => sum_reg_1_1(10),
      R => SR(0)
    );
\sum_reg_1_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(11),
      Q => sum_reg_1_1(11),
      R => SR(0)
    );
\sum_reg_1_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(11 downto 8),
      O(3 downto 0) => sum_reg_1_10(11 downto 8),
      S(3) => \sum_reg_1_1[11]_i_2_n_0\,
      S(2) => \sum_reg_1_1[11]_i_3_n_0\,
      S(1) => \sum_reg_1_1[11]_i_4_n_0\,
      S(0) => \sum_reg_1_1[11]_i_5_n_0\
    );
\sum_reg_1_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(12),
      Q => sum_reg_1_1(12),
      R => SR(0)
    );
\sum_reg_1_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(13),
      Q => sum_reg_1_1(13),
      R => SR(0)
    );
\sum_reg_1_1_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_10(13),
      CO(0) => \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_2(12),
      O(3 downto 1) => \NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_10(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_1[13]_i_2_n_0\
    );
\sum_reg_1_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(1),
      Q => sum_reg_1_1(1),
      R => SR(0)
    );
\sum_reg_1_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(2),
      Q => sum_reg_1_1(2),
      R => SR(0)
    );
\sum_reg_1_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(3),
      Q => sum_reg_1_1(3),
      R => SR(0)
    );
\sum_reg_1_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(3 downto 0),
      O(3 downto 0) => sum_reg_1_10(3 downto 0),
      S(3) => \sum_reg_1_1[3]_i_2_n_0\,
      S(2) => \sum_reg_1_1[3]_i_3_n_0\,
      S(1) => \sum_reg_1_1[3]_i_4_n_0\,
      S(0) => \sum_reg_1_1[3]_i_5_n_0\
    );
\sum_reg_1_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(4),
      Q => sum_reg_1_1(4),
      R => SR(0)
    );
\sum_reg_1_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(5),
      Q => sum_reg_1_1(5),
      R => SR(0)
    );
\sum_reg_1_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(6),
      Q => sum_reg_1_1(6),
      R => SR(0)
    );
\sum_reg_1_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(7),
      Q => sum_reg_1_1(7),
      R => SR(0)
    );
\sum_reg_1_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(7 downto 4),
      O(3 downto 0) => sum_reg_1_10(7 downto 4),
      S(3) => \sum_reg_1_1[7]_i_2_n_0\,
      S(2) => \sum_reg_1_1[7]_i_3_n_0\,
      S(1) => \sum_reg_1_1[7]_i_4_n_0\,
      S(0) => \sum_reg_1_1[7]_i_5_n_0\
    );
\sum_reg_1_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(8),
      Q => sum_reg_1_1(8),
      R => SR(0)
    );
\sum_reg_1_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(9),
      Q => sum_reg_1_1(9),
      R => SR(0)
    );
\sum_reg_1_2[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(11),
      I1 => sum_reg_0_5(11),
      O => \sum_reg_1_2[11]_i_2_n_0\
    );
\sum_reg_1_2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(10),
      I1 => sum_reg_0_5(10),
      O => \sum_reg_1_2[11]_i_3_n_0\
    );
\sum_reg_1_2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(9),
      I1 => sum_reg_0_5(9),
      O => \sum_reg_1_2[11]_i_4_n_0\
    );
\sum_reg_1_2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(8),
      I1 => sum_reg_0_5(8),
      O => \sum_reg_1_2[11]_i_5_n_0\
    );
\sum_reg_1_2[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(12),
      I1 => sum_reg_0_5(12),
      O => \sum_reg_1_2[13]_i_2_n_0\
    );
\sum_reg_1_2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(3),
      I1 => sum_reg_0_5(3),
      O => \sum_reg_1_2[3]_i_2_n_0\
    );
\sum_reg_1_2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(2),
      I1 => sum_reg_0_5(2),
      O => \sum_reg_1_2[3]_i_3_n_0\
    );
\sum_reg_1_2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(1),
      I1 => sum_reg_0_5(1),
      O => \sum_reg_1_2[3]_i_4_n_0\
    );
\sum_reg_1_2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(0),
      I1 => sum_reg_0_5(0),
      O => \sum_reg_1_2[3]_i_5_n_0\
    );
\sum_reg_1_2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(7),
      I1 => sum_reg_0_5(7),
      O => \sum_reg_1_2[7]_i_2_n_0\
    );
\sum_reg_1_2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(6),
      I1 => sum_reg_0_5(6),
      O => \sum_reg_1_2[7]_i_3_n_0\
    );
\sum_reg_1_2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(5),
      I1 => sum_reg_0_5(5),
      O => \sum_reg_1_2[7]_i_4_n_0\
    );
\sum_reg_1_2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(4),
      I1 => sum_reg_0_5(4),
      O => \sum_reg_1_2[7]_i_5_n_0\
    );
\sum_reg_1_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(0),
      Q => sum_reg_1_2(0),
      R => SR(0)
    );
\sum_reg_1_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(10),
      Q => sum_reg_1_2(10),
      R => SR(0)
    );
\sum_reg_1_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(11),
      Q => sum_reg_1_2(11),
      R => SR(0)
    );
\sum_reg_1_2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_2_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(11 downto 8),
      O(3 downto 0) => sum_reg_1_20(11 downto 8),
      S(3) => \sum_reg_1_2[11]_i_2_n_0\,
      S(2) => \sum_reg_1_2[11]_i_3_n_0\,
      S(1) => \sum_reg_1_2[11]_i_4_n_0\,
      S(0) => \sum_reg_1_2[11]_i_5_n_0\
    );
\sum_reg_1_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(12),
      Q => sum_reg_1_2(12),
      R => SR(0)
    );
\sum_reg_1_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(13),
      Q => sum_reg_1_2(13),
      R => SR(0)
    );
\sum_reg_1_2_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_20(13),
      CO(0) => \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_4(12),
      O(3 downto 1) => \NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_20(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_2[13]_i_2_n_0\
    );
\sum_reg_1_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(1),
      Q => sum_reg_1_2(1),
      R => SR(0)
    );
\sum_reg_1_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(2),
      Q => sum_reg_1_2(2),
      R => SR(0)
    );
\sum_reg_1_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(3),
      Q => sum_reg_1_2(3),
      R => SR(0)
    );
\sum_reg_1_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_2_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(3 downto 0),
      O(3 downto 0) => sum_reg_1_20(3 downto 0),
      S(3) => \sum_reg_1_2[3]_i_2_n_0\,
      S(2) => \sum_reg_1_2[3]_i_3_n_0\,
      S(1) => \sum_reg_1_2[3]_i_4_n_0\,
      S(0) => \sum_reg_1_2[3]_i_5_n_0\
    );
\sum_reg_1_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(4),
      Q => sum_reg_1_2(4),
      R => SR(0)
    );
\sum_reg_1_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(5),
      Q => sum_reg_1_2(5),
      R => SR(0)
    );
\sum_reg_1_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(6),
      Q => sum_reg_1_2(6),
      R => SR(0)
    );
\sum_reg_1_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(7),
      Q => sum_reg_1_2(7),
      R => SR(0)
    );
\sum_reg_1_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_2_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(7 downto 4),
      O(3 downto 0) => sum_reg_1_20(7 downto 4),
      S(3) => \sum_reg_1_2[7]_i_2_n_0\,
      S(2) => \sum_reg_1_2[7]_i_3_n_0\,
      S(1) => \sum_reg_1_2[7]_i_4_n_0\,
      S(0) => \sum_reg_1_2[7]_i_5_n_0\
    );
\sum_reg_1_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(8),
      Q => sum_reg_1_2(8),
      R => SR(0)
    );
\sum_reg_1_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(9),
      Q => sum_reg_1_2(9),
      R => SR(0)
    );
\sum_reg_1_3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(11),
      I1 => sum_reg_0_7(11),
      O => \sum_reg_1_3[11]_i_2_n_0\
    );
\sum_reg_1_3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(10),
      I1 => sum_reg_0_7(10),
      O => \sum_reg_1_3[11]_i_3_n_0\
    );
\sum_reg_1_3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(9),
      I1 => sum_reg_0_7(9),
      O => \sum_reg_1_3[11]_i_4_n_0\
    );
\sum_reg_1_3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(8),
      I1 => sum_reg_0_7(8),
      O => \sum_reg_1_3[11]_i_5_n_0\
    );
\sum_reg_1_3[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(12),
      I1 => sum_reg_0_7(12),
      O => \sum_reg_1_3[13]_i_2_n_0\
    );
\sum_reg_1_3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(3),
      I1 => sum_reg_0_7(3),
      O => \sum_reg_1_3[3]_i_2_n_0\
    );
\sum_reg_1_3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(2),
      I1 => sum_reg_0_7(2),
      O => \sum_reg_1_3[3]_i_3_n_0\
    );
\sum_reg_1_3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(1),
      I1 => sum_reg_0_7(1),
      O => \sum_reg_1_3[3]_i_4_n_0\
    );
\sum_reg_1_3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(0),
      I1 => sum_reg_0_7(0),
      O => \sum_reg_1_3[3]_i_5_n_0\
    );
\sum_reg_1_3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(7),
      I1 => sum_reg_0_7(7),
      O => \sum_reg_1_3[7]_i_2_n_0\
    );
\sum_reg_1_3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(6),
      I1 => sum_reg_0_7(6),
      O => \sum_reg_1_3[7]_i_3_n_0\
    );
\sum_reg_1_3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(5),
      I1 => sum_reg_0_7(5),
      O => \sum_reg_1_3[7]_i_4_n_0\
    );
\sum_reg_1_3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(4),
      I1 => sum_reg_0_7(4),
      O => \sum_reg_1_3[7]_i_5_n_0\
    );
\sum_reg_1_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(0),
      Q => sum_reg_1_3(0),
      R => SR(0)
    );
\sum_reg_1_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(10),
      Q => sum_reg_1_3(10),
      R => SR(0)
    );
\sum_reg_1_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(11),
      Q => sum_reg_1_3(11),
      R => SR(0)
    );
\sum_reg_1_3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_3_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(11 downto 8),
      O(3 downto 0) => sum_reg_1_30(11 downto 8),
      S(3) => \sum_reg_1_3[11]_i_2_n_0\,
      S(2) => \sum_reg_1_3[11]_i_3_n_0\,
      S(1) => \sum_reg_1_3[11]_i_4_n_0\,
      S(0) => \sum_reg_1_3[11]_i_5_n_0\
    );
\sum_reg_1_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(12),
      Q => sum_reg_1_3(12),
      R => SR(0)
    );
\sum_reg_1_3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(13),
      Q => sum_reg_1_3(13),
      R => SR(0)
    );
\sum_reg_1_3_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_30(13),
      CO(0) => \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_6(12),
      O(3 downto 1) => \NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_30(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_3[13]_i_2_n_0\
    );
\sum_reg_1_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(1),
      Q => sum_reg_1_3(1),
      R => SR(0)
    );
\sum_reg_1_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(2),
      Q => sum_reg_1_3(2),
      R => SR(0)
    );
\sum_reg_1_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(3),
      Q => sum_reg_1_3(3),
      R => SR(0)
    );
\sum_reg_1_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_3_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(3 downto 0),
      O(3 downto 0) => sum_reg_1_30(3 downto 0),
      S(3) => \sum_reg_1_3[3]_i_2_n_0\,
      S(2) => \sum_reg_1_3[3]_i_3_n_0\,
      S(1) => \sum_reg_1_3[3]_i_4_n_0\,
      S(0) => \sum_reg_1_3[3]_i_5_n_0\
    );
\sum_reg_1_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(4),
      Q => sum_reg_1_3(4),
      R => SR(0)
    );
\sum_reg_1_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(5),
      Q => sum_reg_1_3(5),
      R => SR(0)
    );
\sum_reg_1_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(6),
      Q => sum_reg_1_3(6),
      R => SR(0)
    );
\sum_reg_1_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(7),
      Q => sum_reg_1_3(7),
      R => SR(0)
    );
\sum_reg_1_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_3_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(7 downto 4),
      O(3 downto 0) => sum_reg_1_30(7 downto 4),
      S(3) => \sum_reg_1_3[7]_i_2_n_0\,
      S(2) => \sum_reg_1_3[7]_i_3_n_0\,
      S(1) => \sum_reg_1_3[7]_i_4_n_0\,
      S(0) => \sum_reg_1_3[7]_i_5_n_0\
    );
\sum_reg_1_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(8),
      Q => sum_reg_1_3(8),
      R => SR(0)
    );
\sum_reg_1_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(9),
      Q => sum_reg_1_3(9),
      R => SR(0)
    );
\sum_reg_2_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(11),
      I1 => sum_reg_1_1(11),
      O => \sum_reg_2_0[11]_i_2_n_0\
    );
\sum_reg_2_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(10),
      I1 => sum_reg_1_1(10),
      O => \sum_reg_2_0[11]_i_3_n_0\
    );
\sum_reg_2_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(9),
      I1 => sum_reg_1_1(9),
      O => \sum_reg_2_0[11]_i_4_n_0\
    );
\sum_reg_2_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(8),
      I1 => sum_reg_1_1(8),
      O => \sum_reg_2_0[11]_i_5_n_0\
    );
\sum_reg_2_0[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(13),
      I1 => sum_reg_1_1(13),
      O => \sum_reg_2_0[14]_i_2_n_0\
    );
\sum_reg_2_0[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(12),
      I1 => sum_reg_1_1(12),
      O => \sum_reg_2_0[14]_i_3_n_0\
    );
\sum_reg_2_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(3),
      I1 => sum_reg_1_1(3),
      O => \sum_reg_2_0[3]_i_2_n_0\
    );
\sum_reg_2_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(2),
      I1 => sum_reg_1_1(2),
      O => \sum_reg_2_0[3]_i_3_n_0\
    );
\sum_reg_2_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(1),
      I1 => sum_reg_1_1(1),
      O => \sum_reg_2_0[3]_i_4_n_0\
    );
\sum_reg_2_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(0),
      I1 => sum_reg_1_1(0),
      O => \sum_reg_2_0[3]_i_5_n_0\
    );
\sum_reg_2_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(7),
      I1 => sum_reg_1_1(7),
      O => \sum_reg_2_0[7]_i_2_n_0\
    );
\sum_reg_2_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(6),
      I1 => sum_reg_1_1(6),
      O => \sum_reg_2_0[7]_i_3_n_0\
    );
\sum_reg_2_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(5),
      I1 => sum_reg_1_1(5),
      O => \sum_reg_2_0[7]_i_4_n_0\
    );
\sum_reg_2_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(4),
      I1 => sum_reg_1_1(4),
      O => \sum_reg_2_0[7]_i_5_n_0\
    );
\sum_reg_2_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(0),
      Q => sum_reg_2_0(0),
      R => SR(0)
    );
\sum_reg_2_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(10),
      Q => sum_reg_2_0(10),
      R => SR(0)
    );
\sum_reg_2_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(11),
      Q => sum_reg_2_0(11),
      R => SR(0)
    );
\sum_reg_2_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_2_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(11 downto 8),
      O(3 downto 0) => sum_reg_2_00(11 downto 8),
      S(3) => \sum_reg_2_0[11]_i_2_n_0\,
      S(2) => \sum_reg_2_0[11]_i_3_n_0\,
      S(1) => \sum_reg_2_0[11]_i_4_n_0\,
      S(0) => \sum_reg_2_0[11]_i_5_n_0\
    );
\sum_reg_2_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(12),
      Q => sum_reg_2_0(12),
      R => SR(0)
    );
\sum_reg_2_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(13),
      Q => sum_reg_2_0(13),
      R => SR(0)
    );
\sum_reg_2_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(14),
      Q => sum_reg_2_0(14),
      R => SR(0)
    );
\sum_reg_2_0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\(3),
      CO(2) => sum_reg_2_00(14),
      CO(1) => \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \sum_reg_2_0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sum_reg_1_0(13 downto 12),
      O(3 downto 2) => \NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum_reg_2_00(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \sum_reg_2_0[14]_i_2_n_0\,
      S(0) => \sum_reg_2_0[14]_i_3_n_0\
    );
\sum_reg_2_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(1),
      Q => sum_reg_2_0(1),
      R => SR(0)
    );
\sum_reg_2_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(2),
      Q => sum_reg_2_0(2),
      R => SR(0)
    );
\sum_reg_2_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(3),
      Q => sum_reg_2_0(3),
      R => SR(0)
    );
\sum_reg_2_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_2_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(3 downto 0),
      O(3 downto 0) => sum_reg_2_00(3 downto 0),
      S(3) => \sum_reg_2_0[3]_i_2_n_0\,
      S(2) => \sum_reg_2_0[3]_i_3_n_0\,
      S(1) => \sum_reg_2_0[3]_i_4_n_0\,
      S(0) => \sum_reg_2_0[3]_i_5_n_0\
    );
\sum_reg_2_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(4),
      Q => sum_reg_2_0(4),
      R => SR(0)
    );
\sum_reg_2_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(5),
      Q => sum_reg_2_0(5),
      R => SR(0)
    );
\sum_reg_2_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(6),
      Q => sum_reg_2_0(6),
      R => SR(0)
    );
\sum_reg_2_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(7),
      Q => sum_reg_2_0(7),
      R => SR(0)
    );
\sum_reg_2_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_2_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(7 downto 4),
      O(3 downto 0) => sum_reg_2_00(7 downto 4),
      S(3) => \sum_reg_2_0[7]_i_2_n_0\,
      S(2) => \sum_reg_2_0[7]_i_3_n_0\,
      S(1) => \sum_reg_2_0[7]_i_4_n_0\,
      S(0) => \sum_reg_2_0[7]_i_5_n_0\
    );
\sum_reg_2_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(8),
      Q => sum_reg_2_0(8),
      R => SR(0)
    );
\sum_reg_2_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(9),
      Q => sum_reg_2_0(9),
      R => SR(0)
    );
\sum_reg_2_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(11),
      I1 => sum_reg_1_3(11),
      O => \sum_reg_2_1[11]_i_2_n_0\
    );
\sum_reg_2_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(10),
      I1 => sum_reg_1_3(10),
      O => \sum_reg_2_1[11]_i_3_n_0\
    );
\sum_reg_2_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(9),
      I1 => sum_reg_1_3(9),
      O => \sum_reg_2_1[11]_i_4_n_0\
    );
\sum_reg_2_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(8),
      I1 => sum_reg_1_3(8),
      O => \sum_reg_2_1[11]_i_5_n_0\
    );
\sum_reg_2_1[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(13),
      I1 => sum_reg_1_3(13),
      O => \sum_reg_2_1[14]_i_2_n_0\
    );
\sum_reg_2_1[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(12),
      I1 => sum_reg_1_3(12),
      O => \sum_reg_2_1[14]_i_3_n_0\
    );
\sum_reg_2_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(3),
      I1 => sum_reg_1_3(3),
      O => \sum_reg_2_1[3]_i_2_n_0\
    );
\sum_reg_2_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(2),
      I1 => sum_reg_1_3(2),
      O => \sum_reg_2_1[3]_i_3_n_0\
    );
\sum_reg_2_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(1),
      I1 => sum_reg_1_3(1),
      O => \sum_reg_2_1[3]_i_4_n_0\
    );
\sum_reg_2_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(0),
      I1 => sum_reg_1_3(0),
      O => \sum_reg_2_1[3]_i_5_n_0\
    );
\sum_reg_2_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(7),
      I1 => sum_reg_1_3(7),
      O => \sum_reg_2_1[7]_i_2_n_0\
    );
\sum_reg_2_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(6),
      I1 => sum_reg_1_3(6),
      O => \sum_reg_2_1[7]_i_3_n_0\
    );
\sum_reg_2_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(5),
      I1 => sum_reg_1_3(5),
      O => \sum_reg_2_1[7]_i_4_n_0\
    );
\sum_reg_2_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(4),
      I1 => sum_reg_1_3(4),
      O => \sum_reg_2_1[7]_i_5_n_0\
    );
\sum_reg_2_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(0),
      Q => sum_reg_2_1(0),
      R => SR(0)
    );
\sum_reg_2_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(10),
      Q => sum_reg_2_1(10),
      R => SR(0)
    );
\sum_reg_2_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(11),
      Q => sum_reg_2_1(11),
      R => SR(0)
    );
\sum_reg_2_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_2_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(11 downto 8),
      O(3 downto 0) => sum_reg_2_10(11 downto 8),
      S(3) => \sum_reg_2_1[11]_i_2_n_0\,
      S(2) => \sum_reg_2_1[11]_i_3_n_0\,
      S(1) => \sum_reg_2_1[11]_i_4_n_0\,
      S(0) => \sum_reg_2_1[11]_i_5_n_0\
    );
\sum_reg_2_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(12),
      Q => sum_reg_2_1(12),
      R => SR(0)
    );
\sum_reg_2_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(13),
      Q => sum_reg_2_1(13),
      R => SR(0)
    );
\sum_reg_2_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(14),
      Q => sum_reg_2_1(14),
      R => SR(0)
    );
\sum_reg_2_1_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\(3),
      CO(2) => sum_reg_2_10(14),
      CO(1) => \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \sum_reg_2_1_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sum_reg_1_2(13 downto 12),
      O(3 downto 2) => \NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum_reg_2_10(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \sum_reg_2_1[14]_i_2_n_0\,
      S(0) => \sum_reg_2_1[14]_i_3_n_0\
    );
\sum_reg_2_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(1),
      Q => sum_reg_2_1(1),
      R => SR(0)
    );
\sum_reg_2_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(2),
      Q => sum_reg_2_1(2),
      R => SR(0)
    );
\sum_reg_2_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(3),
      Q => sum_reg_2_1(3),
      R => SR(0)
    );
\sum_reg_2_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_2_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(3 downto 0),
      O(3 downto 0) => sum_reg_2_10(3 downto 0),
      S(3) => \sum_reg_2_1[3]_i_2_n_0\,
      S(2) => \sum_reg_2_1[3]_i_3_n_0\,
      S(1) => \sum_reg_2_1[3]_i_4_n_0\,
      S(0) => \sum_reg_2_1[3]_i_5_n_0\
    );
\sum_reg_2_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(4),
      Q => sum_reg_2_1(4),
      R => SR(0)
    );
\sum_reg_2_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(5),
      Q => sum_reg_2_1(5),
      R => SR(0)
    );
\sum_reg_2_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(6),
      Q => sum_reg_2_1(6),
      R => SR(0)
    );
\sum_reg_2_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(7),
      Q => sum_reg_2_1(7),
      R => SR(0)
    );
\sum_reg_2_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_2_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(7 downto 4),
      O(3 downto 0) => sum_reg_2_10(7 downto 4),
      S(3) => \sum_reg_2_1[7]_i_2_n_0\,
      S(2) => \sum_reg_2_1[7]_i_3_n_0\,
      S(1) => \sum_reg_2_1[7]_i_4_n_0\,
      S(0) => \sum_reg_2_1[7]_i_5_n_0\
    );
\sum_reg_2_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(8),
      Q => sum_reg_2_1(8),
      R => SR(0)
    );
\sum_reg_2_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(9),
      Q => sum_reg_2_1(9),
      R => SR(0)
    );
\sum_reg_3_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(11),
      I1 => sum_reg_2_1(11),
      O => \sum_reg_3_0[11]_i_2_n_0\
    );
\sum_reg_3_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(10),
      I1 => sum_reg_2_1(10),
      O => \sum_reg_3_0[11]_i_3_n_0\
    );
\sum_reg_3_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(9),
      I1 => sum_reg_2_1(9),
      O => \sum_reg_3_0[11]_i_4_n_0\
    );
\sum_reg_3_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(8),
      I1 => sum_reg_2_1(8),
      O => \sum_reg_3_0[11]_i_5_n_0\
    );
\sum_reg_3_0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(14),
      I1 => sum_reg_2_1(14),
      O => \sum_reg_3_0[15]_i_2_n_0\
    );
\sum_reg_3_0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(13),
      I1 => sum_reg_2_1(13),
      O => \sum_reg_3_0[15]_i_3_n_0\
    );
\sum_reg_3_0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(12),
      I1 => sum_reg_2_1(12),
      O => \sum_reg_3_0[15]_i_4_n_0\
    );
\sum_reg_3_0[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(0),
      I1 => sum_reg_2_1(0),
      O => \sum_reg_3_0[7]_i_10_n_0\
    );
\sum_reg_3_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(7),
      I1 => sum_reg_2_1(7),
      O => \sum_reg_3_0[7]_i_3_n_0\
    );
\sum_reg_3_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(6),
      I1 => sum_reg_2_1(6),
      O => \sum_reg_3_0[7]_i_4_n_0\
    );
\sum_reg_3_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(5),
      I1 => sum_reg_2_1(5),
      O => \sum_reg_3_0[7]_i_5_n_0\
    );
\sum_reg_3_0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(4),
      I1 => sum_reg_2_1(4),
      O => \sum_reg_3_0[7]_i_6_n_0\
    );
\sum_reg_3_0[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(3),
      I1 => sum_reg_2_1(3),
      O => \sum_reg_3_0[7]_i_7_n_0\
    );
\sum_reg_3_0[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(2),
      I1 => sum_reg_2_1(2),
      O => \sum_reg_3_0[7]_i_8_n_0\
    );
\sum_reg_3_0[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(1),
      I1 => sum_reg_2_1(1),
      O => \sum_reg_3_0[7]_i_9_n_0\
    );
\sum_reg_3_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(10),
      Q => \^q\(6),
      R => SR(0)
    );
\sum_reg_3_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(11),
      Q => \^q\(7),
      R => SR(0)
    );
\sum_reg_3_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_3_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_3_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_3_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(11 downto 8),
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \sum_reg_3_0[11]_i_2_n_0\,
      S(2) => \sum_reg_3_0[11]_i_3_n_0\,
      S(1) => \sum_reg_3_0[11]_i_4_n_0\,
      S(0) => \sum_reg_3_0[11]_i_5_n_0\
    );
\sum_reg_3_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(12),
      Q => \^q\(8),
      R => SR(0)
    );
\sum_reg_3_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(13),
      Q => \^q\(9),
      R => SR(0)
    );
\sum_reg_3_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(14),
      Q => \^q\(10),
      R => SR(0)
    );
\sum_reg_3_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(15),
      Q => \^q\(11),
      R => SR(0)
    );
\sum_reg_3_0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[11]_i_1_n_0\,
      CO(3) => p_0_in(15),
      CO(2) => \NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sum_reg_3_0_reg[15]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sum_reg_2_0(14 downto 12),
      O(3) => \NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(14 downto 12),
      S(3) => '1',
      S(2) => \sum_reg_3_0[15]_i_2_n_0\,
      S(1) => \sum_reg_3_0[15]_i_3_n_0\,
      S(0) => \sum_reg_3_0[15]_i_4_n_0\
    );
\sum_reg_3_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(4),
      Q => \^q\(0),
      R => SR(0)
    );
\sum_reg_3_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(5),
      Q => \^q\(1),
      R => SR(0)
    );
\sum_reg_3_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(6),
      Q => \^q\(2),
      R => SR(0)
    );
\sum_reg_3_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(7),
      Q => \^q\(3),
      R => SR(0)
    );
\sum_reg_3_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[7]_i_2_n_0\,
      CO(3) => \sum_reg_3_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_3_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_3_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(7 downto 4),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \sum_reg_3_0[7]_i_3_n_0\,
      S(2) => \sum_reg_3_0[7]_i_4_n_0\,
      S(1) => \sum_reg_3_0[7]_i_5_n_0\,
      S(0) => \sum_reg_3_0[7]_i_6_n_0\
    );
\sum_reg_3_0_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_3_0_reg[7]_i_2_n_0\,
      CO(2) => \sum_reg_3_0_reg[7]_i_2_n_1\,
      CO(1) => \sum_reg_3_0_reg[7]_i_2_n_2\,
      CO(0) => \sum_reg_3_0_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(3 downto 0),
      O(3 downto 0) => \NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_reg_3_0[7]_i_7_n_0\,
      S(2) => \sum_reg_3_0[7]_i_8_n_0\,
      S(1) => \sum_reg_3_0[7]_i_9_n_0\,
      S(0) => \sum_reg_3_0[7]_i_10_n_0\
    );
\sum_reg_3_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(8),
      Q => \^q\(4),
      R => SR(0)
    );
\sum_reg_3_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(9),
      Q => \^q\(5),
      R => SR(0)
    );
\value_reg_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => value_reg_0(0),
      R => SR(0)
    );
\value_reg_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(10),
      Q => value_reg_0(10),
      R => SR(0)
    );
\value_reg_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(11),
      Q => value_reg_0(11),
      R => SR(0)
    );
\value_reg_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => value_reg_0(1),
      R => SR(0)
    );
\value_reg_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => value_reg_0(2),
      R => SR(0)
    );
\value_reg_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => value_reg_0(3),
      R => SR(0)
    );
\value_reg_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => value_reg_0(4),
      R => SR(0)
    );
\value_reg_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => value_reg_0(5),
      R => SR(0)
    );
\value_reg_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => value_reg_0(6),
      R => SR(0)
    );
\value_reg_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => value_reg_0(7),
      R => SR(0)
    );
\value_reg_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(8),
      Q => value_reg_0(8),
      R => SR(0)
    );
\value_reg_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(9),
      Q => value_reg_0(9),
      R => SR(0)
    );
\value_reg_10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(0),
      Q => value_reg_10(0),
      R => SR(0)
    );
\value_reg_10_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(10),
      Q => value_reg_10(10),
      R => SR(0)
    );
\value_reg_10_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(11),
      Q => value_reg_10(11),
      R => SR(0)
    );
\value_reg_10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(1),
      Q => value_reg_10(1),
      R => SR(0)
    );
\value_reg_10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(2),
      Q => value_reg_10(2),
      R => SR(0)
    );
\value_reg_10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(3),
      Q => value_reg_10(3),
      R => SR(0)
    );
\value_reg_10_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(4),
      Q => value_reg_10(4),
      R => SR(0)
    );
\value_reg_10_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(5),
      Q => value_reg_10(5),
      R => SR(0)
    );
\value_reg_10_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(6),
      Q => value_reg_10(6),
      R => SR(0)
    );
\value_reg_10_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(7),
      Q => value_reg_10(7),
      R => SR(0)
    );
\value_reg_10_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(8),
      Q => value_reg_10(8),
      R => SR(0)
    );
\value_reg_10_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(9),
      Q => value_reg_10(9),
      R => SR(0)
    );
\value_reg_11_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(0),
      Q => value_reg_11(0),
      R => SR(0)
    );
\value_reg_11_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(10),
      Q => value_reg_11(10),
      R => SR(0)
    );
\value_reg_11_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(11),
      Q => value_reg_11(11),
      R => SR(0)
    );
\value_reg_11_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(1),
      Q => value_reg_11(1),
      R => SR(0)
    );
\value_reg_11_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(2),
      Q => value_reg_11(2),
      R => SR(0)
    );
\value_reg_11_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(3),
      Q => value_reg_11(3),
      R => SR(0)
    );
\value_reg_11_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(4),
      Q => value_reg_11(4),
      R => SR(0)
    );
\value_reg_11_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(5),
      Q => value_reg_11(5),
      R => SR(0)
    );
\value_reg_11_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(6),
      Q => value_reg_11(6),
      R => SR(0)
    );
\value_reg_11_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(7),
      Q => value_reg_11(7),
      R => SR(0)
    );
\value_reg_11_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(8),
      Q => value_reg_11(8),
      R => SR(0)
    );
\value_reg_11_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(9),
      Q => value_reg_11(9),
      R => SR(0)
    );
\value_reg_12_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(0),
      Q => value_reg_12(0),
      R => SR(0)
    );
\value_reg_12_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(10),
      Q => value_reg_12(10),
      R => SR(0)
    );
\value_reg_12_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(11),
      Q => value_reg_12(11),
      R => SR(0)
    );
\value_reg_12_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(1),
      Q => value_reg_12(1),
      R => SR(0)
    );
\value_reg_12_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(2),
      Q => value_reg_12(2),
      R => SR(0)
    );
\value_reg_12_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(3),
      Q => value_reg_12(3),
      R => SR(0)
    );
\value_reg_12_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(4),
      Q => value_reg_12(4),
      R => SR(0)
    );
\value_reg_12_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(5),
      Q => value_reg_12(5),
      R => SR(0)
    );
\value_reg_12_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(6),
      Q => value_reg_12(6),
      R => SR(0)
    );
\value_reg_12_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(7),
      Q => value_reg_12(7),
      R => SR(0)
    );
\value_reg_12_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(8),
      Q => value_reg_12(8),
      R => SR(0)
    );
\value_reg_12_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(9),
      Q => value_reg_12(9),
      R => SR(0)
    );
\value_reg_13_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(0),
      Q => value_reg_13(0),
      R => SR(0)
    );
\value_reg_13_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(10),
      Q => value_reg_13(10),
      R => SR(0)
    );
\value_reg_13_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(11),
      Q => value_reg_13(11),
      R => SR(0)
    );
\value_reg_13_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(1),
      Q => value_reg_13(1),
      R => SR(0)
    );
\value_reg_13_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(2),
      Q => value_reg_13(2),
      R => SR(0)
    );
\value_reg_13_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(3),
      Q => value_reg_13(3),
      R => SR(0)
    );
\value_reg_13_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(4),
      Q => value_reg_13(4),
      R => SR(0)
    );
\value_reg_13_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(5),
      Q => value_reg_13(5),
      R => SR(0)
    );
\value_reg_13_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(6),
      Q => value_reg_13(6),
      R => SR(0)
    );
\value_reg_13_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(7),
      Q => value_reg_13(7),
      R => SR(0)
    );
\value_reg_13_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(8),
      Q => value_reg_13(8),
      R => SR(0)
    );
\value_reg_13_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(9),
      Q => value_reg_13(9),
      R => SR(0)
    );
\value_reg_14_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(0),
      Q => value_reg_14(0),
      R => SR(0)
    );
\value_reg_14_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(10),
      Q => value_reg_14(10),
      R => SR(0)
    );
\value_reg_14_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(11),
      Q => value_reg_14(11),
      R => SR(0)
    );
\value_reg_14_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(1),
      Q => value_reg_14(1),
      R => SR(0)
    );
\value_reg_14_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(2),
      Q => value_reg_14(2),
      R => SR(0)
    );
\value_reg_14_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(3),
      Q => value_reg_14(3),
      R => SR(0)
    );
\value_reg_14_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(4),
      Q => value_reg_14(4),
      R => SR(0)
    );
\value_reg_14_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(5),
      Q => value_reg_14(5),
      R => SR(0)
    );
\value_reg_14_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(6),
      Q => value_reg_14(6),
      R => SR(0)
    );
\value_reg_14_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(7),
      Q => value_reg_14(7),
      R => SR(0)
    );
\value_reg_14_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(8),
      Q => value_reg_14(8),
      R => SR(0)
    );
\value_reg_14_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(9),
      Q => value_reg_14(9),
      R => SR(0)
    );
\value_reg_15_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(0),
      Q => value_reg_15(0),
      R => SR(0)
    );
\value_reg_15_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(10),
      Q => value_reg_15(10),
      R => SR(0)
    );
\value_reg_15_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(11),
      Q => value_reg_15(11),
      R => SR(0)
    );
\value_reg_15_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(1),
      Q => value_reg_15(1),
      R => SR(0)
    );
\value_reg_15_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(2),
      Q => value_reg_15(2),
      R => SR(0)
    );
\value_reg_15_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(3),
      Q => value_reg_15(3),
      R => SR(0)
    );
\value_reg_15_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(4),
      Q => value_reg_15(4),
      R => SR(0)
    );
\value_reg_15_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(5),
      Q => value_reg_15(5),
      R => SR(0)
    );
\value_reg_15_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(6),
      Q => value_reg_15(6),
      R => SR(0)
    );
\value_reg_15_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(7),
      Q => value_reg_15(7),
      R => SR(0)
    );
\value_reg_15_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(8),
      Q => value_reg_15(8),
      R => SR(0)
    );
\value_reg_15_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(9),
      Q => value_reg_15(9),
      R => SR(0)
    );
\value_reg_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(0),
      Q => value_reg_1(0),
      R => SR(0)
    );
\value_reg_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(10),
      Q => value_reg_1(10),
      R => SR(0)
    );
\value_reg_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(11),
      Q => value_reg_1(11),
      R => SR(0)
    );
\value_reg_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(1),
      Q => value_reg_1(1),
      R => SR(0)
    );
\value_reg_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(2),
      Q => value_reg_1(2),
      R => SR(0)
    );
\value_reg_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(3),
      Q => value_reg_1(3),
      R => SR(0)
    );
\value_reg_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(4),
      Q => value_reg_1(4),
      R => SR(0)
    );
\value_reg_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(5),
      Q => value_reg_1(5),
      R => SR(0)
    );
\value_reg_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(6),
      Q => value_reg_1(6),
      R => SR(0)
    );
\value_reg_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(7),
      Q => value_reg_1(7),
      R => SR(0)
    );
\value_reg_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(8),
      Q => value_reg_1(8),
      R => SR(0)
    );
\value_reg_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(9),
      Q => value_reg_1(9),
      R => SR(0)
    );
\value_reg_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(0),
      Q => value_reg_2(0),
      R => SR(0)
    );
\value_reg_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(10),
      Q => value_reg_2(10),
      R => SR(0)
    );
\value_reg_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(11),
      Q => value_reg_2(11),
      R => SR(0)
    );
\value_reg_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(1),
      Q => value_reg_2(1),
      R => SR(0)
    );
\value_reg_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(2),
      Q => value_reg_2(2),
      R => SR(0)
    );
\value_reg_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(3),
      Q => value_reg_2(3),
      R => SR(0)
    );
\value_reg_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(4),
      Q => value_reg_2(4),
      R => SR(0)
    );
\value_reg_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(5),
      Q => value_reg_2(5),
      R => SR(0)
    );
\value_reg_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(6),
      Q => value_reg_2(6),
      R => SR(0)
    );
\value_reg_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(7),
      Q => value_reg_2(7),
      R => SR(0)
    );
\value_reg_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(8),
      Q => value_reg_2(8),
      R => SR(0)
    );
\value_reg_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(9),
      Q => value_reg_2(9),
      R => SR(0)
    );
\value_reg_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(0),
      Q => value_reg_3(0),
      R => SR(0)
    );
\value_reg_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(10),
      Q => value_reg_3(10),
      R => SR(0)
    );
\value_reg_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(11),
      Q => value_reg_3(11),
      R => SR(0)
    );
\value_reg_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(1),
      Q => value_reg_3(1),
      R => SR(0)
    );
\value_reg_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(2),
      Q => value_reg_3(2),
      R => SR(0)
    );
\value_reg_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(3),
      Q => value_reg_3(3),
      R => SR(0)
    );
\value_reg_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(4),
      Q => value_reg_3(4),
      R => SR(0)
    );
\value_reg_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(5),
      Q => value_reg_3(5),
      R => SR(0)
    );
\value_reg_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(6),
      Q => value_reg_3(6),
      R => SR(0)
    );
\value_reg_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(7),
      Q => value_reg_3(7),
      R => SR(0)
    );
\value_reg_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(8),
      Q => value_reg_3(8),
      R => SR(0)
    );
\value_reg_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(9),
      Q => value_reg_3(9),
      R => SR(0)
    );
\value_reg_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(0),
      Q => value_reg_4(0),
      R => SR(0)
    );
\value_reg_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(10),
      Q => value_reg_4(10),
      R => SR(0)
    );
\value_reg_4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(11),
      Q => value_reg_4(11),
      R => SR(0)
    );
\value_reg_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(1),
      Q => value_reg_4(1),
      R => SR(0)
    );
\value_reg_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(2),
      Q => value_reg_4(2),
      R => SR(0)
    );
\value_reg_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(3),
      Q => value_reg_4(3),
      R => SR(0)
    );
\value_reg_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(4),
      Q => value_reg_4(4),
      R => SR(0)
    );
\value_reg_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(5),
      Q => value_reg_4(5),
      R => SR(0)
    );
\value_reg_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(6),
      Q => value_reg_4(6),
      R => SR(0)
    );
\value_reg_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(7),
      Q => value_reg_4(7),
      R => SR(0)
    );
\value_reg_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(8),
      Q => value_reg_4(8),
      R => SR(0)
    );
\value_reg_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(9),
      Q => value_reg_4(9),
      R => SR(0)
    );
\value_reg_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(0),
      Q => value_reg_5(0),
      R => SR(0)
    );
\value_reg_5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(10),
      Q => value_reg_5(10),
      R => SR(0)
    );
\value_reg_5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(11),
      Q => value_reg_5(11),
      R => SR(0)
    );
\value_reg_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(1),
      Q => value_reg_5(1),
      R => SR(0)
    );
\value_reg_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(2),
      Q => value_reg_5(2),
      R => SR(0)
    );
\value_reg_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(3),
      Q => value_reg_5(3),
      R => SR(0)
    );
\value_reg_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(4),
      Q => value_reg_5(4),
      R => SR(0)
    );
\value_reg_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(5),
      Q => value_reg_5(5),
      R => SR(0)
    );
\value_reg_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(6),
      Q => value_reg_5(6),
      R => SR(0)
    );
\value_reg_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(7),
      Q => value_reg_5(7),
      R => SR(0)
    );
\value_reg_5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(8),
      Q => value_reg_5(8),
      R => SR(0)
    );
\value_reg_5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(9),
      Q => value_reg_5(9),
      R => SR(0)
    );
\value_reg_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(0),
      Q => value_reg_6(0),
      R => SR(0)
    );
\value_reg_6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(10),
      Q => value_reg_6(10),
      R => SR(0)
    );
\value_reg_6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(11),
      Q => value_reg_6(11),
      R => SR(0)
    );
\value_reg_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(1),
      Q => value_reg_6(1),
      R => SR(0)
    );
\value_reg_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(2),
      Q => value_reg_6(2),
      R => SR(0)
    );
\value_reg_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(3),
      Q => value_reg_6(3),
      R => SR(0)
    );
\value_reg_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(4),
      Q => value_reg_6(4),
      R => SR(0)
    );
\value_reg_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(5),
      Q => value_reg_6(5),
      R => SR(0)
    );
\value_reg_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(6),
      Q => value_reg_6(6),
      R => SR(0)
    );
\value_reg_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(7),
      Q => value_reg_6(7),
      R => SR(0)
    );
\value_reg_6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(8),
      Q => value_reg_6(8),
      R => SR(0)
    );
\value_reg_6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(9),
      Q => value_reg_6(9),
      R => SR(0)
    );
\value_reg_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(0),
      Q => value_reg_7(0),
      R => SR(0)
    );
\value_reg_7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(10),
      Q => value_reg_7(10),
      R => SR(0)
    );
\value_reg_7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(11),
      Q => value_reg_7(11),
      R => SR(0)
    );
\value_reg_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(1),
      Q => value_reg_7(1),
      R => SR(0)
    );
\value_reg_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(2),
      Q => value_reg_7(2),
      R => SR(0)
    );
\value_reg_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(3),
      Q => value_reg_7(3),
      R => SR(0)
    );
\value_reg_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(4),
      Q => value_reg_7(4),
      R => SR(0)
    );
\value_reg_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(5),
      Q => value_reg_7(5),
      R => SR(0)
    );
\value_reg_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(6),
      Q => value_reg_7(6),
      R => SR(0)
    );
\value_reg_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(7),
      Q => value_reg_7(7),
      R => SR(0)
    );
\value_reg_7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(8),
      Q => value_reg_7(8),
      R => SR(0)
    );
\value_reg_7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(9),
      Q => value_reg_7(9),
      R => SR(0)
    );
\value_reg_8_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(0),
      Q => value_reg_8(0),
      R => SR(0)
    );
\value_reg_8_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(10),
      Q => value_reg_8(10),
      R => SR(0)
    );
\value_reg_8_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(11),
      Q => value_reg_8(11),
      R => SR(0)
    );
\value_reg_8_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(1),
      Q => value_reg_8(1),
      R => SR(0)
    );
\value_reg_8_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(2),
      Q => value_reg_8(2),
      R => SR(0)
    );
\value_reg_8_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(3),
      Q => value_reg_8(3),
      R => SR(0)
    );
\value_reg_8_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(4),
      Q => value_reg_8(4),
      R => SR(0)
    );
\value_reg_8_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(5),
      Q => value_reg_8(5),
      R => SR(0)
    );
\value_reg_8_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(6),
      Q => value_reg_8(6),
      R => SR(0)
    );
\value_reg_8_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(7),
      Q => value_reg_8(7),
      R => SR(0)
    );
\value_reg_8_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(8),
      Q => value_reg_8(8),
      R => SR(0)
    );
\value_reg_8_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(9),
      Q => value_reg_8(9),
      R => SR(0)
    );
\value_reg_9_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(0),
      Q => value_reg_9(0),
      R => SR(0)
    );
\value_reg_9_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(10),
      Q => value_reg_9(10),
      R => SR(0)
    );
\value_reg_9_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(11),
      Q => value_reg_9(11),
      R => SR(0)
    );
\value_reg_9_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(1),
      Q => value_reg_9(1),
      R => SR(0)
    );
\value_reg_9_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(2),
      Q => value_reg_9(2),
      R => SR(0)
    );
\value_reg_9_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(3),
      Q => value_reg_9(3),
      R => SR(0)
    );
\value_reg_9_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(4),
      Q => value_reg_9(4),
      R => SR(0)
    );
\value_reg_9_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(5),
      Q => value_reg_9(5),
      R => SR(0)
    );
\value_reg_9_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(6),
      Q => value_reg_9(6),
      R => SR(0)
    );
\value_reg_9_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(7),
      Q => value_reg_9(7),
      R => SR(0)
    );
\value_reg_9_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(8),
      Q => value_reg_9(8),
      R => SR(0)
    );
\value_reg_9_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(9),
      Q => value_reg_9(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_1 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sum_reg_3_0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sum_reg_3_0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    over_thld_reg_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_1 : entity is "averaging";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal sum_reg_0_0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_00 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_10 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_20 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_3 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_30 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_4 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_40 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_4[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_5 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_50 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_5[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_6 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_60 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_6[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_7 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_70 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_7[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_00 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_10 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_20 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_3 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_30 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_2_0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sum_reg_2_00 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sum_reg_2_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[14]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[14]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_2_1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sum_reg_2_10 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sum_reg_2_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[14]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[14]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_10_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_9_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal value_reg_0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_10 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_11 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_12 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_13 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_14 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_15 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_5 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_6 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_7 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_8 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_9 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\over_thld_reg0_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(10),
      I1 => over_thld_reg_reg(10),
      I2 => over_thld_reg_reg(11),
      I3 => \^q\(11),
      O => \sum_reg_3_0_reg[14]_1\(1)
    );
\over_thld_reg0_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => over_thld_reg_reg(8),
      I2 => over_thld_reg_reg(9),
      I3 => \^q\(9),
      O => \sum_reg_3_0_reg[14]_1\(0)
    );
\over_thld_reg0_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => over_thld_reg_reg(10),
      I2 => \^q\(11),
      I3 => over_thld_reg_reg(11),
      O => \sum_reg_3_0_reg[14]_0\(1)
    );
\over_thld_reg0_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => over_thld_reg_reg(8),
      I2 => \^q\(9),
      I3 => over_thld_reg_reg(9),
      O => \sum_reg_3_0_reg[14]_0\(0)
    );
\over_thld_reg0_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => over_thld_reg_reg(6),
      I2 => over_thld_reg_reg(7),
      I3 => \^q\(7),
      O => DI(3)
    );
\over_thld_reg0_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => over_thld_reg_reg(4),
      I2 => over_thld_reg_reg(5),
      I3 => \^q\(5),
      O => DI(2)
    );
\over_thld_reg0_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => over_thld_reg_reg(2),
      I2 => over_thld_reg_reg(3),
      I3 => \^q\(3),
      O => DI(1)
    );
\over_thld_reg0_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => over_thld_reg_reg(0),
      I2 => over_thld_reg_reg(1),
      I3 => \^q\(1),
      O => DI(0)
    );
\over_thld_reg0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => over_thld_reg_reg(6),
      I2 => \^q\(7),
      I3 => over_thld_reg_reg(7),
      O => S(3)
    );
\over_thld_reg0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => over_thld_reg_reg(4),
      I2 => \^q\(5),
      I3 => over_thld_reg_reg(5),
      O => S(2)
    );
\over_thld_reg0_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => over_thld_reg_reg(2),
      I2 => \^q\(3),
      I3 => over_thld_reg_reg(3),
      O => S(1)
    );
\over_thld_reg0_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => over_thld_reg_reg(0),
      I2 => \^q\(1),
      I3 => over_thld_reg_reg(1),
      O => S(0)
    );
\sum_reg_0_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(11),
      I1 => value_reg_1(11),
      O => \sum_reg_0_0[11]_i_2_n_0\
    );
\sum_reg_0_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(10),
      I1 => value_reg_1(10),
      O => \sum_reg_0_0[11]_i_3_n_0\
    );
\sum_reg_0_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(9),
      I1 => value_reg_1(9),
      O => \sum_reg_0_0[11]_i_4_n_0\
    );
\sum_reg_0_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(8),
      I1 => value_reg_1(8),
      O => \sum_reg_0_0[11]_i_5_n_0\
    );
\sum_reg_0_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(3),
      I1 => value_reg_1(3),
      O => \sum_reg_0_0[3]_i_2_n_0\
    );
\sum_reg_0_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(2),
      I1 => value_reg_1(2),
      O => \sum_reg_0_0[3]_i_3_n_0\
    );
\sum_reg_0_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(1),
      I1 => value_reg_1(1),
      O => \sum_reg_0_0[3]_i_4_n_0\
    );
\sum_reg_0_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(0),
      I1 => value_reg_1(0),
      O => \sum_reg_0_0[3]_i_5_n_0\
    );
\sum_reg_0_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(7),
      I1 => value_reg_1(7),
      O => \sum_reg_0_0[7]_i_2_n_0\
    );
\sum_reg_0_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(6),
      I1 => value_reg_1(6),
      O => \sum_reg_0_0[7]_i_3_n_0\
    );
\sum_reg_0_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(5),
      I1 => value_reg_1(5),
      O => \sum_reg_0_0[7]_i_4_n_0\
    );
\sum_reg_0_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(4),
      I1 => value_reg_1(4),
      O => \sum_reg_0_0[7]_i_5_n_0\
    );
\sum_reg_0_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(0),
      Q => sum_reg_0_0(0),
      R => SR(0)
    );
\sum_reg_0_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(10),
      Q => sum_reg_0_0(10),
      R => SR(0)
    );
\sum_reg_0_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(11),
      Q => sum_reg_0_0(11),
      R => SR(0)
    );
\sum_reg_0_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(11 downto 8),
      O(3 downto 0) => sum_reg_0_00(11 downto 8),
      S(3) => \sum_reg_0_0[11]_i_2_n_0\,
      S(2) => \sum_reg_0_0[11]_i_3_n_0\,
      S(1) => \sum_reg_0_0[11]_i_4_n_0\,
      S(0) => \sum_reg_0_0[11]_i_5_n_0\
    );
\sum_reg_0_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(12),
      Q => sum_reg_0_0(12),
      R => SR(0)
    );
\sum_reg_0_0_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_00(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(1),
      Q => sum_reg_0_0(1),
      R => SR(0)
    );
\sum_reg_0_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(2),
      Q => sum_reg_0_0(2),
      R => SR(0)
    );
\sum_reg_0_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(3),
      Q => sum_reg_0_0(3),
      R => SR(0)
    );
\sum_reg_0_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(3 downto 0),
      O(3 downto 0) => sum_reg_0_00(3 downto 0),
      S(3) => \sum_reg_0_0[3]_i_2_n_0\,
      S(2) => \sum_reg_0_0[3]_i_3_n_0\,
      S(1) => \sum_reg_0_0[3]_i_4_n_0\,
      S(0) => \sum_reg_0_0[3]_i_5_n_0\
    );
\sum_reg_0_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(4),
      Q => sum_reg_0_0(4),
      R => SR(0)
    );
\sum_reg_0_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(5),
      Q => sum_reg_0_0(5),
      R => SR(0)
    );
\sum_reg_0_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(6),
      Q => sum_reg_0_0(6),
      R => SR(0)
    );
\sum_reg_0_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(7),
      Q => sum_reg_0_0(7),
      R => SR(0)
    );
\sum_reg_0_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(7 downto 4),
      O(3 downto 0) => sum_reg_0_00(7 downto 4),
      S(3) => \sum_reg_0_0[7]_i_2_n_0\,
      S(2) => \sum_reg_0_0[7]_i_3_n_0\,
      S(1) => \sum_reg_0_0[7]_i_4_n_0\,
      S(0) => \sum_reg_0_0[7]_i_5_n_0\
    );
\sum_reg_0_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(8),
      Q => sum_reg_0_0(8),
      R => SR(0)
    );
\sum_reg_0_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(9),
      Q => sum_reg_0_0(9),
      R => SR(0)
    );
\sum_reg_0_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(11),
      I1 => value_reg_3(11),
      O => \sum_reg_0_1[11]_i_2_n_0\
    );
\sum_reg_0_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(10),
      I1 => value_reg_3(10),
      O => \sum_reg_0_1[11]_i_3_n_0\
    );
\sum_reg_0_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(9),
      I1 => value_reg_3(9),
      O => \sum_reg_0_1[11]_i_4_n_0\
    );
\sum_reg_0_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(8),
      I1 => value_reg_3(8),
      O => \sum_reg_0_1[11]_i_5_n_0\
    );
\sum_reg_0_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(3),
      I1 => value_reg_3(3),
      O => \sum_reg_0_1[3]_i_2_n_0\
    );
\sum_reg_0_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(2),
      I1 => value_reg_3(2),
      O => \sum_reg_0_1[3]_i_3_n_0\
    );
\sum_reg_0_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(1),
      I1 => value_reg_3(1),
      O => \sum_reg_0_1[3]_i_4_n_0\
    );
\sum_reg_0_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(0),
      I1 => value_reg_3(0),
      O => \sum_reg_0_1[3]_i_5_n_0\
    );
\sum_reg_0_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(7),
      I1 => value_reg_3(7),
      O => \sum_reg_0_1[7]_i_2_n_0\
    );
\sum_reg_0_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(6),
      I1 => value_reg_3(6),
      O => \sum_reg_0_1[7]_i_3_n_0\
    );
\sum_reg_0_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(5),
      I1 => value_reg_3(5),
      O => \sum_reg_0_1[7]_i_4_n_0\
    );
\sum_reg_0_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(4),
      I1 => value_reg_3(4),
      O => \sum_reg_0_1[7]_i_5_n_0\
    );
\sum_reg_0_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(0),
      Q => sum_reg_0_1(0),
      R => SR(0)
    );
\sum_reg_0_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(10),
      Q => sum_reg_0_1(10),
      R => SR(0)
    );
\sum_reg_0_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(11),
      Q => sum_reg_0_1(11),
      R => SR(0)
    );
\sum_reg_0_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(11 downto 8),
      O(3 downto 0) => sum_reg_0_10(11 downto 8),
      S(3) => \sum_reg_0_1[11]_i_2_n_0\,
      S(2) => \sum_reg_0_1[11]_i_3_n_0\,
      S(1) => \sum_reg_0_1[11]_i_4_n_0\,
      S(0) => \sum_reg_0_1[11]_i_5_n_0\
    );
\sum_reg_0_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(12),
      Q => sum_reg_0_1(12),
      R => SR(0)
    );
\sum_reg_0_1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_10(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(1),
      Q => sum_reg_0_1(1),
      R => SR(0)
    );
\sum_reg_0_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(2),
      Q => sum_reg_0_1(2),
      R => SR(0)
    );
\sum_reg_0_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(3),
      Q => sum_reg_0_1(3),
      R => SR(0)
    );
\sum_reg_0_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(3 downto 0),
      O(3 downto 0) => sum_reg_0_10(3 downto 0),
      S(3) => \sum_reg_0_1[3]_i_2_n_0\,
      S(2) => \sum_reg_0_1[3]_i_3_n_0\,
      S(1) => \sum_reg_0_1[3]_i_4_n_0\,
      S(0) => \sum_reg_0_1[3]_i_5_n_0\
    );
\sum_reg_0_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(4),
      Q => sum_reg_0_1(4),
      R => SR(0)
    );
\sum_reg_0_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(5),
      Q => sum_reg_0_1(5),
      R => SR(0)
    );
\sum_reg_0_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(6),
      Q => sum_reg_0_1(6),
      R => SR(0)
    );
\sum_reg_0_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(7),
      Q => sum_reg_0_1(7),
      R => SR(0)
    );
\sum_reg_0_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(7 downto 4),
      O(3 downto 0) => sum_reg_0_10(7 downto 4),
      S(3) => \sum_reg_0_1[7]_i_2_n_0\,
      S(2) => \sum_reg_0_1[7]_i_3_n_0\,
      S(1) => \sum_reg_0_1[7]_i_4_n_0\,
      S(0) => \sum_reg_0_1[7]_i_5_n_0\
    );
\sum_reg_0_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(8),
      Q => sum_reg_0_1(8),
      R => SR(0)
    );
\sum_reg_0_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(9),
      Q => sum_reg_0_1(9),
      R => SR(0)
    );
\sum_reg_0_2[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(11),
      I1 => value_reg_5(11),
      O => \sum_reg_0_2[11]_i_2_n_0\
    );
\sum_reg_0_2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(10),
      I1 => value_reg_5(10),
      O => \sum_reg_0_2[11]_i_3_n_0\
    );
\sum_reg_0_2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(9),
      I1 => value_reg_5(9),
      O => \sum_reg_0_2[11]_i_4_n_0\
    );
\sum_reg_0_2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(8),
      I1 => value_reg_5(8),
      O => \sum_reg_0_2[11]_i_5_n_0\
    );
\sum_reg_0_2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(3),
      I1 => value_reg_5(3),
      O => \sum_reg_0_2[3]_i_2_n_0\
    );
\sum_reg_0_2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(2),
      I1 => value_reg_5(2),
      O => \sum_reg_0_2[3]_i_3_n_0\
    );
\sum_reg_0_2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(1),
      I1 => value_reg_5(1),
      O => \sum_reg_0_2[3]_i_4_n_0\
    );
\sum_reg_0_2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(0),
      I1 => value_reg_5(0),
      O => \sum_reg_0_2[3]_i_5_n_0\
    );
\sum_reg_0_2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(7),
      I1 => value_reg_5(7),
      O => \sum_reg_0_2[7]_i_2_n_0\
    );
\sum_reg_0_2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(6),
      I1 => value_reg_5(6),
      O => \sum_reg_0_2[7]_i_3_n_0\
    );
\sum_reg_0_2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(5),
      I1 => value_reg_5(5),
      O => \sum_reg_0_2[7]_i_4_n_0\
    );
\sum_reg_0_2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(4),
      I1 => value_reg_5(4),
      O => \sum_reg_0_2[7]_i_5_n_0\
    );
\sum_reg_0_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(0),
      Q => sum_reg_0_2(0),
      R => SR(0)
    );
\sum_reg_0_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(10),
      Q => sum_reg_0_2(10),
      R => SR(0)
    );
\sum_reg_0_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(11),
      Q => sum_reg_0_2(11),
      R => SR(0)
    );
\sum_reg_0_2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_2_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(11 downto 8),
      O(3 downto 0) => sum_reg_0_20(11 downto 8),
      S(3) => \sum_reg_0_2[11]_i_2_n_0\,
      S(2) => \sum_reg_0_2[11]_i_3_n_0\,
      S(1) => \sum_reg_0_2[11]_i_4_n_0\,
      S(0) => \sum_reg_0_2[11]_i_5_n_0\
    );
\sum_reg_0_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(12),
      Q => sum_reg_0_2(12),
      R => SR(0)
    );
\sum_reg_0_2_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_20(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(1),
      Q => sum_reg_0_2(1),
      R => SR(0)
    );
\sum_reg_0_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(2),
      Q => sum_reg_0_2(2),
      R => SR(0)
    );
\sum_reg_0_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(3),
      Q => sum_reg_0_2(3),
      R => SR(0)
    );
\sum_reg_0_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_2_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(3 downto 0),
      O(3 downto 0) => sum_reg_0_20(3 downto 0),
      S(3) => \sum_reg_0_2[3]_i_2_n_0\,
      S(2) => \sum_reg_0_2[3]_i_3_n_0\,
      S(1) => \sum_reg_0_2[3]_i_4_n_0\,
      S(0) => \sum_reg_0_2[3]_i_5_n_0\
    );
\sum_reg_0_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(4),
      Q => sum_reg_0_2(4),
      R => SR(0)
    );
\sum_reg_0_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(5),
      Q => sum_reg_0_2(5),
      R => SR(0)
    );
\sum_reg_0_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(6),
      Q => sum_reg_0_2(6),
      R => SR(0)
    );
\sum_reg_0_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(7),
      Q => sum_reg_0_2(7),
      R => SR(0)
    );
\sum_reg_0_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_2_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(7 downto 4),
      O(3 downto 0) => sum_reg_0_20(7 downto 4),
      S(3) => \sum_reg_0_2[7]_i_2_n_0\,
      S(2) => \sum_reg_0_2[7]_i_3_n_0\,
      S(1) => \sum_reg_0_2[7]_i_4_n_0\,
      S(0) => \sum_reg_0_2[7]_i_5_n_0\
    );
\sum_reg_0_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(8),
      Q => sum_reg_0_2(8),
      R => SR(0)
    );
\sum_reg_0_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(9),
      Q => sum_reg_0_2(9),
      R => SR(0)
    );
\sum_reg_0_3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(11),
      I1 => value_reg_7(11),
      O => \sum_reg_0_3[11]_i_2_n_0\
    );
\sum_reg_0_3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(10),
      I1 => value_reg_7(10),
      O => \sum_reg_0_3[11]_i_3_n_0\
    );
\sum_reg_0_3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(9),
      I1 => value_reg_7(9),
      O => \sum_reg_0_3[11]_i_4_n_0\
    );
\sum_reg_0_3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(8),
      I1 => value_reg_7(8),
      O => \sum_reg_0_3[11]_i_5_n_0\
    );
\sum_reg_0_3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(3),
      I1 => value_reg_7(3),
      O => \sum_reg_0_3[3]_i_2_n_0\
    );
\sum_reg_0_3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(2),
      I1 => value_reg_7(2),
      O => \sum_reg_0_3[3]_i_3_n_0\
    );
\sum_reg_0_3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(1),
      I1 => value_reg_7(1),
      O => \sum_reg_0_3[3]_i_4_n_0\
    );
\sum_reg_0_3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(0),
      I1 => value_reg_7(0),
      O => \sum_reg_0_3[3]_i_5_n_0\
    );
\sum_reg_0_3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(7),
      I1 => value_reg_7(7),
      O => \sum_reg_0_3[7]_i_2_n_0\
    );
\sum_reg_0_3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(6),
      I1 => value_reg_7(6),
      O => \sum_reg_0_3[7]_i_3_n_0\
    );
\sum_reg_0_3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(5),
      I1 => value_reg_7(5),
      O => \sum_reg_0_3[7]_i_4_n_0\
    );
\sum_reg_0_3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(4),
      I1 => value_reg_7(4),
      O => \sum_reg_0_3[7]_i_5_n_0\
    );
\sum_reg_0_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(0),
      Q => sum_reg_0_3(0),
      R => SR(0)
    );
\sum_reg_0_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(10),
      Q => sum_reg_0_3(10),
      R => SR(0)
    );
\sum_reg_0_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(11),
      Q => sum_reg_0_3(11),
      R => SR(0)
    );
\sum_reg_0_3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_3_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(11 downto 8),
      O(3 downto 0) => sum_reg_0_30(11 downto 8),
      S(3) => \sum_reg_0_3[11]_i_2_n_0\,
      S(2) => \sum_reg_0_3[11]_i_3_n_0\,
      S(1) => \sum_reg_0_3[11]_i_4_n_0\,
      S(0) => \sum_reg_0_3[11]_i_5_n_0\
    );
\sum_reg_0_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(12),
      Q => sum_reg_0_3(12),
      R => SR(0)
    );
\sum_reg_0_3_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_30(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(1),
      Q => sum_reg_0_3(1),
      R => SR(0)
    );
\sum_reg_0_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(2),
      Q => sum_reg_0_3(2),
      R => SR(0)
    );
\sum_reg_0_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(3),
      Q => sum_reg_0_3(3),
      R => SR(0)
    );
\sum_reg_0_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_3_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(3 downto 0),
      O(3 downto 0) => sum_reg_0_30(3 downto 0),
      S(3) => \sum_reg_0_3[3]_i_2_n_0\,
      S(2) => \sum_reg_0_3[3]_i_3_n_0\,
      S(1) => \sum_reg_0_3[3]_i_4_n_0\,
      S(0) => \sum_reg_0_3[3]_i_5_n_0\
    );
\sum_reg_0_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(4),
      Q => sum_reg_0_3(4),
      R => SR(0)
    );
\sum_reg_0_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(5),
      Q => sum_reg_0_3(5),
      R => SR(0)
    );
\sum_reg_0_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(6),
      Q => sum_reg_0_3(6),
      R => SR(0)
    );
\sum_reg_0_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(7),
      Q => sum_reg_0_3(7),
      R => SR(0)
    );
\sum_reg_0_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_3_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(7 downto 4),
      O(3 downto 0) => sum_reg_0_30(7 downto 4),
      S(3) => \sum_reg_0_3[7]_i_2_n_0\,
      S(2) => \sum_reg_0_3[7]_i_3_n_0\,
      S(1) => \sum_reg_0_3[7]_i_4_n_0\,
      S(0) => \sum_reg_0_3[7]_i_5_n_0\
    );
\sum_reg_0_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(8),
      Q => sum_reg_0_3(8),
      R => SR(0)
    );
\sum_reg_0_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(9),
      Q => sum_reg_0_3(9),
      R => SR(0)
    );
\sum_reg_0_4[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(11),
      I1 => value_reg_9(11),
      O => \sum_reg_0_4[11]_i_2_n_0\
    );
\sum_reg_0_4[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(10),
      I1 => value_reg_9(10),
      O => \sum_reg_0_4[11]_i_3_n_0\
    );
\sum_reg_0_4[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(9),
      I1 => value_reg_9(9),
      O => \sum_reg_0_4[11]_i_4_n_0\
    );
\sum_reg_0_4[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(8),
      I1 => value_reg_9(8),
      O => \sum_reg_0_4[11]_i_5_n_0\
    );
\sum_reg_0_4[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(3),
      I1 => value_reg_9(3),
      O => \sum_reg_0_4[3]_i_2_n_0\
    );
\sum_reg_0_4[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(2),
      I1 => value_reg_9(2),
      O => \sum_reg_0_4[3]_i_3_n_0\
    );
\sum_reg_0_4[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(1),
      I1 => value_reg_9(1),
      O => \sum_reg_0_4[3]_i_4_n_0\
    );
\sum_reg_0_4[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(0),
      I1 => value_reg_9(0),
      O => \sum_reg_0_4[3]_i_5_n_0\
    );
\sum_reg_0_4[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(7),
      I1 => value_reg_9(7),
      O => \sum_reg_0_4[7]_i_2_n_0\
    );
\sum_reg_0_4[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(6),
      I1 => value_reg_9(6),
      O => \sum_reg_0_4[7]_i_3_n_0\
    );
\sum_reg_0_4[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(5),
      I1 => value_reg_9(5),
      O => \sum_reg_0_4[7]_i_4_n_0\
    );
\sum_reg_0_4[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(4),
      I1 => value_reg_9(4),
      O => \sum_reg_0_4[7]_i_5_n_0\
    );
\sum_reg_0_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(0),
      Q => sum_reg_0_4(0),
      R => SR(0)
    );
\sum_reg_0_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(10),
      Q => sum_reg_0_4(10),
      R => SR(0)
    );
\sum_reg_0_4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(11),
      Q => sum_reg_0_4(11),
      R => SR(0)
    );
\sum_reg_0_4_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_4_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(11 downto 8),
      O(3 downto 0) => sum_reg_0_40(11 downto 8),
      S(3) => \sum_reg_0_4[11]_i_2_n_0\,
      S(2) => \sum_reg_0_4[11]_i_3_n_0\,
      S(1) => \sum_reg_0_4[11]_i_4_n_0\,
      S(0) => \sum_reg_0_4[11]_i_5_n_0\
    );
\sum_reg_0_4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(12),
      Q => sum_reg_0_4(12),
      R => SR(0)
    );
\sum_reg_0_4_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_40(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(1),
      Q => sum_reg_0_4(1),
      R => SR(0)
    );
\sum_reg_0_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(2),
      Q => sum_reg_0_4(2),
      R => SR(0)
    );
\sum_reg_0_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(3),
      Q => sum_reg_0_4(3),
      R => SR(0)
    );
\sum_reg_0_4_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_4_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(3 downto 0),
      O(3 downto 0) => sum_reg_0_40(3 downto 0),
      S(3) => \sum_reg_0_4[3]_i_2_n_0\,
      S(2) => \sum_reg_0_4[3]_i_3_n_0\,
      S(1) => \sum_reg_0_4[3]_i_4_n_0\,
      S(0) => \sum_reg_0_4[3]_i_5_n_0\
    );
\sum_reg_0_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(4),
      Q => sum_reg_0_4(4),
      R => SR(0)
    );
\sum_reg_0_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(5),
      Q => sum_reg_0_4(5),
      R => SR(0)
    );
\sum_reg_0_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(6),
      Q => sum_reg_0_4(6),
      R => SR(0)
    );
\sum_reg_0_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(7),
      Q => sum_reg_0_4(7),
      R => SR(0)
    );
\sum_reg_0_4_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_4_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(7 downto 4),
      O(3 downto 0) => sum_reg_0_40(7 downto 4),
      S(3) => \sum_reg_0_4[7]_i_2_n_0\,
      S(2) => \sum_reg_0_4[7]_i_3_n_0\,
      S(1) => \sum_reg_0_4[7]_i_4_n_0\,
      S(0) => \sum_reg_0_4[7]_i_5_n_0\
    );
\sum_reg_0_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(8),
      Q => sum_reg_0_4(8),
      R => SR(0)
    );
\sum_reg_0_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(9),
      Q => sum_reg_0_4(9),
      R => SR(0)
    );
\sum_reg_0_5[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(11),
      I1 => value_reg_11(11),
      O => \sum_reg_0_5[11]_i_2_n_0\
    );
\sum_reg_0_5[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(10),
      I1 => value_reg_11(10),
      O => \sum_reg_0_5[11]_i_3_n_0\
    );
\sum_reg_0_5[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(9),
      I1 => value_reg_11(9),
      O => \sum_reg_0_5[11]_i_4_n_0\
    );
\sum_reg_0_5[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(8),
      I1 => value_reg_11(8),
      O => \sum_reg_0_5[11]_i_5_n_0\
    );
\sum_reg_0_5[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(3),
      I1 => value_reg_11(3),
      O => \sum_reg_0_5[3]_i_2_n_0\
    );
\sum_reg_0_5[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(2),
      I1 => value_reg_11(2),
      O => \sum_reg_0_5[3]_i_3_n_0\
    );
\sum_reg_0_5[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(1),
      I1 => value_reg_11(1),
      O => \sum_reg_0_5[3]_i_4_n_0\
    );
\sum_reg_0_5[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(0),
      I1 => value_reg_11(0),
      O => \sum_reg_0_5[3]_i_5_n_0\
    );
\sum_reg_0_5[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(7),
      I1 => value_reg_11(7),
      O => \sum_reg_0_5[7]_i_2_n_0\
    );
\sum_reg_0_5[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(6),
      I1 => value_reg_11(6),
      O => \sum_reg_0_5[7]_i_3_n_0\
    );
\sum_reg_0_5[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(5),
      I1 => value_reg_11(5),
      O => \sum_reg_0_5[7]_i_4_n_0\
    );
\sum_reg_0_5[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(4),
      I1 => value_reg_11(4),
      O => \sum_reg_0_5[7]_i_5_n_0\
    );
\sum_reg_0_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(0),
      Q => sum_reg_0_5(0),
      R => SR(0)
    );
\sum_reg_0_5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(10),
      Q => sum_reg_0_5(10),
      R => SR(0)
    );
\sum_reg_0_5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(11),
      Q => sum_reg_0_5(11),
      R => SR(0)
    );
\sum_reg_0_5_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_5_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(11 downto 8),
      O(3 downto 0) => sum_reg_0_50(11 downto 8),
      S(3) => \sum_reg_0_5[11]_i_2_n_0\,
      S(2) => \sum_reg_0_5[11]_i_3_n_0\,
      S(1) => \sum_reg_0_5[11]_i_4_n_0\,
      S(0) => \sum_reg_0_5[11]_i_5_n_0\
    );
\sum_reg_0_5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(12),
      Q => sum_reg_0_5(12),
      R => SR(0)
    );
\sum_reg_0_5_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_50(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(1),
      Q => sum_reg_0_5(1),
      R => SR(0)
    );
\sum_reg_0_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(2),
      Q => sum_reg_0_5(2),
      R => SR(0)
    );
\sum_reg_0_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(3),
      Q => sum_reg_0_5(3),
      R => SR(0)
    );
\sum_reg_0_5_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_5_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(3 downto 0),
      O(3 downto 0) => sum_reg_0_50(3 downto 0),
      S(3) => \sum_reg_0_5[3]_i_2_n_0\,
      S(2) => \sum_reg_0_5[3]_i_3_n_0\,
      S(1) => \sum_reg_0_5[3]_i_4_n_0\,
      S(0) => \sum_reg_0_5[3]_i_5_n_0\
    );
\sum_reg_0_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(4),
      Q => sum_reg_0_5(4),
      R => SR(0)
    );
\sum_reg_0_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(5),
      Q => sum_reg_0_5(5),
      R => SR(0)
    );
\sum_reg_0_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(6),
      Q => sum_reg_0_5(6),
      R => SR(0)
    );
\sum_reg_0_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(7),
      Q => sum_reg_0_5(7),
      R => SR(0)
    );
\sum_reg_0_5_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_5_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(7 downto 4),
      O(3 downto 0) => sum_reg_0_50(7 downto 4),
      S(3) => \sum_reg_0_5[7]_i_2_n_0\,
      S(2) => \sum_reg_0_5[7]_i_3_n_0\,
      S(1) => \sum_reg_0_5[7]_i_4_n_0\,
      S(0) => \sum_reg_0_5[7]_i_5_n_0\
    );
\sum_reg_0_5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(8),
      Q => sum_reg_0_5(8),
      R => SR(0)
    );
\sum_reg_0_5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(9),
      Q => sum_reg_0_5(9),
      R => SR(0)
    );
\sum_reg_0_6[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(11),
      I1 => value_reg_13(11),
      O => \sum_reg_0_6[11]_i_2_n_0\
    );
\sum_reg_0_6[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(10),
      I1 => value_reg_13(10),
      O => \sum_reg_0_6[11]_i_3_n_0\
    );
\sum_reg_0_6[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(9),
      I1 => value_reg_13(9),
      O => \sum_reg_0_6[11]_i_4_n_0\
    );
\sum_reg_0_6[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(8),
      I1 => value_reg_13(8),
      O => \sum_reg_0_6[11]_i_5_n_0\
    );
\sum_reg_0_6[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(3),
      I1 => value_reg_13(3),
      O => \sum_reg_0_6[3]_i_2_n_0\
    );
\sum_reg_0_6[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(2),
      I1 => value_reg_13(2),
      O => \sum_reg_0_6[3]_i_3_n_0\
    );
\sum_reg_0_6[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(1),
      I1 => value_reg_13(1),
      O => \sum_reg_0_6[3]_i_4_n_0\
    );
\sum_reg_0_6[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(0),
      I1 => value_reg_13(0),
      O => \sum_reg_0_6[3]_i_5_n_0\
    );
\sum_reg_0_6[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(7),
      I1 => value_reg_13(7),
      O => \sum_reg_0_6[7]_i_2_n_0\
    );
\sum_reg_0_6[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(6),
      I1 => value_reg_13(6),
      O => \sum_reg_0_6[7]_i_3_n_0\
    );
\sum_reg_0_6[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(5),
      I1 => value_reg_13(5),
      O => \sum_reg_0_6[7]_i_4_n_0\
    );
\sum_reg_0_6[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(4),
      I1 => value_reg_13(4),
      O => \sum_reg_0_6[7]_i_5_n_0\
    );
\sum_reg_0_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(0),
      Q => sum_reg_0_6(0),
      R => SR(0)
    );
\sum_reg_0_6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(10),
      Q => sum_reg_0_6(10),
      R => SR(0)
    );
\sum_reg_0_6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(11),
      Q => sum_reg_0_6(11),
      R => SR(0)
    );
\sum_reg_0_6_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_6_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(11 downto 8),
      O(3 downto 0) => sum_reg_0_60(11 downto 8),
      S(3) => \sum_reg_0_6[11]_i_2_n_0\,
      S(2) => \sum_reg_0_6[11]_i_3_n_0\,
      S(1) => \sum_reg_0_6[11]_i_4_n_0\,
      S(0) => \sum_reg_0_6[11]_i_5_n_0\
    );
\sum_reg_0_6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(12),
      Q => sum_reg_0_6(12),
      R => SR(0)
    );
\sum_reg_0_6_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_60(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(1),
      Q => sum_reg_0_6(1),
      R => SR(0)
    );
\sum_reg_0_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(2),
      Q => sum_reg_0_6(2),
      R => SR(0)
    );
\sum_reg_0_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(3),
      Q => sum_reg_0_6(3),
      R => SR(0)
    );
\sum_reg_0_6_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_6_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(3 downto 0),
      O(3 downto 0) => sum_reg_0_60(3 downto 0),
      S(3) => \sum_reg_0_6[3]_i_2_n_0\,
      S(2) => \sum_reg_0_6[3]_i_3_n_0\,
      S(1) => \sum_reg_0_6[3]_i_4_n_0\,
      S(0) => \sum_reg_0_6[3]_i_5_n_0\
    );
\sum_reg_0_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(4),
      Q => sum_reg_0_6(4),
      R => SR(0)
    );
\sum_reg_0_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(5),
      Q => sum_reg_0_6(5),
      R => SR(0)
    );
\sum_reg_0_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(6),
      Q => sum_reg_0_6(6),
      R => SR(0)
    );
\sum_reg_0_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(7),
      Q => sum_reg_0_6(7),
      R => SR(0)
    );
\sum_reg_0_6_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_6_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(7 downto 4),
      O(3 downto 0) => sum_reg_0_60(7 downto 4),
      S(3) => \sum_reg_0_6[7]_i_2_n_0\,
      S(2) => \sum_reg_0_6[7]_i_3_n_0\,
      S(1) => \sum_reg_0_6[7]_i_4_n_0\,
      S(0) => \sum_reg_0_6[7]_i_5_n_0\
    );
\sum_reg_0_6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(8),
      Q => sum_reg_0_6(8),
      R => SR(0)
    );
\sum_reg_0_6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(9),
      Q => sum_reg_0_6(9),
      R => SR(0)
    );
\sum_reg_0_7[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(11),
      I1 => value_reg_15(11),
      O => \sum_reg_0_7[11]_i_2_n_0\
    );
\sum_reg_0_7[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(10),
      I1 => value_reg_15(10),
      O => \sum_reg_0_7[11]_i_3_n_0\
    );
\sum_reg_0_7[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(9),
      I1 => value_reg_15(9),
      O => \sum_reg_0_7[11]_i_4_n_0\
    );
\sum_reg_0_7[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(8),
      I1 => value_reg_15(8),
      O => \sum_reg_0_7[11]_i_5_n_0\
    );
\sum_reg_0_7[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(3),
      I1 => value_reg_15(3),
      O => \sum_reg_0_7[3]_i_2_n_0\
    );
\sum_reg_0_7[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(2),
      I1 => value_reg_15(2),
      O => \sum_reg_0_7[3]_i_3_n_0\
    );
\sum_reg_0_7[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(1),
      I1 => value_reg_15(1),
      O => \sum_reg_0_7[3]_i_4_n_0\
    );
\sum_reg_0_7[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(0),
      I1 => value_reg_15(0),
      O => \sum_reg_0_7[3]_i_5_n_0\
    );
\sum_reg_0_7[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(7),
      I1 => value_reg_15(7),
      O => \sum_reg_0_7[7]_i_2_n_0\
    );
\sum_reg_0_7[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(6),
      I1 => value_reg_15(6),
      O => \sum_reg_0_7[7]_i_3_n_0\
    );
\sum_reg_0_7[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(5),
      I1 => value_reg_15(5),
      O => \sum_reg_0_7[7]_i_4_n_0\
    );
\sum_reg_0_7[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(4),
      I1 => value_reg_15(4),
      O => \sum_reg_0_7[7]_i_5_n_0\
    );
\sum_reg_0_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(0),
      Q => sum_reg_0_7(0),
      R => SR(0)
    );
\sum_reg_0_7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(10),
      Q => sum_reg_0_7(10),
      R => SR(0)
    );
\sum_reg_0_7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(11),
      Q => sum_reg_0_7(11),
      R => SR(0)
    );
\sum_reg_0_7_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_7_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(11 downto 8),
      O(3 downto 0) => sum_reg_0_70(11 downto 8),
      S(3) => \sum_reg_0_7[11]_i_2_n_0\,
      S(2) => \sum_reg_0_7[11]_i_3_n_0\,
      S(1) => \sum_reg_0_7[11]_i_4_n_0\,
      S(0) => \sum_reg_0_7[11]_i_5_n_0\
    );
\sum_reg_0_7_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(12),
      Q => sum_reg_0_7(12),
      R => SR(0)
    );
\sum_reg_0_7_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_70(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(1),
      Q => sum_reg_0_7(1),
      R => SR(0)
    );
\sum_reg_0_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(2),
      Q => sum_reg_0_7(2),
      R => SR(0)
    );
\sum_reg_0_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(3),
      Q => sum_reg_0_7(3),
      R => SR(0)
    );
\sum_reg_0_7_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_7_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(3 downto 0),
      O(3 downto 0) => sum_reg_0_70(3 downto 0),
      S(3) => \sum_reg_0_7[3]_i_2_n_0\,
      S(2) => \sum_reg_0_7[3]_i_3_n_0\,
      S(1) => \sum_reg_0_7[3]_i_4_n_0\,
      S(0) => \sum_reg_0_7[3]_i_5_n_0\
    );
\sum_reg_0_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(4),
      Q => sum_reg_0_7(4),
      R => SR(0)
    );
\sum_reg_0_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(5),
      Q => sum_reg_0_7(5),
      R => SR(0)
    );
\sum_reg_0_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(6),
      Q => sum_reg_0_7(6),
      R => SR(0)
    );
\sum_reg_0_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(7),
      Q => sum_reg_0_7(7),
      R => SR(0)
    );
\sum_reg_0_7_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_7_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(7 downto 4),
      O(3 downto 0) => sum_reg_0_70(7 downto 4),
      S(3) => \sum_reg_0_7[7]_i_2_n_0\,
      S(2) => \sum_reg_0_7[7]_i_3_n_0\,
      S(1) => \sum_reg_0_7[7]_i_4_n_0\,
      S(0) => \sum_reg_0_7[7]_i_5_n_0\
    );
\sum_reg_0_7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(8),
      Q => sum_reg_0_7(8),
      R => SR(0)
    );
\sum_reg_0_7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(9),
      Q => sum_reg_0_7(9),
      R => SR(0)
    );
\sum_reg_1_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(11),
      I1 => sum_reg_0_1(11),
      O => \sum_reg_1_0[11]_i_2_n_0\
    );
\sum_reg_1_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(10),
      I1 => sum_reg_0_1(10),
      O => \sum_reg_1_0[11]_i_3_n_0\
    );
\sum_reg_1_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(9),
      I1 => sum_reg_0_1(9),
      O => \sum_reg_1_0[11]_i_4_n_0\
    );
\sum_reg_1_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(8),
      I1 => sum_reg_0_1(8),
      O => \sum_reg_1_0[11]_i_5_n_0\
    );
\sum_reg_1_0[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(12),
      I1 => sum_reg_0_1(12),
      O => \sum_reg_1_0[13]_i_2_n_0\
    );
\sum_reg_1_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(3),
      I1 => sum_reg_0_1(3),
      O => \sum_reg_1_0[3]_i_2_n_0\
    );
\sum_reg_1_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(2),
      I1 => sum_reg_0_1(2),
      O => \sum_reg_1_0[3]_i_3_n_0\
    );
\sum_reg_1_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(1),
      I1 => sum_reg_0_1(1),
      O => \sum_reg_1_0[3]_i_4_n_0\
    );
\sum_reg_1_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(0),
      I1 => sum_reg_0_1(0),
      O => \sum_reg_1_0[3]_i_5_n_0\
    );
\sum_reg_1_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(7),
      I1 => sum_reg_0_1(7),
      O => \sum_reg_1_0[7]_i_2_n_0\
    );
\sum_reg_1_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(6),
      I1 => sum_reg_0_1(6),
      O => \sum_reg_1_0[7]_i_3_n_0\
    );
\sum_reg_1_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(5),
      I1 => sum_reg_0_1(5),
      O => \sum_reg_1_0[7]_i_4_n_0\
    );
\sum_reg_1_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(4),
      I1 => sum_reg_0_1(4),
      O => \sum_reg_1_0[7]_i_5_n_0\
    );
\sum_reg_1_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(0),
      Q => sum_reg_1_0(0),
      R => SR(0)
    );
\sum_reg_1_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(10),
      Q => sum_reg_1_0(10),
      R => SR(0)
    );
\sum_reg_1_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(11),
      Q => sum_reg_1_0(11),
      R => SR(0)
    );
\sum_reg_1_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(11 downto 8),
      O(3 downto 0) => sum_reg_1_00(11 downto 8),
      S(3) => \sum_reg_1_0[11]_i_2_n_0\,
      S(2) => \sum_reg_1_0[11]_i_3_n_0\,
      S(1) => \sum_reg_1_0[11]_i_4_n_0\,
      S(0) => \sum_reg_1_0[11]_i_5_n_0\
    );
\sum_reg_1_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(12),
      Q => sum_reg_1_0(12),
      R => SR(0)
    );
\sum_reg_1_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(13),
      Q => sum_reg_1_0(13),
      R => SR(0)
    );
\sum_reg_1_0_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_00(13),
      CO(0) => \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_0(12),
      O(3 downto 1) => \NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_00(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_0[13]_i_2_n_0\
    );
\sum_reg_1_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(1),
      Q => sum_reg_1_0(1),
      R => SR(0)
    );
\sum_reg_1_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(2),
      Q => sum_reg_1_0(2),
      R => SR(0)
    );
\sum_reg_1_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(3),
      Q => sum_reg_1_0(3),
      R => SR(0)
    );
\sum_reg_1_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(3 downto 0),
      O(3 downto 0) => sum_reg_1_00(3 downto 0),
      S(3) => \sum_reg_1_0[3]_i_2_n_0\,
      S(2) => \sum_reg_1_0[3]_i_3_n_0\,
      S(1) => \sum_reg_1_0[3]_i_4_n_0\,
      S(0) => \sum_reg_1_0[3]_i_5_n_0\
    );
\sum_reg_1_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(4),
      Q => sum_reg_1_0(4),
      R => SR(0)
    );
\sum_reg_1_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(5),
      Q => sum_reg_1_0(5),
      R => SR(0)
    );
\sum_reg_1_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(6),
      Q => sum_reg_1_0(6),
      R => SR(0)
    );
\sum_reg_1_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(7),
      Q => sum_reg_1_0(7),
      R => SR(0)
    );
\sum_reg_1_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(7 downto 4),
      O(3 downto 0) => sum_reg_1_00(7 downto 4),
      S(3) => \sum_reg_1_0[7]_i_2_n_0\,
      S(2) => \sum_reg_1_0[7]_i_3_n_0\,
      S(1) => \sum_reg_1_0[7]_i_4_n_0\,
      S(0) => \sum_reg_1_0[7]_i_5_n_0\
    );
\sum_reg_1_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(8),
      Q => sum_reg_1_0(8),
      R => SR(0)
    );
\sum_reg_1_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(9),
      Q => sum_reg_1_0(9),
      R => SR(0)
    );
\sum_reg_1_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(11),
      I1 => sum_reg_0_3(11),
      O => \sum_reg_1_1[11]_i_2_n_0\
    );
\sum_reg_1_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(10),
      I1 => sum_reg_0_3(10),
      O => \sum_reg_1_1[11]_i_3_n_0\
    );
\sum_reg_1_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(9),
      I1 => sum_reg_0_3(9),
      O => \sum_reg_1_1[11]_i_4_n_0\
    );
\sum_reg_1_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(8),
      I1 => sum_reg_0_3(8),
      O => \sum_reg_1_1[11]_i_5_n_0\
    );
\sum_reg_1_1[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(12),
      I1 => sum_reg_0_3(12),
      O => \sum_reg_1_1[13]_i_2_n_0\
    );
\sum_reg_1_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(3),
      I1 => sum_reg_0_3(3),
      O => \sum_reg_1_1[3]_i_2_n_0\
    );
\sum_reg_1_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(2),
      I1 => sum_reg_0_3(2),
      O => \sum_reg_1_1[3]_i_3_n_0\
    );
\sum_reg_1_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(1),
      I1 => sum_reg_0_3(1),
      O => \sum_reg_1_1[3]_i_4_n_0\
    );
\sum_reg_1_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(0),
      I1 => sum_reg_0_3(0),
      O => \sum_reg_1_1[3]_i_5_n_0\
    );
\sum_reg_1_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(7),
      I1 => sum_reg_0_3(7),
      O => \sum_reg_1_1[7]_i_2_n_0\
    );
\sum_reg_1_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(6),
      I1 => sum_reg_0_3(6),
      O => \sum_reg_1_1[7]_i_3_n_0\
    );
\sum_reg_1_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(5),
      I1 => sum_reg_0_3(5),
      O => \sum_reg_1_1[7]_i_4_n_0\
    );
\sum_reg_1_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(4),
      I1 => sum_reg_0_3(4),
      O => \sum_reg_1_1[7]_i_5_n_0\
    );
\sum_reg_1_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(0),
      Q => sum_reg_1_1(0),
      R => SR(0)
    );
\sum_reg_1_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(10),
      Q => sum_reg_1_1(10),
      R => SR(0)
    );
\sum_reg_1_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(11),
      Q => sum_reg_1_1(11),
      R => SR(0)
    );
\sum_reg_1_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(11 downto 8),
      O(3 downto 0) => sum_reg_1_10(11 downto 8),
      S(3) => \sum_reg_1_1[11]_i_2_n_0\,
      S(2) => \sum_reg_1_1[11]_i_3_n_0\,
      S(1) => \sum_reg_1_1[11]_i_4_n_0\,
      S(0) => \sum_reg_1_1[11]_i_5_n_0\
    );
\sum_reg_1_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(12),
      Q => sum_reg_1_1(12),
      R => SR(0)
    );
\sum_reg_1_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(13),
      Q => sum_reg_1_1(13),
      R => SR(0)
    );
\sum_reg_1_1_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_10(13),
      CO(0) => \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_2(12),
      O(3 downto 1) => \NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_10(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_1[13]_i_2_n_0\
    );
\sum_reg_1_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(1),
      Q => sum_reg_1_1(1),
      R => SR(0)
    );
\sum_reg_1_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(2),
      Q => sum_reg_1_1(2),
      R => SR(0)
    );
\sum_reg_1_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(3),
      Q => sum_reg_1_1(3),
      R => SR(0)
    );
\sum_reg_1_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(3 downto 0),
      O(3 downto 0) => sum_reg_1_10(3 downto 0),
      S(3) => \sum_reg_1_1[3]_i_2_n_0\,
      S(2) => \sum_reg_1_1[3]_i_3_n_0\,
      S(1) => \sum_reg_1_1[3]_i_4_n_0\,
      S(0) => \sum_reg_1_1[3]_i_5_n_0\
    );
\sum_reg_1_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(4),
      Q => sum_reg_1_1(4),
      R => SR(0)
    );
\sum_reg_1_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(5),
      Q => sum_reg_1_1(5),
      R => SR(0)
    );
\sum_reg_1_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(6),
      Q => sum_reg_1_1(6),
      R => SR(0)
    );
\sum_reg_1_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(7),
      Q => sum_reg_1_1(7),
      R => SR(0)
    );
\sum_reg_1_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(7 downto 4),
      O(3 downto 0) => sum_reg_1_10(7 downto 4),
      S(3) => \sum_reg_1_1[7]_i_2_n_0\,
      S(2) => \sum_reg_1_1[7]_i_3_n_0\,
      S(1) => \sum_reg_1_1[7]_i_4_n_0\,
      S(0) => \sum_reg_1_1[7]_i_5_n_0\
    );
\sum_reg_1_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(8),
      Q => sum_reg_1_1(8),
      R => SR(0)
    );
\sum_reg_1_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(9),
      Q => sum_reg_1_1(9),
      R => SR(0)
    );
\sum_reg_1_2[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(11),
      I1 => sum_reg_0_5(11),
      O => \sum_reg_1_2[11]_i_2_n_0\
    );
\sum_reg_1_2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(10),
      I1 => sum_reg_0_5(10),
      O => \sum_reg_1_2[11]_i_3_n_0\
    );
\sum_reg_1_2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(9),
      I1 => sum_reg_0_5(9),
      O => \sum_reg_1_2[11]_i_4_n_0\
    );
\sum_reg_1_2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(8),
      I1 => sum_reg_0_5(8),
      O => \sum_reg_1_2[11]_i_5_n_0\
    );
\sum_reg_1_2[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(12),
      I1 => sum_reg_0_5(12),
      O => \sum_reg_1_2[13]_i_2_n_0\
    );
\sum_reg_1_2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(3),
      I1 => sum_reg_0_5(3),
      O => \sum_reg_1_2[3]_i_2_n_0\
    );
\sum_reg_1_2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(2),
      I1 => sum_reg_0_5(2),
      O => \sum_reg_1_2[3]_i_3_n_0\
    );
\sum_reg_1_2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(1),
      I1 => sum_reg_0_5(1),
      O => \sum_reg_1_2[3]_i_4_n_0\
    );
\sum_reg_1_2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(0),
      I1 => sum_reg_0_5(0),
      O => \sum_reg_1_2[3]_i_5_n_0\
    );
\sum_reg_1_2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(7),
      I1 => sum_reg_0_5(7),
      O => \sum_reg_1_2[7]_i_2_n_0\
    );
\sum_reg_1_2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(6),
      I1 => sum_reg_0_5(6),
      O => \sum_reg_1_2[7]_i_3_n_0\
    );
\sum_reg_1_2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(5),
      I1 => sum_reg_0_5(5),
      O => \sum_reg_1_2[7]_i_4_n_0\
    );
\sum_reg_1_2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(4),
      I1 => sum_reg_0_5(4),
      O => \sum_reg_1_2[7]_i_5_n_0\
    );
\sum_reg_1_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(0),
      Q => sum_reg_1_2(0),
      R => SR(0)
    );
\sum_reg_1_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(10),
      Q => sum_reg_1_2(10),
      R => SR(0)
    );
\sum_reg_1_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(11),
      Q => sum_reg_1_2(11),
      R => SR(0)
    );
\sum_reg_1_2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_2_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(11 downto 8),
      O(3 downto 0) => sum_reg_1_20(11 downto 8),
      S(3) => \sum_reg_1_2[11]_i_2_n_0\,
      S(2) => \sum_reg_1_2[11]_i_3_n_0\,
      S(1) => \sum_reg_1_2[11]_i_4_n_0\,
      S(0) => \sum_reg_1_2[11]_i_5_n_0\
    );
\sum_reg_1_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(12),
      Q => sum_reg_1_2(12),
      R => SR(0)
    );
\sum_reg_1_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(13),
      Q => sum_reg_1_2(13),
      R => SR(0)
    );
\sum_reg_1_2_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_20(13),
      CO(0) => \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_4(12),
      O(3 downto 1) => \NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_20(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_2[13]_i_2_n_0\
    );
\sum_reg_1_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(1),
      Q => sum_reg_1_2(1),
      R => SR(0)
    );
\sum_reg_1_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(2),
      Q => sum_reg_1_2(2),
      R => SR(0)
    );
\sum_reg_1_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(3),
      Q => sum_reg_1_2(3),
      R => SR(0)
    );
\sum_reg_1_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_2_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(3 downto 0),
      O(3 downto 0) => sum_reg_1_20(3 downto 0),
      S(3) => \sum_reg_1_2[3]_i_2_n_0\,
      S(2) => \sum_reg_1_2[3]_i_3_n_0\,
      S(1) => \sum_reg_1_2[3]_i_4_n_0\,
      S(0) => \sum_reg_1_2[3]_i_5_n_0\
    );
\sum_reg_1_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(4),
      Q => sum_reg_1_2(4),
      R => SR(0)
    );
\sum_reg_1_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(5),
      Q => sum_reg_1_2(5),
      R => SR(0)
    );
\sum_reg_1_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(6),
      Q => sum_reg_1_2(6),
      R => SR(0)
    );
\sum_reg_1_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(7),
      Q => sum_reg_1_2(7),
      R => SR(0)
    );
\sum_reg_1_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_2_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(7 downto 4),
      O(3 downto 0) => sum_reg_1_20(7 downto 4),
      S(3) => \sum_reg_1_2[7]_i_2_n_0\,
      S(2) => \sum_reg_1_2[7]_i_3_n_0\,
      S(1) => \sum_reg_1_2[7]_i_4_n_0\,
      S(0) => \sum_reg_1_2[7]_i_5_n_0\
    );
\sum_reg_1_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(8),
      Q => sum_reg_1_2(8),
      R => SR(0)
    );
\sum_reg_1_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(9),
      Q => sum_reg_1_2(9),
      R => SR(0)
    );
\sum_reg_1_3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(11),
      I1 => sum_reg_0_7(11),
      O => \sum_reg_1_3[11]_i_2_n_0\
    );
\sum_reg_1_3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(10),
      I1 => sum_reg_0_7(10),
      O => \sum_reg_1_3[11]_i_3_n_0\
    );
\sum_reg_1_3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(9),
      I1 => sum_reg_0_7(9),
      O => \sum_reg_1_3[11]_i_4_n_0\
    );
\sum_reg_1_3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(8),
      I1 => sum_reg_0_7(8),
      O => \sum_reg_1_3[11]_i_5_n_0\
    );
\sum_reg_1_3[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(12),
      I1 => sum_reg_0_7(12),
      O => \sum_reg_1_3[13]_i_2_n_0\
    );
\sum_reg_1_3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(3),
      I1 => sum_reg_0_7(3),
      O => \sum_reg_1_3[3]_i_2_n_0\
    );
\sum_reg_1_3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(2),
      I1 => sum_reg_0_7(2),
      O => \sum_reg_1_3[3]_i_3_n_0\
    );
\sum_reg_1_3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(1),
      I1 => sum_reg_0_7(1),
      O => \sum_reg_1_3[3]_i_4_n_0\
    );
\sum_reg_1_3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(0),
      I1 => sum_reg_0_7(0),
      O => \sum_reg_1_3[3]_i_5_n_0\
    );
\sum_reg_1_3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(7),
      I1 => sum_reg_0_7(7),
      O => \sum_reg_1_3[7]_i_2_n_0\
    );
\sum_reg_1_3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(6),
      I1 => sum_reg_0_7(6),
      O => \sum_reg_1_3[7]_i_3_n_0\
    );
\sum_reg_1_3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(5),
      I1 => sum_reg_0_7(5),
      O => \sum_reg_1_3[7]_i_4_n_0\
    );
\sum_reg_1_3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(4),
      I1 => sum_reg_0_7(4),
      O => \sum_reg_1_3[7]_i_5_n_0\
    );
\sum_reg_1_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(0),
      Q => sum_reg_1_3(0),
      R => SR(0)
    );
\sum_reg_1_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(10),
      Q => sum_reg_1_3(10),
      R => SR(0)
    );
\sum_reg_1_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(11),
      Q => sum_reg_1_3(11),
      R => SR(0)
    );
\sum_reg_1_3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_3_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(11 downto 8),
      O(3 downto 0) => sum_reg_1_30(11 downto 8),
      S(3) => \sum_reg_1_3[11]_i_2_n_0\,
      S(2) => \sum_reg_1_3[11]_i_3_n_0\,
      S(1) => \sum_reg_1_3[11]_i_4_n_0\,
      S(0) => \sum_reg_1_3[11]_i_5_n_0\
    );
\sum_reg_1_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(12),
      Q => sum_reg_1_3(12),
      R => SR(0)
    );
\sum_reg_1_3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(13),
      Q => sum_reg_1_3(13),
      R => SR(0)
    );
\sum_reg_1_3_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_30(13),
      CO(0) => \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_6(12),
      O(3 downto 1) => \NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_30(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_3[13]_i_2_n_0\
    );
\sum_reg_1_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(1),
      Q => sum_reg_1_3(1),
      R => SR(0)
    );
\sum_reg_1_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(2),
      Q => sum_reg_1_3(2),
      R => SR(0)
    );
\sum_reg_1_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(3),
      Q => sum_reg_1_3(3),
      R => SR(0)
    );
\sum_reg_1_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_3_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(3 downto 0),
      O(3 downto 0) => sum_reg_1_30(3 downto 0),
      S(3) => \sum_reg_1_3[3]_i_2_n_0\,
      S(2) => \sum_reg_1_3[3]_i_3_n_0\,
      S(1) => \sum_reg_1_3[3]_i_4_n_0\,
      S(0) => \sum_reg_1_3[3]_i_5_n_0\
    );
\sum_reg_1_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(4),
      Q => sum_reg_1_3(4),
      R => SR(0)
    );
\sum_reg_1_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(5),
      Q => sum_reg_1_3(5),
      R => SR(0)
    );
\sum_reg_1_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(6),
      Q => sum_reg_1_3(6),
      R => SR(0)
    );
\sum_reg_1_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(7),
      Q => sum_reg_1_3(7),
      R => SR(0)
    );
\sum_reg_1_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_3_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(7 downto 4),
      O(3 downto 0) => sum_reg_1_30(7 downto 4),
      S(3) => \sum_reg_1_3[7]_i_2_n_0\,
      S(2) => \sum_reg_1_3[7]_i_3_n_0\,
      S(1) => \sum_reg_1_3[7]_i_4_n_0\,
      S(0) => \sum_reg_1_3[7]_i_5_n_0\
    );
\sum_reg_1_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(8),
      Q => sum_reg_1_3(8),
      R => SR(0)
    );
\sum_reg_1_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(9),
      Q => sum_reg_1_3(9),
      R => SR(0)
    );
\sum_reg_2_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(11),
      I1 => sum_reg_1_1(11),
      O => \sum_reg_2_0[11]_i_2_n_0\
    );
\sum_reg_2_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(10),
      I1 => sum_reg_1_1(10),
      O => \sum_reg_2_0[11]_i_3_n_0\
    );
\sum_reg_2_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(9),
      I1 => sum_reg_1_1(9),
      O => \sum_reg_2_0[11]_i_4_n_0\
    );
\sum_reg_2_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(8),
      I1 => sum_reg_1_1(8),
      O => \sum_reg_2_0[11]_i_5_n_0\
    );
\sum_reg_2_0[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(13),
      I1 => sum_reg_1_1(13),
      O => \sum_reg_2_0[14]_i_2_n_0\
    );
\sum_reg_2_0[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(12),
      I1 => sum_reg_1_1(12),
      O => \sum_reg_2_0[14]_i_3_n_0\
    );
\sum_reg_2_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(3),
      I1 => sum_reg_1_1(3),
      O => \sum_reg_2_0[3]_i_2_n_0\
    );
\sum_reg_2_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(2),
      I1 => sum_reg_1_1(2),
      O => \sum_reg_2_0[3]_i_3_n_0\
    );
\sum_reg_2_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(1),
      I1 => sum_reg_1_1(1),
      O => \sum_reg_2_0[3]_i_4_n_0\
    );
\sum_reg_2_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(0),
      I1 => sum_reg_1_1(0),
      O => \sum_reg_2_0[3]_i_5_n_0\
    );
\sum_reg_2_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(7),
      I1 => sum_reg_1_1(7),
      O => \sum_reg_2_0[7]_i_2_n_0\
    );
\sum_reg_2_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(6),
      I1 => sum_reg_1_1(6),
      O => \sum_reg_2_0[7]_i_3_n_0\
    );
\sum_reg_2_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(5),
      I1 => sum_reg_1_1(5),
      O => \sum_reg_2_0[7]_i_4_n_0\
    );
\sum_reg_2_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(4),
      I1 => sum_reg_1_1(4),
      O => \sum_reg_2_0[7]_i_5_n_0\
    );
\sum_reg_2_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(0),
      Q => sum_reg_2_0(0),
      R => SR(0)
    );
\sum_reg_2_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(10),
      Q => sum_reg_2_0(10),
      R => SR(0)
    );
\sum_reg_2_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(11),
      Q => sum_reg_2_0(11),
      R => SR(0)
    );
\sum_reg_2_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_2_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(11 downto 8),
      O(3 downto 0) => sum_reg_2_00(11 downto 8),
      S(3) => \sum_reg_2_0[11]_i_2_n_0\,
      S(2) => \sum_reg_2_0[11]_i_3_n_0\,
      S(1) => \sum_reg_2_0[11]_i_4_n_0\,
      S(0) => \sum_reg_2_0[11]_i_5_n_0\
    );
\sum_reg_2_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(12),
      Q => sum_reg_2_0(12),
      R => SR(0)
    );
\sum_reg_2_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(13),
      Q => sum_reg_2_0(13),
      R => SR(0)
    );
\sum_reg_2_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(14),
      Q => sum_reg_2_0(14),
      R => SR(0)
    );
\sum_reg_2_0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\(3),
      CO(2) => sum_reg_2_00(14),
      CO(1) => \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \sum_reg_2_0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sum_reg_1_0(13 downto 12),
      O(3 downto 2) => \NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum_reg_2_00(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \sum_reg_2_0[14]_i_2_n_0\,
      S(0) => \sum_reg_2_0[14]_i_3_n_0\
    );
\sum_reg_2_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(1),
      Q => sum_reg_2_0(1),
      R => SR(0)
    );
\sum_reg_2_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(2),
      Q => sum_reg_2_0(2),
      R => SR(0)
    );
\sum_reg_2_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(3),
      Q => sum_reg_2_0(3),
      R => SR(0)
    );
\sum_reg_2_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_2_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(3 downto 0),
      O(3 downto 0) => sum_reg_2_00(3 downto 0),
      S(3) => \sum_reg_2_0[3]_i_2_n_0\,
      S(2) => \sum_reg_2_0[3]_i_3_n_0\,
      S(1) => \sum_reg_2_0[3]_i_4_n_0\,
      S(0) => \sum_reg_2_0[3]_i_5_n_0\
    );
\sum_reg_2_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(4),
      Q => sum_reg_2_0(4),
      R => SR(0)
    );
\sum_reg_2_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(5),
      Q => sum_reg_2_0(5),
      R => SR(0)
    );
\sum_reg_2_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(6),
      Q => sum_reg_2_0(6),
      R => SR(0)
    );
\sum_reg_2_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(7),
      Q => sum_reg_2_0(7),
      R => SR(0)
    );
\sum_reg_2_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_2_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(7 downto 4),
      O(3 downto 0) => sum_reg_2_00(7 downto 4),
      S(3) => \sum_reg_2_0[7]_i_2_n_0\,
      S(2) => \sum_reg_2_0[7]_i_3_n_0\,
      S(1) => \sum_reg_2_0[7]_i_4_n_0\,
      S(0) => \sum_reg_2_0[7]_i_5_n_0\
    );
\sum_reg_2_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(8),
      Q => sum_reg_2_0(8),
      R => SR(0)
    );
\sum_reg_2_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(9),
      Q => sum_reg_2_0(9),
      R => SR(0)
    );
\sum_reg_2_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(11),
      I1 => sum_reg_1_3(11),
      O => \sum_reg_2_1[11]_i_2_n_0\
    );
\sum_reg_2_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(10),
      I1 => sum_reg_1_3(10),
      O => \sum_reg_2_1[11]_i_3_n_0\
    );
\sum_reg_2_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(9),
      I1 => sum_reg_1_3(9),
      O => \sum_reg_2_1[11]_i_4_n_0\
    );
\sum_reg_2_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(8),
      I1 => sum_reg_1_3(8),
      O => \sum_reg_2_1[11]_i_5_n_0\
    );
\sum_reg_2_1[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(13),
      I1 => sum_reg_1_3(13),
      O => \sum_reg_2_1[14]_i_2_n_0\
    );
\sum_reg_2_1[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(12),
      I1 => sum_reg_1_3(12),
      O => \sum_reg_2_1[14]_i_3_n_0\
    );
\sum_reg_2_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(3),
      I1 => sum_reg_1_3(3),
      O => \sum_reg_2_1[3]_i_2_n_0\
    );
\sum_reg_2_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(2),
      I1 => sum_reg_1_3(2),
      O => \sum_reg_2_1[3]_i_3_n_0\
    );
\sum_reg_2_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(1),
      I1 => sum_reg_1_3(1),
      O => \sum_reg_2_1[3]_i_4_n_0\
    );
\sum_reg_2_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(0),
      I1 => sum_reg_1_3(0),
      O => \sum_reg_2_1[3]_i_5_n_0\
    );
\sum_reg_2_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(7),
      I1 => sum_reg_1_3(7),
      O => \sum_reg_2_1[7]_i_2_n_0\
    );
\sum_reg_2_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(6),
      I1 => sum_reg_1_3(6),
      O => \sum_reg_2_1[7]_i_3_n_0\
    );
\sum_reg_2_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(5),
      I1 => sum_reg_1_3(5),
      O => \sum_reg_2_1[7]_i_4_n_0\
    );
\sum_reg_2_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(4),
      I1 => sum_reg_1_3(4),
      O => \sum_reg_2_1[7]_i_5_n_0\
    );
\sum_reg_2_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(0),
      Q => sum_reg_2_1(0),
      R => SR(0)
    );
\sum_reg_2_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(10),
      Q => sum_reg_2_1(10),
      R => SR(0)
    );
\sum_reg_2_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(11),
      Q => sum_reg_2_1(11),
      R => SR(0)
    );
\sum_reg_2_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_2_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(11 downto 8),
      O(3 downto 0) => sum_reg_2_10(11 downto 8),
      S(3) => \sum_reg_2_1[11]_i_2_n_0\,
      S(2) => \sum_reg_2_1[11]_i_3_n_0\,
      S(1) => \sum_reg_2_1[11]_i_4_n_0\,
      S(0) => \sum_reg_2_1[11]_i_5_n_0\
    );
\sum_reg_2_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(12),
      Q => sum_reg_2_1(12),
      R => SR(0)
    );
\sum_reg_2_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(13),
      Q => sum_reg_2_1(13),
      R => SR(0)
    );
\sum_reg_2_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(14),
      Q => sum_reg_2_1(14),
      R => SR(0)
    );
\sum_reg_2_1_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\(3),
      CO(2) => sum_reg_2_10(14),
      CO(1) => \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \sum_reg_2_1_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sum_reg_1_2(13 downto 12),
      O(3 downto 2) => \NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum_reg_2_10(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \sum_reg_2_1[14]_i_2_n_0\,
      S(0) => \sum_reg_2_1[14]_i_3_n_0\
    );
\sum_reg_2_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(1),
      Q => sum_reg_2_1(1),
      R => SR(0)
    );
\sum_reg_2_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(2),
      Q => sum_reg_2_1(2),
      R => SR(0)
    );
\sum_reg_2_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(3),
      Q => sum_reg_2_1(3),
      R => SR(0)
    );
\sum_reg_2_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_2_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(3 downto 0),
      O(3 downto 0) => sum_reg_2_10(3 downto 0),
      S(3) => \sum_reg_2_1[3]_i_2_n_0\,
      S(2) => \sum_reg_2_1[3]_i_3_n_0\,
      S(1) => \sum_reg_2_1[3]_i_4_n_0\,
      S(0) => \sum_reg_2_1[3]_i_5_n_0\
    );
\sum_reg_2_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(4),
      Q => sum_reg_2_1(4),
      R => SR(0)
    );
\sum_reg_2_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(5),
      Q => sum_reg_2_1(5),
      R => SR(0)
    );
\sum_reg_2_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(6),
      Q => sum_reg_2_1(6),
      R => SR(0)
    );
\sum_reg_2_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(7),
      Q => sum_reg_2_1(7),
      R => SR(0)
    );
\sum_reg_2_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_2_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(7 downto 4),
      O(3 downto 0) => sum_reg_2_10(7 downto 4),
      S(3) => \sum_reg_2_1[7]_i_2_n_0\,
      S(2) => \sum_reg_2_1[7]_i_3_n_0\,
      S(1) => \sum_reg_2_1[7]_i_4_n_0\,
      S(0) => \sum_reg_2_1[7]_i_5_n_0\
    );
\sum_reg_2_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(8),
      Q => sum_reg_2_1(8),
      R => SR(0)
    );
\sum_reg_2_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(9),
      Q => sum_reg_2_1(9),
      R => SR(0)
    );
\sum_reg_3_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(11),
      I1 => sum_reg_2_1(11),
      O => \sum_reg_3_0[11]_i_2_n_0\
    );
\sum_reg_3_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(10),
      I1 => sum_reg_2_1(10),
      O => \sum_reg_3_0[11]_i_3_n_0\
    );
\sum_reg_3_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(9),
      I1 => sum_reg_2_1(9),
      O => \sum_reg_3_0[11]_i_4_n_0\
    );
\sum_reg_3_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(8),
      I1 => sum_reg_2_1(8),
      O => \sum_reg_3_0[11]_i_5_n_0\
    );
\sum_reg_3_0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(14),
      I1 => sum_reg_2_1(14),
      O => \sum_reg_3_0[15]_i_2_n_0\
    );
\sum_reg_3_0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(13),
      I1 => sum_reg_2_1(13),
      O => \sum_reg_3_0[15]_i_3_n_0\
    );
\sum_reg_3_0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(12),
      I1 => sum_reg_2_1(12),
      O => \sum_reg_3_0[15]_i_4_n_0\
    );
\sum_reg_3_0[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(0),
      I1 => sum_reg_2_1(0),
      O => \sum_reg_3_0[7]_i_10_n_0\
    );
\sum_reg_3_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(7),
      I1 => sum_reg_2_1(7),
      O => \sum_reg_3_0[7]_i_3_n_0\
    );
\sum_reg_3_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(6),
      I1 => sum_reg_2_1(6),
      O => \sum_reg_3_0[7]_i_4_n_0\
    );
\sum_reg_3_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(5),
      I1 => sum_reg_2_1(5),
      O => \sum_reg_3_0[7]_i_5_n_0\
    );
\sum_reg_3_0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(4),
      I1 => sum_reg_2_1(4),
      O => \sum_reg_3_0[7]_i_6_n_0\
    );
\sum_reg_3_0[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(3),
      I1 => sum_reg_2_1(3),
      O => \sum_reg_3_0[7]_i_7_n_0\
    );
\sum_reg_3_0[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(2),
      I1 => sum_reg_2_1(2),
      O => \sum_reg_3_0[7]_i_8_n_0\
    );
\sum_reg_3_0[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(1),
      I1 => sum_reg_2_1(1),
      O => \sum_reg_3_0[7]_i_9_n_0\
    );
\sum_reg_3_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(10),
      Q => \^q\(6),
      R => SR(0)
    );
\sum_reg_3_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(11),
      Q => \^q\(7),
      R => SR(0)
    );
\sum_reg_3_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_3_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_3_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_3_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(11 downto 8),
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \sum_reg_3_0[11]_i_2_n_0\,
      S(2) => \sum_reg_3_0[11]_i_3_n_0\,
      S(1) => \sum_reg_3_0[11]_i_4_n_0\,
      S(0) => \sum_reg_3_0[11]_i_5_n_0\
    );
\sum_reg_3_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(12),
      Q => \^q\(8),
      R => SR(0)
    );
\sum_reg_3_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(13),
      Q => \^q\(9),
      R => SR(0)
    );
\sum_reg_3_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(14),
      Q => \^q\(10),
      R => SR(0)
    );
\sum_reg_3_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(15),
      Q => \^q\(11),
      R => SR(0)
    );
\sum_reg_3_0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[11]_i_1_n_0\,
      CO(3) => p_0_in(15),
      CO(2) => \NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sum_reg_3_0_reg[15]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sum_reg_2_0(14 downto 12),
      O(3) => \NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(14 downto 12),
      S(3) => '1',
      S(2) => \sum_reg_3_0[15]_i_2_n_0\,
      S(1) => \sum_reg_3_0[15]_i_3_n_0\,
      S(0) => \sum_reg_3_0[15]_i_4_n_0\
    );
\sum_reg_3_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(4),
      Q => \^q\(0),
      R => SR(0)
    );
\sum_reg_3_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(5),
      Q => \^q\(1),
      R => SR(0)
    );
\sum_reg_3_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(6),
      Q => \^q\(2),
      R => SR(0)
    );
\sum_reg_3_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(7),
      Q => \^q\(3),
      R => SR(0)
    );
\sum_reg_3_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[7]_i_2_n_0\,
      CO(3) => \sum_reg_3_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_3_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_3_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(7 downto 4),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \sum_reg_3_0[7]_i_3_n_0\,
      S(2) => \sum_reg_3_0[7]_i_4_n_0\,
      S(1) => \sum_reg_3_0[7]_i_5_n_0\,
      S(0) => \sum_reg_3_0[7]_i_6_n_0\
    );
\sum_reg_3_0_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_3_0_reg[7]_i_2_n_0\,
      CO(2) => \sum_reg_3_0_reg[7]_i_2_n_1\,
      CO(1) => \sum_reg_3_0_reg[7]_i_2_n_2\,
      CO(0) => \sum_reg_3_0_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(3 downto 0),
      O(3 downto 0) => \NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_reg_3_0[7]_i_7_n_0\,
      S(2) => \sum_reg_3_0[7]_i_8_n_0\,
      S(1) => \sum_reg_3_0[7]_i_9_n_0\,
      S(0) => \sum_reg_3_0[7]_i_10_n_0\
    );
\sum_reg_3_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(8),
      Q => \^q\(4),
      R => SR(0)
    );
\sum_reg_3_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(9),
      Q => \^q\(5),
      R => SR(0)
    );
\value_reg_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => value_reg_0(0),
      R => SR(0)
    );
\value_reg_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(10),
      Q => value_reg_0(10),
      R => SR(0)
    );
\value_reg_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(11),
      Q => value_reg_0(11),
      R => SR(0)
    );
\value_reg_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => value_reg_0(1),
      R => SR(0)
    );
\value_reg_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => value_reg_0(2),
      R => SR(0)
    );
\value_reg_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => value_reg_0(3),
      R => SR(0)
    );
\value_reg_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => value_reg_0(4),
      R => SR(0)
    );
\value_reg_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => value_reg_0(5),
      R => SR(0)
    );
\value_reg_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => value_reg_0(6),
      R => SR(0)
    );
\value_reg_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => value_reg_0(7),
      R => SR(0)
    );
\value_reg_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(8),
      Q => value_reg_0(8),
      R => SR(0)
    );
\value_reg_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(9),
      Q => value_reg_0(9),
      R => SR(0)
    );
\value_reg_10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(0),
      Q => value_reg_10(0),
      R => SR(0)
    );
\value_reg_10_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(10),
      Q => value_reg_10(10),
      R => SR(0)
    );
\value_reg_10_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(11),
      Q => value_reg_10(11),
      R => SR(0)
    );
\value_reg_10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(1),
      Q => value_reg_10(1),
      R => SR(0)
    );
\value_reg_10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(2),
      Q => value_reg_10(2),
      R => SR(0)
    );
\value_reg_10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(3),
      Q => value_reg_10(3),
      R => SR(0)
    );
\value_reg_10_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(4),
      Q => value_reg_10(4),
      R => SR(0)
    );
\value_reg_10_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(5),
      Q => value_reg_10(5),
      R => SR(0)
    );
\value_reg_10_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(6),
      Q => value_reg_10(6),
      R => SR(0)
    );
\value_reg_10_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(7),
      Q => value_reg_10(7),
      R => SR(0)
    );
\value_reg_10_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(8),
      Q => value_reg_10(8),
      R => SR(0)
    );
\value_reg_10_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(9),
      Q => value_reg_10(9),
      R => SR(0)
    );
\value_reg_11_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(0),
      Q => value_reg_11(0),
      R => SR(0)
    );
\value_reg_11_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(10),
      Q => value_reg_11(10),
      R => SR(0)
    );
\value_reg_11_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(11),
      Q => value_reg_11(11),
      R => SR(0)
    );
\value_reg_11_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(1),
      Q => value_reg_11(1),
      R => SR(0)
    );
\value_reg_11_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(2),
      Q => value_reg_11(2),
      R => SR(0)
    );
\value_reg_11_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(3),
      Q => value_reg_11(3),
      R => SR(0)
    );
\value_reg_11_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(4),
      Q => value_reg_11(4),
      R => SR(0)
    );
\value_reg_11_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(5),
      Q => value_reg_11(5),
      R => SR(0)
    );
\value_reg_11_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(6),
      Q => value_reg_11(6),
      R => SR(0)
    );
\value_reg_11_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(7),
      Q => value_reg_11(7),
      R => SR(0)
    );
\value_reg_11_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(8),
      Q => value_reg_11(8),
      R => SR(0)
    );
\value_reg_11_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(9),
      Q => value_reg_11(9),
      R => SR(0)
    );
\value_reg_12_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(0),
      Q => value_reg_12(0),
      R => SR(0)
    );
\value_reg_12_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(10),
      Q => value_reg_12(10),
      R => SR(0)
    );
\value_reg_12_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(11),
      Q => value_reg_12(11),
      R => SR(0)
    );
\value_reg_12_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(1),
      Q => value_reg_12(1),
      R => SR(0)
    );
\value_reg_12_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(2),
      Q => value_reg_12(2),
      R => SR(0)
    );
\value_reg_12_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(3),
      Q => value_reg_12(3),
      R => SR(0)
    );
\value_reg_12_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(4),
      Q => value_reg_12(4),
      R => SR(0)
    );
\value_reg_12_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(5),
      Q => value_reg_12(5),
      R => SR(0)
    );
\value_reg_12_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(6),
      Q => value_reg_12(6),
      R => SR(0)
    );
\value_reg_12_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(7),
      Q => value_reg_12(7),
      R => SR(0)
    );
\value_reg_12_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(8),
      Q => value_reg_12(8),
      R => SR(0)
    );
\value_reg_12_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(9),
      Q => value_reg_12(9),
      R => SR(0)
    );
\value_reg_13_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(0),
      Q => value_reg_13(0),
      R => SR(0)
    );
\value_reg_13_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(10),
      Q => value_reg_13(10),
      R => SR(0)
    );
\value_reg_13_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(11),
      Q => value_reg_13(11),
      R => SR(0)
    );
\value_reg_13_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(1),
      Q => value_reg_13(1),
      R => SR(0)
    );
\value_reg_13_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(2),
      Q => value_reg_13(2),
      R => SR(0)
    );
\value_reg_13_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(3),
      Q => value_reg_13(3),
      R => SR(0)
    );
\value_reg_13_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(4),
      Q => value_reg_13(4),
      R => SR(0)
    );
\value_reg_13_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(5),
      Q => value_reg_13(5),
      R => SR(0)
    );
\value_reg_13_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(6),
      Q => value_reg_13(6),
      R => SR(0)
    );
\value_reg_13_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(7),
      Q => value_reg_13(7),
      R => SR(0)
    );
\value_reg_13_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(8),
      Q => value_reg_13(8),
      R => SR(0)
    );
\value_reg_13_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(9),
      Q => value_reg_13(9),
      R => SR(0)
    );
\value_reg_14_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(0),
      Q => value_reg_14(0),
      R => SR(0)
    );
\value_reg_14_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(10),
      Q => value_reg_14(10),
      R => SR(0)
    );
\value_reg_14_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(11),
      Q => value_reg_14(11),
      R => SR(0)
    );
\value_reg_14_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(1),
      Q => value_reg_14(1),
      R => SR(0)
    );
\value_reg_14_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(2),
      Q => value_reg_14(2),
      R => SR(0)
    );
\value_reg_14_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(3),
      Q => value_reg_14(3),
      R => SR(0)
    );
\value_reg_14_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(4),
      Q => value_reg_14(4),
      R => SR(0)
    );
\value_reg_14_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(5),
      Q => value_reg_14(5),
      R => SR(0)
    );
\value_reg_14_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(6),
      Q => value_reg_14(6),
      R => SR(0)
    );
\value_reg_14_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(7),
      Q => value_reg_14(7),
      R => SR(0)
    );
\value_reg_14_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(8),
      Q => value_reg_14(8),
      R => SR(0)
    );
\value_reg_14_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(9),
      Q => value_reg_14(9),
      R => SR(0)
    );
\value_reg_15_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(0),
      Q => value_reg_15(0),
      R => SR(0)
    );
\value_reg_15_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(10),
      Q => value_reg_15(10),
      R => SR(0)
    );
\value_reg_15_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(11),
      Q => value_reg_15(11),
      R => SR(0)
    );
\value_reg_15_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(1),
      Q => value_reg_15(1),
      R => SR(0)
    );
\value_reg_15_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(2),
      Q => value_reg_15(2),
      R => SR(0)
    );
\value_reg_15_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(3),
      Q => value_reg_15(3),
      R => SR(0)
    );
\value_reg_15_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(4),
      Q => value_reg_15(4),
      R => SR(0)
    );
\value_reg_15_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(5),
      Q => value_reg_15(5),
      R => SR(0)
    );
\value_reg_15_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(6),
      Q => value_reg_15(6),
      R => SR(0)
    );
\value_reg_15_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(7),
      Q => value_reg_15(7),
      R => SR(0)
    );
\value_reg_15_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(8),
      Q => value_reg_15(8),
      R => SR(0)
    );
\value_reg_15_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(9),
      Q => value_reg_15(9),
      R => SR(0)
    );
\value_reg_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(0),
      Q => value_reg_1(0),
      R => SR(0)
    );
\value_reg_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(10),
      Q => value_reg_1(10),
      R => SR(0)
    );
\value_reg_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(11),
      Q => value_reg_1(11),
      R => SR(0)
    );
\value_reg_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(1),
      Q => value_reg_1(1),
      R => SR(0)
    );
\value_reg_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(2),
      Q => value_reg_1(2),
      R => SR(0)
    );
\value_reg_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(3),
      Q => value_reg_1(3),
      R => SR(0)
    );
\value_reg_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(4),
      Q => value_reg_1(4),
      R => SR(0)
    );
\value_reg_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(5),
      Q => value_reg_1(5),
      R => SR(0)
    );
\value_reg_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(6),
      Q => value_reg_1(6),
      R => SR(0)
    );
\value_reg_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(7),
      Q => value_reg_1(7),
      R => SR(0)
    );
\value_reg_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(8),
      Q => value_reg_1(8),
      R => SR(0)
    );
\value_reg_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(9),
      Q => value_reg_1(9),
      R => SR(0)
    );
\value_reg_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(0),
      Q => value_reg_2(0),
      R => SR(0)
    );
\value_reg_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(10),
      Q => value_reg_2(10),
      R => SR(0)
    );
\value_reg_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(11),
      Q => value_reg_2(11),
      R => SR(0)
    );
\value_reg_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(1),
      Q => value_reg_2(1),
      R => SR(0)
    );
\value_reg_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(2),
      Q => value_reg_2(2),
      R => SR(0)
    );
\value_reg_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(3),
      Q => value_reg_2(3),
      R => SR(0)
    );
\value_reg_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(4),
      Q => value_reg_2(4),
      R => SR(0)
    );
\value_reg_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(5),
      Q => value_reg_2(5),
      R => SR(0)
    );
\value_reg_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(6),
      Q => value_reg_2(6),
      R => SR(0)
    );
\value_reg_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(7),
      Q => value_reg_2(7),
      R => SR(0)
    );
\value_reg_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(8),
      Q => value_reg_2(8),
      R => SR(0)
    );
\value_reg_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(9),
      Q => value_reg_2(9),
      R => SR(0)
    );
\value_reg_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(0),
      Q => value_reg_3(0),
      R => SR(0)
    );
\value_reg_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(10),
      Q => value_reg_3(10),
      R => SR(0)
    );
\value_reg_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(11),
      Q => value_reg_3(11),
      R => SR(0)
    );
\value_reg_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(1),
      Q => value_reg_3(1),
      R => SR(0)
    );
\value_reg_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(2),
      Q => value_reg_3(2),
      R => SR(0)
    );
\value_reg_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(3),
      Q => value_reg_3(3),
      R => SR(0)
    );
\value_reg_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(4),
      Q => value_reg_3(4),
      R => SR(0)
    );
\value_reg_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(5),
      Q => value_reg_3(5),
      R => SR(0)
    );
\value_reg_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(6),
      Q => value_reg_3(6),
      R => SR(0)
    );
\value_reg_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(7),
      Q => value_reg_3(7),
      R => SR(0)
    );
\value_reg_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(8),
      Q => value_reg_3(8),
      R => SR(0)
    );
\value_reg_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(9),
      Q => value_reg_3(9),
      R => SR(0)
    );
\value_reg_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(0),
      Q => value_reg_4(0),
      R => SR(0)
    );
\value_reg_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(10),
      Q => value_reg_4(10),
      R => SR(0)
    );
\value_reg_4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(11),
      Q => value_reg_4(11),
      R => SR(0)
    );
\value_reg_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(1),
      Q => value_reg_4(1),
      R => SR(0)
    );
\value_reg_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(2),
      Q => value_reg_4(2),
      R => SR(0)
    );
\value_reg_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(3),
      Q => value_reg_4(3),
      R => SR(0)
    );
\value_reg_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(4),
      Q => value_reg_4(4),
      R => SR(0)
    );
\value_reg_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(5),
      Q => value_reg_4(5),
      R => SR(0)
    );
\value_reg_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(6),
      Q => value_reg_4(6),
      R => SR(0)
    );
\value_reg_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(7),
      Q => value_reg_4(7),
      R => SR(0)
    );
\value_reg_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(8),
      Q => value_reg_4(8),
      R => SR(0)
    );
\value_reg_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(9),
      Q => value_reg_4(9),
      R => SR(0)
    );
\value_reg_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(0),
      Q => value_reg_5(0),
      R => SR(0)
    );
\value_reg_5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(10),
      Q => value_reg_5(10),
      R => SR(0)
    );
\value_reg_5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(11),
      Q => value_reg_5(11),
      R => SR(0)
    );
\value_reg_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(1),
      Q => value_reg_5(1),
      R => SR(0)
    );
\value_reg_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(2),
      Q => value_reg_5(2),
      R => SR(0)
    );
\value_reg_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(3),
      Q => value_reg_5(3),
      R => SR(0)
    );
\value_reg_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(4),
      Q => value_reg_5(4),
      R => SR(0)
    );
\value_reg_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(5),
      Q => value_reg_5(5),
      R => SR(0)
    );
\value_reg_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(6),
      Q => value_reg_5(6),
      R => SR(0)
    );
\value_reg_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(7),
      Q => value_reg_5(7),
      R => SR(0)
    );
\value_reg_5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(8),
      Q => value_reg_5(8),
      R => SR(0)
    );
\value_reg_5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(9),
      Q => value_reg_5(9),
      R => SR(0)
    );
\value_reg_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(0),
      Q => value_reg_6(0),
      R => SR(0)
    );
\value_reg_6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(10),
      Q => value_reg_6(10),
      R => SR(0)
    );
\value_reg_6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(11),
      Q => value_reg_6(11),
      R => SR(0)
    );
\value_reg_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(1),
      Q => value_reg_6(1),
      R => SR(0)
    );
\value_reg_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(2),
      Q => value_reg_6(2),
      R => SR(0)
    );
\value_reg_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(3),
      Q => value_reg_6(3),
      R => SR(0)
    );
\value_reg_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(4),
      Q => value_reg_6(4),
      R => SR(0)
    );
\value_reg_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(5),
      Q => value_reg_6(5),
      R => SR(0)
    );
\value_reg_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(6),
      Q => value_reg_6(6),
      R => SR(0)
    );
\value_reg_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(7),
      Q => value_reg_6(7),
      R => SR(0)
    );
\value_reg_6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(8),
      Q => value_reg_6(8),
      R => SR(0)
    );
\value_reg_6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(9),
      Q => value_reg_6(9),
      R => SR(0)
    );
\value_reg_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(0),
      Q => value_reg_7(0),
      R => SR(0)
    );
\value_reg_7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(10),
      Q => value_reg_7(10),
      R => SR(0)
    );
\value_reg_7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(11),
      Q => value_reg_7(11),
      R => SR(0)
    );
\value_reg_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(1),
      Q => value_reg_7(1),
      R => SR(0)
    );
\value_reg_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(2),
      Q => value_reg_7(2),
      R => SR(0)
    );
\value_reg_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(3),
      Q => value_reg_7(3),
      R => SR(0)
    );
\value_reg_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(4),
      Q => value_reg_7(4),
      R => SR(0)
    );
\value_reg_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(5),
      Q => value_reg_7(5),
      R => SR(0)
    );
\value_reg_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(6),
      Q => value_reg_7(6),
      R => SR(0)
    );
\value_reg_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(7),
      Q => value_reg_7(7),
      R => SR(0)
    );
\value_reg_7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(8),
      Q => value_reg_7(8),
      R => SR(0)
    );
\value_reg_7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(9),
      Q => value_reg_7(9),
      R => SR(0)
    );
\value_reg_8_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(0),
      Q => value_reg_8(0),
      R => SR(0)
    );
\value_reg_8_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(10),
      Q => value_reg_8(10),
      R => SR(0)
    );
\value_reg_8_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(11),
      Q => value_reg_8(11),
      R => SR(0)
    );
\value_reg_8_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(1),
      Q => value_reg_8(1),
      R => SR(0)
    );
\value_reg_8_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(2),
      Q => value_reg_8(2),
      R => SR(0)
    );
\value_reg_8_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(3),
      Q => value_reg_8(3),
      R => SR(0)
    );
\value_reg_8_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(4),
      Q => value_reg_8(4),
      R => SR(0)
    );
\value_reg_8_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(5),
      Q => value_reg_8(5),
      R => SR(0)
    );
\value_reg_8_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(6),
      Q => value_reg_8(6),
      R => SR(0)
    );
\value_reg_8_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(7),
      Q => value_reg_8(7),
      R => SR(0)
    );
\value_reg_8_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(8),
      Q => value_reg_8(8),
      R => SR(0)
    );
\value_reg_8_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(9),
      Q => value_reg_8(9),
      R => SR(0)
    );
\value_reg_9_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(0),
      Q => value_reg_9(0),
      R => SR(0)
    );
\value_reg_9_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(10),
      Q => value_reg_9(10),
      R => SR(0)
    );
\value_reg_9_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(11),
      Q => value_reg_9(11),
      R => SR(0)
    );
\value_reg_9_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(1),
      Q => value_reg_9(1),
      R => SR(0)
    );
\value_reg_9_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(2),
      Q => value_reg_9(2),
      R => SR(0)
    );
\value_reg_9_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(3),
      Q => value_reg_9(3),
      R => SR(0)
    );
\value_reg_9_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(4),
      Q => value_reg_9(4),
      R => SR(0)
    );
\value_reg_9_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(5),
      Q => value_reg_9(5),
      R => SR(0)
    );
\value_reg_9_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(6),
      Q => value_reg_9(6),
      R => SR(0)
    );
\value_reg_9_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(7),
      Q => value_reg_9(7),
      R => SR(0)
    );
\value_reg_9_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(8),
      Q => value_reg_9(8),
      R => SR(0)
    );
\value_reg_9_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(9),
      Q => value_reg_9(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_2 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sum_reg_3_0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sum_reg_3_0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    over_thld_reg_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_2 : entity is "averaging";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal sum_reg_0_0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_00 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_10 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_20 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_3 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_30 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_4 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_40 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_4[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_5 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_50 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_5[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_6 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_60 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_6[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_7 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_70 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_7[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_00 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_10 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_20 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_3 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_30 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_2_0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sum_reg_2_00 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sum_reg_2_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[14]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[14]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_2_1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sum_reg_2_10 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sum_reg_2_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[14]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[14]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_10_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_9_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal value_reg_0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_10 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_11 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_12 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_13 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_14 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_15 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_5 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_6 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_7 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_8 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_9 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\over_thld_reg0_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(10),
      I1 => over_thld_reg_reg(10),
      I2 => over_thld_reg_reg(11),
      I3 => \^q\(11),
      O => \sum_reg_3_0_reg[14]_1\(1)
    );
\over_thld_reg0_carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => over_thld_reg_reg(8),
      I2 => over_thld_reg_reg(9),
      I3 => \^q\(9),
      O => \sum_reg_3_0_reg[14]_1\(0)
    );
\over_thld_reg0_carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => over_thld_reg_reg(10),
      I2 => \^q\(11),
      I3 => over_thld_reg_reg(11),
      O => \sum_reg_3_0_reg[14]_0\(1)
    );
\over_thld_reg0_carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => over_thld_reg_reg(8),
      I2 => \^q\(9),
      I3 => over_thld_reg_reg(9),
      O => \sum_reg_3_0_reg[14]_0\(0)
    );
\over_thld_reg0_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => over_thld_reg_reg(6),
      I2 => over_thld_reg_reg(7),
      I3 => \^q\(7),
      O => DI(3)
    );
\over_thld_reg0_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => over_thld_reg_reg(4),
      I2 => over_thld_reg_reg(5),
      I3 => \^q\(5),
      O => DI(2)
    );
\over_thld_reg0_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => over_thld_reg_reg(2),
      I2 => over_thld_reg_reg(3),
      I3 => \^q\(3),
      O => DI(1)
    );
\over_thld_reg0_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => over_thld_reg_reg(0),
      I2 => over_thld_reg_reg(1),
      I3 => \^q\(1),
      O => DI(0)
    );
\over_thld_reg0_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => over_thld_reg_reg(6),
      I2 => \^q\(7),
      I3 => over_thld_reg_reg(7),
      O => S(3)
    );
\over_thld_reg0_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => over_thld_reg_reg(4),
      I2 => \^q\(5),
      I3 => over_thld_reg_reg(5),
      O => S(2)
    );
\over_thld_reg0_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => over_thld_reg_reg(2),
      I2 => \^q\(3),
      I3 => over_thld_reg_reg(3),
      O => S(1)
    );
\over_thld_reg0_carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => over_thld_reg_reg(0),
      I2 => \^q\(1),
      I3 => over_thld_reg_reg(1),
      O => S(0)
    );
\sum_reg_0_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(11),
      I1 => value_reg_1(11),
      O => \sum_reg_0_0[11]_i_2_n_0\
    );
\sum_reg_0_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(10),
      I1 => value_reg_1(10),
      O => \sum_reg_0_0[11]_i_3_n_0\
    );
\sum_reg_0_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(9),
      I1 => value_reg_1(9),
      O => \sum_reg_0_0[11]_i_4_n_0\
    );
\sum_reg_0_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(8),
      I1 => value_reg_1(8),
      O => \sum_reg_0_0[11]_i_5_n_0\
    );
\sum_reg_0_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(3),
      I1 => value_reg_1(3),
      O => \sum_reg_0_0[3]_i_2_n_0\
    );
\sum_reg_0_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(2),
      I1 => value_reg_1(2),
      O => \sum_reg_0_0[3]_i_3_n_0\
    );
\sum_reg_0_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(1),
      I1 => value_reg_1(1),
      O => \sum_reg_0_0[3]_i_4_n_0\
    );
\sum_reg_0_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(0),
      I1 => value_reg_1(0),
      O => \sum_reg_0_0[3]_i_5_n_0\
    );
\sum_reg_0_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(7),
      I1 => value_reg_1(7),
      O => \sum_reg_0_0[7]_i_2_n_0\
    );
\sum_reg_0_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(6),
      I1 => value_reg_1(6),
      O => \sum_reg_0_0[7]_i_3_n_0\
    );
\sum_reg_0_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(5),
      I1 => value_reg_1(5),
      O => \sum_reg_0_0[7]_i_4_n_0\
    );
\sum_reg_0_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(4),
      I1 => value_reg_1(4),
      O => \sum_reg_0_0[7]_i_5_n_0\
    );
\sum_reg_0_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(0),
      Q => sum_reg_0_0(0),
      R => SR(0)
    );
\sum_reg_0_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(10),
      Q => sum_reg_0_0(10),
      R => SR(0)
    );
\sum_reg_0_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(11),
      Q => sum_reg_0_0(11),
      R => SR(0)
    );
\sum_reg_0_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(11 downto 8),
      O(3 downto 0) => sum_reg_0_00(11 downto 8),
      S(3) => \sum_reg_0_0[11]_i_2_n_0\,
      S(2) => \sum_reg_0_0[11]_i_3_n_0\,
      S(1) => \sum_reg_0_0[11]_i_4_n_0\,
      S(0) => \sum_reg_0_0[11]_i_5_n_0\
    );
\sum_reg_0_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(12),
      Q => sum_reg_0_0(12),
      R => SR(0)
    );
\sum_reg_0_0_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_00(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(1),
      Q => sum_reg_0_0(1),
      R => SR(0)
    );
\sum_reg_0_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(2),
      Q => sum_reg_0_0(2),
      R => SR(0)
    );
\sum_reg_0_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(3),
      Q => sum_reg_0_0(3),
      R => SR(0)
    );
\sum_reg_0_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(3 downto 0),
      O(3 downto 0) => sum_reg_0_00(3 downto 0),
      S(3) => \sum_reg_0_0[3]_i_2_n_0\,
      S(2) => \sum_reg_0_0[3]_i_3_n_0\,
      S(1) => \sum_reg_0_0[3]_i_4_n_0\,
      S(0) => \sum_reg_0_0[3]_i_5_n_0\
    );
\sum_reg_0_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(4),
      Q => sum_reg_0_0(4),
      R => SR(0)
    );
\sum_reg_0_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(5),
      Q => sum_reg_0_0(5),
      R => SR(0)
    );
\sum_reg_0_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(6),
      Q => sum_reg_0_0(6),
      R => SR(0)
    );
\sum_reg_0_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(7),
      Q => sum_reg_0_0(7),
      R => SR(0)
    );
\sum_reg_0_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(7 downto 4),
      O(3 downto 0) => sum_reg_0_00(7 downto 4),
      S(3) => \sum_reg_0_0[7]_i_2_n_0\,
      S(2) => \sum_reg_0_0[7]_i_3_n_0\,
      S(1) => \sum_reg_0_0[7]_i_4_n_0\,
      S(0) => \sum_reg_0_0[7]_i_5_n_0\
    );
\sum_reg_0_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(8),
      Q => sum_reg_0_0(8),
      R => SR(0)
    );
\sum_reg_0_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(9),
      Q => sum_reg_0_0(9),
      R => SR(0)
    );
\sum_reg_0_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(11),
      I1 => value_reg_3(11),
      O => \sum_reg_0_1[11]_i_2_n_0\
    );
\sum_reg_0_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(10),
      I1 => value_reg_3(10),
      O => \sum_reg_0_1[11]_i_3_n_0\
    );
\sum_reg_0_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(9),
      I1 => value_reg_3(9),
      O => \sum_reg_0_1[11]_i_4_n_0\
    );
\sum_reg_0_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(8),
      I1 => value_reg_3(8),
      O => \sum_reg_0_1[11]_i_5_n_0\
    );
\sum_reg_0_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(3),
      I1 => value_reg_3(3),
      O => \sum_reg_0_1[3]_i_2_n_0\
    );
\sum_reg_0_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(2),
      I1 => value_reg_3(2),
      O => \sum_reg_0_1[3]_i_3_n_0\
    );
\sum_reg_0_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(1),
      I1 => value_reg_3(1),
      O => \sum_reg_0_1[3]_i_4_n_0\
    );
\sum_reg_0_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(0),
      I1 => value_reg_3(0),
      O => \sum_reg_0_1[3]_i_5_n_0\
    );
\sum_reg_0_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(7),
      I1 => value_reg_3(7),
      O => \sum_reg_0_1[7]_i_2_n_0\
    );
\sum_reg_0_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(6),
      I1 => value_reg_3(6),
      O => \sum_reg_0_1[7]_i_3_n_0\
    );
\sum_reg_0_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(5),
      I1 => value_reg_3(5),
      O => \sum_reg_0_1[7]_i_4_n_0\
    );
\sum_reg_0_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(4),
      I1 => value_reg_3(4),
      O => \sum_reg_0_1[7]_i_5_n_0\
    );
\sum_reg_0_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(0),
      Q => sum_reg_0_1(0),
      R => SR(0)
    );
\sum_reg_0_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(10),
      Q => sum_reg_0_1(10),
      R => SR(0)
    );
\sum_reg_0_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(11),
      Q => sum_reg_0_1(11),
      R => SR(0)
    );
\sum_reg_0_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(11 downto 8),
      O(3 downto 0) => sum_reg_0_10(11 downto 8),
      S(3) => \sum_reg_0_1[11]_i_2_n_0\,
      S(2) => \sum_reg_0_1[11]_i_3_n_0\,
      S(1) => \sum_reg_0_1[11]_i_4_n_0\,
      S(0) => \sum_reg_0_1[11]_i_5_n_0\
    );
\sum_reg_0_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(12),
      Q => sum_reg_0_1(12),
      R => SR(0)
    );
\sum_reg_0_1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_10(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(1),
      Q => sum_reg_0_1(1),
      R => SR(0)
    );
\sum_reg_0_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(2),
      Q => sum_reg_0_1(2),
      R => SR(0)
    );
\sum_reg_0_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(3),
      Q => sum_reg_0_1(3),
      R => SR(0)
    );
\sum_reg_0_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(3 downto 0),
      O(3 downto 0) => sum_reg_0_10(3 downto 0),
      S(3) => \sum_reg_0_1[3]_i_2_n_0\,
      S(2) => \sum_reg_0_1[3]_i_3_n_0\,
      S(1) => \sum_reg_0_1[3]_i_4_n_0\,
      S(0) => \sum_reg_0_1[3]_i_5_n_0\
    );
\sum_reg_0_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(4),
      Q => sum_reg_0_1(4),
      R => SR(0)
    );
\sum_reg_0_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(5),
      Q => sum_reg_0_1(5),
      R => SR(0)
    );
\sum_reg_0_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(6),
      Q => sum_reg_0_1(6),
      R => SR(0)
    );
\sum_reg_0_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(7),
      Q => sum_reg_0_1(7),
      R => SR(0)
    );
\sum_reg_0_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(7 downto 4),
      O(3 downto 0) => sum_reg_0_10(7 downto 4),
      S(3) => \sum_reg_0_1[7]_i_2_n_0\,
      S(2) => \sum_reg_0_1[7]_i_3_n_0\,
      S(1) => \sum_reg_0_1[7]_i_4_n_0\,
      S(0) => \sum_reg_0_1[7]_i_5_n_0\
    );
\sum_reg_0_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(8),
      Q => sum_reg_0_1(8),
      R => SR(0)
    );
\sum_reg_0_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(9),
      Q => sum_reg_0_1(9),
      R => SR(0)
    );
\sum_reg_0_2[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(11),
      I1 => value_reg_5(11),
      O => \sum_reg_0_2[11]_i_2_n_0\
    );
\sum_reg_0_2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(10),
      I1 => value_reg_5(10),
      O => \sum_reg_0_2[11]_i_3_n_0\
    );
\sum_reg_0_2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(9),
      I1 => value_reg_5(9),
      O => \sum_reg_0_2[11]_i_4_n_0\
    );
\sum_reg_0_2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(8),
      I1 => value_reg_5(8),
      O => \sum_reg_0_2[11]_i_5_n_0\
    );
\sum_reg_0_2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(3),
      I1 => value_reg_5(3),
      O => \sum_reg_0_2[3]_i_2_n_0\
    );
\sum_reg_0_2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(2),
      I1 => value_reg_5(2),
      O => \sum_reg_0_2[3]_i_3_n_0\
    );
\sum_reg_0_2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(1),
      I1 => value_reg_5(1),
      O => \sum_reg_0_2[3]_i_4_n_0\
    );
\sum_reg_0_2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(0),
      I1 => value_reg_5(0),
      O => \sum_reg_0_2[3]_i_5_n_0\
    );
\sum_reg_0_2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(7),
      I1 => value_reg_5(7),
      O => \sum_reg_0_2[7]_i_2_n_0\
    );
\sum_reg_0_2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(6),
      I1 => value_reg_5(6),
      O => \sum_reg_0_2[7]_i_3_n_0\
    );
\sum_reg_0_2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(5),
      I1 => value_reg_5(5),
      O => \sum_reg_0_2[7]_i_4_n_0\
    );
\sum_reg_0_2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(4),
      I1 => value_reg_5(4),
      O => \sum_reg_0_2[7]_i_5_n_0\
    );
\sum_reg_0_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(0),
      Q => sum_reg_0_2(0),
      R => SR(0)
    );
\sum_reg_0_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(10),
      Q => sum_reg_0_2(10),
      R => SR(0)
    );
\sum_reg_0_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(11),
      Q => sum_reg_0_2(11),
      R => SR(0)
    );
\sum_reg_0_2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_2_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(11 downto 8),
      O(3 downto 0) => sum_reg_0_20(11 downto 8),
      S(3) => \sum_reg_0_2[11]_i_2_n_0\,
      S(2) => \sum_reg_0_2[11]_i_3_n_0\,
      S(1) => \sum_reg_0_2[11]_i_4_n_0\,
      S(0) => \sum_reg_0_2[11]_i_5_n_0\
    );
\sum_reg_0_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(12),
      Q => sum_reg_0_2(12),
      R => SR(0)
    );
\sum_reg_0_2_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_20(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(1),
      Q => sum_reg_0_2(1),
      R => SR(0)
    );
\sum_reg_0_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(2),
      Q => sum_reg_0_2(2),
      R => SR(0)
    );
\sum_reg_0_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(3),
      Q => sum_reg_0_2(3),
      R => SR(0)
    );
\sum_reg_0_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_2_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(3 downto 0),
      O(3 downto 0) => sum_reg_0_20(3 downto 0),
      S(3) => \sum_reg_0_2[3]_i_2_n_0\,
      S(2) => \sum_reg_0_2[3]_i_3_n_0\,
      S(1) => \sum_reg_0_2[3]_i_4_n_0\,
      S(0) => \sum_reg_0_2[3]_i_5_n_0\
    );
\sum_reg_0_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(4),
      Q => sum_reg_0_2(4),
      R => SR(0)
    );
\sum_reg_0_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(5),
      Q => sum_reg_0_2(5),
      R => SR(0)
    );
\sum_reg_0_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(6),
      Q => sum_reg_0_2(6),
      R => SR(0)
    );
\sum_reg_0_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(7),
      Q => sum_reg_0_2(7),
      R => SR(0)
    );
\sum_reg_0_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_2_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(7 downto 4),
      O(3 downto 0) => sum_reg_0_20(7 downto 4),
      S(3) => \sum_reg_0_2[7]_i_2_n_0\,
      S(2) => \sum_reg_0_2[7]_i_3_n_0\,
      S(1) => \sum_reg_0_2[7]_i_4_n_0\,
      S(0) => \sum_reg_0_2[7]_i_5_n_0\
    );
\sum_reg_0_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(8),
      Q => sum_reg_0_2(8),
      R => SR(0)
    );
\sum_reg_0_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(9),
      Q => sum_reg_0_2(9),
      R => SR(0)
    );
\sum_reg_0_3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(11),
      I1 => value_reg_7(11),
      O => \sum_reg_0_3[11]_i_2_n_0\
    );
\sum_reg_0_3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(10),
      I1 => value_reg_7(10),
      O => \sum_reg_0_3[11]_i_3_n_0\
    );
\sum_reg_0_3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(9),
      I1 => value_reg_7(9),
      O => \sum_reg_0_3[11]_i_4_n_0\
    );
\sum_reg_0_3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(8),
      I1 => value_reg_7(8),
      O => \sum_reg_0_3[11]_i_5_n_0\
    );
\sum_reg_0_3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(3),
      I1 => value_reg_7(3),
      O => \sum_reg_0_3[3]_i_2_n_0\
    );
\sum_reg_0_3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(2),
      I1 => value_reg_7(2),
      O => \sum_reg_0_3[3]_i_3_n_0\
    );
\sum_reg_0_3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(1),
      I1 => value_reg_7(1),
      O => \sum_reg_0_3[3]_i_4_n_0\
    );
\sum_reg_0_3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(0),
      I1 => value_reg_7(0),
      O => \sum_reg_0_3[3]_i_5_n_0\
    );
\sum_reg_0_3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(7),
      I1 => value_reg_7(7),
      O => \sum_reg_0_3[7]_i_2_n_0\
    );
\sum_reg_0_3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(6),
      I1 => value_reg_7(6),
      O => \sum_reg_0_3[7]_i_3_n_0\
    );
\sum_reg_0_3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(5),
      I1 => value_reg_7(5),
      O => \sum_reg_0_3[7]_i_4_n_0\
    );
\sum_reg_0_3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(4),
      I1 => value_reg_7(4),
      O => \sum_reg_0_3[7]_i_5_n_0\
    );
\sum_reg_0_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(0),
      Q => sum_reg_0_3(0),
      R => SR(0)
    );
\sum_reg_0_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(10),
      Q => sum_reg_0_3(10),
      R => SR(0)
    );
\sum_reg_0_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(11),
      Q => sum_reg_0_3(11),
      R => SR(0)
    );
\sum_reg_0_3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_3_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(11 downto 8),
      O(3 downto 0) => sum_reg_0_30(11 downto 8),
      S(3) => \sum_reg_0_3[11]_i_2_n_0\,
      S(2) => \sum_reg_0_3[11]_i_3_n_0\,
      S(1) => \sum_reg_0_3[11]_i_4_n_0\,
      S(0) => \sum_reg_0_3[11]_i_5_n_0\
    );
\sum_reg_0_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(12),
      Q => sum_reg_0_3(12),
      R => SR(0)
    );
\sum_reg_0_3_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_30(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(1),
      Q => sum_reg_0_3(1),
      R => SR(0)
    );
\sum_reg_0_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(2),
      Q => sum_reg_0_3(2),
      R => SR(0)
    );
\sum_reg_0_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(3),
      Q => sum_reg_0_3(3),
      R => SR(0)
    );
\sum_reg_0_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_3_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(3 downto 0),
      O(3 downto 0) => sum_reg_0_30(3 downto 0),
      S(3) => \sum_reg_0_3[3]_i_2_n_0\,
      S(2) => \sum_reg_0_3[3]_i_3_n_0\,
      S(1) => \sum_reg_0_3[3]_i_4_n_0\,
      S(0) => \sum_reg_0_3[3]_i_5_n_0\
    );
\sum_reg_0_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(4),
      Q => sum_reg_0_3(4),
      R => SR(0)
    );
\sum_reg_0_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(5),
      Q => sum_reg_0_3(5),
      R => SR(0)
    );
\sum_reg_0_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(6),
      Q => sum_reg_0_3(6),
      R => SR(0)
    );
\sum_reg_0_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(7),
      Q => sum_reg_0_3(7),
      R => SR(0)
    );
\sum_reg_0_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_3_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(7 downto 4),
      O(3 downto 0) => sum_reg_0_30(7 downto 4),
      S(3) => \sum_reg_0_3[7]_i_2_n_0\,
      S(2) => \sum_reg_0_3[7]_i_3_n_0\,
      S(1) => \sum_reg_0_3[7]_i_4_n_0\,
      S(0) => \sum_reg_0_3[7]_i_5_n_0\
    );
\sum_reg_0_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(8),
      Q => sum_reg_0_3(8),
      R => SR(0)
    );
\sum_reg_0_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(9),
      Q => sum_reg_0_3(9),
      R => SR(0)
    );
\sum_reg_0_4[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(11),
      I1 => value_reg_9(11),
      O => \sum_reg_0_4[11]_i_2_n_0\
    );
\sum_reg_0_4[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(10),
      I1 => value_reg_9(10),
      O => \sum_reg_0_4[11]_i_3_n_0\
    );
\sum_reg_0_4[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(9),
      I1 => value_reg_9(9),
      O => \sum_reg_0_4[11]_i_4_n_0\
    );
\sum_reg_0_4[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(8),
      I1 => value_reg_9(8),
      O => \sum_reg_0_4[11]_i_5_n_0\
    );
\sum_reg_0_4[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(3),
      I1 => value_reg_9(3),
      O => \sum_reg_0_4[3]_i_2_n_0\
    );
\sum_reg_0_4[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(2),
      I1 => value_reg_9(2),
      O => \sum_reg_0_4[3]_i_3_n_0\
    );
\sum_reg_0_4[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(1),
      I1 => value_reg_9(1),
      O => \sum_reg_0_4[3]_i_4_n_0\
    );
\sum_reg_0_4[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(0),
      I1 => value_reg_9(0),
      O => \sum_reg_0_4[3]_i_5_n_0\
    );
\sum_reg_0_4[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(7),
      I1 => value_reg_9(7),
      O => \sum_reg_0_4[7]_i_2_n_0\
    );
\sum_reg_0_4[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(6),
      I1 => value_reg_9(6),
      O => \sum_reg_0_4[7]_i_3_n_0\
    );
\sum_reg_0_4[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(5),
      I1 => value_reg_9(5),
      O => \sum_reg_0_4[7]_i_4_n_0\
    );
\sum_reg_0_4[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(4),
      I1 => value_reg_9(4),
      O => \sum_reg_0_4[7]_i_5_n_0\
    );
\sum_reg_0_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(0),
      Q => sum_reg_0_4(0),
      R => SR(0)
    );
\sum_reg_0_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(10),
      Q => sum_reg_0_4(10),
      R => SR(0)
    );
\sum_reg_0_4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(11),
      Q => sum_reg_0_4(11),
      R => SR(0)
    );
\sum_reg_0_4_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_4_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(11 downto 8),
      O(3 downto 0) => sum_reg_0_40(11 downto 8),
      S(3) => \sum_reg_0_4[11]_i_2_n_0\,
      S(2) => \sum_reg_0_4[11]_i_3_n_0\,
      S(1) => \sum_reg_0_4[11]_i_4_n_0\,
      S(0) => \sum_reg_0_4[11]_i_5_n_0\
    );
\sum_reg_0_4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(12),
      Q => sum_reg_0_4(12),
      R => SR(0)
    );
\sum_reg_0_4_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_40(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(1),
      Q => sum_reg_0_4(1),
      R => SR(0)
    );
\sum_reg_0_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(2),
      Q => sum_reg_0_4(2),
      R => SR(0)
    );
\sum_reg_0_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(3),
      Q => sum_reg_0_4(3),
      R => SR(0)
    );
\sum_reg_0_4_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_4_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(3 downto 0),
      O(3 downto 0) => sum_reg_0_40(3 downto 0),
      S(3) => \sum_reg_0_4[3]_i_2_n_0\,
      S(2) => \sum_reg_0_4[3]_i_3_n_0\,
      S(1) => \sum_reg_0_4[3]_i_4_n_0\,
      S(0) => \sum_reg_0_4[3]_i_5_n_0\
    );
\sum_reg_0_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(4),
      Q => sum_reg_0_4(4),
      R => SR(0)
    );
\sum_reg_0_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(5),
      Q => sum_reg_0_4(5),
      R => SR(0)
    );
\sum_reg_0_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(6),
      Q => sum_reg_0_4(6),
      R => SR(0)
    );
\sum_reg_0_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(7),
      Q => sum_reg_0_4(7),
      R => SR(0)
    );
\sum_reg_0_4_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_4_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(7 downto 4),
      O(3 downto 0) => sum_reg_0_40(7 downto 4),
      S(3) => \sum_reg_0_4[7]_i_2_n_0\,
      S(2) => \sum_reg_0_4[7]_i_3_n_0\,
      S(1) => \sum_reg_0_4[7]_i_4_n_0\,
      S(0) => \sum_reg_0_4[7]_i_5_n_0\
    );
\sum_reg_0_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(8),
      Q => sum_reg_0_4(8),
      R => SR(0)
    );
\sum_reg_0_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(9),
      Q => sum_reg_0_4(9),
      R => SR(0)
    );
\sum_reg_0_5[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(11),
      I1 => value_reg_11(11),
      O => \sum_reg_0_5[11]_i_2_n_0\
    );
\sum_reg_0_5[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(10),
      I1 => value_reg_11(10),
      O => \sum_reg_0_5[11]_i_3_n_0\
    );
\sum_reg_0_5[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(9),
      I1 => value_reg_11(9),
      O => \sum_reg_0_5[11]_i_4_n_0\
    );
\sum_reg_0_5[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(8),
      I1 => value_reg_11(8),
      O => \sum_reg_0_5[11]_i_5_n_0\
    );
\sum_reg_0_5[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(3),
      I1 => value_reg_11(3),
      O => \sum_reg_0_5[3]_i_2_n_0\
    );
\sum_reg_0_5[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(2),
      I1 => value_reg_11(2),
      O => \sum_reg_0_5[3]_i_3_n_0\
    );
\sum_reg_0_5[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(1),
      I1 => value_reg_11(1),
      O => \sum_reg_0_5[3]_i_4_n_0\
    );
\sum_reg_0_5[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(0),
      I1 => value_reg_11(0),
      O => \sum_reg_0_5[3]_i_5_n_0\
    );
\sum_reg_0_5[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(7),
      I1 => value_reg_11(7),
      O => \sum_reg_0_5[7]_i_2_n_0\
    );
\sum_reg_0_5[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(6),
      I1 => value_reg_11(6),
      O => \sum_reg_0_5[7]_i_3_n_0\
    );
\sum_reg_0_5[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(5),
      I1 => value_reg_11(5),
      O => \sum_reg_0_5[7]_i_4_n_0\
    );
\sum_reg_0_5[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(4),
      I1 => value_reg_11(4),
      O => \sum_reg_0_5[7]_i_5_n_0\
    );
\sum_reg_0_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(0),
      Q => sum_reg_0_5(0),
      R => SR(0)
    );
\sum_reg_0_5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(10),
      Q => sum_reg_0_5(10),
      R => SR(0)
    );
\sum_reg_0_5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(11),
      Q => sum_reg_0_5(11),
      R => SR(0)
    );
\sum_reg_0_5_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_5_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(11 downto 8),
      O(3 downto 0) => sum_reg_0_50(11 downto 8),
      S(3) => \sum_reg_0_5[11]_i_2_n_0\,
      S(2) => \sum_reg_0_5[11]_i_3_n_0\,
      S(1) => \sum_reg_0_5[11]_i_4_n_0\,
      S(0) => \sum_reg_0_5[11]_i_5_n_0\
    );
\sum_reg_0_5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(12),
      Q => sum_reg_0_5(12),
      R => SR(0)
    );
\sum_reg_0_5_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_50(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(1),
      Q => sum_reg_0_5(1),
      R => SR(0)
    );
\sum_reg_0_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(2),
      Q => sum_reg_0_5(2),
      R => SR(0)
    );
\sum_reg_0_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(3),
      Q => sum_reg_0_5(3),
      R => SR(0)
    );
\sum_reg_0_5_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_5_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(3 downto 0),
      O(3 downto 0) => sum_reg_0_50(3 downto 0),
      S(3) => \sum_reg_0_5[3]_i_2_n_0\,
      S(2) => \sum_reg_0_5[3]_i_3_n_0\,
      S(1) => \sum_reg_0_5[3]_i_4_n_0\,
      S(0) => \sum_reg_0_5[3]_i_5_n_0\
    );
\sum_reg_0_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(4),
      Q => sum_reg_0_5(4),
      R => SR(0)
    );
\sum_reg_0_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(5),
      Q => sum_reg_0_5(5),
      R => SR(0)
    );
\sum_reg_0_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(6),
      Q => sum_reg_0_5(6),
      R => SR(0)
    );
\sum_reg_0_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(7),
      Q => sum_reg_0_5(7),
      R => SR(0)
    );
\sum_reg_0_5_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_5_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(7 downto 4),
      O(3 downto 0) => sum_reg_0_50(7 downto 4),
      S(3) => \sum_reg_0_5[7]_i_2_n_0\,
      S(2) => \sum_reg_0_5[7]_i_3_n_0\,
      S(1) => \sum_reg_0_5[7]_i_4_n_0\,
      S(0) => \sum_reg_0_5[7]_i_5_n_0\
    );
\sum_reg_0_5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(8),
      Q => sum_reg_0_5(8),
      R => SR(0)
    );
\sum_reg_0_5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(9),
      Q => sum_reg_0_5(9),
      R => SR(0)
    );
\sum_reg_0_6[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(11),
      I1 => value_reg_13(11),
      O => \sum_reg_0_6[11]_i_2_n_0\
    );
\sum_reg_0_6[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(10),
      I1 => value_reg_13(10),
      O => \sum_reg_0_6[11]_i_3_n_0\
    );
\sum_reg_0_6[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(9),
      I1 => value_reg_13(9),
      O => \sum_reg_0_6[11]_i_4_n_0\
    );
\sum_reg_0_6[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(8),
      I1 => value_reg_13(8),
      O => \sum_reg_0_6[11]_i_5_n_0\
    );
\sum_reg_0_6[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(3),
      I1 => value_reg_13(3),
      O => \sum_reg_0_6[3]_i_2_n_0\
    );
\sum_reg_0_6[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(2),
      I1 => value_reg_13(2),
      O => \sum_reg_0_6[3]_i_3_n_0\
    );
\sum_reg_0_6[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(1),
      I1 => value_reg_13(1),
      O => \sum_reg_0_6[3]_i_4_n_0\
    );
\sum_reg_0_6[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(0),
      I1 => value_reg_13(0),
      O => \sum_reg_0_6[3]_i_5_n_0\
    );
\sum_reg_0_6[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(7),
      I1 => value_reg_13(7),
      O => \sum_reg_0_6[7]_i_2_n_0\
    );
\sum_reg_0_6[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(6),
      I1 => value_reg_13(6),
      O => \sum_reg_0_6[7]_i_3_n_0\
    );
\sum_reg_0_6[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(5),
      I1 => value_reg_13(5),
      O => \sum_reg_0_6[7]_i_4_n_0\
    );
\sum_reg_0_6[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(4),
      I1 => value_reg_13(4),
      O => \sum_reg_0_6[7]_i_5_n_0\
    );
\sum_reg_0_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(0),
      Q => sum_reg_0_6(0),
      R => SR(0)
    );
\sum_reg_0_6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(10),
      Q => sum_reg_0_6(10),
      R => SR(0)
    );
\sum_reg_0_6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(11),
      Q => sum_reg_0_6(11),
      R => SR(0)
    );
\sum_reg_0_6_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_6_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(11 downto 8),
      O(3 downto 0) => sum_reg_0_60(11 downto 8),
      S(3) => \sum_reg_0_6[11]_i_2_n_0\,
      S(2) => \sum_reg_0_6[11]_i_3_n_0\,
      S(1) => \sum_reg_0_6[11]_i_4_n_0\,
      S(0) => \sum_reg_0_6[11]_i_5_n_0\
    );
\sum_reg_0_6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(12),
      Q => sum_reg_0_6(12),
      R => SR(0)
    );
\sum_reg_0_6_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_60(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(1),
      Q => sum_reg_0_6(1),
      R => SR(0)
    );
\sum_reg_0_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(2),
      Q => sum_reg_0_6(2),
      R => SR(0)
    );
\sum_reg_0_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(3),
      Q => sum_reg_0_6(3),
      R => SR(0)
    );
\sum_reg_0_6_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_6_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(3 downto 0),
      O(3 downto 0) => sum_reg_0_60(3 downto 0),
      S(3) => \sum_reg_0_6[3]_i_2_n_0\,
      S(2) => \sum_reg_0_6[3]_i_3_n_0\,
      S(1) => \sum_reg_0_6[3]_i_4_n_0\,
      S(0) => \sum_reg_0_6[3]_i_5_n_0\
    );
\sum_reg_0_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(4),
      Q => sum_reg_0_6(4),
      R => SR(0)
    );
\sum_reg_0_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(5),
      Q => sum_reg_0_6(5),
      R => SR(0)
    );
\sum_reg_0_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(6),
      Q => sum_reg_0_6(6),
      R => SR(0)
    );
\sum_reg_0_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(7),
      Q => sum_reg_0_6(7),
      R => SR(0)
    );
\sum_reg_0_6_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_6_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(7 downto 4),
      O(3 downto 0) => sum_reg_0_60(7 downto 4),
      S(3) => \sum_reg_0_6[7]_i_2_n_0\,
      S(2) => \sum_reg_0_6[7]_i_3_n_0\,
      S(1) => \sum_reg_0_6[7]_i_4_n_0\,
      S(0) => \sum_reg_0_6[7]_i_5_n_0\
    );
\sum_reg_0_6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(8),
      Q => sum_reg_0_6(8),
      R => SR(0)
    );
\sum_reg_0_6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(9),
      Q => sum_reg_0_6(9),
      R => SR(0)
    );
\sum_reg_0_7[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(11),
      I1 => value_reg_15(11),
      O => \sum_reg_0_7[11]_i_2_n_0\
    );
\sum_reg_0_7[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(10),
      I1 => value_reg_15(10),
      O => \sum_reg_0_7[11]_i_3_n_0\
    );
\sum_reg_0_7[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(9),
      I1 => value_reg_15(9),
      O => \sum_reg_0_7[11]_i_4_n_0\
    );
\sum_reg_0_7[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(8),
      I1 => value_reg_15(8),
      O => \sum_reg_0_7[11]_i_5_n_0\
    );
\sum_reg_0_7[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(3),
      I1 => value_reg_15(3),
      O => \sum_reg_0_7[3]_i_2_n_0\
    );
\sum_reg_0_7[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(2),
      I1 => value_reg_15(2),
      O => \sum_reg_0_7[3]_i_3_n_0\
    );
\sum_reg_0_7[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(1),
      I1 => value_reg_15(1),
      O => \sum_reg_0_7[3]_i_4_n_0\
    );
\sum_reg_0_7[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(0),
      I1 => value_reg_15(0),
      O => \sum_reg_0_7[3]_i_5_n_0\
    );
\sum_reg_0_7[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(7),
      I1 => value_reg_15(7),
      O => \sum_reg_0_7[7]_i_2_n_0\
    );
\sum_reg_0_7[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(6),
      I1 => value_reg_15(6),
      O => \sum_reg_0_7[7]_i_3_n_0\
    );
\sum_reg_0_7[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(5),
      I1 => value_reg_15(5),
      O => \sum_reg_0_7[7]_i_4_n_0\
    );
\sum_reg_0_7[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(4),
      I1 => value_reg_15(4),
      O => \sum_reg_0_7[7]_i_5_n_0\
    );
\sum_reg_0_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(0),
      Q => sum_reg_0_7(0),
      R => SR(0)
    );
\sum_reg_0_7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(10),
      Q => sum_reg_0_7(10),
      R => SR(0)
    );
\sum_reg_0_7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(11),
      Q => sum_reg_0_7(11),
      R => SR(0)
    );
\sum_reg_0_7_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_7_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(11 downto 8),
      O(3 downto 0) => sum_reg_0_70(11 downto 8),
      S(3) => \sum_reg_0_7[11]_i_2_n_0\,
      S(2) => \sum_reg_0_7[11]_i_3_n_0\,
      S(1) => \sum_reg_0_7[11]_i_4_n_0\,
      S(0) => \sum_reg_0_7[11]_i_5_n_0\
    );
\sum_reg_0_7_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(12),
      Q => sum_reg_0_7(12),
      R => SR(0)
    );
\sum_reg_0_7_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_70(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(1),
      Q => sum_reg_0_7(1),
      R => SR(0)
    );
\sum_reg_0_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(2),
      Q => sum_reg_0_7(2),
      R => SR(0)
    );
\sum_reg_0_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(3),
      Q => sum_reg_0_7(3),
      R => SR(0)
    );
\sum_reg_0_7_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_7_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(3 downto 0),
      O(3 downto 0) => sum_reg_0_70(3 downto 0),
      S(3) => \sum_reg_0_7[3]_i_2_n_0\,
      S(2) => \sum_reg_0_7[3]_i_3_n_0\,
      S(1) => \sum_reg_0_7[3]_i_4_n_0\,
      S(0) => \sum_reg_0_7[3]_i_5_n_0\
    );
\sum_reg_0_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(4),
      Q => sum_reg_0_7(4),
      R => SR(0)
    );
\sum_reg_0_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(5),
      Q => sum_reg_0_7(5),
      R => SR(0)
    );
\sum_reg_0_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(6),
      Q => sum_reg_0_7(6),
      R => SR(0)
    );
\sum_reg_0_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(7),
      Q => sum_reg_0_7(7),
      R => SR(0)
    );
\sum_reg_0_7_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_7_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(7 downto 4),
      O(3 downto 0) => sum_reg_0_70(7 downto 4),
      S(3) => \sum_reg_0_7[7]_i_2_n_0\,
      S(2) => \sum_reg_0_7[7]_i_3_n_0\,
      S(1) => \sum_reg_0_7[7]_i_4_n_0\,
      S(0) => \sum_reg_0_7[7]_i_5_n_0\
    );
\sum_reg_0_7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(8),
      Q => sum_reg_0_7(8),
      R => SR(0)
    );
\sum_reg_0_7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(9),
      Q => sum_reg_0_7(9),
      R => SR(0)
    );
\sum_reg_1_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(11),
      I1 => sum_reg_0_1(11),
      O => \sum_reg_1_0[11]_i_2_n_0\
    );
\sum_reg_1_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(10),
      I1 => sum_reg_0_1(10),
      O => \sum_reg_1_0[11]_i_3_n_0\
    );
\sum_reg_1_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(9),
      I1 => sum_reg_0_1(9),
      O => \sum_reg_1_0[11]_i_4_n_0\
    );
\sum_reg_1_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(8),
      I1 => sum_reg_0_1(8),
      O => \sum_reg_1_0[11]_i_5_n_0\
    );
\sum_reg_1_0[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(12),
      I1 => sum_reg_0_1(12),
      O => \sum_reg_1_0[13]_i_2_n_0\
    );
\sum_reg_1_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(3),
      I1 => sum_reg_0_1(3),
      O => \sum_reg_1_0[3]_i_2_n_0\
    );
\sum_reg_1_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(2),
      I1 => sum_reg_0_1(2),
      O => \sum_reg_1_0[3]_i_3_n_0\
    );
\sum_reg_1_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(1),
      I1 => sum_reg_0_1(1),
      O => \sum_reg_1_0[3]_i_4_n_0\
    );
\sum_reg_1_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(0),
      I1 => sum_reg_0_1(0),
      O => \sum_reg_1_0[3]_i_5_n_0\
    );
\sum_reg_1_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(7),
      I1 => sum_reg_0_1(7),
      O => \sum_reg_1_0[7]_i_2_n_0\
    );
\sum_reg_1_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(6),
      I1 => sum_reg_0_1(6),
      O => \sum_reg_1_0[7]_i_3_n_0\
    );
\sum_reg_1_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(5),
      I1 => sum_reg_0_1(5),
      O => \sum_reg_1_0[7]_i_4_n_0\
    );
\sum_reg_1_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(4),
      I1 => sum_reg_0_1(4),
      O => \sum_reg_1_0[7]_i_5_n_0\
    );
\sum_reg_1_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(0),
      Q => sum_reg_1_0(0),
      R => SR(0)
    );
\sum_reg_1_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(10),
      Q => sum_reg_1_0(10),
      R => SR(0)
    );
\sum_reg_1_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(11),
      Q => sum_reg_1_0(11),
      R => SR(0)
    );
\sum_reg_1_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(11 downto 8),
      O(3 downto 0) => sum_reg_1_00(11 downto 8),
      S(3) => \sum_reg_1_0[11]_i_2_n_0\,
      S(2) => \sum_reg_1_0[11]_i_3_n_0\,
      S(1) => \sum_reg_1_0[11]_i_4_n_0\,
      S(0) => \sum_reg_1_0[11]_i_5_n_0\
    );
\sum_reg_1_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(12),
      Q => sum_reg_1_0(12),
      R => SR(0)
    );
\sum_reg_1_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(13),
      Q => sum_reg_1_0(13),
      R => SR(0)
    );
\sum_reg_1_0_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_00(13),
      CO(0) => \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_0(12),
      O(3 downto 1) => \NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_00(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_0[13]_i_2_n_0\
    );
\sum_reg_1_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(1),
      Q => sum_reg_1_0(1),
      R => SR(0)
    );
\sum_reg_1_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(2),
      Q => sum_reg_1_0(2),
      R => SR(0)
    );
\sum_reg_1_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(3),
      Q => sum_reg_1_0(3),
      R => SR(0)
    );
\sum_reg_1_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(3 downto 0),
      O(3 downto 0) => sum_reg_1_00(3 downto 0),
      S(3) => \sum_reg_1_0[3]_i_2_n_0\,
      S(2) => \sum_reg_1_0[3]_i_3_n_0\,
      S(1) => \sum_reg_1_0[3]_i_4_n_0\,
      S(0) => \sum_reg_1_0[3]_i_5_n_0\
    );
\sum_reg_1_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(4),
      Q => sum_reg_1_0(4),
      R => SR(0)
    );
\sum_reg_1_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(5),
      Q => sum_reg_1_0(5),
      R => SR(0)
    );
\sum_reg_1_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(6),
      Q => sum_reg_1_0(6),
      R => SR(0)
    );
\sum_reg_1_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(7),
      Q => sum_reg_1_0(7),
      R => SR(0)
    );
\sum_reg_1_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(7 downto 4),
      O(3 downto 0) => sum_reg_1_00(7 downto 4),
      S(3) => \sum_reg_1_0[7]_i_2_n_0\,
      S(2) => \sum_reg_1_0[7]_i_3_n_0\,
      S(1) => \sum_reg_1_0[7]_i_4_n_0\,
      S(0) => \sum_reg_1_0[7]_i_5_n_0\
    );
\sum_reg_1_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(8),
      Q => sum_reg_1_0(8),
      R => SR(0)
    );
\sum_reg_1_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(9),
      Q => sum_reg_1_0(9),
      R => SR(0)
    );
\sum_reg_1_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(11),
      I1 => sum_reg_0_3(11),
      O => \sum_reg_1_1[11]_i_2_n_0\
    );
\sum_reg_1_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(10),
      I1 => sum_reg_0_3(10),
      O => \sum_reg_1_1[11]_i_3_n_0\
    );
\sum_reg_1_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(9),
      I1 => sum_reg_0_3(9),
      O => \sum_reg_1_1[11]_i_4_n_0\
    );
\sum_reg_1_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(8),
      I1 => sum_reg_0_3(8),
      O => \sum_reg_1_1[11]_i_5_n_0\
    );
\sum_reg_1_1[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(12),
      I1 => sum_reg_0_3(12),
      O => \sum_reg_1_1[13]_i_2_n_0\
    );
\sum_reg_1_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(3),
      I1 => sum_reg_0_3(3),
      O => \sum_reg_1_1[3]_i_2_n_0\
    );
\sum_reg_1_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(2),
      I1 => sum_reg_0_3(2),
      O => \sum_reg_1_1[3]_i_3_n_0\
    );
\sum_reg_1_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(1),
      I1 => sum_reg_0_3(1),
      O => \sum_reg_1_1[3]_i_4_n_0\
    );
\sum_reg_1_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(0),
      I1 => sum_reg_0_3(0),
      O => \sum_reg_1_1[3]_i_5_n_0\
    );
\sum_reg_1_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(7),
      I1 => sum_reg_0_3(7),
      O => \sum_reg_1_1[7]_i_2_n_0\
    );
\sum_reg_1_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(6),
      I1 => sum_reg_0_3(6),
      O => \sum_reg_1_1[7]_i_3_n_0\
    );
\sum_reg_1_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(5),
      I1 => sum_reg_0_3(5),
      O => \sum_reg_1_1[7]_i_4_n_0\
    );
\sum_reg_1_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(4),
      I1 => sum_reg_0_3(4),
      O => \sum_reg_1_1[7]_i_5_n_0\
    );
\sum_reg_1_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(0),
      Q => sum_reg_1_1(0),
      R => SR(0)
    );
\sum_reg_1_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(10),
      Q => sum_reg_1_1(10),
      R => SR(0)
    );
\sum_reg_1_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(11),
      Q => sum_reg_1_1(11),
      R => SR(0)
    );
\sum_reg_1_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(11 downto 8),
      O(3 downto 0) => sum_reg_1_10(11 downto 8),
      S(3) => \sum_reg_1_1[11]_i_2_n_0\,
      S(2) => \sum_reg_1_1[11]_i_3_n_0\,
      S(1) => \sum_reg_1_1[11]_i_4_n_0\,
      S(0) => \sum_reg_1_1[11]_i_5_n_0\
    );
\sum_reg_1_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(12),
      Q => sum_reg_1_1(12),
      R => SR(0)
    );
\sum_reg_1_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(13),
      Q => sum_reg_1_1(13),
      R => SR(0)
    );
\sum_reg_1_1_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_10(13),
      CO(0) => \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_2(12),
      O(3 downto 1) => \NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_10(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_1[13]_i_2_n_0\
    );
\sum_reg_1_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(1),
      Q => sum_reg_1_1(1),
      R => SR(0)
    );
\sum_reg_1_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(2),
      Q => sum_reg_1_1(2),
      R => SR(0)
    );
\sum_reg_1_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(3),
      Q => sum_reg_1_1(3),
      R => SR(0)
    );
\sum_reg_1_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(3 downto 0),
      O(3 downto 0) => sum_reg_1_10(3 downto 0),
      S(3) => \sum_reg_1_1[3]_i_2_n_0\,
      S(2) => \sum_reg_1_1[3]_i_3_n_0\,
      S(1) => \sum_reg_1_1[3]_i_4_n_0\,
      S(0) => \sum_reg_1_1[3]_i_5_n_0\
    );
\sum_reg_1_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(4),
      Q => sum_reg_1_1(4),
      R => SR(0)
    );
\sum_reg_1_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(5),
      Q => sum_reg_1_1(5),
      R => SR(0)
    );
\sum_reg_1_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(6),
      Q => sum_reg_1_1(6),
      R => SR(0)
    );
\sum_reg_1_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(7),
      Q => sum_reg_1_1(7),
      R => SR(0)
    );
\sum_reg_1_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(7 downto 4),
      O(3 downto 0) => sum_reg_1_10(7 downto 4),
      S(3) => \sum_reg_1_1[7]_i_2_n_0\,
      S(2) => \sum_reg_1_1[7]_i_3_n_0\,
      S(1) => \sum_reg_1_1[7]_i_4_n_0\,
      S(0) => \sum_reg_1_1[7]_i_5_n_0\
    );
\sum_reg_1_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(8),
      Q => sum_reg_1_1(8),
      R => SR(0)
    );
\sum_reg_1_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(9),
      Q => sum_reg_1_1(9),
      R => SR(0)
    );
\sum_reg_1_2[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(11),
      I1 => sum_reg_0_5(11),
      O => \sum_reg_1_2[11]_i_2_n_0\
    );
\sum_reg_1_2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(10),
      I1 => sum_reg_0_5(10),
      O => \sum_reg_1_2[11]_i_3_n_0\
    );
\sum_reg_1_2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(9),
      I1 => sum_reg_0_5(9),
      O => \sum_reg_1_2[11]_i_4_n_0\
    );
\sum_reg_1_2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(8),
      I1 => sum_reg_0_5(8),
      O => \sum_reg_1_2[11]_i_5_n_0\
    );
\sum_reg_1_2[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(12),
      I1 => sum_reg_0_5(12),
      O => \sum_reg_1_2[13]_i_2_n_0\
    );
\sum_reg_1_2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(3),
      I1 => sum_reg_0_5(3),
      O => \sum_reg_1_2[3]_i_2_n_0\
    );
\sum_reg_1_2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(2),
      I1 => sum_reg_0_5(2),
      O => \sum_reg_1_2[3]_i_3_n_0\
    );
\sum_reg_1_2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(1),
      I1 => sum_reg_0_5(1),
      O => \sum_reg_1_2[3]_i_4_n_0\
    );
\sum_reg_1_2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(0),
      I1 => sum_reg_0_5(0),
      O => \sum_reg_1_2[3]_i_5_n_0\
    );
\sum_reg_1_2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(7),
      I1 => sum_reg_0_5(7),
      O => \sum_reg_1_2[7]_i_2_n_0\
    );
\sum_reg_1_2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(6),
      I1 => sum_reg_0_5(6),
      O => \sum_reg_1_2[7]_i_3_n_0\
    );
\sum_reg_1_2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(5),
      I1 => sum_reg_0_5(5),
      O => \sum_reg_1_2[7]_i_4_n_0\
    );
\sum_reg_1_2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(4),
      I1 => sum_reg_0_5(4),
      O => \sum_reg_1_2[7]_i_5_n_0\
    );
\sum_reg_1_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(0),
      Q => sum_reg_1_2(0),
      R => SR(0)
    );
\sum_reg_1_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(10),
      Q => sum_reg_1_2(10),
      R => SR(0)
    );
\sum_reg_1_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(11),
      Q => sum_reg_1_2(11),
      R => SR(0)
    );
\sum_reg_1_2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_2_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(11 downto 8),
      O(3 downto 0) => sum_reg_1_20(11 downto 8),
      S(3) => \sum_reg_1_2[11]_i_2_n_0\,
      S(2) => \sum_reg_1_2[11]_i_3_n_0\,
      S(1) => \sum_reg_1_2[11]_i_4_n_0\,
      S(0) => \sum_reg_1_2[11]_i_5_n_0\
    );
\sum_reg_1_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(12),
      Q => sum_reg_1_2(12),
      R => SR(0)
    );
\sum_reg_1_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(13),
      Q => sum_reg_1_2(13),
      R => SR(0)
    );
\sum_reg_1_2_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_20(13),
      CO(0) => \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_4(12),
      O(3 downto 1) => \NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_20(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_2[13]_i_2_n_0\
    );
\sum_reg_1_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(1),
      Q => sum_reg_1_2(1),
      R => SR(0)
    );
\sum_reg_1_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(2),
      Q => sum_reg_1_2(2),
      R => SR(0)
    );
\sum_reg_1_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(3),
      Q => sum_reg_1_2(3),
      R => SR(0)
    );
\sum_reg_1_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_2_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(3 downto 0),
      O(3 downto 0) => sum_reg_1_20(3 downto 0),
      S(3) => \sum_reg_1_2[3]_i_2_n_0\,
      S(2) => \sum_reg_1_2[3]_i_3_n_0\,
      S(1) => \sum_reg_1_2[3]_i_4_n_0\,
      S(0) => \sum_reg_1_2[3]_i_5_n_0\
    );
\sum_reg_1_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(4),
      Q => sum_reg_1_2(4),
      R => SR(0)
    );
\sum_reg_1_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(5),
      Q => sum_reg_1_2(5),
      R => SR(0)
    );
\sum_reg_1_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(6),
      Q => sum_reg_1_2(6),
      R => SR(0)
    );
\sum_reg_1_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(7),
      Q => sum_reg_1_2(7),
      R => SR(0)
    );
\sum_reg_1_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_2_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(7 downto 4),
      O(3 downto 0) => sum_reg_1_20(7 downto 4),
      S(3) => \sum_reg_1_2[7]_i_2_n_0\,
      S(2) => \sum_reg_1_2[7]_i_3_n_0\,
      S(1) => \sum_reg_1_2[7]_i_4_n_0\,
      S(0) => \sum_reg_1_2[7]_i_5_n_0\
    );
\sum_reg_1_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(8),
      Q => sum_reg_1_2(8),
      R => SR(0)
    );
\sum_reg_1_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(9),
      Q => sum_reg_1_2(9),
      R => SR(0)
    );
\sum_reg_1_3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(11),
      I1 => sum_reg_0_7(11),
      O => \sum_reg_1_3[11]_i_2_n_0\
    );
\sum_reg_1_3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(10),
      I1 => sum_reg_0_7(10),
      O => \sum_reg_1_3[11]_i_3_n_0\
    );
\sum_reg_1_3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(9),
      I1 => sum_reg_0_7(9),
      O => \sum_reg_1_3[11]_i_4_n_0\
    );
\sum_reg_1_3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(8),
      I1 => sum_reg_0_7(8),
      O => \sum_reg_1_3[11]_i_5_n_0\
    );
\sum_reg_1_3[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(12),
      I1 => sum_reg_0_7(12),
      O => \sum_reg_1_3[13]_i_2_n_0\
    );
\sum_reg_1_3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(3),
      I1 => sum_reg_0_7(3),
      O => \sum_reg_1_3[3]_i_2_n_0\
    );
\sum_reg_1_3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(2),
      I1 => sum_reg_0_7(2),
      O => \sum_reg_1_3[3]_i_3_n_0\
    );
\sum_reg_1_3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(1),
      I1 => sum_reg_0_7(1),
      O => \sum_reg_1_3[3]_i_4_n_0\
    );
\sum_reg_1_3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(0),
      I1 => sum_reg_0_7(0),
      O => \sum_reg_1_3[3]_i_5_n_0\
    );
\sum_reg_1_3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(7),
      I1 => sum_reg_0_7(7),
      O => \sum_reg_1_3[7]_i_2_n_0\
    );
\sum_reg_1_3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(6),
      I1 => sum_reg_0_7(6),
      O => \sum_reg_1_3[7]_i_3_n_0\
    );
\sum_reg_1_3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(5),
      I1 => sum_reg_0_7(5),
      O => \sum_reg_1_3[7]_i_4_n_0\
    );
\sum_reg_1_3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(4),
      I1 => sum_reg_0_7(4),
      O => \sum_reg_1_3[7]_i_5_n_0\
    );
\sum_reg_1_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(0),
      Q => sum_reg_1_3(0),
      R => SR(0)
    );
\sum_reg_1_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(10),
      Q => sum_reg_1_3(10),
      R => SR(0)
    );
\sum_reg_1_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(11),
      Q => sum_reg_1_3(11),
      R => SR(0)
    );
\sum_reg_1_3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_3_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(11 downto 8),
      O(3 downto 0) => sum_reg_1_30(11 downto 8),
      S(3) => \sum_reg_1_3[11]_i_2_n_0\,
      S(2) => \sum_reg_1_3[11]_i_3_n_0\,
      S(1) => \sum_reg_1_3[11]_i_4_n_0\,
      S(0) => \sum_reg_1_3[11]_i_5_n_0\
    );
\sum_reg_1_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(12),
      Q => sum_reg_1_3(12),
      R => SR(0)
    );
\sum_reg_1_3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(13),
      Q => sum_reg_1_3(13),
      R => SR(0)
    );
\sum_reg_1_3_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_30(13),
      CO(0) => \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_6(12),
      O(3 downto 1) => \NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_30(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_3[13]_i_2_n_0\
    );
\sum_reg_1_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(1),
      Q => sum_reg_1_3(1),
      R => SR(0)
    );
\sum_reg_1_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(2),
      Q => sum_reg_1_3(2),
      R => SR(0)
    );
\sum_reg_1_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(3),
      Q => sum_reg_1_3(3),
      R => SR(0)
    );
\sum_reg_1_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_3_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(3 downto 0),
      O(3 downto 0) => sum_reg_1_30(3 downto 0),
      S(3) => \sum_reg_1_3[3]_i_2_n_0\,
      S(2) => \sum_reg_1_3[3]_i_3_n_0\,
      S(1) => \sum_reg_1_3[3]_i_4_n_0\,
      S(0) => \sum_reg_1_3[3]_i_5_n_0\
    );
\sum_reg_1_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(4),
      Q => sum_reg_1_3(4),
      R => SR(0)
    );
\sum_reg_1_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(5),
      Q => sum_reg_1_3(5),
      R => SR(0)
    );
\sum_reg_1_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(6),
      Q => sum_reg_1_3(6),
      R => SR(0)
    );
\sum_reg_1_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(7),
      Q => sum_reg_1_3(7),
      R => SR(0)
    );
\sum_reg_1_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_3_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(7 downto 4),
      O(3 downto 0) => sum_reg_1_30(7 downto 4),
      S(3) => \sum_reg_1_3[7]_i_2_n_0\,
      S(2) => \sum_reg_1_3[7]_i_3_n_0\,
      S(1) => \sum_reg_1_3[7]_i_4_n_0\,
      S(0) => \sum_reg_1_3[7]_i_5_n_0\
    );
\sum_reg_1_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(8),
      Q => sum_reg_1_3(8),
      R => SR(0)
    );
\sum_reg_1_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(9),
      Q => sum_reg_1_3(9),
      R => SR(0)
    );
\sum_reg_2_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(11),
      I1 => sum_reg_1_1(11),
      O => \sum_reg_2_0[11]_i_2_n_0\
    );
\sum_reg_2_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(10),
      I1 => sum_reg_1_1(10),
      O => \sum_reg_2_0[11]_i_3_n_0\
    );
\sum_reg_2_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(9),
      I1 => sum_reg_1_1(9),
      O => \sum_reg_2_0[11]_i_4_n_0\
    );
\sum_reg_2_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(8),
      I1 => sum_reg_1_1(8),
      O => \sum_reg_2_0[11]_i_5_n_0\
    );
\sum_reg_2_0[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(13),
      I1 => sum_reg_1_1(13),
      O => \sum_reg_2_0[14]_i_2_n_0\
    );
\sum_reg_2_0[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(12),
      I1 => sum_reg_1_1(12),
      O => \sum_reg_2_0[14]_i_3_n_0\
    );
\sum_reg_2_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(3),
      I1 => sum_reg_1_1(3),
      O => \sum_reg_2_0[3]_i_2_n_0\
    );
\sum_reg_2_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(2),
      I1 => sum_reg_1_1(2),
      O => \sum_reg_2_0[3]_i_3_n_0\
    );
\sum_reg_2_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(1),
      I1 => sum_reg_1_1(1),
      O => \sum_reg_2_0[3]_i_4_n_0\
    );
\sum_reg_2_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(0),
      I1 => sum_reg_1_1(0),
      O => \sum_reg_2_0[3]_i_5_n_0\
    );
\sum_reg_2_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(7),
      I1 => sum_reg_1_1(7),
      O => \sum_reg_2_0[7]_i_2_n_0\
    );
\sum_reg_2_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(6),
      I1 => sum_reg_1_1(6),
      O => \sum_reg_2_0[7]_i_3_n_0\
    );
\sum_reg_2_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(5),
      I1 => sum_reg_1_1(5),
      O => \sum_reg_2_0[7]_i_4_n_0\
    );
\sum_reg_2_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(4),
      I1 => sum_reg_1_1(4),
      O => \sum_reg_2_0[7]_i_5_n_0\
    );
\sum_reg_2_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(0),
      Q => sum_reg_2_0(0),
      R => SR(0)
    );
\sum_reg_2_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(10),
      Q => sum_reg_2_0(10),
      R => SR(0)
    );
\sum_reg_2_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(11),
      Q => sum_reg_2_0(11),
      R => SR(0)
    );
\sum_reg_2_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_2_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(11 downto 8),
      O(3 downto 0) => sum_reg_2_00(11 downto 8),
      S(3) => \sum_reg_2_0[11]_i_2_n_0\,
      S(2) => \sum_reg_2_0[11]_i_3_n_0\,
      S(1) => \sum_reg_2_0[11]_i_4_n_0\,
      S(0) => \sum_reg_2_0[11]_i_5_n_0\
    );
\sum_reg_2_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(12),
      Q => sum_reg_2_0(12),
      R => SR(0)
    );
\sum_reg_2_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(13),
      Q => sum_reg_2_0(13),
      R => SR(0)
    );
\sum_reg_2_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(14),
      Q => sum_reg_2_0(14),
      R => SR(0)
    );
\sum_reg_2_0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\(3),
      CO(2) => sum_reg_2_00(14),
      CO(1) => \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \sum_reg_2_0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sum_reg_1_0(13 downto 12),
      O(3 downto 2) => \NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum_reg_2_00(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \sum_reg_2_0[14]_i_2_n_0\,
      S(0) => \sum_reg_2_0[14]_i_3_n_0\
    );
\sum_reg_2_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(1),
      Q => sum_reg_2_0(1),
      R => SR(0)
    );
\sum_reg_2_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(2),
      Q => sum_reg_2_0(2),
      R => SR(0)
    );
\sum_reg_2_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(3),
      Q => sum_reg_2_0(3),
      R => SR(0)
    );
\sum_reg_2_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_2_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(3 downto 0),
      O(3 downto 0) => sum_reg_2_00(3 downto 0),
      S(3) => \sum_reg_2_0[3]_i_2_n_0\,
      S(2) => \sum_reg_2_0[3]_i_3_n_0\,
      S(1) => \sum_reg_2_0[3]_i_4_n_0\,
      S(0) => \sum_reg_2_0[3]_i_5_n_0\
    );
\sum_reg_2_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(4),
      Q => sum_reg_2_0(4),
      R => SR(0)
    );
\sum_reg_2_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(5),
      Q => sum_reg_2_0(5),
      R => SR(0)
    );
\sum_reg_2_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(6),
      Q => sum_reg_2_0(6),
      R => SR(0)
    );
\sum_reg_2_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(7),
      Q => sum_reg_2_0(7),
      R => SR(0)
    );
\sum_reg_2_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_2_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(7 downto 4),
      O(3 downto 0) => sum_reg_2_00(7 downto 4),
      S(3) => \sum_reg_2_0[7]_i_2_n_0\,
      S(2) => \sum_reg_2_0[7]_i_3_n_0\,
      S(1) => \sum_reg_2_0[7]_i_4_n_0\,
      S(0) => \sum_reg_2_0[7]_i_5_n_0\
    );
\sum_reg_2_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(8),
      Q => sum_reg_2_0(8),
      R => SR(0)
    );
\sum_reg_2_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(9),
      Q => sum_reg_2_0(9),
      R => SR(0)
    );
\sum_reg_2_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(11),
      I1 => sum_reg_1_3(11),
      O => \sum_reg_2_1[11]_i_2_n_0\
    );
\sum_reg_2_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(10),
      I1 => sum_reg_1_3(10),
      O => \sum_reg_2_1[11]_i_3_n_0\
    );
\sum_reg_2_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(9),
      I1 => sum_reg_1_3(9),
      O => \sum_reg_2_1[11]_i_4_n_0\
    );
\sum_reg_2_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(8),
      I1 => sum_reg_1_3(8),
      O => \sum_reg_2_1[11]_i_5_n_0\
    );
\sum_reg_2_1[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(13),
      I1 => sum_reg_1_3(13),
      O => \sum_reg_2_1[14]_i_2_n_0\
    );
\sum_reg_2_1[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(12),
      I1 => sum_reg_1_3(12),
      O => \sum_reg_2_1[14]_i_3_n_0\
    );
\sum_reg_2_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(3),
      I1 => sum_reg_1_3(3),
      O => \sum_reg_2_1[3]_i_2_n_0\
    );
\sum_reg_2_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(2),
      I1 => sum_reg_1_3(2),
      O => \sum_reg_2_1[3]_i_3_n_0\
    );
\sum_reg_2_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(1),
      I1 => sum_reg_1_3(1),
      O => \sum_reg_2_1[3]_i_4_n_0\
    );
\sum_reg_2_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(0),
      I1 => sum_reg_1_3(0),
      O => \sum_reg_2_1[3]_i_5_n_0\
    );
\sum_reg_2_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(7),
      I1 => sum_reg_1_3(7),
      O => \sum_reg_2_1[7]_i_2_n_0\
    );
\sum_reg_2_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(6),
      I1 => sum_reg_1_3(6),
      O => \sum_reg_2_1[7]_i_3_n_0\
    );
\sum_reg_2_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(5),
      I1 => sum_reg_1_3(5),
      O => \sum_reg_2_1[7]_i_4_n_0\
    );
\sum_reg_2_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(4),
      I1 => sum_reg_1_3(4),
      O => \sum_reg_2_1[7]_i_5_n_0\
    );
\sum_reg_2_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(0),
      Q => sum_reg_2_1(0),
      R => SR(0)
    );
\sum_reg_2_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(10),
      Q => sum_reg_2_1(10),
      R => SR(0)
    );
\sum_reg_2_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(11),
      Q => sum_reg_2_1(11),
      R => SR(0)
    );
\sum_reg_2_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_2_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(11 downto 8),
      O(3 downto 0) => sum_reg_2_10(11 downto 8),
      S(3) => \sum_reg_2_1[11]_i_2_n_0\,
      S(2) => \sum_reg_2_1[11]_i_3_n_0\,
      S(1) => \sum_reg_2_1[11]_i_4_n_0\,
      S(0) => \sum_reg_2_1[11]_i_5_n_0\
    );
\sum_reg_2_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(12),
      Q => sum_reg_2_1(12),
      R => SR(0)
    );
\sum_reg_2_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(13),
      Q => sum_reg_2_1(13),
      R => SR(0)
    );
\sum_reg_2_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(14),
      Q => sum_reg_2_1(14),
      R => SR(0)
    );
\sum_reg_2_1_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\(3),
      CO(2) => sum_reg_2_10(14),
      CO(1) => \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \sum_reg_2_1_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sum_reg_1_2(13 downto 12),
      O(3 downto 2) => \NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum_reg_2_10(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \sum_reg_2_1[14]_i_2_n_0\,
      S(0) => \sum_reg_2_1[14]_i_3_n_0\
    );
\sum_reg_2_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(1),
      Q => sum_reg_2_1(1),
      R => SR(0)
    );
\sum_reg_2_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(2),
      Q => sum_reg_2_1(2),
      R => SR(0)
    );
\sum_reg_2_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(3),
      Q => sum_reg_2_1(3),
      R => SR(0)
    );
\sum_reg_2_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_2_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(3 downto 0),
      O(3 downto 0) => sum_reg_2_10(3 downto 0),
      S(3) => \sum_reg_2_1[3]_i_2_n_0\,
      S(2) => \sum_reg_2_1[3]_i_3_n_0\,
      S(1) => \sum_reg_2_1[3]_i_4_n_0\,
      S(0) => \sum_reg_2_1[3]_i_5_n_0\
    );
\sum_reg_2_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(4),
      Q => sum_reg_2_1(4),
      R => SR(0)
    );
\sum_reg_2_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(5),
      Q => sum_reg_2_1(5),
      R => SR(0)
    );
\sum_reg_2_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(6),
      Q => sum_reg_2_1(6),
      R => SR(0)
    );
\sum_reg_2_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(7),
      Q => sum_reg_2_1(7),
      R => SR(0)
    );
\sum_reg_2_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_2_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(7 downto 4),
      O(3 downto 0) => sum_reg_2_10(7 downto 4),
      S(3) => \sum_reg_2_1[7]_i_2_n_0\,
      S(2) => \sum_reg_2_1[7]_i_3_n_0\,
      S(1) => \sum_reg_2_1[7]_i_4_n_0\,
      S(0) => \sum_reg_2_1[7]_i_5_n_0\
    );
\sum_reg_2_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(8),
      Q => sum_reg_2_1(8),
      R => SR(0)
    );
\sum_reg_2_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(9),
      Q => sum_reg_2_1(9),
      R => SR(0)
    );
\sum_reg_3_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(11),
      I1 => sum_reg_2_1(11),
      O => \sum_reg_3_0[11]_i_2_n_0\
    );
\sum_reg_3_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(10),
      I1 => sum_reg_2_1(10),
      O => \sum_reg_3_0[11]_i_3_n_0\
    );
\sum_reg_3_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(9),
      I1 => sum_reg_2_1(9),
      O => \sum_reg_3_0[11]_i_4_n_0\
    );
\sum_reg_3_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(8),
      I1 => sum_reg_2_1(8),
      O => \sum_reg_3_0[11]_i_5_n_0\
    );
\sum_reg_3_0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(14),
      I1 => sum_reg_2_1(14),
      O => \sum_reg_3_0[15]_i_2_n_0\
    );
\sum_reg_3_0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(13),
      I1 => sum_reg_2_1(13),
      O => \sum_reg_3_0[15]_i_3_n_0\
    );
\sum_reg_3_0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(12),
      I1 => sum_reg_2_1(12),
      O => \sum_reg_3_0[15]_i_4_n_0\
    );
\sum_reg_3_0[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(0),
      I1 => sum_reg_2_1(0),
      O => \sum_reg_3_0[7]_i_10_n_0\
    );
\sum_reg_3_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(7),
      I1 => sum_reg_2_1(7),
      O => \sum_reg_3_0[7]_i_3_n_0\
    );
\sum_reg_3_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(6),
      I1 => sum_reg_2_1(6),
      O => \sum_reg_3_0[7]_i_4_n_0\
    );
\sum_reg_3_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(5),
      I1 => sum_reg_2_1(5),
      O => \sum_reg_3_0[7]_i_5_n_0\
    );
\sum_reg_3_0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(4),
      I1 => sum_reg_2_1(4),
      O => \sum_reg_3_0[7]_i_6_n_0\
    );
\sum_reg_3_0[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(3),
      I1 => sum_reg_2_1(3),
      O => \sum_reg_3_0[7]_i_7_n_0\
    );
\sum_reg_3_0[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(2),
      I1 => sum_reg_2_1(2),
      O => \sum_reg_3_0[7]_i_8_n_0\
    );
\sum_reg_3_0[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(1),
      I1 => sum_reg_2_1(1),
      O => \sum_reg_3_0[7]_i_9_n_0\
    );
\sum_reg_3_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(10),
      Q => \^q\(6),
      R => SR(0)
    );
\sum_reg_3_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(11),
      Q => \^q\(7),
      R => SR(0)
    );
\sum_reg_3_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_3_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_3_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_3_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(11 downto 8),
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \sum_reg_3_0[11]_i_2_n_0\,
      S(2) => \sum_reg_3_0[11]_i_3_n_0\,
      S(1) => \sum_reg_3_0[11]_i_4_n_0\,
      S(0) => \sum_reg_3_0[11]_i_5_n_0\
    );
\sum_reg_3_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(12),
      Q => \^q\(8),
      R => SR(0)
    );
\sum_reg_3_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(13),
      Q => \^q\(9),
      R => SR(0)
    );
\sum_reg_3_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(14),
      Q => \^q\(10),
      R => SR(0)
    );
\sum_reg_3_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(15),
      Q => \^q\(11),
      R => SR(0)
    );
\sum_reg_3_0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[11]_i_1_n_0\,
      CO(3) => p_0_in(15),
      CO(2) => \NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sum_reg_3_0_reg[15]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sum_reg_2_0(14 downto 12),
      O(3) => \NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(14 downto 12),
      S(3) => '1',
      S(2) => \sum_reg_3_0[15]_i_2_n_0\,
      S(1) => \sum_reg_3_0[15]_i_3_n_0\,
      S(0) => \sum_reg_3_0[15]_i_4_n_0\
    );
\sum_reg_3_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(4),
      Q => \^q\(0),
      R => SR(0)
    );
\sum_reg_3_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(5),
      Q => \^q\(1),
      R => SR(0)
    );
\sum_reg_3_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(6),
      Q => \^q\(2),
      R => SR(0)
    );
\sum_reg_3_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(7),
      Q => \^q\(3),
      R => SR(0)
    );
\sum_reg_3_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[7]_i_2_n_0\,
      CO(3) => \sum_reg_3_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_3_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_3_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(7 downto 4),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \sum_reg_3_0[7]_i_3_n_0\,
      S(2) => \sum_reg_3_0[7]_i_4_n_0\,
      S(1) => \sum_reg_3_0[7]_i_5_n_0\,
      S(0) => \sum_reg_3_0[7]_i_6_n_0\
    );
\sum_reg_3_0_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_3_0_reg[7]_i_2_n_0\,
      CO(2) => \sum_reg_3_0_reg[7]_i_2_n_1\,
      CO(1) => \sum_reg_3_0_reg[7]_i_2_n_2\,
      CO(0) => \sum_reg_3_0_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(3 downto 0),
      O(3 downto 0) => \NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_reg_3_0[7]_i_7_n_0\,
      S(2) => \sum_reg_3_0[7]_i_8_n_0\,
      S(1) => \sum_reg_3_0[7]_i_9_n_0\,
      S(0) => \sum_reg_3_0[7]_i_10_n_0\
    );
\sum_reg_3_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(8),
      Q => \^q\(4),
      R => SR(0)
    );
\sum_reg_3_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(9),
      Q => \^q\(5),
      R => SR(0)
    );
\value_reg_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => value_reg_0(0),
      R => SR(0)
    );
\value_reg_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(10),
      Q => value_reg_0(10),
      R => SR(0)
    );
\value_reg_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(11),
      Q => value_reg_0(11),
      R => SR(0)
    );
\value_reg_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => value_reg_0(1),
      R => SR(0)
    );
\value_reg_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => value_reg_0(2),
      R => SR(0)
    );
\value_reg_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => value_reg_0(3),
      R => SR(0)
    );
\value_reg_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => value_reg_0(4),
      R => SR(0)
    );
\value_reg_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => value_reg_0(5),
      R => SR(0)
    );
\value_reg_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => value_reg_0(6),
      R => SR(0)
    );
\value_reg_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => value_reg_0(7),
      R => SR(0)
    );
\value_reg_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(8),
      Q => value_reg_0(8),
      R => SR(0)
    );
\value_reg_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(9),
      Q => value_reg_0(9),
      R => SR(0)
    );
\value_reg_10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(0),
      Q => value_reg_10(0),
      R => SR(0)
    );
\value_reg_10_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(10),
      Q => value_reg_10(10),
      R => SR(0)
    );
\value_reg_10_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(11),
      Q => value_reg_10(11),
      R => SR(0)
    );
\value_reg_10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(1),
      Q => value_reg_10(1),
      R => SR(0)
    );
\value_reg_10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(2),
      Q => value_reg_10(2),
      R => SR(0)
    );
\value_reg_10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(3),
      Q => value_reg_10(3),
      R => SR(0)
    );
\value_reg_10_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(4),
      Q => value_reg_10(4),
      R => SR(0)
    );
\value_reg_10_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(5),
      Q => value_reg_10(5),
      R => SR(0)
    );
\value_reg_10_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(6),
      Q => value_reg_10(6),
      R => SR(0)
    );
\value_reg_10_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(7),
      Q => value_reg_10(7),
      R => SR(0)
    );
\value_reg_10_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(8),
      Q => value_reg_10(8),
      R => SR(0)
    );
\value_reg_10_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(9),
      Q => value_reg_10(9),
      R => SR(0)
    );
\value_reg_11_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(0),
      Q => value_reg_11(0),
      R => SR(0)
    );
\value_reg_11_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(10),
      Q => value_reg_11(10),
      R => SR(0)
    );
\value_reg_11_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(11),
      Q => value_reg_11(11),
      R => SR(0)
    );
\value_reg_11_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(1),
      Q => value_reg_11(1),
      R => SR(0)
    );
\value_reg_11_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(2),
      Q => value_reg_11(2),
      R => SR(0)
    );
\value_reg_11_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(3),
      Q => value_reg_11(3),
      R => SR(0)
    );
\value_reg_11_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(4),
      Q => value_reg_11(4),
      R => SR(0)
    );
\value_reg_11_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(5),
      Q => value_reg_11(5),
      R => SR(0)
    );
\value_reg_11_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(6),
      Q => value_reg_11(6),
      R => SR(0)
    );
\value_reg_11_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(7),
      Q => value_reg_11(7),
      R => SR(0)
    );
\value_reg_11_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(8),
      Q => value_reg_11(8),
      R => SR(0)
    );
\value_reg_11_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(9),
      Q => value_reg_11(9),
      R => SR(0)
    );
\value_reg_12_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(0),
      Q => value_reg_12(0),
      R => SR(0)
    );
\value_reg_12_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(10),
      Q => value_reg_12(10),
      R => SR(0)
    );
\value_reg_12_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(11),
      Q => value_reg_12(11),
      R => SR(0)
    );
\value_reg_12_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(1),
      Q => value_reg_12(1),
      R => SR(0)
    );
\value_reg_12_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(2),
      Q => value_reg_12(2),
      R => SR(0)
    );
\value_reg_12_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(3),
      Q => value_reg_12(3),
      R => SR(0)
    );
\value_reg_12_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(4),
      Q => value_reg_12(4),
      R => SR(0)
    );
\value_reg_12_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(5),
      Q => value_reg_12(5),
      R => SR(0)
    );
\value_reg_12_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(6),
      Q => value_reg_12(6),
      R => SR(0)
    );
\value_reg_12_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(7),
      Q => value_reg_12(7),
      R => SR(0)
    );
\value_reg_12_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(8),
      Q => value_reg_12(8),
      R => SR(0)
    );
\value_reg_12_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(9),
      Q => value_reg_12(9),
      R => SR(0)
    );
\value_reg_13_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(0),
      Q => value_reg_13(0),
      R => SR(0)
    );
\value_reg_13_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(10),
      Q => value_reg_13(10),
      R => SR(0)
    );
\value_reg_13_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(11),
      Q => value_reg_13(11),
      R => SR(0)
    );
\value_reg_13_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(1),
      Q => value_reg_13(1),
      R => SR(0)
    );
\value_reg_13_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(2),
      Q => value_reg_13(2),
      R => SR(0)
    );
\value_reg_13_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(3),
      Q => value_reg_13(3),
      R => SR(0)
    );
\value_reg_13_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(4),
      Q => value_reg_13(4),
      R => SR(0)
    );
\value_reg_13_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(5),
      Q => value_reg_13(5),
      R => SR(0)
    );
\value_reg_13_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(6),
      Q => value_reg_13(6),
      R => SR(0)
    );
\value_reg_13_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(7),
      Q => value_reg_13(7),
      R => SR(0)
    );
\value_reg_13_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(8),
      Q => value_reg_13(8),
      R => SR(0)
    );
\value_reg_13_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(9),
      Q => value_reg_13(9),
      R => SR(0)
    );
\value_reg_14_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(0),
      Q => value_reg_14(0),
      R => SR(0)
    );
\value_reg_14_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(10),
      Q => value_reg_14(10),
      R => SR(0)
    );
\value_reg_14_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(11),
      Q => value_reg_14(11),
      R => SR(0)
    );
\value_reg_14_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(1),
      Q => value_reg_14(1),
      R => SR(0)
    );
\value_reg_14_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(2),
      Q => value_reg_14(2),
      R => SR(0)
    );
\value_reg_14_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(3),
      Q => value_reg_14(3),
      R => SR(0)
    );
\value_reg_14_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(4),
      Q => value_reg_14(4),
      R => SR(0)
    );
\value_reg_14_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(5),
      Q => value_reg_14(5),
      R => SR(0)
    );
\value_reg_14_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(6),
      Q => value_reg_14(6),
      R => SR(0)
    );
\value_reg_14_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(7),
      Q => value_reg_14(7),
      R => SR(0)
    );
\value_reg_14_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(8),
      Q => value_reg_14(8),
      R => SR(0)
    );
\value_reg_14_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(9),
      Q => value_reg_14(9),
      R => SR(0)
    );
\value_reg_15_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(0),
      Q => value_reg_15(0),
      R => SR(0)
    );
\value_reg_15_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(10),
      Q => value_reg_15(10),
      R => SR(0)
    );
\value_reg_15_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(11),
      Q => value_reg_15(11),
      R => SR(0)
    );
\value_reg_15_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(1),
      Q => value_reg_15(1),
      R => SR(0)
    );
\value_reg_15_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(2),
      Q => value_reg_15(2),
      R => SR(0)
    );
\value_reg_15_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(3),
      Q => value_reg_15(3),
      R => SR(0)
    );
\value_reg_15_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(4),
      Q => value_reg_15(4),
      R => SR(0)
    );
\value_reg_15_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(5),
      Q => value_reg_15(5),
      R => SR(0)
    );
\value_reg_15_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(6),
      Q => value_reg_15(6),
      R => SR(0)
    );
\value_reg_15_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(7),
      Q => value_reg_15(7),
      R => SR(0)
    );
\value_reg_15_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(8),
      Q => value_reg_15(8),
      R => SR(0)
    );
\value_reg_15_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(9),
      Q => value_reg_15(9),
      R => SR(0)
    );
\value_reg_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(0),
      Q => value_reg_1(0),
      R => SR(0)
    );
\value_reg_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(10),
      Q => value_reg_1(10),
      R => SR(0)
    );
\value_reg_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(11),
      Q => value_reg_1(11),
      R => SR(0)
    );
\value_reg_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(1),
      Q => value_reg_1(1),
      R => SR(0)
    );
\value_reg_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(2),
      Q => value_reg_1(2),
      R => SR(0)
    );
\value_reg_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(3),
      Q => value_reg_1(3),
      R => SR(0)
    );
\value_reg_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(4),
      Q => value_reg_1(4),
      R => SR(0)
    );
\value_reg_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(5),
      Q => value_reg_1(5),
      R => SR(0)
    );
\value_reg_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(6),
      Q => value_reg_1(6),
      R => SR(0)
    );
\value_reg_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(7),
      Q => value_reg_1(7),
      R => SR(0)
    );
\value_reg_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(8),
      Q => value_reg_1(8),
      R => SR(0)
    );
\value_reg_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(9),
      Q => value_reg_1(9),
      R => SR(0)
    );
\value_reg_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(0),
      Q => value_reg_2(0),
      R => SR(0)
    );
\value_reg_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(10),
      Q => value_reg_2(10),
      R => SR(0)
    );
\value_reg_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(11),
      Q => value_reg_2(11),
      R => SR(0)
    );
\value_reg_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(1),
      Q => value_reg_2(1),
      R => SR(0)
    );
\value_reg_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(2),
      Q => value_reg_2(2),
      R => SR(0)
    );
\value_reg_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(3),
      Q => value_reg_2(3),
      R => SR(0)
    );
\value_reg_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(4),
      Q => value_reg_2(4),
      R => SR(0)
    );
\value_reg_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(5),
      Q => value_reg_2(5),
      R => SR(0)
    );
\value_reg_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(6),
      Q => value_reg_2(6),
      R => SR(0)
    );
\value_reg_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(7),
      Q => value_reg_2(7),
      R => SR(0)
    );
\value_reg_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(8),
      Q => value_reg_2(8),
      R => SR(0)
    );
\value_reg_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(9),
      Q => value_reg_2(9),
      R => SR(0)
    );
\value_reg_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(0),
      Q => value_reg_3(0),
      R => SR(0)
    );
\value_reg_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(10),
      Q => value_reg_3(10),
      R => SR(0)
    );
\value_reg_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(11),
      Q => value_reg_3(11),
      R => SR(0)
    );
\value_reg_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(1),
      Q => value_reg_3(1),
      R => SR(0)
    );
\value_reg_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(2),
      Q => value_reg_3(2),
      R => SR(0)
    );
\value_reg_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(3),
      Q => value_reg_3(3),
      R => SR(0)
    );
\value_reg_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(4),
      Q => value_reg_3(4),
      R => SR(0)
    );
\value_reg_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(5),
      Q => value_reg_3(5),
      R => SR(0)
    );
\value_reg_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(6),
      Q => value_reg_3(6),
      R => SR(0)
    );
\value_reg_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(7),
      Q => value_reg_3(7),
      R => SR(0)
    );
\value_reg_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(8),
      Q => value_reg_3(8),
      R => SR(0)
    );
\value_reg_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(9),
      Q => value_reg_3(9),
      R => SR(0)
    );
\value_reg_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(0),
      Q => value_reg_4(0),
      R => SR(0)
    );
\value_reg_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(10),
      Q => value_reg_4(10),
      R => SR(0)
    );
\value_reg_4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(11),
      Q => value_reg_4(11),
      R => SR(0)
    );
\value_reg_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(1),
      Q => value_reg_4(1),
      R => SR(0)
    );
\value_reg_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(2),
      Q => value_reg_4(2),
      R => SR(0)
    );
\value_reg_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(3),
      Q => value_reg_4(3),
      R => SR(0)
    );
\value_reg_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(4),
      Q => value_reg_4(4),
      R => SR(0)
    );
\value_reg_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(5),
      Q => value_reg_4(5),
      R => SR(0)
    );
\value_reg_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(6),
      Q => value_reg_4(6),
      R => SR(0)
    );
\value_reg_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(7),
      Q => value_reg_4(7),
      R => SR(0)
    );
\value_reg_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(8),
      Q => value_reg_4(8),
      R => SR(0)
    );
\value_reg_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(9),
      Q => value_reg_4(9),
      R => SR(0)
    );
\value_reg_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(0),
      Q => value_reg_5(0),
      R => SR(0)
    );
\value_reg_5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(10),
      Q => value_reg_5(10),
      R => SR(0)
    );
\value_reg_5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(11),
      Q => value_reg_5(11),
      R => SR(0)
    );
\value_reg_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(1),
      Q => value_reg_5(1),
      R => SR(0)
    );
\value_reg_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(2),
      Q => value_reg_5(2),
      R => SR(0)
    );
\value_reg_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(3),
      Q => value_reg_5(3),
      R => SR(0)
    );
\value_reg_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(4),
      Q => value_reg_5(4),
      R => SR(0)
    );
\value_reg_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(5),
      Q => value_reg_5(5),
      R => SR(0)
    );
\value_reg_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(6),
      Q => value_reg_5(6),
      R => SR(0)
    );
\value_reg_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(7),
      Q => value_reg_5(7),
      R => SR(0)
    );
\value_reg_5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(8),
      Q => value_reg_5(8),
      R => SR(0)
    );
\value_reg_5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(9),
      Q => value_reg_5(9),
      R => SR(0)
    );
\value_reg_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(0),
      Q => value_reg_6(0),
      R => SR(0)
    );
\value_reg_6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(10),
      Q => value_reg_6(10),
      R => SR(0)
    );
\value_reg_6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(11),
      Q => value_reg_6(11),
      R => SR(0)
    );
\value_reg_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(1),
      Q => value_reg_6(1),
      R => SR(0)
    );
\value_reg_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(2),
      Q => value_reg_6(2),
      R => SR(0)
    );
\value_reg_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(3),
      Q => value_reg_6(3),
      R => SR(0)
    );
\value_reg_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(4),
      Q => value_reg_6(4),
      R => SR(0)
    );
\value_reg_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(5),
      Q => value_reg_6(5),
      R => SR(0)
    );
\value_reg_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(6),
      Q => value_reg_6(6),
      R => SR(0)
    );
\value_reg_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(7),
      Q => value_reg_6(7),
      R => SR(0)
    );
\value_reg_6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(8),
      Q => value_reg_6(8),
      R => SR(0)
    );
\value_reg_6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(9),
      Q => value_reg_6(9),
      R => SR(0)
    );
\value_reg_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(0),
      Q => value_reg_7(0),
      R => SR(0)
    );
\value_reg_7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(10),
      Q => value_reg_7(10),
      R => SR(0)
    );
\value_reg_7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(11),
      Q => value_reg_7(11),
      R => SR(0)
    );
\value_reg_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(1),
      Q => value_reg_7(1),
      R => SR(0)
    );
\value_reg_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(2),
      Q => value_reg_7(2),
      R => SR(0)
    );
\value_reg_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(3),
      Q => value_reg_7(3),
      R => SR(0)
    );
\value_reg_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(4),
      Q => value_reg_7(4),
      R => SR(0)
    );
\value_reg_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(5),
      Q => value_reg_7(5),
      R => SR(0)
    );
\value_reg_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(6),
      Q => value_reg_7(6),
      R => SR(0)
    );
\value_reg_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(7),
      Q => value_reg_7(7),
      R => SR(0)
    );
\value_reg_7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(8),
      Q => value_reg_7(8),
      R => SR(0)
    );
\value_reg_7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(9),
      Q => value_reg_7(9),
      R => SR(0)
    );
\value_reg_8_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(0),
      Q => value_reg_8(0),
      R => SR(0)
    );
\value_reg_8_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(10),
      Q => value_reg_8(10),
      R => SR(0)
    );
\value_reg_8_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(11),
      Q => value_reg_8(11),
      R => SR(0)
    );
\value_reg_8_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(1),
      Q => value_reg_8(1),
      R => SR(0)
    );
\value_reg_8_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(2),
      Q => value_reg_8(2),
      R => SR(0)
    );
\value_reg_8_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(3),
      Q => value_reg_8(3),
      R => SR(0)
    );
\value_reg_8_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(4),
      Q => value_reg_8(4),
      R => SR(0)
    );
\value_reg_8_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(5),
      Q => value_reg_8(5),
      R => SR(0)
    );
\value_reg_8_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(6),
      Q => value_reg_8(6),
      R => SR(0)
    );
\value_reg_8_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(7),
      Q => value_reg_8(7),
      R => SR(0)
    );
\value_reg_8_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(8),
      Q => value_reg_8(8),
      R => SR(0)
    );
\value_reg_8_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(9),
      Q => value_reg_8(9),
      R => SR(0)
    );
\value_reg_9_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(0),
      Q => value_reg_9(0),
      R => SR(0)
    );
\value_reg_9_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(10),
      Q => value_reg_9(10),
      R => SR(0)
    );
\value_reg_9_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(11),
      Q => value_reg_9(11),
      R => SR(0)
    );
\value_reg_9_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(1),
      Q => value_reg_9(1),
      R => SR(0)
    );
\value_reg_9_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(2),
      Q => value_reg_9(2),
      R => SR(0)
    );
\value_reg_9_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(3),
      Q => value_reg_9(3),
      R => SR(0)
    );
\value_reg_9_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(4),
      Q => value_reg_9(4),
      R => SR(0)
    );
\value_reg_9_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(5),
      Q => value_reg_9(5),
      R => SR(0)
    );
\value_reg_9_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(6),
      Q => value_reg_9(6),
      R => SR(0)
    );
\value_reg_9_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(7),
      Q => value_reg_9(7),
      R => SR(0)
    );
\value_reg_9_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(8),
      Q => value_reg_9(8),
      R => SR(0)
    );
\value_reg_9_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(9),
      Q => value_reg_9(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_3 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sum_reg_3_0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sum_reg_3_0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    over_thld_reg_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_3 : entity is "averaging";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_3 is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal sum_reg_0_0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_00 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_10 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_20 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_3 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_30 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_4 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_40 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_4[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_5 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_50 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_5[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_6 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_60 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_6[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_7 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_70 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_7[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_00 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_10 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_20 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_3 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_30 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_2_0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sum_reg_2_00 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sum_reg_2_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[14]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[14]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_2_1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sum_reg_2_10 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sum_reg_2_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[14]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[14]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_10_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_9_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal value_reg_0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_10 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_11 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_12 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_13 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_14 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_15 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_5 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_6 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_7 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_8 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_9 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\over_thld_reg0_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(10),
      I1 => over_thld_reg_reg(10),
      I2 => over_thld_reg_reg(11),
      I3 => \^q\(11),
      O => \sum_reg_3_0_reg[14]_1\(1)
    );
\over_thld_reg0_carry__0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => over_thld_reg_reg(8),
      I2 => over_thld_reg_reg(9),
      I3 => \^q\(9),
      O => \sum_reg_3_0_reg[14]_1\(0)
    );
\over_thld_reg0_carry__0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => over_thld_reg_reg(10),
      I2 => \^q\(11),
      I3 => over_thld_reg_reg(11),
      O => \sum_reg_3_0_reg[14]_0\(1)
    );
\over_thld_reg0_carry__0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => over_thld_reg_reg(8),
      I2 => \^q\(9),
      I3 => over_thld_reg_reg(9),
      O => \sum_reg_3_0_reg[14]_0\(0)
    );
\over_thld_reg0_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => over_thld_reg_reg(6),
      I2 => over_thld_reg_reg(7),
      I3 => \^q\(7),
      O => DI(3)
    );
\over_thld_reg0_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => over_thld_reg_reg(4),
      I2 => over_thld_reg_reg(5),
      I3 => \^q\(5),
      O => DI(2)
    );
\over_thld_reg0_carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => over_thld_reg_reg(2),
      I2 => over_thld_reg_reg(3),
      I3 => \^q\(3),
      O => DI(1)
    );
\over_thld_reg0_carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => over_thld_reg_reg(0),
      I2 => over_thld_reg_reg(1),
      I3 => \^q\(1),
      O => DI(0)
    );
\over_thld_reg0_carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => over_thld_reg_reg(6),
      I2 => \^q\(7),
      I3 => over_thld_reg_reg(7),
      O => S(3)
    );
\over_thld_reg0_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => over_thld_reg_reg(4),
      I2 => \^q\(5),
      I3 => over_thld_reg_reg(5),
      O => S(2)
    );
\over_thld_reg0_carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => over_thld_reg_reg(2),
      I2 => \^q\(3),
      I3 => over_thld_reg_reg(3),
      O => S(1)
    );
\over_thld_reg0_carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => over_thld_reg_reg(0),
      I2 => \^q\(1),
      I3 => over_thld_reg_reg(1),
      O => S(0)
    );
\sum_reg_0_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(11),
      I1 => value_reg_1(11),
      O => \sum_reg_0_0[11]_i_2_n_0\
    );
\sum_reg_0_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(10),
      I1 => value_reg_1(10),
      O => \sum_reg_0_0[11]_i_3_n_0\
    );
\sum_reg_0_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(9),
      I1 => value_reg_1(9),
      O => \sum_reg_0_0[11]_i_4_n_0\
    );
\sum_reg_0_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(8),
      I1 => value_reg_1(8),
      O => \sum_reg_0_0[11]_i_5_n_0\
    );
\sum_reg_0_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(3),
      I1 => value_reg_1(3),
      O => \sum_reg_0_0[3]_i_2_n_0\
    );
\sum_reg_0_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(2),
      I1 => value_reg_1(2),
      O => \sum_reg_0_0[3]_i_3_n_0\
    );
\sum_reg_0_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(1),
      I1 => value_reg_1(1),
      O => \sum_reg_0_0[3]_i_4_n_0\
    );
\sum_reg_0_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(0),
      I1 => value_reg_1(0),
      O => \sum_reg_0_0[3]_i_5_n_0\
    );
\sum_reg_0_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(7),
      I1 => value_reg_1(7),
      O => \sum_reg_0_0[7]_i_2_n_0\
    );
\sum_reg_0_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(6),
      I1 => value_reg_1(6),
      O => \sum_reg_0_0[7]_i_3_n_0\
    );
\sum_reg_0_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(5),
      I1 => value_reg_1(5),
      O => \sum_reg_0_0[7]_i_4_n_0\
    );
\sum_reg_0_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(4),
      I1 => value_reg_1(4),
      O => \sum_reg_0_0[7]_i_5_n_0\
    );
\sum_reg_0_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(0),
      Q => sum_reg_0_0(0),
      R => SR(0)
    );
\sum_reg_0_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(10),
      Q => sum_reg_0_0(10),
      R => SR(0)
    );
\sum_reg_0_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(11),
      Q => sum_reg_0_0(11),
      R => SR(0)
    );
\sum_reg_0_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(11 downto 8),
      O(3 downto 0) => sum_reg_0_00(11 downto 8),
      S(3) => \sum_reg_0_0[11]_i_2_n_0\,
      S(2) => \sum_reg_0_0[11]_i_3_n_0\,
      S(1) => \sum_reg_0_0[11]_i_4_n_0\,
      S(0) => \sum_reg_0_0[11]_i_5_n_0\
    );
\sum_reg_0_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(12),
      Q => sum_reg_0_0(12),
      R => SR(0)
    );
\sum_reg_0_0_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_00(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(1),
      Q => sum_reg_0_0(1),
      R => SR(0)
    );
\sum_reg_0_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(2),
      Q => sum_reg_0_0(2),
      R => SR(0)
    );
\sum_reg_0_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(3),
      Q => sum_reg_0_0(3),
      R => SR(0)
    );
\sum_reg_0_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(3 downto 0),
      O(3 downto 0) => sum_reg_0_00(3 downto 0),
      S(3) => \sum_reg_0_0[3]_i_2_n_0\,
      S(2) => \sum_reg_0_0[3]_i_3_n_0\,
      S(1) => \sum_reg_0_0[3]_i_4_n_0\,
      S(0) => \sum_reg_0_0[3]_i_5_n_0\
    );
\sum_reg_0_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(4),
      Q => sum_reg_0_0(4),
      R => SR(0)
    );
\sum_reg_0_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(5),
      Q => sum_reg_0_0(5),
      R => SR(0)
    );
\sum_reg_0_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(6),
      Q => sum_reg_0_0(6),
      R => SR(0)
    );
\sum_reg_0_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(7),
      Q => sum_reg_0_0(7),
      R => SR(0)
    );
\sum_reg_0_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(7 downto 4),
      O(3 downto 0) => sum_reg_0_00(7 downto 4),
      S(3) => \sum_reg_0_0[7]_i_2_n_0\,
      S(2) => \sum_reg_0_0[7]_i_3_n_0\,
      S(1) => \sum_reg_0_0[7]_i_4_n_0\,
      S(0) => \sum_reg_0_0[7]_i_5_n_0\
    );
\sum_reg_0_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(8),
      Q => sum_reg_0_0(8),
      R => SR(0)
    );
\sum_reg_0_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(9),
      Q => sum_reg_0_0(9),
      R => SR(0)
    );
\sum_reg_0_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(11),
      I1 => value_reg_3(11),
      O => \sum_reg_0_1[11]_i_2_n_0\
    );
\sum_reg_0_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(10),
      I1 => value_reg_3(10),
      O => \sum_reg_0_1[11]_i_3_n_0\
    );
\sum_reg_0_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(9),
      I1 => value_reg_3(9),
      O => \sum_reg_0_1[11]_i_4_n_0\
    );
\sum_reg_0_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(8),
      I1 => value_reg_3(8),
      O => \sum_reg_0_1[11]_i_5_n_0\
    );
\sum_reg_0_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(3),
      I1 => value_reg_3(3),
      O => \sum_reg_0_1[3]_i_2_n_0\
    );
\sum_reg_0_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(2),
      I1 => value_reg_3(2),
      O => \sum_reg_0_1[3]_i_3_n_0\
    );
\sum_reg_0_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(1),
      I1 => value_reg_3(1),
      O => \sum_reg_0_1[3]_i_4_n_0\
    );
\sum_reg_0_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(0),
      I1 => value_reg_3(0),
      O => \sum_reg_0_1[3]_i_5_n_0\
    );
\sum_reg_0_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(7),
      I1 => value_reg_3(7),
      O => \sum_reg_0_1[7]_i_2_n_0\
    );
\sum_reg_0_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(6),
      I1 => value_reg_3(6),
      O => \sum_reg_0_1[7]_i_3_n_0\
    );
\sum_reg_0_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(5),
      I1 => value_reg_3(5),
      O => \sum_reg_0_1[7]_i_4_n_0\
    );
\sum_reg_0_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(4),
      I1 => value_reg_3(4),
      O => \sum_reg_0_1[7]_i_5_n_0\
    );
\sum_reg_0_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(0),
      Q => sum_reg_0_1(0),
      R => SR(0)
    );
\sum_reg_0_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(10),
      Q => sum_reg_0_1(10),
      R => SR(0)
    );
\sum_reg_0_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(11),
      Q => sum_reg_0_1(11),
      R => SR(0)
    );
\sum_reg_0_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(11 downto 8),
      O(3 downto 0) => sum_reg_0_10(11 downto 8),
      S(3) => \sum_reg_0_1[11]_i_2_n_0\,
      S(2) => \sum_reg_0_1[11]_i_3_n_0\,
      S(1) => \sum_reg_0_1[11]_i_4_n_0\,
      S(0) => \sum_reg_0_1[11]_i_5_n_0\
    );
\sum_reg_0_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(12),
      Q => sum_reg_0_1(12),
      R => SR(0)
    );
\sum_reg_0_1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_10(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(1),
      Q => sum_reg_0_1(1),
      R => SR(0)
    );
\sum_reg_0_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(2),
      Q => sum_reg_0_1(2),
      R => SR(0)
    );
\sum_reg_0_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(3),
      Q => sum_reg_0_1(3),
      R => SR(0)
    );
\sum_reg_0_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(3 downto 0),
      O(3 downto 0) => sum_reg_0_10(3 downto 0),
      S(3) => \sum_reg_0_1[3]_i_2_n_0\,
      S(2) => \sum_reg_0_1[3]_i_3_n_0\,
      S(1) => \sum_reg_0_1[3]_i_4_n_0\,
      S(0) => \sum_reg_0_1[3]_i_5_n_0\
    );
\sum_reg_0_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(4),
      Q => sum_reg_0_1(4),
      R => SR(0)
    );
\sum_reg_0_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(5),
      Q => sum_reg_0_1(5),
      R => SR(0)
    );
\sum_reg_0_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(6),
      Q => sum_reg_0_1(6),
      R => SR(0)
    );
\sum_reg_0_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(7),
      Q => sum_reg_0_1(7),
      R => SR(0)
    );
\sum_reg_0_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(7 downto 4),
      O(3 downto 0) => sum_reg_0_10(7 downto 4),
      S(3) => \sum_reg_0_1[7]_i_2_n_0\,
      S(2) => \sum_reg_0_1[7]_i_3_n_0\,
      S(1) => \sum_reg_0_1[7]_i_4_n_0\,
      S(0) => \sum_reg_0_1[7]_i_5_n_0\
    );
\sum_reg_0_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(8),
      Q => sum_reg_0_1(8),
      R => SR(0)
    );
\sum_reg_0_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(9),
      Q => sum_reg_0_1(9),
      R => SR(0)
    );
\sum_reg_0_2[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(11),
      I1 => value_reg_5(11),
      O => \sum_reg_0_2[11]_i_2_n_0\
    );
\sum_reg_0_2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(10),
      I1 => value_reg_5(10),
      O => \sum_reg_0_2[11]_i_3_n_0\
    );
\sum_reg_0_2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(9),
      I1 => value_reg_5(9),
      O => \sum_reg_0_2[11]_i_4_n_0\
    );
\sum_reg_0_2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(8),
      I1 => value_reg_5(8),
      O => \sum_reg_0_2[11]_i_5_n_0\
    );
\sum_reg_0_2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(3),
      I1 => value_reg_5(3),
      O => \sum_reg_0_2[3]_i_2_n_0\
    );
\sum_reg_0_2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(2),
      I1 => value_reg_5(2),
      O => \sum_reg_0_2[3]_i_3_n_0\
    );
\sum_reg_0_2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(1),
      I1 => value_reg_5(1),
      O => \sum_reg_0_2[3]_i_4_n_0\
    );
\sum_reg_0_2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(0),
      I1 => value_reg_5(0),
      O => \sum_reg_0_2[3]_i_5_n_0\
    );
\sum_reg_0_2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(7),
      I1 => value_reg_5(7),
      O => \sum_reg_0_2[7]_i_2_n_0\
    );
\sum_reg_0_2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(6),
      I1 => value_reg_5(6),
      O => \sum_reg_0_2[7]_i_3_n_0\
    );
\sum_reg_0_2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(5),
      I1 => value_reg_5(5),
      O => \sum_reg_0_2[7]_i_4_n_0\
    );
\sum_reg_0_2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(4),
      I1 => value_reg_5(4),
      O => \sum_reg_0_2[7]_i_5_n_0\
    );
\sum_reg_0_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(0),
      Q => sum_reg_0_2(0),
      R => SR(0)
    );
\sum_reg_0_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(10),
      Q => sum_reg_0_2(10),
      R => SR(0)
    );
\sum_reg_0_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(11),
      Q => sum_reg_0_2(11),
      R => SR(0)
    );
\sum_reg_0_2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_2_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(11 downto 8),
      O(3 downto 0) => sum_reg_0_20(11 downto 8),
      S(3) => \sum_reg_0_2[11]_i_2_n_0\,
      S(2) => \sum_reg_0_2[11]_i_3_n_0\,
      S(1) => \sum_reg_0_2[11]_i_4_n_0\,
      S(0) => \sum_reg_0_2[11]_i_5_n_0\
    );
\sum_reg_0_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(12),
      Q => sum_reg_0_2(12),
      R => SR(0)
    );
\sum_reg_0_2_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_20(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(1),
      Q => sum_reg_0_2(1),
      R => SR(0)
    );
\sum_reg_0_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(2),
      Q => sum_reg_0_2(2),
      R => SR(0)
    );
\sum_reg_0_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(3),
      Q => sum_reg_0_2(3),
      R => SR(0)
    );
\sum_reg_0_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_2_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(3 downto 0),
      O(3 downto 0) => sum_reg_0_20(3 downto 0),
      S(3) => \sum_reg_0_2[3]_i_2_n_0\,
      S(2) => \sum_reg_0_2[3]_i_3_n_0\,
      S(1) => \sum_reg_0_2[3]_i_4_n_0\,
      S(0) => \sum_reg_0_2[3]_i_5_n_0\
    );
\sum_reg_0_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(4),
      Q => sum_reg_0_2(4),
      R => SR(0)
    );
\sum_reg_0_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(5),
      Q => sum_reg_0_2(5),
      R => SR(0)
    );
\sum_reg_0_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(6),
      Q => sum_reg_0_2(6),
      R => SR(0)
    );
\sum_reg_0_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(7),
      Q => sum_reg_0_2(7),
      R => SR(0)
    );
\sum_reg_0_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_2_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(7 downto 4),
      O(3 downto 0) => sum_reg_0_20(7 downto 4),
      S(3) => \sum_reg_0_2[7]_i_2_n_0\,
      S(2) => \sum_reg_0_2[7]_i_3_n_0\,
      S(1) => \sum_reg_0_2[7]_i_4_n_0\,
      S(0) => \sum_reg_0_2[7]_i_5_n_0\
    );
\sum_reg_0_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(8),
      Q => sum_reg_0_2(8),
      R => SR(0)
    );
\sum_reg_0_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(9),
      Q => sum_reg_0_2(9),
      R => SR(0)
    );
\sum_reg_0_3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(11),
      I1 => value_reg_7(11),
      O => \sum_reg_0_3[11]_i_2_n_0\
    );
\sum_reg_0_3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(10),
      I1 => value_reg_7(10),
      O => \sum_reg_0_3[11]_i_3_n_0\
    );
\sum_reg_0_3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(9),
      I1 => value_reg_7(9),
      O => \sum_reg_0_3[11]_i_4_n_0\
    );
\sum_reg_0_3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(8),
      I1 => value_reg_7(8),
      O => \sum_reg_0_3[11]_i_5_n_0\
    );
\sum_reg_0_3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(3),
      I1 => value_reg_7(3),
      O => \sum_reg_0_3[3]_i_2_n_0\
    );
\sum_reg_0_3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(2),
      I1 => value_reg_7(2),
      O => \sum_reg_0_3[3]_i_3_n_0\
    );
\sum_reg_0_3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(1),
      I1 => value_reg_7(1),
      O => \sum_reg_0_3[3]_i_4_n_0\
    );
\sum_reg_0_3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(0),
      I1 => value_reg_7(0),
      O => \sum_reg_0_3[3]_i_5_n_0\
    );
\sum_reg_0_3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(7),
      I1 => value_reg_7(7),
      O => \sum_reg_0_3[7]_i_2_n_0\
    );
\sum_reg_0_3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(6),
      I1 => value_reg_7(6),
      O => \sum_reg_0_3[7]_i_3_n_0\
    );
\sum_reg_0_3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(5),
      I1 => value_reg_7(5),
      O => \sum_reg_0_3[7]_i_4_n_0\
    );
\sum_reg_0_3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(4),
      I1 => value_reg_7(4),
      O => \sum_reg_0_3[7]_i_5_n_0\
    );
\sum_reg_0_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(0),
      Q => sum_reg_0_3(0),
      R => SR(0)
    );
\sum_reg_0_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(10),
      Q => sum_reg_0_3(10),
      R => SR(0)
    );
\sum_reg_0_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(11),
      Q => sum_reg_0_3(11),
      R => SR(0)
    );
\sum_reg_0_3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_3_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(11 downto 8),
      O(3 downto 0) => sum_reg_0_30(11 downto 8),
      S(3) => \sum_reg_0_3[11]_i_2_n_0\,
      S(2) => \sum_reg_0_3[11]_i_3_n_0\,
      S(1) => \sum_reg_0_3[11]_i_4_n_0\,
      S(0) => \sum_reg_0_3[11]_i_5_n_0\
    );
\sum_reg_0_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(12),
      Q => sum_reg_0_3(12),
      R => SR(0)
    );
\sum_reg_0_3_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_30(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(1),
      Q => sum_reg_0_3(1),
      R => SR(0)
    );
\sum_reg_0_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(2),
      Q => sum_reg_0_3(2),
      R => SR(0)
    );
\sum_reg_0_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(3),
      Q => sum_reg_0_3(3),
      R => SR(0)
    );
\sum_reg_0_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_3_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(3 downto 0),
      O(3 downto 0) => sum_reg_0_30(3 downto 0),
      S(3) => \sum_reg_0_3[3]_i_2_n_0\,
      S(2) => \sum_reg_0_3[3]_i_3_n_0\,
      S(1) => \sum_reg_0_3[3]_i_4_n_0\,
      S(0) => \sum_reg_0_3[3]_i_5_n_0\
    );
\sum_reg_0_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(4),
      Q => sum_reg_0_3(4),
      R => SR(0)
    );
\sum_reg_0_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(5),
      Q => sum_reg_0_3(5),
      R => SR(0)
    );
\sum_reg_0_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(6),
      Q => sum_reg_0_3(6),
      R => SR(0)
    );
\sum_reg_0_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(7),
      Q => sum_reg_0_3(7),
      R => SR(0)
    );
\sum_reg_0_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_3_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(7 downto 4),
      O(3 downto 0) => sum_reg_0_30(7 downto 4),
      S(3) => \sum_reg_0_3[7]_i_2_n_0\,
      S(2) => \sum_reg_0_3[7]_i_3_n_0\,
      S(1) => \sum_reg_0_3[7]_i_4_n_0\,
      S(0) => \sum_reg_0_3[7]_i_5_n_0\
    );
\sum_reg_0_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(8),
      Q => sum_reg_0_3(8),
      R => SR(0)
    );
\sum_reg_0_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(9),
      Q => sum_reg_0_3(9),
      R => SR(0)
    );
\sum_reg_0_4[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(11),
      I1 => value_reg_9(11),
      O => \sum_reg_0_4[11]_i_2_n_0\
    );
\sum_reg_0_4[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(10),
      I1 => value_reg_9(10),
      O => \sum_reg_0_4[11]_i_3_n_0\
    );
\sum_reg_0_4[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(9),
      I1 => value_reg_9(9),
      O => \sum_reg_0_4[11]_i_4_n_0\
    );
\sum_reg_0_4[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(8),
      I1 => value_reg_9(8),
      O => \sum_reg_0_4[11]_i_5_n_0\
    );
\sum_reg_0_4[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(3),
      I1 => value_reg_9(3),
      O => \sum_reg_0_4[3]_i_2_n_0\
    );
\sum_reg_0_4[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(2),
      I1 => value_reg_9(2),
      O => \sum_reg_0_4[3]_i_3_n_0\
    );
\sum_reg_0_4[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(1),
      I1 => value_reg_9(1),
      O => \sum_reg_0_4[3]_i_4_n_0\
    );
\sum_reg_0_4[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(0),
      I1 => value_reg_9(0),
      O => \sum_reg_0_4[3]_i_5_n_0\
    );
\sum_reg_0_4[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(7),
      I1 => value_reg_9(7),
      O => \sum_reg_0_4[7]_i_2_n_0\
    );
\sum_reg_0_4[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(6),
      I1 => value_reg_9(6),
      O => \sum_reg_0_4[7]_i_3_n_0\
    );
\sum_reg_0_4[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(5),
      I1 => value_reg_9(5),
      O => \sum_reg_0_4[7]_i_4_n_0\
    );
\sum_reg_0_4[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(4),
      I1 => value_reg_9(4),
      O => \sum_reg_0_4[7]_i_5_n_0\
    );
\sum_reg_0_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(0),
      Q => sum_reg_0_4(0),
      R => SR(0)
    );
\sum_reg_0_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(10),
      Q => sum_reg_0_4(10),
      R => SR(0)
    );
\sum_reg_0_4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(11),
      Q => sum_reg_0_4(11),
      R => SR(0)
    );
\sum_reg_0_4_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_4_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(11 downto 8),
      O(3 downto 0) => sum_reg_0_40(11 downto 8),
      S(3) => \sum_reg_0_4[11]_i_2_n_0\,
      S(2) => \sum_reg_0_4[11]_i_3_n_0\,
      S(1) => \sum_reg_0_4[11]_i_4_n_0\,
      S(0) => \sum_reg_0_4[11]_i_5_n_0\
    );
\sum_reg_0_4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(12),
      Q => sum_reg_0_4(12),
      R => SR(0)
    );
\sum_reg_0_4_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_40(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(1),
      Q => sum_reg_0_4(1),
      R => SR(0)
    );
\sum_reg_0_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(2),
      Q => sum_reg_0_4(2),
      R => SR(0)
    );
\sum_reg_0_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(3),
      Q => sum_reg_0_4(3),
      R => SR(0)
    );
\sum_reg_0_4_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_4_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(3 downto 0),
      O(3 downto 0) => sum_reg_0_40(3 downto 0),
      S(3) => \sum_reg_0_4[3]_i_2_n_0\,
      S(2) => \sum_reg_0_4[3]_i_3_n_0\,
      S(1) => \sum_reg_0_4[3]_i_4_n_0\,
      S(0) => \sum_reg_0_4[3]_i_5_n_0\
    );
\sum_reg_0_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(4),
      Q => sum_reg_0_4(4),
      R => SR(0)
    );
\sum_reg_0_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(5),
      Q => sum_reg_0_4(5),
      R => SR(0)
    );
\sum_reg_0_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(6),
      Q => sum_reg_0_4(6),
      R => SR(0)
    );
\sum_reg_0_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(7),
      Q => sum_reg_0_4(7),
      R => SR(0)
    );
\sum_reg_0_4_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_4_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(7 downto 4),
      O(3 downto 0) => sum_reg_0_40(7 downto 4),
      S(3) => \sum_reg_0_4[7]_i_2_n_0\,
      S(2) => \sum_reg_0_4[7]_i_3_n_0\,
      S(1) => \sum_reg_0_4[7]_i_4_n_0\,
      S(0) => \sum_reg_0_4[7]_i_5_n_0\
    );
\sum_reg_0_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(8),
      Q => sum_reg_0_4(8),
      R => SR(0)
    );
\sum_reg_0_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(9),
      Q => sum_reg_0_4(9),
      R => SR(0)
    );
\sum_reg_0_5[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(11),
      I1 => value_reg_11(11),
      O => \sum_reg_0_5[11]_i_2_n_0\
    );
\sum_reg_0_5[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(10),
      I1 => value_reg_11(10),
      O => \sum_reg_0_5[11]_i_3_n_0\
    );
\sum_reg_0_5[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(9),
      I1 => value_reg_11(9),
      O => \sum_reg_0_5[11]_i_4_n_0\
    );
\sum_reg_0_5[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(8),
      I1 => value_reg_11(8),
      O => \sum_reg_0_5[11]_i_5_n_0\
    );
\sum_reg_0_5[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(3),
      I1 => value_reg_11(3),
      O => \sum_reg_0_5[3]_i_2_n_0\
    );
\sum_reg_0_5[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(2),
      I1 => value_reg_11(2),
      O => \sum_reg_0_5[3]_i_3_n_0\
    );
\sum_reg_0_5[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(1),
      I1 => value_reg_11(1),
      O => \sum_reg_0_5[3]_i_4_n_0\
    );
\sum_reg_0_5[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(0),
      I1 => value_reg_11(0),
      O => \sum_reg_0_5[3]_i_5_n_0\
    );
\sum_reg_0_5[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(7),
      I1 => value_reg_11(7),
      O => \sum_reg_0_5[7]_i_2_n_0\
    );
\sum_reg_0_5[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(6),
      I1 => value_reg_11(6),
      O => \sum_reg_0_5[7]_i_3_n_0\
    );
\sum_reg_0_5[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(5),
      I1 => value_reg_11(5),
      O => \sum_reg_0_5[7]_i_4_n_0\
    );
\sum_reg_0_5[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(4),
      I1 => value_reg_11(4),
      O => \sum_reg_0_5[7]_i_5_n_0\
    );
\sum_reg_0_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(0),
      Q => sum_reg_0_5(0),
      R => SR(0)
    );
\sum_reg_0_5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(10),
      Q => sum_reg_0_5(10),
      R => SR(0)
    );
\sum_reg_0_5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(11),
      Q => sum_reg_0_5(11),
      R => SR(0)
    );
\sum_reg_0_5_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_5_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(11 downto 8),
      O(3 downto 0) => sum_reg_0_50(11 downto 8),
      S(3) => \sum_reg_0_5[11]_i_2_n_0\,
      S(2) => \sum_reg_0_5[11]_i_3_n_0\,
      S(1) => \sum_reg_0_5[11]_i_4_n_0\,
      S(0) => \sum_reg_0_5[11]_i_5_n_0\
    );
\sum_reg_0_5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(12),
      Q => sum_reg_0_5(12),
      R => SR(0)
    );
\sum_reg_0_5_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_50(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(1),
      Q => sum_reg_0_5(1),
      R => SR(0)
    );
\sum_reg_0_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(2),
      Q => sum_reg_0_5(2),
      R => SR(0)
    );
\sum_reg_0_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(3),
      Q => sum_reg_0_5(3),
      R => SR(0)
    );
\sum_reg_0_5_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_5_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(3 downto 0),
      O(3 downto 0) => sum_reg_0_50(3 downto 0),
      S(3) => \sum_reg_0_5[3]_i_2_n_0\,
      S(2) => \sum_reg_0_5[3]_i_3_n_0\,
      S(1) => \sum_reg_0_5[3]_i_4_n_0\,
      S(0) => \sum_reg_0_5[3]_i_5_n_0\
    );
\sum_reg_0_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(4),
      Q => sum_reg_0_5(4),
      R => SR(0)
    );
\sum_reg_0_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(5),
      Q => sum_reg_0_5(5),
      R => SR(0)
    );
\sum_reg_0_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(6),
      Q => sum_reg_0_5(6),
      R => SR(0)
    );
\sum_reg_0_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(7),
      Q => sum_reg_0_5(7),
      R => SR(0)
    );
\sum_reg_0_5_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_5_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(7 downto 4),
      O(3 downto 0) => sum_reg_0_50(7 downto 4),
      S(3) => \sum_reg_0_5[7]_i_2_n_0\,
      S(2) => \sum_reg_0_5[7]_i_3_n_0\,
      S(1) => \sum_reg_0_5[7]_i_4_n_0\,
      S(0) => \sum_reg_0_5[7]_i_5_n_0\
    );
\sum_reg_0_5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(8),
      Q => sum_reg_0_5(8),
      R => SR(0)
    );
\sum_reg_0_5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(9),
      Q => sum_reg_0_5(9),
      R => SR(0)
    );
\sum_reg_0_6[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(11),
      I1 => value_reg_13(11),
      O => \sum_reg_0_6[11]_i_2_n_0\
    );
\sum_reg_0_6[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(10),
      I1 => value_reg_13(10),
      O => \sum_reg_0_6[11]_i_3_n_0\
    );
\sum_reg_0_6[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(9),
      I1 => value_reg_13(9),
      O => \sum_reg_0_6[11]_i_4_n_0\
    );
\sum_reg_0_6[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(8),
      I1 => value_reg_13(8),
      O => \sum_reg_0_6[11]_i_5_n_0\
    );
\sum_reg_0_6[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(3),
      I1 => value_reg_13(3),
      O => \sum_reg_0_6[3]_i_2_n_0\
    );
\sum_reg_0_6[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(2),
      I1 => value_reg_13(2),
      O => \sum_reg_0_6[3]_i_3_n_0\
    );
\sum_reg_0_6[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(1),
      I1 => value_reg_13(1),
      O => \sum_reg_0_6[3]_i_4_n_0\
    );
\sum_reg_0_6[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(0),
      I1 => value_reg_13(0),
      O => \sum_reg_0_6[3]_i_5_n_0\
    );
\sum_reg_0_6[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(7),
      I1 => value_reg_13(7),
      O => \sum_reg_0_6[7]_i_2_n_0\
    );
\sum_reg_0_6[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(6),
      I1 => value_reg_13(6),
      O => \sum_reg_0_6[7]_i_3_n_0\
    );
\sum_reg_0_6[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(5),
      I1 => value_reg_13(5),
      O => \sum_reg_0_6[7]_i_4_n_0\
    );
\sum_reg_0_6[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(4),
      I1 => value_reg_13(4),
      O => \sum_reg_0_6[7]_i_5_n_0\
    );
\sum_reg_0_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(0),
      Q => sum_reg_0_6(0),
      R => SR(0)
    );
\sum_reg_0_6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(10),
      Q => sum_reg_0_6(10),
      R => SR(0)
    );
\sum_reg_0_6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(11),
      Q => sum_reg_0_6(11),
      R => SR(0)
    );
\sum_reg_0_6_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_6_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(11 downto 8),
      O(3 downto 0) => sum_reg_0_60(11 downto 8),
      S(3) => \sum_reg_0_6[11]_i_2_n_0\,
      S(2) => \sum_reg_0_6[11]_i_3_n_0\,
      S(1) => \sum_reg_0_6[11]_i_4_n_0\,
      S(0) => \sum_reg_0_6[11]_i_5_n_0\
    );
\sum_reg_0_6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(12),
      Q => sum_reg_0_6(12),
      R => SR(0)
    );
\sum_reg_0_6_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_60(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(1),
      Q => sum_reg_0_6(1),
      R => SR(0)
    );
\sum_reg_0_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(2),
      Q => sum_reg_0_6(2),
      R => SR(0)
    );
\sum_reg_0_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(3),
      Q => sum_reg_0_6(3),
      R => SR(0)
    );
\sum_reg_0_6_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_6_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(3 downto 0),
      O(3 downto 0) => sum_reg_0_60(3 downto 0),
      S(3) => \sum_reg_0_6[3]_i_2_n_0\,
      S(2) => \sum_reg_0_6[3]_i_3_n_0\,
      S(1) => \sum_reg_0_6[3]_i_4_n_0\,
      S(0) => \sum_reg_0_6[3]_i_5_n_0\
    );
\sum_reg_0_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(4),
      Q => sum_reg_0_6(4),
      R => SR(0)
    );
\sum_reg_0_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(5),
      Q => sum_reg_0_6(5),
      R => SR(0)
    );
\sum_reg_0_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(6),
      Q => sum_reg_0_6(6),
      R => SR(0)
    );
\sum_reg_0_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(7),
      Q => sum_reg_0_6(7),
      R => SR(0)
    );
\sum_reg_0_6_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_6_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(7 downto 4),
      O(3 downto 0) => sum_reg_0_60(7 downto 4),
      S(3) => \sum_reg_0_6[7]_i_2_n_0\,
      S(2) => \sum_reg_0_6[7]_i_3_n_0\,
      S(1) => \sum_reg_0_6[7]_i_4_n_0\,
      S(0) => \sum_reg_0_6[7]_i_5_n_0\
    );
\sum_reg_0_6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(8),
      Q => sum_reg_0_6(8),
      R => SR(0)
    );
\sum_reg_0_6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(9),
      Q => sum_reg_0_6(9),
      R => SR(0)
    );
\sum_reg_0_7[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(11),
      I1 => value_reg_15(11),
      O => \sum_reg_0_7[11]_i_2_n_0\
    );
\sum_reg_0_7[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(10),
      I1 => value_reg_15(10),
      O => \sum_reg_0_7[11]_i_3_n_0\
    );
\sum_reg_0_7[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(9),
      I1 => value_reg_15(9),
      O => \sum_reg_0_7[11]_i_4_n_0\
    );
\sum_reg_0_7[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(8),
      I1 => value_reg_15(8),
      O => \sum_reg_0_7[11]_i_5_n_0\
    );
\sum_reg_0_7[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(3),
      I1 => value_reg_15(3),
      O => \sum_reg_0_7[3]_i_2_n_0\
    );
\sum_reg_0_7[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(2),
      I1 => value_reg_15(2),
      O => \sum_reg_0_7[3]_i_3_n_0\
    );
\sum_reg_0_7[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(1),
      I1 => value_reg_15(1),
      O => \sum_reg_0_7[3]_i_4_n_0\
    );
\sum_reg_0_7[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(0),
      I1 => value_reg_15(0),
      O => \sum_reg_0_7[3]_i_5_n_0\
    );
\sum_reg_0_7[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(7),
      I1 => value_reg_15(7),
      O => \sum_reg_0_7[7]_i_2_n_0\
    );
\sum_reg_0_7[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(6),
      I1 => value_reg_15(6),
      O => \sum_reg_0_7[7]_i_3_n_0\
    );
\sum_reg_0_7[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(5),
      I1 => value_reg_15(5),
      O => \sum_reg_0_7[7]_i_4_n_0\
    );
\sum_reg_0_7[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(4),
      I1 => value_reg_15(4),
      O => \sum_reg_0_7[7]_i_5_n_0\
    );
\sum_reg_0_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(0),
      Q => sum_reg_0_7(0),
      R => SR(0)
    );
\sum_reg_0_7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(10),
      Q => sum_reg_0_7(10),
      R => SR(0)
    );
\sum_reg_0_7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(11),
      Q => sum_reg_0_7(11),
      R => SR(0)
    );
\sum_reg_0_7_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_7_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(11 downto 8),
      O(3 downto 0) => sum_reg_0_70(11 downto 8),
      S(3) => \sum_reg_0_7[11]_i_2_n_0\,
      S(2) => \sum_reg_0_7[11]_i_3_n_0\,
      S(1) => \sum_reg_0_7[11]_i_4_n_0\,
      S(0) => \sum_reg_0_7[11]_i_5_n_0\
    );
\sum_reg_0_7_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(12),
      Q => sum_reg_0_7(12),
      R => SR(0)
    );
\sum_reg_0_7_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_70(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(1),
      Q => sum_reg_0_7(1),
      R => SR(0)
    );
\sum_reg_0_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(2),
      Q => sum_reg_0_7(2),
      R => SR(0)
    );
\sum_reg_0_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(3),
      Q => sum_reg_0_7(3),
      R => SR(0)
    );
\sum_reg_0_7_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_7_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(3 downto 0),
      O(3 downto 0) => sum_reg_0_70(3 downto 0),
      S(3) => \sum_reg_0_7[3]_i_2_n_0\,
      S(2) => \sum_reg_0_7[3]_i_3_n_0\,
      S(1) => \sum_reg_0_7[3]_i_4_n_0\,
      S(0) => \sum_reg_0_7[3]_i_5_n_0\
    );
\sum_reg_0_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(4),
      Q => sum_reg_0_7(4),
      R => SR(0)
    );
\sum_reg_0_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(5),
      Q => sum_reg_0_7(5),
      R => SR(0)
    );
\sum_reg_0_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(6),
      Q => sum_reg_0_7(6),
      R => SR(0)
    );
\sum_reg_0_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(7),
      Q => sum_reg_0_7(7),
      R => SR(0)
    );
\sum_reg_0_7_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_7_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(7 downto 4),
      O(3 downto 0) => sum_reg_0_70(7 downto 4),
      S(3) => \sum_reg_0_7[7]_i_2_n_0\,
      S(2) => \sum_reg_0_7[7]_i_3_n_0\,
      S(1) => \sum_reg_0_7[7]_i_4_n_0\,
      S(0) => \sum_reg_0_7[7]_i_5_n_0\
    );
\sum_reg_0_7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(8),
      Q => sum_reg_0_7(8),
      R => SR(0)
    );
\sum_reg_0_7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(9),
      Q => sum_reg_0_7(9),
      R => SR(0)
    );
\sum_reg_1_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(11),
      I1 => sum_reg_0_1(11),
      O => \sum_reg_1_0[11]_i_2_n_0\
    );
\sum_reg_1_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(10),
      I1 => sum_reg_0_1(10),
      O => \sum_reg_1_0[11]_i_3_n_0\
    );
\sum_reg_1_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(9),
      I1 => sum_reg_0_1(9),
      O => \sum_reg_1_0[11]_i_4_n_0\
    );
\sum_reg_1_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(8),
      I1 => sum_reg_0_1(8),
      O => \sum_reg_1_0[11]_i_5_n_0\
    );
\sum_reg_1_0[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(12),
      I1 => sum_reg_0_1(12),
      O => \sum_reg_1_0[13]_i_2_n_0\
    );
\sum_reg_1_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(3),
      I1 => sum_reg_0_1(3),
      O => \sum_reg_1_0[3]_i_2_n_0\
    );
\sum_reg_1_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(2),
      I1 => sum_reg_0_1(2),
      O => \sum_reg_1_0[3]_i_3_n_0\
    );
\sum_reg_1_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(1),
      I1 => sum_reg_0_1(1),
      O => \sum_reg_1_0[3]_i_4_n_0\
    );
\sum_reg_1_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(0),
      I1 => sum_reg_0_1(0),
      O => \sum_reg_1_0[3]_i_5_n_0\
    );
\sum_reg_1_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(7),
      I1 => sum_reg_0_1(7),
      O => \sum_reg_1_0[7]_i_2_n_0\
    );
\sum_reg_1_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(6),
      I1 => sum_reg_0_1(6),
      O => \sum_reg_1_0[7]_i_3_n_0\
    );
\sum_reg_1_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(5),
      I1 => sum_reg_0_1(5),
      O => \sum_reg_1_0[7]_i_4_n_0\
    );
\sum_reg_1_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(4),
      I1 => sum_reg_0_1(4),
      O => \sum_reg_1_0[7]_i_5_n_0\
    );
\sum_reg_1_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(0),
      Q => sum_reg_1_0(0),
      R => SR(0)
    );
\sum_reg_1_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(10),
      Q => sum_reg_1_0(10),
      R => SR(0)
    );
\sum_reg_1_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(11),
      Q => sum_reg_1_0(11),
      R => SR(0)
    );
\sum_reg_1_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(11 downto 8),
      O(3 downto 0) => sum_reg_1_00(11 downto 8),
      S(3) => \sum_reg_1_0[11]_i_2_n_0\,
      S(2) => \sum_reg_1_0[11]_i_3_n_0\,
      S(1) => \sum_reg_1_0[11]_i_4_n_0\,
      S(0) => \sum_reg_1_0[11]_i_5_n_0\
    );
\sum_reg_1_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(12),
      Q => sum_reg_1_0(12),
      R => SR(0)
    );
\sum_reg_1_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(13),
      Q => sum_reg_1_0(13),
      R => SR(0)
    );
\sum_reg_1_0_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_00(13),
      CO(0) => \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_0(12),
      O(3 downto 1) => \NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_00(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_0[13]_i_2_n_0\
    );
\sum_reg_1_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(1),
      Q => sum_reg_1_0(1),
      R => SR(0)
    );
\sum_reg_1_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(2),
      Q => sum_reg_1_0(2),
      R => SR(0)
    );
\sum_reg_1_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(3),
      Q => sum_reg_1_0(3),
      R => SR(0)
    );
\sum_reg_1_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(3 downto 0),
      O(3 downto 0) => sum_reg_1_00(3 downto 0),
      S(3) => \sum_reg_1_0[3]_i_2_n_0\,
      S(2) => \sum_reg_1_0[3]_i_3_n_0\,
      S(1) => \sum_reg_1_0[3]_i_4_n_0\,
      S(0) => \sum_reg_1_0[3]_i_5_n_0\
    );
\sum_reg_1_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(4),
      Q => sum_reg_1_0(4),
      R => SR(0)
    );
\sum_reg_1_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(5),
      Q => sum_reg_1_0(5),
      R => SR(0)
    );
\sum_reg_1_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(6),
      Q => sum_reg_1_0(6),
      R => SR(0)
    );
\sum_reg_1_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(7),
      Q => sum_reg_1_0(7),
      R => SR(0)
    );
\sum_reg_1_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(7 downto 4),
      O(3 downto 0) => sum_reg_1_00(7 downto 4),
      S(3) => \sum_reg_1_0[7]_i_2_n_0\,
      S(2) => \sum_reg_1_0[7]_i_3_n_0\,
      S(1) => \sum_reg_1_0[7]_i_4_n_0\,
      S(0) => \sum_reg_1_0[7]_i_5_n_0\
    );
\sum_reg_1_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(8),
      Q => sum_reg_1_0(8),
      R => SR(0)
    );
\sum_reg_1_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(9),
      Q => sum_reg_1_0(9),
      R => SR(0)
    );
\sum_reg_1_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(11),
      I1 => sum_reg_0_3(11),
      O => \sum_reg_1_1[11]_i_2_n_0\
    );
\sum_reg_1_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(10),
      I1 => sum_reg_0_3(10),
      O => \sum_reg_1_1[11]_i_3_n_0\
    );
\sum_reg_1_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(9),
      I1 => sum_reg_0_3(9),
      O => \sum_reg_1_1[11]_i_4_n_0\
    );
\sum_reg_1_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(8),
      I1 => sum_reg_0_3(8),
      O => \sum_reg_1_1[11]_i_5_n_0\
    );
\sum_reg_1_1[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(12),
      I1 => sum_reg_0_3(12),
      O => \sum_reg_1_1[13]_i_2_n_0\
    );
\sum_reg_1_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(3),
      I1 => sum_reg_0_3(3),
      O => \sum_reg_1_1[3]_i_2_n_0\
    );
\sum_reg_1_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(2),
      I1 => sum_reg_0_3(2),
      O => \sum_reg_1_1[3]_i_3_n_0\
    );
\sum_reg_1_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(1),
      I1 => sum_reg_0_3(1),
      O => \sum_reg_1_1[3]_i_4_n_0\
    );
\sum_reg_1_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(0),
      I1 => sum_reg_0_3(0),
      O => \sum_reg_1_1[3]_i_5_n_0\
    );
\sum_reg_1_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(7),
      I1 => sum_reg_0_3(7),
      O => \sum_reg_1_1[7]_i_2_n_0\
    );
\sum_reg_1_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(6),
      I1 => sum_reg_0_3(6),
      O => \sum_reg_1_1[7]_i_3_n_0\
    );
\sum_reg_1_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(5),
      I1 => sum_reg_0_3(5),
      O => \sum_reg_1_1[7]_i_4_n_0\
    );
\sum_reg_1_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(4),
      I1 => sum_reg_0_3(4),
      O => \sum_reg_1_1[7]_i_5_n_0\
    );
\sum_reg_1_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(0),
      Q => sum_reg_1_1(0),
      R => SR(0)
    );
\sum_reg_1_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(10),
      Q => sum_reg_1_1(10),
      R => SR(0)
    );
\sum_reg_1_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(11),
      Q => sum_reg_1_1(11),
      R => SR(0)
    );
\sum_reg_1_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(11 downto 8),
      O(3 downto 0) => sum_reg_1_10(11 downto 8),
      S(3) => \sum_reg_1_1[11]_i_2_n_0\,
      S(2) => \sum_reg_1_1[11]_i_3_n_0\,
      S(1) => \sum_reg_1_1[11]_i_4_n_0\,
      S(0) => \sum_reg_1_1[11]_i_5_n_0\
    );
\sum_reg_1_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(12),
      Q => sum_reg_1_1(12),
      R => SR(0)
    );
\sum_reg_1_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(13),
      Q => sum_reg_1_1(13),
      R => SR(0)
    );
\sum_reg_1_1_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_10(13),
      CO(0) => \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_2(12),
      O(3 downto 1) => \NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_10(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_1[13]_i_2_n_0\
    );
\sum_reg_1_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(1),
      Q => sum_reg_1_1(1),
      R => SR(0)
    );
\sum_reg_1_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(2),
      Q => sum_reg_1_1(2),
      R => SR(0)
    );
\sum_reg_1_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(3),
      Q => sum_reg_1_1(3),
      R => SR(0)
    );
\sum_reg_1_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(3 downto 0),
      O(3 downto 0) => sum_reg_1_10(3 downto 0),
      S(3) => \sum_reg_1_1[3]_i_2_n_0\,
      S(2) => \sum_reg_1_1[3]_i_3_n_0\,
      S(1) => \sum_reg_1_1[3]_i_4_n_0\,
      S(0) => \sum_reg_1_1[3]_i_5_n_0\
    );
\sum_reg_1_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(4),
      Q => sum_reg_1_1(4),
      R => SR(0)
    );
\sum_reg_1_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(5),
      Q => sum_reg_1_1(5),
      R => SR(0)
    );
\sum_reg_1_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(6),
      Q => sum_reg_1_1(6),
      R => SR(0)
    );
\sum_reg_1_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(7),
      Q => sum_reg_1_1(7),
      R => SR(0)
    );
\sum_reg_1_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(7 downto 4),
      O(3 downto 0) => sum_reg_1_10(7 downto 4),
      S(3) => \sum_reg_1_1[7]_i_2_n_0\,
      S(2) => \sum_reg_1_1[7]_i_3_n_0\,
      S(1) => \sum_reg_1_1[7]_i_4_n_0\,
      S(0) => \sum_reg_1_1[7]_i_5_n_0\
    );
\sum_reg_1_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(8),
      Q => sum_reg_1_1(8),
      R => SR(0)
    );
\sum_reg_1_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(9),
      Q => sum_reg_1_1(9),
      R => SR(0)
    );
\sum_reg_1_2[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(11),
      I1 => sum_reg_0_5(11),
      O => \sum_reg_1_2[11]_i_2_n_0\
    );
\sum_reg_1_2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(10),
      I1 => sum_reg_0_5(10),
      O => \sum_reg_1_2[11]_i_3_n_0\
    );
\sum_reg_1_2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(9),
      I1 => sum_reg_0_5(9),
      O => \sum_reg_1_2[11]_i_4_n_0\
    );
\sum_reg_1_2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(8),
      I1 => sum_reg_0_5(8),
      O => \sum_reg_1_2[11]_i_5_n_0\
    );
\sum_reg_1_2[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(12),
      I1 => sum_reg_0_5(12),
      O => \sum_reg_1_2[13]_i_2_n_0\
    );
\sum_reg_1_2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(3),
      I1 => sum_reg_0_5(3),
      O => \sum_reg_1_2[3]_i_2_n_0\
    );
\sum_reg_1_2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(2),
      I1 => sum_reg_0_5(2),
      O => \sum_reg_1_2[3]_i_3_n_0\
    );
\sum_reg_1_2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(1),
      I1 => sum_reg_0_5(1),
      O => \sum_reg_1_2[3]_i_4_n_0\
    );
\sum_reg_1_2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(0),
      I1 => sum_reg_0_5(0),
      O => \sum_reg_1_2[3]_i_5_n_0\
    );
\sum_reg_1_2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(7),
      I1 => sum_reg_0_5(7),
      O => \sum_reg_1_2[7]_i_2_n_0\
    );
\sum_reg_1_2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(6),
      I1 => sum_reg_0_5(6),
      O => \sum_reg_1_2[7]_i_3_n_0\
    );
\sum_reg_1_2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(5),
      I1 => sum_reg_0_5(5),
      O => \sum_reg_1_2[7]_i_4_n_0\
    );
\sum_reg_1_2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(4),
      I1 => sum_reg_0_5(4),
      O => \sum_reg_1_2[7]_i_5_n_0\
    );
\sum_reg_1_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(0),
      Q => sum_reg_1_2(0),
      R => SR(0)
    );
\sum_reg_1_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(10),
      Q => sum_reg_1_2(10),
      R => SR(0)
    );
\sum_reg_1_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(11),
      Q => sum_reg_1_2(11),
      R => SR(0)
    );
\sum_reg_1_2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_2_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(11 downto 8),
      O(3 downto 0) => sum_reg_1_20(11 downto 8),
      S(3) => \sum_reg_1_2[11]_i_2_n_0\,
      S(2) => \sum_reg_1_2[11]_i_3_n_0\,
      S(1) => \sum_reg_1_2[11]_i_4_n_0\,
      S(0) => \sum_reg_1_2[11]_i_5_n_0\
    );
\sum_reg_1_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(12),
      Q => sum_reg_1_2(12),
      R => SR(0)
    );
\sum_reg_1_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(13),
      Q => sum_reg_1_2(13),
      R => SR(0)
    );
\sum_reg_1_2_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_20(13),
      CO(0) => \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_4(12),
      O(3 downto 1) => \NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_20(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_2[13]_i_2_n_0\
    );
\sum_reg_1_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(1),
      Q => sum_reg_1_2(1),
      R => SR(0)
    );
\sum_reg_1_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(2),
      Q => sum_reg_1_2(2),
      R => SR(0)
    );
\sum_reg_1_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(3),
      Q => sum_reg_1_2(3),
      R => SR(0)
    );
\sum_reg_1_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_2_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(3 downto 0),
      O(3 downto 0) => sum_reg_1_20(3 downto 0),
      S(3) => \sum_reg_1_2[3]_i_2_n_0\,
      S(2) => \sum_reg_1_2[3]_i_3_n_0\,
      S(1) => \sum_reg_1_2[3]_i_4_n_0\,
      S(0) => \sum_reg_1_2[3]_i_5_n_0\
    );
\sum_reg_1_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(4),
      Q => sum_reg_1_2(4),
      R => SR(0)
    );
\sum_reg_1_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(5),
      Q => sum_reg_1_2(5),
      R => SR(0)
    );
\sum_reg_1_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(6),
      Q => sum_reg_1_2(6),
      R => SR(0)
    );
\sum_reg_1_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(7),
      Q => sum_reg_1_2(7),
      R => SR(0)
    );
\sum_reg_1_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_2_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(7 downto 4),
      O(3 downto 0) => sum_reg_1_20(7 downto 4),
      S(3) => \sum_reg_1_2[7]_i_2_n_0\,
      S(2) => \sum_reg_1_2[7]_i_3_n_0\,
      S(1) => \sum_reg_1_2[7]_i_4_n_0\,
      S(0) => \sum_reg_1_2[7]_i_5_n_0\
    );
\sum_reg_1_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(8),
      Q => sum_reg_1_2(8),
      R => SR(0)
    );
\sum_reg_1_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(9),
      Q => sum_reg_1_2(9),
      R => SR(0)
    );
\sum_reg_1_3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(11),
      I1 => sum_reg_0_7(11),
      O => \sum_reg_1_3[11]_i_2_n_0\
    );
\sum_reg_1_3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(10),
      I1 => sum_reg_0_7(10),
      O => \sum_reg_1_3[11]_i_3_n_0\
    );
\sum_reg_1_3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(9),
      I1 => sum_reg_0_7(9),
      O => \sum_reg_1_3[11]_i_4_n_0\
    );
\sum_reg_1_3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(8),
      I1 => sum_reg_0_7(8),
      O => \sum_reg_1_3[11]_i_5_n_0\
    );
\sum_reg_1_3[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(12),
      I1 => sum_reg_0_7(12),
      O => \sum_reg_1_3[13]_i_2_n_0\
    );
\sum_reg_1_3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(3),
      I1 => sum_reg_0_7(3),
      O => \sum_reg_1_3[3]_i_2_n_0\
    );
\sum_reg_1_3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(2),
      I1 => sum_reg_0_7(2),
      O => \sum_reg_1_3[3]_i_3_n_0\
    );
\sum_reg_1_3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(1),
      I1 => sum_reg_0_7(1),
      O => \sum_reg_1_3[3]_i_4_n_0\
    );
\sum_reg_1_3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(0),
      I1 => sum_reg_0_7(0),
      O => \sum_reg_1_3[3]_i_5_n_0\
    );
\sum_reg_1_3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(7),
      I1 => sum_reg_0_7(7),
      O => \sum_reg_1_3[7]_i_2_n_0\
    );
\sum_reg_1_3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(6),
      I1 => sum_reg_0_7(6),
      O => \sum_reg_1_3[7]_i_3_n_0\
    );
\sum_reg_1_3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(5),
      I1 => sum_reg_0_7(5),
      O => \sum_reg_1_3[7]_i_4_n_0\
    );
\sum_reg_1_3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(4),
      I1 => sum_reg_0_7(4),
      O => \sum_reg_1_3[7]_i_5_n_0\
    );
\sum_reg_1_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(0),
      Q => sum_reg_1_3(0),
      R => SR(0)
    );
\sum_reg_1_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(10),
      Q => sum_reg_1_3(10),
      R => SR(0)
    );
\sum_reg_1_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(11),
      Q => sum_reg_1_3(11),
      R => SR(0)
    );
\sum_reg_1_3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_3_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(11 downto 8),
      O(3 downto 0) => sum_reg_1_30(11 downto 8),
      S(3) => \sum_reg_1_3[11]_i_2_n_0\,
      S(2) => \sum_reg_1_3[11]_i_3_n_0\,
      S(1) => \sum_reg_1_3[11]_i_4_n_0\,
      S(0) => \sum_reg_1_3[11]_i_5_n_0\
    );
\sum_reg_1_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(12),
      Q => sum_reg_1_3(12),
      R => SR(0)
    );
\sum_reg_1_3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(13),
      Q => sum_reg_1_3(13),
      R => SR(0)
    );
\sum_reg_1_3_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_30(13),
      CO(0) => \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_6(12),
      O(3 downto 1) => \NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_30(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_3[13]_i_2_n_0\
    );
\sum_reg_1_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(1),
      Q => sum_reg_1_3(1),
      R => SR(0)
    );
\sum_reg_1_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(2),
      Q => sum_reg_1_3(2),
      R => SR(0)
    );
\sum_reg_1_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(3),
      Q => sum_reg_1_3(3),
      R => SR(0)
    );
\sum_reg_1_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_3_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(3 downto 0),
      O(3 downto 0) => sum_reg_1_30(3 downto 0),
      S(3) => \sum_reg_1_3[3]_i_2_n_0\,
      S(2) => \sum_reg_1_3[3]_i_3_n_0\,
      S(1) => \sum_reg_1_3[3]_i_4_n_0\,
      S(0) => \sum_reg_1_3[3]_i_5_n_0\
    );
\sum_reg_1_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(4),
      Q => sum_reg_1_3(4),
      R => SR(0)
    );
\sum_reg_1_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(5),
      Q => sum_reg_1_3(5),
      R => SR(0)
    );
\sum_reg_1_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(6),
      Q => sum_reg_1_3(6),
      R => SR(0)
    );
\sum_reg_1_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(7),
      Q => sum_reg_1_3(7),
      R => SR(0)
    );
\sum_reg_1_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_3_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(7 downto 4),
      O(3 downto 0) => sum_reg_1_30(7 downto 4),
      S(3) => \sum_reg_1_3[7]_i_2_n_0\,
      S(2) => \sum_reg_1_3[7]_i_3_n_0\,
      S(1) => \sum_reg_1_3[7]_i_4_n_0\,
      S(0) => \sum_reg_1_3[7]_i_5_n_0\
    );
\sum_reg_1_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(8),
      Q => sum_reg_1_3(8),
      R => SR(0)
    );
\sum_reg_1_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(9),
      Q => sum_reg_1_3(9),
      R => SR(0)
    );
\sum_reg_2_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(11),
      I1 => sum_reg_1_1(11),
      O => \sum_reg_2_0[11]_i_2_n_0\
    );
\sum_reg_2_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(10),
      I1 => sum_reg_1_1(10),
      O => \sum_reg_2_0[11]_i_3_n_0\
    );
\sum_reg_2_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(9),
      I1 => sum_reg_1_1(9),
      O => \sum_reg_2_0[11]_i_4_n_0\
    );
\sum_reg_2_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(8),
      I1 => sum_reg_1_1(8),
      O => \sum_reg_2_0[11]_i_5_n_0\
    );
\sum_reg_2_0[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(13),
      I1 => sum_reg_1_1(13),
      O => \sum_reg_2_0[14]_i_2_n_0\
    );
\sum_reg_2_0[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(12),
      I1 => sum_reg_1_1(12),
      O => \sum_reg_2_0[14]_i_3_n_0\
    );
\sum_reg_2_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(3),
      I1 => sum_reg_1_1(3),
      O => \sum_reg_2_0[3]_i_2_n_0\
    );
\sum_reg_2_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(2),
      I1 => sum_reg_1_1(2),
      O => \sum_reg_2_0[3]_i_3_n_0\
    );
\sum_reg_2_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(1),
      I1 => sum_reg_1_1(1),
      O => \sum_reg_2_0[3]_i_4_n_0\
    );
\sum_reg_2_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(0),
      I1 => sum_reg_1_1(0),
      O => \sum_reg_2_0[3]_i_5_n_0\
    );
\sum_reg_2_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(7),
      I1 => sum_reg_1_1(7),
      O => \sum_reg_2_0[7]_i_2_n_0\
    );
\sum_reg_2_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(6),
      I1 => sum_reg_1_1(6),
      O => \sum_reg_2_0[7]_i_3_n_0\
    );
\sum_reg_2_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(5),
      I1 => sum_reg_1_1(5),
      O => \sum_reg_2_0[7]_i_4_n_0\
    );
\sum_reg_2_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(4),
      I1 => sum_reg_1_1(4),
      O => \sum_reg_2_0[7]_i_5_n_0\
    );
\sum_reg_2_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(0),
      Q => sum_reg_2_0(0),
      R => SR(0)
    );
\sum_reg_2_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(10),
      Q => sum_reg_2_0(10),
      R => SR(0)
    );
\sum_reg_2_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(11),
      Q => sum_reg_2_0(11),
      R => SR(0)
    );
\sum_reg_2_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_2_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(11 downto 8),
      O(3 downto 0) => sum_reg_2_00(11 downto 8),
      S(3) => \sum_reg_2_0[11]_i_2_n_0\,
      S(2) => \sum_reg_2_0[11]_i_3_n_0\,
      S(1) => \sum_reg_2_0[11]_i_4_n_0\,
      S(0) => \sum_reg_2_0[11]_i_5_n_0\
    );
\sum_reg_2_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(12),
      Q => sum_reg_2_0(12),
      R => SR(0)
    );
\sum_reg_2_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(13),
      Q => sum_reg_2_0(13),
      R => SR(0)
    );
\sum_reg_2_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(14),
      Q => sum_reg_2_0(14),
      R => SR(0)
    );
\sum_reg_2_0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\(3),
      CO(2) => sum_reg_2_00(14),
      CO(1) => \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \sum_reg_2_0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sum_reg_1_0(13 downto 12),
      O(3 downto 2) => \NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum_reg_2_00(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \sum_reg_2_0[14]_i_2_n_0\,
      S(0) => \sum_reg_2_0[14]_i_3_n_0\
    );
\sum_reg_2_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(1),
      Q => sum_reg_2_0(1),
      R => SR(0)
    );
\sum_reg_2_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(2),
      Q => sum_reg_2_0(2),
      R => SR(0)
    );
\sum_reg_2_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(3),
      Q => sum_reg_2_0(3),
      R => SR(0)
    );
\sum_reg_2_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_2_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(3 downto 0),
      O(3 downto 0) => sum_reg_2_00(3 downto 0),
      S(3) => \sum_reg_2_0[3]_i_2_n_0\,
      S(2) => \sum_reg_2_0[3]_i_3_n_0\,
      S(1) => \sum_reg_2_0[3]_i_4_n_0\,
      S(0) => \sum_reg_2_0[3]_i_5_n_0\
    );
\sum_reg_2_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(4),
      Q => sum_reg_2_0(4),
      R => SR(0)
    );
\sum_reg_2_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(5),
      Q => sum_reg_2_0(5),
      R => SR(0)
    );
\sum_reg_2_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(6),
      Q => sum_reg_2_0(6),
      R => SR(0)
    );
\sum_reg_2_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(7),
      Q => sum_reg_2_0(7),
      R => SR(0)
    );
\sum_reg_2_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_2_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(7 downto 4),
      O(3 downto 0) => sum_reg_2_00(7 downto 4),
      S(3) => \sum_reg_2_0[7]_i_2_n_0\,
      S(2) => \sum_reg_2_0[7]_i_3_n_0\,
      S(1) => \sum_reg_2_0[7]_i_4_n_0\,
      S(0) => \sum_reg_2_0[7]_i_5_n_0\
    );
\sum_reg_2_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(8),
      Q => sum_reg_2_0(8),
      R => SR(0)
    );
\sum_reg_2_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(9),
      Q => sum_reg_2_0(9),
      R => SR(0)
    );
\sum_reg_2_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(11),
      I1 => sum_reg_1_3(11),
      O => \sum_reg_2_1[11]_i_2_n_0\
    );
\sum_reg_2_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(10),
      I1 => sum_reg_1_3(10),
      O => \sum_reg_2_1[11]_i_3_n_0\
    );
\sum_reg_2_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(9),
      I1 => sum_reg_1_3(9),
      O => \sum_reg_2_1[11]_i_4_n_0\
    );
\sum_reg_2_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(8),
      I1 => sum_reg_1_3(8),
      O => \sum_reg_2_1[11]_i_5_n_0\
    );
\sum_reg_2_1[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(13),
      I1 => sum_reg_1_3(13),
      O => \sum_reg_2_1[14]_i_2_n_0\
    );
\sum_reg_2_1[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(12),
      I1 => sum_reg_1_3(12),
      O => \sum_reg_2_1[14]_i_3_n_0\
    );
\sum_reg_2_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(3),
      I1 => sum_reg_1_3(3),
      O => \sum_reg_2_1[3]_i_2_n_0\
    );
\sum_reg_2_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(2),
      I1 => sum_reg_1_3(2),
      O => \sum_reg_2_1[3]_i_3_n_0\
    );
\sum_reg_2_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(1),
      I1 => sum_reg_1_3(1),
      O => \sum_reg_2_1[3]_i_4_n_0\
    );
\sum_reg_2_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(0),
      I1 => sum_reg_1_3(0),
      O => \sum_reg_2_1[3]_i_5_n_0\
    );
\sum_reg_2_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(7),
      I1 => sum_reg_1_3(7),
      O => \sum_reg_2_1[7]_i_2_n_0\
    );
\sum_reg_2_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(6),
      I1 => sum_reg_1_3(6),
      O => \sum_reg_2_1[7]_i_3_n_0\
    );
\sum_reg_2_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(5),
      I1 => sum_reg_1_3(5),
      O => \sum_reg_2_1[7]_i_4_n_0\
    );
\sum_reg_2_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(4),
      I1 => sum_reg_1_3(4),
      O => \sum_reg_2_1[7]_i_5_n_0\
    );
\sum_reg_2_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(0),
      Q => sum_reg_2_1(0),
      R => SR(0)
    );
\sum_reg_2_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(10),
      Q => sum_reg_2_1(10),
      R => SR(0)
    );
\sum_reg_2_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(11),
      Q => sum_reg_2_1(11),
      R => SR(0)
    );
\sum_reg_2_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_2_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(11 downto 8),
      O(3 downto 0) => sum_reg_2_10(11 downto 8),
      S(3) => \sum_reg_2_1[11]_i_2_n_0\,
      S(2) => \sum_reg_2_1[11]_i_3_n_0\,
      S(1) => \sum_reg_2_1[11]_i_4_n_0\,
      S(0) => \sum_reg_2_1[11]_i_5_n_0\
    );
\sum_reg_2_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(12),
      Q => sum_reg_2_1(12),
      R => SR(0)
    );
\sum_reg_2_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(13),
      Q => sum_reg_2_1(13),
      R => SR(0)
    );
\sum_reg_2_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(14),
      Q => sum_reg_2_1(14),
      R => SR(0)
    );
\sum_reg_2_1_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\(3),
      CO(2) => sum_reg_2_10(14),
      CO(1) => \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \sum_reg_2_1_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sum_reg_1_2(13 downto 12),
      O(3 downto 2) => \NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum_reg_2_10(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \sum_reg_2_1[14]_i_2_n_0\,
      S(0) => \sum_reg_2_1[14]_i_3_n_0\
    );
\sum_reg_2_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(1),
      Q => sum_reg_2_1(1),
      R => SR(0)
    );
\sum_reg_2_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(2),
      Q => sum_reg_2_1(2),
      R => SR(0)
    );
\sum_reg_2_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(3),
      Q => sum_reg_2_1(3),
      R => SR(0)
    );
\sum_reg_2_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_2_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(3 downto 0),
      O(3 downto 0) => sum_reg_2_10(3 downto 0),
      S(3) => \sum_reg_2_1[3]_i_2_n_0\,
      S(2) => \sum_reg_2_1[3]_i_3_n_0\,
      S(1) => \sum_reg_2_1[3]_i_4_n_0\,
      S(0) => \sum_reg_2_1[3]_i_5_n_0\
    );
\sum_reg_2_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(4),
      Q => sum_reg_2_1(4),
      R => SR(0)
    );
\sum_reg_2_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(5),
      Q => sum_reg_2_1(5),
      R => SR(0)
    );
\sum_reg_2_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(6),
      Q => sum_reg_2_1(6),
      R => SR(0)
    );
\sum_reg_2_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(7),
      Q => sum_reg_2_1(7),
      R => SR(0)
    );
\sum_reg_2_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_2_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(7 downto 4),
      O(3 downto 0) => sum_reg_2_10(7 downto 4),
      S(3) => \sum_reg_2_1[7]_i_2_n_0\,
      S(2) => \sum_reg_2_1[7]_i_3_n_0\,
      S(1) => \sum_reg_2_1[7]_i_4_n_0\,
      S(0) => \sum_reg_2_1[7]_i_5_n_0\
    );
\sum_reg_2_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(8),
      Q => sum_reg_2_1(8),
      R => SR(0)
    );
\sum_reg_2_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(9),
      Q => sum_reg_2_1(9),
      R => SR(0)
    );
\sum_reg_3_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(11),
      I1 => sum_reg_2_1(11),
      O => \sum_reg_3_0[11]_i_2_n_0\
    );
\sum_reg_3_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(10),
      I1 => sum_reg_2_1(10),
      O => \sum_reg_3_0[11]_i_3_n_0\
    );
\sum_reg_3_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(9),
      I1 => sum_reg_2_1(9),
      O => \sum_reg_3_0[11]_i_4_n_0\
    );
\sum_reg_3_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(8),
      I1 => sum_reg_2_1(8),
      O => \sum_reg_3_0[11]_i_5_n_0\
    );
\sum_reg_3_0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(14),
      I1 => sum_reg_2_1(14),
      O => \sum_reg_3_0[15]_i_2_n_0\
    );
\sum_reg_3_0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(13),
      I1 => sum_reg_2_1(13),
      O => \sum_reg_3_0[15]_i_3_n_0\
    );
\sum_reg_3_0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(12),
      I1 => sum_reg_2_1(12),
      O => \sum_reg_3_0[15]_i_4_n_0\
    );
\sum_reg_3_0[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(0),
      I1 => sum_reg_2_1(0),
      O => \sum_reg_3_0[7]_i_10_n_0\
    );
\sum_reg_3_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(7),
      I1 => sum_reg_2_1(7),
      O => \sum_reg_3_0[7]_i_3_n_0\
    );
\sum_reg_3_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(6),
      I1 => sum_reg_2_1(6),
      O => \sum_reg_3_0[7]_i_4_n_0\
    );
\sum_reg_3_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(5),
      I1 => sum_reg_2_1(5),
      O => \sum_reg_3_0[7]_i_5_n_0\
    );
\sum_reg_3_0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(4),
      I1 => sum_reg_2_1(4),
      O => \sum_reg_3_0[7]_i_6_n_0\
    );
\sum_reg_3_0[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(3),
      I1 => sum_reg_2_1(3),
      O => \sum_reg_3_0[7]_i_7_n_0\
    );
\sum_reg_3_0[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(2),
      I1 => sum_reg_2_1(2),
      O => \sum_reg_3_0[7]_i_8_n_0\
    );
\sum_reg_3_0[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(1),
      I1 => sum_reg_2_1(1),
      O => \sum_reg_3_0[7]_i_9_n_0\
    );
\sum_reg_3_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(10),
      Q => \^q\(6),
      R => SR(0)
    );
\sum_reg_3_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(11),
      Q => \^q\(7),
      R => SR(0)
    );
\sum_reg_3_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_3_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_3_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_3_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(11 downto 8),
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \sum_reg_3_0[11]_i_2_n_0\,
      S(2) => \sum_reg_3_0[11]_i_3_n_0\,
      S(1) => \sum_reg_3_0[11]_i_4_n_0\,
      S(0) => \sum_reg_3_0[11]_i_5_n_0\
    );
\sum_reg_3_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(12),
      Q => \^q\(8),
      R => SR(0)
    );
\sum_reg_3_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(13),
      Q => \^q\(9),
      R => SR(0)
    );
\sum_reg_3_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(14),
      Q => \^q\(10),
      R => SR(0)
    );
\sum_reg_3_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(15),
      Q => \^q\(11),
      R => SR(0)
    );
\sum_reg_3_0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[11]_i_1_n_0\,
      CO(3) => p_0_in(15),
      CO(2) => \NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sum_reg_3_0_reg[15]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sum_reg_2_0(14 downto 12),
      O(3) => \NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(14 downto 12),
      S(3) => '1',
      S(2) => \sum_reg_3_0[15]_i_2_n_0\,
      S(1) => \sum_reg_3_0[15]_i_3_n_0\,
      S(0) => \sum_reg_3_0[15]_i_4_n_0\
    );
\sum_reg_3_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(4),
      Q => \^q\(0),
      R => SR(0)
    );
\sum_reg_3_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(5),
      Q => \^q\(1),
      R => SR(0)
    );
\sum_reg_3_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(6),
      Q => \^q\(2),
      R => SR(0)
    );
\sum_reg_3_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(7),
      Q => \^q\(3),
      R => SR(0)
    );
\sum_reg_3_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[7]_i_2_n_0\,
      CO(3) => \sum_reg_3_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_3_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_3_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(7 downto 4),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \sum_reg_3_0[7]_i_3_n_0\,
      S(2) => \sum_reg_3_0[7]_i_4_n_0\,
      S(1) => \sum_reg_3_0[7]_i_5_n_0\,
      S(0) => \sum_reg_3_0[7]_i_6_n_0\
    );
\sum_reg_3_0_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_3_0_reg[7]_i_2_n_0\,
      CO(2) => \sum_reg_3_0_reg[7]_i_2_n_1\,
      CO(1) => \sum_reg_3_0_reg[7]_i_2_n_2\,
      CO(0) => \sum_reg_3_0_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(3 downto 0),
      O(3 downto 0) => \NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_reg_3_0[7]_i_7_n_0\,
      S(2) => \sum_reg_3_0[7]_i_8_n_0\,
      S(1) => \sum_reg_3_0[7]_i_9_n_0\,
      S(0) => \sum_reg_3_0[7]_i_10_n_0\
    );
\sum_reg_3_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(8),
      Q => \^q\(4),
      R => SR(0)
    );
\sum_reg_3_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(9),
      Q => \^q\(5),
      R => SR(0)
    );
\value_reg_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => value_reg_0(0),
      R => SR(0)
    );
\value_reg_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(10),
      Q => value_reg_0(10),
      R => SR(0)
    );
\value_reg_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(11),
      Q => value_reg_0(11),
      R => SR(0)
    );
\value_reg_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => value_reg_0(1),
      R => SR(0)
    );
\value_reg_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => value_reg_0(2),
      R => SR(0)
    );
\value_reg_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => value_reg_0(3),
      R => SR(0)
    );
\value_reg_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => value_reg_0(4),
      R => SR(0)
    );
\value_reg_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => value_reg_0(5),
      R => SR(0)
    );
\value_reg_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => value_reg_0(6),
      R => SR(0)
    );
\value_reg_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => value_reg_0(7),
      R => SR(0)
    );
\value_reg_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(8),
      Q => value_reg_0(8),
      R => SR(0)
    );
\value_reg_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(9),
      Q => value_reg_0(9),
      R => SR(0)
    );
\value_reg_10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(0),
      Q => value_reg_10(0),
      R => SR(0)
    );
\value_reg_10_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(10),
      Q => value_reg_10(10),
      R => SR(0)
    );
\value_reg_10_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(11),
      Q => value_reg_10(11),
      R => SR(0)
    );
\value_reg_10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(1),
      Q => value_reg_10(1),
      R => SR(0)
    );
\value_reg_10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(2),
      Q => value_reg_10(2),
      R => SR(0)
    );
\value_reg_10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(3),
      Q => value_reg_10(3),
      R => SR(0)
    );
\value_reg_10_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(4),
      Q => value_reg_10(4),
      R => SR(0)
    );
\value_reg_10_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(5),
      Q => value_reg_10(5),
      R => SR(0)
    );
\value_reg_10_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(6),
      Q => value_reg_10(6),
      R => SR(0)
    );
\value_reg_10_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(7),
      Q => value_reg_10(7),
      R => SR(0)
    );
\value_reg_10_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(8),
      Q => value_reg_10(8),
      R => SR(0)
    );
\value_reg_10_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(9),
      Q => value_reg_10(9),
      R => SR(0)
    );
\value_reg_11_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(0),
      Q => value_reg_11(0),
      R => SR(0)
    );
\value_reg_11_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(10),
      Q => value_reg_11(10),
      R => SR(0)
    );
\value_reg_11_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(11),
      Q => value_reg_11(11),
      R => SR(0)
    );
\value_reg_11_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(1),
      Q => value_reg_11(1),
      R => SR(0)
    );
\value_reg_11_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(2),
      Q => value_reg_11(2),
      R => SR(0)
    );
\value_reg_11_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(3),
      Q => value_reg_11(3),
      R => SR(0)
    );
\value_reg_11_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(4),
      Q => value_reg_11(4),
      R => SR(0)
    );
\value_reg_11_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(5),
      Q => value_reg_11(5),
      R => SR(0)
    );
\value_reg_11_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(6),
      Q => value_reg_11(6),
      R => SR(0)
    );
\value_reg_11_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(7),
      Q => value_reg_11(7),
      R => SR(0)
    );
\value_reg_11_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(8),
      Q => value_reg_11(8),
      R => SR(0)
    );
\value_reg_11_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(9),
      Q => value_reg_11(9),
      R => SR(0)
    );
\value_reg_12_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(0),
      Q => value_reg_12(0),
      R => SR(0)
    );
\value_reg_12_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(10),
      Q => value_reg_12(10),
      R => SR(0)
    );
\value_reg_12_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(11),
      Q => value_reg_12(11),
      R => SR(0)
    );
\value_reg_12_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(1),
      Q => value_reg_12(1),
      R => SR(0)
    );
\value_reg_12_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(2),
      Q => value_reg_12(2),
      R => SR(0)
    );
\value_reg_12_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(3),
      Q => value_reg_12(3),
      R => SR(0)
    );
\value_reg_12_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(4),
      Q => value_reg_12(4),
      R => SR(0)
    );
\value_reg_12_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(5),
      Q => value_reg_12(5),
      R => SR(0)
    );
\value_reg_12_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(6),
      Q => value_reg_12(6),
      R => SR(0)
    );
\value_reg_12_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(7),
      Q => value_reg_12(7),
      R => SR(0)
    );
\value_reg_12_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(8),
      Q => value_reg_12(8),
      R => SR(0)
    );
\value_reg_12_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(9),
      Q => value_reg_12(9),
      R => SR(0)
    );
\value_reg_13_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(0),
      Q => value_reg_13(0),
      R => SR(0)
    );
\value_reg_13_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(10),
      Q => value_reg_13(10),
      R => SR(0)
    );
\value_reg_13_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(11),
      Q => value_reg_13(11),
      R => SR(0)
    );
\value_reg_13_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(1),
      Q => value_reg_13(1),
      R => SR(0)
    );
\value_reg_13_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(2),
      Q => value_reg_13(2),
      R => SR(0)
    );
\value_reg_13_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(3),
      Q => value_reg_13(3),
      R => SR(0)
    );
\value_reg_13_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(4),
      Q => value_reg_13(4),
      R => SR(0)
    );
\value_reg_13_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(5),
      Q => value_reg_13(5),
      R => SR(0)
    );
\value_reg_13_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(6),
      Q => value_reg_13(6),
      R => SR(0)
    );
\value_reg_13_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(7),
      Q => value_reg_13(7),
      R => SR(0)
    );
\value_reg_13_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(8),
      Q => value_reg_13(8),
      R => SR(0)
    );
\value_reg_13_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(9),
      Q => value_reg_13(9),
      R => SR(0)
    );
\value_reg_14_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(0),
      Q => value_reg_14(0),
      R => SR(0)
    );
\value_reg_14_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(10),
      Q => value_reg_14(10),
      R => SR(0)
    );
\value_reg_14_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(11),
      Q => value_reg_14(11),
      R => SR(0)
    );
\value_reg_14_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(1),
      Q => value_reg_14(1),
      R => SR(0)
    );
\value_reg_14_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(2),
      Q => value_reg_14(2),
      R => SR(0)
    );
\value_reg_14_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(3),
      Q => value_reg_14(3),
      R => SR(0)
    );
\value_reg_14_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(4),
      Q => value_reg_14(4),
      R => SR(0)
    );
\value_reg_14_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(5),
      Q => value_reg_14(5),
      R => SR(0)
    );
\value_reg_14_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(6),
      Q => value_reg_14(6),
      R => SR(0)
    );
\value_reg_14_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(7),
      Q => value_reg_14(7),
      R => SR(0)
    );
\value_reg_14_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(8),
      Q => value_reg_14(8),
      R => SR(0)
    );
\value_reg_14_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(9),
      Q => value_reg_14(9),
      R => SR(0)
    );
\value_reg_15_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(0),
      Q => value_reg_15(0),
      R => SR(0)
    );
\value_reg_15_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(10),
      Q => value_reg_15(10),
      R => SR(0)
    );
\value_reg_15_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(11),
      Q => value_reg_15(11),
      R => SR(0)
    );
\value_reg_15_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(1),
      Q => value_reg_15(1),
      R => SR(0)
    );
\value_reg_15_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(2),
      Q => value_reg_15(2),
      R => SR(0)
    );
\value_reg_15_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(3),
      Q => value_reg_15(3),
      R => SR(0)
    );
\value_reg_15_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(4),
      Q => value_reg_15(4),
      R => SR(0)
    );
\value_reg_15_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(5),
      Q => value_reg_15(5),
      R => SR(0)
    );
\value_reg_15_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(6),
      Q => value_reg_15(6),
      R => SR(0)
    );
\value_reg_15_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(7),
      Q => value_reg_15(7),
      R => SR(0)
    );
\value_reg_15_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(8),
      Q => value_reg_15(8),
      R => SR(0)
    );
\value_reg_15_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(9),
      Q => value_reg_15(9),
      R => SR(0)
    );
\value_reg_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(0),
      Q => value_reg_1(0),
      R => SR(0)
    );
\value_reg_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(10),
      Q => value_reg_1(10),
      R => SR(0)
    );
\value_reg_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(11),
      Q => value_reg_1(11),
      R => SR(0)
    );
\value_reg_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(1),
      Q => value_reg_1(1),
      R => SR(0)
    );
\value_reg_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(2),
      Q => value_reg_1(2),
      R => SR(0)
    );
\value_reg_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(3),
      Q => value_reg_1(3),
      R => SR(0)
    );
\value_reg_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(4),
      Q => value_reg_1(4),
      R => SR(0)
    );
\value_reg_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(5),
      Q => value_reg_1(5),
      R => SR(0)
    );
\value_reg_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(6),
      Q => value_reg_1(6),
      R => SR(0)
    );
\value_reg_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(7),
      Q => value_reg_1(7),
      R => SR(0)
    );
\value_reg_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(8),
      Q => value_reg_1(8),
      R => SR(0)
    );
\value_reg_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(9),
      Q => value_reg_1(9),
      R => SR(0)
    );
\value_reg_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(0),
      Q => value_reg_2(0),
      R => SR(0)
    );
\value_reg_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(10),
      Q => value_reg_2(10),
      R => SR(0)
    );
\value_reg_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(11),
      Q => value_reg_2(11),
      R => SR(0)
    );
\value_reg_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(1),
      Q => value_reg_2(1),
      R => SR(0)
    );
\value_reg_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(2),
      Q => value_reg_2(2),
      R => SR(0)
    );
\value_reg_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(3),
      Q => value_reg_2(3),
      R => SR(0)
    );
\value_reg_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(4),
      Q => value_reg_2(4),
      R => SR(0)
    );
\value_reg_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(5),
      Q => value_reg_2(5),
      R => SR(0)
    );
\value_reg_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(6),
      Q => value_reg_2(6),
      R => SR(0)
    );
\value_reg_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(7),
      Q => value_reg_2(7),
      R => SR(0)
    );
\value_reg_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(8),
      Q => value_reg_2(8),
      R => SR(0)
    );
\value_reg_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(9),
      Q => value_reg_2(9),
      R => SR(0)
    );
\value_reg_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(0),
      Q => value_reg_3(0),
      R => SR(0)
    );
\value_reg_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(10),
      Q => value_reg_3(10),
      R => SR(0)
    );
\value_reg_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(11),
      Q => value_reg_3(11),
      R => SR(0)
    );
\value_reg_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(1),
      Q => value_reg_3(1),
      R => SR(0)
    );
\value_reg_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(2),
      Q => value_reg_3(2),
      R => SR(0)
    );
\value_reg_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(3),
      Q => value_reg_3(3),
      R => SR(0)
    );
\value_reg_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(4),
      Q => value_reg_3(4),
      R => SR(0)
    );
\value_reg_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(5),
      Q => value_reg_3(5),
      R => SR(0)
    );
\value_reg_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(6),
      Q => value_reg_3(6),
      R => SR(0)
    );
\value_reg_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(7),
      Q => value_reg_3(7),
      R => SR(0)
    );
\value_reg_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(8),
      Q => value_reg_3(8),
      R => SR(0)
    );
\value_reg_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(9),
      Q => value_reg_3(9),
      R => SR(0)
    );
\value_reg_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(0),
      Q => value_reg_4(0),
      R => SR(0)
    );
\value_reg_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(10),
      Q => value_reg_4(10),
      R => SR(0)
    );
\value_reg_4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(11),
      Q => value_reg_4(11),
      R => SR(0)
    );
\value_reg_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(1),
      Q => value_reg_4(1),
      R => SR(0)
    );
\value_reg_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(2),
      Q => value_reg_4(2),
      R => SR(0)
    );
\value_reg_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(3),
      Q => value_reg_4(3),
      R => SR(0)
    );
\value_reg_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(4),
      Q => value_reg_4(4),
      R => SR(0)
    );
\value_reg_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(5),
      Q => value_reg_4(5),
      R => SR(0)
    );
\value_reg_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(6),
      Q => value_reg_4(6),
      R => SR(0)
    );
\value_reg_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(7),
      Q => value_reg_4(7),
      R => SR(0)
    );
\value_reg_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(8),
      Q => value_reg_4(8),
      R => SR(0)
    );
\value_reg_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(9),
      Q => value_reg_4(9),
      R => SR(0)
    );
\value_reg_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(0),
      Q => value_reg_5(0),
      R => SR(0)
    );
\value_reg_5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(10),
      Q => value_reg_5(10),
      R => SR(0)
    );
\value_reg_5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(11),
      Q => value_reg_5(11),
      R => SR(0)
    );
\value_reg_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(1),
      Q => value_reg_5(1),
      R => SR(0)
    );
\value_reg_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(2),
      Q => value_reg_5(2),
      R => SR(0)
    );
\value_reg_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(3),
      Q => value_reg_5(3),
      R => SR(0)
    );
\value_reg_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(4),
      Q => value_reg_5(4),
      R => SR(0)
    );
\value_reg_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(5),
      Q => value_reg_5(5),
      R => SR(0)
    );
\value_reg_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(6),
      Q => value_reg_5(6),
      R => SR(0)
    );
\value_reg_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(7),
      Q => value_reg_5(7),
      R => SR(0)
    );
\value_reg_5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(8),
      Q => value_reg_5(8),
      R => SR(0)
    );
\value_reg_5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(9),
      Q => value_reg_5(9),
      R => SR(0)
    );
\value_reg_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(0),
      Q => value_reg_6(0),
      R => SR(0)
    );
\value_reg_6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(10),
      Q => value_reg_6(10),
      R => SR(0)
    );
\value_reg_6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(11),
      Q => value_reg_6(11),
      R => SR(0)
    );
\value_reg_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(1),
      Q => value_reg_6(1),
      R => SR(0)
    );
\value_reg_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(2),
      Q => value_reg_6(2),
      R => SR(0)
    );
\value_reg_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(3),
      Q => value_reg_6(3),
      R => SR(0)
    );
\value_reg_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(4),
      Q => value_reg_6(4),
      R => SR(0)
    );
\value_reg_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(5),
      Q => value_reg_6(5),
      R => SR(0)
    );
\value_reg_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(6),
      Q => value_reg_6(6),
      R => SR(0)
    );
\value_reg_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(7),
      Q => value_reg_6(7),
      R => SR(0)
    );
\value_reg_6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(8),
      Q => value_reg_6(8),
      R => SR(0)
    );
\value_reg_6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(9),
      Q => value_reg_6(9),
      R => SR(0)
    );
\value_reg_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(0),
      Q => value_reg_7(0),
      R => SR(0)
    );
\value_reg_7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(10),
      Q => value_reg_7(10),
      R => SR(0)
    );
\value_reg_7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(11),
      Q => value_reg_7(11),
      R => SR(0)
    );
\value_reg_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(1),
      Q => value_reg_7(1),
      R => SR(0)
    );
\value_reg_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(2),
      Q => value_reg_7(2),
      R => SR(0)
    );
\value_reg_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(3),
      Q => value_reg_7(3),
      R => SR(0)
    );
\value_reg_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(4),
      Q => value_reg_7(4),
      R => SR(0)
    );
\value_reg_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(5),
      Q => value_reg_7(5),
      R => SR(0)
    );
\value_reg_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(6),
      Q => value_reg_7(6),
      R => SR(0)
    );
\value_reg_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(7),
      Q => value_reg_7(7),
      R => SR(0)
    );
\value_reg_7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(8),
      Q => value_reg_7(8),
      R => SR(0)
    );
\value_reg_7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(9),
      Q => value_reg_7(9),
      R => SR(0)
    );
\value_reg_8_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(0),
      Q => value_reg_8(0),
      R => SR(0)
    );
\value_reg_8_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(10),
      Q => value_reg_8(10),
      R => SR(0)
    );
\value_reg_8_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(11),
      Q => value_reg_8(11),
      R => SR(0)
    );
\value_reg_8_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(1),
      Q => value_reg_8(1),
      R => SR(0)
    );
\value_reg_8_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(2),
      Q => value_reg_8(2),
      R => SR(0)
    );
\value_reg_8_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(3),
      Q => value_reg_8(3),
      R => SR(0)
    );
\value_reg_8_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(4),
      Q => value_reg_8(4),
      R => SR(0)
    );
\value_reg_8_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(5),
      Q => value_reg_8(5),
      R => SR(0)
    );
\value_reg_8_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(6),
      Q => value_reg_8(6),
      R => SR(0)
    );
\value_reg_8_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(7),
      Q => value_reg_8(7),
      R => SR(0)
    );
\value_reg_8_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(8),
      Q => value_reg_8(8),
      R => SR(0)
    );
\value_reg_8_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(9),
      Q => value_reg_8(9),
      R => SR(0)
    );
\value_reg_9_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(0),
      Q => value_reg_9(0),
      R => SR(0)
    );
\value_reg_9_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(10),
      Q => value_reg_9(10),
      R => SR(0)
    );
\value_reg_9_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(11),
      Q => value_reg_9(11),
      R => SR(0)
    );
\value_reg_9_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(1),
      Q => value_reg_9(1),
      R => SR(0)
    );
\value_reg_9_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(2),
      Q => value_reg_9(2),
      R => SR(0)
    );
\value_reg_9_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(3),
      Q => value_reg_9(3),
      R => SR(0)
    );
\value_reg_9_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(4),
      Q => value_reg_9(4),
      R => SR(0)
    );
\value_reg_9_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(5),
      Q => value_reg_9(5),
      R => SR(0)
    );
\value_reg_9_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(6),
      Q => value_reg_9(6),
      R => SR(0)
    );
\value_reg_9_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(7),
      Q => value_reg_9(7),
      R => SR(0)
    );
\value_reg_9_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(8),
      Q => value_reg_9(8),
      R => SR(0)
    );
\value_reg_9_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(9),
      Q => value_reg_9(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_4 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sum_reg_3_0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sum_reg_3_0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    over_thld_reg_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_4 : entity is "averaging";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal sum_reg_0_0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_00 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_10 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_20 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_3 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_30 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_4 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_40 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_4[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_5 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_50 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_5[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_6 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_60 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_6[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_7 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_70 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_7[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_00 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_10 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_20 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_3 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_30 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_2_0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sum_reg_2_00 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sum_reg_2_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[14]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[14]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_2_1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sum_reg_2_10 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sum_reg_2_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[14]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[14]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_10_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_9_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal value_reg_0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_10 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_11 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_12 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_13 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_14 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_15 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_5 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_6 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_7 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_8 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_9 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\over_thld_reg0_carry__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(10),
      I1 => over_thld_reg_reg(10),
      I2 => over_thld_reg_reg(11),
      I3 => \^q\(11),
      O => \sum_reg_3_0_reg[14]_1\(1)
    );
\over_thld_reg0_carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => over_thld_reg_reg(8),
      I2 => over_thld_reg_reg(9),
      I3 => \^q\(9),
      O => \sum_reg_3_0_reg[14]_1\(0)
    );
\over_thld_reg0_carry__0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => over_thld_reg_reg(10),
      I2 => \^q\(11),
      I3 => over_thld_reg_reg(11),
      O => \sum_reg_3_0_reg[14]_0\(1)
    );
\over_thld_reg0_carry__0_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => over_thld_reg_reg(8),
      I2 => \^q\(9),
      I3 => over_thld_reg_reg(9),
      O => \sum_reg_3_0_reg[14]_0\(0)
    );
\over_thld_reg0_carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => over_thld_reg_reg(6),
      I2 => over_thld_reg_reg(7),
      I3 => \^q\(7),
      O => DI(3)
    );
\over_thld_reg0_carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => over_thld_reg_reg(4),
      I2 => over_thld_reg_reg(5),
      I3 => \^q\(5),
      O => DI(2)
    );
\over_thld_reg0_carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => over_thld_reg_reg(2),
      I2 => over_thld_reg_reg(3),
      I3 => \^q\(3),
      O => DI(1)
    );
\over_thld_reg0_carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => over_thld_reg_reg(0),
      I2 => over_thld_reg_reg(1),
      I3 => \^q\(1),
      O => DI(0)
    );
\over_thld_reg0_carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => over_thld_reg_reg(6),
      I2 => \^q\(7),
      I3 => over_thld_reg_reg(7),
      O => S(3)
    );
\over_thld_reg0_carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => over_thld_reg_reg(4),
      I2 => \^q\(5),
      I3 => over_thld_reg_reg(5),
      O => S(2)
    );
\over_thld_reg0_carry_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => over_thld_reg_reg(2),
      I2 => \^q\(3),
      I3 => over_thld_reg_reg(3),
      O => S(1)
    );
\over_thld_reg0_carry_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => over_thld_reg_reg(0),
      I2 => \^q\(1),
      I3 => over_thld_reg_reg(1),
      O => S(0)
    );
\sum_reg_0_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(11),
      I1 => value_reg_1(11),
      O => \sum_reg_0_0[11]_i_2_n_0\
    );
\sum_reg_0_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(10),
      I1 => value_reg_1(10),
      O => \sum_reg_0_0[11]_i_3_n_0\
    );
\sum_reg_0_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(9),
      I1 => value_reg_1(9),
      O => \sum_reg_0_0[11]_i_4_n_0\
    );
\sum_reg_0_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(8),
      I1 => value_reg_1(8),
      O => \sum_reg_0_0[11]_i_5_n_0\
    );
\sum_reg_0_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(3),
      I1 => value_reg_1(3),
      O => \sum_reg_0_0[3]_i_2_n_0\
    );
\sum_reg_0_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(2),
      I1 => value_reg_1(2),
      O => \sum_reg_0_0[3]_i_3_n_0\
    );
\sum_reg_0_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(1),
      I1 => value_reg_1(1),
      O => \sum_reg_0_0[3]_i_4_n_0\
    );
\sum_reg_0_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(0),
      I1 => value_reg_1(0),
      O => \sum_reg_0_0[3]_i_5_n_0\
    );
\sum_reg_0_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(7),
      I1 => value_reg_1(7),
      O => \sum_reg_0_0[7]_i_2_n_0\
    );
\sum_reg_0_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(6),
      I1 => value_reg_1(6),
      O => \sum_reg_0_0[7]_i_3_n_0\
    );
\sum_reg_0_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(5),
      I1 => value_reg_1(5),
      O => \sum_reg_0_0[7]_i_4_n_0\
    );
\sum_reg_0_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(4),
      I1 => value_reg_1(4),
      O => \sum_reg_0_0[7]_i_5_n_0\
    );
\sum_reg_0_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(0),
      Q => sum_reg_0_0(0),
      R => SR(0)
    );
\sum_reg_0_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(10),
      Q => sum_reg_0_0(10),
      R => SR(0)
    );
\sum_reg_0_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(11),
      Q => sum_reg_0_0(11),
      R => SR(0)
    );
\sum_reg_0_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(11 downto 8),
      O(3 downto 0) => sum_reg_0_00(11 downto 8),
      S(3) => \sum_reg_0_0[11]_i_2_n_0\,
      S(2) => \sum_reg_0_0[11]_i_3_n_0\,
      S(1) => \sum_reg_0_0[11]_i_4_n_0\,
      S(0) => \sum_reg_0_0[11]_i_5_n_0\
    );
\sum_reg_0_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(12),
      Q => sum_reg_0_0(12),
      R => SR(0)
    );
\sum_reg_0_0_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_00(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(1),
      Q => sum_reg_0_0(1),
      R => SR(0)
    );
\sum_reg_0_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(2),
      Q => sum_reg_0_0(2),
      R => SR(0)
    );
\sum_reg_0_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(3),
      Q => sum_reg_0_0(3),
      R => SR(0)
    );
\sum_reg_0_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(3 downto 0),
      O(3 downto 0) => sum_reg_0_00(3 downto 0),
      S(3) => \sum_reg_0_0[3]_i_2_n_0\,
      S(2) => \sum_reg_0_0[3]_i_3_n_0\,
      S(1) => \sum_reg_0_0[3]_i_4_n_0\,
      S(0) => \sum_reg_0_0[3]_i_5_n_0\
    );
\sum_reg_0_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(4),
      Q => sum_reg_0_0(4),
      R => SR(0)
    );
\sum_reg_0_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(5),
      Q => sum_reg_0_0(5),
      R => SR(0)
    );
\sum_reg_0_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(6),
      Q => sum_reg_0_0(6),
      R => SR(0)
    );
\sum_reg_0_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(7),
      Q => sum_reg_0_0(7),
      R => SR(0)
    );
\sum_reg_0_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(7 downto 4),
      O(3 downto 0) => sum_reg_0_00(7 downto 4),
      S(3) => \sum_reg_0_0[7]_i_2_n_0\,
      S(2) => \sum_reg_0_0[7]_i_3_n_0\,
      S(1) => \sum_reg_0_0[7]_i_4_n_0\,
      S(0) => \sum_reg_0_0[7]_i_5_n_0\
    );
\sum_reg_0_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(8),
      Q => sum_reg_0_0(8),
      R => SR(0)
    );
\sum_reg_0_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(9),
      Q => sum_reg_0_0(9),
      R => SR(0)
    );
\sum_reg_0_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(11),
      I1 => value_reg_3(11),
      O => \sum_reg_0_1[11]_i_2_n_0\
    );
\sum_reg_0_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(10),
      I1 => value_reg_3(10),
      O => \sum_reg_0_1[11]_i_3_n_0\
    );
\sum_reg_0_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(9),
      I1 => value_reg_3(9),
      O => \sum_reg_0_1[11]_i_4_n_0\
    );
\sum_reg_0_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(8),
      I1 => value_reg_3(8),
      O => \sum_reg_0_1[11]_i_5_n_0\
    );
\sum_reg_0_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(3),
      I1 => value_reg_3(3),
      O => \sum_reg_0_1[3]_i_2_n_0\
    );
\sum_reg_0_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(2),
      I1 => value_reg_3(2),
      O => \sum_reg_0_1[3]_i_3_n_0\
    );
\sum_reg_0_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(1),
      I1 => value_reg_3(1),
      O => \sum_reg_0_1[3]_i_4_n_0\
    );
\sum_reg_0_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(0),
      I1 => value_reg_3(0),
      O => \sum_reg_0_1[3]_i_5_n_0\
    );
\sum_reg_0_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(7),
      I1 => value_reg_3(7),
      O => \sum_reg_0_1[7]_i_2_n_0\
    );
\sum_reg_0_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(6),
      I1 => value_reg_3(6),
      O => \sum_reg_0_1[7]_i_3_n_0\
    );
\sum_reg_0_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(5),
      I1 => value_reg_3(5),
      O => \sum_reg_0_1[7]_i_4_n_0\
    );
\sum_reg_0_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(4),
      I1 => value_reg_3(4),
      O => \sum_reg_0_1[7]_i_5_n_0\
    );
\sum_reg_0_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(0),
      Q => sum_reg_0_1(0),
      R => SR(0)
    );
\sum_reg_0_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(10),
      Q => sum_reg_0_1(10),
      R => SR(0)
    );
\sum_reg_0_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(11),
      Q => sum_reg_0_1(11),
      R => SR(0)
    );
\sum_reg_0_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(11 downto 8),
      O(3 downto 0) => sum_reg_0_10(11 downto 8),
      S(3) => \sum_reg_0_1[11]_i_2_n_0\,
      S(2) => \sum_reg_0_1[11]_i_3_n_0\,
      S(1) => \sum_reg_0_1[11]_i_4_n_0\,
      S(0) => \sum_reg_0_1[11]_i_5_n_0\
    );
\sum_reg_0_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(12),
      Q => sum_reg_0_1(12),
      R => SR(0)
    );
\sum_reg_0_1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_10(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(1),
      Q => sum_reg_0_1(1),
      R => SR(0)
    );
\sum_reg_0_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(2),
      Q => sum_reg_0_1(2),
      R => SR(0)
    );
\sum_reg_0_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(3),
      Q => sum_reg_0_1(3),
      R => SR(0)
    );
\sum_reg_0_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(3 downto 0),
      O(3 downto 0) => sum_reg_0_10(3 downto 0),
      S(3) => \sum_reg_0_1[3]_i_2_n_0\,
      S(2) => \sum_reg_0_1[3]_i_3_n_0\,
      S(1) => \sum_reg_0_1[3]_i_4_n_0\,
      S(0) => \sum_reg_0_1[3]_i_5_n_0\
    );
\sum_reg_0_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(4),
      Q => sum_reg_0_1(4),
      R => SR(0)
    );
\sum_reg_0_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(5),
      Q => sum_reg_0_1(5),
      R => SR(0)
    );
\sum_reg_0_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(6),
      Q => sum_reg_0_1(6),
      R => SR(0)
    );
\sum_reg_0_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(7),
      Q => sum_reg_0_1(7),
      R => SR(0)
    );
\sum_reg_0_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(7 downto 4),
      O(3 downto 0) => sum_reg_0_10(7 downto 4),
      S(3) => \sum_reg_0_1[7]_i_2_n_0\,
      S(2) => \sum_reg_0_1[7]_i_3_n_0\,
      S(1) => \sum_reg_0_1[7]_i_4_n_0\,
      S(0) => \sum_reg_0_1[7]_i_5_n_0\
    );
\sum_reg_0_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(8),
      Q => sum_reg_0_1(8),
      R => SR(0)
    );
\sum_reg_0_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(9),
      Q => sum_reg_0_1(9),
      R => SR(0)
    );
\sum_reg_0_2[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(11),
      I1 => value_reg_5(11),
      O => \sum_reg_0_2[11]_i_2_n_0\
    );
\sum_reg_0_2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(10),
      I1 => value_reg_5(10),
      O => \sum_reg_0_2[11]_i_3_n_0\
    );
\sum_reg_0_2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(9),
      I1 => value_reg_5(9),
      O => \sum_reg_0_2[11]_i_4_n_0\
    );
\sum_reg_0_2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(8),
      I1 => value_reg_5(8),
      O => \sum_reg_0_2[11]_i_5_n_0\
    );
\sum_reg_0_2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(3),
      I1 => value_reg_5(3),
      O => \sum_reg_0_2[3]_i_2_n_0\
    );
\sum_reg_0_2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(2),
      I1 => value_reg_5(2),
      O => \sum_reg_0_2[3]_i_3_n_0\
    );
\sum_reg_0_2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(1),
      I1 => value_reg_5(1),
      O => \sum_reg_0_2[3]_i_4_n_0\
    );
\sum_reg_0_2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(0),
      I1 => value_reg_5(0),
      O => \sum_reg_0_2[3]_i_5_n_0\
    );
\sum_reg_0_2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(7),
      I1 => value_reg_5(7),
      O => \sum_reg_0_2[7]_i_2_n_0\
    );
\sum_reg_0_2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(6),
      I1 => value_reg_5(6),
      O => \sum_reg_0_2[7]_i_3_n_0\
    );
\sum_reg_0_2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(5),
      I1 => value_reg_5(5),
      O => \sum_reg_0_2[7]_i_4_n_0\
    );
\sum_reg_0_2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(4),
      I1 => value_reg_5(4),
      O => \sum_reg_0_2[7]_i_5_n_0\
    );
\sum_reg_0_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(0),
      Q => sum_reg_0_2(0),
      R => SR(0)
    );
\sum_reg_0_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(10),
      Q => sum_reg_0_2(10),
      R => SR(0)
    );
\sum_reg_0_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(11),
      Q => sum_reg_0_2(11),
      R => SR(0)
    );
\sum_reg_0_2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_2_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(11 downto 8),
      O(3 downto 0) => sum_reg_0_20(11 downto 8),
      S(3) => \sum_reg_0_2[11]_i_2_n_0\,
      S(2) => \sum_reg_0_2[11]_i_3_n_0\,
      S(1) => \sum_reg_0_2[11]_i_4_n_0\,
      S(0) => \sum_reg_0_2[11]_i_5_n_0\
    );
\sum_reg_0_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(12),
      Q => sum_reg_0_2(12),
      R => SR(0)
    );
\sum_reg_0_2_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_20(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(1),
      Q => sum_reg_0_2(1),
      R => SR(0)
    );
\sum_reg_0_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(2),
      Q => sum_reg_0_2(2),
      R => SR(0)
    );
\sum_reg_0_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(3),
      Q => sum_reg_0_2(3),
      R => SR(0)
    );
\sum_reg_0_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_2_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(3 downto 0),
      O(3 downto 0) => sum_reg_0_20(3 downto 0),
      S(3) => \sum_reg_0_2[3]_i_2_n_0\,
      S(2) => \sum_reg_0_2[3]_i_3_n_0\,
      S(1) => \sum_reg_0_2[3]_i_4_n_0\,
      S(0) => \sum_reg_0_2[3]_i_5_n_0\
    );
\sum_reg_0_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(4),
      Q => sum_reg_0_2(4),
      R => SR(0)
    );
\sum_reg_0_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(5),
      Q => sum_reg_0_2(5),
      R => SR(0)
    );
\sum_reg_0_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(6),
      Q => sum_reg_0_2(6),
      R => SR(0)
    );
\sum_reg_0_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(7),
      Q => sum_reg_0_2(7),
      R => SR(0)
    );
\sum_reg_0_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_2_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(7 downto 4),
      O(3 downto 0) => sum_reg_0_20(7 downto 4),
      S(3) => \sum_reg_0_2[7]_i_2_n_0\,
      S(2) => \sum_reg_0_2[7]_i_3_n_0\,
      S(1) => \sum_reg_0_2[7]_i_4_n_0\,
      S(0) => \sum_reg_0_2[7]_i_5_n_0\
    );
\sum_reg_0_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(8),
      Q => sum_reg_0_2(8),
      R => SR(0)
    );
\sum_reg_0_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(9),
      Q => sum_reg_0_2(9),
      R => SR(0)
    );
\sum_reg_0_3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(11),
      I1 => value_reg_7(11),
      O => \sum_reg_0_3[11]_i_2_n_0\
    );
\sum_reg_0_3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(10),
      I1 => value_reg_7(10),
      O => \sum_reg_0_3[11]_i_3_n_0\
    );
\sum_reg_0_3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(9),
      I1 => value_reg_7(9),
      O => \sum_reg_0_3[11]_i_4_n_0\
    );
\sum_reg_0_3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(8),
      I1 => value_reg_7(8),
      O => \sum_reg_0_3[11]_i_5_n_0\
    );
\sum_reg_0_3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(3),
      I1 => value_reg_7(3),
      O => \sum_reg_0_3[3]_i_2_n_0\
    );
\sum_reg_0_3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(2),
      I1 => value_reg_7(2),
      O => \sum_reg_0_3[3]_i_3_n_0\
    );
\sum_reg_0_3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(1),
      I1 => value_reg_7(1),
      O => \sum_reg_0_3[3]_i_4_n_0\
    );
\sum_reg_0_3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(0),
      I1 => value_reg_7(0),
      O => \sum_reg_0_3[3]_i_5_n_0\
    );
\sum_reg_0_3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(7),
      I1 => value_reg_7(7),
      O => \sum_reg_0_3[7]_i_2_n_0\
    );
\sum_reg_0_3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(6),
      I1 => value_reg_7(6),
      O => \sum_reg_0_3[7]_i_3_n_0\
    );
\sum_reg_0_3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(5),
      I1 => value_reg_7(5),
      O => \sum_reg_0_3[7]_i_4_n_0\
    );
\sum_reg_0_3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(4),
      I1 => value_reg_7(4),
      O => \sum_reg_0_3[7]_i_5_n_0\
    );
\sum_reg_0_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(0),
      Q => sum_reg_0_3(0),
      R => SR(0)
    );
\sum_reg_0_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(10),
      Q => sum_reg_0_3(10),
      R => SR(0)
    );
\sum_reg_0_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(11),
      Q => sum_reg_0_3(11),
      R => SR(0)
    );
\sum_reg_0_3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_3_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(11 downto 8),
      O(3 downto 0) => sum_reg_0_30(11 downto 8),
      S(3) => \sum_reg_0_3[11]_i_2_n_0\,
      S(2) => \sum_reg_0_3[11]_i_3_n_0\,
      S(1) => \sum_reg_0_3[11]_i_4_n_0\,
      S(0) => \sum_reg_0_3[11]_i_5_n_0\
    );
\sum_reg_0_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(12),
      Q => sum_reg_0_3(12),
      R => SR(0)
    );
\sum_reg_0_3_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_30(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(1),
      Q => sum_reg_0_3(1),
      R => SR(0)
    );
\sum_reg_0_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(2),
      Q => sum_reg_0_3(2),
      R => SR(0)
    );
\sum_reg_0_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(3),
      Q => sum_reg_0_3(3),
      R => SR(0)
    );
\sum_reg_0_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_3_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(3 downto 0),
      O(3 downto 0) => sum_reg_0_30(3 downto 0),
      S(3) => \sum_reg_0_3[3]_i_2_n_0\,
      S(2) => \sum_reg_0_3[3]_i_3_n_0\,
      S(1) => \sum_reg_0_3[3]_i_4_n_0\,
      S(0) => \sum_reg_0_3[3]_i_5_n_0\
    );
\sum_reg_0_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(4),
      Q => sum_reg_0_3(4),
      R => SR(0)
    );
\sum_reg_0_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(5),
      Q => sum_reg_0_3(5),
      R => SR(0)
    );
\sum_reg_0_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(6),
      Q => sum_reg_0_3(6),
      R => SR(0)
    );
\sum_reg_0_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(7),
      Q => sum_reg_0_3(7),
      R => SR(0)
    );
\sum_reg_0_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_3_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(7 downto 4),
      O(3 downto 0) => sum_reg_0_30(7 downto 4),
      S(3) => \sum_reg_0_3[7]_i_2_n_0\,
      S(2) => \sum_reg_0_3[7]_i_3_n_0\,
      S(1) => \sum_reg_0_3[7]_i_4_n_0\,
      S(0) => \sum_reg_0_3[7]_i_5_n_0\
    );
\sum_reg_0_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(8),
      Q => sum_reg_0_3(8),
      R => SR(0)
    );
\sum_reg_0_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(9),
      Q => sum_reg_0_3(9),
      R => SR(0)
    );
\sum_reg_0_4[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(11),
      I1 => value_reg_9(11),
      O => \sum_reg_0_4[11]_i_2_n_0\
    );
\sum_reg_0_4[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(10),
      I1 => value_reg_9(10),
      O => \sum_reg_0_4[11]_i_3_n_0\
    );
\sum_reg_0_4[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(9),
      I1 => value_reg_9(9),
      O => \sum_reg_0_4[11]_i_4_n_0\
    );
\sum_reg_0_4[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(8),
      I1 => value_reg_9(8),
      O => \sum_reg_0_4[11]_i_5_n_0\
    );
\sum_reg_0_4[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(3),
      I1 => value_reg_9(3),
      O => \sum_reg_0_4[3]_i_2_n_0\
    );
\sum_reg_0_4[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(2),
      I1 => value_reg_9(2),
      O => \sum_reg_0_4[3]_i_3_n_0\
    );
\sum_reg_0_4[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(1),
      I1 => value_reg_9(1),
      O => \sum_reg_0_4[3]_i_4_n_0\
    );
\sum_reg_0_4[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(0),
      I1 => value_reg_9(0),
      O => \sum_reg_0_4[3]_i_5_n_0\
    );
\sum_reg_0_4[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(7),
      I1 => value_reg_9(7),
      O => \sum_reg_0_4[7]_i_2_n_0\
    );
\sum_reg_0_4[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(6),
      I1 => value_reg_9(6),
      O => \sum_reg_0_4[7]_i_3_n_0\
    );
\sum_reg_0_4[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(5),
      I1 => value_reg_9(5),
      O => \sum_reg_0_4[7]_i_4_n_0\
    );
\sum_reg_0_4[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(4),
      I1 => value_reg_9(4),
      O => \sum_reg_0_4[7]_i_5_n_0\
    );
\sum_reg_0_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(0),
      Q => sum_reg_0_4(0),
      R => SR(0)
    );
\sum_reg_0_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(10),
      Q => sum_reg_0_4(10),
      R => SR(0)
    );
\sum_reg_0_4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(11),
      Q => sum_reg_0_4(11),
      R => SR(0)
    );
\sum_reg_0_4_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_4_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(11 downto 8),
      O(3 downto 0) => sum_reg_0_40(11 downto 8),
      S(3) => \sum_reg_0_4[11]_i_2_n_0\,
      S(2) => \sum_reg_0_4[11]_i_3_n_0\,
      S(1) => \sum_reg_0_4[11]_i_4_n_0\,
      S(0) => \sum_reg_0_4[11]_i_5_n_0\
    );
\sum_reg_0_4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(12),
      Q => sum_reg_0_4(12),
      R => SR(0)
    );
\sum_reg_0_4_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_40(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(1),
      Q => sum_reg_0_4(1),
      R => SR(0)
    );
\sum_reg_0_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(2),
      Q => sum_reg_0_4(2),
      R => SR(0)
    );
\sum_reg_0_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(3),
      Q => sum_reg_0_4(3),
      R => SR(0)
    );
\sum_reg_0_4_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_4_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(3 downto 0),
      O(3 downto 0) => sum_reg_0_40(3 downto 0),
      S(3) => \sum_reg_0_4[3]_i_2_n_0\,
      S(2) => \sum_reg_0_4[3]_i_3_n_0\,
      S(1) => \sum_reg_0_4[3]_i_4_n_0\,
      S(0) => \sum_reg_0_4[3]_i_5_n_0\
    );
\sum_reg_0_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(4),
      Q => sum_reg_0_4(4),
      R => SR(0)
    );
\sum_reg_0_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(5),
      Q => sum_reg_0_4(5),
      R => SR(0)
    );
\sum_reg_0_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(6),
      Q => sum_reg_0_4(6),
      R => SR(0)
    );
\sum_reg_0_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(7),
      Q => sum_reg_0_4(7),
      R => SR(0)
    );
\sum_reg_0_4_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_4_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(7 downto 4),
      O(3 downto 0) => sum_reg_0_40(7 downto 4),
      S(3) => \sum_reg_0_4[7]_i_2_n_0\,
      S(2) => \sum_reg_0_4[7]_i_3_n_0\,
      S(1) => \sum_reg_0_4[7]_i_4_n_0\,
      S(0) => \sum_reg_0_4[7]_i_5_n_0\
    );
\sum_reg_0_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(8),
      Q => sum_reg_0_4(8),
      R => SR(0)
    );
\sum_reg_0_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(9),
      Q => sum_reg_0_4(9),
      R => SR(0)
    );
\sum_reg_0_5[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(11),
      I1 => value_reg_11(11),
      O => \sum_reg_0_5[11]_i_2_n_0\
    );
\sum_reg_0_5[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(10),
      I1 => value_reg_11(10),
      O => \sum_reg_0_5[11]_i_3_n_0\
    );
\sum_reg_0_5[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(9),
      I1 => value_reg_11(9),
      O => \sum_reg_0_5[11]_i_4_n_0\
    );
\sum_reg_0_5[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(8),
      I1 => value_reg_11(8),
      O => \sum_reg_0_5[11]_i_5_n_0\
    );
\sum_reg_0_5[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(3),
      I1 => value_reg_11(3),
      O => \sum_reg_0_5[3]_i_2_n_0\
    );
\sum_reg_0_5[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(2),
      I1 => value_reg_11(2),
      O => \sum_reg_0_5[3]_i_3_n_0\
    );
\sum_reg_0_5[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(1),
      I1 => value_reg_11(1),
      O => \sum_reg_0_5[3]_i_4_n_0\
    );
\sum_reg_0_5[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(0),
      I1 => value_reg_11(0),
      O => \sum_reg_0_5[3]_i_5_n_0\
    );
\sum_reg_0_5[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(7),
      I1 => value_reg_11(7),
      O => \sum_reg_0_5[7]_i_2_n_0\
    );
\sum_reg_0_5[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(6),
      I1 => value_reg_11(6),
      O => \sum_reg_0_5[7]_i_3_n_0\
    );
\sum_reg_0_5[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(5),
      I1 => value_reg_11(5),
      O => \sum_reg_0_5[7]_i_4_n_0\
    );
\sum_reg_0_5[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(4),
      I1 => value_reg_11(4),
      O => \sum_reg_0_5[7]_i_5_n_0\
    );
\sum_reg_0_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(0),
      Q => sum_reg_0_5(0),
      R => SR(0)
    );
\sum_reg_0_5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(10),
      Q => sum_reg_0_5(10),
      R => SR(0)
    );
\sum_reg_0_5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(11),
      Q => sum_reg_0_5(11),
      R => SR(0)
    );
\sum_reg_0_5_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_5_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(11 downto 8),
      O(3 downto 0) => sum_reg_0_50(11 downto 8),
      S(3) => \sum_reg_0_5[11]_i_2_n_0\,
      S(2) => \sum_reg_0_5[11]_i_3_n_0\,
      S(1) => \sum_reg_0_5[11]_i_4_n_0\,
      S(0) => \sum_reg_0_5[11]_i_5_n_0\
    );
\sum_reg_0_5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(12),
      Q => sum_reg_0_5(12),
      R => SR(0)
    );
\sum_reg_0_5_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_50(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(1),
      Q => sum_reg_0_5(1),
      R => SR(0)
    );
\sum_reg_0_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(2),
      Q => sum_reg_0_5(2),
      R => SR(0)
    );
\sum_reg_0_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(3),
      Q => sum_reg_0_5(3),
      R => SR(0)
    );
\sum_reg_0_5_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_5_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(3 downto 0),
      O(3 downto 0) => sum_reg_0_50(3 downto 0),
      S(3) => \sum_reg_0_5[3]_i_2_n_0\,
      S(2) => \sum_reg_0_5[3]_i_3_n_0\,
      S(1) => \sum_reg_0_5[3]_i_4_n_0\,
      S(0) => \sum_reg_0_5[3]_i_5_n_0\
    );
\sum_reg_0_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(4),
      Q => sum_reg_0_5(4),
      R => SR(0)
    );
\sum_reg_0_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(5),
      Q => sum_reg_0_5(5),
      R => SR(0)
    );
\sum_reg_0_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(6),
      Q => sum_reg_0_5(6),
      R => SR(0)
    );
\sum_reg_0_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(7),
      Q => sum_reg_0_5(7),
      R => SR(0)
    );
\sum_reg_0_5_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_5_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(7 downto 4),
      O(3 downto 0) => sum_reg_0_50(7 downto 4),
      S(3) => \sum_reg_0_5[7]_i_2_n_0\,
      S(2) => \sum_reg_0_5[7]_i_3_n_0\,
      S(1) => \sum_reg_0_5[7]_i_4_n_0\,
      S(0) => \sum_reg_0_5[7]_i_5_n_0\
    );
\sum_reg_0_5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(8),
      Q => sum_reg_0_5(8),
      R => SR(0)
    );
\sum_reg_0_5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(9),
      Q => sum_reg_0_5(9),
      R => SR(0)
    );
\sum_reg_0_6[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(11),
      I1 => value_reg_13(11),
      O => \sum_reg_0_6[11]_i_2_n_0\
    );
\sum_reg_0_6[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(10),
      I1 => value_reg_13(10),
      O => \sum_reg_0_6[11]_i_3_n_0\
    );
\sum_reg_0_6[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(9),
      I1 => value_reg_13(9),
      O => \sum_reg_0_6[11]_i_4_n_0\
    );
\sum_reg_0_6[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(8),
      I1 => value_reg_13(8),
      O => \sum_reg_0_6[11]_i_5_n_0\
    );
\sum_reg_0_6[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(3),
      I1 => value_reg_13(3),
      O => \sum_reg_0_6[3]_i_2_n_0\
    );
\sum_reg_0_6[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(2),
      I1 => value_reg_13(2),
      O => \sum_reg_0_6[3]_i_3_n_0\
    );
\sum_reg_0_6[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(1),
      I1 => value_reg_13(1),
      O => \sum_reg_0_6[3]_i_4_n_0\
    );
\sum_reg_0_6[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(0),
      I1 => value_reg_13(0),
      O => \sum_reg_0_6[3]_i_5_n_0\
    );
\sum_reg_0_6[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(7),
      I1 => value_reg_13(7),
      O => \sum_reg_0_6[7]_i_2_n_0\
    );
\sum_reg_0_6[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(6),
      I1 => value_reg_13(6),
      O => \sum_reg_0_6[7]_i_3_n_0\
    );
\sum_reg_0_6[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(5),
      I1 => value_reg_13(5),
      O => \sum_reg_0_6[7]_i_4_n_0\
    );
\sum_reg_0_6[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(4),
      I1 => value_reg_13(4),
      O => \sum_reg_0_6[7]_i_5_n_0\
    );
\sum_reg_0_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(0),
      Q => sum_reg_0_6(0),
      R => SR(0)
    );
\sum_reg_0_6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(10),
      Q => sum_reg_0_6(10),
      R => SR(0)
    );
\sum_reg_0_6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(11),
      Q => sum_reg_0_6(11),
      R => SR(0)
    );
\sum_reg_0_6_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_6_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(11 downto 8),
      O(3 downto 0) => sum_reg_0_60(11 downto 8),
      S(3) => \sum_reg_0_6[11]_i_2_n_0\,
      S(2) => \sum_reg_0_6[11]_i_3_n_0\,
      S(1) => \sum_reg_0_6[11]_i_4_n_0\,
      S(0) => \sum_reg_0_6[11]_i_5_n_0\
    );
\sum_reg_0_6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(12),
      Q => sum_reg_0_6(12),
      R => SR(0)
    );
\sum_reg_0_6_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_60(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(1),
      Q => sum_reg_0_6(1),
      R => SR(0)
    );
\sum_reg_0_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(2),
      Q => sum_reg_0_6(2),
      R => SR(0)
    );
\sum_reg_0_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(3),
      Q => sum_reg_0_6(3),
      R => SR(0)
    );
\sum_reg_0_6_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_6_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(3 downto 0),
      O(3 downto 0) => sum_reg_0_60(3 downto 0),
      S(3) => \sum_reg_0_6[3]_i_2_n_0\,
      S(2) => \sum_reg_0_6[3]_i_3_n_0\,
      S(1) => \sum_reg_0_6[3]_i_4_n_0\,
      S(0) => \sum_reg_0_6[3]_i_5_n_0\
    );
\sum_reg_0_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(4),
      Q => sum_reg_0_6(4),
      R => SR(0)
    );
\sum_reg_0_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(5),
      Q => sum_reg_0_6(5),
      R => SR(0)
    );
\sum_reg_0_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(6),
      Q => sum_reg_0_6(6),
      R => SR(0)
    );
\sum_reg_0_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(7),
      Q => sum_reg_0_6(7),
      R => SR(0)
    );
\sum_reg_0_6_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_6_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(7 downto 4),
      O(3 downto 0) => sum_reg_0_60(7 downto 4),
      S(3) => \sum_reg_0_6[7]_i_2_n_0\,
      S(2) => \sum_reg_0_6[7]_i_3_n_0\,
      S(1) => \sum_reg_0_6[7]_i_4_n_0\,
      S(0) => \sum_reg_0_6[7]_i_5_n_0\
    );
\sum_reg_0_6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(8),
      Q => sum_reg_0_6(8),
      R => SR(0)
    );
\sum_reg_0_6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(9),
      Q => sum_reg_0_6(9),
      R => SR(0)
    );
\sum_reg_0_7[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(11),
      I1 => value_reg_15(11),
      O => \sum_reg_0_7[11]_i_2_n_0\
    );
\sum_reg_0_7[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(10),
      I1 => value_reg_15(10),
      O => \sum_reg_0_7[11]_i_3_n_0\
    );
\sum_reg_0_7[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(9),
      I1 => value_reg_15(9),
      O => \sum_reg_0_7[11]_i_4_n_0\
    );
\sum_reg_0_7[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(8),
      I1 => value_reg_15(8),
      O => \sum_reg_0_7[11]_i_5_n_0\
    );
\sum_reg_0_7[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(3),
      I1 => value_reg_15(3),
      O => \sum_reg_0_7[3]_i_2_n_0\
    );
\sum_reg_0_7[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(2),
      I1 => value_reg_15(2),
      O => \sum_reg_0_7[3]_i_3_n_0\
    );
\sum_reg_0_7[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(1),
      I1 => value_reg_15(1),
      O => \sum_reg_0_7[3]_i_4_n_0\
    );
\sum_reg_0_7[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(0),
      I1 => value_reg_15(0),
      O => \sum_reg_0_7[3]_i_5_n_0\
    );
\sum_reg_0_7[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(7),
      I1 => value_reg_15(7),
      O => \sum_reg_0_7[7]_i_2_n_0\
    );
\sum_reg_0_7[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(6),
      I1 => value_reg_15(6),
      O => \sum_reg_0_7[7]_i_3_n_0\
    );
\sum_reg_0_7[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(5),
      I1 => value_reg_15(5),
      O => \sum_reg_0_7[7]_i_4_n_0\
    );
\sum_reg_0_7[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(4),
      I1 => value_reg_15(4),
      O => \sum_reg_0_7[7]_i_5_n_0\
    );
\sum_reg_0_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(0),
      Q => sum_reg_0_7(0),
      R => SR(0)
    );
\sum_reg_0_7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(10),
      Q => sum_reg_0_7(10),
      R => SR(0)
    );
\sum_reg_0_7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(11),
      Q => sum_reg_0_7(11),
      R => SR(0)
    );
\sum_reg_0_7_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_7_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(11 downto 8),
      O(3 downto 0) => sum_reg_0_70(11 downto 8),
      S(3) => \sum_reg_0_7[11]_i_2_n_0\,
      S(2) => \sum_reg_0_7[11]_i_3_n_0\,
      S(1) => \sum_reg_0_7[11]_i_4_n_0\,
      S(0) => \sum_reg_0_7[11]_i_5_n_0\
    );
\sum_reg_0_7_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(12),
      Q => sum_reg_0_7(12),
      R => SR(0)
    );
\sum_reg_0_7_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_70(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(1),
      Q => sum_reg_0_7(1),
      R => SR(0)
    );
\sum_reg_0_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(2),
      Q => sum_reg_0_7(2),
      R => SR(0)
    );
\sum_reg_0_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(3),
      Q => sum_reg_0_7(3),
      R => SR(0)
    );
\sum_reg_0_7_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_7_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(3 downto 0),
      O(3 downto 0) => sum_reg_0_70(3 downto 0),
      S(3) => \sum_reg_0_7[3]_i_2_n_0\,
      S(2) => \sum_reg_0_7[3]_i_3_n_0\,
      S(1) => \sum_reg_0_7[3]_i_4_n_0\,
      S(0) => \sum_reg_0_7[3]_i_5_n_0\
    );
\sum_reg_0_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(4),
      Q => sum_reg_0_7(4),
      R => SR(0)
    );
\sum_reg_0_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(5),
      Q => sum_reg_0_7(5),
      R => SR(0)
    );
\sum_reg_0_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(6),
      Q => sum_reg_0_7(6),
      R => SR(0)
    );
\sum_reg_0_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(7),
      Q => sum_reg_0_7(7),
      R => SR(0)
    );
\sum_reg_0_7_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_7_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(7 downto 4),
      O(3 downto 0) => sum_reg_0_70(7 downto 4),
      S(3) => \sum_reg_0_7[7]_i_2_n_0\,
      S(2) => \sum_reg_0_7[7]_i_3_n_0\,
      S(1) => \sum_reg_0_7[7]_i_4_n_0\,
      S(0) => \sum_reg_0_7[7]_i_5_n_0\
    );
\sum_reg_0_7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(8),
      Q => sum_reg_0_7(8),
      R => SR(0)
    );
\sum_reg_0_7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(9),
      Q => sum_reg_0_7(9),
      R => SR(0)
    );
\sum_reg_1_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(11),
      I1 => sum_reg_0_1(11),
      O => \sum_reg_1_0[11]_i_2_n_0\
    );
\sum_reg_1_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(10),
      I1 => sum_reg_0_1(10),
      O => \sum_reg_1_0[11]_i_3_n_0\
    );
\sum_reg_1_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(9),
      I1 => sum_reg_0_1(9),
      O => \sum_reg_1_0[11]_i_4_n_0\
    );
\sum_reg_1_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(8),
      I1 => sum_reg_0_1(8),
      O => \sum_reg_1_0[11]_i_5_n_0\
    );
\sum_reg_1_0[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(12),
      I1 => sum_reg_0_1(12),
      O => \sum_reg_1_0[13]_i_2_n_0\
    );
\sum_reg_1_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(3),
      I1 => sum_reg_0_1(3),
      O => \sum_reg_1_0[3]_i_2_n_0\
    );
\sum_reg_1_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(2),
      I1 => sum_reg_0_1(2),
      O => \sum_reg_1_0[3]_i_3_n_0\
    );
\sum_reg_1_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(1),
      I1 => sum_reg_0_1(1),
      O => \sum_reg_1_0[3]_i_4_n_0\
    );
\sum_reg_1_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(0),
      I1 => sum_reg_0_1(0),
      O => \sum_reg_1_0[3]_i_5_n_0\
    );
\sum_reg_1_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(7),
      I1 => sum_reg_0_1(7),
      O => \sum_reg_1_0[7]_i_2_n_0\
    );
\sum_reg_1_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(6),
      I1 => sum_reg_0_1(6),
      O => \sum_reg_1_0[7]_i_3_n_0\
    );
\sum_reg_1_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(5),
      I1 => sum_reg_0_1(5),
      O => \sum_reg_1_0[7]_i_4_n_0\
    );
\sum_reg_1_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(4),
      I1 => sum_reg_0_1(4),
      O => \sum_reg_1_0[7]_i_5_n_0\
    );
\sum_reg_1_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(0),
      Q => sum_reg_1_0(0),
      R => SR(0)
    );
\sum_reg_1_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(10),
      Q => sum_reg_1_0(10),
      R => SR(0)
    );
\sum_reg_1_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(11),
      Q => sum_reg_1_0(11),
      R => SR(0)
    );
\sum_reg_1_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(11 downto 8),
      O(3 downto 0) => sum_reg_1_00(11 downto 8),
      S(3) => \sum_reg_1_0[11]_i_2_n_0\,
      S(2) => \sum_reg_1_0[11]_i_3_n_0\,
      S(1) => \sum_reg_1_0[11]_i_4_n_0\,
      S(0) => \sum_reg_1_0[11]_i_5_n_0\
    );
\sum_reg_1_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(12),
      Q => sum_reg_1_0(12),
      R => SR(0)
    );
\sum_reg_1_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(13),
      Q => sum_reg_1_0(13),
      R => SR(0)
    );
\sum_reg_1_0_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_00(13),
      CO(0) => \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_0(12),
      O(3 downto 1) => \NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_00(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_0[13]_i_2_n_0\
    );
\sum_reg_1_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(1),
      Q => sum_reg_1_0(1),
      R => SR(0)
    );
\sum_reg_1_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(2),
      Q => sum_reg_1_0(2),
      R => SR(0)
    );
\sum_reg_1_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(3),
      Q => sum_reg_1_0(3),
      R => SR(0)
    );
\sum_reg_1_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(3 downto 0),
      O(3 downto 0) => sum_reg_1_00(3 downto 0),
      S(3) => \sum_reg_1_0[3]_i_2_n_0\,
      S(2) => \sum_reg_1_0[3]_i_3_n_0\,
      S(1) => \sum_reg_1_0[3]_i_4_n_0\,
      S(0) => \sum_reg_1_0[3]_i_5_n_0\
    );
\sum_reg_1_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(4),
      Q => sum_reg_1_0(4),
      R => SR(0)
    );
\sum_reg_1_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(5),
      Q => sum_reg_1_0(5),
      R => SR(0)
    );
\sum_reg_1_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(6),
      Q => sum_reg_1_0(6),
      R => SR(0)
    );
\sum_reg_1_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(7),
      Q => sum_reg_1_0(7),
      R => SR(0)
    );
\sum_reg_1_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(7 downto 4),
      O(3 downto 0) => sum_reg_1_00(7 downto 4),
      S(3) => \sum_reg_1_0[7]_i_2_n_0\,
      S(2) => \sum_reg_1_0[7]_i_3_n_0\,
      S(1) => \sum_reg_1_0[7]_i_4_n_0\,
      S(0) => \sum_reg_1_0[7]_i_5_n_0\
    );
\sum_reg_1_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(8),
      Q => sum_reg_1_0(8),
      R => SR(0)
    );
\sum_reg_1_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(9),
      Q => sum_reg_1_0(9),
      R => SR(0)
    );
\sum_reg_1_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(11),
      I1 => sum_reg_0_3(11),
      O => \sum_reg_1_1[11]_i_2_n_0\
    );
\sum_reg_1_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(10),
      I1 => sum_reg_0_3(10),
      O => \sum_reg_1_1[11]_i_3_n_0\
    );
\sum_reg_1_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(9),
      I1 => sum_reg_0_3(9),
      O => \sum_reg_1_1[11]_i_4_n_0\
    );
\sum_reg_1_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(8),
      I1 => sum_reg_0_3(8),
      O => \sum_reg_1_1[11]_i_5_n_0\
    );
\sum_reg_1_1[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(12),
      I1 => sum_reg_0_3(12),
      O => \sum_reg_1_1[13]_i_2_n_0\
    );
\sum_reg_1_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(3),
      I1 => sum_reg_0_3(3),
      O => \sum_reg_1_1[3]_i_2_n_0\
    );
\sum_reg_1_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(2),
      I1 => sum_reg_0_3(2),
      O => \sum_reg_1_1[3]_i_3_n_0\
    );
\sum_reg_1_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(1),
      I1 => sum_reg_0_3(1),
      O => \sum_reg_1_1[3]_i_4_n_0\
    );
\sum_reg_1_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(0),
      I1 => sum_reg_0_3(0),
      O => \sum_reg_1_1[3]_i_5_n_0\
    );
\sum_reg_1_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(7),
      I1 => sum_reg_0_3(7),
      O => \sum_reg_1_1[7]_i_2_n_0\
    );
\sum_reg_1_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(6),
      I1 => sum_reg_0_3(6),
      O => \sum_reg_1_1[7]_i_3_n_0\
    );
\sum_reg_1_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(5),
      I1 => sum_reg_0_3(5),
      O => \sum_reg_1_1[7]_i_4_n_0\
    );
\sum_reg_1_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(4),
      I1 => sum_reg_0_3(4),
      O => \sum_reg_1_1[7]_i_5_n_0\
    );
\sum_reg_1_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(0),
      Q => sum_reg_1_1(0),
      R => SR(0)
    );
\sum_reg_1_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(10),
      Q => sum_reg_1_1(10),
      R => SR(0)
    );
\sum_reg_1_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(11),
      Q => sum_reg_1_1(11),
      R => SR(0)
    );
\sum_reg_1_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(11 downto 8),
      O(3 downto 0) => sum_reg_1_10(11 downto 8),
      S(3) => \sum_reg_1_1[11]_i_2_n_0\,
      S(2) => \sum_reg_1_1[11]_i_3_n_0\,
      S(1) => \sum_reg_1_1[11]_i_4_n_0\,
      S(0) => \sum_reg_1_1[11]_i_5_n_0\
    );
\sum_reg_1_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(12),
      Q => sum_reg_1_1(12),
      R => SR(0)
    );
\sum_reg_1_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(13),
      Q => sum_reg_1_1(13),
      R => SR(0)
    );
\sum_reg_1_1_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_10(13),
      CO(0) => \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_2(12),
      O(3 downto 1) => \NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_10(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_1[13]_i_2_n_0\
    );
\sum_reg_1_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(1),
      Q => sum_reg_1_1(1),
      R => SR(0)
    );
\sum_reg_1_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(2),
      Q => sum_reg_1_1(2),
      R => SR(0)
    );
\sum_reg_1_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(3),
      Q => sum_reg_1_1(3),
      R => SR(0)
    );
\sum_reg_1_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(3 downto 0),
      O(3 downto 0) => sum_reg_1_10(3 downto 0),
      S(3) => \sum_reg_1_1[3]_i_2_n_0\,
      S(2) => \sum_reg_1_1[3]_i_3_n_0\,
      S(1) => \sum_reg_1_1[3]_i_4_n_0\,
      S(0) => \sum_reg_1_1[3]_i_5_n_0\
    );
\sum_reg_1_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(4),
      Q => sum_reg_1_1(4),
      R => SR(0)
    );
\sum_reg_1_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(5),
      Q => sum_reg_1_1(5),
      R => SR(0)
    );
\sum_reg_1_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(6),
      Q => sum_reg_1_1(6),
      R => SR(0)
    );
\sum_reg_1_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(7),
      Q => sum_reg_1_1(7),
      R => SR(0)
    );
\sum_reg_1_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(7 downto 4),
      O(3 downto 0) => sum_reg_1_10(7 downto 4),
      S(3) => \sum_reg_1_1[7]_i_2_n_0\,
      S(2) => \sum_reg_1_1[7]_i_3_n_0\,
      S(1) => \sum_reg_1_1[7]_i_4_n_0\,
      S(0) => \sum_reg_1_1[7]_i_5_n_0\
    );
\sum_reg_1_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(8),
      Q => sum_reg_1_1(8),
      R => SR(0)
    );
\sum_reg_1_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(9),
      Q => sum_reg_1_1(9),
      R => SR(0)
    );
\sum_reg_1_2[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(11),
      I1 => sum_reg_0_5(11),
      O => \sum_reg_1_2[11]_i_2_n_0\
    );
\sum_reg_1_2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(10),
      I1 => sum_reg_0_5(10),
      O => \sum_reg_1_2[11]_i_3_n_0\
    );
\sum_reg_1_2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(9),
      I1 => sum_reg_0_5(9),
      O => \sum_reg_1_2[11]_i_4_n_0\
    );
\sum_reg_1_2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(8),
      I1 => sum_reg_0_5(8),
      O => \sum_reg_1_2[11]_i_5_n_0\
    );
\sum_reg_1_2[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(12),
      I1 => sum_reg_0_5(12),
      O => \sum_reg_1_2[13]_i_2_n_0\
    );
\sum_reg_1_2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(3),
      I1 => sum_reg_0_5(3),
      O => \sum_reg_1_2[3]_i_2_n_0\
    );
\sum_reg_1_2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(2),
      I1 => sum_reg_0_5(2),
      O => \sum_reg_1_2[3]_i_3_n_0\
    );
\sum_reg_1_2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(1),
      I1 => sum_reg_0_5(1),
      O => \sum_reg_1_2[3]_i_4_n_0\
    );
\sum_reg_1_2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(0),
      I1 => sum_reg_0_5(0),
      O => \sum_reg_1_2[3]_i_5_n_0\
    );
\sum_reg_1_2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(7),
      I1 => sum_reg_0_5(7),
      O => \sum_reg_1_2[7]_i_2_n_0\
    );
\sum_reg_1_2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(6),
      I1 => sum_reg_0_5(6),
      O => \sum_reg_1_2[7]_i_3_n_0\
    );
\sum_reg_1_2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(5),
      I1 => sum_reg_0_5(5),
      O => \sum_reg_1_2[7]_i_4_n_0\
    );
\sum_reg_1_2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(4),
      I1 => sum_reg_0_5(4),
      O => \sum_reg_1_2[7]_i_5_n_0\
    );
\sum_reg_1_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(0),
      Q => sum_reg_1_2(0),
      R => SR(0)
    );
\sum_reg_1_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(10),
      Q => sum_reg_1_2(10),
      R => SR(0)
    );
\sum_reg_1_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(11),
      Q => sum_reg_1_2(11),
      R => SR(0)
    );
\sum_reg_1_2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_2_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(11 downto 8),
      O(3 downto 0) => sum_reg_1_20(11 downto 8),
      S(3) => \sum_reg_1_2[11]_i_2_n_0\,
      S(2) => \sum_reg_1_2[11]_i_3_n_0\,
      S(1) => \sum_reg_1_2[11]_i_4_n_0\,
      S(0) => \sum_reg_1_2[11]_i_5_n_0\
    );
\sum_reg_1_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(12),
      Q => sum_reg_1_2(12),
      R => SR(0)
    );
\sum_reg_1_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(13),
      Q => sum_reg_1_2(13),
      R => SR(0)
    );
\sum_reg_1_2_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_20(13),
      CO(0) => \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_4(12),
      O(3 downto 1) => \NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_20(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_2[13]_i_2_n_0\
    );
\sum_reg_1_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(1),
      Q => sum_reg_1_2(1),
      R => SR(0)
    );
\sum_reg_1_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(2),
      Q => sum_reg_1_2(2),
      R => SR(0)
    );
\sum_reg_1_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(3),
      Q => sum_reg_1_2(3),
      R => SR(0)
    );
\sum_reg_1_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_2_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(3 downto 0),
      O(3 downto 0) => sum_reg_1_20(3 downto 0),
      S(3) => \sum_reg_1_2[3]_i_2_n_0\,
      S(2) => \sum_reg_1_2[3]_i_3_n_0\,
      S(1) => \sum_reg_1_2[3]_i_4_n_0\,
      S(0) => \sum_reg_1_2[3]_i_5_n_0\
    );
\sum_reg_1_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(4),
      Q => sum_reg_1_2(4),
      R => SR(0)
    );
\sum_reg_1_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(5),
      Q => sum_reg_1_2(5),
      R => SR(0)
    );
\sum_reg_1_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(6),
      Q => sum_reg_1_2(6),
      R => SR(0)
    );
\sum_reg_1_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(7),
      Q => sum_reg_1_2(7),
      R => SR(0)
    );
\sum_reg_1_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_2_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(7 downto 4),
      O(3 downto 0) => sum_reg_1_20(7 downto 4),
      S(3) => \sum_reg_1_2[7]_i_2_n_0\,
      S(2) => \sum_reg_1_2[7]_i_3_n_0\,
      S(1) => \sum_reg_1_2[7]_i_4_n_0\,
      S(0) => \sum_reg_1_2[7]_i_5_n_0\
    );
\sum_reg_1_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(8),
      Q => sum_reg_1_2(8),
      R => SR(0)
    );
\sum_reg_1_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(9),
      Q => sum_reg_1_2(9),
      R => SR(0)
    );
\sum_reg_1_3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(11),
      I1 => sum_reg_0_7(11),
      O => \sum_reg_1_3[11]_i_2_n_0\
    );
\sum_reg_1_3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(10),
      I1 => sum_reg_0_7(10),
      O => \sum_reg_1_3[11]_i_3_n_0\
    );
\sum_reg_1_3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(9),
      I1 => sum_reg_0_7(9),
      O => \sum_reg_1_3[11]_i_4_n_0\
    );
\sum_reg_1_3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(8),
      I1 => sum_reg_0_7(8),
      O => \sum_reg_1_3[11]_i_5_n_0\
    );
\sum_reg_1_3[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(12),
      I1 => sum_reg_0_7(12),
      O => \sum_reg_1_3[13]_i_2_n_0\
    );
\sum_reg_1_3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(3),
      I1 => sum_reg_0_7(3),
      O => \sum_reg_1_3[3]_i_2_n_0\
    );
\sum_reg_1_3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(2),
      I1 => sum_reg_0_7(2),
      O => \sum_reg_1_3[3]_i_3_n_0\
    );
\sum_reg_1_3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(1),
      I1 => sum_reg_0_7(1),
      O => \sum_reg_1_3[3]_i_4_n_0\
    );
\sum_reg_1_3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(0),
      I1 => sum_reg_0_7(0),
      O => \sum_reg_1_3[3]_i_5_n_0\
    );
\sum_reg_1_3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(7),
      I1 => sum_reg_0_7(7),
      O => \sum_reg_1_3[7]_i_2_n_0\
    );
\sum_reg_1_3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(6),
      I1 => sum_reg_0_7(6),
      O => \sum_reg_1_3[7]_i_3_n_0\
    );
\sum_reg_1_3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(5),
      I1 => sum_reg_0_7(5),
      O => \sum_reg_1_3[7]_i_4_n_0\
    );
\sum_reg_1_3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(4),
      I1 => sum_reg_0_7(4),
      O => \sum_reg_1_3[7]_i_5_n_0\
    );
\sum_reg_1_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(0),
      Q => sum_reg_1_3(0),
      R => SR(0)
    );
\sum_reg_1_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(10),
      Q => sum_reg_1_3(10),
      R => SR(0)
    );
\sum_reg_1_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(11),
      Q => sum_reg_1_3(11),
      R => SR(0)
    );
\sum_reg_1_3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_3_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(11 downto 8),
      O(3 downto 0) => sum_reg_1_30(11 downto 8),
      S(3) => \sum_reg_1_3[11]_i_2_n_0\,
      S(2) => \sum_reg_1_3[11]_i_3_n_0\,
      S(1) => \sum_reg_1_3[11]_i_4_n_0\,
      S(0) => \sum_reg_1_3[11]_i_5_n_0\
    );
\sum_reg_1_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(12),
      Q => sum_reg_1_3(12),
      R => SR(0)
    );
\sum_reg_1_3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(13),
      Q => sum_reg_1_3(13),
      R => SR(0)
    );
\sum_reg_1_3_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_30(13),
      CO(0) => \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_6(12),
      O(3 downto 1) => \NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_30(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_3[13]_i_2_n_0\
    );
\sum_reg_1_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(1),
      Q => sum_reg_1_3(1),
      R => SR(0)
    );
\sum_reg_1_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(2),
      Q => sum_reg_1_3(2),
      R => SR(0)
    );
\sum_reg_1_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(3),
      Q => sum_reg_1_3(3),
      R => SR(0)
    );
\sum_reg_1_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_3_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(3 downto 0),
      O(3 downto 0) => sum_reg_1_30(3 downto 0),
      S(3) => \sum_reg_1_3[3]_i_2_n_0\,
      S(2) => \sum_reg_1_3[3]_i_3_n_0\,
      S(1) => \sum_reg_1_3[3]_i_4_n_0\,
      S(0) => \sum_reg_1_3[3]_i_5_n_0\
    );
\sum_reg_1_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(4),
      Q => sum_reg_1_3(4),
      R => SR(0)
    );
\sum_reg_1_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(5),
      Q => sum_reg_1_3(5),
      R => SR(0)
    );
\sum_reg_1_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(6),
      Q => sum_reg_1_3(6),
      R => SR(0)
    );
\sum_reg_1_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(7),
      Q => sum_reg_1_3(7),
      R => SR(0)
    );
\sum_reg_1_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_3_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(7 downto 4),
      O(3 downto 0) => sum_reg_1_30(7 downto 4),
      S(3) => \sum_reg_1_3[7]_i_2_n_0\,
      S(2) => \sum_reg_1_3[7]_i_3_n_0\,
      S(1) => \sum_reg_1_3[7]_i_4_n_0\,
      S(0) => \sum_reg_1_3[7]_i_5_n_0\
    );
\sum_reg_1_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(8),
      Q => sum_reg_1_3(8),
      R => SR(0)
    );
\sum_reg_1_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(9),
      Q => sum_reg_1_3(9),
      R => SR(0)
    );
\sum_reg_2_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(11),
      I1 => sum_reg_1_1(11),
      O => \sum_reg_2_0[11]_i_2_n_0\
    );
\sum_reg_2_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(10),
      I1 => sum_reg_1_1(10),
      O => \sum_reg_2_0[11]_i_3_n_0\
    );
\sum_reg_2_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(9),
      I1 => sum_reg_1_1(9),
      O => \sum_reg_2_0[11]_i_4_n_0\
    );
\sum_reg_2_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(8),
      I1 => sum_reg_1_1(8),
      O => \sum_reg_2_0[11]_i_5_n_0\
    );
\sum_reg_2_0[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(13),
      I1 => sum_reg_1_1(13),
      O => \sum_reg_2_0[14]_i_2_n_0\
    );
\sum_reg_2_0[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(12),
      I1 => sum_reg_1_1(12),
      O => \sum_reg_2_0[14]_i_3_n_0\
    );
\sum_reg_2_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(3),
      I1 => sum_reg_1_1(3),
      O => \sum_reg_2_0[3]_i_2_n_0\
    );
\sum_reg_2_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(2),
      I1 => sum_reg_1_1(2),
      O => \sum_reg_2_0[3]_i_3_n_0\
    );
\sum_reg_2_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(1),
      I1 => sum_reg_1_1(1),
      O => \sum_reg_2_0[3]_i_4_n_0\
    );
\sum_reg_2_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(0),
      I1 => sum_reg_1_1(0),
      O => \sum_reg_2_0[3]_i_5_n_0\
    );
\sum_reg_2_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(7),
      I1 => sum_reg_1_1(7),
      O => \sum_reg_2_0[7]_i_2_n_0\
    );
\sum_reg_2_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(6),
      I1 => sum_reg_1_1(6),
      O => \sum_reg_2_0[7]_i_3_n_0\
    );
\sum_reg_2_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(5),
      I1 => sum_reg_1_1(5),
      O => \sum_reg_2_0[7]_i_4_n_0\
    );
\sum_reg_2_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(4),
      I1 => sum_reg_1_1(4),
      O => \sum_reg_2_0[7]_i_5_n_0\
    );
\sum_reg_2_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(0),
      Q => sum_reg_2_0(0),
      R => SR(0)
    );
\sum_reg_2_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(10),
      Q => sum_reg_2_0(10),
      R => SR(0)
    );
\sum_reg_2_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(11),
      Q => sum_reg_2_0(11),
      R => SR(0)
    );
\sum_reg_2_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_2_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(11 downto 8),
      O(3 downto 0) => sum_reg_2_00(11 downto 8),
      S(3) => \sum_reg_2_0[11]_i_2_n_0\,
      S(2) => \sum_reg_2_0[11]_i_3_n_0\,
      S(1) => \sum_reg_2_0[11]_i_4_n_0\,
      S(0) => \sum_reg_2_0[11]_i_5_n_0\
    );
\sum_reg_2_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(12),
      Q => sum_reg_2_0(12),
      R => SR(0)
    );
\sum_reg_2_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(13),
      Q => sum_reg_2_0(13),
      R => SR(0)
    );
\sum_reg_2_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(14),
      Q => sum_reg_2_0(14),
      R => SR(0)
    );
\sum_reg_2_0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\(3),
      CO(2) => sum_reg_2_00(14),
      CO(1) => \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \sum_reg_2_0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sum_reg_1_0(13 downto 12),
      O(3 downto 2) => \NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum_reg_2_00(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \sum_reg_2_0[14]_i_2_n_0\,
      S(0) => \sum_reg_2_0[14]_i_3_n_0\
    );
\sum_reg_2_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(1),
      Q => sum_reg_2_0(1),
      R => SR(0)
    );
\sum_reg_2_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(2),
      Q => sum_reg_2_0(2),
      R => SR(0)
    );
\sum_reg_2_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(3),
      Q => sum_reg_2_0(3),
      R => SR(0)
    );
\sum_reg_2_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_2_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(3 downto 0),
      O(3 downto 0) => sum_reg_2_00(3 downto 0),
      S(3) => \sum_reg_2_0[3]_i_2_n_0\,
      S(2) => \sum_reg_2_0[3]_i_3_n_0\,
      S(1) => \sum_reg_2_0[3]_i_4_n_0\,
      S(0) => \sum_reg_2_0[3]_i_5_n_0\
    );
\sum_reg_2_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(4),
      Q => sum_reg_2_0(4),
      R => SR(0)
    );
\sum_reg_2_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(5),
      Q => sum_reg_2_0(5),
      R => SR(0)
    );
\sum_reg_2_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(6),
      Q => sum_reg_2_0(6),
      R => SR(0)
    );
\sum_reg_2_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(7),
      Q => sum_reg_2_0(7),
      R => SR(0)
    );
\sum_reg_2_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_2_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(7 downto 4),
      O(3 downto 0) => sum_reg_2_00(7 downto 4),
      S(3) => \sum_reg_2_0[7]_i_2_n_0\,
      S(2) => \sum_reg_2_0[7]_i_3_n_0\,
      S(1) => \sum_reg_2_0[7]_i_4_n_0\,
      S(0) => \sum_reg_2_0[7]_i_5_n_0\
    );
\sum_reg_2_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(8),
      Q => sum_reg_2_0(8),
      R => SR(0)
    );
\sum_reg_2_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(9),
      Q => sum_reg_2_0(9),
      R => SR(0)
    );
\sum_reg_2_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(11),
      I1 => sum_reg_1_3(11),
      O => \sum_reg_2_1[11]_i_2_n_0\
    );
\sum_reg_2_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(10),
      I1 => sum_reg_1_3(10),
      O => \sum_reg_2_1[11]_i_3_n_0\
    );
\sum_reg_2_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(9),
      I1 => sum_reg_1_3(9),
      O => \sum_reg_2_1[11]_i_4_n_0\
    );
\sum_reg_2_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(8),
      I1 => sum_reg_1_3(8),
      O => \sum_reg_2_1[11]_i_5_n_0\
    );
\sum_reg_2_1[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(13),
      I1 => sum_reg_1_3(13),
      O => \sum_reg_2_1[14]_i_2_n_0\
    );
\sum_reg_2_1[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(12),
      I1 => sum_reg_1_3(12),
      O => \sum_reg_2_1[14]_i_3_n_0\
    );
\sum_reg_2_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(3),
      I1 => sum_reg_1_3(3),
      O => \sum_reg_2_1[3]_i_2_n_0\
    );
\sum_reg_2_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(2),
      I1 => sum_reg_1_3(2),
      O => \sum_reg_2_1[3]_i_3_n_0\
    );
\sum_reg_2_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(1),
      I1 => sum_reg_1_3(1),
      O => \sum_reg_2_1[3]_i_4_n_0\
    );
\sum_reg_2_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(0),
      I1 => sum_reg_1_3(0),
      O => \sum_reg_2_1[3]_i_5_n_0\
    );
\sum_reg_2_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(7),
      I1 => sum_reg_1_3(7),
      O => \sum_reg_2_1[7]_i_2_n_0\
    );
\sum_reg_2_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(6),
      I1 => sum_reg_1_3(6),
      O => \sum_reg_2_1[7]_i_3_n_0\
    );
\sum_reg_2_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(5),
      I1 => sum_reg_1_3(5),
      O => \sum_reg_2_1[7]_i_4_n_0\
    );
\sum_reg_2_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(4),
      I1 => sum_reg_1_3(4),
      O => \sum_reg_2_1[7]_i_5_n_0\
    );
\sum_reg_2_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(0),
      Q => sum_reg_2_1(0),
      R => SR(0)
    );
\sum_reg_2_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(10),
      Q => sum_reg_2_1(10),
      R => SR(0)
    );
\sum_reg_2_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(11),
      Q => sum_reg_2_1(11),
      R => SR(0)
    );
\sum_reg_2_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_2_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(11 downto 8),
      O(3 downto 0) => sum_reg_2_10(11 downto 8),
      S(3) => \sum_reg_2_1[11]_i_2_n_0\,
      S(2) => \sum_reg_2_1[11]_i_3_n_0\,
      S(1) => \sum_reg_2_1[11]_i_4_n_0\,
      S(0) => \sum_reg_2_1[11]_i_5_n_0\
    );
\sum_reg_2_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(12),
      Q => sum_reg_2_1(12),
      R => SR(0)
    );
\sum_reg_2_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(13),
      Q => sum_reg_2_1(13),
      R => SR(0)
    );
\sum_reg_2_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(14),
      Q => sum_reg_2_1(14),
      R => SR(0)
    );
\sum_reg_2_1_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\(3),
      CO(2) => sum_reg_2_10(14),
      CO(1) => \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \sum_reg_2_1_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sum_reg_1_2(13 downto 12),
      O(3 downto 2) => \NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum_reg_2_10(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \sum_reg_2_1[14]_i_2_n_0\,
      S(0) => \sum_reg_2_1[14]_i_3_n_0\
    );
\sum_reg_2_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(1),
      Q => sum_reg_2_1(1),
      R => SR(0)
    );
\sum_reg_2_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(2),
      Q => sum_reg_2_1(2),
      R => SR(0)
    );
\sum_reg_2_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(3),
      Q => sum_reg_2_1(3),
      R => SR(0)
    );
\sum_reg_2_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_2_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(3 downto 0),
      O(3 downto 0) => sum_reg_2_10(3 downto 0),
      S(3) => \sum_reg_2_1[3]_i_2_n_0\,
      S(2) => \sum_reg_2_1[3]_i_3_n_0\,
      S(1) => \sum_reg_2_1[3]_i_4_n_0\,
      S(0) => \sum_reg_2_1[3]_i_5_n_0\
    );
\sum_reg_2_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(4),
      Q => sum_reg_2_1(4),
      R => SR(0)
    );
\sum_reg_2_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(5),
      Q => sum_reg_2_1(5),
      R => SR(0)
    );
\sum_reg_2_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(6),
      Q => sum_reg_2_1(6),
      R => SR(0)
    );
\sum_reg_2_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(7),
      Q => sum_reg_2_1(7),
      R => SR(0)
    );
\sum_reg_2_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_2_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(7 downto 4),
      O(3 downto 0) => sum_reg_2_10(7 downto 4),
      S(3) => \sum_reg_2_1[7]_i_2_n_0\,
      S(2) => \sum_reg_2_1[7]_i_3_n_0\,
      S(1) => \sum_reg_2_1[7]_i_4_n_0\,
      S(0) => \sum_reg_2_1[7]_i_5_n_0\
    );
\sum_reg_2_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(8),
      Q => sum_reg_2_1(8),
      R => SR(0)
    );
\sum_reg_2_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(9),
      Q => sum_reg_2_1(9),
      R => SR(0)
    );
\sum_reg_3_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(11),
      I1 => sum_reg_2_1(11),
      O => \sum_reg_3_0[11]_i_2_n_0\
    );
\sum_reg_3_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(10),
      I1 => sum_reg_2_1(10),
      O => \sum_reg_3_0[11]_i_3_n_0\
    );
\sum_reg_3_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(9),
      I1 => sum_reg_2_1(9),
      O => \sum_reg_3_0[11]_i_4_n_0\
    );
\sum_reg_3_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(8),
      I1 => sum_reg_2_1(8),
      O => \sum_reg_3_0[11]_i_5_n_0\
    );
\sum_reg_3_0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(14),
      I1 => sum_reg_2_1(14),
      O => \sum_reg_3_0[15]_i_2_n_0\
    );
\sum_reg_3_0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(13),
      I1 => sum_reg_2_1(13),
      O => \sum_reg_3_0[15]_i_3_n_0\
    );
\sum_reg_3_0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(12),
      I1 => sum_reg_2_1(12),
      O => \sum_reg_3_0[15]_i_4_n_0\
    );
\sum_reg_3_0[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(0),
      I1 => sum_reg_2_1(0),
      O => \sum_reg_3_0[7]_i_10_n_0\
    );
\sum_reg_3_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(7),
      I1 => sum_reg_2_1(7),
      O => \sum_reg_3_0[7]_i_3_n_0\
    );
\sum_reg_3_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(6),
      I1 => sum_reg_2_1(6),
      O => \sum_reg_3_0[7]_i_4_n_0\
    );
\sum_reg_3_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(5),
      I1 => sum_reg_2_1(5),
      O => \sum_reg_3_0[7]_i_5_n_0\
    );
\sum_reg_3_0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(4),
      I1 => sum_reg_2_1(4),
      O => \sum_reg_3_0[7]_i_6_n_0\
    );
\sum_reg_3_0[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(3),
      I1 => sum_reg_2_1(3),
      O => \sum_reg_3_0[7]_i_7_n_0\
    );
\sum_reg_3_0[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(2),
      I1 => sum_reg_2_1(2),
      O => \sum_reg_3_0[7]_i_8_n_0\
    );
\sum_reg_3_0[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(1),
      I1 => sum_reg_2_1(1),
      O => \sum_reg_3_0[7]_i_9_n_0\
    );
\sum_reg_3_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(10),
      Q => \^q\(6),
      R => SR(0)
    );
\sum_reg_3_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(11),
      Q => \^q\(7),
      R => SR(0)
    );
\sum_reg_3_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_3_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_3_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_3_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(11 downto 8),
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \sum_reg_3_0[11]_i_2_n_0\,
      S(2) => \sum_reg_3_0[11]_i_3_n_0\,
      S(1) => \sum_reg_3_0[11]_i_4_n_0\,
      S(0) => \sum_reg_3_0[11]_i_5_n_0\
    );
\sum_reg_3_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(12),
      Q => \^q\(8),
      R => SR(0)
    );
\sum_reg_3_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(13),
      Q => \^q\(9),
      R => SR(0)
    );
\sum_reg_3_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(14),
      Q => \^q\(10),
      R => SR(0)
    );
\sum_reg_3_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(15),
      Q => \^q\(11),
      R => SR(0)
    );
\sum_reg_3_0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[11]_i_1_n_0\,
      CO(3) => p_0_in(15),
      CO(2) => \NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sum_reg_3_0_reg[15]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sum_reg_2_0(14 downto 12),
      O(3) => \NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(14 downto 12),
      S(3) => '1',
      S(2) => \sum_reg_3_0[15]_i_2_n_0\,
      S(1) => \sum_reg_3_0[15]_i_3_n_0\,
      S(0) => \sum_reg_3_0[15]_i_4_n_0\
    );
\sum_reg_3_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(4),
      Q => \^q\(0),
      R => SR(0)
    );
\sum_reg_3_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(5),
      Q => \^q\(1),
      R => SR(0)
    );
\sum_reg_3_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(6),
      Q => \^q\(2),
      R => SR(0)
    );
\sum_reg_3_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(7),
      Q => \^q\(3),
      R => SR(0)
    );
\sum_reg_3_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[7]_i_2_n_0\,
      CO(3) => \sum_reg_3_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_3_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_3_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(7 downto 4),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \sum_reg_3_0[7]_i_3_n_0\,
      S(2) => \sum_reg_3_0[7]_i_4_n_0\,
      S(1) => \sum_reg_3_0[7]_i_5_n_0\,
      S(0) => \sum_reg_3_0[7]_i_6_n_0\
    );
\sum_reg_3_0_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_3_0_reg[7]_i_2_n_0\,
      CO(2) => \sum_reg_3_0_reg[7]_i_2_n_1\,
      CO(1) => \sum_reg_3_0_reg[7]_i_2_n_2\,
      CO(0) => \sum_reg_3_0_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(3 downto 0),
      O(3 downto 0) => \NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_reg_3_0[7]_i_7_n_0\,
      S(2) => \sum_reg_3_0[7]_i_8_n_0\,
      S(1) => \sum_reg_3_0[7]_i_9_n_0\,
      S(0) => \sum_reg_3_0[7]_i_10_n_0\
    );
\sum_reg_3_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(8),
      Q => \^q\(4),
      R => SR(0)
    );
\sum_reg_3_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(9),
      Q => \^q\(5),
      R => SR(0)
    );
\value_reg_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => value_reg_0(0),
      R => SR(0)
    );
\value_reg_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(10),
      Q => value_reg_0(10),
      R => SR(0)
    );
\value_reg_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(11),
      Q => value_reg_0(11),
      R => SR(0)
    );
\value_reg_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => value_reg_0(1),
      R => SR(0)
    );
\value_reg_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => value_reg_0(2),
      R => SR(0)
    );
\value_reg_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => value_reg_0(3),
      R => SR(0)
    );
\value_reg_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => value_reg_0(4),
      R => SR(0)
    );
\value_reg_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => value_reg_0(5),
      R => SR(0)
    );
\value_reg_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => value_reg_0(6),
      R => SR(0)
    );
\value_reg_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => value_reg_0(7),
      R => SR(0)
    );
\value_reg_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(8),
      Q => value_reg_0(8),
      R => SR(0)
    );
\value_reg_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(9),
      Q => value_reg_0(9),
      R => SR(0)
    );
\value_reg_10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(0),
      Q => value_reg_10(0),
      R => SR(0)
    );
\value_reg_10_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(10),
      Q => value_reg_10(10),
      R => SR(0)
    );
\value_reg_10_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(11),
      Q => value_reg_10(11),
      R => SR(0)
    );
\value_reg_10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(1),
      Q => value_reg_10(1),
      R => SR(0)
    );
\value_reg_10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(2),
      Q => value_reg_10(2),
      R => SR(0)
    );
\value_reg_10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(3),
      Q => value_reg_10(3),
      R => SR(0)
    );
\value_reg_10_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(4),
      Q => value_reg_10(4),
      R => SR(0)
    );
\value_reg_10_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(5),
      Q => value_reg_10(5),
      R => SR(0)
    );
\value_reg_10_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(6),
      Q => value_reg_10(6),
      R => SR(0)
    );
\value_reg_10_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(7),
      Q => value_reg_10(7),
      R => SR(0)
    );
\value_reg_10_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(8),
      Q => value_reg_10(8),
      R => SR(0)
    );
\value_reg_10_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(9),
      Q => value_reg_10(9),
      R => SR(0)
    );
\value_reg_11_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(0),
      Q => value_reg_11(0),
      R => SR(0)
    );
\value_reg_11_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(10),
      Q => value_reg_11(10),
      R => SR(0)
    );
\value_reg_11_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(11),
      Q => value_reg_11(11),
      R => SR(0)
    );
\value_reg_11_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(1),
      Q => value_reg_11(1),
      R => SR(0)
    );
\value_reg_11_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(2),
      Q => value_reg_11(2),
      R => SR(0)
    );
\value_reg_11_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(3),
      Q => value_reg_11(3),
      R => SR(0)
    );
\value_reg_11_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(4),
      Q => value_reg_11(4),
      R => SR(0)
    );
\value_reg_11_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(5),
      Q => value_reg_11(5),
      R => SR(0)
    );
\value_reg_11_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(6),
      Q => value_reg_11(6),
      R => SR(0)
    );
\value_reg_11_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(7),
      Q => value_reg_11(7),
      R => SR(0)
    );
\value_reg_11_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(8),
      Q => value_reg_11(8),
      R => SR(0)
    );
\value_reg_11_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(9),
      Q => value_reg_11(9),
      R => SR(0)
    );
\value_reg_12_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(0),
      Q => value_reg_12(0),
      R => SR(0)
    );
\value_reg_12_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(10),
      Q => value_reg_12(10),
      R => SR(0)
    );
\value_reg_12_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(11),
      Q => value_reg_12(11),
      R => SR(0)
    );
\value_reg_12_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(1),
      Q => value_reg_12(1),
      R => SR(0)
    );
\value_reg_12_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(2),
      Q => value_reg_12(2),
      R => SR(0)
    );
\value_reg_12_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(3),
      Q => value_reg_12(3),
      R => SR(0)
    );
\value_reg_12_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(4),
      Q => value_reg_12(4),
      R => SR(0)
    );
\value_reg_12_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(5),
      Q => value_reg_12(5),
      R => SR(0)
    );
\value_reg_12_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(6),
      Q => value_reg_12(6),
      R => SR(0)
    );
\value_reg_12_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(7),
      Q => value_reg_12(7),
      R => SR(0)
    );
\value_reg_12_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(8),
      Q => value_reg_12(8),
      R => SR(0)
    );
\value_reg_12_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(9),
      Q => value_reg_12(9),
      R => SR(0)
    );
\value_reg_13_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(0),
      Q => value_reg_13(0),
      R => SR(0)
    );
\value_reg_13_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(10),
      Q => value_reg_13(10),
      R => SR(0)
    );
\value_reg_13_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(11),
      Q => value_reg_13(11),
      R => SR(0)
    );
\value_reg_13_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(1),
      Q => value_reg_13(1),
      R => SR(0)
    );
\value_reg_13_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(2),
      Q => value_reg_13(2),
      R => SR(0)
    );
\value_reg_13_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(3),
      Q => value_reg_13(3),
      R => SR(0)
    );
\value_reg_13_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(4),
      Q => value_reg_13(4),
      R => SR(0)
    );
\value_reg_13_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(5),
      Q => value_reg_13(5),
      R => SR(0)
    );
\value_reg_13_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(6),
      Q => value_reg_13(6),
      R => SR(0)
    );
\value_reg_13_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(7),
      Q => value_reg_13(7),
      R => SR(0)
    );
\value_reg_13_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(8),
      Q => value_reg_13(8),
      R => SR(0)
    );
\value_reg_13_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(9),
      Q => value_reg_13(9),
      R => SR(0)
    );
\value_reg_14_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(0),
      Q => value_reg_14(0),
      R => SR(0)
    );
\value_reg_14_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(10),
      Q => value_reg_14(10),
      R => SR(0)
    );
\value_reg_14_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(11),
      Q => value_reg_14(11),
      R => SR(0)
    );
\value_reg_14_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(1),
      Q => value_reg_14(1),
      R => SR(0)
    );
\value_reg_14_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(2),
      Q => value_reg_14(2),
      R => SR(0)
    );
\value_reg_14_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(3),
      Q => value_reg_14(3),
      R => SR(0)
    );
\value_reg_14_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(4),
      Q => value_reg_14(4),
      R => SR(0)
    );
\value_reg_14_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(5),
      Q => value_reg_14(5),
      R => SR(0)
    );
\value_reg_14_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(6),
      Q => value_reg_14(6),
      R => SR(0)
    );
\value_reg_14_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(7),
      Q => value_reg_14(7),
      R => SR(0)
    );
\value_reg_14_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(8),
      Q => value_reg_14(8),
      R => SR(0)
    );
\value_reg_14_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(9),
      Q => value_reg_14(9),
      R => SR(0)
    );
\value_reg_15_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(0),
      Q => value_reg_15(0),
      R => SR(0)
    );
\value_reg_15_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(10),
      Q => value_reg_15(10),
      R => SR(0)
    );
\value_reg_15_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(11),
      Q => value_reg_15(11),
      R => SR(0)
    );
\value_reg_15_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(1),
      Q => value_reg_15(1),
      R => SR(0)
    );
\value_reg_15_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(2),
      Q => value_reg_15(2),
      R => SR(0)
    );
\value_reg_15_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(3),
      Q => value_reg_15(3),
      R => SR(0)
    );
\value_reg_15_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(4),
      Q => value_reg_15(4),
      R => SR(0)
    );
\value_reg_15_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(5),
      Q => value_reg_15(5),
      R => SR(0)
    );
\value_reg_15_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(6),
      Q => value_reg_15(6),
      R => SR(0)
    );
\value_reg_15_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(7),
      Q => value_reg_15(7),
      R => SR(0)
    );
\value_reg_15_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(8),
      Q => value_reg_15(8),
      R => SR(0)
    );
\value_reg_15_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(9),
      Q => value_reg_15(9),
      R => SR(0)
    );
\value_reg_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(0),
      Q => value_reg_1(0),
      R => SR(0)
    );
\value_reg_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(10),
      Q => value_reg_1(10),
      R => SR(0)
    );
\value_reg_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(11),
      Q => value_reg_1(11),
      R => SR(0)
    );
\value_reg_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(1),
      Q => value_reg_1(1),
      R => SR(0)
    );
\value_reg_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(2),
      Q => value_reg_1(2),
      R => SR(0)
    );
\value_reg_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(3),
      Q => value_reg_1(3),
      R => SR(0)
    );
\value_reg_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(4),
      Q => value_reg_1(4),
      R => SR(0)
    );
\value_reg_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(5),
      Q => value_reg_1(5),
      R => SR(0)
    );
\value_reg_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(6),
      Q => value_reg_1(6),
      R => SR(0)
    );
\value_reg_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(7),
      Q => value_reg_1(7),
      R => SR(0)
    );
\value_reg_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(8),
      Q => value_reg_1(8),
      R => SR(0)
    );
\value_reg_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(9),
      Q => value_reg_1(9),
      R => SR(0)
    );
\value_reg_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(0),
      Q => value_reg_2(0),
      R => SR(0)
    );
\value_reg_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(10),
      Q => value_reg_2(10),
      R => SR(0)
    );
\value_reg_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(11),
      Q => value_reg_2(11),
      R => SR(0)
    );
\value_reg_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(1),
      Q => value_reg_2(1),
      R => SR(0)
    );
\value_reg_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(2),
      Q => value_reg_2(2),
      R => SR(0)
    );
\value_reg_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(3),
      Q => value_reg_2(3),
      R => SR(0)
    );
\value_reg_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(4),
      Q => value_reg_2(4),
      R => SR(0)
    );
\value_reg_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(5),
      Q => value_reg_2(5),
      R => SR(0)
    );
\value_reg_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(6),
      Q => value_reg_2(6),
      R => SR(0)
    );
\value_reg_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(7),
      Q => value_reg_2(7),
      R => SR(0)
    );
\value_reg_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(8),
      Q => value_reg_2(8),
      R => SR(0)
    );
\value_reg_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(9),
      Q => value_reg_2(9),
      R => SR(0)
    );
\value_reg_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(0),
      Q => value_reg_3(0),
      R => SR(0)
    );
\value_reg_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(10),
      Q => value_reg_3(10),
      R => SR(0)
    );
\value_reg_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(11),
      Q => value_reg_3(11),
      R => SR(0)
    );
\value_reg_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(1),
      Q => value_reg_3(1),
      R => SR(0)
    );
\value_reg_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(2),
      Q => value_reg_3(2),
      R => SR(0)
    );
\value_reg_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(3),
      Q => value_reg_3(3),
      R => SR(0)
    );
\value_reg_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(4),
      Q => value_reg_3(4),
      R => SR(0)
    );
\value_reg_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(5),
      Q => value_reg_3(5),
      R => SR(0)
    );
\value_reg_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(6),
      Q => value_reg_3(6),
      R => SR(0)
    );
\value_reg_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(7),
      Q => value_reg_3(7),
      R => SR(0)
    );
\value_reg_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(8),
      Q => value_reg_3(8),
      R => SR(0)
    );
\value_reg_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(9),
      Q => value_reg_3(9),
      R => SR(0)
    );
\value_reg_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(0),
      Q => value_reg_4(0),
      R => SR(0)
    );
\value_reg_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(10),
      Q => value_reg_4(10),
      R => SR(0)
    );
\value_reg_4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(11),
      Q => value_reg_4(11),
      R => SR(0)
    );
\value_reg_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(1),
      Q => value_reg_4(1),
      R => SR(0)
    );
\value_reg_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(2),
      Q => value_reg_4(2),
      R => SR(0)
    );
\value_reg_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(3),
      Q => value_reg_4(3),
      R => SR(0)
    );
\value_reg_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(4),
      Q => value_reg_4(4),
      R => SR(0)
    );
\value_reg_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(5),
      Q => value_reg_4(5),
      R => SR(0)
    );
\value_reg_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(6),
      Q => value_reg_4(6),
      R => SR(0)
    );
\value_reg_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(7),
      Q => value_reg_4(7),
      R => SR(0)
    );
\value_reg_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(8),
      Q => value_reg_4(8),
      R => SR(0)
    );
\value_reg_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(9),
      Q => value_reg_4(9),
      R => SR(0)
    );
\value_reg_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(0),
      Q => value_reg_5(0),
      R => SR(0)
    );
\value_reg_5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(10),
      Q => value_reg_5(10),
      R => SR(0)
    );
\value_reg_5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(11),
      Q => value_reg_5(11),
      R => SR(0)
    );
\value_reg_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(1),
      Q => value_reg_5(1),
      R => SR(0)
    );
\value_reg_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(2),
      Q => value_reg_5(2),
      R => SR(0)
    );
\value_reg_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(3),
      Q => value_reg_5(3),
      R => SR(0)
    );
\value_reg_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(4),
      Q => value_reg_5(4),
      R => SR(0)
    );
\value_reg_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(5),
      Q => value_reg_5(5),
      R => SR(0)
    );
\value_reg_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(6),
      Q => value_reg_5(6),
      R => SR(0)
    );
\value_reg_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(7),
      Q => value_reg_5(7),
      R => SR(0)
    );
\value_reg_5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(8),
      Q => value_reg_5(8),
      R => SR(0)
    );
\value_reg_5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(9),
      Q => value_reg_5(9),
      R => SR(0)
    );
\value_reg_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(0),
      Q => value_reg_6(0),
      R => SR(0)
    );
\value_reg_6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(10),
      Q => value_reg_6(10),
      R => SR(0)
    );
\value_reg_6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(11),
      Q => value_reg_6(11),
      R => SR(0)
    );
\value_reg_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(1),
      Q => value_reg_6(1),
      R => SR(0)
    );
\value_reg_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(2),
      Q => value_reg_6(2),
      R => SR(0)
    );
\value_reg_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(3),
      Q => value_reg_6(3),
      R => SR(0)
    );
\value_reg_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(4),
      Q => value_reg_6(4),
      R => SR(0)
    );
\value_reg_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(5),
      Q => value_reg_6(5),
      R => SR(0)
    );
\value_reg_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(6),
      Q => value_reg_6(6),
      R => SR(0)
    );
\value_reg_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(7),
      Q => value_reg_6(7),
      R => SR(0)
    );
\value_reg_6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(8),
      Q => value_reg_6(8),
      R => SR(0)
    );
\value_reg_6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(9),
      Q => value_reg_6(9),
      R => SR(0)
    );
\value_reg_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(0),
      Q => value_reg_7(0),
      R => SR(0)
    );
\value_reg_7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(10),
      Q => value_reg_7(10),
      R => SR(0)
    );
\value_reg_7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(11),
      Q => value_reg_7(11),
      R => SR(0)
    );
\value_reg_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(1),
      Q => value_reg_7(1),
      R => SR(0)
    );
\value_reg_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(2),
      Q => value_reg_7(2),
      R => SR(0)
    );
\value_reg_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(3),
      Q => value_reg_7(3),
      R => SR(0)
    );
\value_reg_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(4),
      Q => value_reg_7(4),
      R => SR(0)
    );
\value_reg_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(5),
      Q => value_reg_7(5),
      R => SR(0)
    );
\value_reg_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(6),
      Q => value_reg_7(6),
      R => SR(0)
    );
\value_reg_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(7),
      Q => value_reg_7(7),
      R => SR(0)
    );
\value_reg_7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(8),
      Q => value_reg_7(8),
      R => SR(0)
    );
\value_reg_7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(9),
      Q => value_reg_7(9),
      R => SR(0)
    );
\value_reg_8_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(0),
      Q => value_reg_8(0),
      R => SR(0)
    );
\value_reg_8_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(10),
      Q => value_reg_8(10),
      R => SR(0)
    );
\value_reg_8_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(11),
      Q => value_reg_8(11),
      R => SR(0)
    );
\value_reg_8_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(1),
      Q => value_reg_8(1),
      R => SR(0)
    );
\value_reg_8_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(2),
      Q => value_reg_8(2),
      R => SR(0)
    );
\value_reg_8_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(3),
      Q => value_reg_8(3),
      R => SR(0)
    );
\value_reg_8_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(4),
      Q => value_reg_8(4),
      R => SR(0)
    );
\value_reg_8_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(5),
      Q => value_reg_8(5),
      R => SR(0)
    );
\value_reg_8_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(6),
      Q => value_reg_8(6),
      R => SR(0)
    );
\value_reg_8_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(7),
      Q => value_reg_8(7),
      R => SR(0)
    );
\value_reg_8_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(8),
      Q => value_reg_8(8),
      R => SR(0)
    );
\value_reg_8_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(9),
      Q => value_reg_8(9),
      R => SR(0)
    );
\value_reg_9_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(0),
      Q => value_reg_9(0),
      R => SR(0)
    );
\value_reg_9_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(10),
      Q => value_reg_9(10),
      R => SR(0)
    );
\value_reg_9_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(11),
      Q => value_reg_9(11),
      R => SR(0)
    );
\value_reg_9_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(1),
      Q => value_reg_9(1),
      R => SR(0)
    );
\value_reg_9_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(2),
      Q => value_reg_9(2),
      R => SR(0)
    );
\value_reg_9_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(3),
      Q => value_reg_9(3),
      R => SR(0)
    );
\value_reg_9_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(4),
      Q => value_reg_9(4),
      R => SR(0)
    );
\value_reg_9_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(5),
      Q => value_reg_9(5),
      R => SR(0)
    );
\value_reg_9_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(6),
      Q => value_reg_9(6),
      R => SR(0)
    );
\value_reg_9_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(7),
      Q => value_reg_9(7),
      R => SR(0)
    );
\value_reg_9_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(8),
      Q => value_reg_9(8),
      R => SR(0)
    );
\value_reg_9_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(9),
      Q => value_reg_9(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_5 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sum_reg_3_0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sum_reg_3_0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    over_thld_reg_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_5 : entity is "averaging";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_5 is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal sum_reg_0_0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_00 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_10 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_20 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_3 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_30 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_4 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_40 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_4[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_5 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_50 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_5[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_6 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_60 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_6[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_7 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_70 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_7[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_00 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_10 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_20 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_3 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_30 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_2_0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sum_reg_2_00 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sum_reg_2_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[14]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[14]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_2_1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sum_reg_2_10 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sum_reg_2_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[14]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[14]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_10_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_9_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal value_reg_0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_10 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_11 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_12 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_13 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_14 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_15 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_5 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_6 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_7 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_8 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_9 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\over_thld_reg0_carry__0_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(10),
      I1 => over_thld_reg_reg(10),
      I2 => over_thld_reg_reg(11),
      I3 => \^q\(11),
      O => \sum_reg_3_0_reg[14]_1\(1)
    );
\over_thld_reg0_carry__0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => over_thld_reg_reg(8),
      I2 => over_thld_reg_reg(9),
      I3 => \^q\(9),
      O => \sum_reg_3_0_reg[14]_1\(0)
    );
\over_thld_reg0_carry__0_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => over_thld_reg_reg(10),
      I2 => \^q\(11),
      I3 => over_thld_reg_reg(11),
      O => \sum_reg_3_0_reg[14]_0\(1)
    );
\over_thld_reg0_carry__0_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => over_thld_reg_reg(8),
      I2 => \^q\(9),
      I3 => over_thld_reg_reg(9),
      O => \sum_reg_3_0_reg[14]_0\(0)
    );
\over_thld_reg0_carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => over_thld_reg_reg(6),
      I2 => over_thld_reg_reg(7),
      I3 => \^q\(7),
      O => DI(3)
    );
\over_thld_reg0_carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => over_thld_reg_reg(4),
      I2 => over_thld_reg_reg(5),
      I3 => \^q\(5),
      O => DI(2)
    );
\over_thld_reg0_carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => over_thld_reg_reg(2),
      I2 => over_thld_reg_reg(3),
      I3 => \^q\(3),
      O => DI(1)
    );
\over_thld_reg0_carry_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => over_thld_reg_reg(0),
      I2 => over_thld_reg_reg(1),
      I3 => \^q\(1),
      O => DI(0)
    );
\over_thld_reg0_carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => over_thld_reg_reg(6),
      I2 => \^q\(7),
      I3 => over_thld_reg_reg(7),
      O => S(3)
    );
\over_thld_reg0_carry_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => over_thld_reg_reg(4),
      I2 => \^q\(5),
      I3 => over_thld_reg_reg(5),
      O => S(2)
    );
\over_thld_reg0_carry_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => over_thld_reg_reg(2),
      I2 => \^q\(3),
      I3 => over_thld_reg_reg(3),
      O => S(1)
    );
\over_thld_reg0_carry_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => over_thld_reg_reg(0),
      I2 => \^q\(1),
      I3 => over_thld_reg_reg(1),
      O => S(0)
    );
\sum_reg_0_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(11),
      I1 => value_reg_1(11),
      O => \sum_reg_0_0[11]_i_2_n_0\
    );
\sum_reg_0_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(10),
      I1 => value_reg_1(10),
      O => \sum_reg_0_0[11]_i_3_n_0\
    );
\sum_reg_0_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(9),
      I1 => value_reg_1(9),
      O => \sum_reg_0_0[11]_i_4_n_0\
    );
\sum_reg_0_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(8),
      I1 => value_reg_1(8),
      O => \sum_reg_0_0[11]_i_5_n_0\
    );
\sum_reg_0_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(3),
      I1 => value_reg_1(3),
      O => \sum_reg_0_0[3]_i_2_n_0\
    );
\sum_reg_0_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(2),
      I1 => value_reg_1(2),
      O => \sum_reg_0_0[3]_i_3_n_0\
    );
\sum_reg_0_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(1),
      I1 => value_reg_1(1),
      O => \sum_reg_0_0[3]_i_4_n_0\
    );
\sum_reg_0_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(0),
      I1 => value_reg_1(0),
      O => \sum_reg_0_0[3]_i_5_n_0\
    );
\sum_reg_0_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(7),
      I1 => value_reg_1(7),
      O => \sum_reg_0_0[7]_i_2_n_0\
    );
\sum_reg_0_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(6),
      I1 => value_reg_1(6),
      O => \sum_reg_0_0[7]_i_3_n_0\
    );
\sum_reg_0_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(5),
      I1 => value_reg_1(5),
      O => \sum_reg_0_0[7]_i_4_n_0\
    );
\sum_reg_0_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(4),
      I1 => value_reg_1(4),
      O => \sum_reg_0_0[7]_i_5_n_0\
    );
\sum_reg_0_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(0),
      Q => sum_reg_0_0(0),
      R => SR(0)
    );
\sum_reg_0_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(10),
      Q => sum_reg_0_0(10),
      R => SR(0)
    );
\sum_reg_0_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(11),
      Q => sum_reg_0_0(11),
      R => SR(0)
    );
\sum_reg_0_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(11 downto 8),
      O(3 downto 0) => sum_reg_0_00(11 downto 8),
      S(3) => \sum_reg_0_0[11]_i_2_n_0\,
      S(2) => \sum_reg_0_0[11]_i_3_n_0\,
      S(1) => \sum_reg_0_0[11]_i_4_n_0\,
      S(0) => \sum_reg_0_0[11]_i_5_n_0\
    );
\sum_reg_0_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(12),
      Q => sum_reg_0_0(12),
      R => SR(0)
    );
\sum_reg_0_0_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_00(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(1),
      Q => sum_reg_0_0(1),
      R => SR(0)
    );
\sum_reg_0_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(2),
      Q => sum_reg_0_0(2),
      R => SR(0)
    );
\sum_reg_0_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(3),
      Q => sum_reg_0_0(3),
      R => SR(0)
    );
\sum_reg_0_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(3 downto 0),
      O(3 downto 0) => sum_reg_0_00(3 downto 0),
      S(3) => \sum_reg_0_0[3]_i_2_n_0\,
      S(2) => \sum_reg_0_0[3]_i_3_n_0\,
      S(1) => \sum_reg_0_0[3]_i_4_n_0\,
      S(0) => \sum_reg_0_0[3]_i_5_n_0\
    );
\sum_reg_0_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(4),
      Q => sum_reg_0_0(4),
      R => SR(0)
    );
\sum_reg_0_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(5),
      Q => sum_reg_0_0(5),
      R => SR(0)
    );
\sum_reg_0_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(6),
      Q => sum_reg_0_0(6),
      R => SR(0)
    );
\sum_reg_0_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(7),
      Q => sum_reg_0_0(7),
      R => SR(0)
    );
\sum_reg_0_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(7 downto 4),
      O(3 downto 0) => sum_reg_0_00(7 downto 4),
      S(3) => \sum_reg_0_0[7]_i_2_n_0\,
      S(2) => \sum_reg_0_0[7]_i_3_n_0\,
      S(1) => \sum_reg_0_0[7]_i_4_n_0\,
      S(0) => \sum_reg_0_0[7]_i_5_n_0\
    );
\sum_reg_0_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(8),
      Q => sum_reg_0_0(8),
      R => SR(0)
    );
\sum_reg_0_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(9),
      Q => sum_reg_0_0(9),
      R => SR(0)
    );
\sum_reg_0_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(11),
      I1 => value_reg_3(11),
      O => \sum_reg_0_1[11]_i_2_n_0\
    );
\sum_reg_0_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(10),
      I1 => value_reg_3(10),
      O => \sum_reg_0_1[11]_i_3_n_0\
    );
\sum_reg_0_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(9),
      I1 => value_reg_3(9),
      O => \sum_reg_0_1[11]_i_4_n_0\
    );
\sum_reg_0_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(8),
      I1 => value_reg_3(8),
      O => \sum_reg_0_1[11]_i_5_n_0\
    );
\sum_reg_0_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(3),
      I1 => value_reg_3(3),
      O => \sum_reg_0_1[3]_i_2_n_0\
    );
\sum_reg_0_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(2),
      I1 => value_reg_3(2),
      O => \sum_reg_0_1[3]_i_3_n_0\
    );
\sum_reg_0_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(1),
      I1 => value_reg_3(1),
      O => \sum_reg_0_1[3]_i_4_n_0\
    );
\sum_reg_0_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(0),
      I1 => value_reg_3(0),
      O => \sum_reg_0_1[3]_i_5_n_0\
    );
\sum_reg_0_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(7),
      I1 => value_reg_3(7),
      O => \sum_reg_0_1[7]_i_2_n_0\
    );
\sum_reg_0_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(6),
      I1 => value_reg_3(6),
      O => \sum_reg_0_1[7]_i_3_n_0\
    );
\sum_reg_0_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(5),
      I1 => value_reg_3(5),
      O => \sum_reg_0_1[7]_i_4_n_0\
    );
\sum_reg_0_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(4),
      I1 => value_reg_3(4),
      O => \sum_reg_0_1[7]_i_5_n_0\
    );
\sum_reg_0_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(0),
      Q => sum_reg_0_1(0),
      R => SR(0)
    );
\sum_reg_0_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(10),
      Q => sum_reg_0_1(10),
      R => SR(0)
    );
\sum_reg_0_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(11),
      Q => sum_reg_0_1(11),
      R => SR(0)
    );
\sum_reg_0_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(11 downto 8),
      O(3 downto 0) => sum_reg_0_10(11 downto 8),
      S(3) => \sum_reg_0_1[11]_i_2_n_0\,
      S(2) => \sum_reg_0_1[11]_i_3_n_0\,
      S(1) => \sum_reg_0_1[11]_i_4_n_0\,
      S(0) => \sum_reg_0_1[11]_i_5_n_0\
    );
\sum_reg_0_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(12),
      Q => sum_reg_0_1(12),
      R => SR(0)
    );
\sum_reg_0_1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_10(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(1),
      Q => sum_reg_0_1(1),
      R => SR(0)
    );
\sum_reg_0_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(2),
      Q => sum_reg_0_1(2),
      R => SR(0)
    );
\sum_reg_0_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(3),
      Q => sum_reg_0_1(3),
      R => SR(0)
    );
\sum_reg_0_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(3 downto 0),
      O(3 downto 0) => sum_reg_0_10(3 downto 0),
      S(3) => \sum_reg_0_1[3]_i_2_n_0\,
      S(2) => \sum_reg_0_1[3]_i_3_n_0\,
      S(1) => \sum_reg_0_1[3]_i_4_n_0\,
      S(0) => \sum_reg_0_1[3]_i_5_n_0\
    );
\sum_reg_0_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(4),
      Q => sum_reg_0_1(4),
      R => SR(0)
    );
\sum_reg_0_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(5),
      Q => sum_reg_0_1(5),
      R => SR(0)
    );
\sum_reg_0_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(6),
      Q => sum_reg_0_1(6),
      R => SR(0)
    );
\sum_reg_0_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(7),
      Q => sum_reg_0_1(7),
      R => SR(0)
    );
\sum_reg_0_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(7 downto 4),
      O(3 downto 0) => sum_reg_0_10(7 downto 4),
      S(3) => \sum_reg_0_1[7]_i_2_n_0\,
      S(2) => \sum_reg_0_1[7]_i_3_n_0\,
      S(1) => \sum_reg_0_1[7]_i_4_n_0\,
      S(0) => \sum_reg_0_1[7]_i_5_n_0\
    );
\sum_reg_0_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(8),
      Q => sum_reg_0_1(8),
      R => SR(0)
    );
\sum_reg_0_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(9),
      Q => sum_reg_0_1(9),
      R => SR(0)
    );
\sum_reg_0_2[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(11),
      I1 => value_reg_5(11),
      O => \sum_reg_0_2[11]_i_2_n_0\
    );
\sum_reg_0_2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(10),
      I1 => value_reg_5(10),
      O => \sum_reg_0_2[11]_i_3_n_0\
    );
\sum_reg_0_2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(9),
      I1 => value_reg_5(9),
      O => \sum_reg_0_2[11]_i_4_n_0\
    );
\sum_reg_0_2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(8),
      I1 => value_reg_5(8),
      O => \sum_reg_0_2[11]_i_5_n_0\
    );
\sum_reg_0_2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(3),
      I1 => value_reg_5(3),
      O => \sum_reg_0_2[3]_i_2_n_0\
    );
\sum_reg_0_2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(2),
      I1 => value_reg_5(2),
      O => \sum_reg_0_2[3]_i_3_n_0\
    );
\sum_reg_0_2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(1),
      I1 => value_reg_5(1),
      O => \sum_reg_0_2[3]_i_4_n_0\
    );
\sum_reg_0_2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(0),
      I1 => value_reg_5(0),
      O => \sum_reg_0_2[3]_i_5_n_0\
    );
\sum_reg_0_2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(7),
      I1 => value_reg_5(7),
      O => \sum_reg_0_2[7]_i_2_n_0\
    );
\sum_reg_0_2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(6),
      I1 => value_reg_5(6),
      O => \sum_reg_0_2[7]_i_3_n_0\
    );
\sum_reg_0_2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(5),
      I1 => value_reg_5(5),
      O => \sum_reg_0_2[7]_i_4_n_0\
    );
\sum_reg_0_2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(4),
      I1 => value_reg_5(4),
      O => \sum_reg_0_2[7]_i_5_n_0\
    );
\sum_reg_0_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(0),
      Q => sum_reg_0_2(0),
      R => SR(0)
    );
\sum_reg_0_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(10),
      Q => sum_reg_0_2(10),
      R => SR(0)
    );
\sum_reg_0_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(11),
      Q => sum_reg_0_2(11),
      R => SR(0)
    );
\sum_reg_0_2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_2_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(11 downto 8),
      O(3 downto 0) => sum_reg_0_20(11 downto 8),
      S(3) => \sum_reg_0_2[11]_i_2_n_0\,
      S(2) => \sum_reg_0_2[11]_i_3_n_0\,
      S(1) => \sum_reg_0_2[11]_i_4_n_0\,
      S(0) => \sum_reg_0_2[11]_i_5_n_0\
    );
\sum_reg_0_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(12),
      Q => sum_reg_0_2(12),
      R => SR(0)
    );
\sum_reg_0_2_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_20(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(1),
      Q => sum_reg_0_2(1),
      R => SR(0)
    );
\sum_reg_0_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(2),
      Q => sum_reg_0_2(2),
      R => SR(0)
    );
\sum_reg_0_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(3),
      Q => sum_reg_0_2(3),
      R => SR(0)
    );
\sum_reg_0_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_2_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(3 downto 0),
      O(3 downto 0) => sum_reg_0_20(3 downto 0),
      S(3) => \sum_reg_0_2[3]_i_2_n_0\,
      S(2) => \sum_reg_0_2[3]_i_3_n_0\,
      S(1) => \sum_reg_0_2[3]_i_4_n_0\,
      S(0) => \sum_reg_0_2[3]_i_5_n_0\
    );
\sum_reg_0_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(4),
      Q => sum_reg_0_2(4),
      R => SR(0)
    );
\sum_reg_0_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(5),
      Q => sum_reg_0_2(5),
      R => SR(0)
    );
\sum_reg_0_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(6),
      Q => sum_reg_0_2(6),
      R => SR(0)
    );
\sum_reg_0_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(7),
      Q => sum_reg_0_2(7),
      R => SR(0)
    );
\sum_reg_0_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_2_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(7 downto 4),
      O(3 downto 0) => sum_reg_0_20(7 downto 4),
      S(3) => \sum_reg_0_2[7]_i_2_n_0\,
      S(2) => \sum_reg_0_2[7]_i_3_n_0\,
      S(1) => \sum_reg_0_2[7]_i_4_n_0\,
      S(0) => \sum_reg_0_2[7]_i_5_n_0\
    );
\sum_reg_0_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(8),
      Q => sum_reg_0_2(8),
      R => SR(0)
    );
\sum_reg_0_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(9),
      Q => sum_reg_0_2(9),
      R => SR(0)
    );
\sum_reg_0_3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(11),
      I1 => value_reg_7(11),
      O => \sum_reg_0_3[11]_i_2_n_0\
    );
\sum_reg_0_3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(10),
      I1 => value_reg_7(10),
      O => \sum_reg_0_3[11]_i_3_n_0\
    );
\sum_reg_0_3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(9),
      I1 => value_reg_7(9),
      O => \sum_reg_0_3[11]_i_4_n_0\
    );
\sum_reg_0_3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(8),
      I1 => value_reg_7(8),
      O => \sum_reg_0_3[11]_i_5_n_0\
    );
\sum_reg_0_3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(3),
      I1 => value_reg_7(3),
      O => \sum_reg_0_3[3]_i_2_n_0\
    );
\sum_reg_0_3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(2),
      I1 => value_reg_7(2),
      O => \sum_reg_0_3[3]_i_3_n_0\
    );
\sum_reg_0_3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(1),
      I1 => value_reg_7(1),
      O => \sum_reg_0_3[3]_i_4_n_0\
    );
\sum_reg_0_3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(0),
      I1 => value_reg_7(0),
      O => \sum_reg_0_3[3]_i_5_n_0\
    );
\sum_reg_0_3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(7),
      I1 => value_reg_7(7),
      O => \sum_reg_0_3[7]_i_2_n_0\
    );
\sum_reg_0_3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(6),
      I1 => value_reg_7(6),
      O => \sum_reg_0_3[7]_i_3_n_0\
    );
\sum_reg_0_3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(5),
      I1 => value_reg_7(5),
      O => \sum_reg_0_3[7]_i_4_n_0\
    );
\sum_reg_0_3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(4),
      I1 => value_reg_7(4),
      O => \sum_reg_0_3[7]_i_5_n_0\
    );
\sum_reg_0_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(0),
      Q => sum_reg_0_3(0),
      R => SR(0)
    );
\sum_reg_0_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(10),
      Q => sum_reg_0_3(10),
      R => SR(0)
    );
\sum_reg_0_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(11),
      Q => sum_reg_0_3(11),
      R => SR(0)
    );
\sum_reg_0_3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_3_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(11 downto 8),
      O(3 downto 0) => sum_reg_0_30(11 downto 8),
      S(3) => \sum_reg_0_3[11]_i_2_n_0\,
      S(2) => \sum_reg_0_3[11]_i_3_n_0\,
      S(1) => \sum_reg_0_3[11]_i_4_n_0\,
      S(0) => \sum_reg_0_3[11]_i_5_n_0\
    );
\sum_reg_0_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(12),
      Q => sum_reg_0_3(12),
      R => SR(0)
    );
\sum_reg_0_3_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_30(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(1),
      Q => sum_reg_0_3(1),
      R => SR(0)
    );
\sum_reg_0_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(2),
      Q => sum_reg_0_3(2),
      R => SR(0)
    );
\sum_reg_0_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(3),
      Q => sum_reg_0_3(3),
      R => SR(0)
    );
\sum_reg_0_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_3_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(3 downto 0),
      O(3 downto 0) => sum_reg_0_30(3 downto 0),
      S(3) => \sum_reg_0_3[3]_i_2_n_0\,
      S(2) => \sum_reg_0_3[3]_i_3_n_0\,
      S(1) => \sum_reg_0_3[3]_i_4_n_0\,
      S(0) => \sum_reg_0_3[3]_i_5_n_0\
    );
\sum_reg_0_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(4),
      Q => sum_reg_0_3(4),
      R => SR(0)
    );
\sum_reg_0_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(5),
      Q => sum_reg_0_3(5),
      R => SR(0)
    );
\sum_reg_0_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(6),
      Q => sum_reg_0_3(6),
      R => SR(0)
    );
\sum_reg_0_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(7),
      Q => sum_reg_0_3(7),
      R => SR(0)
    );
\sum_reg_0_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_3_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(7 downto 4),
      O(3 downto 0) => sum_reg_0_30(7 downto 4),
      S(3) => \sum_reg_0_3[7]_i_2_n_0\,
      S(2) => \sum_reg_0_3[7]_i_3_n_0\,
      S(1) => \sum_reg_0_3[7]_i_4_n_0\,
      S(0) => \sum_reg_0_3[7]_i_5_n_0\
    );
\sum_reg_0_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(8),
      Q => sum_reg_0_3(8),
      R => SR(0)
    );
\sum_reg_0_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(9),
      Q => sum_reg_0_3(9),
      R => SR(0)
    );
\sum_reg_0_4[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(11),
      I1 => value_reg_9(11),
      O => \sum_reg_0_4[11]_i_2_n_0\
    );
\sum_reg_0_4[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(10),
      I1 => value_reg_9(10),
      O => \sum_reg_0_4[11]_i_3_n_0\
    );
\sum_reg_0_4[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(9),
      I1 => value_reg_9(9),
      O => \sum_reg_0_4[11]_i_4_n_0\
    );
\sum_reg_0_4[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(8),
      I1 => value_reg_9(8),
      O => \sum_reg_0_4[11]_i_5_n_0\
    );
\sum_reg_0_4[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(3),
      I1 => value_reg_9(3),
      O => \sum_reg_0_4[3]_i_2_n_0\
    );
\sum_reg_0_4[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(2),
      I1 => value_reg_9(2),
      O => \sum_reg_0_4[3]_i_3_n_0\
    );
\sum_reg_0_4[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(1),
      I1 => value_reg_9(1),
      O => \sum_reg_0_4[3]_i_4_n_0\
    );
\sum_reg_0_4[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(0),
      I1 => value_reg_9(0),
      O => \sum_reg_0_4[3]_i_5_n_0\
    );
\sum_reg_0_4[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(7),
      I1 => value_reg_9(7),
      O => \sum_reg_0_4[7]_i_2_n_0\
    );
\sum_reg_0_4[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(6),
      I1 => value_reg_9(6),
      O => \sum_reg_0_4[7]_i_3_n_0\
    );
\sum_reg_0_4[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(5),
      I1 => value_reg_9(5),
      O => \sum_reg_0_4[7]_i_4_n_0\
    );
\sum_reg_0_4[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(4),
      I1 => value_reg_9(4),
      O => \sum_reg_0_4[7]_i_5_n_0\
    );
\sum_reg_0_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(0),
      Q => sum_reg_0_4(0),
      R => SR(0)
    );
\sum_reg_0_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(10),
      Q => sum_reg_0_4(10),
      R => SR(0)
    );
\sum_reg_0_4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(11),
      Q => sum_reg_0_4(11),
      R => SR(0)
    );
\sum_reg_0_4_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_4_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(11 downto 8),
      O(3 downto 0) => sum_reg_0_40(11 downto 8),
      S(3) => \sum_reg_0_4[11]_i_2_n_0\,
      S(2) => \sum_reg_0_4[11]_i_3_n_0\,
      S(1) => \sum_reg_0_4[11]_i_4_n_0\,
      S(0) => \sum_reg_0_4[11]_i_5_n_0\
    );
\sum_reg_0_4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(12),
      Q => sum_reg_0_4(12),
      R => SR(0)
    );
\sum_reg_0_4_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_40(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(1),
      Q => sum_reg_0_4(1),
      R => SR(0)
    );
\sum_reg_0_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(2),
      Q => sum_reg_0_4(2),
      R => SR(0)
    );
\sum_reg_0_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(3),
      Q => sum_reg_0_4(3),
      R => SR(0)
    );
\sum_reg_0_4_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_4_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(3 downto 0),
      O(3 downto 0) => sum_reg_0_40(3 downto 0),
      S(3) => \sum_reg_0_4[3]_i_2_n_0\,
      S(2) => \sum_reg_0_4[3]_i_3_n_0\,
      S(1) => \sum_reg_0_4[3]_i_4_n_0\,
      S(0) => \sum_reg_0_4[3]_i_5_n_0\
    );
\sum_reg_0_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(4),
      Q => sum_reg_0_4(4),
      R => SR(0)
    );
\sum_reg_0_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(5),
      Q => sum_reg_0_4(5),
      R => SR(0)
    );
\sum_reg_0_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(6),
      Q => sum_reg_0_4(6),
      R => SR(0)
    );
\sum_reg_0_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(7),
      Q => sum_reg_0_4(7),
      R => SR(0)
    );
\sum_reg_0_4_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_4_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(7 downto 4),
      O(3 downto 0) => sum_reg_0_40(7 downto 4),
      S(3) => \sum_reg_0_4[7]_i_2_n_0\,
      S(2) => \sum_reg_0_4[7]_i_3_n_0\,
      S(1) => \sum_reg_0_4[7]_i_4_n_0\,
      S(0) => \sum_reg_0_4[7]_i_5_n_0\
    );
\sum_reg_0_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(8),
      Q => sum_reg_0_4(8),
      R => SR(0)
    );
\sum_reg_0_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(9),
      Q => sum_reg_0_4(9),
      R => SR(0)
    );
\sum_reg_0_5[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(11),
      I1 => value_reg_11(11),
      O => \sum_reg_0_5[11]_i_2_n_0\
    );
\sum_reg_0_5[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(10),
      I1 => value_reg_11(10),
      O => \sum_reg_0_5[11]_i_3_n_0\
    );
\sum_reg_0_5[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(9),
      I1 => value_reg_11(9),
      O => \sum_reg_0_5[11]_i_4_n_0\
    );
\sum_reg_0_5[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(8),
      I1 => value_reg_11(8),
      O => \sum_reg_0_5[11]_i_5_n_0\
    );
\sum_reg_0_5[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(3),
      I1 => value_reg_11(3),
      O => \sum_reg_0_5[3]_i_2_n_0\
    );
\sum_reg_0_5[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(2),
      I1 => value_reg_11(2),
      O => \sum_reg_0_5[3]_i_3_n_0\
    );
\sum_reg_0_5[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(1),
      I1 => value_reg_11(1),
      O => \sum_reg_0_5[3]_i_4_n_0\
    );
\sum_reg_0_5[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(0),
      I1 => value_reg_11(0),
      O => \sum_reg_0_5[3]_i_5_n_0\
    );
\sum_reg_0_5[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(7),
      I1 => value_reg_11(7),
      O => \sum_reg_0_5[7]_i_2_n_0\
    );
\sum_reg_0_5[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(6),
      I1 => value_reg_11(6),
      O => \sum_reg_0_5[7]_i_3_n_0\
    );
\sum_reg_0_5[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(5),
      I1 => value_reg_11(5),
      O => \sum_reg_0_5[7]_i_4_n_0\
    );
\sum_reg_0_5[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(4),
      I1 => value_reg_11(4),
      O => \sum_reg_0_5[7]_i_5_n_0\
    );
\sum_reg_0_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(0),
      Q => sum_reg_0_5(0),
      R => SR(0)
    );
\sum_reg_0_5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(10),
      Q => sum_reg_0_5(10),
      R => SR(0)
    );
\sum_reg_0_5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(11),
      Q => sum_reg_0_5(11),
      R => SR(0)
    );
\sum_reg_0_5_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_5_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(11 downto 8),
      O(3 downto 0) => sum_reg_0_50(11 downto 8),
      S(3) => \sum_reg_0_5[11]_i_2_n_0\,
      S(2) => \sum_reg_0_5[11]_i_3_n_0\,
      S(1) => \sum_reg_0_5[11]_i_4_n_0\,
      S(0) => \sum_reg_0_5[11]_i_5_n_0\
    );
\sum_reg_0_5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(12),
      Q => sum_reg_0_5(12),
      R => SR(0)
    );
\sum_reg_0_5_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_50(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(1),
      Q => sum_reg_0_5(1),
      R => SR(0)
    );
\sum_reg_0_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(2),
      Q => sum_reg_0_5(2),
      R => SR(0)
    );
\sum_reg_0_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(3),
      Q => sum_reg_0_5(3),
      R => SR(0)
    );
\sum_reg_0_5_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_5_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(3 downto 0),
      O(3 downto 0) => sum_reg_0_50(3 downto 0),
      S(3) => \sum_reg_0_5[3]_i_2_n_0\,
      S(2) => \sum_reg_0_5[3]_i_3_n_0\,
      S(1) => \sum_reg_0_5[3]_i_4_n_0\,
      S(0) => \sum_reg_0_5[3]_i_5_n_0\
    );
\sum_reg_0_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(4),
      Q => sum_reg_0_5(4),
      R => SR(0)
    );
\sum_reg_0_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(5),
      Q => sum_reg_0_5(5),
      R => SR(0)
    );
\sum_reg_0_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(6),
      Q => sum_reg_0_5(6),
      R => SR(0)
    );
\sum_reg_0_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(7),
      Q => sum_reg_0_5(7),
      R => SR(0)
    );
\sum_reg_0_5_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_5_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(7 downto 4),
      O(3 downto 0) => sum_reg_0_50(7 downto 4),
      S(3) => \sum_reg_0_5[7]_i_2_n_0\,
      S(2) => \sum_reg_0_5[7]_i_3_n_0\,
      S(1) => \sum_reg_0_5[7]_i_4_n_0\,
      S(0) => \sum_reg_0_5[7]_i_5_n_0\
    );
\sum_reg_0_5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(8),
      Q => sum_reg_0_5(8),
      R => SR(0)
    );
\sum_reg_0_5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(9),
      Q => sum_reg_0_5(9),
      R => SR(0)
    );
\sum_reg_0_6[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(11),
      I1 => value_reg_13(11),
      O => \sum_reg_0_6[11]_i_2_n_0\
    );
\sum_reg_0_6[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(10),
      I1 => value_reg_13(10),
      O => \sum_reg_0_6[11]_i_3_n_0\
    );
\sum_reg_0_6[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(9),
      I1 => value_reg_13(9),
      O => \sum_reg_0_6[11]_i_4_n_0\
    );
\sum_reg_0_6[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(8),
      I1 => value_reg_13(8),
      O => \sum_reg_0_6[11]_i_5_n_0\
    );
\sum_reg_0_6[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(3),
      I1 => value_reg_13(3),
      O => \sum_reg_0_6[3]_i_2_n_0\
    );
\sum_reg_0_6[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(2),
      I1 => value_reg_13(2),
      O => \sum_reg_0_6[3]_i_3_n_0\
    );
\sum_reg_0_6[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(1),
      I1 => value_reg_13(1),
      O => \sum_reg_0_6[3]_i_4_n_0\
    );
\sum_reg_0_6[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(0),
      I1 => value_reg_13(0),
      O => \sum_reg_0_6[3]_i_5_n_0\
    );
\sum_reg_0_6[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(7),
      I1 => value_reg_13(7),
      O => \sum_reg_0_6[7]_i_2_n_0\
    );
\sum_reg_0_6[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(6),
      I1 => value_reg_13(6),
      O => \sum_reg_0_6[7]_i_3_n_0\
    );
\sum_reg_0_6[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(5),
      I1 => value_reg_13(5),
      O => \sum_reg_0_6[7]_i_4_n_0\
    );
\sum_reg_0_6[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(4),
      I1 => value_reg_13(4),
      O => \sum_reg_0_6[7]_i_5_n_0\
    );
\sum_reg_0_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(0),
      Q => sum_reg_0_6(0),
      R => SR(0)
    );
\sum_reg_0_6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(10),
      Q => sum_reg_0_6(10),
      R => SR(0)
    );
\sum_reg_0_6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(11),
      Q => sum_reg_0_6(11),
      R => SR(0)
    );
\sum_reg_0_6_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_6_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(11 downto 8),
      O(3 downto 0) => sum_reg_0_60(11 downto 8),
      S(3) => \sum_reg_0_6[11]_i_2_n_0\,
      S(2) => \sum_reg_0_6[11]_i_3_n_0\,
      S(1) => \sum_reg_0_6[11]_i_4_n_0\,
      S(0) => \sum_reg_0_6[11]_i_5_n_0\
    );
\sum_reg_0_6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(12),
      Q => sum_reg_0_6(12),
      R => SR(0)
    );
\sum_reg_0_6_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_60(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(1),
      Q => sum_reg_0_6(1),
      R => SR(0)
    );
\sum_reg_0_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(2),
      Q => sum_reg_0_6(2),
      R => SR(0)
    );
\sum_reg_0_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(3),
      Q => sum_reg_0_6(3),
      R => SR(0)
    );
\sum_reg_0_6_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_6_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(3 downto 0),
      O(3 downto 0) => sum_reg_0_60(3 downto 0),
      S(3) => \sum_reg_0_6[3]_i_2_n_0\,
      S(2) => \sum_reg_0_6[3]_i_3_n_0\,
      S(1) => \sum_reg_0_6[3]_i_4_n_0\,
      S(0) => \sum_reg_0_6[3]_i_5_n_0\
    );
\sum_reg_0_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(4),
      Q => sum_reg_0_6(4),
      R => SR(0)
    );
\sum_reg_0_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(5),
      Q => sum_reg_0_6(5),
      R => SR(0)
    );
\sum_reg_0_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(6),
      Q => sum_reg_0_6(6),
      R => SR(0)
    );
\sum_reg_0_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(7),
      Q => sum_reg_0_6(7),
      R => SR(0)
    );
\sum_reg_0_6_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_6_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(7 downto 4),
      O(3 downto 0) => sum_reg_0_60(7 downto 4),
      S(3) => \sum_reg_0_6[7]_i_2_n_0\,
      S(2) => \sum_reg_0_6[7]_i_3_n_0\,
      S(1) => \sum_reg_0_6[7]_i_4_n_0\,
      S(0) => \sum_reg_0_6[7]_i_5_n_0\
    );
\sum_reg_0_6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(8),
      Q => sum_reg_0_6(8),
      R => SR(0)
    );
\sum_reg_0_6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(9),
      Q => sum_reg_0_6(9),
      R => SR(0)
    );
\sum_reg_0_7[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(11),
      I1 => value_reg_15(11),
      O => \sum_reg_0_7[11]_i_2_n_0\
    );
\sum_reg_0_7[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(10),
      I1 => value_reg_15(10),
      O => \sum_reg_0_7[11]_i_3_n_0\
    );
\sum_reg_0_7[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(9),
      I1 => value_reg_15(9),
      O => \sum_reg_0_7[11]_i_4_n_0\
    );
\sum_reg_0_7[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(8),
      I1 => value_reg_15(8),
      O => \sum_reg_0_7[11]_i_5_n_0\
    );
\sum_reg_0_7[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(3),
      I1 => value_reg_15(3),
      O => \sum_reg_0_7[3]_i_2_n_0\
    );
\sum_reg_0_7[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(2),
      I1 => value_reg_15(2),
      O => \sum_reg_0_7[3]_i_3_n_0\
    );
\sum_reg_0_7[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(1),
      I1 => value_reg_15(1),
      O => \sum_reg_0_7[3]_i_4_n_0\
    );
\sum_reg_0_7[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(0),
      I1 => value_reg_15(0),
      O => \sum_reg_0_7[3]_i_5_n_0\
    );
\sum_reg_0_7[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(7),
      I1 => value_reg_15(7),
      O => \sum_reg_0_7[7]_i_2_n_0\
    );
\sum_reg_0_7[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(6),
      I1 => value_reg_15(6),
      O => \sum_reg_0_7[7]_i_3_n_0\
    );
\sum_reg_0_7[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(5),
      I1 => value_reg_15(5),
      O => \sum_reg_0_7[7]_i_4_n_0\
    );
\sum_reg_0_7[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(4),
      I1 => value_reg_15(4),
      O => \sum_reg_0_7[7]_i_5_n_0\
    );
\sum_reg_0_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(0),
      Q => sum_reg_0_7(0),
      R => SR(0)
    );
\sum_reg_0_7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(10),
      Q => sum_reg_0_7(10),
      R => SR(0)
    );
\sum_reg_0_7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(11),
      Q => sum_reg_0_7(11),
      R => SR(0)
    );
\sum_reg_0_7_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_7_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(11 downto 8),
      O(3 downto 0) => sum_reg_0_70(11 downto 8),
      S(3) => \sum_reg_0_7[11]_i_2_n_0\,
      S(2) => \sum_reg_0_7[11]_i_3_n_0\,
      S(1) => \sum_reg_0_7[11]_i_4_n_0\,
      S(0) => \sum_reg_0_7[11]_i_5_n_0\
    );
\sum_reg_0_7_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(12),
      Q => sum_reg_0_7(12),
      R => SR(0)
    );
\sum_reg_0_7_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_70(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(1),
      Q => sum_reg_0_7(1),
      R => SR(0)
    );
\sum_reg_0_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(2),
      Q => sum_reg_0_7(2),
      R => SR(0)
    );
\sum_reg_0_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(3),
      Q => sum_reg_0_7(3),
      R => SR(0)
    );
\sum_reg_0_7_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_7_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(3 downto 0),
      O(3 downto 0) => sum_reg_0_70(3 downto 0),
      S(3) => \sum_reg_0_7[3]_i_2_n_0\,
      S(2) => \sum_reg_0_7[3]_i_3_n_0\,
      S(1) => \sum_reg_0_7[3]_i_4_n_0\,
      S(0) => \sum_reg_0_7[3]_i_5_n_0\
    );
\sum_reg_0_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(4),
      Q => sum_reg_0_7(4),
      R => SR(0)
    );
\sum_reg_0_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(5),
      Q => sum_reg_0_7(5),
      R => SR(0)
    );
\sum_reg_0_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(6),
      Q => sum_reg_0_7(6),
      R => SR(0)
    );
\sum_reg_0_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(7),
      Q => sum_reg_0_7(7),
      R => SR(0)
    );
\sum_reg_0_7_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_7_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(7 downto 4),
      O(3 downto 0) => sum_reg_0_70(7 downto 4),
      S(3) => \sum_reg_0_7[7]_i_2_n_0\,
      S(2) => \sum_reg_0_7[7]_i_3_n_0\,
      S(1) => \sum_reg_0_7[7]_i_4_n_0\,
      S(0) => \sum_reg_0_7[7]_i_5_n_0\
    );
\sum_reg_0_7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(8),
      Q => sum_reg_0_7(8),
      R => SR(0)
    );
\sum_reg_0_7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(9),
      Q => sum_reg_0_7(9),
      R => SR(0)
    );
\sum_reg_1_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(11),
      I1 => sum_reg_0_1(11),
      O => \sum_reg_1_0[11]_i_2_n_0\
    );
\sum_reg_1_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(10),
      I1 => sum_reg_0_1(10),
      O => \sum_reg_1_0[11]_i_3_n_0\
    );
\sum_reg_1_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(9),
      I1 => sum_reg_0_1(9),
      O => \sum_reg_1_0[11]_i_4_n_0\
    );
\sum_reg_1_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(8),
      I1 => sum_reg_0_1(8),
      O => \sum_reg_1_0[11]_i_5_n_0\
    );
\sum_reg_1_0[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(12),
      I1 => sum_reg_0_1(12),
      O => \sum_reg_1_0[13]_i_2_n_0\
    );
\sum_reg_1_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(3),
      I1 => sum_reg_0_1(3),
      O => \sum_reg_1_0[3]_i_2_n_0\
    );
\sum_reg_1_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(2),
      I1 => sum_reg_0_1(2),
      O => \sum_reg_1_0[3]_i_3_n_0\
    );
\sum_reg_1_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(1),
      I1 => sum_reg_0_1(1),
      O => \sum_reg_1_0[3]_i_4_n_0\
    );
\sum_reg_1_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(0),
      I1 => sum_reg_0_1(0),
      O => \sum_reg_1_0[3]_i_5_n_0\
    );
\sum_reg_1_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(7),
      I1 => sum_reg_0_1(7),
      O => \sum_reg_1_0[7]_i_2_n_0\
    );
\sum_reg_1_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(6),
      I1 => sum_reg_0_1(6),
      O => \sum_reg_1_0[7]_i_3_n_0\
    );
\sum_reg_1_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(5),
      I1 => sum_reg_0_1(5),
      O => \sum_reg_1_0[7]_i_4_n_0\
    );
\sum_reg_1_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(4),
      I1 => sum_reg_0_1(4),
      O => \sum_reg_1_0[7]_i_5_n_0\
    );
\sum_reg_1_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(0),
      Q => sum_reg_1_0(0),
      R => SR(0)
    );
\sum_reg_1_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(10),
      Q => sum_reg_1_0(10),
      R => SR(0)
    );
\sum_reg_1_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(11),
      Q => sum_reg_1_0(11),
      R => SR(0)
    );
\sum_reg_1_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(11 downto 8),
      O(3 downto 0) => sum_reg_1_00(11 downto 8),
      S(3) => \sum_reg_1_0[11]_i_2_n_0\,
      S(2) => \sum_reg_1_0[11]_i_3_n_0\,
      S(1) => \sum_reg_1_0[11]_i_4_n_0\,
      S(0) => \sum_reg_1_0[11]_i_5_n_0\
    );
\sum_reg_1_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(12),
      Q => sum_reg_1_0(12),
      R => SR(0)
    );
\sum_reg_1_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(13),
      Q => sum_reg_1_0(13),
      R => SR(0)
    );
\sum_reg_1_0_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_00(13),
      CO(0) => \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_0(12),
      O(3 downto 1) => \NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_00(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_0[13]_i_2_n_0\
    );
\sum_reg_1_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(1),
      Q => sum_reg_1_0(1),
      R => SR(0)
    );
\sum_reg_1_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(2),
      Q => sum_reg_1_0(2),
      R => SR(0)
    );
\sum_reg_1_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(3),
      Q => sum_reg_1_0(3),
      R => SR(0)
    );
\sum_reg_1_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(3 downto 0),
      O(3 downto 0) => sum_reg_1_00(3 downto 0),
      S(3) => \sum_reg_1_0[3]_i_2_n_0\,
      S(2) => \sum_reg_1_0[3]_i_3_n_0\,
      S(1) => \sum_reg_1_0[3]_i_4_n_0\,
      S(0) => \sum_reg_1_0[3]_i_5_n_0\
    );
\sum_reg_1_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(4),
      Q => sum_reg_1_0(4),
      R => SR(0)
    );
\sum_reg_1_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(5),
      Q => sum_reg_1_0(5),
      R => SR(0)
    );
\sum_reg_1_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(6),
      Q => sum_reg_1_0(6),
      R => SR(0)
    );
\sum_reg_1_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(7),
      Q => sum_reg_1_0(7),
      R => SR(0)
    );
\sum_reg_1_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(7 downto 4),
      O(3 downto 0) => sum_reg_1_00(7 downto 4),
      S(3) => \sum_reg_1_0[7]_i_2_n_0\,
      S(2) => \sum_reg_1_0[7]_i_3_n_0\,
      S(1) => \sum_reg_1_0[7]_i_4_n_0\,
      S(0) => \sum_reg_1_0[7]_i_5_n_0\
    );
\sum_reg_1_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(8),
      Q => sum_reg_1_0(8),
      R => SR(0)
    );
\sum_reg_1_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(9),
      Q => sum_reg_1_0(9),
      R => SR(0)
    );
\sum_reg_1_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(11),
      I1 => sum_reg_0_3(11),
      O => \sum_reg_1_1[11]_i_2_n_0\
    );
\sum_reg_1_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(10),
      I1 => sum_reg_0_3(10),
      O => \sum_reg_1_1[11]_i_3_n_0\
    );
\sum_reg_1_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(9),
      I1 => sum_reg_0_3(9),
      O => \sum_reg_1_1[11]_i_4_n_0\
    );
\sum_reg_1_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(8),
      I1 => sum_reg_0_3(8),
      O => \sum_reg_1_1[11]_i_5_n_0\
    );
\sum_reg_1_1[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(12),
      I1 => sum_reg_0_3(12),
      O => \sum_reg_1_1[13]_i_2_n_0\
    );
\sum_reg_1_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(3),
      I1 => sum_reg_0_3(3),
      O => \sum_reg_1_1[3]_i_2_n_0\
    );
\sum_reg_1_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(2),
      I1 => sum_reg_0_3(2),
      O => \sum_reg_1_1[3]_i_3_n_0\
    );
\sum_reg_1_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(1),
      I1 => sum_reg_0_3(1),
      O => \sum_reg_1_1[3]_i_4_n_0\
    );
\sum_reg_1_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(0),
      I1 => sum_reg_0_3(0),
      O => \sum_reg_1_1[3]_i_5_n_0\
    );
\sum_reg_1_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(7),
      I1 => sum_reg_0_3(7),
      O => \sum_reg_1_1[7]_i_2_n_0\
    );
\sum_reg_1_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(6),
      I1 => sum_reg_0_3(6),
      O => \sum_reg_1_1[7]_i_3_n_0\
    );
\sum_reg_1_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(5),
      I1 => sum_reg_0_3(5),
      O => \sum_reg_1_1[7]_i_4_n_0\
    );
\sum_reg_1_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(4),
      I1 => sum_reg_0_3(4),
      O => \sum_reg_1_1[7]_i_5_n_0\
    );
\sum_reg_1_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(0),
      Q => sum_reg_1_1(0),
      R => SR(0)
    );
\sum_reg_1_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(10),
      Q => sum_reg_1_1(10),
      R => SR(0)
    );
\sum_reg_1_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(11),
      Q => sum_reg_1_1(11),
      R => SR(0)
    );
\sum_reg_1_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(11 downto 8),
      O(3 downto 0) => sum_reg_1_10(11 downto 8),
      S(3) => \sum_reg_1_1[11]_i_2_n_0\,
      S(2) => \sum_reg_1_1[11]_i_3_n_0\,
      S(1) => \sum_reg_1_1[11]_i_4_n_0\,
      S(0) => \sum_reg_1_1[11]_i_5_n_0\
    );
\sum_reg_1_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(12),
      Q => sum_reg_1_1(12),
      R => SR(0)
    );
\sum_reg_1_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(13),
      Q => sum_reg_1_1(13),
      R => SR(0)
    );
\sum_reg_1_1_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_10(13),
      CO(0) => \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_2(12),
      O(3 downto 1) => \NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_10(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_1[13]_i_2_n_0\
    );
\sum_reg_1_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(1),
      Q => sum_reg_1_1(1),
      R => SR(0)
    );
\sum_reg_1_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(2),
      Q => sum_reg_1_1(2),
      R => SR(0)
    );
\sum_reg_1_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(3),
      Q => sum_reg_1_1(3),
      R => SR(0)
    );
\sum_reg_1_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(3 downto 0),
      O(3 downto 0) => sum_reg_1_10(3 downto 0),
      S(3) => \sum_reg_1_1[3]_i_2_n_0\,
      S(2) => \sum_reg_1_1[3]_i_3_n_0\,
      S(1) => \sum_reg_1_1[3]_i_4_n_0\,
      S(0) => \sum_reg_1_1[3]_i_5_n_0\
    );
\sum_reg_1_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(4),
      Q => sum_reg_1_1(4),
      R => SR(0)
    );
\sum_reg_1_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(5),
      Q => sum_reg_1_1(5),
      R => SR(0)
    );
\sum_reg_1_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(6),
      Q => sum_reg_1_1(6),
      R => SR(0)
    );
\sum_reg_1_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(7),
      Q => sum_reg_1_1(7),
      R => SR(0)
    );
\sum_reg_1_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(7 downto 4),
      O(3 downto 0) => sum_reg_1_10(7 downto 4),
      S(3) => \sum_reg_1_1[7]_i_2_n_0\,
      S(2) => \sum_reg_1_1[7]_i_3_n_0\,
      S(1) => \sum_reg_1_1[7]_i_4_n_0\,
      S(0) => \sum_reg_1_1[7]_i_5_n_0\
    );
\sum_reg_1_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(8),
      Q => sum_reg_1_1(8),
      R => SR(0)
    );
\sum_reg_1_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(9),
      Q => sum_reg_1_1(9),
      R => SR(0)
    );
\sum_reg_1_2[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(11),
      I1 => sum_reg_0_5(11),
      O => \sum_reg_1_2[11]_i_2_n_0\
    );
\sum_reg_1_2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(10),
      I1 => sum_reg_0_5(10),
      O => \sum_reg_1_2[11]_i_3_n_0\
    );
\sum_reg_1_2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(9),
      I1 => sum_reg_0_5(9),
      O => \sum_reg_1_2[11]_i_4_n_0\
    );
\sum_reg_1_2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(8),
      I1 => sum_reg_0_5(8),
      O => \sum_reg_1_2[11]_i_5_n_0\
    );
\sum_reg_1_2[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(12),
      I1 => sum_reg_0_5(12),
      O => \sum_reg_1_2[13]_i_2_n_0\
    );
\sum_reg_1_2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(3),
      I1 => sum_reg_0_5(3),
      O => \sum_reg_1_2[3]_i_2_n_0\
    );
\sum_reg_1_2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(2),
      I1 => sum_reg_0_5(2),
      O => \sum_reg_1_2[3]_i_3_n_0\
    );
\sum_reg_1_2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(1),
      I1 => sum_reg_0_5(1),
      O => \sum_reg_1_2[3]_i_4_n_0\
    );
\sum_reg_1_2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(0),
      I1 => sum_reg_0_5(0),
      O => \sum_reg_1_2[3]_i_5_n_0\
    );
\sum_reg_1_2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(7),
      I1 => sum_reg_0_5(7),
      O => \sum_reg_1_2[7]_i_2_n_0\
    );
\sum_reg_1_2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(6),
      I1 => sum_reg_0_5(6),
      O => \sum_reg_1_2[7]_i_3_n_0\
    );
\sum_reg_1_2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(5),
      I1 => sum_reg_0_5(5),
      O => \sum_reg_1_2[7]_i_4_n_0\
    );
\sum_reg_1_2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(4),
      I1 => sum_reg_0_5(4),
      O => \sum_reg_1_2[7]_i_5_n_0\
    );
\sum_reg_1_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(0),
      Q => sum_reg_1_2(0),
      R => SR(0)
    );
\sum_reg_1_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(10),
      Q => sum_reg_1_2(10),
      R => SR(0)
    );
\sum_reg_1_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(11),
      Q => sum_reg_1_2(11),
      R => SR(0)
    );
\sum_reg_1_2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_2_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(11 downto 8),
      O(3 downto 0) => sum_reg_1_20(11 downto 8),
      S(3) => \sum_reg_1_2[11]_i_2_n_0\,
      S(2) => \sum_reg_1_2[11]_i_3_n_0\,
      S(1) => \sum_reg_1_2[11]_i_4_n_0\,
      S(0) => \sum_reg_1_2[11]_i_5_n_0\
    );
\sum_reg_1_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(12),
      Q => sum_reg_1_2(12),
      R => SR(0)
    );
\sum_reg_1_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(13),
      Q => sum_reg_1_2(13),
      R => SR(0)
    );
\sum_reg_1_2_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_20(13),
      CO(0) => \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_4(12),
      O(3 downto 1) => \NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_20(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_2[13]_i_2_n_0\
    );
\sum_reg_1_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(1),
      Q => sum_reg_1_2(1),
      R => SR(0)
    );
\sum_reg_1_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(2),
      Q => sum_reg_1_2(2),
      R => SR(0)
    );
\sum_reg_1_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(3),
      Q => sum_reg_1_2(3),
      R => SR(0)
    );
\sum_reg_1_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_2_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(3 downto 0),
      O(3 downto 0) => sum_reg_1_20(3 downto 0),
      S(3) => \sum_reg_1_2[3]_i_2_n_0\,
      S(2) => \sum_reg_1_2[3]_i_3_n_0\,
      S(1) => \sum_reg_1_2[3]_i_4_n_0\,
      S(0) => \sum_reg_1_2[3]_i_5_n_0\
    );
\sum_reg_1_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(4),
      Q => sum_reg_1_2(4),
      R => SR(0)
    );
\sum_reg_1_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(5),
      Q => sum_reg_1_2(5),
      R => SR(0)
    );
\sum_reg_1_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(6),
      Q => sum_reg_1_2(6),
      R => SR(0)
    );
\sum_reg_1_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(7),
      Q => sum_reg_1_2(7),
      R => SR(0)
    );
\sum_reg_1_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_2_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(7 downto 4),
      O(3 downto 0) => sum_reg_1_20(7 downto 4),
      S(3) => \sum_reg_1_2[7]_i_2_n_0\,
      S(2) => \sum_reg_1_2[7]_i_3_n_0\,
      S(1) => \sum_reg_1_2[7]_i_4_n_0\,
      S(0) => \sum_reg_1_2[7]_i_5_n_0\
    );
\sum_reg_1_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(8),
      Q => sum_reg_1_2(8),
      R => SR(0)
    );
\sum_reg_1_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(9),
      Q => sum_reg_1_2(9),
      R => SR(0)
    );
\sum_reg_1_3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(11),
      I1 => sum_reg_0_7(11),
      O => \sum_reg_1_3[11]_i_2_n_0\
    );
\sum_reg_1_3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(10),
      I1 => sum_reg_0_7(10),
      O => \sum_reg_1_3[11]_i_3_n_0\
    );
\sum_reg_1_3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(9),
      I1 => sum_reg_0_7(9),
      O => \sum_reg_1_3[11]_i_4_n_0\
    );
\sum_reg_1_3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(8),
      I1 => sum_reg_0_7(8),
      O => \sum_reg_1_3[11]_i_5_n_0\
    );
\sum_reg_1_3[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(12),
      I1 => sum_reg_0_7(12),
      O => \sum_reg_1_3[13]_i_2_n_0\
    );
\sum_reg_1_3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(3),
      I1 => sum_reg_0_7(3),
      O => \sum_reg_1_3[3]_i_2_n_0\
    );
\sum_reg_1_3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(2),
      I1 => sum_reg_0_7(2),
      O => \sum_reg_1_3[3]_i_3_n_0\
    );
\sum_reg_1_3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(1),
      I1 => sum_reg_0_7(1),
      O => \sum_reg_1_3[3]_i_4_n_0\
    );
\sum_reg_1_3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(0),
      I1 => sum_reg_0_7(0),
      O => \sum_reg_1_3[3]_i_5_n_0\
    );
\sum_reg_1_3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(7),
      I1 => sum_reg_0_7(7),
      O => \sum_reg_1_3[7]_i_2_n_0\
    );
\sum_reg_1_3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(6),
      I1 => sum_reg_0_7(6),
      O => \sum_reg_1_3[7]_i_3_n_0\
    );
\sum_reg_1_3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(5),
      I1 => sum_reg_0_7(5),
      O => \sum_reg_1_3[7]_i_4_n_0\
    );
\sum_reg_1_3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(4),
      I1 => sum_reg_0_7(4),
      O => \sum_reg_1_3[7]_i_5_n_0\
    );
\sum_reg_1_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(0),
      Q => sum_reg_1_3(0),
      R => SR(0)
    );
\sum_reg_1_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(10),
      Q => sum_reg_1_3(10),
      R => SR(0)
    );
\sum_reg_1_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(11),
      Q => sum_reg_1_3(11),
      R => SR(0)
    );
\sum_reg_1_3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_3_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(11 downto 8),
      O(3 downto 0) => sum_reg_1_30(11 downto 8),
      S(3) => \sum_reg_1_3[11]_i_2_n_0\,
      S(2) => \sum_reg_1_3[11]_i_3_n_0\,
      S(1) => \sum_reg_1_3[11]_i_4_n_0\,
      S(0) => \sum_reg_1_3[11]_i_5_n_0\
    );
\sum_reg_1_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(12),
      Q => sum_reg_1_3(12),
      R => SR(0)
    );
\sum_reg_1_3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(13),
      Q => sum_reg_1_3(13),
      R => SR(0)
    );
\sum_reg_1_3_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_30(13),
      CO(0) => \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_6(12),
      O(3 downto 1) => \NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_30(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_3[13]_i_2_n_0\
    );
\sum_reg_1_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(1),
      Q => sum_reg_1_3(1),
      R => SR(0)
    );
\sum_reg_1_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(2),
      Q => sum_reg_1_3(2),
      R => SR(0)
    );
\sum_reg_1_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(3),
      Q => sum_reg_1_3(3),
      R => SR(0)
    );
\sum_reg_1_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_3_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(3 downto 0),
      O(3 downto 0) => sum_reg_1_30(3 downto 0),
      S(3) => \sum_reg_1_3[3]_i_2_n_0\,
      S(2) => \sum_reg_1_3[3]_i_3_n_0\,
      S(1) => \sum_reg_1_3[3]_i_4_n_0\,
      S(0) => \sum_reg_1_3[3]_i_5_n_0\
    );
\sum_reg_1_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(4),
      Q => sum_reg_1_3(4),
      R => SR(0)
    );
\sum_reg_1_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(5),
      Q => sum_reg_1_3(5),
      R => SR(0)
    );
\sum_reg_1_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(6),
      Q => sum_reg_1_3(6),
      R => SR(0)
    );
\sum_reg_1_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(7),
      Q => sum_reg_1_3(7),
      R => SR(0)
    );
\sum_reg_1_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_3_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(7 downto 4),
      O(3 downto 0) => sum_reg_1_30(7 downto 4),
      S(3) => \sum_reg_1_3[7]_i_2_n_0\,
      S(2) => \sum_reg_1_3[7]_i_3_n_0\,
      S(1) => \sum_reg_1_3[7]_i_4_n_0\,
      S(0) => \sum_reg_1_3[7]_i_5_n_0\
    );
\sum_reg_1_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(8),
      Q => sum_reg_1_3(8),
      R => SR(0)
    );
\sum_reg_1_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(9),
      Q => sum_reg_1_3(9),
      R => SR(0)
    );
\sum_reg_2_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(11),
      I1 => sum_reg_1_1(11),
      O => \sum_reg_2_0[11]_i_2_n_0\
    );
\sum_reg_2_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(10),
      I1 => sum_reg_1_1(10),
      O => \sum_reg_2_0[11]_i_3_n_0\
    );
\sum_reg_2_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(9),
      I1 => sum_reg_1_1(9),
      O => \sum_reg_2_0[11]_i_4_n_0\
    );
\sum_reg_2_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(8),
      I1 => sum_reg_1_1(8),
      O => \sum_reg_2_0[11]_i_5_n_0\
    );
\sum_reg_2_0[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(13),
      I1 => sum_reg_1_1(13),
      O => \sum_reg_2_0[14]_i_2_n_0\
    );
\sum_reg_2_0[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(12),
      I1 => sum_reg_1_1(12),
      O => \sum_reg_2_0[14]_i_3_n_0\
    );
\sum_reg_2_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(3),
      I1 => sum_reg_1_1(3),
      O => \sum_reg_2_0[3]_i_2_n_0\
    );
\sum_reg_2_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(2),
      I1 => sum_reg_1_1(2),
      O => \sum_reg_2_0[3]_i_3_n_0\
    );
\sum_reg_2_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(1),
      I1 => sum_reg_1_1(1),
      O => \sum_reg_2_0[3]_i_4_n_0\
    );
\sum_reg_2_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(0),
      I1 => sum_reg_1_1(0),
      O => \sum_reg_2_0[3]_i_5_n_0\
    );
\sum_reg_2_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(7),
      I1 => sum_reg_1_1(7),
      O => \sum_reg_2_0[7]_i_2_n_0\
    );
\sum_reg_2_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(6),
      I1 => sum_reg_1_1(6),
      O => \sum_reg_2_0[7]_i_3_n_0\
    );
\sum_reg_2_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(5),
      I1 => sum_reg_1_1(5),
      O => \sum_reg_2_0[7]_i_4_n_0\
    );
\sum_reg_2_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(4),
      I1 => sum_reg_1_1(4),
      O => \sum_reg_2_0[7]_i_5_n_0\
    );
\sum_reg_2_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(0),
      Q => sum_reg_2_0(0),
      R => SR(0)
    );
\sum_reg_2_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(10),
      Q => sum_reg_2_0(10),
      R => SR(0)
    );
\sum_reg_2_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(11),
      Q => sum_reg_2_0(11),
      R => SR(0)
    );
\sum_reg_2_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_2_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(11 downto 8),
      O(3 downto 0) => sum_reg_2_00(11 downto 8),
      S(3) => \sum_reg_2_0[11]_i_2_n_0\,
      S(2) => \sum_reg_2_0[11]_i_3_n_0\,
      S(1) => \sum_reg_2_0[11]_i_4_n_0\,
      S(0) => \sum_reg_2_0[11]_i_5_n_0\
    );
\sum_reg_2_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(12),
      Q => sum_reg_2_0(12),
      R => SR(0)
    );
\sum_reg_2_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(13),
      Q => sum_reg_2_0(13),
      R => SR(0)
    );
\sum_reg_2_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(14),
      Q => sum_reg_2_0(14),
      R => SR(0)
    );
\sum_reg_2_0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\(3),
      CO(2) => sum_reg_2_00(14),
      CO(1) => \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \sum_reg_2_0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sum_reg_1_0(13 downto 12),
      O(3 downto 2) => \NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum_reg_2_00(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \sum_reg_2_0[14]_i_2_n_0\,
      S(0) => \sum_reg_2_0[14]_i_3_n_0\
    );
\sum_reg_2_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(1),
      Q => sum_reg_2_0(1),
      R => SR(0)
    );
\sum_reg_2_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(2),
      Q => sum_reg_2_0(2),
      R => SR(0)
    );
\sum_reg_2_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(3),
      Q => sum_reg_2_0(3),
      R => SR(0)
    );
\sum_reg_2_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_2_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(3 downto 0),
      O(3 downto 0) => sum_reg_2_00(3 downto 0),
      S(3) => \sum_reg_2_0[3]_i_2_n_0\,
      S(2) => \sum_reg_2_0[3]_i_3_n_0\,
      S(1) => \sum_reg_2_0[3]_i_4_n_0\,
      S(0) => \sum_reg_2_0[3]_i_5_n_0\
    );
\sum_reg_2_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(4),
      Q => sum_reg_2_0(4),
      R => SR(0)
    );
\sum_reg_2_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(5),
      Q => sum_reg_2_0(5),
      R => SR(0)
    );
\sum_reg_2_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(6),
      Q => sum_reg_2_0(6),
      R => SR(0)
    );
\sum_reg_2_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(7),
      Q => sum_reg_2_0(7),
      R => SR(0)
    );
\sum_reg_2_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_2_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(7 downto 4),
      O(3 downto 0) => sum_reg_2_00(7 downto 4),
      S(3) => \sum_reg_2_0[7]_i_2_n_0\,
      S(2) => \sum_reg_2_0[7]_i_3_n_0\,
      S(1) => \sum_reg_2_0[7]_i_4_n_0\,
      S(0) => \sum_reg_2_0[7]_i_5_n_0\
    );
\sum_reg_2_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(8),
      Q => sum_reg_2_0(8),
      R => SR(0)
    );
\sum_reg_2_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(9),
      Q => sum_reg_2_0(9),
      R => SR(0)
    );
\sum_reg_2_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(11),
      I1 => sum_reg_1_3(11),
      O => \sum_reg_2_1[11]_i_2_n_0\
    );
\sum_reg_2_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(10),
      I1 => sum_reg_1_3(10),
      O => \sum_reg_2_1[11]_i_3_n_0\
    );
\sum_reg_2_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(9),
      I1 => sum_reg_1_3(9),
      O => \sum_reg_2_1[11]_i_4_n_0\
    );
\sum_reg_2_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(8),
      I1 => sum_reg_1_3(8),
      O => \sum_reg_2_1[11]_i_5_n_0\
    );
\sum_reg_2_1[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(13),
      I1 => sum_reg_1_3(13),
      O => \sum_reg_2_1[14]_i_2_n_0\
    );
\sum_reg_2_1[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(12),
      I1 => sum_reg_1_3(12),
      O => \sum_reg_2_1[14]_i_3_n_0\
    );
\sum_reg_2_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(3),
      I1 => sum_reg_1_3(3),
      O => \sum_reg_2_1[3]_i_2_n_0\
    );
\sum_reg_2_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(2),
      I1 => sum_reg_1_3(2),
      O => \sum_reg_2_1[3]_i_3_n_0\
    );
\sum_reg_2_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(1),
      I1 => sum_reg_1_3(1),
      O => \sum_reg_2_1[3]_i_4_n_0\
    );
\sum_reg_2_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(0),
      I1 => sum_reg_1_3(0),
      O => \sum_reg_2_1[3]_i_5_n_0\
    );
\sum_reg_2_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(7),
      I1 => sum_reg_1_3(7),
      O => \sum_reg_2_1[7]_i_2_n_0\
    );
\sum_reg_2_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(6),
      I1 => sum_reg_1_3(6),
      O => \sum_reg_2_1[7]_i_3_n_0\
    );
\sum_reg_2_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(5),
      I1 => sum_reg_1_3(5),
      O => \sum_reg_2_1[7]_i_4_n_0\
    );
\sum_reg_2_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(4),
      I1 => sum_reg_1_3(4),
      O => \sum_reg_2_1[7]_i_5_n_0\
    );
\sum_reg_2_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(0),
      Q => sum_reg_2_1(0),
      R => SR(0)
    );
\sum_reg_2_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(10),
      Q => sum_reg_2_1(10),
      R => SR(0)
    );
\sum_reg_2_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(11),
      Q => sum_reg_2_1(11),
      R => SR(0)
    );
\sum_reg_2_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_2_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(11 downto 8),
      O(3 downto 0) => sum_reg_2_10(11 downto 8),
      S(3) => \sum_reg_2_1[11]_i_2_n_0\,
      S(2) => \sum_reg_2_1[11]_i_3_n_0\,
      S(1) => \sum_reg_2_1[11]_i_4_n_0\,
      S(0) => \sum_reg_2_1[11]_i_5_n_0\
    );
\sum_reg_2_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(12),
      Q => sum_reg_2_1(12),
      R => SR(0)
    );
\sum_reg_2_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(13),
      Q => sum_reg_2_1(13),
      R => SR(0)
    );
\sum_reg_2_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(14),
      Q => sum_reg_2_1(14),
      R => SR(0)
    );
\sum_reg_2_1_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\(3),
      CO(2) => sum_reg_2_10(14),
      CO(1) => \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \sum_reg_2_1_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sum_reg_1_2(13 downto 12),
      O(3 downto 2) => \NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum_reg_2_10(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \sum_reg_2_1[14]_i_2_n_0\,
      S(0) => \sum_reg_2_1[14]_i_3_n_0\
    );
\sum_reg_2_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(1),
      Q => sum_reg_2_1(1),
      R => SR(0)
    );
\sum_reg_2_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(2),
      Q => sum_reg_2_1(2),
      R => SR(0)
    );
\sum_reg_2_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(3),
      Q => sum_reg_2_1(3),
      R => SR(0)
    );
\sum_reg_2_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_2_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(3 downto 0),
      O(3 downto 0) => sum_reg_2_10(3 downto 0),
      S(3) => \sum_reg_2_1[3]_i_2_n_0\,
      S(2) => \sum_reg_2_1[3]_i_3_n_0\,
      S(1) => \sum_reg_2_1[3]_i_4_n_0\,
      S(0) => \sum_reg_2_1[3]_i_5_n_0\
    );
\sum_reg_2_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(4),
      Q => sum_reg_2_1(4),
      R => SR(0)
    );
\sum_reg_2_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(5),
      Q => sum_reg_2_1(5),
      R => SR(0)
    );
\sum_reg_2_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(6),
      Q => sum_reg_2_1(6),
      R => SR(0)
    );
\sum_reg_2_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(7),
      Q => sum_reg_2_1(7),
      R => SR(0)
    );
\sum_reg_2_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_2_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(7 downto 4),
      O(3 downto 0) => sum_reg_2_10(7 downto 4),
      S(3) => \sum_reg_2_1[7]_i_2_n_0\,
      S(2) => \sum_reg_2_1[7]_i_3_n_0\,
      S(1) => \sum_reg_2_1[7]_i_4_n_0\,
      S(0) => \sum_reg_2_1[7]_i_5_n_0\
    );
\sum_reg_2_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(8),
      Q => sum_reg_2_1(8),
      R => SR(0)
    );
\sum_reg_2_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(9),
      Q => sum_reg_2_1(9),
      R => SR(0)
    );
\sum_reg_3_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(11),
      I1 => sum_reg_2_1(11),
      O => \sum_reg_3_0[11]_i_2_n_0\
    );
\sum_reg_3_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(10),
      I1 => sum_reg_2_1(10),
      O => \sum_reg_3_0[11]_i_3_n_0\
    );
\sum_reg_3_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(9),
      I1 => sum_reg_2_1(9),
      O => \sum_reg_3_0[11]_i_4_n_0\
    );
\sum_reg_3_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(8),
      I1 => sum_reg_2_1(8),
      O => \sum_reg_3_0[11]_i_5_n_0\
    );
\sum_reg_3_0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(14),
      I1 => sum_reg_2_1(14),
      O => \sum_reg_3_0[15]_i_2_n_0\
    );
\sum_reg_3_0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(13),
      I1 => sum_reg_2_1(13),
      O => \sum_reg_3_0[15]_i_3_n_0\
    );
\sum_reg_3_0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(12),
      I1 => sum_reg_2_1(12),
      O => \sum_reg_3_0[15]_i_4_n_0\
    );
\sum_reg_3_0[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(0),
      I1 => sum_reg_2_1(0),
      O => \sum_reg_3_0[7]_i_10_n_0\
    );
\sum_reg_3_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(7),
      I1 => sum_reg_2_1(7),
      O => \sum_reg_3_0[7]_i_3_n_0\
    );
\sum_reg_3_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(6),
      I1 => sum_reg_2_1(6),
      O => \sum_reg_3_0[7]_i_4_n_0\
    );
\sum_reg_3_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(5),
      I1 => sum_reg_2_1(5),
      O => \sum_reg_3_0[7]_i_5_n_0\
    );
\sum_reg_3_0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(4),
      I1 => sum_reg_2_1(4),
      O => \sum_reg_3_0[7]_i_6_n_0\
    );
\sum_reg_3_0[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(3),
      I1 => sum_reg_2_1(3),
      O => \sum_reg_3_0[7]_i_7_n_0\
    );
\sum_reg_3_0[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(2),
      I1 => sum_reg_2_1(2),
      O => \sum_reg_3_0[7]_i_8_n_0\
    );
\sum_reg_3_0[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(1),
      I1 => sum_reg_2_1(1),
      O => \sum_reg_3_0[7]_i_9_n_0\
    );
\sum_reg_3_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(10),
      Q => \^q\(6),
      R => SR(0)
    );
\sum_reg_3_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(11),
      Q => \^q\(7),
      R => SR(0)
    );
\sum_reg_3_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_3_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_3_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_3_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(11 downto 8),
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \sum_reg_3_0[11]_i_2_n_0\,
      S(2) => \sum_reg_3_0[11]_i_3_n_0\,
      S(1) => \sum_reg_3_0[11]_i_4_n_0\,
      S(0) => \sum_reg_3_0[11]_i_5_n_0\
    );
\sum_reg_3_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(12),
      Q => \^q\(8),
      R => SR(0)
    );
\sum_reg_3_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(13),
      Q => \^q\(9),
      R => SR(0)
    );
\sum_reg_3_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(14),
      Q => \^q\(10),
      R => SR(0)
    );
\sum_reg_3_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(15),
      Q => \^q\(11),
      R => SR(0)
    );
\sum_reg_3_0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[11]_i_1_n_0\,
      CO(3) => p_0_in(15),
      CO(2) => \NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sum_reg_3_0_reg[15]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sum_reg_2_0(14 downto 12),
      O(3) => \NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(14 downto 12),
      S(3) => '1',
      S(2) => \sum_reg_3_0[15]_i_2_n_0\,
      S(1) => \sum_reg_3_0[15]_i_3_n_0\,
      S(0) => \sum_reg_3_0[15]_i_4_n_0\
    );
\sum_reg_3_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(4),
      Q => \^q\(0),
      R => SR(0)
    );
\sum_reg_3_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(5),
      Q => \^q\(1),
      R => SR(0)
    );
\sum_reg_3_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(6),
      Q => \^q\(2),
      R => SR(0)
    );
\sum_reg_3_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(7),
      Q => \^q\(3),
      R => SR(0)
    );
\sum_reg_3_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[7]_i_2_n_0\,
      CO(3) => \sum_reg_3_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_3_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_3_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(7 downto 4),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \sum_reg_3_0[7]_i_3_n_0\,
      S(2) => \sum_reg_3_0[7]_i_4_n_0\,
      S(1) => \sum_reg_3_0[7]_i_5_n_0\,
      S(0) => \sum_reg_3_0[7]_i_6_n_0\
    );
\sum_reg_3_0_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_3_0_reg[7]_i_2_n_0\,
      CO(2) => \sum_reg_3_0_reg[7]_i_2_n_1\,
      CO(1) => \sum_reg_3_0_reg[7]_i_2_n_2\,
      CO(0) => \sum_reg_3_0_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(3 downto 0),
      O(3 downto 0) => \NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_reg_3_0[7]_i_7_n_0\,
      S(2) => \sum_reg_3_0[7]_i_8_n_0\,
      S(1) => \sum_reg_3_0[7]_i_9_n_0\,
      S(0) => \sum_reg_3_0[7]_i_10_n_0\
    );
\sum_reg_3_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(8),
      Q => \^q\(4),
      R => SR(0)
    );
\sum_reg_3_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(9),
      Q => \^q\(5),
      R => SR(0)
    );
\value_reg_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => value_reg_0(0),
      R => SR(0)
    );
\value_reg_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(10),
      Q => value_reg_0(10),
      R => SR(0)
    );
\value_reg_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(11),
      Q => value_reg_0(11),
      R => SR(0)
    );
\value_reg_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => value_reg_0(1),
      R => SR(0)
    );
\value_reg_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => value_reg_0(2),
      R => SR(0)
    );
\value_reg_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => value_reg_0(3),
      R => SR(0)
    );
\value_reg_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => value_reg_0(4),
      R => SR(0)
    );
\value_reg_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => value_reg_0(5),
      R => SR(0)
    );
\value_reg_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => value_reg_0(6),
      R => SR(0)
    );
\value_reg_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => value_reg_0(7),
      R => SR(0)
    );
\value_reg_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(8),
      Q => value_reg_0(8),
      R => SR(0)
    );
\value_reg_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(9),
      Q => value_reg_0(9),
      R => SR(0)
    );
\value_reg_10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(0),
      Q => value_reg_10(0),
      R => SR(0)
    );
\value_reg_10_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(10),
      Q => value_reg_10(10),
      R => SR(0)
    );
\value_reg_10_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(11),
      Q => value_reg_10(11),
      R => SR(0)
    );
\value_reg_10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(1),
      Q => value_reg_10(1),
      R => SR(0)
    );
\value_reg_10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(2),
      Q => value_reg_10(2),
      R => SR(0)
    );
\value_reg_10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(3),
      Q => value_reg_10(3),
      R => SR(0)
    );
\value_reg_10_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(4),
      Q => value_reg_10(4),
      R => SR(0)
    );
\value_reg_10_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(5),
      Q => value_reg_10(5),
      R => SR(0)
    );
\value_reg_10_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(6),
      Q => value_reg_10(6),
      R => SR(0)
    );
\value_reg_10_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(7),
      Q => value_reg_10(7),
      R => SR(0)
    );
\value_reg_10_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(8),
      Q => value_reg_10(8),
      R => SR(0)
    );
\value_reg_10_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(9),
      Q => value_reg_10(9),
      R => SR(0)
    );
\value_reg_11_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(0),
      Q => value_reg_11(0),
      R => SR(0)
    );
\value_reg_11_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(10),
      Q => value_reg_11(10),
      R => SR(0)
    );
\value_reg_11_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(11),
      Q => value_reg_11(11),
      R => SR(0)
    );
\value_reg_11_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(1),
      Q => value_reg_11(1),
      R => SR(0)
    );
\value_reg_11_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(2),
      Q => value_reg_11(2),
      R => SR(0)
    );
\value_reg_11_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(3),
      Q => value_reg_11(3),
      R => SR(0)
    );
\value_reg_11_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(4),
      Q => value_reg_11(4),
      R => SR(0)
    );
\value_reg_11_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(5),
      Q => value_reg_11(5),
      R => SR(0)
    );
\value_reg_11_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(6),
      Q => value_reg_11(6),
      R => SR(0)
    );
\value_reg_11_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(7),
      Q => value_reg_11(7),
      R => SR(0)
    );
\value_reg_11_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(8),
      Q => value_reg_11(8),
      R => SR(0)
    );
\value_reg_11_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(9),
      Q => value_reg_11(9),
      R => SR(0)
    );
\value_reg_12_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(0),
      Q => value_reg_12(0),
      R => SR(0)
    );
\value_reg_12_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(10),
      Q => value_reg_12(10),
      R => SR(0)
    );
\value_reg_12_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(11),
      Q => value_reg_12(11),
      R => SR(0)
    );
\value_reg_12_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(1),
      Q => value_reg_12(1),
      R => SR(0)
    );
\value_reg_12_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(2),
      Q => value_reg_12(2),
      R => SR(0)
    );
\value_reg_12_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(3),
      Q => value_reg_12(3),
      R => SR(0)
    );
\value_reg_12_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(4),
      Q => value_reg_12(4),
      R => SR(0)
    );
\value_reg_12_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(5),
      Q => value_reg_12(5),
      R => SR(0)
    );
\value_reg_12_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(6),
      Q => value_reg_12(6),
      R => SR(0)
    );
\value_reg_12_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(7),
      Q => value_reg_12(7),
      R => SR(0)
    );
\value_reg_12_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(8),
      Q => value_reg_12(8),
      R => SR(0)
    );
\value_reg_12_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(9),
      Q => value_reg_12(9),
      R => SR(0)
    );
\value_reg_13_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(0),
      Q => value_reg_13(0),
      R => SR(0)
    );
\value_reg_13_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(10),
      Q => value_reg_13(10),
      R => SR(0)
    );
\value_reg_13_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(11),
      Q => value_reg_13(11),
      R => SR(0)
    );
\value_reg_13_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(1),
      Q => value_reg_13(1),
      R => SR(0)
    );
\value_reg_13_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(2),
      Q => value_reg_13(2),
      R => SR(0)
    );
\value_reg_13_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(3),
      Q => value_reg_13(3),
      R => SR(0)
    );
\value_reg_13_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(4),
      Q => value_reg_13(4),
      R => SR(0)
    );
\value_reg_13_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(5),
      Q => value_reg_13(5),
      R => SR(0)
    );
\value_reg_13_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(6),
      Q => value_reg_13(6),
      R => SR(0)
    );
\value_reg_13_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(7),
      Q => value_reg_13(7),
      R => SR(0)
    );
\value_reg_13_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(8),
      Q => value_reg_13(8),
      R => SR(0)
    );
\value_reg_13_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(9),
      Q => value_reg_13(9),
      R => SR(0)
    );
\value_reg_14_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(0),
      Q => value_reg_14(0),
      R => SR(0)
    );
\value_reg_14_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(10),
      Q => value_reg_14(10),
      R => SR(0)
    );
\value_reg_14_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(11),
      Q => value_reg_14(11),
      R => SR(0)
    );
\value_reg_14_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(1),
      Q => value_reg_14(1),
      R => SR(0)
    );
\value_reg_14_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(2),
      Q => value_reg_14(2),
      R => SR(0)
    );
\value_reg_14_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(3),
      Q => value_reg_14(3),
      R => SR(0)
    );
\value_reg_14_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(4),
      Q => value_reg_14(4),
      R => SR(0)
    );
\value_reg_14_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(5),
      Q => value_reg_14(5),
      R => SR(0)
    );
\value_reg_14_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(6),
      Q => value_reg_14(6),
      R => SR(0)
    );
\value_reg_14_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(7),
      Q => value_reg_14(7),
      R => SR(0)
    );
\value_reg_14_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(8),
      Q => value_reg_14(8),
      R => SR(0)
    );
\value_reg_14_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(9),
      Q => value_reg_14(9),
      R => SR(0)
    );
\value_reg_15_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(0),
      Q => value_reg_15(0),
      R => SR(0)
    );
\value_reg_15_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(10),
      Q => value_reg_15(10),
      R => SR(0)
    );
\value_reg_15_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(11),
      Q => value_reg_15(11),
      R => SR(0)
    );
\value_reg_15_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(1),
      Q => value_reg_15(1),
      R => SR(0)
    );
\value_reg_15_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(2),
      Q => value_reg_15(2),
      R => SR(0)
    );
\value_reg_15_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(3),
      Q => value_reg_15(3),
      R => SR(0)
    );
\value_reg_15_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(4),
      Q => value_reg_15(4),
      R => SR(0)
    );
\value_reg_15_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(5),
      Q => value_reg_15(5),
      R => SR(0)
    );
\value_reg_15_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(6),
      Q => value_reg_15(6),
      R => SR(0)
    );
\value_reg_15_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(7),
      Q => value_reg_15(7),
      R => SR(0)
    );
\value_reg_15_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(8),
      Q => value_reg_15(8),
      R => SR(0)
    );
\value_reg_15_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(9),
      Q => value_reg_15(9),
      R => SR(0)
    );
\value_reg_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(0),
      Q => value_reg_1(0),
      R => SR(0)
    );
\value_reg_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(10),
      Q => value_reg_1(10),
      R => SR(0)
    );
\value_reg_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(11),
      Q => value_reg_1(11),
      R => SR(0)
    );
\value_reg_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(1),
      Q => value_reg_1(1),
      R => SR(0)
    );
\value_reg_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(2),
      Q => value_reg_1(2),
      R => SR(0)
    );
\value_reg_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(3),
      Q => value_reg_1(3),
      R => SR(0)
    );
\value_reg_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(4),
      Q => value_reg_1(4),
      R => SR(0)
    );
\value_reg_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(5),
      Q => value_reg_1(5),
      R => SR(0)
    );
\value_reg_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(6),
      Q => value_reg_1(6),
      R => SR(0)
    );
\value_reg_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(7),
      Q => value_reg_1(7),
      R => SR(0)
    );
\value_reg_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(8),
      Q => value_reg_1(8),
      R => SR(0)
    );
\value_reg_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(9),
      Q => value_reg_1(9),
      R => SR(0)
    );
\value_reg_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(0),
      Q => value_reg_2(0),
      R => SR(0)
    );
\value_reg_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(10),
      Q => value_reg_2(10),
      R => SR(0)
    );
\value_reg_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(11),
      Q => value_reg_2(11),
      R => SR(0)
    );
\value_reg_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(1),
      Q => value_reg_2(1),
      R => SR(0)
    );
\value_reg_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(2),
      Q => value_reg_2(2),
      R => SR(0)
    );
\value_reg_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(3),
      Q => value_reg_2(3),
      R => SR(0)
    );
\value_reg_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(4),
      Q => value_reg_2(4),
      R => SR(0)
    );
\value_reg_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(5),
      Q => value_reg_2(5),
      R => SR(0)
    );
\value_reg_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(6),
      Q => value_reg_2(6),
      R => SR(0)
    );
\value_reg_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(7),
      Q => value_reg_2(7),
      R => SR(0)
    );
\value_reg_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(8),
      Q => value_reg_2(8),
      R => SR(0)
    );
\value_reg_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(9),
      Q => value_reg_2(9),
      R => SR(0)
    );
\value_reg_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(0),
      Q => value_reg_3(0),
      R => SR(0)
    );
\value_reg_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(10),
      Q => value_reg_3(10),
      R => SR(0)
    );
\value_reg_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(11),
      Q => value_reg_3(11),
      R => SR(0)
    );
\value_reg_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(1),
      Q => value_reg_3(1),
      R => SR(0)
    );
\value_reg_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(2),
      Q => value_reg_3(2),
      R => SR(0)
    );
\value_reg_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(3),
      Q => value_reg_3(3),
      R => SR(0)
    );
\value_reg_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(4),
      Q => value_reg_3(4),
      R => SR(0)
    );
\value_reg_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(5),
      Q => value_reg_3(5),
      R => SR(0)
    );
\value_reg_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(6),
      Q => value_reg_3(6),
      R => SR(0)
    );
\value_reg_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(7),
      Q => value_reg_3(7),
      R => SR(0)
    );
\value_reg_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(8),
      Q => value_reg_3(8),
      R => SR(0)
    );
\value_reg_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(9),
      Q => value_reg_3(9),
      R => SR(0)
    );
\value_reg_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(0),
      Q => value_reg_4(0),
      R => SR(0)
    );
\value_reg_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(10),
      Q => value_reg_4(10),
      R => SR(0)
    );
\value_reg_4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(11),
      Q => value_reg_4(11),
      R => SR(0)
    );
\value_reg_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(1),
      Q => value_reg_4(1),
      R => SR(0)
    );
\value_reg_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(2),
      Q => value_reg_4(2),
      R => SR(0)
    );
\value_reg_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(3),
      Q => value_reg_4(3),
      R => SR(0)
    );
\value_reg_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(4),
      Q => value_reg_4(4),
      R => SR(0)
    );
\value_reg_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(5),
      Q => value_reg_4(5),
      R => SR(0)
    );
\value_reg_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(6),
      Q => value_reg_4(6),
      R => SR(0)
    );
\value_reg_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(7),
      Q => value_reg_4(7),
      R => SR(0)
    );
\value_reg_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(8),
      Q => value_reg_4(8),
      R => SR(0)
    );
\value_reg_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(9),
      Q => value_reg_4(9),
      R => SR(0)
    );
\value_reg_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(0),
      Q => value_reg_5(0),
      R => SR(0)
    );
\value_reg_5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(10),
      Q => value_reg_5(10),
      R => SR(0)
    );
\value_reg_5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(11),
      Q => value_reg_5(11),
      R => SR(0)
    );
\value_reg_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(1),
      Q => value_reg_5(1),
      R => SR(0)
    );
\value_reg_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(2),
      Q => value_reg_5(2),
      R => SR(0)
    );
\value_reg_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(3),
      Q => value_reg_5(3),
      R => SR(0)
    );
\value_reg_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(4),
      Q => value_reg_5(4),
      R => SR(0)
    );
\value_reg_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(5),
      Q => value_reg_5(5),
      R => SR(0)
    );
\value_reg_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(6),
      Q => value_reg_5(6),
      R => SR(0)
    );
\value_reg_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(7),
      Q => value_reg_5(7),
      R => SR(0)
    );
\value_reg_5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(8),
      Q => value_reg_5(8),
      R => SR(0)
    );
\value_reg_5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(9),
      Q => value_reg_5(9),
      R => SR(0)
    );
\value_reg_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(0),
      Q => value_reg_6(0),
      R => SR(0)
    );
\value_reg_6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(10),
      Q => value_reg_6(10),
      R => SR(0)
    );
\value_reg_6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(11),
      Q => value_reg_6(11),
      R => SR(0)
    );
\value_reg_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(1),
      Q => value_reg_6(1),
      R => SR(0)
    );
\value_reg_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(2),
      Q => value_reg_6(2),
      R => SR(0)
    );
\value_reg_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(3),
      Q => value_reg_6(3),
      R => SR(0)
    );
\value_reg_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(4),
      Q => value_reg_6(4),
      R => SR(0)
    );
\value_reg_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(5),
      Q => value_reg_6(5),
      R => SR(0)
    );
\value_reg_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(6),
      Q => value_reg_6(6),
      R => SR(0)
    );
\value_reg_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(7),
      Q => value_reg_6(7),
      R => SR(0)
    );
\value_reg_6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(8),
      Q => value_reg_6(8),
      R => SR(0)
    );
\value_reg_6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(9),
      Q => value_reg_6(9),
      R => SR(0)
    );
\value_reg_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(0),
      Q => value_reg_7(0),
      R => SR(0)
    );
\value_reg_7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(10),
      Q => value_reg_7(10),
      R => SR(0)
    );
\value_reg_7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(11),
      Q => value_reg_7(11),
      R => SR(0)
    );
\value_reg_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(1),
      Q => value_reg_7(1),
      R => SR(0)
    );
\value_reg_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(2),
      Q => value_reg_7(2),
      R => SR(0)
    );
\value_reg_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(3),
      Q => value_reg_7(3),
      R => SR(0)
    );
\value_reg_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(4),
      Q => value_reg_7(4),
      R => SR(0)
    );
\value_reg_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(5),
      Q => value_reg_7(5),
      R => SR(0)
    );
\value_reg_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(6),
      Q => value_reg_7(6),
      R => SR(0)
    );
\value_reg_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(7),
      Q => value_reg_7(7),
      R => SR(0)
    );
\value_reg_7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(8),
      Q => value_reg_7(8),
      R => SR(0)
    );
\value_reg_7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(9),
      Q => value_reg_7(9),
      R => SR(0)
    );
\value_reg_8_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(0),
      Q => value_reg_8(0),
      R => SR(0)
    );
\value_reg_8_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(10),
      Q => value_reg_8(10),
      R => SR(0)
    );
\value_reg_8_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(11),
      Q => value_reg_8(11),
      R => SR(0)
    );
\value_reg_8_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(1),
      Q => value_reg_8(1),
      R => SR(0)
    );
\value_reg_8_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(2),
      Q => value_reg_8(2),
      R => SR(0)
    );
\value_reg_8_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(3),
      Q => value_reg_8(3),
      R => SR(0)
    );
\value_reg_8_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(4),
      Q => value_reg_8(4),
      R => SR(0)
    );
\value_reg_8_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(5),
      Q => value_reg_8(5),
      R => SR(0)
    );
\value_reg_8_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(6),
      Q => value_reg_8(6),
      R => SR(0)
    );
\value_reg_8_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(7),
      Q => value_reg_8(7),
      R => SR(0)
    );
\value_reg_8_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(8),
      Q => value_reg_8(8),
      R => SR(0)
    );
\value_reg_8_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(9),
      Q => value_reg_8(9),
      R => SR(0)
    );
\value_reg_9_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(0),
      Q => value_reg_9(0),
      R => SR(0)
    );
\value_reg_9_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(10),
      Q => value_reg_9(10),
      R => SR(0)
    );
\value_reg_9_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(11),
      Q => value_reg_9(11),
      R => SR(0)
    );
\value_reg_9_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(1),
      Q => value_reg_9(1),
      R => SR(0)
    );
\value_reg_9_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(2),
      Q => value_reg_9(2),
      R => SR(0)
    );
\value_reg_9_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(3),
      Q => value_reg_9(3),
      R => SR(0)
    );
\value_reg_9_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(4),
      Q => value_reg_9(4),
      R => SR(0)
    );
\value_reg_9_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(5),
      Q => value_reg_9(5),
      R => SR(0)
    );
\value_reg_9_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(6),
      Q => value_reg_9(6),
      R => SR(0)
    );
\value_reg_9_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(7),
      Q => value_reg_9(7),
      R => SR(0)
    );
\value_reg_9_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(8),
      Q => value_reg_9(8),
      R => SR(0)
    );
\value_reg_9_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(9),
      Q => value_reg_9(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_6 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sum_reg_3_0_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sum_reg_3_0_reg[14]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    over_thld_reg_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_6 : entity is "averaging";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_6 is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal sum_reg_0_0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_00 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_10 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_20 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_3 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_30 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_4 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_40 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_4[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_4_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_5 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_50 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_5[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_5_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_6 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_60 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_6[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_6_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_0_7 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sum_reg_0_70 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sum_reg_0_7[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_0_7_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_00 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_10 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_20 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_2[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1_3 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sum_reg_1_30 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \sum_reg_1_3[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[13]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1_3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_2_0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sum_reg_2_00 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sum_reg_2_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[14]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[14]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_2_1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sum_reg_2_10 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sum_reg_2_1[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[14]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[14]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_2_1_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_10_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0[7]_i_9_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \sum_reg_3_0_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal value_reg_0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_10 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_11 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_12 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_13 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_14 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_15 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_5 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_6 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_7 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_8 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal value_reg_9 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\over_thld_reg0_carry__0_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(10),
      I1 => over_thld_reg_reg(10),
      I2 => over_thld_reg_reg(11),
      I3 => \^q\(11),
      O => \sum_reg_3_0_reg[14]_1\(1)
    );
\over_thld_reg0_carry__0_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(8),
      I1 => over_thld_reg_reg(8),
      I2 => over_thld_reg_reg(9),
      I3 => \^q\(9),
      O => \sum_reg_3_0_reg[14]_1\(0)
    );
\over_thld_reg0_carry__0_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => over_thld_reg_reg(10),
      I2 => \^q\(11),
      I3 => over_thld_reg_reg(11),
      O => \sum_reg_3_0_reg[14]_0\(1)
    );
\over_thld_reg0_carry__0_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => over_thld_reg_reg(8),
      I2 => \^q\(9),
      I3 => over_thld_reg_reg(9),
      O => \sum_reg_3_0_reg[14]_0\(0)
    );
\over_thld_reg0_carry_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(6),
      I1 => over_thld_reg_reg(6),
      I2 => over_thld_reg_reg(7),
      I3 => \^q\(7),
      O => DI(3)
    );
\over_thld_reg0_carry_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(4),
      I1 => over_thld_reg_reg(4),
      I2 => over_thld_reg_reg(5),
      I3 => \^q\(5),
      O => DI(2)
    );
\over_thld_reg0_carry_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(2),
      I1 => over_thld_reg_reg(2),
      I2 => over_thld_reg_reg(3),
      I3 => \^q\(3),
      O => DI(1)
    );
\over_thld_reg0_carry_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q\(0),
      I1 => over_thld_reg_reg(0),
      I2 => over_thld_reg_reg(1),
      I3 => \^q\(1),
      O => DI(0)
    );
\over_thld_reg0_carry_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => over_thld_reg_reg(6),
      I2 => \^q\(7),
      I3 => over_thld_reg_reg(7),
      O => S(3)
    );
\over_thld_reg0_carry_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => over_thld_reg_reg(4),
      I2 => \^q\(5),
      I3 => over_thld_reg_reg(5),
      O => S(2)
    );
\over_thld_reg0_carry_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => over_thld_reg_reg(2),
      I2 => \^q\(3),
      I3 => over_thld_reg_reg(3),
      O => S(1)
    );
\over_thld_reg0_carry_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => over_thld_reg_reg(0),
      I2 => \^q\(1),
      I3 => over_thld_reg_reg(1),
      O => S(0)
    );
\sum_reg_0_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(11),
      I1 => value_reg_1(11),
      O => \sum_reg_0_0[11]_i_2_n_0\
    );
\sum_reg_0_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(10),
      I1 => value_reg_1(10),
      O => \sum_reg_0_0[11]_i_3_n_0\
    );
\sum_reg_0_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(9),
      I1 => value_reg_1(9),
      O => \sum_reg_0_0[11]_i_4_n_0\
    );
\sum_reg_0_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(8),
      I1 => value_reg_1(8),
      O => \sum_reg_0_0[11]_i_5_n_0\
    );
\sum_reg_0_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(3),
      I1 => value_reg_1(3),
      O => \sum_reg_0_0[3]_i_2_n_0\
    );
\sum_reg_0_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(2),
      I1 => value_reg_1(2),
      O => \sum_reg_0_0[3]_i_3_n_0\
    );
\sum_reg_0_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(1),
      I1 => value_reg_1(1),
      O => \sum_reg_0_0[3]_i_4_n_0\
    );
\sum_reg_0_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(0),
      I1 => value_reg_1(0),
      O => \sum_reg_0_0[3]_i_5_n_0\
    );
\sum_reg_0_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(7),
      I1 => value_reg_1(7),
      O => \sum_reg_0_0[7]_i_2_n_0\
    );
\sum_reg_0_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(6),
      I1 => value_reg_1(6),
      O => \sum_reg_0_0[7]_i_3_n_0\
    );
\sum_reg_0_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(5),
      I1 => value_reg_1(5),
      O => \sum_reg_0_0[7]_i_4_n_0\
    );
\sum_reg_0_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_0(4),
      I1 => value_reg_1(4),
      O => \sum_reg_0_0[7]_i_5_n_0\
    );
\sum_reg_0_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(0),
      Q => sum_reg_0_0(0),
      R => SR(0)
    );
\sum_reg_0_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(10),
      Q => sum_reg_0_0(10),
      R => SR(0)
    );
\sum_reg_0_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(11),
      Q => sum_reg_0_0(11),
      R => SR(0)
    );
\sum_reg_0_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(11 downto 8),
      O(3 downto 0) => sum_reg_0_00(11 downto 8),
      S(3) => \sum_reg_0_0[11]_i_2_n_0\,
      S(2) => \sum_reg_0_0[11]_i_3_n_0\,
      S(1) => \sum_reg_0_0[11]_i_4_n_0\,
      S(0) => \sum_reg_0_0[11]_i_5_n_0\
    );
\sum_reg_0_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(12),
      Q => sum_reg_0_0(12),
      R => SR(0)
    );
\sum_reg_0_0_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_0_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_00(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_0_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(1),
      Q => sum_reg_0_0(1),
      R => SR(0)
    );
\sum_reg_0_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(2),
      Q => sum_reg_0_0(2),
      R => SR(0)
    );
\sum_reg_0_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(3),
      Q => sum_reg_0_0(3),
      R => SR(0)
    );
\sum_reg_0_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(3 downto 0),
      O(3 downto 0) => sum_reg_0_00(3 downto 0),
      S(3) => \sum_reg_0_0[3]_i_2_n_0\,
      S(2) => \sum_reg_0_0[3]_i_3_n_0\,
      S(1) => \sum_reg_0_0[3]_i_4_n_0\,
      S(0) => \sum_reg_0_0[3]_i_5_n_0\
    );
\sum_reg_0_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(4),
      Q => sum_reg_0_0(4),
      R => SR(0)
    );
\sum_reg_0_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(5),
      Q => sum_reg_0_0(5),
      R => SR(0)
    );
\sum_reg_0_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(6),
      Q => sum_reg_0_0(6),
      R => SR(0)
    );
\sum_reg_0_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(7),
      Q => sum_reg_0_0(7),
      R => SR(0)
    );
\sum_reg_0_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_0(7 downto 4),
      O(3 downto 0) => sum_reg_0_00(7 downto 4),
      S(3) => \sum_reg_0_0[7]_i_2_n_0\,
      S(2) => \sum_reg_0_0[7]_i_3_n_0\,
      S(1) => \sum_reg_0_0[7]_i_4_n_0\,
      S(0) => \sum_reg_0_0[7]_i_5_n_0\
    );
\sum_reg_0_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(8),
      Q => sum_reg_0_0(8),
      R => SR(0)
    );
\sum_reg_0_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_00(9),
      Q => sum_reg_0_0(9),
      R => SR(0)
    );
\sum_reg_0_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(11),
      I1 => value_reg_3(11),
      O => \sum_reg_0_1[11]_i_2_n_0\
    );
\sum_reg_0_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(10),
      I1 => value_reg_3(10),
      O => \sum_reg_0_1[11]_i_3_n_0\
    );
\sum_reg_0_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(9),
      I1 => value_reg_3(9),
      O => \sum_reg_0_1[11]_i_4_n_0\
    );
\sum_reg_0_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(8),
      I1 => value_reg_3(8),
      O => \sum_reg_0_1[11]_i_5_n_0\
    );
\sum_reg_0_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(3),
      I1 => value_reg_3(3),
      O => \sum_reg_0_1[3]_i_2_n_0\
    );
\sum_reg_0_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(2),
      I1 => value_reg_3(2),
      O => \sum_reg_0_1[3]_i_3_n_0\
    );
\sum_reg_0_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(1),
      I1 => value_reg_3(1),
      O => \sum_reg_0_1[3]_i_4_n_0\
    );
\sum_reg_0_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(0),
      I1 => value_reg_3(0),
      O => \sum_reg_0_1[3]_i_5_n_0\
    );
\sum_reg_0_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(7),
      I1 => value_reg_3(7),
      O => \sum_reg_0_1[7]_i_2_n_0\
    );
\sum_reg_0_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(6),
      I1 => value_reg_3(6),
      O => \sum_reg_0_1[7]_i_3_n_0\
    );
\sum_reg_0_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(5),
      I1 => value_reg_3(5),
      O => \sum_reg_0_1[7]_i_4_n_0\
    );
\sum_reg_0_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_2(4),
      I1 => value_reg_3(4),
      O => \sum_reg_0_1[7]_i_5_n_0\
    );
\sum_reg_0_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(0),
      Q => sum_reg_0_1(0),
      R => SR(0)
    );
\sum_reg_0_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(10),
      Q => sum_reg_0_1(10),
      R => SR(0)
    );
\sum_reg_0_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(11),
      Q => sum_reg_0_1(11),
      R => SR(0)
    );
\sum_reg_0_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(11 downto 8),
      O(3 downto 0) => sum_reg_0_10(11 downto 8),
      S(3) => \sum_reg_0_1[11]_i_2_n_0\,
      S(2) => \sum_reg_0_1[11]_i_3_n_0\,
      S(1) => \sum_reg_0_1[11]_i_4_n_0\,
      S(0) => \sum_reg_0_1[11]_i_5_n_0\
    );
\sum_reg_0_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(12),
      Q => sum_reg_0_1(12),
      R => SR(0)
    );
\sum_reg_0_1_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_1_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_10(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_1_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(1),
      Q => sum_reg_0_1(1),
      R => SR(0)
    );
\sum_reg_0_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(2),
      Q => sum_reg_0_1(2),
      R => SR(0)
    );
\sum_reg_0_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(3),
      Q => sum_reg_0_1(3),
      R => SR(0)
    );
\sum_reg_0_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(3 downto 0),
      O(3 downto 0) => sum_reg_0_10(3 downto 0),
      S(3) => \sum_reg_0_1[3]_i_2_n_0\,
      S(2) => \sum_reg_0_1[3]_i_3_n_0\,
      S(1) => \sum_reg_0_1[3]_i_4_n_0\,
      S(0) => \sum_reg_0_1[3]_i_5_n_0\
    );
\sum_reg_0_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(4),
      Q => sum_reg_0_1(4),
      R => SR(0)
    );
\sum_reg_0_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(5),
      Q => sum_reg_0_1(5),
      R => SR(0)
    );
\sum_reg_0_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(6),
      Q => sum_reg_0_1(6),
      R => SR(0)
    );
\sum_reg_0_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(7),
      Q => sum_reg_0_1(7),
      R => SR(0)
    );
\sum_reg_0_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_2(7 downto 4),
      O(3 downto 0) => sum_reg_0_10(7 downto 4),
      S(3) => \sum_reg_0_1[7]_i_2_n_0\,
      S(2) => \sum_reg_0_1[7]_i_3_n_0\,
      S(1) => \sum_reg_0_1[7]_i_4_n_0\,
      S(0) => \sum_reg_0_1[7]_i_5_n_0\
    );
\sum_reg_0_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(8),
      Q => sum_reg_0_1(8),
      R => SR(0)
    );
\sum_reg_0_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_10(9),
      Q => sum_reg_0_1(9),
      R => SR(0)
    );
\sum_reg_0_2[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(11),
      I1 => value_reg_5(11),
      O => \sum_reg_0_2[11]_i_2_n_0\
    );
\sum_reg_0_2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(10),
      I1 => value_reg_5(10),
      O => \sum_reg_0_2[11]_i_3_n_0\
    );
\sum_reg_0_2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(9),
      I1 => value_reg_5(9),
      O => \sum_reg_0_2[11]_i_4_n_0\
    );
\sum_reg_0_2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(8),
      I1 => value_reg_5(8),
      O => \sum_reg_0_2[11]_i_5_n_0\
    );
\sum_reg_0_2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(3),
      I1 => value_reg_5(3),
      O => \sum_reg_0_2[3]_i_2_n_0\
    );
\sum_reg_0_2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(2),
      I1 => value_reg_5(2),
      O => \sum_reg_0_2[3]_i_3_n_0\
    );
\sum_reg_0_2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(1),
      I1 => value_reg_5(1),
      O => \sum_reg_0_2[3]_i_4_n_0\
    );
\sum_reg_0_2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(0),
      I1 => value_reg_5(0),
      O => \sum_reg_0_2[3]_i_5_n_0\
    );
\sum_reg_0_2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(7),
      I1 => value_reg_5(7),
      O => \sum_reg_0_2[7]_i_2_n_0\
    );
\sum_reg_0_2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(6),
      I1 => value_reg_5(6),
      O => \sum_reg_0_2[7]_i_3_n_0\
    );
\sum_reg_0_2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(5),
      I1 => value_reg_5(5),
      O => \sum_reg_0_2[7]_i_4_n_0\
    );
\sum_reg_0_2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_4(4),
      I1 => value_reg_5(4),
      O => \sum_reg_0_2[7]_i_5_n_0\
    );
\sum_reg_0_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(0),
      Q => sum_reg_0_2(0),
      R => SR(0)
    );
\sum_reg_0_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(10),
      Q => sum_reg_0_2(10),
      R => SR(0)
    );
\sum_reg_0_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(11),
      Q => sum_reg_0_2(11),
      R => SR(0)
    );
\sum_reg_0_2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_2_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(11 downto 8),
      O(3 downto 0) => sum_reg_0_20(11 downto 8),
      S(3) => \sum_reg_0_2[11]_i_2_n_0\,
      S(2) => \sum_reg_0_2[11]_i_3_n_0\,
      S(1) => \sum_reg_0_2[11]_i_4_n_0\,
      S(0) => \sum_reg_0_2[11]_i_5_n_0\
    );
\sum_reg_0_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(12),
      Q => sum_reg_0_2(12),
      R => SR(0)
    );
\sum_reg_0_2_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_2_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_20(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_2_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(1),
      Q => sum_reg_0_2(1),
      R => SR(0)
    );
\sum_reg_0_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(2),
      Q => sum_reg_0_2(2),
      R => SR(0)
    );
\sum_reg_0_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(3),
      Q => sum_reg_0_2(3),
      R => SR(0)
    );
\sum_reg_0_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_2_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(3 downto 0),
      O(3 downto 0) => sum_reg_0_20(3 downto 0),
      S(3) => \sum_reg_0_2[3]_i_2_n_0\,
      S(2) => \sum_reg_0_2[3]_i_3_n_0\,
      S(1) => \sum_reg_0_2[3]_i_4_n_0\,
      S(0) => \sum_reg_0_2[3]_i_5_n_0\
    );
\sum_reg_0_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(4),
      Q => sum_reg_0_2(4),
      R => SR(0)
    );
\sum_reg_0_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(5),
      Q => sum_reg_0_2(5),
      R => SR(0)
    );
\sum_reg_0_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(6),
      Q => sum_reg_0_2(6),
      R => SR(0)
    );
\sum_reg_0_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(7),
      Q => sum_reg_0_2(7),
      R => SR(0)
    );
\sum_reg_0_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_2_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_2_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_2_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_2_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_4(7 downto 4),
      O(3 downto 0) => sum_reg_0_20(7 downto 4),
      S(3) => \sum_reg_0_2[7]_i_2_n_0\,
      S(2) => \sum_reg_0_2[7]_i_3_n_0\,
      S(1) => \sum_reg_0_2[7]_i_4_n_0\,
      S(0) => \sum_reg_0_2[7]_i_5_n_0\
    );
\sum_reg_0_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(8),
      Q => sum_reg_0_2(8),
      R => SR(0)
    );
\sum_reg_0_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_20(9),
      Q => sum_reg_0_2(9),
      R => SR(0)
    );
\sum_reg_0_3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(11),
      I1 => value_reg_7(11),
      O => \sum_reg_0_3[11]_i_2_n_0\
    );
\sum_reg_0_3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(10),
      I1 => value_reg_7(10),
      O => \sum_reg_0_3[11]_i_3_n_0\
    );
\sum_reg_0_3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(9),
      I1 => value_reg_7(9),
      O => \sum_reg_0_3[11]_i_4_n_0\
    );
\sum_reg_0_3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(8),
      I1 => value_reg_7(8),
      O => \sum_reg_0_3[11]_i_5_n_0\
    );
\sum_reg_0_3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(3),
      I1 => value_reg_7(3),
      O => \sum_reg_0_3[3]_i_2_n_0\
    );
\sum_reg_0_3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(2),
      I1 => value_reg_7(2),
      O => \sum_reg_0_3[3]_i_3_n_0\
    );
\sum_reg_0_3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(1),
      I1 => value_reg_7(1),
      O => \sum_reg_0_3[3]_i_4_n_0\
    );
\sum_reg_0_3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(0),
      I1 => value_reg_7(0),
      O => \sum_reg_0_3[3]_i_5_n_0\
    );
\sum_reg_0_3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(7),
      I1 => value_reg_7(7),
      O => \sum_reg_0_3[7]_i_2_n_0\
    );
\sum_reg_0_3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(6),
      I1 => value_reg_7(6),
      O => \sum_reg_0_3[7]_i_3_n_0\
    );
\sum_reg_0_3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(5),
      I1 => value_reg_7(5),
      O => \sum_reg_0_3[7]_i_4_n_0\
    );
\sum_reg_0_3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_6(4),
      I1 => value_reg_7(4),
      O => \sum_reg_0_3[7]_i_5_n_0\
    );
\sum_reg_0_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(0),
      Q => sum_reg_0_3(0),
      R => SR(0)
    );
\sum_reg_0_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(10),
      Q => sum_reg_0_3(10),
      R => SR(0)
    );
\sum_reg_0_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(11),
      Q => sum_reg_0_3(11),
      R => SR(0)
    );
\sum_reg_0_3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_3_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(11 downto 8),
      O(3 downto 0) => sum_reg_0_30(11 downto 8),
      S(3) => \sum_reg_0_3[11]_i_2_n_0\,
      S(2) => \sum_reg_0_3[11]_i_3_n_0\,
      S(1) => \sum_reg_0_3[11]_i_4_n_0\,
      S(0) => \sum_reg_0_3[11]_i_5_n_0\
    );
\sum_reg_0_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(12),
      Q => sum_reg_0_3(12),
      R => SR(0)
    );
\sum_reg_0_3_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_3_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_30(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_3_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(1),
      Q => sum_reg_0_3(1),
      R => SR(0)
    );
\sum_reg_0_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(2),
      Q => sum_reg_0_3(2),
      R => SR(0)
    );
\sum_reg_0_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(3),
      Q => sum_reg_0_3(3),
      R => SR(0)
    );
\sum_reg_0_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_3_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(3 downto 0),
      O(3 downto 0) => sum_reg_0_30(3 downto 0),
      S(3) => \sum_reg_0_3[3]_i_2_n_0\,
      S(2) => \sum_reg_0_3[3]_i_3_n_0\,
      S(1) => \sum_reg_0_3[3]_i_4_n_0\,
      S(0) => \sum_reg_0_3[3]_i_5_n_0\
    );
\sum_reg_0_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(4),
      Q => sum_reg_0_3(4),
      R => SR(0)
    );
\sum_reg_0_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(5),
      Q => sum_reg_0_3(5),
      R => SR(0)
    );
\sum_reg_0_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(6),
      Q => sum_reg_0_3(6),
      R => SR(0)
    );
\sum_reg_0_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(7),
      Q => sum_reg_0_3(7),
      R => SR(0)
    );
\sum_reg_0_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_3_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_3_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_3_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_3_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_6(7 downto 4),
      O(3 downto 0) => sum_reg_0_30(7 downto 4),
      S(3) => \sum_reg_0_3[7]_i_2_n_0\,
      S(2) => \sum_reg_0_3[7]_i_3_n_0\,
      S(1) => \sum_reg_0_3[7]_i_4_n_0\,
      S(0) => \sum_reg_0_3[7]_i_5_n_0\
    );
\sum_reg_0_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(8),
      Q => sum_reg_0_3(8),
      R => SR(0)
    );
\sum_reg_0_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_30(9),
      Q => sum_reg_0_3(9),
      R => SR(0)
    );
\sum_reg_0_4[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(11),
      I1 => value_reg_9(11),
      O => \sum_reg_0_4[11]_i_2_n_0\
    );
\sum_reg_0_4[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(10),
      I1 => value_reg_9(10),
      O => \sum_reg_0_4[11]_i_3_n_0\
    );
\sum_reg_0_4[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(9),
      I1 => value_reg_9(9),
      O => \sum_reg_0_4[11]_i_4_n_0\
    );
\sum_reg_0_4[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(8),
      I1 => value_reg_9(8),
      O => \sum_reg_0_4[11]_i_5_n_0\
    );
\sum_reg_0_4[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(3),
      I1 => value_reg_9(3),
      O => \sum_reg_0_4[3]_i_2_n_0\
    );
\sum_reg_0_4[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(2),
      I1 => value_reg_9(2),
      O => \sum_reg_0_4[3]_i_3_n_0\
    );
\sum_reg_0_4[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(1),
      I1 => value_reg_9(1),
      O => \sum_reg_0_4[3]_i_4_n_0\
    );
\sum_reg_0_4[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(0),
      I1 => value_reg_9(0),
      O => \sum_reg_0_4[3]_i_5_n_0\
    );
\sum_reg_0_4[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(7),
      I1 => value_reg_9(7),
      O => \sum_reg_0_4[7]_i_2_n_0\
    );
\sum_reg_0_4[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(6),
      I1 => value_reg_9(6),
      O => \sum_reg_0_4[7]_i_3_n_0\
    );
\sum_reg_0_4[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(5),
      I1 => value_reg_9(5),
      O => \sum_reg_0_4[7]_i_4_n_0\
    );
\sum_reg_0_4[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_8(4),
      I1 => value_reg_9(4),
      O => \sum_reg_0_4[7]_i_5_n_0\
    );
\sum_reg_0_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(0),
      Q => sum_reg_0_4(0),
      R => SR(0)
    );
\sum_reg_0_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(10),
      Q => sum_reg_0_4(10),
      R => SR(0)
    );
\sum_reg_0_4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(11),
      Q => sum_reg_0_4(11),
      R => SR(0)
    );
\sum_reg_0_4_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_4_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(11 downto 8),
      O(3 downto 0) => sum_reg_0_40(11 downto 8),
      S(3) => \sum_reg_0_4[11]_i_2_n_0\,
      S(2) => \sum_reg_0_4[11]_i_3_n_0\,
      S(1) => \sum_reg_0_4[11]_i_4_n_0\,
      S(0) => \sum_reg_0_4[11]_i_5_n_0\
    );
\sum_reg_0_4_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(12),
      Q => sum_reg_0_4(12),
      R => SR(0)
    );
\sum_reg_0_4_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_4_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_40(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_4_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(1),
      Q => sum_reg_0_4(1),
      R => SR(0)
    );
\sum_reg_0_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(2),
      Q => sum_reg_0_4(2),
      R => SR(0)
    );
\sum_reg_0_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(3),
      Q => sum_reg_0_4(3),
      R => SR(0)
    );
\sum_reg_0_4_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_4_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(3 downto 0),
      O(3 downto 0) => sum_reg_0_40(3 downto 0),
      S(3) => \sum_reg_0_4[3]_i_2_n_0\,
      S(2) => \sum_reg_0_4[3]_i_3_n_0\,
      S(1) => \sum_reg_0_4[3]_i_4_n_0\,
      S(0) => \sum_reg_0_4[3]_i_5_n_0\
    );
\sum_reg_0_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(4),
      Q => sum_reg_0_4(4),
      R => SR(0)
    );
\sum_reg_0_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(5),
      Q => sum_reg_0_4(5),
      R => SR(0)
    );
\sum_reg_0_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(6),
      Q => sum_reg_0_4(6),
      R => SR(0)
    );
\sum_reg_0_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(7),
      Q => sum_reg_0_4(7),
      R => SR(0)
    );
\sum_reg_0_4_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_4_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_4_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_4_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_4_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_4_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_8(7 downto 4),
      O(3 downto 0) => sum_reg_0_40(7 downto 4),
      S(3) => \sum_reg_0_4[7]_i_2_n_0\,
      S(2) => \sum_reg_0_4[7]_i_3_n_0\,
      S(1) => \sum_reg_0_4[7]_i_4_n_0\,
      S(0) => \sum_reg_0_4[7]_i_5_n_0\
    );
\sum_reg_0_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(8),
      Q => sum_reg_0_4(8),
      R => SR(0)
    );
\sum_reg_0_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_40(9),
      Q => sum_reg_0_4(9),
      R => SR(0)
    );
\sum_reg_0_5[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(11),
      I1 => value_reg_11(11),
      O => \sum_reg_0_5[11]_i_2_n_0\
    );
\sum_reg_0_5[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(10),
      I1 => value_reg_11(10),
      O => \sum_reg_0_5[11]_i_3_n_0\
    );
\sum_reg_0_5[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(9),
      I1 => value_reg_11(9),
      O => \sum_reg_0_5[11]_i_4_n_0\
    );
\sum_reg_0_5[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(8),
      I1 => value_reg_11(8),
      O => \sum_reg_0_5[11]_i_5_n_0\
    );
\sum_reg_0_5[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(3),
      I1 => value_reg_11(3),
      O => \sum_reg_0_5[3]_i_2_n_0\
    );
\sum_reg_0_5[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(2),
      I1 => value_reg_11(2),
      O => \sum_reg_0_5[3]_i_3_n_0\
    );
\sum_reg_0_5[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(1),
      I1 => value_reg_11(1),
      O => \sum_reg_0_5[3]_i_4_n_0\
    );
\sum_reg_0_5[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(0),
      I1 => value_reg_11(0),
      O => \sum_reg_0_5[3]_i_5_n_0\
    );
\sum_reg_0_5[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(7),
      I1 => value_reg_11(7),
      O => \sum_reg_0_5[7]_i_2_n_0\
    );
\sum_reg_0_5[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(6),
      I1 => value_reg_11(6),
      O => \sum_reg_0_5[7]_i_3_n_0\
    );
\sum_reg_0_5[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(5),
      I1 => value_reg_11(5),
      O => \sum_reg_0_5[7]_i_4_n_0\
    );
\sum_reg_0_5[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_10(4),
      I1 => value_reg_11(4),
      O => \sum_reg_0_5[7]_i_5_n_0\
    );
\sum_reg_0_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(0),
      Q => sum_reg_0_5(0),
      R => SR(0)
    );
\sum_reg_0_5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(10),
      Q => sum_reg_0_5(10),
      R => SR(0)
    );
\sum_reg_0_5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(11),
      Q => sum_reg_0_5(11),
      R => SR(0)
    );
\sum_reg_0_5_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_5_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(11 downto 8),
      O(3 downto 0) => sum_reg_0_50(11 downto 8),
      S(3) => \sum_reg_0_5[11]_i_2_n_0\,
      S(2) => \sum_reg_0_5[11]_i_3_n_0\,
      S(1) => \sum_reg_0_5[11]_i_4_n_0\,
      S(0) => \sum_reg_0_5[11]_i_5_n_0\
    );
\sum_reg_0_5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(12),
      Q => sum_reg_0_5(12),
      R => SR(0)
    );
\sum_reg_0_5_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_5_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_50(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_5_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(1),
      Q => sum_reg_0_5(1),
      R => SR(0)
    );
\sum_reg_0_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(2),
      Q => sum_reg_0_5(2),
      R => SR(0)
    );
\sum_reg_0_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(3),
      Q => sum_reg_0_5(3),
      R => SR(0)
    );
\sum_reg_0_5_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_5_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(3 downto 0),
      O(3 downto 0) => sum_reg_0_50(3 downto 0),
      S(3) => \sum_reg_0_5[3]_i_2_n_0\,
      S(2) => \sum_reg_0_5[3]_i_3_n_0\,
      S(1) => \sum_reg_0_5[3]_i_4_n_0\,
      S(0) => \sum_reg_0_5[3]_i_5_n_0\
    );
\sum_reg_0_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(4),
      Q => sum_reg_0_5(4),
      R => SR(0)
    );
\sum_reg_0_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(5),
      Q => sum_reg_0_5(5),
      R => SR(0)
    );
\sum_reg_0_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(6),
      Q => sum_reg_0_5(6),
      R => SR(0)
    );
\sum_reg_0_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(7),
      Q => sum_reg_0_5(7),
      R => SR(0)
    );
\sum_reg_0_5_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_5_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_5_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_5_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_5_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_5_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_10(7 downto 4),
      O(3 downto 0) => sum_reg_0_50(7 downto 4),
      S(3) => \sum_reg_0_5[7]_i_2_n_0\,
      S(2) => \sum_reg_0_5[7]_i_3_n_0\,
      S(1) => \sum_reg_0_5[7]_i_4_n_0\,
      S(0) => \sum_reg_0_5[7]_i_5_n_0\
    );
\sum_reg_0_5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(8),
      Q => sum_reg_0_5(8),
      R => SR(0)
    );
\sum_reg_0_5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_50(9),
      Q => sum_reg_0_5(9),
      R => SR(0)
    );
\sum_reg_0_6[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(11),
      I1 => value_reg_13(11),
      O => \sum_reg_0_6[11]_i_2_n_0\
    );
\sum_reg_0_6[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(10),
      I1 => value_reg_13(10),
      O => \sum_reg_0_6[11]_i_3_n_0\
    );
\sum_reg_0_6[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(9),
      I1 => value_reg_13(9),
      O => \sum_reg_0_6[11]_i_4_n_0\
    );
\sum_reg_0_6[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(8),
      I1 => value_reg_13(8),
      O => \sum_reg_0_6[11]_i_5_n_0\
    );
\sum_reg_0_6[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(3),
      I1 => value_reg_13(3),
      O => \sum_reg_0_6[3]_i_2_n_0\
    );
\sum_reg_0_6[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(2),
      I1 => value_reg_13(2),
      O => \sum_reg_0_6[3]_i_3_n_0\
    );
\sum_reg_0_6[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(1),
      I1 => value_reg_13(1),
      O => \sum_reg_0_6[3]_i_4_n_0\
    );
\sum_reg_0_6[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(0),
      I1 => value_reg_13(0),
      O => \sum_reg_0_6[3]_i_5_n_0\
    );
\sum_reg_0_6[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(7),
      I1 => value_reg_13(7),
      O => \sum_reg_0_6[7]_i_2_n_0\
    );
\sum_reg_0_6[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(6),
      I1 => value_reg_13(6),
      O => \sum_reg_0_6[7]_i_3_n_0\
    );
\sum_reg_0_6[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(5),
      I1 => value_reg_13(5),
      O => \sum_reg_0_6[7]_i_4_n_0\
    );
\sum_reg_0_6[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_12(4),
      I1 => value_reg_13(4),
      O => \sum_reg_0_6[7]_i_5_n_0\
    );
\sum_reg_0_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(0),
      Q => sum_reg_0_6(0),
      R => SR(0)
    );
\sum_reg_0_6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(10),
      Q => sum_reg_0_6(10),
      R => SR(0)
    );
\sum_reg_0_6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(11),
      Q => sum_reg_0_6(11),
      R => SR(0)
    );
\sum_reg_0_6_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_6_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(11 downto 8),
      O(3 downto 0) => sum_reg_0_60(11 downto 8),
      S(3) => \sum_reg_0_6[11]_i_2_n_0\,
      S(2) => \sum_reg_0_6[11]_i_3_n_0\,
      S(1) => \sum_reg_0_6[11]_i_4_n_0\,
      S(0) => \sum_reg_0_6[11]_i_5_n_0\
    );
\sum_reg_0_6_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(12),
      Q => sum_reg_0_6(12),
      R => SR(0)
    );
\sum_reg_0_6_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_6_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_60(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_6_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(1),
      Q => sum_reg_0_6(1),
      R => SR(0)
    );
\sum_reg_0_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(2),
      Q => sum_reg_0_6(2),
      R => SR(0)
    );
\sum_reg_0_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(3),
      Q => sum_reg_0_6(3),
      R => SR(0)
    );
\sum_reg_0_6_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_6_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(3 downto 0),
      O(3 downto 0) => sum_reg_0_60(3 downto 0),
      S(3) => \sum_reg_0_6[3]_i_2_n_0\,
      S(2) => \sum_reg_0_6[3]_i_3_n_0\,
      S(1) => \sum_reg_0_6[3]_i_4_n_0\,
      S(0) => \sum_reg_0_6[3]_i_5_n_0\
    );
\sum_reg_0_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(4),
      Q => sum_reg_0_6(4),
      R => SR(0)
    );
\sum_reg_0_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(5),
      Q => sum_reg_0_6(5),
      R => SR(0)
    );
\sum_reg_0_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(6),
      Q => sum_reg_0_6(6),
      R => SR(0)
    );
\sum_reg_0_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(7),
      Q => sum_reg_0_6(7),
      R => SR(0)
    );
\sum_reg_0_6_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_6_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_6_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_6_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_6_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_6_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_12(7 downto 4),
      O(3 downto 0) => sum_reg_0_60(7 downto 4),
      S(3) => \sum_reg_0_6[7]_i_2_n_0\,
      S(2) => \sum_reg_0_6[7]_i_3_n_0\,
      S(1) => \sum_reg_0_6[7]_i_4_n_0\,
      S(0) => \sum_reg_0_6[7]_i_5_n_0\
    );
\sum_reg_0_6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(8),
      Q => sum_reg_0_6(8),
      R => SR(0)
    );
\sum_reg_0_6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_60(9),
      Q => sum_reg_0_6(9),
      R => SR(0)
    );
\sum_reg_0_7[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(11),
      I1 => value_reg_15(11),
      O => \sum_reg_0_7[11]_i_2_n_0\
    );
\sum_reg_0_7[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(10),
      I1 => value_reg_15(10),
      O => \sum_reg_0_7[11]_i_3_n_0\
    );
\sum_reg_0_7[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(9),
      I1 => value_reg_15(9),
      O => \sum_reg_0_7[11]_i_4_n_0\
    );
\sum_reg_0_7[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(8),
      I1 => value_reg_15(8),
      O => \sum_reg_0_7[11]_i_5_n_0\
    );
\sum_reg_0_7[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(3),
      I1 => value_reg_15(3),
      O => \sum_reg_0_7[3]_i_2_n_0\
    );
\sum_reg_0_7[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(2),
      I1 => value_reg_15(2),
      O => \sum_reg_0_7[3]_i_3_n_0\
    );
\sum_reg_0_7[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(1),
      I1 => value_reg_15(1),
      O => \sum_reg_0_7[3]_i_4_n_0\
    );
\sum_reg_0_7[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(0),
      I1 => value_reg_15(0),
      O => \sum_reg_0_7[3]_i_5_n_0\
    );
\sum_reg_0_7[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(7),
      I1 => value_reg_15(7),
      O => \sum_reg_0_7[7]_i_2_n_0\
    );
\sum_reg_0_7[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(6),
      I1 => value_reg_15(6),
      O => \sum_reg_0_7[7]_i_3_n_0\
    );
\sum_reg_0_7[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(5),
      I1 => value_reg_15(5),
      O => \sum_reg_0_7[7]_i_4_n_0\
    );
\sum_reg_0_7[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => value_reg_14(4),
      I1 => value_reg_15(4),
      O => \sum_reg_0_7[7]_i_5_n_0\
    );
\sum_reg_0_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(0),
      Q => sum_reg_0_7(0),
      R => SR(0)
    );
\sum_reg_0_7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(10),
      Q => sum_reg_0_7(10),
      R => SR(0)
    );
\sum_reg_0_7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(11),
      Q => sum_reg_0_7(11),
      R => SR(0)
    );
\sum_reg_0_7_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_0_7_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(11 downto 8),
      O(3 downto 0) => sum_reg_0_70(11 downto 8),
      S(3) => \sum_reg_0_7[11]_i_2_n_0\,
      S(2) => \sum_reg_0_7[11]_i_3_n_0\,
      S(1) => \sum_reg_0_7[11]_i_4_n_0\,
      S(0) => \sum_reg_0_7[11]_i_5_n_0\
    );
\sum_reg_0_7_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(12),
      Q => sum_reg_0_7(12),
      R => SR(0)
    );
\sum_reg_0_7_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_sum_reg_0_7_reg[12]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => sum_reg_0_70(12),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sum_reg_0_7_reg[12]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\sum_reg_0_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(1),
      Q => sum_reg_0_7(1),
      R => SR(0)
    );
\sum_reg_0_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(2),
      Q => sum_reg_0_7(2),
      R => SR(0)
    );
\sum_reg_0_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(3),
      Q => sum_reg_0_7(3),
      R => SR(0)
    );
\sum_reg_0_7_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_0_7_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(3 downto 0),
      O(3 downto 0) => sum_reg_0_70(3 downto 0),
      S(3) => \sum_reg_0_7[3]_i_2_n_0\,
      S(2) => \sum_reg_0_7[3]_i_3_n_0\,
      S(1) => \sum_reg_0_7[3]_i_4_n_0\,
      S(0) => \sum_reg_0_7[3]_i_5_n_0\
    );
\sum_reg_0_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(4),
      Q => sum_reg_0_7(4),
      R => SR(0)
    );
\sum_reg_0_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(5),
      Q => sum_reg_0_7(5),
      R => SR(0)
    );
\sum_reg_0_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(6),
      Q => sum_reg_0_7(6),
      R => SR(0)
    );
\sum_reg_0_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(7),
      Q => sum_reg_0_7(7),
      R => SR(0)
    );
\sum_reg_0_7_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_0_7_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_0_7_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_0_7_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_0_7_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_0_7_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => value_reg_14(7 downto 4),
      O(3 downto 0) => sum_reg_0_70(7 downto 4),
      S(3) => \sum_reg_0_7[7]_i_2_n_0\,
      S(2) => \sum_reg_0_7[7]_i_3_n_0\,
      S(1) => \sum_reg_0_7[7]_i_4_n_0\,
      S(0) => \sum_reg_0_7[7]_i_5_n_0\
    );
\sum_reg_0_7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(8),
      Q => sum_reg_0_7(8),
      R => SR(0)
    );
\sum_reg_0_7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_0_70(9),
      Q => sum_reg_0_7(9),
      R => SR(0)
    );
\sum_reg_1_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(11),
      I1 => sum_reg_0_1(11),
      O => \sum_reg_1_0[11]_i_2_n_0\
    );
\sum_reg_1_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(10),
      I1 => sum_reg_0_1(10),
      O => \sum_reg_1_0[11]_i_3_n_0\
    );
\sum_reg_1_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(9),
      I1 => sum_reg_0_1(9),
      O => \sum_reg_1_0[11]_i_4_n_0\
    );
\sum_reg_1_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(8),
      I1 => sum_reg_0_1(8),
      O => \sum_reg_1_0[11]_i_5_n_0\
    );
\sum_reg_1_0[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(12),
      I1 => sum_reg_0_1(12),
      O => \sum_reg_1_0[13]_i_2_n_0\
    );
\sum_reg_1_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(3),
      I1 => sum_reg_0_1(3),
      O => \sum_reg_1_0[3]_i_2_n_0\
    );
\sum_reg_1_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(2),
      I1 => sum_reg_0_1(2),
      O => \sum_reg_1_0[3]_i_3_n_0\
    );
\sum_reg_1_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(1),
      I1 => sum_reg_0_1(1),
      O => \sum_reg_1_0[3]_i_4_n_0\
    );
\sum_reg_1_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(0),
      I1 => sum_reg_0_1(0),
      O => \sum_reg_1_0[3]_i_5_n_0\
    );
\sum_reg_1_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(7),
      I1 => sum_reg_0_1(7),
      O => \sum_reg_1_0[7]_i_2_n_0\
    );
\sum_reg_1_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(6),
      I1 => sum_reg_0_1(6),
      O => \sum_reg_1_0[7]_i_3_n_0\
    );
\sum_reg_1_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(5),
      I1 => sum_reg_0_1(5),
      O => \sum_reg_1_0[7]_i_4_n_0\
    );
\sum_reg_1_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_0(4),
      I1 => sum_reg_0_1(4),
      O => \sum_reg_1_0[7]_i_5_n_0\
    );
\sum_reg_1_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(0),
      Q => sum_reg_1_0(0),
      R => SR(0)
    );
\sum_reg_1_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(10),
      Q => sum_reg_1_0(10),
      R => SR(0)
    );
\sum_reg_1_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(11),
      Q => sum_reg_1_0(11),
      R => SR(0)
    );
\sum_reg_1_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(11 downto 8),
      O(3 downto 0) => sum_reg_1_00(11 downto 8),
      S(3) => \sum_reg_1_0[11]_i_2_n_0\,
      S(2) => \sum_reg_1_0[11]_i_3_n_0\,
      S(1) => \sum_reg_1_0[11]_i_4_n_0\,
      S(0) => \sum_reg_1_0[11]_i_5_n_0\
    );
\sum_reg_1_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(12),
      Q => sum_reg_1_0(12),
      R => SR(0)
    );
\sum_reg_1_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(13),
      Q => sum_reg_1_0(13),
      R => SR(0)
    );
\sum_reg_1_0_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_00(13),
      CO(0) => \NLW_sum_reg_1_0_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_0(12),
      O(3 downto 1) => \NLW_sum_reg_1_0_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_00(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_0[13]_i_2_n_0\
    );
\sum_reg_1_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(1),
      Q => sum_reg_1_0(1),
      R => SR(0)
    );
\sum_reg_1_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(2),
      Q => sum_reg_1_0(2),
      R => SR(0)
    );
\sum_reg_1_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(3),
      Q => sum_reg_1_0(3),
      R => SR(0)
    );
\sum_reg_1_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(3 downto 0),
      O(3 downto 0) => sum_reg_1_00(3 downto 0),
      S(3) => \sum_reg_1_0[3]_i_2_n_0\,
      S(2) => \sum_reg_1_0[3]_i_3_n_0\,
      S(1) => \sum_reg_1_0[3]_i_4_n_0\,
      S(0) => \sum_reg_1_0[3]_i_5_n_0\
    );
\sum_reg_1_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(4),
      Q => sum_reg_1_0(4),
      R => SR(0)
    );
\sum_reg_1_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(5),
      Q => sum_reg_1_0(5),
      R => SR(0)
    );
\sum_reg_1_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(6),
      Q => sum_reg_1_0(6),
      R => SR(0)
    );
\sum_reg_1_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(7),
      Q => sum_reg_1_0(7),
      R => SR(0)
    );
\sum_reg_1_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_0(7 downto 4),
      O(3 downto 0) => sum_reg_1_00(7 downto 4),
      S(3) => \sum_reg_1_0[7]_i_2_n_0\,
      S(2) => \sum_reg_1_0[7]_i_3_n_0\,
      S(1) => \sum_reg_1_0[7]_i_4_n_0\,
      S(0) => \sum_reg_1_0[7]_i_5_n_0\
    );
\sum_reg_1_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(8),
      Q => sum_reg_1_0(8),
      R => SR(0)
    );
\sum_reg_1_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_00(9),
      Q => sum_reg_1_0(9),
      R => SR(0)
    );
\sum_reg_1_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(11),
      I1 => sum_reg_0_3(11),
      O => \sum_reg_1_1[11]_i_2_n_0\
    );
\sum_reg_1_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(10),
      I1 => sum_reg_0_3(10),
      O => \sum_reg_1_1[11]_i_3_n_0\
    );
\sum_reg_1_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(9),
      I1 => sum_reg_0_3(9),
      O => \sum_reg_1_1[11]_i_4_n_0\
    );
\sum_reg_1_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(8),
      I1 => sum_reg_0_3(8),
      O => \sum_reg_1_1[11]_i_5_n_0\
    );
\sum_reg_1_1[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(12),
      I1 => sum_reg_0_3(12),
      O => \sum_reg_1_1[13]_i_2_n_0\
    );
\sum_reg_1_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(3),
      I1 => sum_reg_0_3(3),
      O => \sum_reg_1_1[3]_i_2_n_0\
    );
\sum_reg_1_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(2),
      I1 => sum_reg_0_3(2),
      O => \sum_reg_1_1[3]_i_3_n_0\
    );
\sum_reg_1_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(1),
      I1 => sum_reg_0_3(1),
      O => \sum_reg_1_1[3]_i_4_n_0\
    );
\sum_reg_1_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(0),
      I1 => sum_reg_0_3(0),
      O => \sum_reg_1_1[3]_i_5_n_0\
    );
\sum_reg_1_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(7),
      I1 => sum_reg_0_3(7),
      O => \sum_reg_1_1[7]_i_2_n_0\
    );
\sum_reg_1_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(6),
      I1 => sum_reg_0_3(6),
      O => \sum_reg_1_1[7]_i_3_n_0\
    );
\sum_reg_1_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(5),
      I1 => sum_reg_0_3(5),
      O => \sum_reg_1_1[7]_i_4_n_0\
    );
\sum_reg_1_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_2(4),
      I1 => sum_reg_0_3(4),
      O => \sum_reg_1_1[7]_i_5_n_0\
    );
\sum_reg_1_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(0),
      Q => sum_reg_1_1(0),
      R => SR(0)
    );
\sum_reg_1_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(10),
      Q => sum_reg_1_1(10),
      R => SR(0)
    );
\sum_reg_1_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(11),
      Q => sum_reg_1_1(11),
      R => SR(0)
    );
\sum_reg_1_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(11 downto 8),
      O(3 downto 0) => sum_reg_1_10(11 downto 8),
      S(3) => \sum_reg_1_1[11]_i_2_n_0\,
      S(2) => \sum_reg_1_1[11]_i_3_n_0\,
      S(1) => \sum_reg_1_1[11]_i_4_n_0\,
      S(0) => \sum_reg_1_1[11]_i_5_n_0\
    );
\sum_reg_1_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(12),
      Q => sum_reg_1_1(12),
      R => SR(0)
    );
\sum_reg_1_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(13),
      Q => sum_reg_1_1(13),
      R => SR(0)
    );
\sum_reg_1_1_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_10(13),
      CO(0) => \NLW_sum_reg_1_1_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_2(12),
      O(3 downto 1) => \NLW_sum_reg_1_1_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_10(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_1[13]_i_2_n_0\
    );
\sum_reg_1_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(1),
      Q => sum_reg_1_1(1),
      R => SR(0)
    );
\sum_reg_1_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(2),
      Q => sum_reg_1_1(2),
      R => SR(0)
    );
\sum_reg_1_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(3),
      Q => sum_reg_1_1(3),
      R => SR(0)
    );
\sum_reg_1_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(3 downto 0),
      O(3 downto 0) => sum_reg_1_10(3 downto 0),
      S(3) => \sum_reg_1_1[3]_i_2_n_0\,
      S(2) => \sum_reg_1_1[3]_i_3_n_0\,
      S(1) => \sum_reg_1_1[3]_i_4_n_0\,
      S(0) => \sum_reg_1_1[3]_i_5_n_0\
    );
\sum_reg_1_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(4),
      Q => sum_reg_1_1(4),
      R => SR(0)
    );
\sum_reg_1_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(5),
      Q => sum_reg_1_1(5),
      R => SR(0)
    );
\sum_reg_1_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(6),
      Q => sum_reg_1_1(6),
      R => SR(0)
    );
\sum_reg_1_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(7),
      Q => sum_reg_1_1(7),
      R => SR(0)
    );
\sum_reg_1_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_2(7 downto 4),
      O(3 downto 0) => sum_reg_1_10(7 downto 4),
      S(3) => \sum_reg_1_1[7]_i_2_n_0\,
      S(2) => \sum_reg_1_1[7]_i_3_n_0\,
      S(1) => \sum_reg_1_1[7]_i_4_n_0\,
      S(0) => \sum_reg_1_1[7]_i_5_n_0\
    );
\sum_reg_1_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(8),
      Q => sum_reg_1_1(8),
      R => SR(0)
    );
\sum_reg_1_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_10(9),
      Q => sum_reg_1_1(9),
      R => SR(0)
    );
\sum_reg_1_2[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(11),
      I1 => sum_reg_0_5(11),
      O => \sum_reg_1_2[11]_i_2_n_0\
    );
\sum_reg_1_2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(10),
      I1 => sum_reg_0_5(10),
      O => \sum_reg_1_2[11]_i_3_n_0\
    );
\sum_reg_1_2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(9),
      I1 => sum_reg_0_5(9),
      O => \sum_reg_1_2[11]_i_4_n_0\
    );
\sum_reg_1_2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(8),
      I1 => sum_reg_0_5(8),
      O => \sum_reg_1_2[11]_i_5_n_0\
    );
\sum_reg_1_2[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(12),
      I1 => sum_reg_0_5(12),
      O => \sum_reg_1_2[13]_i_2_n_0\
    );
\sum_reg_1_2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(3),
      I1 => sum_reg_0_5(3),
      O => \sum_reg_1_2[3]_i_2_n_0\
    );
\sum_reg_1_2[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(2),
      I1 => sum_reg_0_5(2),
      O => \sum_reg_1_2[3]_i_3_n_0\
    );
\sum_reg_1_2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(1),
      I1 => sum_reg_0_5(1),
      O => \sum_reg_1_2[3]_i_4_n_0\
    );
\sum_reg_1_2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(0),
      I1 => sum_reg_0_5(0),
      O => \sum_reg_1_2[3]_i_5_n_0\
    );
\sum_reg_1_2[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(7),
      I1 => sum_reg_0_5(7),
      O => \sum_reg_1_2[7]_i_2_n_0\
    );
\sum_reg_1_2[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(6),
      I1 => sum_reg_0_5(6),
      O => \sum_reg_1_2[7]_i_3_n_0\
    );
\sum_reg_1_2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(5),
      I1 => sum_reg_0_5(5),
      O => \sum_reg_1_2[7]_i_4_n_0\
    );
\sum_reg_1_2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_4(4),
      I1 => sum_reg_0_5(4),
      O => \sum_reg_1_2[7]_i_5_n_0\
    );
\sum_reg_1_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(0),
      Q => sum_reg_1_2(0),
      R => SR(0)
    );
\sum_reg_1_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(10),
      Q => sum_reg_1_2(10),
      R => SR(0)
    );
\sum_reg_1_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(11),
      Q => sum_reg_1_2(11),
      R => SR(0)
    );
\sum_reg_1_2_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_2_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(11 downto 8),
      O(3 downto 0) => sum_reg_1_20(11 downto 8),
      S(3) => \sum_reg_1_2[11]_i_2_n_0\,
      S(2) => \sum_reg_1_2[11]_i_3_n_0\,
      S(1) => \sum_reg_1_2[11]_i_4_n_0\,
      S(0) => \sum_reg_1_2[11]_i_5_n_0\
    );
\sum_reg_1_2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(12),
      Q => sum_reg_1_2(12),
      R => SR(0)
    );
\sum_reg_1_2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(13),
      Q => sum_reg_1_2(13),
      R => SR(0)
    );
\sum_reg_1_2_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_20(13),
      CO(0) => \NLW_sum_reg_1_2_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_4(12),
      O(3 downto 1) => \NLW_sum_reg_1_2_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_20(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_2[13]_i_2_n_0\
    );
\sum_reg_1_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(1),
      Q => sum_reg_1_2(1),
      R => SR(0)
    );
\sum_reg_1_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(2),
      Q => sum_reg_1_2(2),
      R => SR(0)
    );
\sum_reg_1_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(3),
      Q => sum_reg_1_2(3),
      R => SR(0)
    );
\sum_reg_1_2_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_2_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(3 downto 0),
      O(3 downto 0) => sum_reg_1_20(3 downto 0),
      S(3) => \sum_reg_1_2[3]_i_2_n_0\,
      S(2) => \sum_reg_1_2[3]_i_3_n_0\,
      S(1) => \sum_reg_1_2[3]_i_4_n_0\,
      S(0) => \sum_reg_1_2[3]_i_5_n_0\
    );
\sum_reg_1_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(4),
      Q => sum_reg_1_2(4),
      R => SR(0)
    );
\sum_reg_1_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(5),
      Q => sum_reg_1_2(5),
      R => SR(0)
    );
\sum_reg_1_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(6),
      Q => sum_reg_1_2(6),
      R => SR(0)
    );
\sum_reg_1_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(7),
      Q => sum_reg_1_2(7),
      R => SR(0)
    );
\sum_reg_1_2_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_2_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_2_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_2_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_2_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_2_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_4(7 downto 4),
      O(3 downto 0) => sum_reg_1_20(7 downto 4),
      S(3) => \sum_reg_1_2[7]_i_2_n_0\,
      S(2) => \sum_reg_1_2[7]_i_3_n_0\,
      S(1) => \sum_reg_1_2[7]_i_4_n_0\,
      S(0) => \sum_reg_1_2[7]_i_5_n_0\
    );
\sum_reg_1_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(8),
      Q => sum_reg_1_2(8),
      R => SR(0)
    );
\sum_reg_1_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_20(9),
      Q => sum_reg_1_2(9),
      R => SR(0)
    );
\sum_reg_1_3[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(11),
      I1 => sum_reg_0_7(11),
      O => \sum_reg_1_3[11]_i_2_n_0\
    );
\sum_reg_1_3[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(10),
      I1 => sum_reg_0_7(10),
      O => \sum_reg_1_3[11]_i_3_n_0\
    );
\sum_reg_1_3[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(9),
      I1 => sum_reg_0_7(9),
      O => \sum_reg_1_3[11]_i_4_n_0\
    );
\sum_reg_1_3[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(8),
      I1 => sum_reg_0_7(8),
      O => \sum_reg_1_3[11]_i_5_n_0\
    );
\sum_reg_1_3[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(12),
      I1 => sum_reg_0_7(12),
      O => \sum_reg_1_3[13]_i_2_n_0\
    );
\sum_reg_1_3[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(3),
      I1 => sum_reg_0_7(3),
      O => \sum_reg_1_3[3]_i_2_n_0\
    );
\sum_reg_1_3[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(2),
      I1 => sum_reg_0_7(2),
      O => \sum_reg_1_3[3]_i_3_n_0\
    );
\sum_reg_1_3[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(1),
      I1 => sum_reg_0_7(1),
      O => \sum_reg_1_3[3]_i_4_n_0\
    );
\sum_reg_1_3[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(0),
      I1 => sum_reg_0_7(0),
      O => \sum_reg_1_3[3]_i_5_n_0\
    );
\sum_reg_1_3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(7),
      I1 => sum_reg_0_7(7),
      O => \sum_reg_1_3[7]_i_2_n_0\
    );
\sum_reg_1_3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(6),
      I1 => sum_reg_0_7(6),
      O => \sum_reg_1_3[7]_i_3_n_0\
    );
\sum_reg_1_3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(5),
      I1 => sum_reg_0_7(5),
      O => \sum_reg_1_3[7]_i_4_n_0\
    );
\sum_reg_1_3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_0_6(4),
      I1 => sum_reg_0_7(4),
      O => \sum_reg_1_3[7]_i_5_n_0\
    );
\sum_reg_1_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(0),
      Q => sum_reg_1_3(0),
      R => SR(0)
    );
\sum_reg_1_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(10),
      Q => sum_reg_1_3(10),
      R => SR(0)
    );
\sum_reg_1_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(11),
      Q => sum_reg_1_3(11),
      R => SR(0)
    );
\sum_reg_1_3_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_1_3_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(11 downto 8),
      O(3 downto 0) => sum_reg_1_30(11 downto 8),
      S(3) => \sum_reg_1_3[11]_i_2_n_0\,
      S(2) => \sum_reg_1_3[11]_i_3_n_0\,
      S(1) => \sum_reg_1_3[11]_i_4_n_0\,
      S(0) => \sum_reg_1_3[11]_i_5_n_0\
    );
\sum_reg_1_3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(12),
      Q => sum_reg_1_3(12),
      R => SR(0)
    );
\sum_reg_1_3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(13),
      Q => sum_reg_1_3(13),
      R => SR(0)
    );
\sum_reg_1_3_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[11]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sum_reg_1_30(13),
      CO(0) => \NLW_sum_reg_1_3_reg[13]_i_1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sum_reg_0_6(12),
      O(3 downto 1) => \NLW_sum_reg_1_3_reg[13]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => sum_reg_1_30(12),
      S(3 downto 1) => B"001",
      S(0) => \sum_reg_1_3[13]_i_2_n_0\
    );
\sum_reg_1_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(1),
      Q => sum_reg_1_3(1),
      R => SR(0)
    );
\sum_reg_1_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(2),
      Q => sum_reg_1_3(2),
      R => SR(0)
    );
\sum_reg_1_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(3),
      Q => sum_reg_1_3(3),
      R => SR(0)
    );
\sum_reg_1_3_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1_3_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(3 downto 0),
      O(3 downto 0) => sum_reg_1_30(3 downto 0),
      S(3) => \sum_reg_1_3[3]_i_2_n_0\,
      S(2) => \sum_reg_1_3[3]_i_3_n_0\,
      S(1) => \sum_reg_1_3[3]_i_4_n_0\,
      S(0) => \sum_reg_1_3[3]_i_5_n_0\
    );
\sum_reg_1_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(4),
      Q => sum_reg_1_3(4),
      R => SR(0)
    );
\sum_reg_1_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(5),
      Q => sum_reg_1_3(5),
      R => SR(0)
    );
\sum_reg_1_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(6),
      Q => sum_reg_1_3(6),
      R => SR(0)
    );
\sum_reg_1_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(7),
      Q => sum_reg_1_3(7),
      R => SR(0)
    );
\sum_reg_1_3_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1_3_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_1_3_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_1_3_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_1_3_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_1_3_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_0_6(7 downto 4),
      O(3 downto 0) => sum_reg_1_30(7 downto 4),
      S(3) => \sum_reg_1_3[7]_i_2_n_0\,
      S(2) => \sum_reg_1_3[7]_i_3_n_0\,
      S(1) => \sum_reg_1_3[7]_i_4_n_0\,
      S(0) => \sum_reg_1_3[7]_i_5_n_0\
    );
\sum_reg_1_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(8),
      Q => sum_reg_1_3(8),
      R => SR(0)
    );
\sum_reg_1_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_1_30(9),
      Q => sum_reg_1_3(9),
      R => SR(0)
    );
\sum_reg_2_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(11),
      I1 => sum_reg_1_1(11),
      O => \sum_reg_2_0[11]_i_2_n_0\
    );
\sum_reg_2_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(10),
      I1 => sum_reg_1_1(10),
      O => \sum_reg_2_0[11]_i_3_n_0\
    );
\sum_reg_2_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(9),
      I1 => sum_reg_1_1(9),
      O => \sum_reg_2_0[11]_i_4_n_0\
    );
\sum_reg_2_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(8),
      I1 => sum_reg_1_1(8),
      O => \sum_reg_2_0[11]_i_5_n_0\
    );
\sum_reg_2_0[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(13),
      I1 => sum_reg_1_1(13),
      O => \sum_reg_2_0[14]_i_2_n_0\
    );
\sum_reg_2_0[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(12),
      I1 => sum_reg_1_1(12),
      O => \sum_reg_2_0[14]_i_3_n_0\
    );
\sum_reg_2_0[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(3),
      I1 => sum_reg_1_1(3),
      O => \sum_reg_2_0[3]_i_2_n_0\
    );
\sum_reg_2_0[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(2),
      I1 => sum_reg_1_1(2),
      O => \sum_reg_2_0[3]_i_3_n_0\
    );
\sum_reg_2_0[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(1),
      I1 => sum_reg_1_1(1),
      O => \sum_reg_2_0[3]_i_4_n_0\
    );
\sum_reg_2_0[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(0),
      I1 => sum_reg_1_1(0),
      O => \sum_reg_2_0[3]_i_5_n_0\
    );
\sum_reg_2_0[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(7),
      I1 => sum_reg_1_1(7),
      O => \sum_reg_2_0[7]_i_2_n_0\
    );
\sum_reg_2_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(6),
      I1 => sum_reg_1_1(6),
      O => \sum_reg_2_0[7]_i_3_n_0\
    );
\sum_reg_2_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(5),
      I1 => sum_reg_1_1(5),
      O => \sum_reg_2_0[7]_i_4_n_0\
    );
\sum_reg_2_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_0(4),
      I1 => sum_reg_1_1(4),
      O => \sum_reg_2_0[7]_i_5_n_0\
    );
\sum_reg_2_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(0),
      Q => sum_reg_2_0(0),
      R => SR(0)
    );
\sum_reg_2_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(10),
      Q => sum_reg_2_0(10),
      R => SR(0)
    );
\sum_reg_2_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(11),
      Q => sum_reg_2_0(11),
      R => SR(0)
    );
\sum_reg_2_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_2_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(11 downto 8),
      O(3 downto 0) => sum_reg_2_00(11 downto 8),
      S(3) => \sum_reg_2_0[11]_i_2_n_0\,
      S(2) => \sum_reg_2_0[11]_i_3_n_0\,
      S(1) => \sum_reg_2_0[11]_i_4_n_0\,
      S(0) => \sum_reg_2_0[11]_i_5_n_0\
    );
\sum_reg_2_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(12),
      Q => sum_reg_2_0(12),
      R => SR(0)
    );
\sum_reg_2_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(13),
      Q => sum_reg_2_0(13),
      R => SR(0)
    );
\sum_reg_2_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(14),
      Q => sum_reg_2_0(14),
      R => SR(0)
    );
\sum_reg_2_0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\(3),
      CO(2) => sum_reg_2_00(14),
      CO(1) => \NLW_sum_reg_2_0_reg[14]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \sum_reg_2_0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sum_reg_1_0(13 downto 12),
      O(3 downto 2) => \NLW_sum_reg_2_0_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum_reg_2_00(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \sum_reg_2_0[14]_i_2_n_0\,
      S(0) => \sum_reg_2_0[14]_i_3_n_0\
    );
\sum_reg_2_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(1),
      Q => sum_reg_2_0(1),
      R => SR(0)
    );
\sum_reg_2_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(2),
      Q => sum_reg_2_0(2),
      R => SR(0)
    );
\sum_reg_2_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(3),
      Q => sum_reg_2_0(3),
      R => SR(0)
    );
\sum_reg_2_0_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_2_0_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(3 downto 0),
      O(3 downto 0) => sum_reg_2_00(3 downto 0),
      S(3) => \sum_reg_2_0[3]_i_2_n_0\,
      S(2) => \sum_reg_2_0[3]_i_3_n_0\,
      S(1) => \sum_reg_2_0[3]_i_4_n_0\,
      S(0) => \sum_reg_2_0[3]_i_5_n_0\
    );
\sum_reg_2_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(4),
      Q => sum_reg_2_0(4),
      R => SR(0)
    );
\sum_reg_2_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(5),
      Q => sum_reg_2_0(5),
      R => SR(0)
    );
\sum_reg_2_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(6),
      Q => sum_reg_2_0(6),
      R => SR(0)
    );
\sum_reg_2_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(7),
      Q => sum_reg_2_0(7),
      R => SR(0)
    );
\sum_reg_2_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_0_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_2_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_2_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_2_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_2_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_0(7 downto 4),
      O(3 downto 0) => sum_reg_2_00(7 downto 4),
      S(3) => \sum_reg_2_0[7]_i_2_n_0\,
      S(2) => \sum_reg_2_0[7]_i_3_n_0\,
      S(1) => \sum_reg_2_0[7]_i_4_n_0\,
      S(0) => \sum_reg_2_0[7]_i_5_n_0\
    );
\sum_reg_2_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(8),
      Q => sum_reg_2_0(8),
      R => SR(0)
    );
\sum_reg_2_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_00(9),
      Q => sum_reg_2_0(9),
      R => SR(0)
    );
\sum_reg_2_1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(11),
      I1 => sum_reg_1_3(11),
      O => \sum_reg_2_1[11]_i_2_n_0\
    );
\sum_reg_2_1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(10),
      I1 => sum_reg_1_3(10),
      O => \sum_reg_2_1[11]_i_3_n_0\
    );
\sum_reg_2_1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(9),
      I1 => sum_reg_1_3(9),
      O => \sum_reg_2_1[11]_i_4_n_0\
    );
\sum_reg_2_1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(8),
      I1 => sum_reg_1_3(8),
      O => \sum_reg_2_1[11]_i_5_n_0\
    );
\sum_reg_2_1[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(13),
      I1 => sum_reg_1_3(13),
      O => \sum_reg_2_1[14]_i_2_n_0\
    );
\sum_reg_2_1[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(12),
      I1 => sum_reg_1_3(12),
      O => \sum_reg_2_1[14]_i_3_n_0\
    );
\sum_reg_2_1[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(3),
      I1 => sum_reg_1_3(3),
      O => \sum_reg_2_1[3]_i_2_n_0\
    );
\sum_reg_2_1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(2),
      I1 => sum_reg_1_3(2),
      O => \sum_reg_2_1[3]_i_3_n_0\
    );
\sum_reg_2_1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(1),
      I1 => sum_reg_1_3(1),
      O => \sum_reg_2_1[3]_i_4_n_0\
    );
\sum_reg_2_1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(0),
      I1 => sum_reg_1_3(0),
      O => \sum_reg_2_1[3]_i_5_n_0\
    );
\sum_reg_2_1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(7),
      I1 => sum_reg_1_3(7),
      O => \sum_reg_2_1[7]_i_2_n_0\
    );
\sum_reg_2_1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(6),
      I1 => sum_reg_1_3(6),
      O => \sum_reg_2_1[7]_i_3_n_0\
    );
\sum_reg_2_1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(5),
      I1 => sum_reg_1_3(5),
      O => \sum_reg_2_1[7]_i_4_n_0\
    );
\sum_reg_2_1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_1_2(4),
      I1 => sum_reg_1_3(4),
      O => \sum_reg_2_1[7]_i_5_n_0\
    );
\sum_reg_2_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(0),
      Q => sum_reg_2_1(0),
      R => SR(0)
    );
\sum_reg_2_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(10),
      Q => sum_reg_2_1(10),
      R => SR(0)
    );
\sum_reg_2_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(11),
      Q => sum_reg_2_1(11),
      R => SR(0)
    );
\sum_reg_2_1_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_2_1_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(11 downto 8),
      O(3 downto 0) => sum_reg_2_10(11 downto 8),
      S(3) => \sum_reg_2_1[11]_i_2_n_0\,
      S(2) => \sum_reg_2_1[11]_i_3_n_0\,
      S(1) => \sum_reg_2_1[11]_i_4_n_0\,
      S(0) => \sum_reg_2_1[11]_i_5_n_0\
    );
\sum_reg_2_1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(12),
      Q => sum_reg_2_1(12),
      R => SR(0)
    );
\sum_reg_2_1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(13),
      Q => sum_reg_2_1(13),
      R => SR(0)
    );
\sum_reg_2_1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(14),
      Q => sum_reg_2_1(14),
      R => SR(0)
    );
\sum_reg_2_1_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\(3),
      CO(2) => sum_reg_2_10(14),
      CO(1) => \NLW_sum_reg_2_1_reg[14]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \sum_reg_2_1_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sum_reg_1_2(13 downto 12),
      O(3 downto 2) => \NLW_sum_reg_2_1_reg[14]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sum_reg_2_10(13 downto 12),
      S(3 downto 2) => B"01",
      S(1) => \sum_reg_2_1[14]_i_2_n_0\,
      S(0) => \sum_reg_2_1[14]_i_3_n_0\
    );
\sum_reg_2_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(1),
      Q => sum_reg_2_1(1),
      R => SR(0)
    );
\sum_reg_2_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(2),
      Q => sum_reg_2_1(2),
      R => SR(0)
    );
\sum_reg_2_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(3),
      Q => sum_reg_2_1(3),
      R => SR(0)
    );
\sum_reg_2_1_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_2_1_reg[3]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[3]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[3]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(3 downto 0),
      O(3 downto 0) => sum_reg_2_10(3 downto 0),
      S(3) => \sum_reg_2_1[3]_i_2_n_0\,
      S(2) => \sum_reg_2_1[3]_i_3_n_0\,
      S(1) => \sum_reg_2_1[3]_i_4_n_0\,
      S(0) => \sum_reg_2_1[3]_i_5_n_0\
    );
\sum_reg_2_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(4),
      Q => sum_reg_2_1(4),
      R => SR(0)
    );
\sum_reg_2_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(5),
      Q => sum_reg_2_1(5),
      R => SR(0)
    );
\sum_reg_2_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(6),
      Q => sum_reg_2_1(6),
      R => SR(0)
    );
\sum_reg_2_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(7),
      Q => sum_reg_2_1(7),
      R => SR(0)
    );
\sum_reg_2_1_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_2_1_reg[3]_i_1_n_0\,
      CO(3) => \sum_reg_2_1_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_2_1_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_2_1_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_2_1_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_1_2(7 downto 4),
      O(3 downto 0) => sum_reg_2_10(7 downto 4),
      S(3) => \sum_reg_2_1[7]_i_2_n_0\,
      S(2) => \sum_reg_2_1[7]_i_3_n_0\,
      S(1) => \sum_reg_2_1[7]_i_4_n_0\,
      S(0) => \sum_reg_2_1[7]_i_5_n_0\
    );
\sum_reg_2_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(8),
      Q => sum_reg_2_1(8),
      R => SR(0)
    );
\sum_reg_2_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sum_reg_2_10(9),
      Q => sum_reg_2_1(9),
      R => SR(0)
    );
\sum_reg_3_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(11),
      I1 => sum_reg_2_1(11),
      O => \sum_reg_3_0[11]_i_2_n_0\
    );
\sum_reg_3_0[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(10),
      I1 => sum_reg_2_1(10),
      O => \sum_reg_3_0[11]_i_3_n_0\
    );
\sum_reg_3_0[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(9),
      I1 => sum_reg_2_1(9),
      O => \sum_reg_3_0[11]_i_4_n_0\
    );
\sum_reg_3_0[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(8),
      I1 => sum_reg_2_1(8),
      O => \sum_reg_3_0[11]_i_5_n_0\
    );
\sum_reg_3_0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(14),
      I1 => sum_reg_2_1(14),
      O => \sum_reg_3_0[15]_i_2_n_0\
    );
\sum_reg_3_0[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(13),
      I1 => sum_reg_2_1(13),
      O => \sum_reg_3_0[15]_i_3_n_0\
    );
\sum_reg_3_0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(12),
      I1 => sum_reg_2_1(12),
      O => \sum_reg_3_0[15]_i_4_n_0\
    );
\sum_reg_3_0[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(0),
      I1 => sum_reg_2_1(0),
      O => \sum_reg_3_0[7]_i_10_n_0\
    );
\sum_reg_3_0[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(7),
      I1 => sum_reg_2_1(7),
      O => \sum_reg_3_0[7]_i_3_n_0\
    );
\sum_reg_3_0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(6),
      I1 => sum_reg_2_1(6),
      O => \sum_reg_3_0[7]_i_4_n_0\
    );
\sum_reg_3_0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(5),
      I1 => sum_reg_2_1(5),
      O => \sum_reg_3_0[7]_i_5_n_0\
    );
\sum_reg_3_0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(4),
      I1 => sum_reg_2_1(4),
      O => \sum_reg_3_0[7]_i_6_n_0\
    );
\sum_reg_3_0[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(3),
      I1 => sum_reg_2_1(3),
      O => \sum_reg_3_0[7]_i_7_n_0\
    );
\sum_reg_3_0[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(2),
      I1 => sum_reg_2_1(2),
      O => \sum_reg_3_0[7]_i_8_n_0\
    );
\sum_reg_3_0[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sum_reg_2_0(1),
      I1 => sum_reg_2_1(1),
      O => \sum_reg_3_0[7]_i_9_n_0\
    );
\sum_reg_3_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(10),
      Q => \^q\(6),
      R => SR(0)
    );
\sum_reg_3_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(11),
      Q => \^q\(7),
      R => SR(0)
    );
\sum_reg_3_0_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[7]_i_1_n_0\,
      CO(3) => \sum_reg_3_0_reg[11]_i_1_n_0\,
      CO(2) => \sum_reg_3_0_reg[11]_i_1_n_1\,
      CO(1) => \sum_reg_3_0_reg[11]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(11 downto 8),
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \sum_reg_3_0[11]_i_2_n_0\,
      S(2) => \sum_reg_3_0[11]_i_3_n_0\,
      S(1) => \sum_reg_3_0[11]_i_4_n_0\,
      S(0) => \sum_reg_3_0[11]_i_5_n_0\
    );
\sum_reg_3_0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(12),
      Q => \^q\(8),
      R => SR(0)
    );
\sum_reg_3_0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(13),
      Q => \^q\(9),
      R => SR(0)
    );
\sum_reg_3_0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(14),
      Q => \^q\(10),
      R => SR(0)
    );
\sum_reg_3_0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(15),
      Q => \^q\(11),
      R => SR(0)
    );
\sum_reg_3_0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[11]_i_1_n_0\,
      CO(3) => p_0_in(15),
      CO(2) => \NLW_sum_reg_3_0_reg[15]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sum_reg_3_0_reg[15]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sum_reg_2_0(14 downto 12),
      O(3) => \NLW_sum_reg_3_0_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(14 downto 12),
      S(3) => '1',
      S(2) => \sum_reg_3_0[15]_i_2_n_0\,
      S(1) => \sum_reg_3_0[15]_i_3_n_0\,
      S(0) => \sum_reg_3_0[15]_i_4_n_0\
    );
\sum_reg_3_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(4),
      Q => \^q\(0),
      R => SR(0)
    );
\sum_reg_3_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(5),
      Q => \^q\(1),
      R => SR(0)
    );
\sum_reg_3_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(6),
      Q => \^q\(2),
      R => SR(0)
    );
\sum_reg_3_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(7),
      Q => \^q\(3),
      R => SR(0)
    );
\sum_reg_3_0_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_3_0_reg[7]_i_2_n_0\,
      CO(3) => \sum_reg_3_0_reg[7]_i_1_n_0\,
      CO(2) => \sum_reg_3_0_reg[7]_i_1_n_1\,
      CO(1) => \sum_reg_3_0_reg[7]_i_1_n_2\,
      CO(0) => \sum_reg_3_0_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(7 downto 4),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \sum_reg_3_0[7]_i_3_n_0\,
      S(2) => \sum_reg_3_0[7]_i_4_n_0\,
      S(1) => \sum_reg_3_0[7]_i_5_n_0\,
      S(0) => \sum_reg_3_0[7]_i_6_n_0\
    );
\sum_reg_3_0_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_3_0_reg[7]_i_2_n_0\,
      CO(2) => \sum_reg_3_0_reg[7]_i_2_n_1\,
      CO(1) => \sum_reg_3_0_reg[7]_i_2_n_2\,
      CO(0) => \sum_reg_3_0_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sum_reg_2_0(3 downto 0),
      O(3 downto 0) => \NLW_sum_reg_3_0_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \sum_reg_3_0[7]_i_7_n_0\,
      S(2) => \sum_reg_3_0[7]_i_8_n_0\,
      S(1) => \sum_reg_3_0[7]_i_9_n_0\,
      S(0) => \sum_reg_3_0[7]_i_10_n_0\
    );
\sum_reg_3_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(8),
      Q => \^q\(4),
      R => SR(0)
    );
\sum_reg_3_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in(9),
      Q => \^q\(5),
      R => SR(0)
    );
\value_reg_0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(0),
      Q => value_reg_0(0),
      R => SR(0)
    );
\value_reg_0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(10),
      Q => value_reg_0(10),
      R => SR(0)
    );
\value_reg_0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(11),
      Q => value_reg_0(11),
      R => SR(0)
    );
\value_reg_0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(1),
      Q => value_reg_0(1),
      R => SR(0)
    );
\value_reg_0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(2),
      Q => value_reg_0(2),
      R => SR(0)
    );
\value_reg_0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(3),
      Q => value_reg_0(3),
      R => SR(0)
    );
\value_reg_0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(4),
      Q => value_reg_0(4),
      R => SR(0)
    );
\value_reg_0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(5),
      Q => value_reg_0(5),
      R => SR(0)
    );
\value_reg_0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(6),
      Q => value_reg_0(6),
      R => SR(0)
    );
\value_reg_0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(7),
      Q => value_reg_0(7),
      R => SR(0)
    );
\value_reg_0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(8),
      Q => value_reg_0(8),
      R => SR(0)
    );
\value_reg_0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => D(9),
      Q => value_reg_0(9),
      R => SR(0)
    );
\value_reg_10_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(0),
      Q => value_reg_10(0),
      R => SR(0)
    );
\value_reg_10_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(10),
      Q => value_reg_10(10),
      R => SR(0)
    );
\value_reg_10_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(11),
      Q => value_reg_10(11),
      R => SR(0)
    );
\value_reg_10_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(1),
      Q => value_reg_10(1),
      R => SR(0)
    );
\value_reg_10_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(2),
      Q => value_reg_10(2),
      R => SR(0)
    );
\value_reg_10_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(3),
      Q => value_reg_10(3),
      R => SR(0)
    );
\value_reg_10_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(4),
      Q => value_reg_10(4),
      R => SR(0)
    );
\value_reg_10_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(5),
      Q => value_reg_10(5),
      R => SR(0)
    );
\value_reg_10_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(6),
      Q => value_reg_10(6),
      R => SR(0)
    );
\value_reg_10_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(7),
      Q => value_reg_10(7),
      R => SR(0)
    );
\value_reg_10_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(8),
      Q => value_reg_10(8),
      R => SR(0)
    );
\value_reg_10_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_9(9),
      Q => value_reg_10(9),
      R => SR(0)
    );
\value_reg_11_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(0),
      Q => value_reg_11(0),
      R => SR(0)
    );
\value_reg_11_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(10),
      Q => value_reg_11(10),
      R => SR(0)
    );
\value_reg_11_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(11),
      Q => value_reg_11(11),
      R => SR(0)
    );
\value_reg_11_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(1),
      Q => value_reg_11(1),
      R => SR(0)
    );
\value_reg_11_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(2),
      Q => value_reg_11(2),
      R => SR(0)
    );
\value_reg_11_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(3),
      Q => value_reg_11(3),
      R => SR(0)
    );
\value_reg_11_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(4),
      Q => value_reg_11(4),
      R => SR(0)
    );
\value_reg_11_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(5),
      Q => value_reg_11(5),
      R => SR(0)
    );
\value_reg_11_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(6),
      Q => value_reg_11(6),
      R => SR(0)
    );
\value_reg_11_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(7),
      Q => value_reg_11(7),
      R => SR(0)
    );
\value_reg_11_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(8),
      Q => value_reg_11(8),
      R => SR(0)
    );
\value_reg_11_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_10(9),
      Q => value_reg_11(9),
      R => SR(0)
    );
\value_reg_12_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(0),
      Q => value_reg_12(0),
      R => SR(0)
    );
\value_reg_12_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(10),
      Q => value_reg_12(10),
      R => SR(0)
    );
\value_reg_12_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(11),
      Q => value_reg_12(11),
      R => SR(0)
    );
\value_reg_12_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(1),
      Q => value_reg_12(1),
      R => SR(0)
    );
\value_reg_12_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(2),
      Q => value_reg_12(2),
      R => SR(0)
    );
\value_reg_12_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(3),
      Q => value_reg_12(3),
      R => SR(0)
    );
\value_reg_12_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(4),
      Q => value_reg_12(4),
      R => SR(0)
    );
\value_reg_12_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(5),
      Q => value_reg_12(5),
      R => SR(0)
    );
\value_reg_12_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(6),
      Q => value_reg_12(6),
      R => SR(0)
    );
\value_reg_12_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(7),
      Q => value_reg_12(7),
      R => SR(0)
    );
\value_reg_12_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(8),
      Q => value_reg_12(8),
      R => SR(0)
    );
\value_reg_12_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_11(9),
      Q => value_reg_12(9),
      R => SR(0)
    );
\value_reg_13_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(0),
      Q => value_reg_13(0),
      R => SR(0)
    );
\value_reg_13_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(10),
      Q => value_reg_13(10),
      R => SR(0)
    );
\value_reg_13_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(11),
      Q => value_reg_13(11),
      R => SR(0)
    );
\value_reg_13_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(1),
      Q => value_reg_13(1),
      R => SR(0)
    );
\value_reg_13_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(2),
      Q => value_reg_13(2),
      R => SR(0)
    );
\value_reg_13_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(3),
      Q => value_reg_13(3),
      R => SR(0)
    );
\value_reg_13_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(4),
      Q => value_reg_13(4),
      R => SR(0)
    );
\value_reg_13_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(5),
      Q => value_reg_13(5),
      R => SR(0)
    );
\value_reg_13_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(6),
      Q => value_reg_13(6),
      R => SR(0)
    );
\value_reg_13_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(7),
      Q => value_reg_13(7),
      R => SR(0)
    );
\value_reg_13_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(8),
      Q => value_reg_13(8),
      R => SR(0)
    );
\value_reg_13_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_12(9),
      Q => value_reg_13(9),
      R => SR(0)
    );
\value_reg_14_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(0),
      Q => value_reg_14(0),
      R => SR(0)
    );
\value_reg_14_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(10),
      Q => value_reg_14(10),
      R => SR(0)
    );
\value_reg_14_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(11),
      Q => value_reg_14(11),
      R => SR(0)
    );
\value_reg_14_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(1),
      Q => value_reg_14(1),
      R => SR(0)
    );
\value_reg_14_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(2),
      Q => value_reg_14(2),
      R => SR(0)
    );
\value_reg_14_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(3),
      Q => value_reg_14(3),
      R => SR(0)
    );
\value_reg_14_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(4),
      Q => value_reg_14(4),
      R => SR(0)
    );
\value_reg_14_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(5),
      Q => value_reg_14(5),
      R => SR(0)
    );
\value_reg_14_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(6),
      Q => value_reg_14(6),
      R => SR(0)
    );
\value_reg_14_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(7),
      Q => value_reg_14(7),
      R => SR(0)
    );
\value_reg_14_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(8),
      Q => value_reg_14(8),
      R => SR(0)
    );
\value_reg_14_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_13(9),
      Q => value_reg_14(9),
      R => SR(0)
    );
\value_reg_15_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(0),
      Q => value_reg_15(0),
      R => SR(0)
    );
\value_reg_15_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(10),
      Q => value_reg_15(10),
      R => SR(0)
    );
\value_reg_15_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(11),
      Q => value_reg_15(11),
      R => SR(0)
    );
\value_reg_15_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(1),
      Q => value_reg_15(1),
      R => SR(0)
    );
\value_reg_15_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(2),
      Q => value_reg_15(2),
      R => SR(0)
    );
\value_reg_15_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(3),
      Q => value_reg_15(3),
      R => SR(0)
    );
\value_reg_15_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(4),
      Q => value_reg_15(4),
      R => SR(0)
    );
\value_reg_15_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(5),
      Q => value_reg_15(5),
      R => SR(0)
    );
\value_reg_15_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(6),
      Q => value_reg_15(6),
      R => SR(0)
    );
\value_reg_15_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(7),
      Q => value_reg_15(7),
      R => SR(0)
    );
\value_reg_15_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(8),
      Q => value_reg_15(8),
      R => SR(0)
    );
\value_reg_15_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_14(9),
      Q => value_reg_15(9),
      R => SR(0)
    );
\value_reg_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(0),
      Q => value_reg_1(0),
      R => SR(0)
    );
\value_reg_1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(10),
      Q => value_reg_1(10),
      R => SR(0)
    );
\value_reg_1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(11),
      Q => value_reg_1(11),
      R => SR(0)
    );
\value_reg_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(1),
      Q => value_reg_1(1),
      R => SR(0)
    );
\value_reg_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(2),
      Q => value_reg_1(2),
      R => SR(0)
    );
\value_reg_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(3),
      Q => value_reg_1(3),
      R => SR(0)
    );
\value_reg_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(4),
      Q => value_reg_1(4),
      R => SR(0)
    );
\value_reg_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(5),
      Q => value_reg_1(5),
      R => SR(0)
    );
\value_reg_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(6),
      Q => value_reg_1(6),
      R => SR(0)
    );
\value_reg_1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(7),
      Q => value_reg_1(7),
      R => SR(0)
    );
\value_reg_1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(8),
      Q => value_reg_1(8),
      R => SR(0)
    );
\value_reg_1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_0(9),
      Q => value_reg_1(9),
      R => SR(0)
    );
\value_reg_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(0),
      Q => value_reg_2(0),
      R => SR(0)
    );
\value_reg_2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(10),
      Q => value_reg_2(10),
      R => SR(0)
    );
\value_reg_2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(11),
      Q => value_reg_2(11),
      R => SR(0)
    );
\value_reg_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(1),
      Q => value_reg_2(1),
      R => SR(0)
    );
\value_reg_2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(2),
      Q => value_reg_2(2),
      R => SR(0)
    );
\value_reg_2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(3),
      Q => value_reg_2(3),
      R => SR(0)
    );
\value_reg_2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(4),
      Q => value_reg_2(4),
      R => SR(0)
    );
\value_reg_2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(5),
      Q => value_reg_2(5),
      R => SR(0)
    );
\value_reg_2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(6),
      Q => value_reg_2(6),
      R => SR(0)
    );
\value_reg_2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(7),
      Q => value_reg_2(7),
      R => SR(0)
    );
\value_reg_2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(8),
      Q => value_reg_2(8),
      R => SR(0)
    );
\value_reg_2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_1(9),
      Q => value_reg_2(9),
      R => SR(0)
    );
\value_reg_3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(0),
      Q => value_reg_3(0),
      R => SR(0)
    );
\value_reg_3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(10),
      Q => value_reg_3(10),
      R => SR(0)
    );
\value_reg_3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(11),
      Q => value_reg_3(11),
      R => SR(0)
    );
\value_reg_3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(1),
      Q => value_reg_3(1),
      R => SR(0)
    );
\value_reg_3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(2),
      Q => value_reg_3(2),
      R => SR(0)
    );
\value_reg_3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(3),
      Q => value_reg_3(3),
      R => SR(0)
    );
\value_reg_3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(4),
      Q => value_reg_3(4),
      R => SR(0)
    );
\value_reg_3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(5),
      Q => value_reg_3(5),
      R => SR(0)
    );
\value_reg_3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(6),
      Q => value_reg_3(6),
      R => SR(0)
    );
\value_reg_3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(7),
      Q => value_reg_3(7),
      R => SR(0)
    );
\value_reg_3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(8),
      Q => value_reg_3(8),
      R => SR(0)
    );
\value_reg_3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_2(9),
      Q => value_reg_3(9),
      R => SR(0)
    );
\value_reg_4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(0),
      Q => value_reg_4(0),
      R => SR(0)
    );
\value_reg_4_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(10),
      Q => value_reg_4(10),
      R => SR(0)
    );
\value_reg_4_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(11),
      Q => value_reg_4(11),
      R => SR(0)
    );
\value_reg_4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(1),
      Q => value_reg_4(1),
      R => SR(0)
    );
\value_reg_4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(2),
      Q => value_reg_4(2),
      R => SR(0)
    );
\value_reg_4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(3),
      Q => value_reg_4(3),
      R => SR(0)
    );
\value_reg_4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(4),
      Q => value_reg_4(4),
      R => SR(0)
    );
\value_reg_4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(5),
      Q => value_reg_4(5),
      R => SR(0)
    );
\value_reg_4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(6),
      Q => value_reg_4(6),
      R => SR(0)
    );
\value_reg_4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(7),
      Q => value_reg_4(7),
      R => SR(0)
    );
\value_reg_4_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(8),
      Q => value_reg_4(8),
      R => SR(0)
    );
\value_reg_4_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_3(9),
      Q => value_reg_4(9),
      R => SR(0)
    );
\value_reg_5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(0),
      Q => value_reg_5(0),
      R => SR(0)
    );
\value_reg_5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(10),
      Q => value_reg_5(10),
      R => SR(0)
    );
\value_reg_5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(11),
      Q => value_reg_5(11),
      R => SR(0)
    );
\value_reg_5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(1),
      Q => value_reg_5(1),
      R => SR(0)
    );
\value_reg_5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(2),
      Q => value_reg_5(2),
      R => SR(0)
    );
\value_reg_5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(3),
      Q => value_reg_5(3),
      R => SR(0)
    );
\value_reg_5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(4),
      Q => value_reg_5(4),
      R => SR(0)
    );
\value_reg_5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(5),
      Q => value_reg_5(5),
      R => SR(0)
    );
\value_reg_5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(6),
      Q => value_reg_5(6),
      R => SR(0)
    );
\value_reg_5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(7),
      Q => value_reg_5(7),
      R => SR(0)
    );
\value_reg_5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(8),
      Q => value_reg_5(8),
      R => SR(0)
    );
\value_reg_5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_4(9),
      Q => value_reg_5(9),
      R => SR(0)
    );
\value_reg_6_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(0),
      Q => value_reg_6(0),
      R => SR(0)
    );
\value_reg_6_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(10),
      Q => value_reg_6(10),
      R => SR(0)
    );
\value_reg_6_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(11),
      Q => value_reg_6(11),
      R => SR(0)
    );
\value_reg_6_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(1),
      Q => value_reg_6(1),
      R => SR(0)
    );
\value_reg_6_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(2),
      Q => value_reg_6(2),
      R => SR(0)
    );
\value_reg_6_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(3),
      Q => value_reg_6(3),
      R => SR(0)
    );
\value_reg_6_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(4),
      Q => value_reg_6(4),
      R => SR(0)
    );
\value_reg_6_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(5),
      Q => value_reg_6(5),
      R => SR(0)
    );
\value_reg_6_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(6),
      Q => value_reg_6(6),
      R => SR(0)
    );
\value_reg_6_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(7),
      Q => value_reg_6(7),
      R => SR(0)
    );
\value_reg_6_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(8),
      Q => value_reg_6(8),
      R => SR(0)
    );
\value_reg_6_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_5(9),
      Q => value_reg_6(9),
      R => SR(0)
    );
\value_reg_7_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(0),
      Q => value_reg_7(0),
      R => SR(0)
    );
\value_reg_7_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(10),
      Q => value_reg_7(10),
      R => SR(0)
    );
\value_reg_7_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(11),
      Q => value_reg_7(11),
      R => SR(0)
    );
\value_reg_7_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(1),
      Q => value_reg_7(1),
      R => SR(0)
    );
\value_reg_7_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(2),
      Q => value_reg_7(2),
      R => SR(0)
    );
\value_reg_7_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(3),
      Q => value_reg_7(3),
      R => SR(0)
    );
\value_reg_7_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(4),
      Q => value_reg_7(4),
      R => SR(0)
    );
\value_reg_7_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(5),
      Q => value_reg_7(5),
      R => SR(0)
    );
\value_reg_7_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(6),
      Q => value_reg_7(6),
      R => SR(0)
    );
\value_reg_7_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(7),
      Q => value_reg_7(7),
      R => SR(0)
    );
\value_reg_7_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(8),
      Q => value_reg_7(8),
      R => SR(0)
    );
\value_reg_7_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_6(9),
      Q => value_reg_7(9),
      R => SR(0)
    );
\value_reg_8_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(0),
      Q => value_reg_8(0),
      R => SR(0)
    );
\value_reg_8_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(10),
      Q => value_reg_8(10),
      R => SR(0)
    );
\value_reg_8_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(11),
      Q => value_reg_8(11),
      R => SR(0)
    );
\value_reg_8_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(1),
      Q => value_reg_8(1),
      R => SR(0)
    );
\value_reg_8_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(2),
      Q => value_reg_8(2),
      R => SR(0)
    );
\value_reg_8_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(3),
      Q => value_reg_8(3),
      R => SR(0)
    );
\value_reg_8_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(4),
      Q => value_reg_8(4),
      R => SR(0)
    );
\value_reg_8_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(5),
      Q => value_reg_8(5),
      R => SR(0)
    );
\value_reg_8_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(6),
      Q => value_reg_8(6),
      R => SR(0)
    );
\value_reg_8_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(7),
      Q => value_reg_8(7),
      R => SR(0)
    );
\value_reg_8_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(8),
      Q => value_reg_8(8),
      R => SR(0)
    );
\value_reg_8_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_7(9),
      Q => value_reg_8(9),
      R => SR(0)
    );
\value_reg_9_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(0),
      Q => value_reg_9(0),
      R => SR(0)
    );
\value_reg_9_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(10),
      Q => value_reg_9(10),
      R => SR(0)
    );
\value_reg_9_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(11),
      Q => value_reg_9(11),
      R => SR(0)
    );
\value_reg_9_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(1),
      Q => value_reg_9(1),
      R => SR(0)
    );
\value_reg_9_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(2),
      Q => value_reg_9(2),
      R => SR(0)
    );
\value_reg_9_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(3),
      Q => value_reg_9(3),
      R => SR(0)
    );
\value_reg_9_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(4),
      Q => value_reg_9(4),
      R => SR(0)
    );
\value_reg_9_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(5),
      Q => value_reg_9(5),
      R => SR(0)
    );
\value_reg_9_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(6),
      Q => value_reg_9(6),
      R => SR(0)
    );
\value_reg_9_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(7),
      Q => value_reg_9(7),
      R => SR(0)
    );
\value_reg_9_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(8),
      Q => value_reg_9(8),
      R => SR(0)
    );
\value_reg_9_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => value_reg_8(9),
      Q => value_reg_9(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator is
  port (
    oc_st_28v_l1 : out STD_LOGIC;
    over_thld_reg_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    over_thld_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    over_thld_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator is
  signal \over_thld_reg0_carry__0_n_3\ : STD_LOGIC;
  signal over_thld_reg0_carry_n_0 : STD_LOGIC;
  signal over_thld_reg0_carry_n_1 : STD_LOGIC;
  signal over_thld_reg0_carry_n_2 : STD_LOGIC;
  signal over_thld_reg0_carry_n_3 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal NLW_over_thld_reg0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_over_thld_reg0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_over_thld_reg0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
over_thld_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => over_thld_reg0_carry_n_0,
      CO(2) => over_thld_reg0_carry_n_1,
      CO(1) => over_thld_reg0_carry_n_2,
      CO(0) => over_thld_reg0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_over_thld_reg0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\over_thld_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => over_thld_reg0_carry_n_0,
      CO(3 downto 2) => \NLW_over_thld_reg0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_1_in,
      CO(0) => \over_thld_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => over_thld_reg_reg_1(1 downto 0),
      O(3 downto 0) => \NLW_over_thld_reg0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => over_thld_reg_reg_2(1 downto 0)
    );
over_thld_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_1_in,
      Q => oc_st_28v_l1,
      R => over_thld_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_10 is
  port (
    oc_st_28v_s3 : out STD_LOGIC;
    over_thld_reg_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    over_thld_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    over_thld_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_10 : entity is "comparator";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_10 is
  signal \over_thld_reg0_carry__0_n_3\ : STD_LOGIC;
  signal over_thld_reg0_carry_n_0 : STD_LOGIC;
  signal over_thld_reg0_carry_n_1 : STD_LOGIC;
  signal over_thld_reg0_carry_n_2 : STD_LOGIC;
  signal over_thld_reg0_carry_n_3 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal NLW_over_thld_reg0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_over_thld_reg0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_over_thld_reg0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
over_thld_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => over_thld_reg0_carry_n_0,
      CO(2) => over_thld_reg0_carry_n_1,
      CO(1) => over_thld_reg0_carry_n_2,
      CO(0) => over_thld_reg0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_over_thld_reg0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\over_thld_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => over_thld_reg0_carry_n_0,
      CO(3 downto 2) => \NLW_over_thld_reg0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_1_in,
      CO(0) => \over_thld_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => over_thld_reg_reg_1(1 downto 0),
      O(3 downto 0) => \NLW_over_thld_reg0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => over_thld_reg_reg_2(1 downto 0)
    );
over_thld_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_1_in,
      Q => oc_st_28v_s3,
      R => over_thld_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_11 is
  port (
    oc_st_28v_s4 : out STD_LOGIC;
    over_thld_reg_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    over_thld_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    over_thld_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_11 : entity is "comparator";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_11 is
  signal \over_thld_reg0_carry__0_n_3\ : STD_LOGIC;
  signal over_thld_reg0_carry_n_0 : STD_LOGIC;
  signal over_thld_reg0_carry_n_1 : STD_LOGIC;
  signal over_thld_reg0_carry_n_2 : STD_LOGIC;
  signal over_thld_reg0_carry_n_3 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal NLW_over_thld_reg0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_over_thld_reg0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_over_thld_reg0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
over_thld_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => over_thld_reg0_carry_n_0,
      CO(2) => over_thld_reg0_carry_n_1,
      CO(1) => over_thld_reg0_carry_n_2,
      CO(0) => over_thld_reg0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_over_thld_reg0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\over_thld_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => over_thld_reg0_carry_n_0,
      CO(3 downto 2) => \NLW_over_thld_reg0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_1_in,
      CO(0) => \over_thld_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => over_thld_reg_reg_1(1 downto 0),
      O(3 downto 0) => \NLW_over_thld_reg0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => over_thld_reg_reg_2(1 downto 0)
    );
over_thld_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_1_in,
      Q => oc_st_28v_s4,
      R => over_thld_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_12 is
  port (
    oc_st_5v_s : out STD_LOGIC;
    over_thld_reg_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    over_thld_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    over_thld_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_12 : entity is "comparator";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_12 is
  signal \over_thld_reg0_carry__0_n_3\ : STD_LOGIC;
  signal over_thld_reg0_carry_n_0 : STD_LOGIC;
  signal over_thld_reg0_carry_n_1 : STD_LOGIC;
  signal over_thld_reg0_carry_n_2 : STD_LOGIC;
  signal over_thld_reg0_carry_n_3 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal NLW_over_thld_reg0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_over_thld_reg0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_over_thld_reg0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
over_thld_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => over_thld_reg0_carry_n_0,
      CO(2) => over_thld_reg0_carry_n_1,
      CO(1) => over_thld_reg0_carry_n_2,
      CO(0) => over_thld_reg0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_over_thld_reg0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\over_thld_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => over_thld_reg0_carry_n_0,
      CO(3 downto 2) => \NLW_over_thld_reg0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_1_in,
      CO(0) => \over_thld_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => over_thld_reg_reg_1(1 downto 0),
      O(3 downto 0) => \NLW_over_thld_reg0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => over_thld_reg_reg_2(1 downto 0)
    );
over_thld_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_1_in,
      Q => oc_st_5v_s,
      R => over_thld_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_7 is
  port (
    oc_st_28v_l2 : out STD_LOGIC;
    over_thld_reg_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    over_thld_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    over_thld_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_7 : entity is "comparator";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_7 is
  signal \over_thld_reg0_carry__0_n_3\ : STD_LOGIC;
  signal over_thld_reg0_carry_n_0 : STD_LOGIC;
  signal over_thld_reg0_carry_n_1 : STD_LOGIC;
  signal over_thld_reg0_carry_n_2 : STD_LOGIC;
  signal over_thld_reg0_carry_n_3 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal NLW_over_thld_reg0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_over_thld_reg0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_over_thld_reg0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
over_thld_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => over_thld_reg0_carry_n_0,
      CO(2) => over_thld_reg0_carry_n_1,
      CO(1) => over_thld_reg0_carry_n_2,
      CO(0) => over_thld_reg0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_over_thld_reg0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\over_thld_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => over_thld_reg0_carry_n_0,
      CO(3 downto 2) => \NLW_over_thld_reg0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_1_in,
      CO(0) => \over_thld_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => over_thld_reg_reg_1(1 downto 0),
      O(3 downto 0) => \NLW_over_thld_reg0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => over_thld_reg_reg_2(1 downto 0)
    );
over_thld_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_1_in,
      Q => oc_st_28v_l2,
      R => over_thld_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_8 is
  port (
    oc_st_28v_s1 : out STD_LOGIC;
    over_thld_reg_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    over_thld_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    over_thld_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_8 : entity is "comparator";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_8 is
  signal \over_thld_reg0_carry__0_n_3\ : STD_LOGIC;
  signal over_thld_reg0_carry_n_0 : STD_LOGIC;
  signal over_thld_reg0_carry_n_1 : STD_LOGIC;
  signal over_thld_reg0_carry_n_2 : STD_LOGIC;
  signal over_thld_reg0_carry_n_3 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal NLW_over_thld_reg0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_over_thld_reg0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_over_thld_reg0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
over_thld_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => over_thld_reg0_carry_n_0,
      CO(2) => over_thld_reg0_carry_n_1,
      CO(1) => over_thld_reg0_carry_n_2,
      CO(0) => over_thld_reg0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_over_thld_reg0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\over_thld_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => over_thld_reg0_carry_n_0,
      CO(3 downto 2) => \NLW_over_thld_reg0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_1_in,
      CO(0) => \over_thld_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => over_thld_reg_reg_1(1 downto 0),
      O(3 downto 0) => \NLW_over_thld_reg0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => over_thld_reg_reg_2(1 downto 0)
    );
over_thld_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_1_in,
      Q => oc_st_28v_s1,
      R => over_thld_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_9 is
  port (
    oc_st_28v_s2 : out STD_LOGIC;
    over_thld_reg_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    over_thld_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    over_thld_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_9 : entity is "comparator";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_9 is
  signal \over_thld_reg0_carry__0_n_3\ : STD_LOGIC;
  signal over_thld_reg0_carry_n_0 : STD_LOGIC;
  signal over_thld_reg0_carry_n_1 : STD_LOGIC;
  signal over_thld_reg0_carry_n_2 : STD_LOGIC;
  signal over_thld_reg0_carry_n_3 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal NLW_over_thld_reg0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_over_thld_reg0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_over_thld_reg0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
over_thld_reg0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => over_thld_reg0_carry_n_0,
      CO(2) => over_thld_reg0_carry_n_1,
      CO(1) => over_thld_reg0_carry_n_2,
      CO(0) => over_thld_reg0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_over_thld_reg0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\over_thld_reg0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => over_thld_reg0_carry_n_0,
      CO(3 downto 2) => \NLW_over_thld_reg0_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => p_1_in,
      CO(0) => \over_thld_reg0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => over_thld_reg_reg_1(1 downto 0),
      O(3 downto 0) => \NLW_over_thld_reg0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => over_thld_reg_reg_2(1 downto 0)
    );
over_thld_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_1_in,
      Q => oc_st_28v_s2,
      R => over_thld_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms is
  port (
    s00_axi_aresetn_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms is
  signal clk_count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clk_count0_carry__0_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__6_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__6_n_3\ : STD_LOGIC;
  signal clk_count0_carry_n_0 : STD_LOGIC;
  signal clk_count0_carry_n_1 : STD_LOGIC;
  signal clk_count0_carry_n_2 : STD_LOGIC;
  signal clk_count0_carry_n_3 : STD_LOGIC;
  signal \clk_count[31]_i_10_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_3_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_4_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_5_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_6_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_7_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_8_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_9_n_0\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal delayed_reg_i_1_n_0 : STD_LOGIC;
  signal som_en_28v_l1_delayed : STD_LOGIC;
  signal \NLW_clk_count0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_clk_count0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_count[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of delayed_reg_i_1 : label is "soft_lutpair35";
begin
clk_count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => clk_count0_carry_n_0,
      CO(2) => clk_count0_carry_n_1,
      CO(1) => clk_count0_carry_n_2,
      CO(0) => clk_count0_carry_n_3,
      CYINIT => \clk_count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \clk_count_reg_n_0_[4]\,
      S(2) => \clk_count_reg_n_0_[3]\,
      S(1) => \clk_count_reg_n_0_[2]\,
      S(0) => \clk_count_reg_n_0_[1]\
    );
\clk_count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => clk_count0_carry_n_0,
      CO(3) => \clk_count0_carry__0_n_0\,
      CO(2) => \clk_count0_carry__0_n_1\,
      CO(1) => \clk_count0_carry__0_n_2\,
      CO(0) => \clk_count0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \clk_count_reg_n_0_[8]\,
      S(2) => \clk_count_reg_n_0_[7]\,
      S(1) => \clk_count_reg_n_0_[6]\,
      S(0) => \clk_count_reg_n_0_[5]\
    );
\clk_count0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__0_n_0\,
      CO(3) => \clk_count0_carry__1_n_0\,
      CO(2) => \clk_count0_carry__1_n_1\,
      CO(1) => \clk_count0_carry__1_n_2\,
      CO(0) => \clk_count0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \clk_count_reg_n_0_[12]\,
      S(2) => \clk_count_reg_n_0_[11]\,
      S(1) => \clk_count_reg_n_0_[10]\,
      S(0) => \clk_count_reg_n_0_[9]\
    );
\clk_count0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__1_n_0\,
      CO(3) => \clk_count0_carry__2_n_0\,
      CO(2) => \clk_count0_carry__2_n_1\,
      CO(1) => \clk_count0_carry__2_n_2\,
      CO(0) => \clk_count0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \clk_count_reg_n_0_[16]\,
      S(2) => \clk_count_reg_n_0_[15]\,
      S(1) => \clk_count_reg_n_0_[14]\,
      S(0) => \clk_count_reg_n_0_[13]\
    );
\clk_count0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__2_n_0\,
      CO(3) => \clk_count0_carry__3_n_0\,
      CO(2) => \clk_count0_carry__3_n_1\,
      CO(1) => \clk_count0_carry__3_n_2\,
      CO(0) => \clk_count0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \clk_count_reg_n_0_[20]\,
      S(2) => \clk_count_reg_n_0_[19]\,
      S(1) => \clk_count_reg_n_0_[18]\,
      S(0) => \clk_count_reg_n_0_[17]\
    );
\clk_count0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__3_n_0\,
      CO(3) => \clk_count0_carry__4_n_0\,
      CO(2) => \clk_count0_carry__4_n_1\,
      CO(1) => \clk_count0_carry__4_n_2\,
      CO(0) => \clk_count0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \clk_count_reg_n_0_[24]\,
      S(2) => \clk_count_reg_n_0_[23]\,
      S(1) => \clk_count_reg_n_0_[22]\,
      S(0) => \clk_count_reg_n_0_[21]\
    );
\clk_count0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__4_n_0\,
      CO(3) => \clk_count0_carry__5_n_0\,
      CO(2) => \clk_count0_carry__5_n_1\,
      CO(1) => \clk_count0_carry__5_n_2\,
      CO(0) => \clk_count0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \clk_count_reg_n_0_[28]\,
      S(2) => \clk_count_reg_n_0_[27]\,
      S(1) => \clk_count_reg_n_0_[26]\,
      S(0) => \clk_count_reg_n_0_[25]\
    );
\clk_count0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_clk_count0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \clk_count0_carry__6_n_2\,
      CO(0) => \clk_count0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_clk_count0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \clk_count_reg_n_0_[31]\,
      S(1) => \clk_count_reg_n_0_[30]\,
      S(0) => \clk_count_reg_n_0_[29]\
    );
\clk_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \clk_count[31]_i_5_n_0\,
      I1 => \clk_count[31]_i_4_n_0\,
      I2 => \clk_count[31]_i_3_n_0\,
      I3 => \clk_count_reg_n_0_[0]\,
      O => clk_count(0)
    );
\clk_count[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(10),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3_n_0\,
      I3 => \clk_count[31]_i_4_n_0\,
      I4 => \clk_count[31]_i_5_n_0\,
      O => clk_count(10)
    );
\clk_count[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(11),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3_n_0\,
      I3 => \clk_count[31]_i_4_n_0\,
      I4 => \clk_count[31]_i_5_n_0\,
      O => clk_count(11)
    );
\clk_count[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(12),
      O => clk_count(12)
    );
\clk_count[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(13),
      O => clk_count(13)
    );
\clk_count[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(14),
      O => clk_count(14)
    );
\clk_count[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(15),
      O => clk_count(15)
    );
\clk_count[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(16),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3_n_0\,
      I3 => \clk_count[31]_i_4_n_0\,
      I4 => \clk_count[31]_i_5_n_0\,
      O => clk_count(16)
    );
\clk_count[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(17),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3_n_0\,
      I3 => \clk_count[31]_i_4_n_0\,
      I4 => \clk_count[31]_i_5_n_0\,
      O => clk_count(17)
    );
\clk_count[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(18),
      O => clk_count(18)
    );
\clk_count[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(19),
      O => clk_count(19)
    );
\clk_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(1),
      O => clk_count(1)
    );
\clk_count[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(20),
      O => clk_count(20)
    );
\clk_count[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(21),
      O => clk_count(21)
    );
\clk_count[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(22),
      O => clk_count(22)
    );
\clk_count[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(23),
      O => clk_count(23)
    );
\clk_count[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(24),
      O => clk_count(24)
    );
\clk_count[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(25),
      O => clk_count(25)
    );
\clk_count[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(26),
      O => clk_count(26)
    );
\clk_count[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(27),
      O => clk_count(27)
    );
\clk_count[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(28),
      O => clk_count(28)
    );
\clk_count[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(29),
      O => clk_count(29)
    );
\clk_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(2),
      O => clk_count(2)
    );
\clk_count[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(30),
      O => clk_count(30)
    );
\clk_count[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[27]\,
      I1 => \clk_count_reg_n_0_[26]\,
      I2 => \clk_count_reg_n_0_[29]\,
      I3 => \clk_count_reg_n_0_[28]\,
      O => \clk_count[31]_i_10_n_0\
    );
\clk_count[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(31),
      O => clk_count(31)
    );
\clk_count[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[12]\,
      I1 => \clk_count_reg_n_0_[13]\,
      I2 => \clk_count_reg_n_0_[10]\,
      I3 => \clk_count_reg_n_0_[11]\,
      I4 => \clk_count[31]_i_6_n_0\,
      O => \clk_count[31]_i_3_n_0\
    );
\clk_count[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[4]\,
      I1 => \clk_count_reg_n_0_[5]\,
      I2 => \clk_count_reg_n_0_[2]\,
      I3 => \clk_count_reg_n_0_[3]\,
      I4 => \clk_count[31]_i_7_n_0\,
      O => \clk_count[31]_i_4_n_0\
    );
\clk_count[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \clk_count[31]_i_8_n_0\,
      I1 => \clk_count[31]_i_9_n_0\,
      I2 => \clk_count_reg_n_0_[31]\,
      I3 => \clk_count_reg_n_0_[30]\,
      I4 => \clk_count_reg_n_0_[1]\,
      I5 => \clk_count[31]_i_10_n_0\,
      O => \clk_count[31]_i_5_n_0\
    );
\clk_count[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[15]\,
      I1 => \clk_count_reg_n_0_[14]\,
      I2 => \clk_count_reg_n_0_[17]\,
      I3 => \clk_count_reg_n_0_[16]\,
      O => \clk_count[31]_i_6_n_0\
    );
\clk_count[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[6]\,
      I1 => \clk_count_reg_n_0_[7]\,
      I2 => \clk_count_reg_n_0_[8]\,
      I3 => \clk_count_reg_n_0_[9]\,
      O => \clk_count[31]_i_7_n_0\
    );
\clk_count[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[23]\,
      I1 => \clk_count_reg_n_0_[22]\,
      I2 => \clk_count_reg_n_0_[25]\,
      I3 => \clk_count_reg_n_0_[24]\,
      O => \clk_count[31]_i_8_n_0\
    );
\clk_count[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[19]\,
      I1 => \clk_count_reg_n_0_[18]\,
      I2 => \clk_count_reg_n_0_[21]\,
      I3 => \clk_count_reg_n_0_[20]\,
      O => \clk_count[31]_i_9_n_0\
    );
\clk_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(3),
      O => clk_count(3)
    );
\clk_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(4),
      O => clk_count(4)
    );
\clk_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(5),
      O => clk_count(5)
    );
\clk_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(6),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3_n_0\,
      I3 => \clk_count[31]_i_4_n_0\,
      I4 => \clk_count[31]_i_5_n_0\,
      O => clk_count(6)
    );
\clk_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(7),
      O => clk_count(7)
    );
\clk_count[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(8),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3_n_0\,
      I3 => \clk_count[31]_i_4_n_0\,
      I4 => \clk_count[31]_i_5_n_0\,
      O => clk_count(8)
    );
\clk_count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3_n_0\,
      I2 => \clk_count[31]_i_4_n_0\,
      I3 => \clk_count[31]_i_5_n_0\,
      I4 => data0(9),
      O => clk_count(9)
    );
\clk_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(0),
      Q => \clk_count_reg_n_0_[0]\,
      R => SR(0)
    );
\clk_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(10),
      Q => \clk_count_reg_n_0_[10]\,
      R => SR(0)
    );
\clk_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(11),
      Q => \clk_count_reg_n_0_[11]\,
      R => SR(0)
    );
\clk_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(12),
      Q => \clk_count_reg_n_0_[12]\,
      R => SR(0)
    );
\clk_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(13),
      Q => \clk_count_reg_n_0_[13]\,
      R => SR(0)
    );
\clk_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(14),
      Q => \clk_count_reg_n_0_[14]\,
      R => SR(0)
    );
\clk_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(15),
      Q => \clk_count_reg_n_0_[15]\,
      R => SR(0)
    );
\clk_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(16),
      Q => \clk_count_reg_n_0_[16]\,
      R => SR(0)
    );
\clk_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(17),
      Q => \clk_count_reg_n_0_[17]\,
      R => SR(0)
    );
\clk_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(18),
      Q => \clk_count_reg_n_0_[18]\,
      R => SR(0)
    );
\clk_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(19),
      Q => \clk_count_reg_n_0_[19]\,
      R => SR(0)
    );
\clk_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(1),
      Q => \clk_count_reg_n_0_[1]\,
      R => SR(0)
    );
\clk_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(20),
      Q => \clk_count_reg_n_0_[20]\,
      R => SR(0)
    );
\clk_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(21),
      Q => \clk_count_reg_n_0_[21]\,
      R => SR(0)
    );
\clk_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(22),
      Q => \clk_count_reg_n_0_[22]\,
      R => SR(0)
    );
\clk_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(23),
      Q => \clk_count_reg_n_0_[23]\,
      R => SR(0)
    );
\clk_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(24),
      Q => \clk_count_reg_n_0_[24]\,
      R => SR(0)
    );
\clk_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(25),
      Q => \clk_count_reg_n_0_[25]\,
      R => SR(0)
    );
\clk_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(26),
      Q => \clk_count_reg_n_0_[26]\,
      R => SR(0)
    );
\clk_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(27),
      Q => \clk_count_reg_n_0_[27]\,
      R => SR(0)
    );
\clk_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(28),
      Q => \clk_count_reg_n_0_[28]\,
      R => SR(0)
    );
\clk_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(29),
      Q => \clk_count_reg_n_0_[29]\,
      R => SR(0)
    );
\clk_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(2),
      Q => \clk_count_reg_n_0_[2]\,
      R => SR(0)
    );
\clk_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(30),
      Q => \clk_count_reg_n_0_[30]\,
      R => SR(0)
    );
\clk_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(31),
      Q => \clk_count_reg_n_0_[31]\,
      R => SR(0)
    );
\clk_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(3),
      Q => \clk_count_reg_n_0_[3]\,
      R => SR(0)
    );
\clk_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(4),
      Q => \clk_count_reg_n_0_[4]\,
      R => SR(0)
    );
\clk_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(5),
      Q => \clk_count_reg_n_0_[5]\,
      R => SR(0)
    );
\clk_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(6),
      Q => \clk_count_reg_n_0_[6]\,
      R => SR(0)
    );
\clk_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(7),
      Q => \clk_count_reg_n_0_[7]\,
      R => SR(0)
    );
\clk_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(8),
      Q => \clk_count_reg_n_0_[8]\,
      R => SR(0)
    );
\clk_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(9),
      Q => \clk_count_reg_n_0_[9]\,
      R => SR(0)
    );
delayed_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => som_en_28v_l1_delayed,
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3_n_0\,
      I3 => \clk_count[31]_i_4_n_0\,
      I4 => \clk_count[31]_i_5_n_0\,
      O => delayed_reg_i_1_n_0
    );
delayed_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => delayed_reg_i_1_n_0,
      Q => som_en_28v_l1_delayed,
      R => SR(0)
    );
\value_reg_0[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => som_en_28v_l1_delayed,
      O => s00_axi_aresetn_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_13 is
  port (
    s00_axi_aresetn_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_13 : entity is "delay_ms";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_13 is
  signal clk_count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clk_count0_carry__0_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__6_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__6_n_3\ : STD_LOGIC;
  signal clk_count0_carry_n_0 : STD_LOGIC;
  signal clk_count0_carry_n_1 : STD_LOGIC;
  signal clk_count0_carry_n_2 : STD_LOGIC;
  signal clk_count0_carry_n_3 : STD_LOGIC;
  signal \clk_count[31]_i_10__0_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_6__0_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_7__0_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_8__0_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_9__0_n_0\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \delayed_reg_i_1__0_n_0\ : STD_LOGIC;
  signal som_en_28v_l2_delayed : STD_LOGIC;
  signal \NLW_clk_count0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_clk_count0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_count[0]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \delayed_reg_i_1__0\ : label is "soft_lutpair36";
begin
clk_count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => clk_count0_carry_n_0,
      CO(2) => clk_count0_carry_n_1,
      CO(1) => clk_count0_carry_n_2,
      CO(0) => clk_count0_carry_n_3,
      CYINIT => \clk_count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \clk_count_reg_n_0_[4]\,
      S(2) => \clk_count_reg_n_0_[3]\,
      S(1) => \clk_count_reg_n_0_[2]\,
      S(0) => \clk_count_reg_n_0_[1]\
    );
\clk_count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => clk_count0_carry_n_0,
      CO(3) => \clk_count0_carry__0_n_0\,
      CO(2) => \clk_count0_carry__0_n_1\,
      CO(1) => \clk_count0_carry__0_n_2\,
      CO(0) => \clk_count0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \clk_count_reg_n_0_[8]\,
      S(2) => \clk_count_reg_n_0_[7]\,
      S(1) => \clk_count_reg_n_0_[6]\,
      S(0) => \clk_count_reg_n_0_[5]\
    );
\clk_count0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__0_n_0\,
      CO(3) => \clk_count0_carry__1_n_0\,
      CO(2) => \clk_count0_carry__1_n_1\,
      CO(1) => \clk_count0_carry__1_n_2\,
      CO(0) => \clk_count0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \clk_count_reg_n_0_[12]\,
      S(2) => \clk_count_reg_n_0_[11]\,
      S(1) => \clk_count_reg_n_0_[10]\,
      S(0) => \clk_count_reg_n_0_[9]\
    );
\clk_count0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__1_n_0\,
      CO(3) => \clk_count0_carry__2_n_0\,
      CO(2) => \clk_count0_carry__2_n_1\,
      CO(1) => \clk_count0_carry__2_n_2\,
      CO(0) => \clk_count0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \clk_count_reg_n_0_[16]\,
      S(2) => \clk_count_reg_n_0_[15]\,
      S(1) => \clk_count_reg_n_0_[14]\,
      S(0) => \clk_count_reg_n_0_[13]\
    );
\clk_count0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__2_n_0\,
      CO(3) => \clk_count0_carry__3_n_0\,
      CO(2) => \clk_count0_carry__3_n_1\,
      CO(1) => \clk_count0_carry__3_n_2\,
      CO(0) => \clk_count0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \clk_count_reg_n_0_[20]\,
      S(2) => \clk_count_reg_n_0_[19]\,
      S(1) => \clk_count_reg_n_0_[18]\,
      S(0) => \clk_count_reg_n_0_[17]\
    );
\clk_count0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__3_n_0\,
      CO(3) => \clk_count0_carry__4_n_0\,
      CO(2) => \clk_count0_carry__4_n_1\,
      CO(1) => \clk_count0_carry__4_n_2\,
      CO(0) => \clk_count0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \clk_count_reg_n_0_[24]\,
      S(2) => \clk_count_reg_n_0_[23]\,
      S(1) => \clk_count_reg_n_0_[22]\,
      S(0) => \clk_count_reg_n_0_[21]\
    );
\clk_count0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__4_n_0\,
      CO(3) => \clk_count0_carry__5_n_0\,
      CO(2) => \clk_count0_carry__5_n_1\,
      CO(1) => \clk_count0_carry__5_n_2\,
      CO(0) => \clk_count0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \clk_count_reg_n_0_[28]\,
      S(2) => \clk_count_reg_n_0_[27]\,
      S(1) => \clk_count_reg_n_0_[26]\,
      S(0) => \clk_count_reg_n_0_[25]\
    );
\clk_count0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_clk_count0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \clk_count0_carry__6_n_2\,
      CO(0) => \clk_count0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_clk_count0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \clk_count_reg_n_0_[31]\,
      S(1) => \clk_count_reg_n_0_[30]\,
      S(0) => \clk_count_reg_n_0_[29]\
    );
\clk_count[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \clk_count[31]_i_5__0_n_0\,
      I1 => \clk_count[31]_i_4__0_n_0\,
      I2 => \clk_count[31]_i_3__0_n_0\,
      I3 => \clk_count_reg_n_0_[0]\,
      O => clk_count(0)
    );
\clk_count[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(10),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__0_n_0\,
      I3 => \clk_count[31]_i_4__0_n_0\,
      I4 => \clk_count[31]_i_5__0_n_0\,
      O => clk_count(10)
    );
\clk_count[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(11),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__0_n_0\,
      I3 => \clk_count[31]_i_4__0_n_0\,
      I4 => \clk_count[31]_i_5__0_n_0\,
      O => clk_count(11)
    );
\clk_count[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(12),
      O => clk_count(12)
    );
\clk_count[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(13),
      O => clk_count(13)
    );
\clk_count[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(14),
      O => clk_count(14)
    );
\clk_count[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(15),
      O => clk_count(15)
    );
\clk_count[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(16),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__0_n_0\,
      I3 => \clk_count[31]_i_4__0_n_0\,
      I4 => \clk_count[31]_i_5__0_n_0\,
      O => clk_count(16)
    );
\clk_count[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(17),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__0_n_0\,
      I3 => \clk_count[31]_i_4__0_n_0\,
      I4 => \clk_count[31]_i_5__0_n_0\,
      O => clk_count(17)
    );
\clk_count[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(18),
      O => clk_count(18)
    );
\clk_count[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(19),
      O => clk_count(19)
    );
\clk_count[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(1),
      O => clk_count(1)
    );
\clk_count[20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(20),
      O => clk_count(20)
    );
\clk_count[21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(21),
      O => clk_count(21)
    );
\clk_count[22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(22),
      O => clk_count(22)
    );
\clk_count[23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(23),
      O => clk_count(23)
    );
\clk_count[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(24),
      O => clk_count(24)
    );
\clk_count[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(25),
      O => clk_count(25)
    );
\clk_count[26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(26),
      O => clk_count(26)
    );
\clk_count[27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(27),
      O => clk_count(27)
    );
\clk_count[28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(28),
      O => clk_count(28)
    );
\clk_count[29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(29),
      O => clk_count(29)
    );
\clk_count[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(2),
      O => clk_count(2)
    );
\clk_count[30]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(30),
      O => clk_count(30)
    );
\clk_count[31]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[27]\,
      I1 => \clk_count_reg_n_0_[26]\,
      I2 => \clk_count_reg_n_0_[29]\,
      I3 => \clk_count_reg_n_0_[28]\,
      O => \clk_count[31]_i_10__0_n_0\
    );
\clk_count[31]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(31),
      O => clk_count(31)
    );
\clk_count[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[12]\,
      I1 => \clk_count_reg_n_0_[13]\,
      I2 => \clk_count_reg_n_0_[10]\,
      I3 => \clk_count_reg_n_0_[11]\,
      I4 => \clk_count[31]_i_6__0_n_0\,
      O => \clk_count[31]_i_3__0_n_0\
    );
\clk_count[31]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[4]\,
      I1 => \clk_count_reg_n_0_[5]\,
      I2 => \clk_count_reg_n_0_[2]\,
      I3 => \clk_count_reg_n_0_[3]\,
      I4 => \clk_count[31]_i_7__0_n_0\,
      O => \clk_count[31]_i_4__0_n_0\
    );
\clk_count[31]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \clk_count[31]_i_8__0_n_0\,
      I1 => \clk_count[31]_i_9__0_n_0\,
      I2 => \clk_count_reg_n_0_[31]\,
      I3 => \clk_count_reg_n_0_[30]\,
      I4 => \clk_count_reg_n_0_[1]\,
      I5 => \clk_count[31]_i_10__0_n_0\,
      O => \clk_count[31]_i_5__0_n_0\
    );
\clk_count[31]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[15]\,
      I1 => \clk_count_reg_n_0_[14]\,
      I2 => \clk_count_reg_n_0_[17]\,
      I3 => \clk_count_reg_n_0_[16]\,
      O => \clk_count[31]_i_6__0_n_0\
    );
\clk_count[31]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[6]\,
      I1 => \clk_count_reg_n_0_[7]\,
      I2 => \clk_count_reg_n_0_[8]\,
      I3 => \clk_count_reg_n_0_[9]\,
      O => \clk_count[31]_i_7__0_n_0\
    );
\clk_count[31]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[23]\,
      I1 => \clk_count_reg_n_0_[22]\,
      I2 => \clk_count_reg_n_0_[25]\,
      I3 => \clk_count_reg_n_0_[24]\,
      O => \clk_count[31]_i_8__0_n_0\
    );
\clk_count[31]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[19]\,
      I1 => \clk_count_reg_n_0_[18]\,
      I2 => \clk_count_reg_n_0_[21]\,
      I3 => \clk_count_reg_n_0_[20]\,
      O => \clk_count[31]_i_9__0_n_0\
    );
\clk_count[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(3),
      O => clk_count(3)
    );
\clk_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(4),
      O => clk_count(4)
    );
\clk_count[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(5),
      O => clk_count(5)
    );
\clk_count[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(6),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__0_n_0\,
      I3 => \clk_count[31]_i_4__0_n_0\,
      I4 => \clk_count[31]_i_5__0_n_0\,
      O => clk_count(6)
    );
\clk_count[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(7),
      O => clk_count(7)
    );
\clk_count[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(8),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__0_n_0\,
      I3 => \clk_count[31]_i_4__0_n_0\,
      I4 => \clk_count[31]_i_5__0_n_0\,
      O => clk_count(8)
    );
\clk_count[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__0_n_0\,
      I2 => \clk_count[31]_i_4__0_n_0\,
      I3 => \clk_count[31]_i_5__0_n_0\,
      I4 => data0(9),
      O => clk_count(9)
    );
\clk_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(0),
      Q => \clk_count_reg_n_0_[0]\,
      R => SR(0)
    );
\clk_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(10),
      Q => \clk_count_reg_n_0_[10]\,
      R => SR(0)
    );
\clk_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(11),
      Q => \clk_count_reg_n_0_[11]\,
      R => SR(0)
    );
\clk_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(12),
      Q => \clk_count_reg_n_0_[12]\,
      R => SR(0)
    );
\clk_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(13),
      Q => \clk_count_reg_n_0_[13]\,
      R => SR(0)
    );
\clk_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(14),
      Q => \clk_count_reg_n_0_[14]\,
      R => SR(0)
    );
\clk_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(15),
      Q => \clk_count_reg_n_0_[15]\,
      R => SR(0)
    );
\clk_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(16),
      Q => \clk_count_reg_n_0_[16]\,
      R => SR(0)
    );
\clk_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(17),
      Q => \clk_count_reg_n_0_[17]\,
      R => SR(0)
    );
\clk_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(18),
      Q => \clk_count_reg_n_0_[18]\,
      R => SR(0)
    );
\clk_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(19),
      Q => \clk_count_reg_n_0_[19]\,
      R => SR(0)
    );
\clk_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(1),
      Q => \clk_count_reg_n_0_[1]\,
      R => SR(0)
    );
\clk_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(20),
      Q => \clk_count_reg_n_0_[20]\,
      R => SR(0)
    );
\clk_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(21),
      Q => \clk_count_reg_n_0_[21]\,
      R => SR(0)
    );
\clk_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(22),
      Q => \clk_count_reg_n_0_[22]\,
      R => SR(0)
    );
\clk_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(23),
      Q => \clk_count_reg_n_0_[23]\,
      R => SR(0)
    );
\clk_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(24),
      Q => \clk_count_reg_n_0_[24]\,
      R => SR(0)
    );
\clk_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(25),
      Q => \clk_count_reg_n_0_[25]\,
      R => SR(0)
    );
\clk_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(26),
      Q => \clk_count_reg_n_0_[26]\,
      R => SR(0)
    );
\clk_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(27),
      Q => \clk_count_reg_n_0_[27]\,
      R => SR(0)
    );
\clk_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(28),
      Q => \clk_count_reg_n_0_[28]\,
      R => SR(0)
    );
\clk_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(29),
      Q => \clk_count_reg_n_0_[29]\,
      R => SR(0)
    );
\clk_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(2),
      Q => \clk_count_reg_n_0_[2]\,
      R => SR(0)
    );
\clk_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(30),
      Q => \clk_count_reg_n_0_[30]\,
      R => SR(0)
    );
\clk_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(31),
      Q => \clk_count_reg_n_0_[31]\,
      R => SR(0)
    );
\clk_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(3),
      Q => \clk_count_reg_n_0_[3]\,
      R => SR(0)
    );
\clk_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(4),
      Q => \clk_count_reg_n_0_[4]\,
      R => SR(0)
    );
\clk_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(5),
      Q => \clk_count_reg_n_0_[5]\,
      R => SR(0)
    );
\clk_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(6),
      Q => \clk_count_reg_n_0_[6]\,
      R => SR(0)
    );
\clk_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(7),
      Q => \clk_count_reg_n_0_[7]\,
      R => SR(0)
    );
\clk_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(8),
      Q => \clk_count_reg_n_0_[8]\,
      R => SR(0)
    );
\clk_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(9),
      Q => \clk_count_reg_n_0_[9]\,
      R => SR(0)
    );
\delayed_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => som_en_28v_l2_delayed,
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__0_n_0\,
      I3 => \clk_count[31]_i_4__0_n_0\,
      I4 => \clk_count[31]_i_5__0_n_0\,
      O => \delayed_reg_i_1__0_n_0\
    );
delayed_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \delayed_reg_i_1__0_n_0\,
      Q => som_en_28v_l2_delayed,
      R => SR(0)
    );
\value_reg_0[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => som_en_28v_l2_delayed,
      O => s00_axi_aresetn_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_14 is
  port (
    s00_axi_aresetn_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_14 : entity is "delay_ms";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_14 is
  signal clk_count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clk_count0_carry__0_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__6_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__6_n_3\ : STD_LOGIC;
  signal clk_count0_carry_n_0 : STD_LOGIC;
  signal clk_count0_carry_n_1 : STD_LOGIC;
  signal clk_count0_carry_n_2 : STD_LOGIC;
  signal clk_count0_carry_n_3 : STD_LOGIC;
  signal \clk_count[31]_i_10__1_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_4__1_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_5__1_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_6__1_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_7__1_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_8__1_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_9__1_n_0\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \delayed_reg_i_1__1_n_0\ : STD_LOGIC;
  signal som_en_28v_s1_delayed : STD_LOGIC;
  signal \NLW_clk_count0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_clk_count0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_count[0]_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \delayed_reg_i_1__1\ : label is "soft_lutpair37";
begin
clk_count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => clk_count0_carry_n_0,
      CO(2) => clk_count0_carry_n_1,
      CO(1) => clk_count0_carry_n_2,
      CO(0) => clk_count0_carry_n_3,
      CYINIT => \clk_count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \clk_count_reg_n_0_[4]\,
      S(2) => \clk_count_reg_n_0_[3]\,
      S(1) => \clk_count_reg_n_0_[2]\,
      S(0) => \clk_count_reg_n_0_[1]\
    );
\clk_count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => clk_count0_carry_n_0,
      CO(3) => \clk_count0_carry__0_n_0\,
      CO(2) => \clk_count0_carry__0_n_1\,
      CO(1) => \clk_count0_carry__0_n_2\,
      CO(0) => \clk_count0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \clk_count_reg_n_0_[8]\,
      S(2) => \clk_count_reg_n_0_[7]\,
      S(1) => \clk_count_reg_n_0_[6]\,
      S(0) => \clk_count_reg_n_0_[5]\
    );
\clk_count0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__0_n_0\,
      CO(3) => \clk_count0_carry__1_n_0\,
      CO(2) => \clk_count0_carry__1_n_1\,
      CO(1) => \clk_count0_carry__1_n_2\,
      CO(0) => \clk_count0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \clk_count_reg_n_0_[12]\,
      S(2) => \clk_count_reg_n_0_[11]\,
      S(1) => \clk_count_reg_n_0_[10]\,
      S(0) => \clk_count_reg_n_0_[9]\
    );
\clk_count0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__1_n_0\,
      CO(3) => \clk_count0_carry__2_n_0\,
      CO(2) => \clk_count0_carry__2_n_1\,
      CO(1) => \clk_count0_carry__2_n_2\,
      CO(0) => \clk_count0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \clk_count_reg_n_0_[16]\,
      S(2) => \clk_count_reg_n_0_[15]\,
      S(1) => \clk_count_reg_n_0_[14]\,
      S(0) => \clk_count_reg_n_0_[13]\
    );
\clk_count0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__2_n_0\,
      CO(3) => \clk_count0_carry__3_n_0\,
      CO(2) => \clk_count0_carry__3_n_1\,
      CO(1) => \clk_count0_carry__3_n_2\,
      CO(0) => \clk_count0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \clk_count_reg_n_0_[20]\,
      S(2) => \clk_count_reg_n_0_[19]\,
      S(1) => \clk_count_reg_n_0_[18]\,
      S(0) => \clk_count_reg_n_0_[17]\
    );
\clk_count0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__3_n_0\,
      CO(3) => \clk_count0_carry__4_n_0\,
      CO(2) => \clk_count0_carry__4_n_1\,
      CO(1) => \clk_count0_carry__4_n_2\,
      CO(0) => \clk_count0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \clk_count_reg_n_0_[24]\,
      S(2) => \clk_count_reg_n_0_[23]\,
      S(1) => \clk_count_reg_n_0_[22]\,
      S(0) => \clk_count_reg_n_0_[21]\
    );
\clk_count0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__4_n_0\,
      CO(3) => \clk_count0_carry__5_n_0\,
      CO(2) => \clk_count0_carry__5_n_1\,
      CO(1) => \clk_count0_carry__5_n_2\,
      CO(0) => \clk_count0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \clk_count_reg_n_0_[28]\,
      S(2) => \clk_count_reg_n_0_[27]\,
      S(1) => \clk_count_reg_n_0_[26]\,
      S(0) => \clk_count_reg_n_0_[25]\
    );
\clk_count0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_clk_count0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \clk_count0_carry__6_n_2\,
      CO(0) => \clk_count0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_clk_count0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \clk_count_reg_n_0_[31]\,
      S(1) => \clk_count_reg_n_0_[30]\,
      S(0) => \clk_count_reg_n_0_[29]\
    );
\clk_count[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \clk_count[31]_i_5__1_n_0\,
      I1 => \clk_count[31]_i_4__1_n_0\,
      I2 => \clk_count[31]_i_3__1_n_0\,
      I3 => \clk_count_reg_n_0_[0]\,
      O => clk_count(0)
    );
\clk_count[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(10),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__1_n_0\,
      I3 => \clk_count[31]_i_4__1_n_0\,
      I4 => \clk_count[31]_i_5__1_n_0\,
      O => clk_count(10)
    );
\clk_count[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(11),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__1_n_0\,
      I3 => \clk_count[31]_i_4__1_n_0\,
      I4 => \clk_count[31]_i_5__1_n_0\,
      O => clk_count(11)
    );
\clk_count[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(12),
      O => clk_count(12)
    );
\clk_count[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(13),
      O => clk_count(13)
    );
\clk_count[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(14),
      O => clk_count(14)
    );
\clk_count[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(15),
      O => clk_count(15)
    );
\clk_count[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(16),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__1_n_0\,
      I3 => \clk_count[31]_i_4__1_n_0\,
      I4 => \clk_count[31]_i_5__1_n_0\,
      O => clk_count(16)
    );
\clk_count[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(17),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__1_n_0\,
      I3 => \clk_count[31]_i_4__1_n_0\,
      I4 => \clk_count[31]_i_5__1_n_0\,
      O => clk_count(17)
    );
\clk_count[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(18),
      O => clk_count(18)
    );
\clk_count[19]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(19),
      O => clk_count(19)
    );
\clk_count[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(1),
      O => clk_count(1)
    );
\clk_count[20]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(20),
      O => clk_count(20)
    );
\clk_count[21]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(21),
      O => clk_count(21)
    );
\clk_count[22]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(22),
      O => clk_count(22)
    );
\clk_count[23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(23),
      O => clk_count(23)
    );
\clk_count[24]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(24),
      O => clk_count(24)
    );
\clk_count[25]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(25),
      O => clk_count(25)
    );
\clk_count[26]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(26),
      O => clk_count(26)
    );
\clk_count[27]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(27),
      O => clk_count(27)
    );
\clk_count[28]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(28),
      O => clk_count(28)
    );
\clk_count[29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(29),
      O => clk_count(29)
    );
\clk_count[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(2),
      O => clk_count(2)
    );
\clk_count[30]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(30),
      O => clk_count(30)
    );
\clk_count[31]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[27]\,
      I1 => \clk_count_reg_n_0_[26]\,
      I2 => \clk_count_reg_n_0_[29]\,
      I3 => \clk_count_reg_n_0_[28]\,
      O => \clk_count[31]_i_10__1_n_0\
    );
\clk_count[31]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(31),
      O => clk_count(31)
    );
\clk_count[31]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[12]\,
      I1 => \clk_count_reg_n_0_[13]\,
      I2 => \clk_count_reg_n_0_[10]\,
      I3 => \clk_count_reg_n_0_[11]\,
      I4 => \clk_count[31]_i_6__1_n_0\,
      O => \clk_count[31]_i_3__1_n_0\
    );
\clk_count[31]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[4]\,
      I1 => \clk_count_reg_n_0_[5]\,
      I2 => \clk_count_reg_n_0_[2]\,
      I3 => \clk_count_reg_n_0_[3]\,
      I4 => \clk_count[31]_i_7__1_n_0\,
      O => \clk_count[31]_i_4__1_n_0\
    );
\clk_count[31]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \clk_count[31]_i_8__1_n_0\,
      I1 => \clk_count[31]_i_9__1_n_0\,
      I2 => \clk_count_reg_n_0_[31]\,
      I3 => \clk_count_reg_n_0_[30]\,
      I4 => \clk_count_reg_n_0_[1]\,
      I5 => \clk_count[31]_i_10__1_n_0\,
      O => \clk_count[31]_i_5__1_n_0\
    );
\clk_count[31]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[15]\,
      I1 => \clk_count_reg_n_0_[14]\,
      I2 => \clk_count_reg_n_0_[17]\,
      I3 => \clk_count_reg_n_0_[16]\,
      O => \clk_count[31]_i_6__1_n_0\
    );
\clk_count[31]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[6]\,
      I1 => \clk_count_reg_n_0_[7]\,
      I2 => \clk_count_reg_n_0_[8]\,
      I3 => \clk_count_reg_n_0_[9]\,
      O => \clk_count[31]_i_7__1_n_0\
    );
\clk_count[31]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[23]\,
      I1 => \clk_count_reg_n_0_[22]\,
      I2 => \clk_count_reg_n_0_[25]\,
      I3 => \clk_count_reg_n_0_[24]\,
      O => \clk_count[31]_i_8__1_n_0\
    );
\clk_count[31]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[19]\,
      I1 => \clk_count_reg_n_0_[18]\,
      I2 => \clk_count_reg_n_0_[21]\,
      I3 => \clk_count_reg_n_0_[20]\,
      O => \clk_count[31]_i_9__1_n_0\
    );
\clk_count[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(3),
      O => clk_count(3)
    );
\clk_count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(4),
      O => clk_count(4)
    );
\clk_count[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(5),
      O => clk_count(5)
    );
\clk_count[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(6),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__1_n_0\,
      I3 => \clk_count[31]_i_4__1_n_0\,
      I4 => \clk_count[31]_i_5__1_n_0\,
      O => clk_count(6)
    );
\clk_count[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(7),
      O => clk_count(7)
    );
\clk_count[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(8),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__1_n_0\,
      I3 => \clk_count[31]_i_4__1_n_0\,
      I4 => \clk_count[31]_i_5__1_n_0\,
      O => clk_count(8)
    );
\clk_count[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__1_n_0\,
      I2 => \clk_count[31]_i_4__1_n_0\,
      I3 => \clk_count[31]_i_5__1_n_0\,
      I4 => data0(9),
      O => clk_count(9)
    );
\clk_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(0),
      Q => \clk_count_reg_n_0_[0]\,
      R => SR(0)
    );
\clk_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(10),
      Q => \clk_count_reg_n_0_[10]\,
      R => SR(0)
    );
\clk_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(11),
      Q => \clk_count_reg_n_0_[11]\,
      R => SR(0)
    );
\clk_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(12),
      Q => \clk_count_reg_n_0_[12]\,
      R => SR(0)
    );
\clk_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(13),
      Q => \clk_count_reg_n_0_[13]\,
      R => SR(0)
    );
\clk_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(14),
      Q => \clk_count_reg_n_0_[14]\,
      R => SR(0)
    );
\clk_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(15),
      Q => \clk_count_reg_n_0_[15]\,
      R => SR(0)
    );
\clk_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(16),
      Q => \clk_count_reg_n_0_[16]\,
      R => SR(0)
    );
\clk_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(17),
      Q => \clk_count_reg_n_0_[17]\,
      R => SR(0)
    );
\clk_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(18),
      Q => \clk_count_reg_n_0_[18]\,
      R => SR(0)
    );
\clk_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(19),
      Q => \clk_count_reg_n_0_[19]\,
      R => SR(0)
    );
\clk_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(1),
      Q => \clk_count_reg_n_0_[1]\,
      R => SR(0)
    );
\clk_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(20),
      Q => \clk_count_reg_n_0_[20]\,
      R => SR(0)
    );
\clk_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(21),
      Q => \clk_count_reg_n_0_[21]\,
      R => SR(0)
    );
\clk_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(22),
      Q => \clk_count_reg_n_0_[22]\,
      R => SR(0)
    );
\clk_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(23),
      Q => \clk_count_reg_n_0_[23]\,
      R => SR(0)
    );
\clk_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(24),
      Q => \clk_count_reg_n_0_[24]\,
      R => SR(0)
    );
\clk_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(25),
      Q => \clk_count_reg_n_0_[25]\,
      R => SR(0)
    );
\clk_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(26),
      Q => \clk_count_reg_n_0_[26]\,
      R => SR(0)
    );
\clk_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(27),
      Q => \clk_count_reg_n_0_[27]\,
      R => SR(0)
    );
\clk_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(28),
      Q => \clk_count_reg_n_0_[28]\,
      R => SR(0)
    );
\clk_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(29),
      Q => \clk_count_reg_n_0_[29]\,
      R => SR(0)
    );
\clk_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(2),
      Q => \clk_count_reg_n_0_[2]\,
      R => SR(0)
    );
\clk_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(30),
      Q => \clk_count_reg_n_0_[30]\,
      R => SR(0)
    );
\clk_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(31),
      Q => \clk_count_reg_n_0_[31]\,
      R => SR(0)
    );
\clk_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(3),
      Q => \clk_count_reg_n_0_[3]\,
      R => SR(0)
    );
\clk_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(4),
      Q => \clk_count_reg_n_0_[4]\,
      R => SR(0)
    );
\clk_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(5),
      Q => \clk_count_reg_n_0_[5]\,
      R => SR(0)
    );
\clk_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(6),
      Q => \clk_count_reg_n_0_[6]\,
      R => SR(0)
    );
\clk_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(7),
      Q => \clk_count_reg_n_0_[7]\,
      R => SR(0)
    );
\clk_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(8),
      Q => \clk_count_reg_n_0_[8]\,
      R => SR(0)
    );
\clk_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(9),
      Q => \clk_count_reg_n_0_[9]\,
      R => SR(0)
    );
\delayed_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => som_en_28v_s1_delayed,
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__1_n_0\,
      I3 => \clk_count[31]_i_4__1_n_0\,
      I4 => \clk_count[31]_i_5__1_n_0\,
      O => \delayed_reg_i_1__1_n_0\
    );
delayed_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \delayed_reg_i_1__1_n_0\,
      Q => som_en_28v_s1_delayed,
      R => SR(0)
    );
\value_reg_0[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => som_en_28v_s1_delayed,
      O => s00_axi_aresetn_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_15 is
  port (
    s00_axi_aresetn_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_15 : entity is "delay_ms";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_15 is
  signal clk_count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clk_count0_carry__0_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__6_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__6_n_3\ : STD_LOGIC;
  signal clk_count0_carry_n_0 : STD_LOGIC;
  signal clk_count0_carry_n_1 : STD_LOGIC;
  signal clk_count0_carry_n_2 : STD_LOGIC;
  signal clk_count0_carry_n_3 : STD_LOGIC;
  signal \clk_count[31]_i_10__2_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_4__2_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_5__2_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_6__2_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_7__2_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_8__2_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_9__2_n_0\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \delayed_reg_i_1__2_n_0\ : STD_LOGIC;
  signal som_en_28v_s2_delayed : STD_LOGIC;
  signal \NLW_clk_count0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_clk_count0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_count[0]_i_1__2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \delayed_reg_i_1__2\ : label is "soft_lutpair38";
begin
clk_count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => clk_count0_carry_n_0,
      CO(2) => clk_count0_carry_n_1,
      CO(1) => clk_count0_carry_n_2,
      CO(0) => clk_count0_carry_n_3,
      CYINIT => \clk_count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \clk_count_reg_n_0_[4]\,
      S(2) => \clk_count_reg_n_0_[3]\,
      S(1) => \clk_count_reg_n_0_[2]\,
      S(0) => \clk_count_reg_n_0_[1]\
    );
\clk_count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => clk_count0_carry_n_0,
      CO(3) => \clk_count0_carry__0_n_0\,
      CO(2) => \clk_count0_carry__0_n_1\,
      CO(1) => \clk_count0_carry__0_n_2\,
      CO(0) => \clk_count0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \clk_count_reg_n_0_[8]\,
      S(2) => \clk_count_reg_n_0_[7]\,
      S(1) => \clk_count_reg_n_0_[6]\,
      S(0) => \clk_count_reg_n_0_[5]\
    );
\clk_count0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__0_n_0\,
      CO(3) => \clk_count0_carry__1_n_0\,
      CO(2) => \clk_count0_carry__1_n_1\,
      CO(1) => \clk_count0_carry__1_n_2\,
      CO(0) => \clk_count0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \clk_count_reg_n_0_[12]\,
      S(2) => \clk_count_reg_n_0_[11]\,
      S(1) => \clk_count_reg_n_0_[10]\,
      S(0) => \clk_count_reg_n_0_[9]\
    );
\clk_count0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__1_n_0\,
      CO(3) => \clk_count0_carry__2_n_0\,
      CO(2) => \clk_count0_carry__2_n_1\,
      CO(1) => \clk_count0_carry__2_n_2\,
      CO(0) => \clk_count0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \clk_count_reg_n_0_[16]\,
      S(2) => \clk_count_reg_n_0_[15]\,
      S(1) => \clk_count_reg_n_0_[14]\,
      S(0) => \clk_count_reg_n_0_[13]\
    );
\clk_count0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__2_n_0\,
      CO(3) => \clk_count0_carry__3_n_0\,
      CO(2) => \clk_count0_carry__3_n_1\,
      CO(1) => \clk_count0_carry__3_n_2\,
      CO(0) => \clk_count0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \clk_count_reg_n_0_[20]\,
      S(2) => \clk_count_reg_n_0_[19]\,
      S(1) => \clk_count_reg_n_0_[18]\,
      S(0) => \clk_count_reg_n_0_[17]\
    );
\clk_count0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__3_n_0\,
      CO(3) => \clk_count0_carry__4_n_0\,
      CO(2) => \clk_count0_carry__4_n_1\,
      CO(1) => \clk_count0_carry__4_n_2\,
      CO(0) => \clk_count0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \clk_count_reg_n_0_[24]\,
      S(2) => \clk_count_reg_n_0_[23]\,
      S(1) => \clk_count_reg_n_0_[22]\,
      S(0) => \clk_count_reg_n_0_[21]\
    );
\clk_count0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__4_n_0\,
      CO(3) => \clk_count0_carry__5_n_0\,
      CO(2) => \clk_count0_carry__5_n_1\,
      CO(1) => \clk_count0_carry__5_n_2\,
      CO(0) => \clk_count0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \clk_count_reg_n_0_[28]\,
      S(2) => \clk_count_reg_n_0_[27]\,
      S(1) => \clk_count_reg_n_0_[26]\,
      S(0) => \clk_count_reg_n_0_[25]\
    );
\clk_count0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_clk_count0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \clk_count0_carry__6_n_2\,
      CO(0) => \clk_count0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_clk_count0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \clk_count_reg_n_0_[31]\,
      S(1) => \clk_count_reg_n_0_[30]\,
      S(0) => \clk_count_reg_n_0_[29]\
    );
\clk_count[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \clk_count[31]_i_5__2_n_0\,
      I1 => \clk_count[31]_i_4__2_n_0\,
      I2 => \clk_count[31]_i_3__2_n_0\,
      I3 => \clk_count_reg_n_0_[0]\,
      O => clk_count(0)
    );
\clk_count[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(10),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__2_n_0\,
      I3 => \clk_count[31]_i_4__2_n_0\,
      I4 => \clk_count[31]_i_5__2_n_0\,
      O => clk_count(10)
    );
\clk_count[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(11),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__2_n_0\,
      I3 => \clk_count[31]_i_4__2_n_0\,
      I4 => \clk_count[31]_i_5__2_n_0\,
      O => clk_count(11)
    );
\clk_count[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(12),
      O => clk_count(12)
    );
\clk_count[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(13),
      O => clk_count(13)
    );
\clk_count[14]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(14),
      O => clk_count(14)
    );
\clk_count[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(15),
      O => clk_count(15)
    );
\clk_count[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(16),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__2_n_0\,
      I3 => \clk_count[31]_i_4__2_n_0\,
      I4 => \clk_count[31]_i_5__2_n_0\,
      O => clk_count(16)
    );
\clk_count[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(17),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__2_n_0\,
      I3 => \clk_count[31]_i_4__2_n_0\,
      I4 => \clk_count[31]_i_5__2_n_0\,
      O => clk_count(17)
    );
\clk_count[18]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(18),
      O => clk_count(18)
    );
\clk_count[19]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(19),
      O => clk_count(19)
    );
\clk_count[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(1),
      O => clk_count(1)
    );
\clk_count[20]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(20),
      O => clk_count(20)
    );
\clk_count[21]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(21),
      O => clk_count(21)
    );
\clk_count[22]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(22),
      O => clk_count(22)
    );
\clk_count[23]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(23),
      O => clk_count(23)
    );
\clk_count[24]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(24),
      O => clk_count(24)
    );
\clk_count[25]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(25),
      O => clk_count(25)
    );
\clk_count[26]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(26),
      O => clk_count(26)
    );
\clk_count[27]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(27),
      O => clk_count(27)
    );
\clk_count[28]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(28),
      O => clk_count(28)
    );
\clk_count[29]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(29),
      O => clk_count(29)
    );
\clk_count[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(2),
      O => clk_count(2)
    );
\clk_count[30]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(30),
      O => clk_count(30)
    );
\clk_count[31]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[27]\,
      I1 => \clk_count_reg_n_0_[26]\,
      I2 => \clk_count_reg_n_0_[29]\,
      I3 => \clk_count_reg_n_0_[28]\,
      O => \clk_count[31]_i_10__2_n_0\
    );
\clk_count[31]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(31),
      O => clk_count(31)
    );
\clk_count[31]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[12]\,
      I1 => \clk_count_reg_n_0_[13]\,
      I2 => \clk_count_reg_n_0_[10]\,
      I3 => \clk_count_reg_n_0_[11]\,
      I4 => \clk_count[31]_i_6__2_n_0\,
      O => \clk_count[31]_i_3__2_n_0\
    );
\clk_count[31]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[4]\,
      I1 => \clk_count_reg_n_0_[5]\,
      I2 => \clk_count_reg_n_0_[2]\,
      I3 => \clk_count_reg_n_0_[3]\,
      I4 => \clk_count[31]_i_7__2_n_0\,
      O => \clk_count[31]_i_4__2_n_0\
    );
\clk_count[31]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \clk_count[31]_i_8__2_n_0\,
      I1 => \clk_count[31]_i_9__2_n_0\,
      I2 => \clk_count_reg_n_0_[31]\,
      I3 => \clk_count_reg_n_0_[30]\,
      I4 => \clk_count_reg_n_0_[1]\,
      I5 => \clk_count[31]_i_10__2_n_0\,
      O => \clk_count[31]_i_5__2_n_0\
    );
\clk_count[31]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[15]\,
      I1 => \clk_count_reg_n_0_[14]\,
      I2 => \clk_count_reg_n_0_[17]\,
      I3 => \clk_count_reg_n_0_[16]\,
      O => \clk_count[31]_i_6__2_n_0\
    );
\clk_count[31]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[6]\,
      I1 => \clk_count_reg_n_0_[7]\,
      I2 => \clk_count_reg_n_0_[8]\,
      I3 => \clk_count_reg_n_0_[9]\,
      O => \clk_count[31]_i_7__2_n_0\
    );
\clk_count[31]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[23]\,
      I1 => \clk_count_reg_n_0_[22]\,
      I2 => \clk_count_reg_n_0_[25]\,
      I3 => \clk_count_reg_n_0_[24]\,
      O => \clk_count[31]_i_8__2_n_0\
    );
\clk_count[31]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[19]\,
      I1 => \clk_count_reg_n_0_[18]\,
      I2 => \clk_count_reg_n_0_[21]\,
      I3 => \clk_count_reg_n_0_[20]\,
      O => \clk_count[31]_i_9__2_n_0\
    );
\clk_count[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(3),
      O => clk_count(3)
    );
\clk_count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(4),
      O => clk_count(4)
    );
\clk_count[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(5),
      O => clk_count(5)
    );
\clk_count[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(6),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__2_n_0\,
      I3 => \clk_count[31]_i_4__2_n_0\,
      I4 => \clk_count[31]_i_5__2_n_0\,
      O => clk_count(6)
    );
\clk_count[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(7),
      O => clk_count(7)
    );
\clk_count[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(8),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__2_n_0\,
      I3 => \clk_count[31]_i_4__2_n_0\,
      I4 => \clk_count[31]_i_5__2_n_0\,
      O => clk_count(8)
    );
\clk_count[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__2_n_0\,
      I2 => \clk_count[31]_i_4__2_n_0\,
      I3 => \clk_count[31]_i_5__2_n_0\,
      I4 => data0(9),
      O => clk_count(9)
    );
\clk_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(0),
      Q => \clk_count_reg_n_0_[0]\,
      R => SR(0)
    );
\clk_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(10),
      Q => \clk_count_reg_n_0_[10]\,
      R => SR(0)
    );
\clk_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(11),
      Q => \clk_count_reg_n_0_[11]\,
      R => SR(0)
    );
\clk_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(12),
      Q => \clk_count_reg_n_0_[12]\,
      R => SR(0)
    );
\clk_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(13),
      Q => \clk_count_reg_n_0_[13]\,
      R => SR(0)
    );
\clk_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(14),
      Q => \clk_count_reg_n_0_[14]\,
      R => SR(0)
    );
\clk_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(15),
      Q => \clk_count_reg_n_0_[15]\,
      R => SR(0)
    );
\clk_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(16),
      Q => \clk_count_reg_n_0_[16]\,
      R => SR(0)
    );
\clk_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(17),
      Q => \clk_count_reg_n_0_[17]\,
      R => SR(0)
    );
\clk_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(18),
      Q => \clk_count_reg_n_0_[18]\,
      R => SR(0)
    );
\clk_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(19),
      Q => \clk_count_reg_n_0_[19]\,
      R => SR(0)
    );
\clk_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(1),
      Q => \clk_count_reg_n_0_[1]\,
      R => SR(0)
    );
\clk_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(20),
      Q => \clk_count_reg_n_0_[20]\,
      R => SR(0)
    );
\clk_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(21),
      Q => \clk_count_reg_n_0_[21]\,
      R => SR(0)
    );
\clk_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(22),
      Q => \clk_count_reg_n_0_[22]\,
      R => SR(0)
    );
\clk_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(23),
      Q => \clk_count_reg_n_0_[23]\,
      R => SR(0)
    );
\clk_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(24),
      Q => \clk_count_reg_n_0_[24]\,
      R => SR(0)
    );
\clk_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(25),
      Q => \clk_count_reg_n_0_[25]\,
      R => SR(0)
    );
\clk_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(26),
      Q => \clk_count_reg_n_0_[26]\,
      R => SR(0)
    );
\clk_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(27),
      Q => \clk_count_reg_n_0_[27]\,
      R => SR(0)
    );
\clk_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(28),
      Q => \clk_count_reg_n_0_[28]\,
      R => SR(0)
    );
\clk_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(29),
      Q => \clk_count_reg_n_0_[29]\,
      R => SR(0)
    );
\clk_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(2),
      Q => \clk_count_reg_n_0_[2]\,
      R => SR(0)
    );
\clk_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(30),
      Q => \clk_count_reg_n_0_[30]\,
      R => SR(0)
    );
\clk_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(31),
      Q => \clk_count_reg_n_0_[31]\,
      R => SR(0)
    );
\clk_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(3),
      Q => \clk_count_reg_n_0_[3]\,
      R => SR(0)
    );
\clk_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(4),
      Q => \clk_count_reg_n_0_[4]\,
      R => SR(0)
    );
\clk_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(5),
      Q => \clk_count_reg_n_0_[5]\,
      R => SR(0)
    );
\clk_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(6),
      Q => \clk_count_reg_n_0_[6]\,
      R => SR(0)
    );
\clk_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(7),
      Q => \clk_count_reg_n_0_[7]\,
      R => SR(0)
    );
\clk_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(8),
      Q => \clk_count_reg_n_0_[8]\,
      R => SR(0)
    );
\clk_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(9),
      Q => \clk_count_reg_n_0_[9]\,
      R => SR(0)
    );
\delayed_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => som_en_28v_s2_delayed,
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__2_n_0\,
      I3 => \clk_count[31]_i_4__2_n_0\,
      I4 => \clk_count[31]_i_5__2_n_0\,
      O => \delayed_reg_i_1__2_n_0\
    );
delayed_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \delayed_reg_i_1__2_n_0\,
      Q => som_en_28v_s2_delayed,
      R => SR(0)
    );
\value_reg_0[11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => som_en_28v_s2_delayed,
      O => s00_axi_aresetn_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_16 is
  port (
    s00_axi_aresetn_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_16 : entity is "delay_ms";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_16 is
  signal clk_count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clk_count0_carry__0_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__6_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__6_n_3\ : STD_LOGIC;
  signal clk_count0_carry_n_0 : STD_LOGIC;
  signal clk_count0_carry_n_1 : STD_LOGIC;
  signal clk_count0_carry_n_2 : STD_LOGIC;
  signal clk_count0_carry_n_3 : STD_LOGIC;
  signal \clk_count[31]_i_10__3_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_3__3_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_4__3_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_5__3_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_6__3_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_7__3_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_8__3_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_9__3_n_0\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \delayed_reg_i_1__3_n_0\ : STD_LOGIC;
  signal som_en_28v_s3_delayed : STD_LOGIC;
  signal \NLW_clk_count0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_clk_count0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_count[0]_i_1__3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \delayed_reg_i_1__3\ : label is "soft_lutpair39";
begin
clk_count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => clk_count0_carry_n_0,
      CO(2) => clk_count0_carry_n_1,
      CO(1) => clk_count0_carry_n_2,
      CO(0) => clk_count0_carry_n_3,
      CYINIT => \clk_count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \clk_count_reg_n_0_[4]\,
      S(2) => \clk_count_reg_n_0_[3]\,
      S(1) => \clk_count_reg_n_0_[2]\,
      S(0) => \clk_count_reg_n_0_[1]\
    );
\clk_count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => clk_count0_carry_n_0,
      CO(3) => \clk_count0_carry__0_n_0\,
      CO(2) => \clk_count0_carry__0_n_1\,
      CO(1) => \clk_count0_carry__0_n_2\,
      CO(0) => \clk_count0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \clk_count_reg_n_0_[8]\,
      S(2) => \clk_count_reg_n_0_[7]\,
      S(1) => \clk_count_reg_n_0_[6]\,
      S(0) => \clk_count_reg_n_0_[5]\
    );
\clk_count0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__0_n_0\,
      CO(3) => \clk_count0_carry__1_n_0\,
      CO(2) => \clk_count0_carry__1_n_1\,
      CO(1) => \clk_count0_carry__1_n_2\,
      CO(0) => \clk_count0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \clk_count_reg_n_0_[12]\,
      S(2) => \clk_count_reg_n_0_[11]\,
      S(1) => \clk_count_reg_n_0_[10]\,
      S(0) => \clk_count_reg_n_0_[9]\
    );
\clk_count0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__1_n_0\,
      CO(3) => \clk_count0_carry__2_n_0\,
      CO(2) => \clk_count0_carry__2_n_1\,
      CO(1) => \clk_count0_carry__2_n_2\,
      CO(0) => \clk_count0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \clk_count_reg_n_0_[16]\,
      S(2) => \clk_count_reg_n_0_[15]\,
      S(1) => \clk_count_reg_n_0_[14]\,
      S(0) => \clk_count_reg_n_0_[13]\
    );
\clk_count0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__2_n_0\,
      CO(3) => \clk_count0_carry__3_n_0\,
      CO(2) => \clk_count0_carry__3_n_1\,
      CO(1) => \clk_count0_carry__3_n_2\,
      CO(0) => \clk_count0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \clk_count_reg_n_0_[20]\,
      S(2) => \clk_count_reg_n_0_[19]\,
      S(1) => \clk_count_reg_n_0_[18]\,
      S(0) => \clk_count_reg_n_0_[17]\
    );
\clk_count0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__3_n_0\,
      CO(3) => \clk_count0_carry__4_n_0\,
      CO(2) => \clk_count0_carry__4_n_1\,
      CO(1) => \clk_count0_carry__4_n_2\,
      CO(0) => \clk_count0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \clk_count_reg_n_0_[24]\,
      S(2) => \clk_count_reg_n_0_[23]\,
      S(1) => \clk_count_reg_n_0_[22]\,
      S(0) => \clk_count_reg_n_0_[21]\
    );
\clk_count0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__4_n_0\,
      CO(3) => \clk_count0_carry__5_n_0\,
      CO(2) => \clk_count0_carry__5_n_1\,
      CO(1) => \clk_count0_carry__5_n_2\,
      CO(0) => \clk_count0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \clk_count_reg_n_0_[28]\,
      S(2) => \clk_count_reg_n_0_[27]\,
      S(1) => \clk_count_reg_n_0_[26]\,
      S(0) => \clk_count_reg_n_0_[25]\
    );
\clk_count0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_clk_count0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \clk_count0_carry__6_n_2\,
      CO(0) => \clk_count0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_clk_count0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \clk_count_reg_n_0_[31]\,
      S(1) => \clk_count_reg_n_0_[30]\,
      S(0) => \clk_count_reg_n_0_[29]\
    );
\clk_count[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \clk_count[31]_i_5__3_n_0\,
      I1 => \clk_count[31]_i_4__3_n_0\,
      I2 => \clk_count[31]_i_3__3_n_0\,
      I3 => \clk_count_reg_n_0_[0]\,
      O => clk_count(0)
    );
\clk_count[10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(10),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__3_n_0\,
      I3 => \clk_count[31]_i_4__3_n_0\,
      I4 => \clk_count[31]_i_5__3_n_0\,
      O => clk_count(10)
    );
\clk_count[11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(11),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__3_n_0\,
      I3 => \clk_count[31]_i_4__3_n_0\,
      I4 => \clk_count[31]_i_5__3_n_0\,
      O => clk_count(11)
    );
\clk_count[12]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(12),
      O => clk_count(12)
    );
\clk_count[13]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(13),
      O => clk_count(13)
    );
\clk_count[14]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(14),
      O => clk_count(14)
    );
\clk_count[15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(15),
      O => clk_count(15)
    );
\clk_count[16]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(16),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__3_n_0\,
      I3 => \clk_count[31]_i_4__3_n_0\,
      I4 => \clk_count[31]_i_5__3_n_0\,
      O => clk_count(16)
    );
\clk_count[17]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(17),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__3_n_0\,
      I3 => \clk_count[31]_i_4__3_n_0\,
      I4 => \clk_count[31]_i_5__3_n_0\,
      O => clk_count(17)
    );
\clk_count[18]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(18),
      O => clk_count(18)
    );
\clk_count[19]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(19),
      O => clk_count(19)
    );
\clk_count[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(1),
      O => clk_count(1)
    );
\clk_count[20]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(20),
      O => clk_count(20)
    );
\clk_count[21]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(21),
      O => clk_count(21)
    );
\clk_count[22]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(22),
      O => clk_count(22)
    );
\clk_count[23]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(23),
      O => clk_count(23)
    );
\clk_count[24]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(24),
      O => clk_count(24)
    );
\clk_count[25]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(25),
      O => clk_count(25)
    );
\clk_count[26]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(26),
      O => clk_count(26)
    );
\clk_count[27]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(27),
      O => clk_count(27)
    );
\clk_count[28]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(28),
      O => clk_count(28)
    );
\clk_count[29]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(29),
      O => clk_count(29)
    );
\clk_count[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(2),
      O => clk_count(2)
    );
\clk_count[30]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(30),
      O => clk_count(30)
    );
\clk_count[31]_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[27]\,
      I1 => \clk_count_reg_n_0_[26]\,
      I2 => \clk_count_reg_n_0_[29]\,
      I3 => \clk_count_reg_n_0_[28]\,
      O => \clk_count[31]_i_10__3_n_0\
    );
\clk_count[31]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(31),
      O => clk_count(31)
    );
\clk_count[31]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[12]\,
      I1 => \clk_count_reg_n_0_[13]\,
      I2 => \clk_count_reg_n_0_[10]\,
      I3 => \clk_count_reg_n_0_[11]\,
      I4 => \clk_count[31]_i_6__3_n_0\,
      O => \clk_count[31]_i_3__3_n_0\
    );
\clk_count[31]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[4]\,
      I1 => \clk_count_reg_n_0_[5]\,
      I2 => \clk_count_reg_n_0_[2]\,
      I3 => \clk_count_reg_n_0_[3]\,
      I4 => \clk_count[31]_i_7__3_n_0\,
      O => \clk_count[31]_i_4__3_n_0\
    );
\clk_count[31]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \clk_count[31]_i_8__3_n_0\,
      I1 => \clk_count[31]_i_9__3_n_0\,
      I2 => \clk_count_reg_n_0_[31]\,
      I3 => \clk_count_reg_n_0_[30]\,
      I4 => \clk_count_reg_n_0_[1]\,
      I5 => \clk_count[31]_i_10__3_n_0\,
      O => \clk_count[31]_i_5__3_n_0\
    );
\clk_count[31]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[15]\,
      I1 => \clk_count_reg_n_0_[14]\,
      I2 => \clk_count_reg_n_0_[17]\,
      I3 => \clk_count_reg_n_0_[16]\,
      O => \clk_count[31]_i_6__3_n_0\
    );
\clk_count[31]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[6]\,
      I1 => \clk_count_reg_n_0_[7]\,
      I2 => \clk_count_reg_n_0_[8]\,
      I3 => \clk_count_reg_n_0_[9]\,
      O => \clk_count[31]_i_7__3_n_0\
    );
\clk_count[31]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[23]\,
      I1 => \clk_count_reg_n_0_[22]\,
      I2 => \clk_count_reg_n_0_[25]\,
      I3 => \clk_count_reg_n_0_[24]\,
      O => \clk_count[31]_i_8__3_n_0\
    );
\clk_count[31]_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[19]\,
      I1 => \clk_count_reg_n_0_[18]\,
      I2 => \clk_count_reg_n_0_[21]\,
      I3 => \clk_count_reg_n_0_[20]\,
      O => \clk_count[31]_i_9__3_n_0\
    );
\clk_count[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(3),
      O => clk_count(3)
    );
\clk_count[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(4),
      O => clk_count(4)
    );
\clk_count[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(5),
      O => clk_count(5)
    );
\clk_count[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(6),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__3_n_0\,
      I3 => \clk_count[31]_i_4__3_n_0\,
      I4 => \clk_count[31]_i_5__3_n_0\,
      O => clk_count(6)
    );
\clk_count[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(7),
      O => clk_count(7)
    );
\clk_count[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(8),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__3_n_0\,
      I3 => \clk_count[31]_i_4__3_n_0\,
      I4 => \clk_count[31]_i_5__3_n_0\,
      O => clk_count(8)
    );
\clk_count[9]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__3_n_0\,
      I2 => \clk_count[31]_i_4__3_n_0\,
      I3 => \clk_count[31]_i_5__3_n_0\,
      I4 => data0(9),
      O => clk_count(9)
    );
\clk_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(0),
      Q => \clk_count_reg_n_0_[0]\,
      R => SR(0)
    );
\clk_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(10),
      Q => \clk_count_reg_n_0_[10]\,
      R => SR(0)
    );
\clk_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(11),
      Q => \clk_count_reg_n_0_[11]\,
      R => SR(0)
    );
\clk_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(12),
      Q => \clk_count_reg_n_0_[12]\,
      R => SR(0)
    );
\clk_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(13),
      Q => \clk_count_reg_n_0_[13]\,
      R => SR(0)
    );
\clk_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(14),
      Q => \clk_count_reg_n_0_[14]\,
      R => SR(0)
    );
\clk_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(15),
      Q => \clk_count_reg_n_0_[15]\,
      R => SR(0)
    );
\clk_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(16),
      Q => \clk_count_reg_n_0_[16]\,
      R => SR(0)
    );
\clk_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(17),
      Q => \clk_count_reg_n_0_[17]\,
      R => SR(0)
    );
\clk_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(18),
      Q => \clk_count_reg_n_0_[18]\,
      R => SR(0)
    );
\clk_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(19),
      Q => \clk_count_reg_n_0_[19]\,
      R => SR(0)
    );
\clk_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(1),
      Q => \clk_count_reg_n_0_[1]\,
      R => SR(0)
    );
\clk_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(20),
      Q => \clk_count_reg_n_0_[20]\,
      R => SR(0)
    );
\clk_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(21),
      Q => \clk_count_reg_n_0_[21]\,
      R => SR(0)
    );
\clk_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(22),
      Q => \clk_count_reg_n_0_[22]\,
      R => SR(0)
    );
\clk_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(23),
      Q => \clk_count_reg_n_0_[23]\,
      R => SR(0)
    );
\clk_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(24),
      Q => \clk_count_reg_n_0_[24]\,
      R => SR(0)
    );
\clk_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(25),
      Q => \clk_count_reg_n_0_[25]\,
      R => SR(0)
    );
\clk_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(26),
      Q => \clk_count_reg_n_0_[26]\,
      R => SR(0)
    );
\clk_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(27),
      Q => \clk_count_reg_n_0_[27]\,
      R => SR(0)
    );
\clk_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(28),
      Q => \clk_count_reg_n_0_[28]\,
      R => SR(0)
    );
\clk_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(29),
      Q => \clk_count_reg_n_0_[29]\,
      R => SR(0)
    );
\clk_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(2),
      Q => \clk_count_reg_n_0_[2]\,
      R => SR(0)
    );
\clk_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(30),
      Q => \clk_count_reg_n_0_[30]\,
      R => SR(0)
    );
\clk_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(31),
      Q => \clk_count_reg_n_0_[31]\,
      R => SR(0)
    );
\clk_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(3),
      Q => \clk_count_reg_n_0_[3]\,
      R => SR(0)
    );
\clk_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(4),
      Q => \clk_count_reg_n_0_[4]\,
      R => SR(0)
    );
\clk_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(5),
      Q => \clk_count_reg_n_0_[5]\,
      R => SR(0)
    );
\clk_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(6),
      Q => \clk_count_reg_n_0_[6]\,
      R => SR(0)
    );
\clk_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(7),
      Q => \clk_count_reg_n_0_[7]\,
      R => SR(0)
    );
\clk_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(8),
      Q => \clk_count_reg_n_0_[8]\,
      R => SR(0)
    );
\clk_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(9),
      Q => \clk_count_reg_n_0_[9]\,
      R => SR(0)
    );
\delayed_reg_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => som_en_28v_s3_delayed,
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__3_n_0\,
      I3 => \clk_count[31]_i_4__3_n_0\,
      I4 => \clk_count[31]_i_5__3_n_0\,
      O => \delayed_reg_i_1__3_n_0\
    );
delayed_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \delayed_reg_i_1__3_n_0\,
      Q => som_en_28v_s3_delayed,
      R => SR(0)
    );
\value_reg_0[11]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => som_en_28v_s3_delayed,
      O => s00_axi_aresetn_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_17 is
  port (
    s00_axi_aresetn_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_17 : entity is "delay_ms";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_17 is
  signal clk_count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clk_count0_carry__0_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__6_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__6_n_3\ : STD_LOGIC;
  signal clk_count0_carry_n_0 : STD_LOGIC;
  signal clk_count0_carry_n_1 : STD_LOGIC;
  signal clk_count0_carry_n_2 : STD_LOGIC;
  signal clk_count0_carry_n_3 : STD_LOGIC;
  signal \clk_count[31]_i_10__4_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_3__4_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_4__4_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_5__4_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_6__4_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_7__4_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_8__4_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_9__4_n_0\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \delayed_reg_i_1__4_n_0\ : STD_LOGIC;
  signal som_en_28v_s4_delayed : STD_LOGIC;
  signal \NLW_clk_count0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_clk_count0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_count[0]_i_1__4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \delayed_reg_i_1__4\ : label is "soft_lutpair40";
begin
clk_count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => clk_count0_carry_n_0,
      CO(2) => clk_count0_carry_n_1,
      CO(1) => clk_count0_carry_n_2,
      CO(0) => clk_count0_carry_n_3,
      CYINIT => \clk_count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \clk_count_reg_n_0_[4]\,
      S(2) => \clk_count_reg_n_0_[3]\,
      S(1) => \clk_count_reg_n_0_[2]\,
      S(0) => \clk_count_reg_n_0_[1]\
    );
\clk_count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => clk_count0_carry_n_0,
      CO(3) => \clk_count0_carry__0_n_0\,
      CO(2) => \clk_count0_carry__0_n_1\,
      CO(1) => \clk_count0_carry__0_n_2\,
      CO(0) => \clk_count0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \clk_count_reg_n_0_[8]\,
      S(2) => \clk_count_reg_n_0_[7]\,
      S(1) => \clk_count_reg_n_0_[6]\,
      S(0) => \clk_count_reg_n_0_[5]\
    );
\clk_count0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__0_n_0\,
      CO(3) => \clk_count0_carry__1_n_0\,
      CO(2) => \clk_count0_carry__1_n_1\,
      CO(1) => \clk_count0_carry__1_n_2\,
      CO(0) => \clk_count0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \clk_count_reg_n_0_[12]\,
      S(2) => \clk_count_reg_n_0_[11]\,
      S(1) => \clk_count_reg_n_0_[10]\,
      S(0) => \clk_count_reg_n_0_[9]\
    );
\clk_count0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__1_n_0\,
      CO(3) => \clk_count0_carry__2_n_0\,
      CO(2) => \clk_count0_carry__2_n_1\,
      CO(1) => \clk_count0_carry__2_n_2\,
      CO(0) => \clk_count0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \clk_count_reg_n_0_[16]\,
      S(2) => \clk_count_reg_n_0_[15]\,
      S(1) => \clk_count_reg_n_0_[14]\,
      S(0) => \clk_count_reg_n_0_[13]\
    );
\clk_count0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__2_n_0\,
      CO(3) => \clk_count0_carry__3_n_0\,
      CO(2) => \clk_count0_carry__3_n_1\,
      CO(1) => \clk_count0_carry__3_n_2\,
      CO(0) => \clk_count0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \clk_count_reg_n_0_[20]\,
      S(2) => \clk_count_reg_n_0_[19]\,
      S(1) => \clk_count_reg_n_0_[18]\,
      S(0) => \clk_count_reg_n_0_[17]\
    );
\clk_count0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__3_n_0\,
      CO(3) => \clk_count0_carry__4_n_0\,
      CO(2) => \clk_count0_carry__4_n_1\,
      CO(1) => \clk_count0_carry__4_n_2\,
      CO(0) => \clk_count0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \clk_count_reg_n_0_[24]\,
      S(2) => \clk_count_reg_n_0_[23]\,
      S(1) => \clk_count_reg_n_0_[22]\,
      S(0) => \clk_count_reg_n_0_[21]\
    );
\clk_count0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__4_n_0\,
      CO(3) => \clk_count0_carry__5_n_0\,
      CO(2) => \clk_count0_carry__5_n_1\,
      CO(1) => \clk_count0_carry__5_n_2\,
      CO(0) => \clk_count0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \clk_count_reg_n_0_[28]\,
      S(2) => \clk_count_reg_n_0_[27]\,
      S(1) => \clk_count_reg_n_0_[26]\,
      S(0) => \clk_count_reg_n_0_[25]\
    );
\clk_count0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_clk_count0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \clk_count0_carry__6_n_2\,
      CO(0) => \clk_count0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_clk_count0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \clk_count_reg_n_0_[31]\,
      S(1) => \clk_count_reg_n_0_[30]\,
      S(0) => \clk_count_reg_n_0_[29]\
    );
\clk_count[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \clk_count[31]_i_5__4_n_0\,
      I1 => \clk_count[31]_i_4__4_n_0\,
      I2 => \clk_count[31]_i_3__4_n_0\,
      I3 => \clk_count_reg_n_0_[0]\,
      O => clk_count(0)
    );
\clk_count[10]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(10),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__4_n_0\,
      I3 => \clk_count[31]_i_4__4_n_0\,
      I4 => \clk_count[31]_i_5__4_n_0\,
      O => clk_count(10)
    );
\clk_count[11]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(11),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__4_n_0\,
      I3 => \clk_count[31]_i_4__4_n_0\,
      I4 => \clk_count[31]_i_5__4_n_0\,
      O => clk_count(11)
    );
\clk_count[12]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(12),
      O => clk_count(12)
    );
\clk_count[13]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(13),
      O => clk_count(13)
    );
\clk_count[14]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(14),
      O => clk_count(14)
    );
\clk_count[15]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(15),
      O => clk_count(15)
    );
\clk_count[16]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(16),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__4_n_0\,
      I3 => \clk_count[31]_i_4__4_n_0\,
      I4 => \clk_count[31]_i_5__4_n_0\,
      O => clk_count(16)
    );
\clk_count[17]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(17),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__4_n_0\,
      I3 => \clk_count[31]_i_4__4_n_0\,
      I4 => \clk_count[31]_i_5__4_n_0\,
      O => clk_count(17)
    );
\clk_count[18]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(18),
      O => clk_count(18)
    );
\clk_count[19]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(19),
      O => clk_count(19)
    );
\clk_count[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(1),
      O => clk_count(1)
    );
\clk_count[20]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(20),
      O => clk_count(20)
    );
\clk_count[21]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(21),
      O => clk_count(21)
    );
\clk_count[22]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(22),
      O => clk_count(22)
    );
\clk_count[23]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(23),
      O => clk_count(23)
    );
\clk_count[24]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(24),
      O => clk_count(24)
    );
\clk_count[25]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(25),
      O => clk_count(25)
    );
\clk_count[26]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(26),
      O => clk_count(26)
    );
\clk_count[27]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(27),
      O => clk_count(27)
    );
\clk_count[28]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(28),
      O => clk_count(28)
    );
\clk_count[29]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(29),
      O => clk_count(29)
    );
\clk_count[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(2),
      O => clk_count(2)
    );
\clk_count[30]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(30),
      O => clk_count(30)
    );
\clk_count[31]_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[27]\,
      I1 => \clk_count_reg_n_0_[26]\,
      I2 => \clk_count_reg_n_0_[29]\,
      I3 => \clk_count_reg_n_0_[28]\,
      O => \clk_count[31]_i_10__4_n_0\
    );
\clk_count[31]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(31),
      O => clk_count(31)
    );
\clk_count[31]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[12]\,
      I1 => \clk_count_reg_n_0_[13]\,
      I2 => \clk_count_reg_n_0_[10]\,
      I3 => \clk_count_reg_n_0_[11]\,
      I4 => \clk_count[31]_i_6__4_n_0\,
      O => \clk_count[31]_i_3__4_n_0\
    );
\clk_count[31]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[4]\,
      I1 => \clk_count_reg_n_0_[5]\,
      I2 => \clk_count_reg_n_0_[2]\,
      I3 => \clk_count_reg_n_0_[3]\,
      I4 => \clk_count[31]_i_7__4_n_0\,
      O => \clk_count[31]_i_4__4_n_0\
    );
\clk_count[31]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \clk_count[31]_i_8__4_n_0\,
      I1 => \clk_count[31]_i_9__4_n_0\,
      I2 => \clk_count_reg_n_0_[31]\,
      I3 => \clk_count_reg_n_0_[30]\,
      I4 => \clk_count_reg_n_0_[1]\,
      I5 => \clk_count[31]_i_10__4_n_0\,
      O => \clk_count[31]_i_5__4_n_0\
    );
\clk_count[31]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[15]\,
      I1 => \clk_count_reg_n_0_[14]\,
      I2 => \clk_count_reg_n_0_[17]\,
      I3 => \clk_count_reg_n_0_[16]\,
      O => \clk_count[31]_i_6__4_n_0\
    );
\clk_count[31]_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[6]\,
      I1 => \clk_count_reg_n_0_[7]\,
      I2 => \clk_count_reg_n_0_[8]\,
      I3 => \clk_count_reg_n_0_[9]\,
      O => \clk_count[31]_i_7__4_n_0\
    );
\clk_count[31]_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[23]\,
      I1 => \clk_count_reg_n_0_[22]\,
      I2 => \clk_count_reg_n_0_[25]\,
      I3 => \clk_count_reg_n_0_[24]\,
      O => \clk_count[31]_i_8__4_n_0\
    );
\clk_count[31]_i_9__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[19]\,
      I1 => \clk_count_reg_n_0_[18]\,
      I2 => \clk_count_reg_n_0_[21]\,
      I3 => \clk_count_reg_n_0_[20]\,
      O => \clk_count[31]_i_9__4_n_0\
    );
\clk_count[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(3),
      O => clk_count(3)
    );
\clk_count[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(4),
      O => clk_count(4)
    );
\clk_count[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(5),
      O => clk_count(5)
    );
\clk_count[6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(6),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__4_n_0\,
      I3 => \clk_count[31]_i_4__4_n_0\,
      I4 => \clk_count[31]_i_5__4_n_0\,
      O => clk_count(6)
    );
\clk_count[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(7),
      O => clk_count(7)
    );
\clk_count[8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(8),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__4_n_0\,
      I3 => \clk_count[31]_i_4__4_n_0\,
      I4 => \clk_count[31]_i_5__4_n_0\,
      O => clk_count(8)
    );
\clk_count[9]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__4_n_0\,
      I2 => \clk_count[31]_i_4__4_n_0\,
      I3 => \clk_count[31]_i_5__4_n_0\,
      I4 => data0(9),
      O => clk_count(9)
    );
\clk_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(0),
      Q => \clk_count_reg_n_0_[0]\,
      R => SR(0)
    );
\clk_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(10),
      Q => \clk_count_reg_n_0_[10]\,
      R => SR(0)
    );
\clk_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(11),
      Q => \clk_count_reg_n_0_[11]\,
      R => SR(0)
    );
\clk_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(12),
      Q => \clk_count_reg_n_0_[12]\,
      R => SR(0)
    );
\clk_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(13),
      Q => \clk_count_reg_n_0_[13]\,
      R => SR(0)
    );
\clk_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(14),
      Q => \clk_count_reg_n_0_[14]\,
      R => SR(0)
    );
\clk_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(15),
      Q => \clk_count_reg_n_0_[15]\,
      R => SR(0)
    );
\clk_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(16),
      Q => \clk_count_reg_n_0_[16]\,
      R => SR(0)
    );
\clk_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(17),
      Q => \clk_count_reg_n_0_[17]\,
      R => SR(0)
    );
\clk_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(18),
      Q => \clk_count_reg_n_0_[18]\,
      R => SR(0)
    );
\clk_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(19),
      Q => \clk_count_reg_n_0_[19]\,
      R => SR(0)
    );
\clk_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(1),
      Q => \clk_count_reg_n_0_[1]\,
      R => SR(0)
    );
\clk_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(20),
      Q => \clk_count_reg_n_0_[20]\,
      R => SR(0)
    );
\clk_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(21),
      Q => \clk_count_reg_n_0_[21]\,
      R => SR(0)
    );
\clk_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(22),
      Q => \clk_count_reg_n_0_[22]\,
      R => SR(0)
    );
\clk_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(23),
      Q => \clk_count_reg_n_0_[23]\,
      R => SR(0)
    );
\clk_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(24),
      Q => \clk_count_reg_n_0_[24]\,
      R => SR(0)
    );
\clk_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(25),
      Q => \clk_count_reg_n_0_[25]\,
      R => SR(0)
    );
\clk_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(26),
      Q => \clk_count_reg_n_0_[26]\,
      R => SR(0)
    );
\clk_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(27),
      Q => \clk_count_reg_n_0_[27]\,
      R => SR(0)
    );
\clk_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(28),
      Q => \clk_count_reg_n_0_[28]\,
      R => SR(0)
    );
\clk_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(29),
      Q => \clk_count_reg_n_0_[29]\,
      R => SR(0)
    );
\clk_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(2),
      Q => \clk_count_reg_n_0_[2]\,
      R => SR(0)
    );
\clk_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(30),
      Q => \clk_count_reg_n_0_[30]\,
      R => SR(0)
    );
\clk_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(31),
      Q => \clk_count_reg_n_0_[31]\,
      R => SR(0)
    );
\clk_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(3),
      Q => \clk_count_reg_n_0_[3]\,
      R => SR(0)
    );
\clk_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(4),
      Q => \clk_count_reg_n_0_[4]\,
      R => SR(0)
    );
\clk_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(5),
      Q => \clk_count_reg_n_0_[5]\,
      R => SR(0)
    );
\clk_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(6),
      Q => \clk_count_reg_n_0_[6]\,
      R => SR(0)
    );
\clk_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(7),
      Q => \clk_count_reg_n_0_[7]\,
      R => SR(0)
    );
\clk_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(8),
      Q => \clk_count_reg_n_0_[8]\,
      R => SR(0)
    );
\clk_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(9),
      Q => \clk_count_reg_n_0_[9]\,
      R => SR(0)
    );
\delayed_reg_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => som_en_28v_s4_delayed,
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__4_n_0\,
      I3 => \clk_count[31]_i_4__4_n_0\,
      I4 => \clk_count[31]_i_5__4_n_0\,
      O => \delayed_reg_i_1__4_n_0\
    );
delayed_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \delayed_reg_i_1__4_n_0\,
      Q => som_en_28v_s4_delayed,
      R => SR(0)
    );
\value_reg_0[11]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => som_en_28v_s4_delayed,
      O => s00_axi_aresetn_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_18 is
  port (
    s00_axi_aresetn_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_18 : entity is "delay_ms";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_18 is
  signal clk_count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clk_count0_carry__0_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__0_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__1_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__2_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__3_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__4_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_0\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_1\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__5_n_3\ : STD_LOGIC;
  signal \clk_count0_carry__6_n_2\ : STD_LOGIC;
  signal \clk_count0_carry__6_n_3\ : STD_LOGIC;
  signal clk_count0_carry_n_0 : STD_LOGIC;
  signal clk_count0_carry_n_1 : STD_LOGIC;
  signal clk_count0_carry_n_2 : STD_LOGIC;
  signal clk_count0_carry_n_3 : STD_LOGIC;
  signal \clk_count[31]_i_10__5_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_3__5_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_4__5_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_5__5_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_6__5_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_7__5_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_8__5_n_0\ : STD_LOGIC;
  signal \clk_count[31]_i_9__5_n_0\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \clk_count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \delayed_reg_i_1__5_n_0\ : STD_LOGIC;
  signal som_en_5v_s_delayed : STD_LOGIC;
  signal \NLW_clk_count0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_clk_count0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_count[0]_i_1__5\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \delayed_reg_i_1__5\ : label is "soft_lutpair41";
begin
clk_count0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => clk_count0_carry_n_0,
      CO(2) => clk_count0_carry_n_1,
      CO(1) => clk_count0_carry_n_2,
      CO(0) => clk_count0_carry_n_3,
      CYINIT => \clk_count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3) => \clk_count_reg_n_0_[4]\,
      S(2) => \clk_count_reg_n_0_[3]\,
      S(1) => \clk_count_reg_n_0_[2]\,
      S(0) => \clk_count_reg_n_0_[1]\
    );
\clk_count0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => clk_count0_carry_n_0,
      CO(3) => \clk_count0_carry__0_n_0\,
      CO(2) => \clk_count0_carry__0_n_1\,
      CO(1) => \clk_count0_carry__0_n_2\,
      CO(0) => \clk_count0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3) => \clk_count_reg_n_0_[8]\,
      S(2) => \clk_count_reg_n_0_[7]\,
      S(1) => \clk_count_reg_n_0_[6]\,
      S(0) => \clk_count_reg_n_0_[5]\
    );
\clk_count0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__0_n_0\,
      CO(3) => \clk_count0_carry__1_n_0\,
      CO(2) => \clk_count0_carry__1_n_1\,
      CO(1) => \clk_count0_carry__1_n_2\,
      CO(0) => \clk_count0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3) => \clk_count_reg_n_0_[12]\,
      S(2) => \clk_count_reg_n_0_[11]\,
      S(1) => \clk_count_reg_n_0_[10]\,
      S(0) => \clk_count_reg_n_0_[9]\
    );
\clk_count0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__1_n_0\,
      CO(3) => \clk_count0_carry__2_n_0\,
      CO(2) => \clk_count0_carry__2_n_1\,
      CO(1) => \clk_count0_carry__2_n_2\,
      CO(0) => \clk_count0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3) => \clk_count_reg_n_0_[16]\,
      S(2) => \clk_count_reg_n_0_[15]\,
      S(1) => \clk_count_reg_n_0_[14]\,
      S(0) => \clk_count_reg_n_0_[13]\
    );
\clk_count0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__2_n_0\,
      CO(3) => \clk_count0_carry__3_n_0\,
      CO(2) => \clk_count0_carry__3_n_1\,
      CO(1) => \clk_count0_carry__3_n_2\,
      CO(0) => \clk_count0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3) => \clk_count_reg_n_0_[20]\,
      S(2) => \clk_count_reg_n_0_[19]\,
      S(1) => \clk_count_reg_n_0_[18]\,
      S(0) => \clk_count_reg_n_0_[17]\
    );
\clk_count0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__3_n_0\,
      CO(3) => \clk_count0_carry__4_n_0\,
      CO(2) => \clk_count0_carry__4_n_1\,
      CO(1) => \clk_count0_carry__4_n_2\,
      CO(0) => \clk_count0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3) => \clk_count_reg_n_0_[24]\,
      S(2) => \clk_count_reg_n_0_[23]\,
      S(1) => \clk_count_reg_n_0_[22]\,
      S(0) => \clk_count_reg_n_0_[21]\
    );
\clk_count0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__4_n_0\,
      CO(3) => \clk_count0_carry__5_n_0\,
      CO(2) => \clk_count0_carry__5_n_1\,
      CO(1) => \clk_count0_carry__5_n_2\,
      CO(0) => \clk_count0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3) => \clk_count_reg_n_0_[28]\,
      S(2) => \clk_count_reg_n_0_[27]\,
      S(1) => \clk_count_reg_n_0_[26]\,
      S(0) => \clk_count_reg_n_0_[25]\
    );
\clk_count0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_count0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_clk_count0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \clk_count0_carry__6_n_2\,
      CO(0) => \clk_count0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_clk_count0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2) => \clk_count_reg_n_0_[31]\,
      S(1) => \clk_count_reg_n_0_[30]\,
      S(0) => \clk_count_reg_n_0_[29]\
    );
\clk_count[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \clk_count[31]_i_5__5_n_0\,
      I1 => \clk_count[31]_i_4__5_n_0\,
      I2 => \clk_count[31]_i_3__5_n_0\,
      I3 => \clk_count_reg_n_0_[0]\,
      O => clk_count(0)
    );
\clk_count[10]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(10),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__5_n_0\,
      I3 => \clk_count[31]_i_4__5_n_0\,
      I4 => \clk_count[31]_i_5__5_n_0\,
      O => clk_count(10)
    );
\clk_count[11]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(11),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__5_n_0\,
      I3 => \clk_count[31]_i_4__5_n_0\,
      I4 => \clk_count[31]_i_5__5_n_0\,
      O => clk_count(11)
    );
\clk_count[12]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(12),
      O => clk_count(12)
    );
\clk_count[13]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(13),
      O => clk_count(13)
    );
\clk_count[14]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(14),
      O => clk_count(14)
    );
\clk_count[15]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(15),
      O => clk_count(15)
    );
\clk_count[16]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(16),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__5_n_0\,
      I3 => \clk_count[31]_i_4__5_n_0\,
      I4 => \clk_count[31]_i_5__5_n_0\,
      O => clk_count(16)
    );
\clk_count[17]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(17),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__5_n_0\,
      I3 => \clk_count[31]_i_4__5_n_0\,
      I4 => \clk_count[31]_i_5__5_n_0\,
      O => clk_count(17)
    );
\clk_count[18]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(18),
      O => clk_count(18)
    );
\clk_count[19]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(19),
      O => clk_count(19)
    );
\clk_count[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(1),
      O => clk_count(1)
    );
\clk_count[20]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(20),
      O => clk_count(20)
    );
\clk_count[21]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(21),
      O => clk_count(21)
    );
\clk_count[22]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(22),
      O => clk_count(22)
    );
\clk_count[23]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(23),
      O => clk_count(23)
    );
\clk_count[24]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(24),
      O => clk_count(24)
    );
\clk_count[25]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(25),
      O => clk_count(25)
    );
\clk_count[26]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(26),
      O => clk_count(26)
    );
\clk_count[27]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(27),
      O => clk_count(27)
    );
\clk_count[28]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(28),
      O => clk_count(28)
    );
\clk_count[29]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(29),
      O => clk_count(29)
    );
\clk_count[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(2),
      O => clk_count(2)
    );
\clk_count[30]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(30),
      O => clk_count(30)
    );
\clk_count[31]_i_10__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[27]\,
      I1 => \clk_count_reg_n_0_[26]\,
      I2 => \clk_count_reg_n_0_[29]\,
      I3 => \clk_count_reg_n_0_[28]\,
      O => \clk_count[31]_i_10__5_n_0\
    );
\clk_count[31]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(31),
      O => clk_count(31)
    );
\clk_count[31]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[12]\,
      I1 => \clk_count_reg_n_0_[13]\,
      I2 => \clk_count_reg_n_0_[10]\,
      I3 => \clk_count_reg_n_0_[11]\,
      I4 => \clk_count[31]_i_6__5_n_0\,
      O => \clk_count[31]_i_3__5_n_0\
    );
\clk_count[31]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[4]\,
      I1 => \clk_count_reg_n_0_[5]\,
      I2 => \clk_count_reg_n_0_[2]\,
      I3 => \clk_count_reg_n_0_[3]\,
      I4 => \clk_count[31]_i_7__5_n_0\,
      O => \clk_count[31]_i_4__5_n_0\
    );
\clk_count[31]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \clk_count[31]_i_8__5_n_0\,
      I1 => \clk_count[31]_i_9__5_n_0\,
      I2 => \clk_count_reg_n_0_[31]\,
      I3 => \clk_count_reg_n_0_[30]\,
      I4 => \clk_count_reg_n_0_[1]\,
      I5 => \clk_count[31]_i_10__5_n_0\,
      O => \clk_count[31]_i_5__5_n_0\
    );
\clk_count[31]_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[15]\,
      I1 => \clk_count_reg_n_0_[14]\,
      I2 => \clk_count_reg_n_0_[17]\,
      I3 => \clk_count_reg_n_0_[16]\,
      O => \clk_count[31]_i_6__5_n_0\
    );
\clk_count[31]_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \clk_count_reg_n_0_[6]\,
      I1 => \clk_count_reg_n_0_[7]\,
      I2 => \clk_count_reg_n_0_[8]\,
      I3 => \clk_count_reg_n_0_[9]\,
      O => \clk_count[31]_i_7__5_n_0\
    );
\clk_count[31]_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[23]\,
      I1 => \clk_count_reg_n_0_[22]\,
      I2 => \clk_count_reg_n_0_[25]\,
      I3 => \clk_count_reg_n_0_[24]\,
      O => \clk_count[31]_i_8__5_n_0\
    );
\clk_count[31]_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \clk_count_reg_n_0_[19]\,
      I1 => \clk_count_reg_n_0_[18]\,
      I2 => \clk_count_reg_n_0_[21]\,
      I3 => \clk_count_reg_n_0_[20]\,
      O => \clk_count[31]_i_9__5_n_0\
    );
\clk_count[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(3),
      O => clk_count(3)
    );
\clk_count[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(4),
      O => clk_count(4)
    );
\clk_count[5]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(5),
      O => clk_count(5)
    );
\clk_count[6]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(6),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__5_n_0\,
      I3 => \clk_count[31]_i_4__5_n_0\,
      I4 => \clk_count[31]_i_5__5_n_0\,
      O => clk_count(6)
    );
\clk_count[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(7),
      O => clk_count(7)
    );
\clk_count[8]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(8),
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__5_n_0\,
      I3 => \clk_count[31]_i_4__5_n_0\,
      I4 => \clk_count[31]_i_5__5_n_0\,
      O => clk_count(8)
    );
\clk_count[9]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \clk_count_reg_n_0_[0]\,
      I1 => \clk_count[31]_i_3__5_n_0\,
      I2 => \clk_count[31]_i_4__5_n_0\,
      I3 => \clk_count[31]_i_5__5_n_0\,
      I4 => data0(9),
      O => clk_count(9)
    );
\clk_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(0),
      Q => \clk_count_reg_n_0_[0]\,
      R => SR(0)
    );
\clk_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(10),
      Q => \clk_count_reg_n_0_[10]\,
      R => SR(0)
    );
\clk_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(11),
      Q => \clk_count_reg_n_0_[11]\,
      R => SR(0)
    );
\clk_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(12),
      Q => \clk_count_reg_n_0_[12]\,
      R => SR(0)
    );
\clk_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(13),
      Q => \clk_count_reg_n_0_[13]\,
      R => SR(0)
    );
\clk_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(14),
      Q => \clk_count_reg_n_0_[14]\,
      R => SR(0)
    );
\clk_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(15),
      Q => \clk_count_reg_n_0_[15]\,
      R => SR(0)
    );
\clk_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(16),
      Q => \clk_count_reg_n_0_[16]\,
      R => SR(0)
    );
\clk_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(17),
      Q => \clk_count_reg_n_0_[17]\,
      R => SR(0)
    );
\clk_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(18),
      Q => \clk_count_reg_n_0_[18]\,
      R => SR(0)
    );
\clk_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(19),
      Q => \clk_count_reg_n_0_[19]\,
      R => SR(0)
    );
\clk_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(1),
      Q => \clk_count_reg_n_0_[1]\,
      R => SR(0)
    );
\clk_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(20),
      Q => \clk_count_reg_n_0_[20]\,
      R => SR(0)
    );
\clk_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(21),
      Q => \clk_count_reg_n_0_[21]\,
      R => SR(0)
    );
\clk_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(22),
      Q => \clk_count_reg_n_0_[22]\,
      R => SR(0)
    );
\clk_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(23),
      Q => \clk_count_reg_n_0_[23]\,
      R => SR(0)
    );
\clk_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(24),
      Q => \clk_count_reg_n_0_[24]\,
      R => SR(0)
    );
\clk_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(25),
      Q => \clk_count_reg_n_0_[25]\,
      R => SR(0)
    );
\clk_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(26),
      Q => \clk_count_reg_n_0_[26]\,
      R => SR(0)
    );
\clk_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(27),
      Q => \clk_count_reg_n_0_[27]\,
      R => SR(0)
    );
\clk_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(28),
      Q => \clk_count_reg_n_0_[28]\,
      R => SR(0)
    );
\clk_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(29),
      Q => \clk_count_reg_n_0_[29]\,
      R => SR(0)
    );
\clk_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(2),
      Q => \clk_count_reg_n_0_[2]\,
      R => SR(0)
    );
\clk_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(30),
      Q => \clk_count_reg_n_0_[30]\,
      R => SR(0)
    );
\clk_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(31),
      Q => \clk_count_reg_n_0_[31]\,
      R => SR(0)
    );
\clk_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(3),
      Q => \clk_count_reg_n_0_[3]\,
      R => SR(0)
    );
\clk_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(4),
      Q => \clk_count_reg_n_0_[4]\,
      R => SR(0)
    );
\clk_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(5),
      Q => \clk_count_reg_n_0_[5]\,
      R => SR(0)
    );
\clk_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(6),
      Q => \clk_count_reg_n_0_[6]\,
      R => SR(0)
    );
\clk_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(7),
      Q => \clk_count_reg_n_0_[7]\,
      R => SR(0)
    );
\clk_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(8),
      Q => \clk_count_reg_n_0_[8]\,
      R => SR(0)
    );
\clk_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => clk_count(9),
      Q => \clk_count_reg_n_0_[9]\,
      R => SR(0)
    );
\delayed_reg_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => som_en_5v_s_delayed,
      I1 => \clk_count_reg_n_0_[0]\,
      I2 => \clk_count[31]_i_3__5_n_0\,
      I3 => \clk_count[31]_i_4__5_n_0\,
      I4 => \clk_count[31]_i_5__5_n_0\,
      O => \delayed_reg_i_1__5_n_0\
    );
delayed_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \delayed_reg_i_1__5_n_0\,
      Q => som_en_5v_s_delayed,
      R => SR(0)
    );
\value_reg_0[11]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => som_en_5v_s_delayed,
      O => s00_axi_aresetn_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis is
  port (
    fpga_en_28v_l1 : out STD_LOGIC;
    fpga_output_reg_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis is
begin
fpga_output_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fpga_output_reg_reg_0,
      Q => fpga_en_28v_l1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_19 is
  port (
    fpga_en_28v_l2 : out STD_LOGIC;
    fpga_output_reg_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_19 : entity is "fpga_out_dis";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_19 is
begin
fpga_output_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fpga_output_reg_reg_0,
      Q => fpga_en_28v_l2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_20 is
  port (
    fpga_en_28v_s1 : out STD_LOGIC;
    fpga_output_reg_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_20 : entity is "fpga_out_dis";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_20 is
begin
fpga_output_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fpga_output_reg_reg_0,
      Q => fpga_en_28v_s1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_21 is
  port (
    fpga_en_28v_s2 : out STD_LOGIC;
    fpga_output_reg_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_21 : entity is "fpga_out_dis";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_21 is
begin
fpga_output_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fpga_output_reg_reg_0,
      Q => fpga_en_28v_s2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_22 is
  port (
    fpga_en_28v_s3 : out STD_LOGIC;
    fpga_output_reg_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_22 : entity is "fpga_out_dis";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_22 is
begin
fpga_output_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fpga_output_reg_reg_0,
      Q => fpga_en_28v_s3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_23 is
  port (
    fpga_en_28v_s4 : out STD_LOGIC;
    fpga_output_reg_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_23 : entity is "fpga_out_dis";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_23 is
begin
fpga_output_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fpga_output_reg_reg_0,
      Q => fpga_en_28v_s4,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_24 is
  port (
    fpga_en_5v_s : out STD_LOGIC;
    fpga_output_reg_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_24 : entity is "fpga_out_dis";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_24 is
begin
fpga_output_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fpga_output_reg_reg_0,
      Q => fpga_en_5v_s,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spi_master is
  port (
    spi_sclk_1 : out STD_LOGIC;
    spi_mosi_1 : out STD_LOGIC;
    CS_n_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TX_DV_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn_5 : out STD_LOGIC;
    o_RX_DV_reg_0 : out STD_LOGIC;
    o_RX_DV_reg_1 : out STD_LOGIC;
    o_RX_DV_reg_2 : out STD_LOGIC;
    o_RX_DV_reg_3 : out STD_LOGIC;
    RX_Byte : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \r_SPI_Clk_Edges_reg[0]_0\ : in STD_LOGIC;
    r_TX_DV_reg_0 : in STD_LOGIC;
    spi_cs_n_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \adc_valid_ch0_reg_reg[0]\ : in STD_LOGIC;
    adc_valid_28v_s1 : in STD_LOGIC;
    \adc_valid_ch1_reg_reg[0]\ : in STD_LOGIC;
    adc_valid_28v_s4 : in STD_LOGIC;
    \adc_valid_ch2_reg_reg[0]\ : in STD_LOGIC;
    adc_valid_28v_s3 : in STD_LOGIC;
    \adc_valid_ch3_reg_reg[0]\ : in STD_LOGIC;
    adc_valid_5v_s : in STD_LOGIC;
    \r_TX_Byte_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_RX_Byte_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spi_master;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spi_master is
  signal \^rx_byte\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RX_DV : STD_LOGIC;
  signal \TX_DV_reg__0\ : STD_LOGIC;
  signal \^tx_dv_reg_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TX_Ready : STD_LOGIC;
  signal \o_RX_Byte[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[7]_i_2__0_n_0\ : STD_LOGIC;
  signal o_RX_DV5_out : STD_LOGIC;
  signal \o_SPI_MOSI_i_1__0_n_0\ : STD_LOGIC;
  signal \o_SPI_MOSI_i_2__0_n_0\ : STD_LOGIC;
  signal \o_SPI_MOSI_i_3__0_n_0\ : STD_LOGIC;
  signal \o_TX_Ready1__3\ : STD_LOGIC;
  signal \o_TX_Ready_i_1__0_n_0\ : STD_LOGIC;
  signal r_Leading_Edge7_out : STD_LOGIC;
  signal \r_Leading_Edge_i_2__0_n_0\ : STD_LOGIC;
  signal r_Leading_Edge_reg_n_0 : STD_LOGIC;
  signal \r_RX_Bit_Count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_RX_Bit_Count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_RX_Bit_Count[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_RX_Bit_Count_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_RX_Bit_Count_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_RX_Bit_Count_reg_n_0_[2]\ : STD_LOGIC;
  signal r_SPI_Clk : STD_LOGIC;
  signal r_SPI_Clk_0 : STD_LOGIC;
  signal r_SPI_Clk_Count : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \r_SPI_Clk_Count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Count[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Count[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Count[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Count[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Count[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Edges[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Edges[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Edges[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Edges[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Edges[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Edges[4]_i_2__0_n_0\ : STD_LOGIC;
  signal r_SPI_Clk_Edges_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \r_SPI_Clk_i_1__0_n_0\ : STD_LOGIC;
  signal \r_TX_Bit_Count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_TX_Bit_Count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_TX_Bit_Count[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_TX_Bit_Count_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_TX_Bit_Count_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_TX_Bit_Count_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_TX_Byte_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_TX_Byte_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_TX_Byte_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_TX_Byte_reg_n_0_[6]\ : STD_LOGIC;
  signal r_TX_DV : STD_LOGIC;
  signal r_Trailing_Edge3_out : STD_LOGIC;
  signal \r_Trailing_Edge_i_2__0_n_0\ : STD_LOGIC;
  signal r_Trailing_Edge_reg_n_0 : STD_LOGIC;
  signal \^spi_mosi_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_Byte_reg[6]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \TX_DV_reg_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \o_RX_Byte[4]_i_2__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \o_RX_Byte[5]_i_2__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \o_RX_Byte[6]_i_2__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \o_RX_DV_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \o_SPI_MOSI_i_3__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \r_Leading_Edge_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \r_RX_Bit_Count[0]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \r_RX_Bit_Count[1]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \r_RX_Bit_Count[2]_i_1__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \r_SPI_Clk_Count[1]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \r_SPI_Clk_Count[2]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \r_SPI_Clk_Count[3]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \r_SPI_Clk_Count[4]_i_1__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \r_SPI_Clk_Edges[0]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \r_SPI_Clk_Edges[1]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \r_SPI_Clk_Edges[2]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \r_SPI_Clk_Edges[3]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \r_SPI_Clk_Edges[4]_i_3__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \r_SPI_Clk_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \r_TX_Bit_Count[0]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \r_TX_Bit_Count[1]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \r_Trailing_Edge_i_2__0\ : label is "soft_lutpair23";
begin
  RX_Byte(7 downto 0) <= \^rx_byte\(7 downto 0);
  TX_DV_reg_reg(0) <= \^tx_dv_reg_reg\(0);
  spi_mosi_1 <= \^spi_mosi_1\;
\CS_n_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => spi_cs_n_1,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => TX_Ready,
      O => CS_n_reg_reg
    );
\FSM_sequential_State_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"044404440444444C"
    )
        port map (
      I0 => r_TX_DV_reg_0,
      I1 => TX_Ready,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \^tx_dv_reg_reg\(0)
    );
\RX_Byte_tmp_reg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008822000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => RX_DV,
      O => s00_axi_aresetn_0(0)
    );
\TX_Byte_reg[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^tx_dv_reg_reg\(0),
      O => s00_axi_aresetn_4(0)
    );
\TX_DV_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^tx_dv_reg_reg\(0),
      I1 => s00_axi_aresetn,
      I2 => \TX_DV_reg__0\,
      I3 => r_TX_DV_reg_0,
      O => s00_axi_aresetn_5
    );
\TX_DV_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEE0EEE0EEEEEEA"
    )
        port map (
      I0 => TX_Ready,
      I1 => r_TX_DV_reg_0,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \TX_DV_reg__0\
    );
\adc_data_ch0_reg[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => RX_DV,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(3),
      O => E(0)
    );
\adc_data_ch1_reg[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => RX_DV,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => s00_axi_aresetn_1(0)
    );
\adc_data_ch2_reg[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => RX_DV,
      I5 => Q(2),
      O => s00_axi_aresetn_2(0)
    );
\adc_data_ch3_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => Q(3),
      I2 => Q(0),
      I3 => RX_DV,
      I4 => Q(2),
      I5 => Q(1),
      O => s00_axi_aresetn_3(0)
    );
\adc_valid_ch0_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => RX_DV,
      I1 => s00_axi_aresetn,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \adc_valid_ch0_reg_reg[0]\,
      I5 => adc_valid_28v_s1,
      O => o_RX_DV_reg_0
    );
\adc_valid_ch1_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => RX_DV,
      I1 => s00_axi_aresetn,
      I2 => \adc_valid_ch1_reg_reg[0]\,
      I3 => Q(0),
      I4 => Q(3),
      I5 => adc_valid_28v_s4,
      O => o_RX_DV_reg_1
    );
\adc_valid_ch2_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => RX_DV,
      I1 => s00_axi_aresetn,
      I2 => Q(3),
      I3 => Q(0),
      I4 => \adc_valid_ch2_reg_reg[0]\,
      I5 => adc_valid_28v_s3,
      O => o_RX_DV_reg_2
    );
\adc_valid_ch3_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => RX_DV,
      I1 => s00_axi_aresetn,
      I2 => \adc_valid_ch3_reg_reg[0]\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => adc_valid_5v_s,
      O => o_RX_DV_reg_3
    );
\o_RX_Byte[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \o_RX_Byte_reg[0]_0\(0),
      I1 => \r_RX_Bit_Count_reg_n_0_[2]\,
      I2 => \o_RX_Byte[4]_i_2__0_n_0\,
      I3 => r_Leading_Edge_reg_n_0,
      I4 => TX_Ready,
      I5 => \^rx_byte\(0),
      O => \o_RX_Byte[0]_i_1__0_n_0\
    );
\o_RX_Byte[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \o_RX_Byte_reg[0]_0\(0),
      I1 => \r_RX_Bit_Count_reg_n_0_[2]\,
      I2 => \o_RX_Byte[5]_i_2__0_n_0\,
      I3 => r_Leading_Edge_reg_n_0,
      I4 => TX_Ready,
      I5 => \^rx_byte\(1),
      O => \o_RX_Byte[1]_i_1__0_n_0\
    );
\o_RX_Byte[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \o_RX_Byte_reg[0]_0\(0),
      I1 => \r_RX_Bit_Count_reg_n_0_[2]\,
      I2 => \o_RX_Byte[6]_i_2__0_n_0\,
      I3 => r_Leading_Edge_reg_n_0,
      I4 => TX_Ready,
      I5 => \^rx_byte\(2),
      O => \o_RX_Byte[2]_i_1__0_n_0\
    );
\o_RX_Byte[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \o_RX_Byte_reg[0]_0\(0),
      I1 => \r_RX_Bit_Count_reg_n_0_[2]\,
      I2 => \o_RX_Byte[7]_i_2__0_n_0\,
      I3 => r_Leading_Edge_reg_n_0,
      I4 => TX_Ready,
      I5 => \^rx_byte\(3),
      O => \o_RX_Byte[3]_i_1__0_n_0\
    );
\o_RX_Byte[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \o_RX_Byte_reg[0]_0\(0),
      I1 => \r_RX_Bit_Count_reg_n_0_[2]\,
      I2 => \o_RX_Byte[4]_i_2__0_n_0\,
      I3 => r_Leading_Edge_reg_n_0,
      I4 => TX_Ready,
      I5 => \^rx_byte\(4),
      O => \o_RX_Byte[4]_i_1__0_n_0\
    );
\o_RX_Byte[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_RX_Bit_Count_reg_n_0_[1]\,
      I1 => \r_RX_Bit_Count_reg_n_0_[0]\,
      O => \o_RX_Byte[4]_i_2__0_n_0\
    );
\o_RX_Byte[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \o_RX_Byte_reg[0]_0\(0),
      I1 => \r_RX_Bit_Count_reg_n_0_[2]\,
      I2 => \o_RX_Byte[5]_i_2__0_n_0\,
      I3 => r_Leading_Edge_reg_n_0,
      I4 => TX_Ready,
      I5 => \^rx_byte\(5),
      O => \o_RX_Byte[5]_i_1__0_n_0\
    );
\o_RX_Byte[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_RX_Bit_Count_reg_n_0_[1]\,
      I1 => \r_RX_Bit_Count_reg_n_0_[0]\,
      O => \o_RX_Byte[5]_i_2__0_n_0\
    );
\o_RX_Byte[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \o_RX_Byte_reg[0]_0\(0),
      I1 => \r_RX_Bit_Count_reg_n_0_[2]\,
      I2 => \o_RX_Byte[6]_i_2__0_n_0\,
      I3 => r_Leading_Edge_reg_n_0,
      I4 => TX_Ready,
      I5 => \^rx_byte\(6),
      O => \o_RX_Byte[6]_i_1__0_n_0\
    );
\o_RX_Byte[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_RX_Bit_Count_reg_n_0_[0]\,
      I1 => \r_RX_Bit_Count_reg_n_0_[1]\,
      O => \o_RX_Byte[6]_i_2__0_n_0\
    );
\o_RX_Byte[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \o_RX_Byte_reg[0]_0\(0),
      I1 => \r_RX_Bit_Count_reg_n_0_[2]\,
      I2 => \o_RX_Byte[7]_i_2__0_n_0\,
      I3 => r_Leading_Edge_reg_n_0,
      I4 => TX_Ready,
      I5 => \^rx_byte\(7),
      O => \o_RX_Byte[7]_i_1__0_n_0\
    );
\o_RX_Byte[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \r_RX_Bit_Count_reg_n_0_[1]\,
      I1 => \r_RX_Bit_Count_reg_n_0_[0]\,
      O => \o_RX_Byte[7]_i_2__0_n_0\
    );
\o_RX_Byte_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \o_RX_Byte[0]_i_1__0_n_0\,
      Q => \^rx_byte\(0)
    );
\o_RX_Byte_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \o_RX_Byte[1]_i_1__0_n_0\,
      Q => \^rx_byte\(1)
    );
\o_RX_Byte_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \o_RX_Byte[2]_i_1__0_n_0\,
      Q => \^rx_byte\(2)
    );
\o_RX_Byte_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \o_RX_Byte[3]_i_1__0_n_0\,
      Q => \^rx_byte\(3)
    );
\o_RX_Byte_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \o_RX_Byte[4]_i_1__0_n_0\,
      Q => \^rx_byte\(4)
    );
\o_RX_Byte_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \o_RX_Byte[5]_i_1__0_n_0\,
      Q => \^rx_byte\(5)
    );
\o_RX_Byte_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \o_RX_Byte[6]_i_1__0_n_0\,
      Q => \^rx_byte\(6)
    );
\o_RX_Byte_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \o_RX_Byte[7]_i_1__0_n_0\,
      Q => \^rx_byte\(7)
    );
\o_RX_DV_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \r_RX_Bit_Count_reg_n_0_[1]\,
      I1 => \r_RX_Bit_Count_reg_n_0_[0]\,
      I2 => \r_RX_Bit_Count_reg_n_0_[2]\,
      I3 => TX_Ready,
      I4 => r_Leading_Edge_reg_n_0,
      O => o_RX_DV5_out
    );
o_RX_DV_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => o_RX_DV5_out,
      Q => RX_DV
    );
o_SPI_Clk_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => r_SPI_Clk,
      Q => spi_sclk_1
    );
\o_SPI_MOSI_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FFFFEF400000"
    )
        port map (
      I0 => r_TX_DV,
      I1 => \o_SPI_MOSI_i_2__0_n_0\,
      I2 => \r_TX_Bit_Count_reg_n_0_[2]\,
      I3 => \r_TX_Byte_reg_n_0_[0]\,
      I4 => \o_SPI_MOSI_i_3__0_n_0\,
      I5 => \^spi_mosi_1\,
      O => \o_SPI_MOSI_i_1__0_n_0\
    );
\o_SPI_MOSI_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_TX_Byte_reg_n_0_[0]\,
      I1 => \r_TX_Byte_reg_n_0_[6]\,
      I2 => \r_TX_Bit_Count_reg_n_0_[1]\,
      I3 => \r_TX_Byte_reg_n_0_[5]\,
      I4 => \r_TX_Bit_Count_reg_n_0_[0]\,
      I5 => \r_TX_Byte_reg_n_0_[4]\,
      O => \o_SPI_MOSI_i_2__0_n_0\
    );
\o_SPI_MOSI_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => r_Trailing_Edge_reg_n_0,
      I1 => r_TX_DV,
      I2 => TX_Ready,
      O => \o_SPI_MOSI_i_3__0_n_0\
    );
o_SPI_MOSI_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \o_SPI_MOSI_i_1__0_n_0\,
      Q => \^spi_mosi_1\
    );
\o_TX_Ready_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => r_TX_DV_reg_0,
      I1 => r_SPI_Clk_Edges_reg(3),
      I2 => r_SPI_Clk_Edges_reg(2),
      I3 => r_SPI_Clk_Edges_reg(0),
      I4 => r_SPI_Clk_Edges_reg(4),
      I5 => r_SPI_Clk_Edges_reg(1),
      O => \o_TX_Ready_i_1__0_n_0\
    );
o_TX_Ready_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \o_TX_Ready_i_1__0_n_0\,
      Q => TX_Ready
    );
\r_Leading_Edge_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_SPI_Clk_Count[5]_i_1__0_n_0\,
      I1 => \r_Leading_Edge_i_2__0_n_0\,
      O => r_Leading_Edge7_out
    );
\r_Leading_Edge_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => r_SPI_Clk_Count(2),
      I1 => r_SPI_Clk_Count(3),
      I2 => r_SPI_Clk_Count(0),
      I3 => r_SPI_Clk_Count(1),
      I4 => r_SPI_Clk_Count(4),
      I5 => r_SPI_Clk_Count(5),
      O => \r_Leading_Edge_i_2__0_n_0\
    );
r_Leading_Edge_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => r_Leading_Edge7_out,
      Q => r_Leading_Edge_reg_n_0
    );
\r_RX_Bit_Count[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => TX_Ready,
      I1 => r_Leading_Edge_reg_n_0,
      I2 => \r_RX_Bit_Count_reg_n_0_[0]\,
      O => \r_RX_Bit_Count[0]_i_1__0_n_0\
    );
\r_RX_Bit_Count[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFDC"
    )
        port map (
      I0 => \r_RX_Bit_Count_reg_n_0_[0]\,
      I1 => TX_Ready,
      I2 => r_Leading_Edge_reg_n_0,
      I3 => \r_RX_Bit_Count_reg_n_0_[1]\,
      O => \r_RX_Bit_Count[1]_i_1__0_n_0\
    );
\r_RX_Bit_Count[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFF1F0"
    )
        port map (
      I0 => \r_RX_Bit_Count_reg_n_0_[0]\,
      I1 => \r_RX_Bit_Count_reg_n_0_[1]\,
      I2 => TX_Ready,
      I3 => r_Leading_Edge_reg_n_0,
      I4 => \r_RX_Bit_Count_reg_n_0_[2]\,
      O => \r_RX_Bit_Count[2]_i_1__0_n_0\
    );
\r_RX_Bit_Count_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \r_RX_Bit_Count[0]_i_1__0_n_0\,
      PRE => \r_SPI_Clk_Edges_reg[0]_0\,
      Q => \r_RX_Bit_Count_reg_n_0_[0]\
    );
\r_RX_Bit_Count_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \r_RX_Bit_Count[1]_i_1__0_n_0\,
      PRE => \r_SPI_Clk_Edges_reg[0]_0\,
      Q => \r_RX_Bit_Count_reg_n_0_[1]\
    );
\r_RX_Bit_Count_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \r_RX_Bit_Count[2]_i_1__0_n_0\,
      PRE => \r_SPI_Clk_Edges_reg[0]_0\,
      Q => \r_RX_Bit_Count_reg_n_0_[2]\
    );
\r_SPI_Clk_Count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_SPI_Clk_Count(0),
      O => \r_SPI_Clk_Count[0]_i_1__0_n_0\
    );
\r_SPI_Clk_Count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_SPI_Clk_Count(1),
      I1 => r_SPI_Clk_Count(0),
      O => \r_SPI_Clk_Count[1]_i_1__0_n_0\
    );
\r_SPI_Clk_Count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => r_SPI_Clk_Count(2),
      I1 => r_SPI_Clk_Count(1),
      I2 => r_SPI_Clk_Count(0),
      O => \r_SPI_Clk_Count[2]_i_1__0_n_0\
    );
\r_SPI_Clk_Count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => r_SPI_Clk_Count(3),
      I1 => r_SPI_Clk_Count(2),
      I2 => r_SPI_Clk_Count(0),
      I3 => r_SPI_Clk_Count(1),
      O => \r_SPI_Clk_Count[3]_i_1__0_n_0\
    );
\r_SPI_Clk_Count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => r_SPI_Clk_Count(4),
      I1 => r_SPI_Clk_Count(3),
      I2 => r_SPI_Clk_Count(1),
      I3 => r_SPI_Clk_Count(0),
      I4 => r_SPI_Clk_Count(2),
      O => \r_SPI_Clk_Count[4]_i_1__0_n_0\
    );
\r_SPI_Clk_Count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => r_SPI_Clk_Edges_reg(3),
      I1 => r_SPI_Clk_Edges_reg(2),
      I2 => r_SPI_Clk_Edges_reg(0),
      I3 => r_SPI_Clk_Edges_reg(4),
      I4 => r_SPI_Clk_Edges_reg(1),
      I5 => r_TX_DV_reg_0,
      O => \r_SPI_Clk_Count[5]_i_1__0_n_0\
    );
\r_SPI_Clk_Count[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => r_SPI_Clk_Count(3),
      I1 => r_SPI_Clk_Count(1),
      I2 => r_SPI_Clk_Count(0),
      I3 => r_SPI_Clk_Count(4),
      I4 => r_SPI_Clk_Count(2),
      I5 => r_SPI_Clk_Count(5),
      O => \r_SPI_Clk_Count[5]_i_2__0_n_0\
    );
\r_SPI_Clk_Count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Count[5]_i_1__0_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Count[0]_i_1__0_n_0\,
      Q => r_SPI_Clk_Count(0)
    );
\r_SPI_Clk_Count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Count[5]_i_1__0_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Count[1]_i_1__0_n_0\,
      Q => r_SPI_Clk_Count(1)
    );
\r_SPI_Clk_Count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Count[5]_i_1__0_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Count[2]_i_1__0_n_0\,
      Q => r_SPI_Clk_Count(2)
    );
\r_SPI_Clk_Count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Count[5]_i_1__0_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Count[3]_i_1__0_n_0\,
      Q => r_SPI_Clk_Count(3)
    );
\r_SPI_Clk_Count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Count[5]_i_1__0_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Count[4]_i_1__0_n_0\,
      Q => r_SPI_Clk_Count(4)
    );
\r_SPI_Clk_Count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Count[5]_i_1__0_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Count[5]_i_2__0_n_0\,
      Q => r_SPI_Clk_Count(5)
    );
\r_SPI_Clk_Edges[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_SPI_Clk_Edges_reg(0),
      I1 => r_TX_DV_reg_0,
      O => \r_SPI_Clk_Edges[0]_i_1__0_n_0\
    );
\r_SPI_Clk_Edges[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => r_SPI_Clk_Edges_reg(1),
      I1 => r_SPI_Clk_Edges_reg(0),
      I2 => r_TX_DV_reg_0,
      O => \r_SPI_Clk_Edges[1]_i_1__0_n_0\
    );
\r_SPI_Clk_Edges[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A9"
    )
        port map (
      I0 => r_SPI_Clk_Edges_reg(2),
      I1 => r_SPI_Clk_Edges_reg(0),
      I2 => r_SPI_Clk_Edges_reg(1),
      I3 => r_TX_DV_reg_0,
      O => \r_SPI_Clk_Edges[2]_i_1__0_n_0\
    );
\r_SPI_Clk_Edges[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA9"
    )
        port map (
      I0 => r_SPI_Clk_Edges_reg(3),
      I1 => r_SPI_Clk_Edges_reg(1),
      I2 => r_SPI_Clk_Edges_reg(0),
      I3 => r_SPI_Clk_Edges_reg(2),
      I4 => r_TX_DV_reg_0,
      O => \r_SPI_Clk_Edges[3]_i_1__0_n_0\
    );
\r_SPI_Clk_Edges[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => r_TX_DV_reg_0,
      I1 => r_SPI_Clk_0,
      I2 => \o_TX_Ready1__3\,
      O => \r_SPI_Clk_Edges[4]_i_1__0_n_0\
    );
\r_SPI_Clk_Edges[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEB"
    )
        port map (
      I0 => r_TX_DV_reg_0,
      I1 => r_SPI_Clk_Edges_reg(4),
      I2 => r_SPI_Clk_Edges_reg(2),
      I3 => r_SPI_Clk_Edges_reg(0),
      I4 => r_SPI_Clk_Edges_reg(1),
      I5 => r_SPI_Clk_Edges_reg(3),
      O => \r_SPI_Clk_Edges[4]_i_2__0_n_0\
    );
\r_SPI_Clk_Edges[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => r_SPI_Clk_Count(2),
      I1 => r_SPI_Clk_Count(3),
      I2 => r_SPI_Clk_Count(0),
      I3 => r_SPI_Clk_Count(1),
      I4 => r_SPI_Clk_Count(4),
      O => r_SPI_Clk_0
    );
\r_SPI_Clk_Edges[4]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => r_SPI_Clk_Edges_reg(1),
      I1 => r_SPI_Clk_Edges_reg(4),
      I2 => r_SPI_Clk_Edges_reg(0),
      I3 => r_SPI_Clk_Edges_reg(2),
      I4 => r_SPI_Clk_Edges_reg(3),
      O => \o_TX_Ready1__3\
    );
\r_SPI_Clk_Edges_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Edges[4]_i_1__0_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Edges[0]_i_1__0_n_0\,
      Q => r_SPI_Clk_Edges_reg(0)
    );
\r_SPI_Clk_Edges_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Edges[4]_i_1__0_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Edges[1]_i_1__0_n_0\,
      Q => r_SPI_Clk_Edges_reg(1)
    );
\r_SPI_Clk_Edges_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Edges[4]_i_1__0_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Edges[2]_i_1__0_n_0\,
      Q => r_SPI_Clk_Edges_reg(2)
    );
\r_SPI_Clk_Edges_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Edges[4]_i_1__0_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Edges[3]_i_1__0_n_0\,
      Q => r_SPI_Clk_Edges_reg(3)
    );
\r_SPI_Clk_Edges_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Edges[4]_i_1__0_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Edges[4]_i_2__0_n_0\,
      Q => r_SPI_Clk_Edges_reg(4)
    );
\r_SPI_Clk_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => r_SPI_Clk_0,
      I1 => \r_SPI_Clk_Count[5]_i_1__0_n_0\,
      I2 => r_SPI_Clk,
      O => \r_SPI_Clk_i_1__0_n_0\
    );
r_SPI_Clk_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_i_1__0_n_0\,
      Q => r_SPI_Clk
    );
\r_TX_Bit_Count[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAE"
    )
        port map (
      I0 => TX_Ready,
      I1 => r_Trailing_Edge_reg_n_0,
      I2 => r_TX_DV,
      I3 => \r_TX_Bit_Count_reg_n_0_[0]\,
      O => \r_TX_Bit_Count[0]_i_1__0_n_0\
    );
\r_TX_Bit_Count[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFDC"
    )
        port map (
      I0 => \r_TX_Bit_Count_reg_n_0_[0]\,
      I1 => TX_Ready,
      I2 => r_Trailing_Edge_reg_n_0,
      I3 => r_TX_DV,
      I4 => \r_TX_Bit_Count_reg_n_0_[1]\,
      O => \r_TX_Bit_Count[1]_i_1__0_n_0\
    );
\r_TX_Bit_Count[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFF1F0"
    )
        port map (
      I0 => \r_TX_Bit_Count_reg_n_0_[1]\,
      I1 => \r_TX_Bit_Count_reg_n_0_[0]\,
      I2 => TX_Ready,
      I3 => r_Trailing_Edge_reg_n_0,
      I4 => r_TX_DV,
      I5 => \r_TX_Bit_Count_reg_n_0_[2]\,
      O => \r_TX_Bit_Count[2]_i_1__0_n_0\
    );
\r_TX_Bit_Count_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \r_TX_Bit_Count[0]_i_1__0_n_0\,
      PRE => \r_SPI_Clk_Edges_reg[0]_0\,
      Q => \r_TX_Bit_Count_reg_n_0_[0]\
    );
\r_TX_Bit_Count_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \r_TX_Bit_Count[1]_i_1__0_n_0\,
      PRE => \r_SPI_Clk_Edges_reg[0]_0\,
      Q => \r_TX_Bit_Count_reg_n_0_[1]\
    );
\r_TX_Bit_Count_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \r_TX_Bit_Count[2]_i_1__0_n_0\,
      PRE => \r_SPI_Clk_Edges_reg[0]_0\,
      Q => \r_TX_Bit_Count_reg_n_0_[2]\
    );
\r_TX_Byte_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => r_TX_DV_reg_0,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_TX_Byte_reg[6]_0\(0),
      Q => \r_TX_Byte_reg_n_0_[0]\
    );
\r_TX_Byte_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => r_TX_DV_reg_0,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_TX_Byte_reg[6]_0\(1),
      Q => \r_TX_Byte_reg_n_0_[4]\
    );
\r_TX_Byte_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => r_TX_DV_reg_0,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_TX_Byte_reg[6]_0\(2),
      Q => \r_TX_Byte_reg_n_0_[5]\
    );
\r_TX_Byte_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => r_TX_DV_reg_0,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_TX_Byte_reg[6]_0\(3),
      Q => \r_TX_Byte_reg_n_0_[6]\
    );
r_TX_DV_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => r_TX_DV_reg_0,
      Q => r_TX_DV
    );
\r_Trailing_Edge_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \r_SPI_Clk_Count[5]_i_1__0_n_0\,
      I1 => \r_Trailing_Edge_i_2__0_n_0\,
      I2 => r_SPI_Clk_Count(4),
      I3 => r_SPI_Clk_Count(5),
      I4 => r_SPI_Clk_Count(3),
      O => r_Trailing_Edge3_out
    );
\r_Trailing_Edge_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => r_SPI_Clk_Count(1),
      I1 => r_SPI_Clk_Count(0),
      I2 => r_SPI_Clk_Count(2),
      O => \r_Trailing_Edge_i_2__0_n_0\
    );
r_Trailing_Edge_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => r_Trailing_Edge3_out,
      Q => r_Trailing_Edge_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spi_master_33 is
  port (
    spi_sclk_0 : out STD_LOGIC;
    spi_mosi_0 : out STD_LOGIC;
    CS_n_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    TX_DV_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn_4 : out STD_LOGIC;
    o_RX_DV_reg_0 : out STD_LOGIC;
    o_RX_DV_reg_1 : out STD_LOGIC;
    o_RX_DV_reg_2 : out STD_LOGIC;
    RX_Byte : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \r_SPI_Clk_Edges_reg[0]_0\ : in STD_LOGIC;
    r_TX_DV_reg_0 : in STD_LOGIC;
    spi_cs_n_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \adc_valid_ch0_reg_reg[0]\ : in STD_LOGIC;
    adc_valid_28v_l2 : in STD_LOGIC;
    \adc_valid_ch1_reg_reg[0]\ : in STD_LOGIC;
    adc_valid_28v_l1 : in STD_LOGIC;
    \adc_valid_ch2_reg_reg[0]\ : in STD_LOGIC;
    adc_valid_28v_s2 : in STD_LOGIC;
    \r_TX_Byte_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \o_RX_Byte_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spi_master_33 : entity is "spi_master";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spi_master_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spi_master_33 is
  signal \^rx_byte\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal RX_DV : STD_LOGIC;
  signal \TX_DV_reg__0\ : STD_LOGIC;
  signal \^tx_dv_reg_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal TX_Ready : STD_LOGIC;
  signal \o_RX_Byte[0]_i_1_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[1]_i_1_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[2]_i_1_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[3]_i_1_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[4]_i_1_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[4]_i_2_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[5]_i_1_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[5]_i_2_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[6]_i_1_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[6]_i_2_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[7]_i_1_n_0\ : STD_LOGIC;
  signal \o_RX_Byte[7]_i_2_n_0\ : STD_LOGIC;
  signal o_RX_DV5_out : STD_LOGIC;
  signal o_SPI_MOSI_i_1_n_0 : STD_LOGIC;
  signal o_SPI_MOSI_i_2_n_0 : STD_LOGIC;
  signal o_SPI_MOSI_i_3_n_0 : STD_LOGIC;
  signal \o_TX_Ready1__3\ : STD_LOGIC;
  signal o_TX_Ready_i_1_n_0 : STD_LOGIC;
  signal r_Leading_Edge7_out : STD_LOGIC;
  signal r_Leading_Edge_i_2_n_0 : STD_LOGIC;
  signal r_Leading_Edge_reg_n_0 : STD_LOGIC;
  signal \r_RX_Bit_Count[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_RX_Bit_Count[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_RX_Bit_Count[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_RX_Bit_Count_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_RX_Bit_Count_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_RX_Bit_Count_reg_n_0_[2]\ : STD_LOGIC;
  signal r_SPI_Clk : STD_LOGIC;
  signal r_SPI_Clk_0 : STD_LOGIC;
  signal r_SPI_Clk_Count : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \r_SPI_Clk_Count[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Count[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Count[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Count[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Count[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Count[5]_i_1_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Count[5]_i_2_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Edges[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Edges[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Edges[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Edges[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Edges[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_SPI_Clk_Edges[4]_i_2_n_0\ : STD_LOGIC;
  signal r_SPI_Clk_Edges_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal r_SPI_Clk_i_1_n_0 : STD_LOGIC;
  signal \r_TX_Bit_Count[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_TX_Bit_Count[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_TX_Bit_Count[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_TX_Bit_Count_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_TX_Bit_Count_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_TX_Bit_Count_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_TX_Byte_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_TX_Byte_reg_n_0_[4]\ : STD_LOGIC;
  signal \r_TX_Byte_reg_n_0_[5]\ : STD_LOGIC;
  signal \r_TX_Byte_reg_n_0_[6]\ : STD_LOGIC;
  signal r_TX_DV : STD_LOGIC;
  signal r_Trailing_Edge3_out : STD_LOGIC;
  signal r_Trailing_Edge_i_2_n_0 : STD_LOGIC;
  signal r_Trailing_Edge_reg_n_0 : STD_LOGIC;
  signal \^spi_mosi_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_Byte_reg[6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of TX_DV_reg_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \o_RX_Byte[4]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \o_RX_Byte[5]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \o_RX_Byte[6]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of o_RX_DV_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of o_SPI_MOSI_i_3 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of r_Leading_Edge_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \r_RX_Bit_Count[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \r_RX_Bit_Count[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \r_RX_Bit_Count[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \r_SPI_Clk_Count[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \r_SPI_Clk_Count[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \r_SPI_Clk_Count[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \r_SPI_Clk_Count[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \r_SPI_Clk_Edges[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \r_SPI_Clk_Edges[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \r_SPI_Clk_Edges[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \r_SPI_Clk_Edges[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \r_SPI_Clk_Edges[4]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of r_SPI_Clk_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \r_TX_Bit_Count[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \r_TX_Bit_Count[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of r_Trailing_Edge_i_2 : label is "soft_lutpair5";
begin
  RX_Byte(7 downto 0) <= \^rx_byte\(7 downto 0);
  TX_DV_reg_reg(0) <= \^tx_dv_reg_reg\(0);
  spi_mosi_0 <= \^spi_mosi_0\;
CS_n_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => spi_cs_n_0,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => TX_Ready,
      O => CS_n_reg_reg
    );
\FSM_sequential_State_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"044404440444444C"
    )
        port map (
      I0 => r_TX_DV_reg_0,
      I1 => TX_Ready,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \^tx_dv_reg_reg\(0)
    );
\RX_Byte_tmp_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008822000000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => RX_DV,
      O => s00_axi_aresetn_0(0)
    );
\TX_Byte_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^tx_dv_reg_reg\(0),
      O => s00_axi_aresetn_3(0)
    );
TX_DV_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^tx_dv_reg_reg\(0),
      I1 => s00_axi_aresetn,
      I2 => \TX_DV_reg__0\,
      I3 => r_TX_DV_reg_0,
      O => s00_axi_aresetn_4
    );
TX_DV_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEE0EEE0EEEEEEA"
    )
        port map (
      I0 => TX_Ready,
      I1 => r_TX_DV_reg_0,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \TX_DV_reg__0\
    );
\adc_data_ch0_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => RX_DV,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(3),
      O => E(0)
    );
\adc_data_ch1_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => RX_DV,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(3),
      O => s00_axi_aresetn_1(0)
    );
\adc_data_ch2_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => RX_DV,
      I5 => Q(2),
      O => s00_axi_aresetn_2(0)
    );
\adc_valid_ch0_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => RX_DV,
      I1 => s00_axi_aresetn,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \adc_valid_ch0_reg_reg[0]\,
      I5 => adc_valid_28v_l2,
      O => o_RX_DV_reg_0
    );
\adc_valid_ch1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => RX_DV,
      I1 => s00_axi_aresetn,
      I2 => \adc_valid_ch1_reg_reg[0]\,
      I3 => Q(0),
      I4 => Q(3),
      I5 => adc_valid_28v_l1,
      O => o_RX_DV_reg_1
    );
\adc_valid_ch2_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => RX_DV,
      I1 => s00_axi_aresetn,
      I2 => Q(3),
      I3 => Q(0),
      I4 => \adc_valid_ch2_reg_reg[0]\,
      I5 => adc_valid_28v_s2,
      O => o_RX_DV_reg_2
    );
\o_RX_Byte[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \o_RX_Byte_reg[0]_0\(0),
      I1 => \r_RX_Bit_Count_reg_n_0_[2]\,
      I2 => \o_RX_Byte[4]_i_2_n_0\,
      I3 => r_Leading_Edge_reg_n_0,
      I4 => TX_Ready,
      I5 => \^rx_byte\(0),
      O => \o_RX_Byte[0]_i_1_n_0\
    );
\o_RX_Byte[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \o_RX_Byte_reg[0]_0\(0),
      I1 => \r_RX_Bit_Count_reg_n_0_[2]\,
      I2 => \o_RX_Byte[5]_i_2_n_0\,
      I3 => r_Leading_Edge_reg_n_0,
      I4 => TX_Ready,
      I5 => \^rx_byte\(1),
      O => \o_RX_Byte[1]_i_1_n_0\
    );
\o_RX_Byte[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \o_RX_Byte_reg[0]_0\(0),
      I1 => \r_RX_Bit_Count_reg_n_0_[2]\,
      I2 => \o_RX_Byte[6]_i_2_n_0\,
      I3 => r_Leading_Edge_reg_n_0,
      I4 => TX_Ready,
      I5 => \^rx_byte\(2),
      O => \o_RX_Byte[2]_i_1_n_0\
    );
\o_RX_Byte[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => \o_RX_Byte_reg[0]_0\(0),
      I1 => \r_RX_Bit_Count_reg_n_0_[2]\,
      I2 => \o_RX_Byte[7]_i_2_n_0\,
      I3 => r_Leading_Edge_reg_n_0,
      I4 => TX_Ready,
      I5 => \^rx_byte\(3),
      O => \o_RX_Byte[3]_i_1_n_0\
    );
\o_RX_Byte[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \o_RX_Byte_reg[0]_0\(0),
      I1 => \r_RX_Bit_Count_reg_n_0_[2]\,
      I2 => \o_RX_Byte[4]_i_2_n_0\,
      I3 => r_Leading_Edge_reg_n_0,
      I4 => TX_Ready,
      I5 => \^rx_byte\(4),
      O => \o_RX_Byte[4]_i_1_n_0\
    );
\o_RX_Byte[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \r_RX_Bit_Count_reg_n_0_[1]\,
      I1 => \r_RX_Bit_Count_reg_n_0_[0]\,
      O => \o_RX_Byte[4]_i_2_n_0\
    );
\o_RX_Byte[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \o_RX_Byte_reg[0]_0\(0),
      I1 => \r_RX_Bit_Count_reg_n_0_[2]\,
      I2 => \o_RX_Byte[5]_i_2_n_0\,
      I3 => r_Leading_Edge_reg_n_0,
      I4 => TX_Ready,
      I5 => \^rx_byte\(5),
      O => \o_RX_Byte[5]_i_1_n_0\
    );
\o_RX_Byte[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_RX_Bit_Count_reg_n_0_[1]\,
      I1 => \r_RX_Bit_Count_reg_n_0_[0]\,
      O => \o_RX_Byte[5]_i_2_n_0\
    );
\o_RX_Byte[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \o_RX_Byte_reg[0]_0\(0),
      I1 => \r_RX_Bit_Count_reg_n_0_[2]\,
      I2 => \o_RX_Byte[6]_i_2_n_0\,
      I3 => r_Leading_Edge_reg_n_0,
      I4 => TX_Ready,
      I5 => \^rx_byte\(6),
      O => \o_RX_Byte[6]_i_1_n_0\
    );
\o_RX_Byte[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \r_RX_Bit_Count_reg_n_0_[0]\,
      I1 => \r_RX_Bit_Count_reg_n_0_[1]\,
      O => \o_RX_Byte[6]_i_2_n_0\
    );
\o_RX_Byte[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \o_RX_Byte_reg[0]_0\(0),
      I1 => \r_RX_Bit_Count_reg_n_0_[2]\,
      I2 => \o_RX_Byte[7]_i_2_n_0\,
      I3 => r_Leading_Edge_reg_n_0,
      I4 => TX_Ready,
      I5 => \^rx_byte\(7),
      O => \o_RX_Byte[7]_i_1_n_0\
    );
\o_RX_Byte[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \r_RX_Bit_Count_reg_n_0_[1]\,
      I1 => \r_RX_Bit_Count_reg_n_0_[0]\,
      O => \o_RX_Byte[7]_i_2_n_0\
    );
\o_RX_Byte_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \o_RX_Byte[0]_i_1_n_0\,
      Q => \^rx_byte\(0)
    );
\o_RX_Byte_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \o_RX_Byte[1]_i_1_n_0\,
      Q => \^rx_byte\(1)
    );
\o_RX_Byte_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \o_RX_Byte[2]_i_1_n_0\,
      Q => \^rx_byte\(2)
    );
\o_RX_Byte_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \o_RX_Byte[3]_i_1_n_0\,
      Q => \^rx_byte\(3)
    );
\o_RX_Byte_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \o_RX_Byte[4]_i_1_n_0\,
      Q => \^rx_byte\(4)
    );
\o_RX_Byte_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \o_RX_Byte[5]_i_1_n_0\,
      Q => \^rx_byte\(5)
    );
\o_RX_Byte_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \o_RX_Byte[6]_i_1_n_0\,
      Q => \^rx_byte\(6)
    );
\o_RX_Byte_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \o_RX_Byte[7]_i_1_n_0\,
      Q => \^rx_byte\(7)
    );
o_RX_DV_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \r_RX_Bit_Count_reg_n_0_[1]\,
      I1 => \r_RX_Bit_Count_reg_n_0_[0]\,
      I2 => \r_RX_Bit_Count_reg_n_0_[2]\,
      I3 => TX_Ready,
      I4 => r_Leading_Edge_reg_n_0,
      O => o_RX_DV5_out
    );
o_RX_DV_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => o_RX_DV5_out,
      Q => RX_DV
    );
o_SPI_Clk_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => r_SPI_Clk,
      Q => spi_sclk_0
    );
o_SPI_MOSI_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FFFFEF400000"
    )
        port map (
      I0 => r_TX_DV,
      I1 => o_SPI_MOSI_i_2_n_0,
      I2 => \r_TX_Bit_Count_reg_n_0_[2]\,
      I3 => \r_TX_Byte_reg_n_0_[0]\,
      I4 => o_SPI_MOSI_i_3_n_0,
      I5 => \^spi_mosi_0\,
      O => o_SPI_MOSI_i_1_n_0
    );
o_SPI_MOSI_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_TX_Byte_reg_n_0_[0]\,
      I1 => \r_TX_Byte_reg_n_0_[6]\,
      I2 => \r_TX_Bit_Count_reg_n_0_[1]\,
      I3 => \r_TX_Byte_reg_n_0_[5]\,
      I4 => \r_TX_Bit_Count_reg_n_0_[0]\,
      I5 => \r_TX_Byte_reg_n_0_[4]\,
      O => o_SPI_MOSI_i_2_n_0
    );
o_SPI_MOSI_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => r_Trailing_Edge_reg_n_0,
      I1 => r_TX_DV,
      I2 => TX_Ready,
      O => o_SPI_MOSI_i_3_n_0
    );
o_SPI_MOSI_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => o_SPI_MOSI_i_1_n_0,
      Q => \^spi_mosi_0\
    );
o_TX_Ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => r_TX_DV_reg_0,
      I1 => r_SPI_Clk_Edges_reg(3),
      I2 => r_SPI_Clk_Edges_reg(2),
      I3 => r_SPI_Clk_Edges_reg(0),
      I4 => r_SPI_Clk_Edges_reg(4),
      I5 => r_SPI_Clk_Edges_reg(1),
      O => o_TX_Ready_i_1_n_0
    );
o_TX_Ready_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => o_TX_Ready_i_1_n_0,
      Q => TX_Ready
    );
r_Leading_Edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_SPI_Clk_Count[5]_i_1_n_0\,
      I1 => r_Leading_Edge_i_2_n_0,
      O => r_Leading_Edge7_out
    );
r_Leading_Edge_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => r_SPI_Clk_Count(2),
      I1 => r_SPI_Clk_Count(3),
      I2 => r_SPI_Clk_Count(0),
      I3 => r_SPI_Clk_Count(1),
      I4 => r_SPI_Clk_Count(4),
      I5 => r_SPI_Clk_Count(5),
      O => r_Leading_Edge_i_2_n_0
    );
r_Leading_Edge_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => r_Leading_Edge7_out,
      Q => r_Leading_Edge_reg_n_0
    );
\r_RX_Bit_Count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => TX_Ready,
      I1 => r_Leading_Edge_reg_n_0,
      I2 => \r_RX_Bit_Count_reg_n_0_[0]\,
      O => \r_RX_Bit_Count[0]_i_1_n_0\
    );
\r_RX_Bit_Count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFDC"
    )
        port map (
      I0 => \r_RX_Bit_Count_reg_n_0_[0]\,
      I1 => TX_Ready,
      I2 => r_Leading_Edge_reg_n_0,
      I3 => \r_RX_Bit_Count_reg_n_0_[1]\,
      O => \r_RX_Bit_Count[1]_i_1_n_0\
    );
\r_RX_Bit_Count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFF1F0"
    )
        port map (
      I0 => \r_RX_Bit_Count_reg_n_0_[0]\,
      I1 => \r_RX_Bit_Count_reg_n_0_[1]\,
      I2 => TX_Ready,
      I3 => r_Leading_Edge_reg_n_0,
      I4 => \r_RX_Bit_Count_reg_n_0_[2]\,
      O => \r_RX_Bit_Count[2]_i_1_n_0\
    );
\r_RX_Bit_Count_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \r_RX_Bit_Count[0]_i_1_n_0\,
      PRE => \r_SPI_Clk_Edges_reg[0]_0\,
      Q => \r_RX_Bit_Count_reg_n_0_[0]\
    );
\r_RX_Bit_Count_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \r_RX_Bit_Count[1]_i_1_n_0\,
      PRE => \r_SPI_Clk_Edges_reg[0]_0\,
      Q => \r_RX_Bit_Count_reg_n_0_[1]\
    );
\r_RX_Bit_Count_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \r_RX_Bit_Count[2]_i_1_n_0\,
      PRE => \r_SPI_Clk_Edges_reg[0]_0\,
      Q => \r_RX_Bit_Count_reg_n_0_[2]\
    );
\r_SPI_Clk_Count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_SPI_Clk_Count(0),
      O => \r_SPI_Clk_Count[0]_i_1_n_0\
    );
\r_SPI_Clk_Count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_SPI_Clk_Count(1),
      I1 => r_SPI_Clk_Count(0),
      O => \r_SPI_Clk_Count[1]_i_1_n_0\
    );
\r_SPI_Clk_Count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => r_SPI_Clk_Count(2),
      I1 => r_SPI_Clk_Count(1),
      I2 => r_SPI_Clk_Count(0),
      O => \r_SPI_Clk_Count[2]_i_1_n_0\
    );
\r_SPI_Clk_Count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => r_SPI_Clk_Count(3),
      I1 => r_SPI_Clk_Count(2),
      I2 => r_SPI_Clk_Count(0),
      I3 => r_SPI_Clk_Count(1),
      O => \r_SPI_Clk_Count[3]_i_1_n_0\
    );
\r_SPI_Clk_Count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => r_SPI_Clk_Count(4),
      I1 => r_SPI_Clk_Count(3),
      I2 => r_SPI_Clk_Count(1),
      I3 => r_SPI_Clk_Count(0),
      I4 => r_SPI_Clk_Count(2),
      O => \r_SPI_Clk_Count[4]_i_1_n_0\
    );
\r_SPI_Clk_Count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => r_SPI_Clk_Edges_reg(3),
      I1 => r_SPI_Clk_Edges_reg(2),
      I2 => r_SPI_Clk_Edges_reg(0),
      I3 => r_SPI_Clk_Edges_reg(4),
      I4 => r_SPI_Clk_Edges_reg(1),
      I5 => r_TX_DV_reg_0,
      O => \r_SPI_Clk_Count[5]_i_1_n_0\
    );
\r_SPI_Clk_Count[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => r_SPI_Clk_Count(3),
      I1 => r_SPI_Clk_Count(1),
      I2 => r_SPI_Clk_Count(0),
      I3 => r_SPI_Clk_Count(4),
      I4 => r_SPI_Clk_Count(2),
      I5 => r_SPI_Clk_Count(5),
      O => \r_SPI_Clk_Count[5]_i_2_n_0\
    );
\r_SPI_Clk_Count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Count[5]_i_1_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Count[0]_i_1_n_0\,
      Q => r_SPI_Clk_Count(0)
    );
\r_SPI_Clk_Count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Count[5]_i_1_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Count[1]_i_1_n_0\,
      Q => r_SPI_Clk_Count(1)
    );
\r_SPI_Clk_Count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Count[5]_i_1_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Count[2]_i_1_n_0\,
      Q => r_SPI_Clk_Count(2)
    );
\r_SPI_Clk_Count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Count[5]_i_1_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Count[3]_i_1_n_0\,
      Q => r_SPI_Clk_Count(3)
    );
\r_SPI_Clk_Count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Count[5]_i_1_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Count[4]_i_1_n_0\,
      Q => r_SPI_Clk_Count(4)
    );
\r_SPI_Clk_Count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Count[5]_i_1_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Count[5]_i_2_n_0\,
      Q => r_SPI_Clk_Count(5)
    );
\r_SPI_Clk_Edges[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_SPI_Clk_Edges_reg(0),
      I1 => r_TX_DV_reg_0,
      O => \r_SPI_Clk_Edges[0]_i_1_n_0\
    );
\r_SPI_Clk_Edges[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => r_SPI_Clk_Edges_reg(1),
      I1 => r_SPI_Clk_Edges_reg(0),
      I2 => r_TX_DV_reg_0,
      O => \r_SPI_Clk_Edges[1]_i_1_n_0\
    );
\r_SPI_Clk_Edges[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A9"
    )
        port map (
      I0 => r_SPI_Clk_Edges_reg(2),
      I1 => r_SPI_Clk_Edges_reg(0),
      I2 => r_SPI_Clk_Edges_reg(1),
      I3 => r_TX_DV_reg_0,
      O => \r_SPI_Clk_Edges[2]_i_1_n_0\
    );
\r_SPI_Clk_Edges[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AAA9"
    )
        port map (
      I0 => r_SPI_Clk_Edges_reg(3),
      I1 => r_SPI_Clk_Edges_reg(1),
      I2 => r_SPI_Clk_Edges_reg(0),
      I3 => r_SPI_Clk_Edges_reg(2),
      I4 => r_TX_DV_reg_0,
      O => \r_SPI_Clk_Edges[3]_i_1_n_0\
    );
\r_SPI_Clk_Edges[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => r_TX_DV_reg_0,
      I1 => r_SPI_Clk_0,
      I2 => \o_TX_Ready1__3\,
      O => \r_SPI_Clk_Edges[4]_i_1_n_0\
    );
\r_SPI_Clk_Edges[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEB"
    )
        port map (
      I0 => r_TX_DV_reg_0,
      I1 => r_SPI_Clk_Edges_reg(4),
      I2 => r_SPI_Clk_Edges_reg(2),
      I3 => r_SPI_Clk_Edges_reg(0),
      I4 => r_SPI_Clk_Edges_reg(1),
      I5 => r_SPI_Clk_Edges_reg(3),
      O => \r_SPI_Clk_Edges[4]_i_2_n_0\
    );
\r_SPI_Clk_Edges[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => r_SPI_Clk_Count(2),
      I1 => r_SPI_Clk_Count(3),
      I2 => r_SPI_Clk_Count(0),
      I3 => r_SPI_Clk_Count(1),
      I4 => r_SPI_Clk_Count(4),
      O => r_SPI_Clk_0
    );
\r_SPI_Clk_Edges[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => r_SPI_Clk_Edges_reg(1),
      I1 => r_SPI_Clk_Edges_reg(4),
      I2 => r_SPI_Clk_Edges_reg(0),
      I3 => r_SPI_Clk_Edges_reg(2),
      I4 => r_SPI_Clk_Edges_reg(3),
      O => \o_TX_Ready1__3\
    );
\r_SPI_Clk_Edges_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Edges[4]_i_1_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Edges[0]_i_1_n_0\,
      Q => r_SPI_Clk_Edges_reg(0)
    );
\r_SPI_Clk_Edges_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Edges[4]_i_1_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Edges[1]_i_1_n_0\,
      Q => r_SPI_Clk_Edges_reg(1)
    );
\r_SPI_Clk_Edges_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Edges[4]_i_1_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Edges[2]_i_1_n_0\,
      Q => r_SPI_Clk_Edges_reg(2)
    );
\r_SPI_Clk_Edges_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Edges[4]_i_1_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Edges[3]_i_1_n_0\,
      Q => r_SPI_Clk_Edges_reg(3)
    );
\r_SPI_Clk_Edges_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => \r_SPI_Clk_Edges[4]_i_1_n_0\,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_SPI_Clk_Edges[4]_i_2_n_0\,
      Q => r_SPI_Clk_Edges_reg(4)
    );
r_SPI_Clk_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => r_SPI_Clk_0,
      I1 => \r_SPI_Clk_Count[5]_i_1_n_0\,
      I2 => r_SPI_Clk,
      O => r_SPI_Clk_i_1_n_0
    );
r_SPI_Clk_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => r_SPI_Clk_i_1_n_0,
      Q => r_SPI_Clk
    );
\r_TX_Bit_Count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAE"
    )
        port map (
      I0 => TX_Ready,
      I1 => r_Trailing_Edge_reg_n_0,
      I2 => r_TX_DV,
      I3 => \r_TX_Bit_Count_reg_n_0_[0]\,
      O => \r_TX_Bit_Count[0]_i_1_n_0\
    );
\r_TX_Bit_Count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFDC"
    )
        port map (
      I0 => \r_TX_Bit_Count_reg_n_0_[0]\,
      I1 => TX_Ready,
      I2 => r_Trailing_Edge_reg_n_0,
      I3 => r_TX_DV,
      I4 => \r_TX_Bit_Count_reg_n_0_[1]\,
      O => \r_TX_Bit_Count[1]_i_1_n_0\
    );
\r_TX_Bit_Count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFF1F0"
    )
        port map (
      I0 => \r_TX_Bit_Count_reg_n_0_[1]\,
      I1 => \r_TX_Bit_Count_reg_n_0_[0]\,
      I2 => TX_Ready,
      I3 => r_Trailing_Edge_reg_n_0,
      I4 => r_TX_DV,
      I5 => \r_TX_Bit_Count_reg_n_0_[2]\,
      O => \r_TX_Bit_Count[2]_i_1_n_0\
    );
\r_TX_Bit_Count_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \r_TX_Bit_Count[0]_i_1_n_0\,
      PRE => \r_SPI_Clk_Edges_reg[0]_0\,
      Q => \r_TX_Bit_Count_reg_n_0_[0]\
    );
\r_TX_Bit_Count_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \r_TX_Bit_Count[1]_i_1_n_0\,
      PRE => \r_SPI_Clk_Edges_reg[0]_0\,
      Q => \r_TX_Bit_Count_reg_n_0_[1]\
    );
\r_TX_Bit_Count_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \r_TX_Bit_Count[2]_i_1_n_0\,
      PRE => \r_SPI_Clk_Edges_reg[0]_0\,
      Q => \r_TX_Bit_Count_reg_n_0_[2]\
    );
\r_TX_Byte_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => r_TX_DV_reg_0,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_TX_Byte_reg[6]_0\(0),
      Q => \r_TX_Byte_reg_n_0_[0]\
    );
\r_TX_Byte_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => r_TX_DV_reg_0,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_TX_Byte_reg[6]_0\(1),
      Q => \r_TX_Byte_reg_n_0_[4]\
    );
\r_TX_Byte_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => r_TX_DV_reg_0,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_TX_Byte_reg[6]_0\(2),
      Q => \r_TX_Byte_reg_n_0_[5]\
    );
\r_TX_Byte_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => r_TX_DV_reg_0,
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => \r_TX_Byte_reg[6]_0\(3),
      Q => \r_TX_Byte_reg_n_0_[6]\
    );
r_TX_DV_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => r_TX_DV_reg_0,
      Q => r_TX_DV
    );
r_Trailing_Edge_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \r_SPI_Clk_Count[5]_i_1_n_0\,
      I1 => r_Trailing_Edge_i_2_n_0,
      I2 => r_SPI_Clk_Count(4),
      I3 => r_SPI_Clk_Count(5),
      I4 => r_SPI_Clk_Count(3),
      O => r_Trailing_Edge3_out
    );
r_Trailing_Edge_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => r_SPI_Clk_Count(1),
      I1 => r_SPI_Clk_Count(0),
      I2 => r_SPI_Clk_Count(2),
      O => r_Trailing_Edge_i_2_n_0
    );
r_Trailing_Edge_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => \r_SPI_Clk_Edges_reg[0]_0\,
      D => r_Trailing_Edge3_out,
      Q => r_Trailing_Edge_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[1]_0\ : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    oc_st_28v_l1 : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    som_en_28v_l1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync is
  signal p_1_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal som_en_28v_l1_sync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_count[31]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of fpga_output_reg_i_1 : label is "soft_lutpair42";
begin
\clk_count[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => som_en_28v_l1_sync,
      O => SR(0)
    );
fpga_output_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => som_en_28v_l1_sync,
      I1 => s00_axi_aresetn,
      I2 => oc_st_28v_l1,
      O => \sync_reg[1]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => som_en_28v_l1,
      Q => p_1_in(1),
      R => \sync_reg[0]_0\
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_1_in(1),
      Q => som_en_28v_l1_sync,
      R => \sync_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_25 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[1]_0\ : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    oc_st_28v_l2 : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    som_en_28v_l2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_25 : entity is "sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_25 is
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal som_en_28v_l2_sync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_count[31]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \fpga_output_reg_i_1__0\ : label is "soft_lutpair43";
begin
\clk_count[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => som_en_28v_l2_sync,
      O => SR(0)
    );
\fpga_output_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => som_en_28v_l2_sync,
      I1 => s00_axi_aresetn,
      I2 => oc_st_28v_l2,
      O => \sync_reg[1]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => som_en_28v_l2,
      Q => \p_1_in__0\(1),
      R => \sync_reg[0]_0\
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \p_1_in__0\(1),
      Q => som_en_28v_l2_sync,
      R => \sync_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_26 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[1]_0\ : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    oc_st_28v_s1 : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    som_en_28v_s1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_26 : entity is "sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_26 is
  signal \p_1_in__1\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal som_en_28v_s1_sync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_count[31]_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \fpga_output_reg_i_1__1\ : label is "soft_lutpair44";
begin
\clk_count[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => som_en_28v_s1_sync,
      O => SR(0)
    );
\fpga_output_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => som_en_28v_s1_sync,
      I1 => s00_axi_aresetn,
      I2 => oc_st_28v_s1,
      O => \sync_reg[1]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => som_en_28v_s1,
      Q => \p_1_in__1\(1),
      R => \sync_reg[0]_0\
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \p_1_in__1\(1),
      Q => som_en_28v_s1_sync,
      R => \sync_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_27 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[1]_0\ : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    oc_st_28v_s2 : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    som_en_28v_s2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_27 : entity is "sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_27 is
  signal \p_1_in__2\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal som_en_28v_s2_sync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_count[31]_i_1__2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \fpga_output_reg_i_1__2\ : label is "soft_lutpair45";
begin
\clk_count[31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => som_en_28v_s2_sync,
      O => SR(0)
    );
\fpga_output_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => som_en_28v_s2_sync,
      I1 => s00_axi_aresetn,
      I2 => oc_st_28v_s2,
      O => \sync_reg[1]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => som_en_28v_s2,
      Q => \p_1_in__2\(1),
      R => \sync_reg[0]_0\
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \p_1_in__2\(1),
      Q => som_en_28v_s2_sync,
      R => \sync_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_28 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[1]_0\ : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    oc_st_28v_s3 : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    som_en_28v_s3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_28 : entity is "sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_28 is
  signal \p_1_in__3\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal som_en_28v_s3_sync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_count[31]_i_1__3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \fpga_output_reg_i_1__3\ : label is "soft_lutpair46";
begin
\clk_count[31]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => som_en_28v_s3_sync,
      O => SR(0)
    );
\fpga_output_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => som_en_28v_s3_sync,
      I1 => s00_axi_aresetn,
      I2 => oc_st_28v_s3,
      O => \sync_reg[1]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => som_en_28v_s3,
      Q => \p_1_in__3\(1),
      R => \sync_reg[0]_0\
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \p_1_in__3\(1),
      Q => som_en_28v_s3_sync,
      R => \sync_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_29 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[1]_0\ : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    oc_st_28v_s4 : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    som_en_28v_s4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_29 : entity is "sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_29 is
  signal \p_1_in__4\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal som_en_28v_s4_sync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_count[31]_i_1__4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \fpga_output_reg_i_1__4\ : label is "soft_lutpair47";
begin
\clk_count[31]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => som_en_28v_s4_sync,
      O => SR(0)
    );
\fpga_output_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => som_en_28v_s4_sync,
      I1 => s00_axi_aresetn,
      I2 => oc_st_28v_s4,
      O => \sync_reg[1]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => som_en_28v_s4,
      Q => \p_1_in__4\(1),
      R => \sync_reg[0]_0\
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \p_1_in__4\(1),
      Q => som_en_28v_s4_sync,
      R => \sync_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_30 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[1]_0\ : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    oc_st_5v_s : in STD_LOGIC;
    \sync_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    som_en_5v_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_30 : entity is "sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_30 is
  signal \p_1_in__5\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal som_en_5v_s_sync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \clk_count[31]_i_1__5\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \fpga_output_reg_i_1__5\ : label is "soft_lutpair48";
begin
\clk_count[31]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => som_en_5v_s_sync,
      O => SR(0)
    );
\fpga_output_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => som_en_5v_s_sync,
      I1 => s00_axi_aresetn,
      I2 => oc_st_5v_s,
      O => \sync_reg[1]_0\
    );
\sync_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => som_en_5v_s,
      Q => \p_1_in__5\(1),
      R => \sync_reg[0]_0\
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \p_1_in__5\(1),
      Q => som_en_5v_s_sync,
      R => \sync_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_31 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    spi_miso_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_31 : entity is "sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_31 is
  signal \p_1_in__6\ : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => spi_miso_0,
      Q => \p_1_in__6\(1),
      R => \sync_reg[0]_0\
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \p_1_in__6\(1),
      Q => Q(0),
      R => \sync_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_32 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    spi_miso_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_32 : entity is "sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_32 is
  signal \p_1_in__7\ : STD_LOGIC_VECTOR ( 1 to 1 );
begin
\sync_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => spi_miso_1,
      Q => \p_1_in__7\(1),
      R => \sync_reg[0]_0\
    );
\sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \p_1_in__7\(1),
      Q => Q(0),
      R => \sync_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adc_reading_fsm is
  port (
    spi_sclk_0 : out STD_LOGIC;
    spi_mosi_0 : out STD_LOGIC;
    spi_cs_n_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \adc_valid_ch0_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \adc_valid_ch2_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \adc_data_ch0_reg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \adc_data_ch1_reg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \adc_data_ch2_reg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \r_SPI_Clk_Edges_reg[0]\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    oc_st_28v_l1 : in STD_LOGIC;
    oc_st_28v_l2 : in STD_LOGIC;
    oc_st_28v_s2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adc_reading_fsm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adc_reading_fsm is
  signal \FSM_sequential_State_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal RX_Byte : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \RX_Byte_tmp_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \State_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TX_Byte_reg0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \TX_Byte_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal TX_DV_reg_reg_n_0 : STD_LOGIC;
  signal adc_valid_28v_l1 : STD_LOGIC;
  signal adc_valid_28v_l2 : STD_LOGIC;
  signal adc_valid_28v_s2 : STD_LOGIC;
  signal \adc_valid_ch0_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \adc_valid_ch1_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \adc_valid_ch2_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \^spi_cs_n_0\ : STD_LOGIC;
  signal spi_master_inst_n_10 : STD_LOGIC;
  signal spi_master_inst_n_11 : STD_LOGIC;
  signal spi_master_inst_n_12 : STD_LOGIC;
  signal spi_master_inst_n_2 : STD_LOGIC;
  signal spi_master_inst_n_3 : STD_LOGIC;
  signal spi_master_inst_n_4 : STD_LOGIC;
  signal spi_master_inst_n_5 : STD_LOGIC;
  signal spi_master_inst_n_6 : STD_LOGIC;
  signal spi_master_inst_n_7 : STD_LOGIC;
  signal spi_master_inst_n_8 : STD_LOGIC;
  signal spi_master_inst_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_State_reg[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_sequential_State_reg[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \FSM_sequential_State_reg[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \FSM_sequential_State_reg[3]_i_2\ : label is "soft_lutpair15";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_reg_reg[0]\ : label is "ADC_LOW_RD_CH0:0011,ADC_CTRL_WR_CH1:0100,ADC_HIGH_RD_CH0:0010,ADC_HIGH_RD_CH3:1011,ADC_LOW_RD_CH3:1100,ADC_CTRL_WR_CH3:1010,ADC_CTRL_WR_CH0:0001,ADC_SPI_DISABLE:0000,ADC_LOW_RD_CH2:1001,ADC_CTRL_WR_CH2:0111,ADC_HIGH_RD_CH2:1000,ADC_LOW_RD_CH1:0110,ADC_HIGH_RD_CH1:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_reg_reg[1]\ : label is "ADC_LOW_RD_CH0:0011,ADC_CTRL_WR_CH1:0100,ADC_HIGH_RD_CH0:0010,ADC_HIGH_RD_CH3:1011,ADC_LOW_RD_CH3:1100,ADC_CTRL_WR_CH3:1010,ADC_CTRL_WR_CH0:0001,ADC_SPI_DISABLE:0000,ADC_LOW_RD_CH2:1001,ADC_CTRL_WR_CH2:0111,ADC_HIGH_RD_CH2:1000,ADC_LOW_RD_CH1:0110,ADC_HIGH_RD_CH1:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_reg_reg[2]\ : label is "ADC_LOW_RD_CH0:0011,ADC_CTRL_WR_CH1:0100,ADC_HIGH_RD_CH0:0010,ADC_HIGH_RD_CH3:1011,ADC_LOW_RD_CH3:1100,ADC_CTRL_WR_CH3:1010,ADC_CTRL_WR_CH0:0001,ADC_SPI_DISABLE:0000,ADC_LOW_RD_CH2:1001,ADC_CTRL_WR_CH2:0111,ADC_HIGH_RD_CH2:1000,ADC_LOW_RD_CH1:0110,ADC_HIGH_RD_CH1:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_reg_reg[3]\ : label is "ADC_LOW_RD_CH0:0011,ADC_CTRL_WR_CH1:0100,ADC_HIGH_RD_CH0:0010,ADC_HIGH_RD_CH3:1011,ADC_LOW_RD_CH3:1100,ADC_CTRL_WR_CH3:1010,ADC_CTRL_WR_CH0:0001,ADC_SPI_DISABLE:0000,ADC_LOW_RD_CH2:1001,ADC_CTRL_WR_CH2:0111,ADC_HIGH_RD_CH2:1000,ADC_LOW_RD_CH1:0110,ADC_HIGH_RD_CH1:0101";
  attribute SOFT_HLUTNM of \TX_Byte_reg[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \TX_Byte_reg[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \TX_Byte_reg[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \TX_Byte_reg[6]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \adc_valid_ch1_reg[0]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \adc_valid_ch2_reg[0]_i_2\ : label is "soft_lutpair16";
begin
  spi_cs_n_0 <= \^spi_cs_n_0\;
CS_n_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => spi_master_inst_n_2,
      PRE => \r_SPI_Clk_Edges_reg[0]\,
      Q => \^spi_cs_n_0\
    );
\FSM_sequential_State_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \State_reg__0\(2),
      I1 => \State_reg__0\(3),
      I2 => \State_reg__0\(0),
      O => \FSM_sequential_State_reg[0]_i_1_n_0\
    );
\FSM_sequential_State_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \State_reg__0\(2),
      I1 => \State_reg__0\(3),
      I2 => \State_reg__0\(1),
      I3 => \State_reg__0\(0),
      O => \FSM_sequential_State_reg[1]_i_1_n_0\
    );
\FSM_sequential_State_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3444"
    )
        port map (
      I0 => \State_reg__0\(3),
      I1 => \State_reg__0\(2),
      I2 => \State_reg__0\(1),
      I3 => \State_reg__0\(0),
      O => \FSM_sequential_State_reg[2]_i_1_n_0\
    );
\FSM_sequential_State_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => \State_reg__0\(3),
      I1 => \State_reg__0\(2),
      I2 => \State_reg__0\(1),
      I3 => \State_reg__0\(0),
      O => \FSM_sequential_State_reg[3]_i_2_n_0\
    );
\FSM_sequential_State_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_8,
      CLR => \r_SPI_Clk_Edges_reg[0]\,
      D => \FSM_sequential_State_reg[0]_i_1_n_0\,
      Q => \State_reg__0\(0)
    );
\FSM_sequential_State_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_8,
      CLR => \r_SPI_Clk_Edges_reg[0]\,
      D => \FSM_sequential_State_reg[1]_i_1_n_0\,
      Q => \State_reg__0\(1)
    );
\FSM_sequential_State_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_8,
      CLR => \r_SPI_Clk_Edges_reg[0]\,
      D => \FSM_sequential_State_reg[2]_i_1_n_0\,
      Q => \State_reg__0\(2)
    );
\FSM_sequential_State_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_8,
      CLR => \r_SPI_Clk_Edges_reg[0]\,
      D => \FSM_sequential_State_reg[3]_i_2_n_0\,
      Q => \State_reg__0\(3)
    );
\RX_Byte_tmp_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_4,
      D => RX_Byte(0),
      Q => \RX_Byte_tmp_reg__0\(0),
      R => '0'
    );
\RX_Byte_tmp_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_4,
      D => RX_Byte(1),
      Q => \RX_Byte_tmp_reg__0\(1),
      R => '0'
    );
\RX_Byte_tmp_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_4,
      D => RX_Byte(2),
      Q => \RX_Byte_tmp_reg__0\(2),
      R => '0'
    );
\RX_Byte_tmp_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_4,
      D => RX_Byte(3),
      Q => \RX_Byte_tmp_reg__0\(3),
      R => '0'
    );
\RX_Byte_tmp_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_4,
      D => RX_Byte(4),
      Q => \RX_Byte_tmp_reg__0\(4),
      R => '0'
    );
\RX_Byte_tmp_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_4,
      D => RX_Byte(5),
      Q => \RX_Byte_tmp_reg__0\(5),
      R => '0'
    );
\RX_Byte_tmp_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_4,
      D => RX_Byte(6),
      Q => \RX_Byte_tmp_reg__0\(6),
      R => '0'
    );
\TX_Byte_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1249"
    )
        port map (
      I0 => \State_reg__0\(0),
      I1 => \State_reg__0\(1),
      I2 => \State_reg__0\(2),
      I3 => \State_reg__0\(3),
      O => TX_Byte_reg0_in(0)
    );
\TX_Byte_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0241"
    )
        port map (
      I0 => \State_reg__0\(3),
      I1 => \State_reg__0\(1),
      I2 => \State_reg__0\(0),
      I3 => \State_reg__0\(2),
      O => TX_Byte_reg0_in(4)
    );
\TX_Byte_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0240"
    )
        port map (
      I0 => \State_reg__0\(3),
      I1 => \State_reg__0\(1),
      I2 => \State_reg__0\(2),
      I3 => \State_reg__0\(0),
      O => TX_Byte_reg0_in(5)
    );
\TX_Byte_reg[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \State_reg__0\(3),
      I1 => \State_reg__0\(1),
      I2 => \State_reg__0\(0),
      I3 => \State_reg__0\(2),
      O => TX_Byte_reg0_in(6)
    );
\TX_Byte_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_7,
      D => TX_Byte_reg0_in(0),
      Q => \TX_Byte_reg__0\(0),
      R => '0'
    );
\TX_Byte_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_7,
      D => TX_Byte_reg0_in(4),
      Q => \TX_Byte_reg__0\(4),
      R => '0'
    );
\TX_Byte_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_7,
      D => TX_Byte_reg0_in(5),
      Q => \TX_Byte_reg__0\(5),
      R => '0'
    );
\TX_Byte_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_7,
      D => TX_Byte_reg0_in(6),
      Q => \TX_Byte_reg__0\(6),
      R => '0'
    );
TX_DV_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => spi_master_inst_n_9,
      Q => TX_DV_reg_reg_n_0,
      R => '0'
    );
\adc_data_ch0_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => RX_Byte(3),
      Q => \adc_data_ch0_reg_reg[11]_0\(0),
      R => '0'
    );
\adc_data_ch0_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => \RX_Byte_tmp_reg__0\(5),
      Q => \adc_data_ch0_reg_reg[11]_0\(10),
      R => '0'
    );
\adc_data_ch0_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => \RX_Byte_tmp_reg__0\(6),
      Q => \adc_data_ch0_reg_reg[11]_0\(11),
      R => '0'
    );
\adc_data_ch0_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => RX_Byte(4),
      Q => \adc_data_ch0_reg_reg[11]_0\(1),
      R => '0'
    );
\adc_data_ch0_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => RX_Byte(5),
      Q => \adc_data_ch0_reg_reg[11]_0\(2),
      R => '0'
    );
\adc_data_ch0_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => RX_Byte(6),
      Q => \adc_data_ch0_reg_reg[11]_0\(3),
      R => '0'
    );
\adc_data_ch0_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => RX_Byte(7),
      Q => \adc_data_ch0_reg_reg[11]_0\(4),
      R => '0'
    );
\adc_data_ch0_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => \RX_Byte_tmp_reg__0\(0),
      Q => \adc_data_ch0_reg_reg[11]_0\(5),
      R => '0'
    );
\adc_data_ch0_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => \RX_Byte_tmp_reg__0\(1),
      Q => \adc_data_ch0_reg_reg[11]_0\(6),
      R => '0'
    );
\adc_data_ch0_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => \RX_Byte_tmp_reg__0\(2),
      Q => \adc_data_ch0_reg_reg[11]_0\(7),
      R => '0'
    );
\adc_data_ch0_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => \RX_Byte_tmp_reg__0\(3),
      Q => \adc_data_ch0_reg_reg[11]_0\(8),
      R => '0'
    );
\adc_data_ch0_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => \RX_Byte_tmp_reg__0\(4),
      Q => \adc_data_ch0_reg_reg[11]_0\(9),
      R => '0'
    );
\adc_data_ch1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => RX_Byte(3),
      Q => \adc_data_ch1_reg_reg[11]_0\(0),
      R => '0'
    );
\adc_data_ch1_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => \RX_Byte_tmp_reg__0\(5),
      Q => \adc_data_ch1_reg_reg[11]_0\(10),
      R => '0'
    );
\adc_data_ch1_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => \RX_Byte_tmp_reg__0\(6),
      Q => \adc_data_ch1_reg_reg[11]_0\(11),
      R => '0'
    );
\adc_data_ch1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => RX_Byte(4),
      Q => \adc_data_ch1_reg_reg[11]_0\(1),
      R => '0'
    );
\adc_data_ch1_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => RX_Byte(5),
      Q => \adc_data_ch1_reg_reg[11]_0\(2),
      R => '0'
    );
\adc_data_ch1_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => RX_Byte(6),
      Q => \adc_data_ch1_reg_reg[11]_0\(3),
      R => '0'
    );
\adc_data_ch1_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => RX_Byte(7),
      Q => \adc_data_ch1_reg_reg[11]_0\(4),
      R => '0'
    );
\adc_data_ch1_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => \RX_Byte_tmp_reg__0\(0),
      Q => \adc_data_ch1_reg_reg[11]_0\(5),
      R => '0'
    );
\adc_data_ch1_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => \RX_Byte_tmp_reg__0\(1),
      Q => \adc_data_ch1_reg_reg[11]_0\(6),
      R => '0'
    );
\adc_data_ch1_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => \RX_Byte_tmp_reg__0\(2),
      Q => \adc_data_ch1_reg_reg[11]_0\(7),
      R => '0'
    );
\adc_data_ch1_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => \RX_Byte_tmp_reg__0\(3),
      Q => \adc_data_ch1_reg_reg[11]_0\(8),
      R => '0'
    );
\adc_data_ch1_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => \RX_Byte_tmp_reg__0\(4),
      Q => \adc_data_ch1_reg_reg[11]_0\(9),
      R => '0'
    );
\adc_data_ch2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => RX_Byte(3),
      Q => \adc_data_ch2_reg_reg[11]_0\(0),
      R => '0'
    );
\adc_data_ch2_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => \RX_Byte_tmp_reg__0\(5),
      Q => \adc_data_ch2_reg_reg[11]_0\(10),
      R => '0'
    );
\adc_data_ch2_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => \RX_Byte_tmp_reg__0\(6),
      Q => \adc_data_ch2_reg_reg[11]_0\(11),
      R => '0'
    );
\adc_data_ch2_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => RX_Byte(4),
      Q => \adc_data_ch2_reg_reg[11]_0\(1),
      R => '0'
    );
\adc_data_ch2_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => RX_Byte(5),
      Q => \adc_data_ch2_reg_reg[11]_0\(2),
      R => '0'
    );
\adc_data_ch2_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => RX_Byte(6),
      Q => \adc_data_ch2_reg_reg[11]_0\(3),
      R => '0'
    );
\adc_data_ch2_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => RX_Byte(7),
      Q => \adc_data_ch2_reg_reg[11]_0\(4),
      R => '0'
    );
\adc_data_ch2_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => \RX_Byte_tmp_reg__0\(0),
      Q => \adc_data_ch2_reg_reg[11]_0\(5),
      R => '0'
    );
\adc_data_ch2_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => \RX_Byte_tmp_reg__0\(1),
      Q => \adc_data_ch2_reg_reg[11]_0\(6),
      R => '0'
    );
\adc_data_ch2_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => \RX_Byte_tmp_reg__0\(2),
      Q => \adc_data_ch2_reg_reg[11]_0\(7),
      R => '0'
    );
\adc_data_ch2_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => \RX_Byte_tmp_reg__0\(3),
      Q => \adc_data_ch2_reg_reg[11]_0\(8),
      R => '0'
    );
\adc_data_ch2_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => \RX_Byte_tmp_reg__0\(4),
      Q => \adc_data_ch2_reg_reg[11]_0\(9),
      R => '0'
    );
\adc_valid_ch0_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \State_reg__0\(2),
      I1 => \State_reg__0\(3),
      O => \adc_valid_ch0_reg[0]_i_2_n_0\
    );
\adc_valid_ch0_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => spi_master_inst_n_10,
      Q => adc_valid_28v_l2,
      R => '0'
    );
\adc_valid_ch1_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \State_reg__0\(2),
      I1 => \State_reg__0\(1),
      O => \adc_valid_ch1_reg[0]_i_2_n_0\
    );
\adc_valid_ch1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => spi_master_inst_n_11,
      Q => adc_valid_28v_l1,
      R => '0'
    );
\adc_valid_ch2_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \State_reg__0\(2),
      I1 => \State_reg__0\(1),
      O => \adc_valid_ch2_reg[0]_i_2_n_0\
    );
\adc_valid_ch2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => spi_master_inst_n_12,
      Q => adc_valid_28v_s2,
      R => '0'
    );
spi_master_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spi_master_33
     port map (
      CS_n_reg_reg => spi_master_inst_n_2,
      E(0) => spi_master_inst_n_3,
      Q(3 downto 0) => \State_reg__0\(3 downto 0),
      RX_Byte(7 downto 0) => RX_Byte(7 downto 0),
      TX_DV_reg_reg(0) => spi_master_inst_n_8,
      adc_valid_28v_l1 => adc_valid_28v_l1,
      adc_valid_28v_l2 => adc_valid_28v_l2,
      adc_valid_28v_s2 => adc_valid_28v_s2,
      \adc_valid_ch0_reg_reg[0]\ => \adc_valid_ch0_reg[0]_i_2_n_0\,
      \adc_valid_ch1_reg_reg[0]\ => \adc_valid_ch1_reg[0]_i_2_n_0\,
      \adc_valid_ch2_reg_reg[0]\ => \adc_valid_ch2_reg[0]_i_2_n_0\,
      \o_RX_Byte_reg[0]_0\(0) => Q(0),
      o_RX_DV_reg_0 => spi_master_inst_n_10,
      o_RX_DV_reg_1 => spi_master_inst_n_11,
      o_RX_DV_reg_2 => spi_master_inst_n_12,
      \r_SPI_Clk_Edges_reg[0]_0\ => \r_SPI_Clk_Edges_reg[0]\,
      \r_TX_Byte_reg[6]_0\(3 downto 1) => \TX_Byte_reg__0\(6 downto 4),
      \r_TX_Byte_reg[6]_0\(0) => \TX_Byte_reg__0\(0),
      r_TX_DV_reg_0 => TX_DV_reg_reg_n_0,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0(0) => spi_master_inst_n_4,
      s00_axi_aresetn_1(0) => spi_master_inst_n_5,
      s00_axi_aresetn_2(0) => spi_master_inst_n_6,
      s00_axi_aresetn_3(0) => spi_master_inst_n_7,
      s00_axi_aresetn_4 => spi_master_inst_n_9,
      spi_cs_n_0 => \^spi_cs_n_0\,
      spi_mosi_0 => spi_mosi_0,
      spi_sclk_0 => spi_sclk_0
    );
\value_reg_0[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adc_valid_28v_l1,
      I1 => oc_st_28v_l1,
      O => E(0)
    );
\value_reg_0[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adc_valid_28v_l2,
      I1 => oc_st_28v_l2,
      O => \adc_valid_ch0_reg_reg[0]_0\(0)
    );
\value_reg_0[11]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adc_valid_28v_s2,
      I1 => oc_st_28v_s2,
      O => \adc_valid_ch2_reg_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adc_reading_fsm_0 is
  port (
    spi_sclk_1 : out STD_LOGIC;
    spi_mosi_1 : out STD_LOGIC;
    spi_cs_n_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \adc_valid_ch2_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \adc_valid_ch1_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \adc_valid_ch3_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \adc_data_ch0_reg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \adc_data_ch1_reg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \adc_data_ch2_reg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \adc_data_ch3_reg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \r_SPI_Clk_Edges_reg[0]\ : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    oc_st_28v_s1 : in STD_LOGIC;
    oc_st_28v_s3 : in STD_LOGIC;
    oc_st_28v_s4 : in STD_LOGIC;
    oc_st_5v_s : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adc_reading_fsm_0 : entity is "adc_reading_fsm";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adc_reading_fsm_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adc_reading_fsm_0 is
  signal \FSM_sequential_State_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal RX_Byte : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \RX_Byte_tmp_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \State_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal TX_Byte_reg0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \TX_Byte_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal TX_DV_reg_reg_n_0 : STD_LOGIC;
  signal adc_valid_28v_s1 : STD_LOGIC;
  signal adc_valid_28v_s3 : STD_LOGIC;
  signal adc_valid_28v_s4 : STD_LOGIC;
  signal adc_valid_5v_s : STD_LOGIC;
  signal \adc_valid_ch0_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_valid_ch1_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_valid_ch2_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_valid_ch3_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \^spi_cs_n_1\ : STD_LOGIC;
  signal spi_master_inst_n_10 : STD_LOGIC;
  signal spi_master_inst_n_11 : STD_LOGIC;
  signal spi_master_inst_n_12 : STD_LOGIC;
  signal spi_master_inst_n_13 : STD_LOGIC;
  signal spi_master_inst_n_14 : STD_LOGIC;
  signal spi_master_inst_n_2 : STD_LOGIC;
  signal spi_master_inst_n_3 : STD_LOGIC;
  signal spi_master_inst_n_4 : STD_LOGIC;
  signal spi_master_inst_n_5 : STD_LOGIC;
  signal spi_master_inst_n_6 : STD_LOGIC;
  signal spi_master_inst_n_7 : STD_LOGIC;
  signal spi_master_inst_n_8 : STD_LOGIC;
  signal spi_master_inst_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_State_reg[0]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \FSM_sequential_State_reg[1]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \FSM_sequential_State_reg[2]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \FSM_sequential_State_reg[3]_i_2__0\ : label is "soft_lutpair29";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_reg_reg[0]\ : label is "ADC_LOW_RD_CH0:0011,ADC_CTRL_WR_CH1:0100,ADC_HIGH_RD_CH0:0010,ADC_HIGH_RD_CH3:1011,ADC_LOW_RD_CH3:1100,ADC_CTRL_WR_CH3:1010,ADC_CTRL_WR_CH0:0001,ADC_SPI_DISABLE:0000,ADC_LOW_RD_CH2:1001,ADC_CTRL_WR_CH2:0111,ADC_HIGH_RD_CH2:1000,ADC_LOW_RD_CH1:0110,ADC_HIGH_RD_CH1:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_reg_reg[1]\ : label is "ADC_LOW_RD_CH0:0011,ADC_CTRL_WR_CH1:0100,ADC_HIGH_RD_CH0:0010,ADC_HIGH_RD_CH3:1011,ADC_LOW_RD_CH3:1100,ADC_CTRL_WR_CH3:1010,ADC_CTRL_WR_CH0:0001,ADC_SPI_DISABLE:0000,ADC_LOW_RD_CH2:1001,ADC_CTRL_WR_CH2:0111,ADC_HIGH_RD_CH2:1000,ADC_LOW_RD_CH1:0110,ADC_HIGH_RD_CH1:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_reg_reg[2]\ : label is "ADC_LOW_RD_CH0:0011,ADC_CTRL_WR_CH1:0100,ADC_HIGH_RD_CH0:0010,ADC_HIGH_RD_CH3:1011,ADC_LOW_RD_CH3:1100,ADC_CTRL_WR_CH3:1010,ADC_CTRL_WR_CH0:0001,ADC_SPI_DISABLE:0000,ADC_LOW_RD_CH2:1001,ADC_CTRL_WR_CH2:0111,ADC_HIGH_RD_CH2:1000,ADC_LOW_RD_CH1:0110,ADC_HIGH_RD_CH1:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_reg_reg[3]\ : label is "ADC_LOW_RD_CH0:0011,ADC_CTRL_WR_CH1:0100,ADC_HIGH_RD_CH0:0010,ADC_HIGH_RD_CH3:1011,ADC_LOW_RD_CH3:1100,ADC_CTRL_WR_CH3:1010,ADC_CTRL_WR_CH0:0001,ADC_SPI_DISABLE:0000,ADC_LOW_RD_CH2:1001,ADC_CTRL_WR_CH2:0111,ADC_HIGH_RD_CH2:1000,ADC_LOW_RD_CH1:0110,ADC_HIGH_RD_CH1:0101";
  attribute SOFT_HLUTNM of \TX_Byte_reg[0]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \TX_Byte_reg[4]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \TX_Byte_reg[5]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \TX_Byte_reg[6]_i_2__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \adc_valid_ch0_reg[0]_i_2__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \adc_valid_ch1_reg[0]_i_2__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \adc_valid_ch2_reg[0]_i_2__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \adc_valid_ch3_reg[0]_i_2\ : label is "soft_lutpair33";
begin
  spi_cs_n_1 <= \^spi_cs_n_1\;
CS_n_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => spi_master_inst_n_2,
      PRE => \r_SPI_Clk_Edges_reg[0]\,
      Q => \^spi_cs_n_1\
    );
\FSM_sequential_State_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \State_reg__0\(2),
      I1 => \State_reg__0\(3),
      I2 => \State_reg__0\(0),
      O => \FSM_sequential_State_reg[0]_i_1__0_n_0\
    );
\FSM_sequential_State_reg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \State_reg__0\(2),
      I1 => \State_reg__0\(3),
      I2 => \State_reg__0\(1),
      I3 => \State_reg__0\(0),
      O => \FSM_sequential_State_reg[1]_i_1__0_n_0\
    );
\FSM_sequential_State_reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3444"
    )
        port map (
      I0 => \State_reg__0\(3),
      I1 => \State_reg__0\(2),
      I2 => \State_reg__0\(1),
      I3 => \State_reg__0\(0),
      O => \FSM_sequential_State_reg[2]_i_1__0_n_0\
    );
\FSM_sequential_State_reg[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => \State_reg__0\(3),
      I1 => \State_reg__0\(2),
      I2 => \State_reg__0\(1),
      I3 => \State_reg__0\(0),
      O => \FSM_sequential_State_reg[3]_i_2__0_n_0\
    );
\FSM_sequential_State_reg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_9,
      CLR => \r_SPI_Clk_Edges_reg[0]\,
      D => \FSM_sequential_State_reg[0]_i_1__0_n_0\,
      Q => \State_reg__0\(0)
    );
\FSM_sequential_State_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_9,
      CLR => \r_SPI_Clk_Edges_reg[0]\,
      D => \FSM_sequential_State_reg[1]_i_1__0_n_0\,
      Q => \State_reg__0\(1)
    );
\FSM_sequential_State_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_9,
      CLR => \r_SPI_Clk_Edges_reg[0]\,
      D => \FSM_sequential_State_reg[2]_i_1__0_n_0\,
      Q => \State_reg__0\(2)
    );
\FSM_sequential_State_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_9,
      CLR => \r_SPI_Clk_Edges_reg[0]\,
      D => \FSM_sequential_State_reg[3]_i_2__0_n_0\,
      Q => \State_reg__0\(3)
    );
\RX_Byte_tmp_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_4,
      D => RX_Byte(0),
      Q => \RX_Byte_tmp_reg__0\(0),
      R => '0'
    );
\RX_Byte_tmp_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_4,
      D => RX_Byte(1),
      Q => \RX_Byte_tmp_reg__0\(1),
      R => '0'
    );
\RX_Byte_tmp_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_4,
      D => RX_Byte(2),
      Q => \RX_Byte_tmp_reg__0\(2),
      R => '0'
    );
\RX_Byte_tmp_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_4,
      D => RX_Byte(3),
      Q => \RX_Byte_tmp_reg__0\(3),
      R => '0'
    );
\RX_Byte_tmp_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_4,
      D => RX_Byte(4),
      Q => \RX_Byte_tmp_reg__0\(4),
      R => '0'
    );
\RX_Byte_tmp_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_4,
      D => RX_Byte(5),
      Q => \RX_Byte_tmp_reg__0\(5),
      R => '0'
    );
\RX_Byte_tmp_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_4,
      D => RX_Byte(6),
      Q => \RX_Byte_tmp_reg__0\(6),
      R => '0'
    );
\TX_Byte_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1249"
    )
        port map (
      I0 => \State_reg__0\(0),
      I1 => \State_reg__0\(1),
      I2 => \State_reg__0\(2),
      I3 => \State_reg__0\(3),
      O => TX_Byte_reg0_in(0)
    );
\TX_Byte_reg[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0241"
    )
        port map (
      I0 => \State_reg__0\(3),
      I1 => \State_reg__0\(1),
      I2 => \State_reg__0\(0),
      I3 => \State_reg__0\(2),
      O => TX_Byte_reg0_in(4)
    );
\TX_Byte_reg[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0240"
    )
        port map (
      I0 => \State_reg__0\(3),
      I1 => \State_reg__0\(1),
      I2 => \State_reg__0\(2),
      I3 => \State_reg__0\(0),
      O => TX_Byte_reg0_in(5)
    );
\TX_Byte_reg[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0060"
    )
        port map (
      I0 => \State_reg__0\(3),
      I1 => \State_reg__0\(1),
      I2 => \State_reg__0\(0),
      I3 => \State_reg__0\(2),
      O => TX_Byte_reg0_in(6)
    );
\TX_Byte_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_8,
      D => TX_Byte_reg0_in(0),
      Q => \TX_Byte_reg__0\(0),
      R => '0'
    );
\TX_Byte_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_8,
      D => TX_Byte_reg0_in(4),
      Q => \TX_Byte_reg__0\(4),
      R => '0'
    );
\TX_Byte_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_8,
      D => TX_Byte_reg0_in(5),
      Q => \TX_Byte_reg__0\(5),
      R => '0'
    );
\TX_Byte_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_8,
      D => TX_Byte_reg0_in(6),
      Q => \TX_Byte_reg__0\(6),
      R => '0'
    );
TX_DV_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => spi_master_inst_n_10,
      Q => TX_DV_reg_reg_n_0,
      R => '0'
    );
\adc_data_ch0_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => RX_Byte(3),
      Q => \adc_data_ch0_reg_reg[11]_0\(0),
      R => '0'
    );
\adc_data_ch0_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => \RX_Byte_tmp_reg__0\(5),
      Q => \adc_data_ch0_reg_reg[11]_0\(10),
      R => '0'
    );
\adc_data_ch0_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => \RX_Byte_tmp_reg__0\(6),
      Q => \adc_data_ch0_reg_reg[11]_0\(11),
      R => '0'
    );
\adc_data_ch0_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => RX_Byte(4),
      Q => \adc_data_ch0_reg_reg[11]_0\(1),
      R => '0'
    );
\adc_data_ch0_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => RX_Byte(5),
      Q => \adc_data_ch0_reg_reg[11]_0\(2),
      R => '0'
    );
\adc_data_ch0_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => RX_Byte(6),
      Q => \adc_data_ch0_reg_reg[11]_0\(3),
      R => '0'
    );
\adc_data_ch0_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => RX_Byte(7),
      Q => \adc_data_ch0_reg_reg[11]_0\(4),
      R => '0'
    );
\adc_data_ch0_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => \RX_Byte_tmp_reg__0\(0),
      Q => \adc_data_ch0_reg_reg[11]_0\(5),
      R => '0'
    );
\adc_data_ch0_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => \RX_Byte_tmp_reg__0\(1),
      Q => \adc_data_ch0_reg_reg[11]_0\(6),
      R => '0'
    );
\adc_data_ch0_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => \RX_Byte_tmp_reg__0\(2),
      Q => \adc_data_ch0_reg_reg[11]_0\(7),
      R => '0'
    );
\adc_data_ch0_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => \RX_Byte_tmp_reg__0\(3),
      Q => \adc_data_ch0_reg_reg[11]_0\(8),
      R => '0'
    );
\adc_data_ch0_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_3,
      D => \RX_Byte_tmp_reg__0\(4),
      Q => \adc_data_ch0_reg_reg[11]_0\(9),
      R => '0'
    );
\adc_data_ch1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => RX_Byte(3),
      Q => \adc_data_ch1_reg_reg[11]_0\(0),
      R => '0'
    );
\adc_data_ch1_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => \RX_Byte_tmp_reg__0\(5),
      Q => \adc_data_ch1_reg_reg[11]_0\(10),
      R => '0'
    );
\adc_data_ch1_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => \RX_Byte_tmp_reg__0\(6),
      Q => \adc_data_ch1_reg_reg[11]_0\(11),
      R => '0'
    );
\adc_data_ch1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => RX_Byte(4),
      Q => \adc_data_ch1_reg_reg[11]_0\(1),
      R => '0'
    );
\adc_data_ch1_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => RX_Byte(5),
      Q => \adc_data_ch1_reg_reg[11]_0\(2),
      R => '0'
    );
\adc_data_ch1_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => RX_Byte(6),
      Q => \adc_data_ch1_reg_reg[11]_0\(3),
      R => '0'
    );
\adc_data_ch1_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => RX_Byte(7),
      Q => \adc_data_ch1_reg_reg[11]_0\(4),
      R => '0'
    );
\adc_data_ch1_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => \RX_Byte_tmp_reg__0\(0),
      Q => \adc_data_ch1_reg_reg[11]_0\(5),
      R => '0'
    );
\adc_data_ch1_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => \RX_Byte_tmp_reg__0\(1),
      Q => \adc_data_ch1_reg_reg[11]_0\(6),
      R => '0'
    );
\adc_data_ch1_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => \RX_Byte_tmp_reg__0\(2),
      Q => \adc_data_ch1_reg_reg[11]_0\(7),
      R => '0'
    );
\adc_data_ch1_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => \RX_Byte_tmp_reg__0\(3),
      Q => \adc_data_ch1_reg_reg[11]_0\(8),
      R => '0'
    );
\adc_data_ch1_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_5,
      D => \RX_Byte_tmp_reg__0\(4),
      Q => \adc_data_ch1_reg_reg[11]_0\(9),
      R => '0'
    );
\adc_data_ch2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => RX_Byte(3),
      Q => \adc_data_ch2_reg_reg[11]_0\(0),
      R => '0'
    );
\adc_data_ch2_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => \RX_Byte_tmp_reg__0\(5),
      Q => \adc_data_ch2_reg_reg[11]_0\(10),
      R => '0'
    );
\adc_data_ch2_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => \RX_Byte_tmp_reg__0\(6),
      Q => \adc_data_ch2_reg_reg[11]_0\(11),
      R => '0'
    );
\adc_data_ch2_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => RX_Byte(4),
      Q => \adc_data_ch2_reg_reg[11]_0\(1),
      R => '0'
    );
\adc_data_ch2_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => RX_Byte(5),
      Q => \adc_data_ch2_reg_reg[11]_0\(2),
      R => '0'
    );
\adc_data_ch2_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => RX_Byte(6),
      Q => \adc_data_ch2_reg_reg[11]_0\(3),
      R => '0'
    );
\adc_data_ch2_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => RX_Byte(7),
      Q => \adc_data_ch2_reg_reg[11]_0\(4),
      R => '0'
    );
\adc_data_ch2_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => \RX_Byte_tmp_reg__0\(0),
      Q => \adc_data_ch2_reg_reg[11]_0\(5),
      R => '0'
    );
\adc_data_ch2_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => \RX_Byte_tmp_reg__0\(1),
      Q => \adc_data_ch2_reg_reg[11]_0\(6),
      R => '0'
    );
\adc_data_ch2_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => \RX_Byte_tmp_reg__0\(2),
      Q => \adc_data_ch2_reg_reg[11]_0\(7),
      R => '0'
    );
\adc_data_ch2_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => \RX_Byte_tmp_reg__0\(3),
      Q => \adc_data_ch2_reg_reg[11]_0\(8),
      R => '0'
    );
\adc_data_ch2_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_6,
      D => \RX_Byte_tmp_reg__0\(4),
      Q => \adc_data_ch2_reg_reg[11]_0\(9),
      R => '0'
    );
\adc_data_ch3_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_7,
      D => RX_Byte(3),
      Q => \adc_data_ch3_reg_reg[11]_0\(0),
      R => '0'
    );
\adc_data_ch3_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_7,
      D => \RX_Byte_tmp_reg__0\(5),
      Q => \adc_data_ch3_reg_reg[11]_0\(10),
      R => '0'
    );
\adc_data_ch3_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_7,
      D => \RX_Byte_tmp_reg__0\(6),
      Q => \adc_data_ch3_reg_reg[11]_0\(11),
      R => '0'
    );
\adc_data_ch3_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_7,
      D => RX_Byte(4),
      Q => \adc_data_ch3_reg_reg[11]_0\(1),
      R => '0'
    );
\adc_data_ch3_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_7,
      D => RX_Byte(5),
      Q => \adc_data_ch3_reg_reg[11]_0\(2),
      R => '0'
    );
\adc_data_ch3_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_7,
      D => RX_Byte(6),
      Q => \adc_data_ch3_reg_reg[11]_0\(3),
      R => '0'
    );
\adc_data_ch3_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_7,
      D => RX_Byte(7),
      Q => \adc_data_ch3_reg_reg[11]_0\(4),
      R => '0'
    );
\adc_data_ch3_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_7,
      D => \RX_Byte_tmp_reg__0\(0),
      Q => \adc_data_ch3_reg_reg[11]_0\(5),
      R => '0'
    );
\adc_data_ch3_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_7,
      D => \RX_Byte_tmp_reg__0\(1),
      Q => \adc_data_ch3_reg_reg[11]_0\(6),
      R => '0'
    );
\adc_data_ch3_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_7,
      D => \RX_Byte_tmp_reg__0\(2),
      Q => \adc_data_ch3_reg_reg[11]_0\(7),
      R => '0'
    );
\adc_data_ch3_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_7,
      D => \RX_Byte_tmp_reg__0\(3),
      Q => \adc_data_ch3_reg_reg[11]_0\(8),
      R => '0'
    );
\adc_data_ch3_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => spi_master_inst_n_7,
      D => \RX_Byte_tmp_reg__0\(4),
      Q => \adc_data_ch3_reg_reg[11]_0\(9),
      R => '0'
    );
\adc_valid_ch0_reg[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \State_reg__0\(2),
      I1 => \State_reg__0\(3),
      O => \adc_valid_ch0_reg[0]_i_2__0_n_0\
    );
\adc_valid_ch0_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => spi_master_inst_n_11,
      Q => adc_valid_28v_s1,
      R => '0'
    );
\adc_valid_ch1_reg[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \State_reg__0\(2),
      I1 => \State_reg__0\(1),
      O => \adc_valid_ch1_reg[0]_i_2__0_n_0\
    );
\adc_valid_ch1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => spi_master_inst_n_12,
      Q => adc_valid_28v_s4,
      R => '0'
    );
\adc_valid_ch2_reg[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \State_reg__0\(2),
      I1 => \State_reg__0\(1),
      O => \adc_valid_ch2_reg[0]_i_2__0_n_0\
    );
\adc_valid_ch2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => spi_master_inst_n_13,
      Q => adc_valid_28v_s3,
      R => '0'
    );
\adc_valid_ch3_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \State_reg__0\(2),
      I1 => \State_reg__0\(3),
      O => \adc_valid_ch3_reg[0]_i_2_n_0\
    );
\adc_valid_ch3_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => spi_master_inst_n_14,
      Q => adc_valid_5v_s,
      R => '0'
    );
spi_master_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spi_master
     port map (
      CS_n_reg_reg => spi_master_inst_n_2,
      E(0) => spi_master_inst_n_3,
      Q(3 downto 0) => \State_reg__0\(3 downto 0),
      RX_Byte(7 downto 0) => RX_Byte(7 downto 0),
      TX_DV_reg_reg(0) => spi_master_inst_n_9,
      adc_valid_28v_s1 => adc_valid_28v_s1,
      adc_valid_28v_s3 => adc_valid_28v_s3,
      adc_valid_28v_s4 => adc_valid_28v_s4,
      adc_valid_5v_s => adc_valid_5v_s,
      \adc_valid_ch0_reg_reg[0]\ => \adc_valid_ch0_reg[0]_i_2__0_n_0\,
      \adc_valid_ch1_reg_reg[0]\ => \adc_valid_ch1_reg[0]_i_2__0_n_0\,
      \adc_valid_ch2_reg_reg[0]\ => \adc_valid_ch2_reg[0]_i_2__0_n_0\,
      \adc_valid_ch3_reg_reg[0]\ => \adc_valid_ch3_reg[0]_i_2_n_0\,
      \o_RX_Byte_reg[0]_0\(0) => Q(0),
      o_RX_DV_reg_0 => spi_master_inst_n_11,
      o_RX_DV_reg_1 => spi_master_inst_n_12,
      o_RX_DV_reg_2 => spi_master_inst_n_13,
      o_RX_DV_reg_3 => spi_master_inst_n_14,
      \r_SPI_Clk_Edges_reg[0]_0\ => \r_SPI_Clk_Edges_reg[0]\,
      \r_TX_Byte_reg[6]_0\(3 downto 1) => \TX_Byte_reg__0\(6 downto 4),
      \r_TX_Byte_reg[6]_0\(0) => \TX_Byte_reg__0\(0),
      r_TX_DV_reg_0 => TX_DV_reg_reg_n_0,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0(0) => spi_master_inst_n_4,
      s00_axi_aresetn_1(0) => spi_master_inst_n_5,
      s00_axi_aresetn_2(0) => spi_master_inst_n_6,
      s00_axi_aresetn_3(0) => spi_master_inst_n_7,
      s00_axi_aresetn_4(0) => spi_master_inst_n_8,
      s00_axi_aresetn_5 => spi_master_inst_n_10,
      spi_cs_n_1 => \^spi_cs_n_1\,
      spi_mosi_1 => spi_mosi_1,
      spi_sclk_1 => spi_sclk_1
    );
\value_reg_0[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adc_valid_28v_s1,
      I1 => oc_st_28v_s1,
      O => E(0)
    );
\value_reg_0[11]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adc_valid_28v_s3,
      I1 => oc_st_28v_s3,
      O => \adc_valid_ch2_reg_reg[0]_0\(0)
    );
\value_reg_0[11]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adc_valid_28v_s4,
      I1 => oc_st_28v_s4,
      O => \adc_valid_ch1_reg_reg[0]_0\(0)
    );
\value_reg_0[11]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => adc_valid_5v_s,
      I1 => oc_st_5v_s,
      O => \adc_valid_ch3_reg_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Current_turning_off_v1_0 is
  port (
    spi_cs_n_0 : out STD_LOGIC;
    spi_cs_n_1 : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    spi_sclk_0 : out STD_LOGIC;
    spi_sclk_1 : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    spi_mosi_0 : out STD_LOGIC;
    spi_mosi_1 : out STD_LOGIC;
    fpga_en_28v_l1 : out STD_LOGIC;
    fpga_en_28v_l2 : out STD_LOGIC;
    fpga_en_28v_s1 : out STD_LOGIC;
    fpga_en_28v_s2 : out STD_LOGIC;
    fpga_en_28v_s3 : out STD_LOGIC;
    fpga_en_28v_s4 : out STD_LOGIC;
    fpga_en_5v_s : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    som_en_28v_l1 : in STD_LOGIC;
    som_en_28v_l2 : in STD_LOGIC;
    som_en_28v_s1 : in STD_LOGIC;
    som_en_28v_s2 : in STD_LOGIC;
    som_en_28v_s3 : in STD_LOGIC;
    som_en_28v_s4 : in STD_LOGIC;
    som_en_5v_s : in STD_LOGIC;
    spi_miso_0 : in STD_LOGIC;
    spi_miso_1 : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Current_turning_off_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Current_turning_off_v1_0 is
  signal Current_turning_off_v1_0_S00_AXI_inst_n_1 : STD_LOGIC;
  signal adc_data_28v_l1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal adc_data_28v_l2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal adc_data_28v_s1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal adc_data_28v_s2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal adc_data_28v_s3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal adc_data_28v_s4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal adc_data_5v_s : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal adc_reading_fsm_inst_0_n_3 : STD_LOGIC;
  signal adc_reading_fsm_inst_0_n_4 : STD_LOGIC;
  signal adc_reading_fsm_inst_0_n_5 : STD_LOGIC;
  signal adc_reading_fsm_inst_1_n_3 : STD_LOGIC;
  signal adc_reading_fsm_inst_1_n_4 : STD_LOGIC;
  signal adc_reading_fsm_inst_1_n_5 : STD_LOGIC;
  signal adc_reading_fsm_inst_1_n_6 : STD_LOGIC;
  signal averaging_inst_0_n_0 : STD_LOGIC;
  signal averaging_inst_0_n_1 : STD_LOGIC;
  signal averaging_inst_0_n_16 : STD_LOGIC;
  signal averaging_inst_0_n_17 : STD_LOGIC;
  signal averaging_inst_0_n_18 : STD_LOGIC;
  signal averaging_inst_0_n_19 : STD_LOGIC;
  signal averaging_inst_0_n_2 : STD_LOGIC;
  signal averaging_inst_0_n_20 : STD_LOGIC;
  signal averaging_inst_0_n_21 : STD_LOGIC;
  signal averaging_inst_0_n_22 : STD_LOGIC;
  signal averaging_inst_0_n_23 : STD_LOGIC;
  signal averaging_inst_0_n_3 : STD_LOGIC;
  signal averaging_inst_1_n_0 : STD_LOGIC;
  signal averaging_inst_1_n_1 : STD_LOGIC;
  signal averaging_inst_1_n_16 : STD_LOGIC;
  signal averaging_inst_1_n_17 : STD_LOGIC;
  signal averaging_inst_1_n_18 : STD_LOGIC;
  signal averaging_inst_1_n_19 : STD_LOGIC;
  signal averaging_inst_1_n_2 : STD_LOGIC;
  signal averaging_inst_1_n_20 : STD_LOGIC;
  signal averaging_inst_1_n_21 : STD_LOGIC;
  signal averaging_inst_1_n_22 : STD_LOGIC;
  signal averaging_inst_1_n_23 : STD_LOGIC;
  signal averaging_inst_1_n_3 : STD_LOGIC;
  signal averaging_inst_2_n_0 : STD_LOGIC;
  signal averaging_inst_2_n_1 : STD_LOGIC;
  signal averaging_inst_2_n_16 : STD_LOGIC;
  signal averaging_inst_2_n_17 : STD_LOGIC;
  signal averaging_inst_2_n_18 : STD_LOGIC;
  signal averaging_inst_2_n_19 : STD_LOGIC;
  signal averaging_inst_2_n_2 : STD_LOGIC;
  signal averaging_inst_2_n_20 : STD_LOGIC;
  signal averaging_inst_2_n_21 : STD_LOGIC;
  signal averaging_inst_2_n_22 : STD_LOGIC;
  signal averaging_inst_2_n_23 : STD_LOGIC;
  signal averaging_inst_2_n_3 : STD_LOGIC;
  signal averaging_inst_3_n_0 : STD_LOGIC;
  signal averaging_inst_3_n_1 : STD_LOGIC;
  signal averaging_inst_3_n_16 : STD_LOGIC;
  signal averaging_inst_3_n_17 : STD_LOGIC;
  signal averaging_inst_3_n_18 : STD_LOGIC;
  signal averaging_inst_3_n_19 : STD_LOGIC;
  signal averaging_inst_3_n_2 : STD_LOGIC;
  signal averaging_inst_3_n_20 : STD_LOGIC;
  signal averaging_inst_3_n_21 : STD_LOGIC;
  signal averaging_inst_3_n_22 : STD_LOGIC;
  signal averaging_inst_3_n_23 : STD_LOGIC;
  signal averaging_inst_3_n_3 : STD_LOGIC;
  signal averaging_inst_4_n_0 : STD_LOGIC;
  signal averaging_inst_4_n_1 : STD_LOGIC;
  signal averaging_inst_4_n_16 : STD_LOGIC;
  signal averaging_inst_4_n_17 : STD_LOGIC;
  signal averaging_inst_4_n_18 : STD_LOGIC;
  signal averaging_inst_4_n_19 : STD_LOGIC;
  signal averaging_inst_4_n_2 : STD_LOGIC;
  signal averaging_inst_4_n_20 : STD_LOGIC;
  signal averaging_inst_4_n_21 : STD_LOGIC;
  signal averaging_inst_4_n_22 : STD_LOGIC;
  signal averaging_inst_4_n_23 : STD_LOGIC;
  signal averaging_inst_4_n_3 : STD_LOGIC;
  signal averaging_inst_5_n_0 : STD_LOGIC;
  signal averaging_inst_5_n_1 : STD_LOGIC;
  signal averaging_inst_5_n_16 : STD_LOGIC;
  signal averaging_inst_5_n_17 : STD_LOGIC;
  signal averaging_inst_5_n_18 : STD_LOGIC;
  signal averaging_inst_5_n_19 : STD_LOGIC;
  signal averaging_inst_5_n_2 : STD_LOGIC;
  signal averaging_inst_5_n_20 : STD_LOGIC;
  signal averaging_inst_5_n_21 : STD_LOGIC;
  signal averaging_inst_5_n_22 : STD_LOGIC;
  signal averaging_inst_5_n_23 : STD_LOGIC;
  signal averaging_inst_5_n_3 : STD_LOGIC;
  signal averaging_inst_6_n_0 : STD_LOGIC;
  signal averaging_inst_6_n_1 : STD_LOGIC;
  signal averaging_inst_6_n_16 : STD_LOGIC;
  signal averaging_inst_6_n_17 : STD_LOGIC;
  signal averaging_inst_6_n_18 : STD_LOGIC;
  signal averaging_inst_6_n_19 : STD_LOGIC;
  signal averaging_inst_6_n_2 : STD_LOGIC;
  signal averaging_inst_6_n_20 : STD_LOGIC;
  signal averaging_inst_6_n_21 : STD_LOGIC;
  signal averaging_inst_6_n_22 : STD_LOGIC;
  signal averaging_inst_6_n_23 : STD_LOGIC;
  signal averaging_inst_6_n_3 : STD_LOGIC;
  signal curr_thld_28v_l1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal curr_thld_28v_l2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal curr_thld_28v_s1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal curr_thld_28v_s2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal curr_thld_28v_s3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal curr_thld_28v_s4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal curr_thld_5v_s : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal delay_ms_inst_0_n_0 : STD_LOGIC;
  signal delay_ms_inst_1_n_0 : STD_LOGIC;
  signal delay_ms_inst_2_n_0 : STD_LOGIC;
  signal delay_ms_inst_3_n_0 : STD_LOGIC;
  signal delay_ms_inst_4_n_0 : STD_LOGIC;
  signal delay_ms_inst_5_n_0 : STD_LOGIC;
  signal delay_ms_inst_6_n_0 : STD_LOGIC;
  signal meas_curr_28v_l1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal meas_curr_28v_l2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal meas_curr_28v_s1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal meas_curr_28v_s2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal meas_curr_28v_s3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal meas_curr_28v_s4 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal meas_curr_5v_s : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal oc_st_28v_l1 : STD_LOGIC;
  signal oc_st_28v_l2 : STD_LOGIC;
  signal oc_st_28v_s1 : STD_LOGIC;
  signal oc_st_28v_s2 : STD_LOGIC;
  signal oc_st_28v_s3 : STD_LOGIC;
  signal oc_st_28v_s4 : STD_LOGIC;
  signal oc_st_5v_s : STD_LOGIC;
  signal spi_miso_0_sync : STD_LOGIC;
  signal spi_miso_1_sync : STD_LOGIC;
  signal sync_inst_0_n_0 : STD_LOGIC;
  signal sync_inst_0_n_1 : STD_LOGIC;
  signal sync_inst_1_n_0 : STD_LOGIC;
  signal sync_inst_1_n_1 : STD_LOGIC;
  signal sync_inst_2_n_0 : STD_LOGIC;
  signal sync_inst_2_n_1 : STD_LOGIC;
  signal sync_inst_3_n_0 : STD_LOGIC;
  signal sync_inst_3_n_1 : STD_LOGIC;
  signal sync_inst_4_n_0 : STD_LOGIC;
  signal sync_inst_4_n_1 : STD_LOGIC;
  signal sync_inst_5_n_0 : STD_LOGIC;
  signal sync_inst_5_n_1 : STD_LOGIC;
  signal sync_inst_6_n_0 : STD_LOGIC;
  signal sync_inst_6_n_1 : STD_LOGIC;
begin
Current_turning_off_v1_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Current_turning_off_v1_0_S00_AXI
     port map (
      Q(11 downto 0) => curr_thld_28v_s1(11 downto 0),
      axi_arready_reg_0 => s00_axi_arready,
      axi_awready_reg_0 => s00_axi_awready,
      \axi_rdata_reg[11]_i_3_0\(11 downto 0) => meas_curr_28v_s1(11 downto 0),
      \axi_rdata_reg[11]_i_3_1\(11 downto 0) => meas_curr_28v_l2(11 downto 0),
      \axi_rdata_reg[11]_i_3_2\(11 downto 0) => meas_curr_28v_l1(11 downto 0),
      \axi_rdata_reg[11]_i_3_3\(11 downto 0) => meas_curr_5v_s(11 downto 0),
      \axi_rdata_reg[11]_i_3_4\(11 downto 0) => meas_curr_28v_s4(11 downto 0),
      \axi_rdata_reg[11]_i_3_5\(11 downto 0) => meas_curr_28v_s3(11 downto 0),
      \axi_rdata_reg[11]_i_3_6\(11 downto 0) => meas_curr_28v_s2(11 downto 0),
      axi_wready_reg_0 => s00_axi_wready,
      oc_st_28v_l1 => oc_st_28v_l1,
      oc_st_28v_l2 => oc_st_28v_l2,
      oc_st_28v_s1 => oc_st_28v_s1,
      oc_st_28v_s2 => oc_st_28v_s2,
      oc_st_28v_s3 => oc_st_28v_s3,
      oc_st_28v_s4 => oc_st_28v_s4,
      oc_st_5v_s => oc_st_5v_s,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => Current_turning_off_v1_0_S00_AXI_inst_n_1,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(3 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      \slv_reg1_reg[11]_0\(11 downto 0) => curr_thld_28v_l1(11 downto 0),
      \slv_reg2_reg[11]_0\(11 downto 0) => curr_thld_28v_l2(11 downto 0),
      \slv_reg4_reg[11]_0\(11 downto 0) => curr_thld_28v_s2(11 downto 0),
      \slv_reg5_reg[11]_0\(11 downto 0) => curr_thld_28v_s3(11 downto 0),
      \slv_reg6_reg[11]_0\(11 downto 0) => curr_thld_28v_s4(11 downto 0),
      \slv_reg7_reg[11]_0\(11 downto 0) => curr_thld_5v_s(11 downto 0)
    );
adc_reading_fsm_inst_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adc_reading_fsm
     port map (
      E(0) => adc_reading_fsm_inst_0_n_3,
      Q(0) => spi_miso_0_sync,
      \adc_data_ch0_reg_reg[11]_0\(11 downto 0) => adc_data_28v_l2(11 downto 0),
      \adc_data_ch1_reg_reg[11]_0\(11 downto 0) => adc_data_28v_l1(11 downto 0),
      \adc_data_ch2_reg_reg[11]_0\(11 downto 0) => adc_data_28v_s2(11 downto 0),
      \adc_valid_ch0_reg_reg[0]_0\(0) => adc_reading_fsm_inst_0_n_4,
      \adc_valid_ch2_reg_reg[0]_0\(0) => adc_reading_fsm_inst_0_n_5,
      oc_st_28v_l1 => oc_st_28v_l1,
      oc_st_28v_l2 => oc_st_28v_l2,
      oc_st_28v_s2 => oc_st_28v_s2,
      \r_SPI_Clk_Edges_reg[0]\ => Current_turning_off_v1_0_S00_AXI_inst_n_1,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      spi_cs_n_0 => spi_cs_n_0,
      spi_mosi_0 => spi_mosi_0,
      spi_sclk_0 => spi_sclk_0
    );
adc_reading_fsm_inst_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_adc_reading_fsm_0
     port map (
      E(0) => adc_reading_fsm_inst_1_n_3,
      Q(0) => spi_miso_1_sync,
      \adc_data_ch0_reg_reg[11]_0\(11 downto 0) => adc_data_28v_s1(11 downto 0),
      \adc_data_ch1_reg_reg[11]_0\(11 downto 0) => adc_data_28v_s4(11 downto 0),
      \adc_data_ch2_reg_reg[11]_0\(11 downto 0) => adc_data_28v_s3(11 downto 0),
      \adc_data_ch3_reg_reg[11]_0\(11 downto 0) => adc_data_5v_s(11 downto 0),
      \adc_valid_ch1_reg_reg[0]_0\(0) => adc_reading_fsm_inst_1_n_5,
      \adc_valid_ch2_reg_reg[0]_0\(0) => adc_reading_fsm_inst_1_n_4,
      \adc_valid_ch3_reg_reg[0]_0\(0) => adc_reading_fsm_inst_1_n_6,
      oc_st_28v_s1 => oc_st_28v_s1,
      oc_st_28v_s3 => oc_st_28v_s3,
      oc_st_28v_s4 => oc_st_28v_s4,
      oc_st_5v_s => oc_st_5v_s,
      \r_SPI_Clk_Edges_reg[0]\ => Current_turning_off_v1_0_S00_AXI_inst_n_1,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      spi_cs_n_1 => spi_cs_n_1,
      spi_mosi_1 => spi_mosi_1,
      spi_sclk_1 => spi_sclk_1
    );
averaging_inst_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging
     port map (
      D(11 downto 0) => adc_data_28v_l1(11 downto 0),
      DI(3) => averaging_inst_0_n_16,
      DI(2) => averaging_inst_0_n_17,
      DI(1) => averaging_inst_0_n_18,
      DI(0) => averaging_inst_0_n_19,
      E(0) => adc_reading_fsm_inst_0_n_3,
      Q(11 downto 0) => meas_curr_28v_l1(11 downto 0),
      S(3) => averaging_inst_0_n_0,
      S(2) => averaging_inst_0_n_1,
      S(1) => averaging_inst_0_n_2,
      S(0) => averaging_inst_0_n_3,
      SR(0) => delay_ms_inst_0_n_0,
      over_thld_reg_reg(11 downto 0) => curr_thld_28v_l1(11 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \sum_reg_3_0_reg[14]_0\(1) => averaging_inst_0_n_20,
      \sum_reg_3_0_reg[14]_0\(0) => averaging_inst_0_n_21,
      \sum_reg_3_0_reg[14]_1\(1) => averaging_inst_0_n_22,
      \sum_reg_3_0_reg[14]_1\(0) => averaging_inst_0_n_23
    );
averaging_inst_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_1
     port map (
      D(11 downto 0) => adc_data_28v_l2(11 downto 0),
      DI(3) => averaging_inst_1_n_16,
      DI(2) => averaging_inst_1_n_17,
      DI(1) => averaging_inst_1_n_18,
      DI(0) => averaging_inst_1_n_19,
      E(0) => adc_reading_fsm_inst_0_n_4,
      Q(11 downto 0) => meas_curr_28v_l2(11 downto 0),
      S(3) => averaging_inst_1_n_0,
      S(2) => averaging_inst_1_n_1,
      S(1) => averaging_inst_1_n_2,
      S(0) => averaging_inst_1_n_3,
      SR(0) => delay_ms_inst_1_n_0,
      over_thld_reg_reg(11 downto 0) => curr_thld_28v_l2(11 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \sum_reg_3_0_reg[14]_0\(1) => averaging_inst_1_n_20,
      \sum_reg_3_0_reg[14]_0\(0) => averaging_inst_1_n_21,
      \sum_reg_3_0_reg[14]_1\(1) => averaging_inst_1_n_22,
      \sum_reg_3_0_reg[14]_1\(0) => averaging_inst_1_n_23
    );
averaging_inst_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_2
     port map (
      D(11 downto 0) => adc_data_28v_s1(11 downto 0),
      DI(3) => averaging_inst_2_n_16,
      DI(2) => averaging_inst_2_n_17,
      DI(1) => averaging_inst_2_n_18,
      DI(0) => averaging_inst_2_n_19,
      E(0) => adc_reading_fsm_inst_1_n_3,
      Q(11 downto 0) => meas_curr_28v_s1(11 downto 0),
      S(3) => averaging_inst_2_n_0,
      S(2) => averaging_inst_2_n_1,
      S(1) => averaging_inst_2_n_2,
      S(0) => averaging_inst_2_n_3,
      SR(0) => delay_ms_inst_2_n_0,
      over_thld_reg_reg(11 downto 0) => curr_thld_28v_s1(11 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \sum_reg_3_0_reg[14]_0\(1) => averaging_inst_2_n_20,
      \sum_reg_3_0_reg[14]_0\(0) => averaging_inst_2_n_21,
      \sum_reg_3_0_reg[14]_1\(1) => averaging_inst_2_n_22,
      \sum_reg_3_0_reg[14]_1\(0) => averaging_inst_2_n_23
    );
averaging_inst_3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_3
     port map (
      D(11 downto 0) => adc_data_28v_s2(11 downto 0),
      DI(3) => averaging_inst_3_n_16,
      DI(2) => averaging_inst_3_n_17,
      DI(1) => averaging_inst_3_n_18,
      DI(0) => averaging_inst_3_n_19,
      E(0) => adc_reading_fsm_inst_0_n_5,
      Q(11 downto 0) => meas_curr_28v_s2(11 downto 0),
      S(3) => averaging_inst_3_n_0,
      S(2) => averaging_inst_3_n_1,
      S(1) => averaging_inst_3_n_2,
      S(0) => averaging_inst_3_n_3,
      SR(0) => delay_ms_inst_3_n_0,
      over_thld_reg_reg(11 downto 0) => curr_thld_28v_s2(11 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \sum_reg_3_0_reg[14]_0\(1) => averaging_inst_3_n_20,
      \sum_reg_3_0_reg[14]_0\(0) => averaging_inst_3_n_21,
      \sum_reg_3_0_reg[14]_1\(1) => averaging_inst_3_n_22,
      \sum_reg_3_0_reg[14]_1\(0) => averaging_inst_3_n_23
    );
averaging_inst_4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_4
     port map (
      D(11 downto 0) => adc_data_28v_s3(11 downto 0),
      DI(3) => averaging_inst_4_n_16,
      DI(2) => averaging_inst_4_n_17,
      DI(1) => averaging_inst_4_n_18,
      DI(0) => averaging_inst_4_n_19,
      E(0) => adc_reading_fsm_inst_1_n_4,
      Q(11 downto 0) => meas_curr_28v_s3(11 downto 0),
      S(3) => averaging_inst_4_n_0,
      S(2) => averaging_inst_4_n_1,
      S(1) => averaging_inst_4_n_2,
      S(0) => averaging_inst_4_n_3,
      SR(0) => delay_ms_inst_4_n_0,
      over_thld_reg_reg(11 downto 0) => curr_thld_28v_s3(11 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \sum_reg_3_0_reg[14]_0\(1) => averaging_inst_4_n_20,
      \sum_reg_3_0_reg[14]_0\(0) => averaging_inst_4_n_21,
      \sum_reg_3_0_reg[14]_1\(1) => averaging_inst_4_n_22,
      \sum_reg_3_0_reg[14]_1\(0) => averaging_inst_4_n_23
    );
averaging_inst_5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_5
     port map (
      D(11 downto 0) => adc_data_28v_s4(11 downto 0),
      DI(3) => averaging_inst_5_n_16,
      DI(2) => averaging_inst_5_n_17,
      DI(1) => averaging_inst_5_n_18,
      DI(0) => averaging_inst_5_n_19,
      E(0) => adc_reading_fsm_inst_1_n_5,
      Q(11 downto 0) => meas_curr_28v_s4(11 downto 0),
      S(3) => averaging_inst_5_n_0,
      S(2) => averaging_inst_5_n_1,
      S(1) => averaging_inst_5_n_2,
      S(0) => averaging_inst_5_n_3,
      SR(0) => delay_ms_inst_5_n_0,
      over_thld_reg_reg(11 downto 0) => curr_thld_28v_s4(11 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \sum_reg_3_0_reg[14]_0\(1) => averaging_inst_5_n_20,
      \sum_reg_3_0_reg[14]_0\(0) => averaging_inst_5_n_21,
      \sum_reg_3_0_reg[14]_1\(1) => averaging_inst_5_n_22,
      \sum_reg_3_0_reg[14]_1\(0) => averaging_inst_5_n_23
    );
averaging_inst_6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_averaging_6
     port map (
      D(11 downto 0) => adc_data_5v_s(11 downto 0),
      DI(3) => averaging_inst_6_n_16,
      DI(2) => averaging_inst_6_n_17,
      DI(1) => averaging_inst_6_n_18,
      DI(0) => averaging_inst_6_n_19,
      E(0) => adc_reading_fsm_inst_1_n_6,
      Q(11 downto 0) => meas_curr_5v_s(11 downto 0),
      S(3) => averaging_inst_6_n_0,
      S(2) => averaging_inst_6_n_1,
      S(1) => averaging_inst_6_n_2,
      S(0) => averaging_inst_6_n_3,
      SR(0) => delay_ms_inst_6_n_0,
      over_thld_reg_reg(11 downto 0) => curr_thld_5v_s(11 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \sum_reg_3_0_reg[14]_0\(1) => averaging_inst_6_n_20,
      \sum_reg_3_0_reg[14]_0\(0) => averaging_inst_6_n_21,
      \sum_reg_3_0_reg[14]_1\(1) => averaging_inst_6_n_22,
      \sum_reg_3_0_reg[14]_1\(0) => averaging_inst_6_n_23
    );
comparator_inst_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator
     port map (
      DI(3) => averaging_inst_0_n_16,
      DI(2) => averaging_inst_0_n_17,
      DI(1) => averaging_inst_0_n_18,
      DI(0) => averaging_inst_0_n_19,
      S(3) => averaging_inst_0_n_0,
      S(2) => averaging_inst_0_n_1,
      S(1) => averaging_inst_0_n_2,
      S(0) => averaging_inst_0_n_3,
      oc_st_28v_l1 => oc_st_28v_l1,
      over_thld_reg_reg_0 => Current_turning_off_v1_0_S00_AXI_inst_n_1,
      over_thld_reg_reg_1(1) => averaging_inst_0_n_22,
      over_thld_reg_reg_1(0) => averaging_inst_0_n_23,
      over_thld_reg_reg_2(1) => averaging_inst_0_n_20,
      over_thld_reg_reg_2(0) => averaging_inst_0_n_21,
      s00_axi_aclk => s00_axi_aclk
    );
comparator_inst_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_7
     port map (
      DI(3) => averaging_inst_1_n_16,
      DI(2) => averaging_inst_1_n_17,
      DI(1) => averaging_inst_1_n_18,
      DI(0) => averaging_inst_1_n_19,
      S(3) => averaging_inst_1_n_0,
      S(2) => averaging_inst_1_n_1,
      S(1) => averaging_inst_1_n_2,
      S(0) => averaging_inst_1_n_3,
      oc_st_28v_l2 => oc_st_28v_l2,
      over_thld_reg_reg_0 => Current_turning_off_v1_0_S00_AXI_inst_n_1,
      over_thld_reg_reg_1(1) => averaging_inst_1_n_22,
      over_thld_reg_reg_1(0) => averaging_inst_1_n_23,
      over_thld_reg_reg_2(1) => averaging_inst_1_n_20,
      over_thld_reg_reg_2(0) => averaging_inst_1_n_21,
      s00_axi_aclk => s00_axi_aclk
    );
comparator_inst_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_8
     port map (
      DI(3) => averaging_inst_2_n_16,
      DI(2) => averaging_inst_2_n_17,
      DI(1) => averaging_inst_2_n_18,
      DI(0) => averaging_inst_2_n_19,
      S(3) => averaging_inst_2_n_0,
      S(2) => averaging_inst_2_n_1,
      S(1) => averaging_inst_2_n_2,
      S(0) => averaging_inst_2_n_3,
      oc_st_28v_s1 => oc_st_28v_s1,
      over_thld_reg_reg_0 => Current_turning_off_v1_0_S00_AXI_inst_n_1,
      over_thld_reg_reg_1(1) => averaging_inst_2_n_22,
      over_thld_reg_reg_1(0) => averaging_inst_2_n_23,
      over_thld_reg_reg_2(1) => averaging_inst_2_n_20,
      over_thld_reg_reg_2(0) => averaging_inst_2_n_21,
      s00_axi_aclk => s00_axi_aclk
    );
comparator_inst_3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_9
     port map (
      DI(3) => averaging_inst_3_n_16,
      DI(2) => averaging_inst_3_n_17,
      DI(1) => averaging_inst_3_n_18,
      DI(0) => averaging_inst_3_n_19,
      S(3) => averaging_inst_3_n_0,
      S(2) => averaging_inst_3_n_1,
      S(1) => averaging_inst_3_n_2,
      S(0) => averaging_inst_3_n_3,
      oc_st_28v_s2 => oc_st_28v_s2,
      over_thld_reg_reg_0 => Current_turning_off_v1_0_S00_AXI_inst_n_1,
      over_thld_reg_reg_1(1) => averaging_inst_3_n_22,
      over_thld_reg_reg_1(0) => averaging_inst_3_n_23,
      over_thld_reg_reg_2(1) => averaging_inst_3_n_20,
      over_thld_reg_reg_2(0) => averaging_inst_3_n_21,
      s00_axi_aclk => s00_axi_aclk
    );
comparator_inst_4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_10
     port map (
      DI(3) => averaging_inst_4_n_16,
      DI(2) => averaging_inst_4_n_17,
      DI(1) => averaging_inst_4_n_18,
      DI(0) => averaging_inst_4_n_19,
      S(3) => averaging_inst_4_n_0,
      S(2) => averaging_inst_4_n_1,
      S(1) => averaging_inst_4_n_2,
      S(0) => averaging_inst_4_n_3,
      oc_st_28v_s3 => oc_st_28v_s3,
      over_thld_reg_reg_0 => Current_turning_off_v1_0_S00_AXI_inst_n_1,
      over_thld_reg_reg_1(1) => averaging_inst_4_n_22,
      over_thld_reg_reg_1(0) => averaging_inst_4_n_23,
      over_thld_reg_reg_2(1) => averaging_inst_4_n_20,
      over_thld_reg_reg_2(0) => averaging_inst_4_n_21,
      s00_axi_aclk => s00_axi_aclk
    );
comparator_inst_5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_11
     port map (
      DI(3) => averaging_inst_5_n_16,
      DI(2) => averaging_inst_5_n_17,
      DI(1) => averaging_inst_5_n_18,
      DI(0) => averaging_inst_5_n_19,
      S(3) => averaging_inst_5_n_0,
      S(2) => averaging_inst_5_n_1,
      S(1) => averaging_inst_5_n_2,
      S(0) => averaging_inst_5_n_3,
      oc_st_28v_s4 => oc_st_28v_s4,
      over_thld_reg_reg_0 => Current_turning_off_v1_0_S00_AXI_inst_n_1,
      over_thld_reg_reg_1(1) => averaging_inst_5_n_22,
      over_thld_reg_reg_1(0) => averaging_inst_5_n_23,
      over_thld_reg_reg_2(1) => averaging_inst_5_n_20,
      over_thld_reg_reg_2(0) => averaging_inst_5_n_21,
      s00_axi_aclk => s00_axi_aclk
    );
comparator_inst_6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_comparator_12
     port map (
      DI(3) => averaging_inst_6_n_16,
      DI(2) => averaging_inst_6_n_17,
      DI(1) => averaging_inst_6_n_18,
      DI(0) => averaging_inst_6_n_19,
      S(3) => averaging_inst_6_n_0,
      S(2) => averaging_inst_6_n_1,
      S(1) => averaging_inst_6_n_2,
      S(0) => averaging_inst_6_n_3,
      oc_st_5v_s => oc_st_5v_s,
      over_thld_reg_reg_0 => Current_turning_off_v1_0_S00_AXI_inst_n_1,
      over_thld_reg_reg_1(1) => averaging_inst_6_n_22,
      over_thld_reg_reg_1(0) => averaging_inst_6_n_23,
      over_thld_reg_reg_2(1) => averaging_inst_6_n_20,
      over_thld_reg_reg_2(0) => averaging_inst_6_n_21,
      s00_axi_aclk => s00_axi_aclk
    );
delay_ms_inst_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms
     port map (
      SR(0) => sync_inst_0_n_0,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0(0) => delay_ms_inst_0_n_0
    );
delay_ms_inst_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_13
     port map (
      SR(0) => sync_inst_1_n_0,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0(0) => delay_ms_inst_1_n_0
    );
delay_ms_inst_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_14
     port map (
      SR(0) => sync_inst_2_n_0,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0(0) => delay_ms_inst_2_n_0
    );
delay_ms_inst_3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_15
     port map (
      SR(0) => sync_inst_3_n_0,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0(0) => delay_ms_inst_3_n_0
    );
delay_ms_inst_4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_16
     port map (
      SR(0) => sync_inst_4_n_0,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0(0) => delay_ms_inst_4_n_0
    );
delay_ms_inst_5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_17
     port map (
      SR(0) => sync_inst_5_n_0,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0(0) => delay_ms_inst_5_n_0
    );
delay_ms_inst_6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_delay_ms_18
     port map (
      SR(0) => sync_inst_6_n_0,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0(0) => delay_ms_inst_6_n_0
    );
fpga_out_dis_inst_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis
     port map (
      fpga_en_28v_l1 => fpga_en_28v_l1,
      fpga_output_reg_reg_0 => sync_inst_0_n_1,
      s00_axi_aclk => s00_axi_aclk
    );
fpga_out_dis_inst_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_19
     port map (
      fpga_en_28v_l2 => fpga_en_28v_l2,
      fpga_output_reg_reg_0 => sync_inst_1_n_1,
      s00_axi_aclk => s00_axi_aclk
    );
fpga_out_dis_inst_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_20
     port map (
      fpga_en_28v_s1 => fpga_en_28v_s1,
      fpga_output_reg_reg_0 => sync_inst_2_n_1,
      s00_axi_aclk => s00_axi_aclk
    );
fpga_out_dis_inst_3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_21
     port map (
      fpga_en_28v_s2 => fpga_en_28v_s2,
      fpga_output_reg_reg_0 => sync_inst_3_n_1,
      s00_axi_aclk => s00_axi_aclk
    );
fpga_out_dis_inst_4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_22
     port map (
      fpga_en_28v_s3 => fpga_en_28v_s3,
      fpga_output_reg_reg_0 => sync_inst_4_n_1,
      s00_axi_aclk => s00_axi_aclk
    );
fpga_out_dis_inst_5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_23
     port map (
      fpga_en_28v_s4 => fpga_en_28v_s4,
      fpga_output_reg_reg_0 => sync_inst_5_n_1,
      s00_axi_aclk => s00_axi_aclk
    );
fpga_out_dis_inst_6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpga_out_dis_24
     port map (
      fpga_en_5v_s => fpga_en_5v_s,
      fpga_output_reg_reg_0 => sync_inst_6_n_1,
      s00_axi_aclk => s00_axi_aclk
    );
sync_inst_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync
     port map (
      SR(0) => sync_inst_0_n_0,
      oc_st_28v_l1 => oc_st_28v_l1,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      som_en_28v_l1 => som_en_28v_l1,
      \sync_reg[0]_0\ => Current_turning_off_v1_0_S00_AXI_inst_n_1,
      \sync_reg[1]_0\ => sync_inst_0_n_1
    );
sync_inst_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_25
     port map (
      SR(0) => sync_inst_1_n_0,
      oc_st_28v_l2 => oc_st_28v_l2,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      som_en_28v_l2 => som_en_28v_l2,
      \sync_reg[0]_0\ => Current_turning_off_v1_0_S00_AXI_inst_n_1,
      \sync_reg[1]_0\ => sync_inst_1_n_1
    );
sync_inst_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_26
     port map (
      SR(0) => sync_inst_2_n_0,
      oc_st_28v_s1 => oc_st_28v_s1,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      som_en_28v_s1 => som_en_28v_s1,
      \sync_reg[0]_0\ => Current_turning_off_v1_0_S00_AXI_inst_n_1,
      \sync_reg[1]_0\ => sync_inst_2_n_1
    );
sync_inst_3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_27
     port map (
      SR(0) => sync_inst_3_n_0,
      oc_st_28v_s2 => oc_st_28v_s2,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      som_en_28v_s2 => som_en_28v_s2,
      \sync_reg[0]_0\ => Current_turning_off_v1_0_S00_AXI_inst_n_1,
      \sync_reg[1]_0\ => sync_inst_3_n_1
    );
sync_inst_4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_28
     port map (
      SR(0) => sync_inst_4_n_0,
      oc_st_28v_s3 => oc_st_28v_s3,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      som_en_28v_s3 => som_en_28v_s3,
      \sync_reg[0]_0\ => Current_turning_off_v1_0_S00_AXI_inst_n_1,
      \sync_reg[1]_0\ => sync_inst_4_n_1
    );
sync_inst_5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_29
     port map (
      SR(0) => sync_inst_5_n_0,
      oc_st_28v_s4 => oc_st_28v_s4,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      som_en_28v_s4 => som_en_28v_s4,
      \sync_reg[0]_0\ => Current_turning_off_v1_0_S00_AXI_inst_n_1,
      \sync_reg[1]_0\ => sync_inst_5_n_1
    );
sync_inst_6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_30
     port map (
      SR(0) => sync_inst_6_n_0,
      oc_st_5v_s => oc_st_5v_s,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      som_en_5v_s => som_en_5v_s,
      \sync_reg[0]_0\ => Current_turning_off_v1_0_S00_AXI_inst_n_1,
      \sync_reg[1]_0\ => sync_inst_6_n_1
    );
sync_inst_7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_31
     port map (
      Q(0) => spi_miso_0_sync,
      s00_axi_aclk => s00_axi_aclk,
      spi_miso_0 => spi_miso_0,
      \sync_reg[0]_0\ => Current_turning_off_v1_0_S00_AXI_inst_n_1
    );
sync_inst_8: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_32
     port map (
      Q(0) => spi_miso_1_sync,
      s00_axi_aclk => s00_axi_aclk,
      spi_miso_1 => spi_miso_1,
      \sync_reg[0]_0\ => Current_turning_off_v1_0_S00_AXI_inst_n_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    som_en_28v_l1 : in STD_LOGIC;
    som_en_28v_l2 : in STD_LOGIC;
    som_en_28v_s1 : in STD_LOGIC;
    som_en_28v_s2 : in STD_LOGIC;
    som_en_28v_s3 : in STD_LOGIC;
    som_en_28v_s4 : in STD_LOGIC;
    som_en_5v_s : in STD_LOGIC;
    fpga_en_28v_l1 : out STD_LOGIC;
    fpga_en_28v_l2 : out STD_LOGIC;
    fpga_en_28v_s1 : out STD_LOGIC;
    fpga_en_28v_s2 : out STD_LOGIC;
    fpga_en_28v_s3 : out STD_LOGIC;
    fpga_en_28v_s4 : out STD_LOGIC;
    fpga_en_5v_s : out STD_LOGIC;
    spi_cs_n_0 : out STD_LOGIC;
    spi_sclk_0 : out STD_LOGIC;
    spi_mosi_0 : out STD_LOGIC;
    spi_miso_0 : in STD_LOGIC;
    spi_cs_n_1 : out STD_LOGIC;
    spi_sclk_1 : out STD_LOGIC;
    spi_mosi_1 : out STD_LOGIC;
    spi_miso_1 : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_Current_turning_off_0_0,Current_turning_off_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Current_turning_off_v1_0,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_CLK_COMMON_0_axi_periph_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 16, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_CLK_COMMON_0_ax" & LF &
 "i_periph_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Current_turning_off_v1_0
     port map (
      fpga_en_28v_l1 => fpga_en_28v_l1,
      fpga_en_28v_l2 => fpga_en_28v_l2,
      fpga_en_28v_s1 => fpga_en_28v_s1,
      fpga_en_28v_s2 => fpga_en_28v_s2,
      fpga_en_28v_s3 => fpga_en_28v_s3,
      fpga_en_28v_s4 => fpga_en_28v_s4,
      fpga_en_5v_s => fpga_en_5v_s,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(5 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(5 downto 2),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      som_en_28v_l1 => som_en_28v_l1,
      som_en_28v_l2 => som_en_28v_l2,
      som_en_28v_s1 => som_en_28v_s1,
      som_en_28v_s2 => som_en_28v_s2,
      som_en_28v_s3 => som_en_28v_s3,
      som_en_28v_s4 => som_en_28v_s4,
      som_en_5v_s => som_en_5v_s,
      spi_cs_n_0 => spi_cs_n_0,
      spi_cs_n_1 => spi_cs_n_1,
      spi_miso_0 => spi_miso_0,
      spi_miso_1 => spi_miso_1,
      spi_mosi_0 => spi_mosi_0,
      spi_mosi_1 => spi_mosi_1,
      spi_sclk_0 => spi_sclk_0,
      spi_sclk_1 => spi_sclk_1
    );
end STRUCTURE;
