// Generated by CIRCT firtool-1.56.1
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module MemoryBus(
  input         auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_resp,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_mbus_clock_groups_in_member_mbus_0_clock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_mbus_clock_groups_in_member_mbus_0_reset,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_bus_xing_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]  auto_bus_xing_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_bus_xing_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_bus_xing_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [8:0]  auto_bus_xing_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [31:0] auto_bus_xing_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_bus_xing_in_a_bits_user_amba_prot_bufferable,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_bus_xing_in_a_bits_user_amba_prot_modifiable,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_bus_xing_in_a_bits_user_amba_prot_readalloc,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_bus_xing_in_a_bits_user_amba_prot_writealloc,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_bus_xing_in_a_bits_user_amba_prot_privileged,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_bus_xing_in_a_bits_user_amba_prot_secure,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_bus_xing_in_a_bits_user_amba_prot_fetch,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [7:0]  auto_bus_xing_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0] auto_bus_xing_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input         auto_bus_xing_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0] auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_strb,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_last,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_id,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0] auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_addr,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_len,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_burst,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_lock,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_cache,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_prot,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [3:0]  auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_qos,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_bus_xing_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_bus_xing_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]  auto_bus_xing_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                auto_bus_xing_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [8:0]  auto_bus_xing_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_bus_xing_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0] auto_bus_xing_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output        auto_bus_xing_in_d_bits_corrupt	// src/main/scala/diplomacy/LazyModule.scala:367:18
);

  wire        mbus_xbar_nodeIn_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mbus_xbar_nodeIn_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mbus_xbar_nodeIn_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mbus_xbar_nodeIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mbus_xbar_nodeIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mbus_xbar_nodeIn_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mbus_xbar_nodeIn_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        xbar_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] xbar_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        xbar_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [8:0]  xbar_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  xbar_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  xbar_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        xbar_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        xbar_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        xbar_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] xbar_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  xbar_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] xbar_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]  xbar_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  xbar_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  xbar_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  xbar_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        xbar_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] buffer_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [8:0]  buffer_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  buffer_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  buffer_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        mbus_xbar_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] mbus_xbar_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        mbus_xbar_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [8:0]  mbus_xbar_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  mbus_xbar_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  mbus_xbar_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        mbus_xbar_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        mbus_xbar_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        mbus_xbar_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] mbus_xbar_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  mbus_xbar_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] mbus_xbar_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]  mbus_xbar_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  mbus_xbar_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  mbus_xbar_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  mbus_xbar_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mbus_xbar_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        fixedClockNode_nodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        fixedClockNode_nodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        clockGroup_nodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        clockGroup_nodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        mbus_clock_groups_nodeOut_member_pbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        mbus_clock_groups_nodeOut_member_pbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        _coupler_to_memory_controller_port_named_axi4_auto_tl_in_a_ready;	// src/main/scala/diplomacy/LazyModule.scala:502:27
  wire        _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_valid;	// src/main/scala/diplomacy/LazyModule.scala:502:27
  wire [2:0]  _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_opcode;	// src/main/scala/diplomacy/LazyModule.scala:502:27
  wire [2:0]  _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_size;	// src/main/scala/diplomacy/LazyModule.scala:502:27
  wire [8:0]  _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_source;	// src/main/scala/diplomacy/LazyModule.scala:502:27
  wire        _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_denied;	// src/main/scala/diplomacy/LazyModule.scala:502:27
  wire [63:0] _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_data;	// src/main/scala/diplomacy/LazyModule.scala:502:27
  wire        _coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_corrupt;	// src/main/scala/diplomacy/LazyModule.scala:502:27
  wire        _picker_auto_out_a_valid;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire [2:0]  _picker_auto_out_a_bits_opcode;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire [2:0]  _picker_auto_out_a_bits_param;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire [2:0]  _picker_auto_out_a_bits_size;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire [8:0]  _picker_auto_out_a_bits_source;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire [31:0] _picker_auto_out_a_bits_address;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire [7:0]  _picker_auto_out_a_bits_mask;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire [63:0] _picker_auto_out_a_bits_data;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire        _picker_auto_out_d_ready;	// src/main/scala/tilelink/ProbePicker.scala:66:28
  wire        mbus_clock_groups_nodeIn_member_pbus_0_clock =
    auto_mbus_clock_groups_in_member_mbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mbus_clock_groups_nodeIn_member_pbus_0_reset =
    auto_mbus_clock_groups_in_member_mbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        bus_xingIn_a_valid = auto_bus_xing_in_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  bus_xingIn_a_bits_opcode = auto_bus_xing_in_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  bus_xingIn_a_bits_param = auto_bus_xing_in_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  bus_xingIn_a_bits_size = auto_bus_xing_in_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]  bus_xingIn_a_bits_source = auto_bus_xing_in_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] bus_xingIn_a_bits_address = auto_bus_xing_in_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        bus_xingIn_a_bits_user_amba_prot_bufferable =
    auto_bus_xing_in_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        bus_xingIn_a_bits_user_amba_prot_modifiable =
    auto_bus_xing_in_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        bus_xingIn_a_bits_user_amba_prot_readalloc =
    auto_bus_xing_in_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        bus_xingIn_a_bits_user_amba_prot_writealloc =
    auto_bus_xing_in_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        bus_xingIn_a_bits_user_amba_prot_privileged =
    auto_bus_xing_in_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        bus_xingIn_a_bits_user_amba_prot_secure =
    auto_bus_xing_in_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        bus_xingIn_a_bits_user_amba_prot_fetch =
    auto_bus_xing_in_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  bus_xingIn_a_bits_mask = auto_bus_xing_in_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] bus_xingIn_a_bits_data = auto_bus_xing_in_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        bus_xingIn_d_ready = auto_bus_xing_in_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  mbus_xbar_beatsBO_decode = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:221:59
  wire [2:0]  mbus_xbar_beatsBO_0 = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  mbus_xbar_beatsCI_decode = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:221:59
  wire [2:0]  mbus_xbar_beatsCI_0 = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  mbus_xbar_portsBIO_filtered_0_bits_opcode = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  mbus_xbar_portsBIO_filtered_0_bits_size = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  mbus_xbar_portsCOI_filtered_0_bits_opcode = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  mbus_xbar_portsCOI_filtered_0_bits_param = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  mbus_xbar_portsCOI_filtered_0_bits_size = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  xbar_beatsBO_decode = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:221:59
  wire [2:0]  xbar_beatsBO_0 = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  xbar_beatsCI_decode = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:221:59
  wire [2:0]  xbar_beatsCI_0 = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:222:14
  wire [2:0]  xbar_portsBIO_filtered_0_bits_opcode = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  xbar_portsBIO_filtered_0_bits_size = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  xbar_portsCOI_filtered_0_bits_opcode = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  xbar_portsCOI_filtered_0_bits_param = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  xbar_portsCOI_filtered_0_bits_size = 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_clock_groups_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31, :416:25
  wire        mbus_clock_groups_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31, :416:25
  wire        clockGroup_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31, :416:25
  wire        clockGroup_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31, :416:25
  wire        fixedClockNode_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31, :416:25
  wire        fixedClockNode_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31, :416:25
  wire        broadcast_childClock = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:412:31, :416:25
  wire        broadcast_childReset = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:414:31, :416:25
  wire        mbus_xbar_nodeOut_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        mbus_xbar_nodeOut_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        mbus_xbar_nodeOut_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        mbus_xbar_nodeOut_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        mbus_xbar_nodeOut_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        mbus_xbar_nodeOut_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        mbus_xbar_nodeOut_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        mbus_xbar_nodeOut_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        mbus_xbar_nodeOut_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        mbus_xbar_nodeIn_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mbus_xbar_nodeIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        mbus_xbar_in_0_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:155:18
  wire        mbus_xbar_in_0_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:155:18
  wire        mbus_xbar_in_0_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:155:18
  wire        mbus_xbar_in_0_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:155:18
  wire        mbus_xbar_in_0_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:155:18
  wire        mbus_xbar_in_0_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:155:18
  wire        mbus_xbar_in_0_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:155:18
  wire        mbus_xbar_in_0_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:155:18
  wire        mbus_xbar_in_0_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:155:18
  wire        mbus_xbar_out_0_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:212:19
  wire        mbus_xbar_out_0_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:212:19
  wire        mbus_xbar_out_0_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:212:19
  wire        mbus_xbar_out_0_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:212:19
  wire        mbus_xbar_out_0_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:212:19
  wire        mbus_xbar_out_0_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:212:19
  wire        mbus_xbar_out_0_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:212:19
  wire        mbus_xbar_out_0_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:212:19
  wire        mbus_xbar_out_0_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:212:19
  wire        mbus_xbar_beatsCI_opdata = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Edges.scala:103:36
  wire        mbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsAOI_filtered_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsAOI_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsBIO_filtered_0_ready = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsBIO_filtered_0_valid = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsBIO_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsCOI_filtered_0_ready = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsCOI_filtered_0_valid = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsCOI_filtered_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsCOI_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsDIO_filtered_0_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsEOI_filtered_0_ready = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsEOI_filtered_0_valid = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_portsEOI_filtered_0_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        buffer_nodeOut_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeIn_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        xbar_nodeOut_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        xbar_nodeOut_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        xbar_nodeOut_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        xbar_nodeOut_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        xbar_nodeOut_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        xbar_nodeOut_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        xbar_nodeOut_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        xbar_nodeOut_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        xbar_nodeOut_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        xbar_nodeIn_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        xbar_nodeIn_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        xbar_nodeIn_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        xbar_nodeIn_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        xbar_nodeIn_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        xbar_nodeIn_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        xbar_nodeIn_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        xbar_nodeIn_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        xbar_nodeIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        xbar_in_0_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:155:18
  wire        xbar_in_0_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:155:18
  wire        xbar_in_0_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:155:18
  wire        xbar_in_0_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:155:18
  wire        xbar_in_0_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:155:18
  wire        xbar_in_0_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:155:18
  wire        xbar_in_0_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:155:18
  wire        xbar_in_0_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:155:18
  wire        xbar_in_0_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:155:18
  wire        xbar_out_0_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:212:19
  wire        xbar_out_0_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:212:19
  wire        xbar_out_0_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:212:19
  wire        xbar_out_0_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:212:19
  wire        xbar_out_0_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:212:19
  wire        xbar_out_0_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:212:19
  wire        xbar_out_0_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:212:19
  wire        xbar_out_0_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:212:19
  wire        xbar_out_0_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:212:19
  wire        xbar_beatsCI_opdata = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Edges.scala:103:36
  wire        xbar_portsAOI_filtered_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsAOI_filtered_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsAOI_filtered_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsAOI_filtered_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsAOI_filtered_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsAOI_filtered_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsAOI_filtered_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsAOI_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsBIO_filtered_0_ready = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsBIO_filtered_0_valid = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsBIO_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsCOI_filtered_0_ready = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsCOI_filtered_0_valid = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsCOI_filtered_0_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsCOI_filtered_0_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsCOI_filtered_0_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsCOI_filtered_0_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsCOI_filtered_0_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsCOI_filtered_0_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsCOI_filtered_0_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsCOI_filtered_0_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsDIO_filtered_0_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsEOI_filtered_0_ready = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsEOI_filtered_0_valid = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_portsEOI_filtered_0_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/tilelink/Xbar.scala:348:24
  wire        bus_xingOut_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        bus_xingOut_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        bus_xingIn_a_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        bus_xingIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:416:25, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  mbus_xbar_portsBIO_filtered_0_bits_mask = 8'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [7:0]  xbar_portsBIO_filtered_0_bits_mask = 8'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  mbus_xbar_requestBOI_uncommonBits = 9'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Bundles.scala:259:74
  wire [8:0]  mbus_xbar_portsBIO_filtered_0_bits_source = 9'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  mbus_xbar_portsCOI_filtered_0_bits_source = 9'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  xbar_requestBOI_uncommonBits = 9'h0;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Bundles.scala:259:74
  wire [8:0]  xbar_portsBIO_filtered_0_bits_source = 9'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  xbar_portsCOI_filtered_0_bits_source = 9'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] mbus_xbar_portsBIO_filtered_0_bits_address = 32'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] mbus_xbar_portsCOI_filtered_0_bits_address = 32'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] xbar_portsBIO_filtered_0_bits_address = 32'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [31:0] xbar_portsCOI_filtered_0_bits_address = 32'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] mbus_xbar_portsBIO_filtered_0_bits_data = 64'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] mbus_xbar_portsCOI_filtered_0_bits_data = 64'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] xbar_portsBIO_filtered_0_bits_data = 64'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] xbar_portsCOI_filtered_0_bits_data = 64'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_requestAIO_0_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:176:23, :303:107
  wire        mbus_xbar_requestCIO_0_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:176:23, :304:107
  wire        mbus_xbar_requestBOI_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:176:23
  wire        mbus_xbar_requestDOI_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:176:23
  wire        mbus_xbar_beatsBO_opdata = 1'h1;	// src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Xbar.scala:176:23
  wire        xbar_requestAIO_0_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:176:23, :303:107
  wire        xbar_requestCIO_0_0 = 1'h1;	// src/main/scala/tilelink/Xbar.scala:176:23, :304:107
  wire        xbar_requestBOI_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:176:23
  wire        xbar_requestDOI_0_0 = 1'h1;	// src/main/scala/diplomacy/Parameters.scala:56:48, src/main/scala/tilelink/Xbar.scala:176:23
  wire        xbar_beatsBO_opdata = 1'h1;	// src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Xbar.scala:176:23
  wire [1:0]  mbus_xbar_nodeOut_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, :502:27, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/FIFOFixer.scala:146:27, src/main/scala/tilelink/ProbePicker.scala:66:28, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  mbus_xbar_nodeIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, :502:27, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/FIFOFixer.scala:146:27, src/main/scala/tilelink/ProbePicker.scala:66:28, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  mbus_xbar_in_0_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, :502:27, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/FIFOFixer.scala:146:27, src/main/scala/tilelink/ProbePicker.scala:66:28, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  mbus_xbar_out_0_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, :502:27, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/FIFOFixer.scala:146:27, src/main/scala/tilelink/ProbePicker.scala:66:28, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  mbus_xbar_portsBIO_filtered_0_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, :502:27, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/FIFOFixer.scala:146:27, src/main/scala/tilelink/ProbePicker.scala:66:28, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  mbus_xbar_portsDIO_filtered_0_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, :502:27, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/FIFOFixer.scala:146:27, src/main/scala/tilelink/ProbePicker.scala:66:28, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  buffer_nodeOut_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, :502:27, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/FIFOFixer.scala:146:27, src/main/scala/tilelink/ProbePicker.scala:66:28, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  buffer_nodeIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, :502:27, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/FIFOFixer.scala:146:27, src/main/scala/tilelink/ProbePicker.scala:66:28, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  xbar_nodeOut_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, :502:27, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/FIFOFixer.scala:146:27, src/main/scala/tilelink/ProbePicker.scala:66:28, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  xbar_nodeIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, :502:27, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/FIFOFixer.scala:146:27, src/main/scala/tilelink/ProbePicker.scala:66:28, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  xbar_in_0_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, :502:27, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/FIFOFixer.scala:146:27, src/main/scala/tilelink/ProbePicker.scala:66:28, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  xbar_out_0_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, :502:27, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/FIFOFixer.scala:146:27, src/main/scala/tilelink/ProbePicker.scala:66:28, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  xbar_portsBIO_filtered_0_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, :502:27, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/FIFOFixer.scala:146:27, src/main/scala/tilelink/ProbePicker.scala:66:28, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  xbar_portsDIO_filtered_0_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, :502:27, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/FIFOFixer.scala:146:27, src/main/scala/tilelink/ProbePicker.scala:66:28, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire        clockSinkNodeIn_clock;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]  bus_xingOut_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, :502:27, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/FIFOFixer.scala:146:27, src/main/scala/tilelink/ProbePicker.scala:66:28, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire [1:0]  bus_xingIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, :502:27, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/FIFOFixer.scala:146:27, src/main/scala/tilelink/ProbePicker.scala:66:28, src/main/scala/tilelink/Xbar.scala:155:18, :212:19, :348:24
  wire        clockSinkNodeIn_reset;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        clockGroup_nodeIn_member_sbus_0_clock =
    mbus_clock_groups_nodeOut_member_pbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        clockGroup_nodeIn_member_sbus_0_reset =
    mbus_clock_groups_nodeOut_member_pbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign mbus_clock_groups_nodeOut_member_pbus_0_clock =
    mbus_clock_groups_nodeIn_member_pbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign mbus_clock_groups_nodeOut_member_pbus_0_reset =
    mbus_clock_groups_nodeIn_member_pbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fixedClockNode_nodeIn_clock = clockGroup_nodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        fixedClockNode_nodeIn_reset = clockGroup_nodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign clockGroup_nodeOut_clock = clockGroup_nodeIn_member_sbus_0_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign clockGroup_nodeOut_reset = clockGroup_nodeIn_member_sbus_0_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign clockSinkNodeIn_clock = fixedClockNode_nodeOut_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign clockSinkNodeIn_reset = fixedClockNode_nodeOut_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign fixedClockNode_nodeOut_clock = fixedClockNode_nodeIn_clock;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign fixedClockNode_nodeOut_reset = fixedClockNode_nodeIn_reset;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        mbus_xbar_out_0_a_ready = mbus_xbar_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        mbus_xbar_out_0_a_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  mbus_xbar_out_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  mbus_xbar_out_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  mbus_xbar_out_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [8:0]  mbus_xbar_out_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] mbus_xbar_out_0_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]  mbus_xbar_out_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] mbus_xbar_out_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        mbus_xbar_out_0_d_ready;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        mbus_xbar_out_0_d_valid = mbus_xbar_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  mbus_xbar_out_0_d_bits_opcode = mbus_xbar_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  mbus_xbar_out_0_d_bits_size = mbus_xbar_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [8:0]  mbus_xbar__requestDOI_uncommonBits_T = mbus_xbar_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        mbus_xbar_out_0_d_bits_denied = mbus_xbar_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] mbus_xbar_out_0_d_bits_data = mbus_xbar_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        mbus_xbar_in_0_a_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        mbus_xbar_out_0_d_bits_corrupt = mbus_xbar_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        mbus_xbar_in_0_a_valid = mbus_xbar_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  mbus_xbar_in_0_a_bits_opcode = mbus_xbar_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  mbus_xbar_in_0_a_bits_param = mbus_xbar_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  mbus_xbar_in_0_a_bits_size = mbus_xbar_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  mbus_xbar_in_0_a_bits_source = mbus_xbar_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] mbus_xbar__requestAIO_T = mbus_xbar_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  mbus_xbar_in_0_a_bits_mask = mbus_xbar_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] mbus_xbar_in_0_a_bits_data = mbus_xbar_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        mbus_xbar_in_0_d_ready = mbus_xbar_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        mbus_xbar_in_0_d_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  mbus_xbar_in_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  mbus_xbar_in_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  mbus_xbar_in_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        mbus_xbar_in_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] mbus_xbar_in_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        mbus_xbar_in_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        mbus_xbar_portsAOI_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_nodeIn_a_ready = mbus_xbar_in_0_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        mbus_xbar_portsAOI_filtered_0_valid = mbus_xbar_in_0_a_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  mbus_xbar_portsAOI_filtered_0_bits_opcode = mbus_xbar_in_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  mbus_xbar_portsAOI_filtered_0_bits_param = mbus_xbar_in_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  mbus_xbar_portsAOI_filtered_0_bits_size = mbus_xbar_in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [8:0]  mbus_xbar_portsAOI_filtered_0_bits_source = mbus_xbar_in_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] mbus_xbar_portsAOI_filtered_0_bits_address = mbus_xbar__requestAIO_T;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  mbus_xbar_portsAOI_filtered_0_bits_mask = mbus_xbar_in_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] mbus_xbar_portsAOI_filtered_0_bits_data = mbus_xbar_in_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        mbus_xbar_portsDIO_filtered_0_ready = mbus_xbar_in_0_d_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        mbus_xbar_portsDIO_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_nodeIn_d_valid = mbus_xbar_in_0_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  mbus_xbar_portsDIO_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  mbus_xbar_nodeIn_d_bits_opcode = mbus_xbar_in_0_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  mbus_xbar_portsDIO_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  mbus_xbar_nodeIn_d_bits_size = mbus_xbar_in_0_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  mbus_xbar_portsDIO_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  mbus_xbar_nodeIn_d_bits_source = mbus_xbar_in_0_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        mbus_xbar_portsDIO_filtered_0_bits_denied;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_nodeIn_d_bits_denied = mbus_xbar_in_0_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] mbus_xbar_portsDIO_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] mbus_xbar_nodeIn_d_bits_data = mbus_xbar_in_0_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        mbus_xbar_portsDIO_filtered_0_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        mbus_xbar_nodeIn_d_bits_corrupt = mbus_xbar_in_0_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign mbus_xbar_portsAOI_filtered_0_ready = mbus_xbar_out_0_a_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        mbus_xbar_nodeOut_a_valid = mbus_xbar_out_0_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  mbus_xbar_nodeOut_a_bits_opcode = mbus_xbar_out_0_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  mbus_xbar_nodeOut_a_bits_param = mbus_xbar_out_0_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  mbus_xbar_nodeOut_a_bits_size = mbus_xbar_out_0_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [8:0]  mbus_xbar_nodeOut_a_bits_source = mbus_xbar_out_0_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] mbus_xbar_nodeOut_a_bits_address = mbus_xbar_out_0_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]  mbus_xbar_nodeOut_a_bits_mask = mbus_xbar_out_0_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] mbus_xbar_nodeOut_a_bits_data = mbus_xbar_out_0_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        mbus_xbar_nodeOut_d_ready = mbus_xbar_out_0_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign mbus_xbar_portsDIO_filtered_0_valid = mbus_xbar_out_0_d_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign mbus_xbar_portsDIO_filtered_0_bits_opcode = mbus_xbar_out_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign mbus_xbar_portsDIO_filtered_0_bits_size = mbus_xbar_out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [8:0]  mbus_xbar_requestDOI_uncommonBits = mbus_xbar__requestDOI_uncommonBits_T;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  assign mbus_xbar_portsDIO_filtered_0_bits_source = mbus_xbar__requestDOI_uncommonBits_T;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign mbus_xbar_portsDIO_filtered_0_bits_denied = mbus_xbar_out_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign mbus_xbar_portsDIO_filtered_0_bits_data = mbus_xbar_out_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign mbus_xbar_portsDIO_filtered_0_bits_corrupt = mbus_xbar_out_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [12:0] mbus_xbar__beatsAI_decode_T_1 = 13'h3F << mbus_xbar_in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [2:0]  mbus_xbar_beatsAI_decode = ~(mbus_xbar__beatsAI_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        mbus_xbar_beatsAI_opdata = ~(mbus_xbar_in_0_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  mbus_xbar_beatsAI_0 =
    mbus_xbar_beatsAI_opdata ? mbus_xbar_beatsAI_decode : 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [12:0] mbus_xbar__beatsDO_decode_T_1 = 13'h3F << mbus_xbar_out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, src/main/scala/util/package.scala:235:71
  wire [2:0]  mbus_xbar_beatsDO_decode = ~(mbus_xbar__beatsDO_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        mbus_xbar_beatsDO_opdata = mbus_xbar_out_0_d_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  mbus_xbar_beatsDO_0 =
    mbus_xbar_beatsDO_opdata ? mbus_xbar_beatsDO_decode : 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  assign mbus_xbar_in_0_a_ready = mbus_xbar_portsAOI_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign mbus_xbar_out_0_a_valid = mbus_xbar_portsAOI_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign mbus_xbar_out_0_a_bits_opcode = mbus_xbar_portsAOI_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign mbus_xbar_out_0_a_bits_param = mbus_xbar_portsAOI_filtered_0_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign mbus_xbar_out_0_a_bits_size = mbus_xbar_portsAOI_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign mbus_xbar_out_0_a_bits_source = mbus_xbar_portsAOI_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign mbus_xbar_out_0_a_bits_address = mbus_xbar_portsAOI_filtered_0_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign mbus_xbar_out_0_a_bits_mask = mbus_xbar_portsAOI_filtered_0_bits_mask;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign mbus_xbar_out_0_a_bits_data = mbus_xbar_portsAOI_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign mbus_xbar_out_0_d_ready = mbus_xbar_portsDIO_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign mbus_xbar_in_0_d_valid = mbus_xbar_portsDIO_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign mbus_xbar_in_0_d_bits_opcode = mbus_xbar_portsDIO_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign mbus_xbar_in_0_d_bits_size = mbus_xbar_portsDIO_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign mbus_xbar_in_0_d_bits_source = mbus_xbar_portsDIO_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign mbus_xbar_in_0_d_bits_denied = mbus_xbar_portsDIO_filtered_0_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign mbus_xbar_in_0_d_bits_data = mbus_xbar_portsDIO_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign mbus_xbar_in_0_d_bits_corrupt = mbus_xbar_portsDIO_filtered_0_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        buffer_nodeIn_a_ready = buffer_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        buffer_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  buffer_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  buffer_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]  buffer_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]  buffer_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0] buffer_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]  buffer_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0] buffer_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        buffer_nodeIn_d_valid = buffer_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  buffer_nodeIn_d_bits_opcode = buffer_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  buffer_nodeIn_d_bits_size = buffer_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [8:0]  buffer_nodeIn_d_bits_source = buffer_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        buffer_nodeIn_d_bits_denied = buffer_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0] buffer_nodeIn_d_bits_data = buffer_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        buffer_nodeIn_d_bits_corrupt = buffer_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        bus_xingOut_a_ready = buffer_nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        bus_xingOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_a_valid = buffer_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  bus_xingOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  buffer_nodeOut_a_bits_opcode = buffer_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  bus_xingOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  buffer_nodeOut_a_bits_param = buffer_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  bus_xingOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]  buffer_nodeOut_a_bits_size = buffer_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [8:0]  bus_xingOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [8:0]  buffer_nodeOut_a_bits_source = buffer_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [31:0] bus_xingOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0] buffer_nodeOut_a_bits_address = buffer_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        bus_xingOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_a_bits_user_amba_prot_bufferable =
    buffer_nodeIn_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        bus_xingOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_a_bits_user_amba_prot_modifiable =
    buffer_nodeIn_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        bus_xingOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_a_bits_user_amba_prot_readalloc =
    buffer_nodeIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        bus_xingOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_a_bits_user_amba_prot_writealloc =
    buffer_nodeIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        bus_xingOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_a_bits_user_amba_prot_privileged =
    buffer_nodeIn_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        bus_xingOut_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_a_bits_user_amba_prot_secure =
    buffer_nodeIn_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        bus_xingOut_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_a_bits_user_amba_prot_fetch =
    buffer_nodeIn_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [7:0]  bus_xingOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [7:0]  buffer_nodeOut_a_bits_mask = buffer_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0] bus_xingOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [63:0] buffer_nodeOut_a_bits_data = buffer_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        bus_xingOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire        buffer_nodeOut_d_ready = buffer_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        bus_xingOut_d_valid = buffer_nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  bus_xingOut_d_bits_opcode = buffer_nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  bus_xingOut_d_bits_size = buffer_nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [8:0]  bus_xingOut_d_bits_source = buffer_nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        bus_xingOut_d_bits_denied = buffer_nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0] bus_xingOut_d_bits_data = buffer_nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        bus_xingOut_d_bits_corrupt = buffer_nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        xbar_out_0_a_ready = xbar_nodeOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        xbar_out_0_a_valid;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  xbar_out_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  xbar_out_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  xbar_out_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [8:0]  xbar_out_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] xbar_out_0_a_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]  xbar_out_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] xbar_out_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        xbar_out_0_d_ready;	// src/main/scala/tilelink/Xbar.scala:212:19
  wire        xbar_out_0_d_valid = xbar_nodeOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  xbar_out_0_d_bits_opcode = xbar_nodeOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  xbar_out_0_d_bits_size = xbar_nodeOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [8:0]  xbar__requestDOI_uncommonBits_T = xbar_nodeOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        xbar_out_0_d_bits_denied = xbar_nodeOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] xbar_out_0_d_bits_data = xbar_nodeOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        xbar_in_0_a_ready;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        xbar_out_0_d_bits_corrupt = xbar_nodeOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        xbar_in_0_a_valid = xbar_nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  xbar_in_0_a_bits_opcode = xbar_nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  xbar_in_0_a_bits_param = xbar_nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  xbar_in_0_a_bits_size = xbar_nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  xbar_in_0_a_bits_source = xbar_nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [31:0] xbar__requestAIO_T = xbar_nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [7:0]  xbar_in_0_a_bits_mask = xbar_nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] xbar_in_0_a_bits_data = xbar_nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        xbar_in_0_d_ready = xbar_nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        xbar_in_0_d_valid;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  xbar_in_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  xbar_in_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  xbar_in_0_d_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        xbar_in_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] xbar_in_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        xbar_in_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18
  wire        xbar_portsAOI_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_nodeIn_a_ready = xbar_in_0_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        xbar_portsAOI_filtered_0_valid = xbar_in_0_a_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  xbar_portsAOI_filtered_0_bits_opcode = xbar_in_0_a_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  xbar_portsAOI_filtered_0_bits_param = xbar_in_0_a_bits_param;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [2:0]  xbar_portsAOI_filtered_0_bits_size = xbar_in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [8:0]  xbar_portsAOI_filtered_0_bits_source = xbar_in_0_a_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [31:0] xbar_portsAOI_filtered_0_bits_address = xbar__requestAIO_T;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [7:0]  xbar_portsAOI_filtered_0_bits_mask = xbar_in_0_a_bits_mask;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire [63:0] xbar_portsAOI_filtered_0_bits_data = xbar_in_0_a_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        xbar_portsDIO_filtered_0_ready = xbar_in_0_d_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        xbar_portsDIO_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_nodeIn_d_valid = xbar_in_0_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  xbar_portsDIO_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  xbar_nodeIn_d_bits_opcode = xbar_in_0_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  xbar_portsDIO_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [2:0]  xbar_nodeIn_d_bits_size = xbar_in_0_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [8:0]  xbar_portsDIO_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [8:0]  xbar_nodeIn_d_bits_source = xbar_in_0_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        xbar_portsDIO_filtered_0_bits_denied;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_nodeIn_d_bits_denied = xbar_in_0_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire [63:0] xbar_portsDIO_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire [63:0] xbar_nodeIn_d_bits_data = xbar_in_0_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  wire        xbar_portsDIO_filtered_0_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:348:24
  wire        xbar_nodeIn_d_bits_corrupt = xbar_in_0_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Xbar.scala:155:18
  assign xbar_portsAOI_filtered_0_ready = xbar_out_0_a_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire        xbar_nodeOut_a_valid = xbar_out_0_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  xbar_nodeOut_a_bits_opcode = xbar_out_0_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  xbar_nodeOut_a_bits_param = xbar_out_0_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  xbar_nodeOut_a_bits_size = xbar_out_0_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [8:0]  xbar_nodeOut_a_bits_source = xbar_out_0_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [31:0] xbar_nodeOut_a_bits_address = xbar_out_0_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [7:0]  xbar_nodeOut_a_bits_mask = xbar_out_0_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire [63:0] xbar_nodeOut_a_bits_data = xbar_out_0_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  wire        xbar_nodeOut_d_ready = xbar_out_0_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Xbar.scala:212:19
  assign xbar_portsDIO_filtered_0_valid = xbar_out_0_d_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign xbar_portsDIO_filtered_0_bits_opcode = xbar_out_0_d_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign xbar_portsDIO_filtered_0_bits_size = xbar_out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [8:0]  xbar_requestDOI_uncommonBits = xbar__requestDOI_uncommonBits_T;	// src/main/scala/diplomacy/Parameters.scala:52:56, src/main/scala/tilelink/Xbar.scala:212:19
  assign xbar_portsDIO_filtered_0_bits_source = xbar__requestDOI_uncommonBits_T;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign xbar_portsDIO_filtered_0_bits_denied = xbar_out_0_d_bits_denied;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign xbar_portsDIO_filtered_0_bits_data = xbar_out_0_d_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign xbar_portsDIO_filtered_0_bits_corrupt = xbar_out_0_d_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  wire [12:0] xbar__beatsAI_decode_T_1 = 13'h3F << xbar_in_0_a_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, src/main/scala/util/package.scala:235:71
  wire [2:0]  xbar_beatsAI_decode = ~(xbar__beatsAI_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        xbar_beatsAI_opdata = ~(xbar_in_0_a_bits_opcode[2]);	// src/main/scala/tilelink/Edges.scala:93:{28,37}, src/main/scala/tilelink/Xbar.scala:155:18
  wire [2:0]  xbar_beatsAI_0 = xbar_beatsAI_opdata ? xbar_beatsAI_decode : 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:93:28, :221:59, :222:14
  wire [12:0] xbar__beatsDO_decode_T_1 = 13'h3F << xbar_out_0_d_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, src/main/scala/util/package.scala:235:71
  wire [2:0]  xbar_beatsDO_decode = ~(xbar__beatsDO_decode_T_1[5:3]);	// src/main/scala/tilelink/Edges.scala:221:59, src/main/scala/util/package.scala:235:{46,71,76}
  wire        xbar_beatsDO_opdata = xbar_out_0_d_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/Xbar.scala:212:19
  wire [2:0]  xbar_beatsDO_0 = xbar_beatsDO_opdata ? xbar_beatsDO_decode : 3'h0;	// src/main/scala/tilelink/Bundles.scala:259:74, src/main/scala/tilelink/Edges.scala:107:36, :221:59, :222:14
  assign xbar_in_0_a_ready = xbar_portsAOI_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign xbar_out_0_a_valid = xbar_portsAOI_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign xbar_out_0_a_bits_opcode = xbar_portsAOI_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign xbar_out_0_a_bits_param = xbar_portsAOI_filtered_0_bits_param;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign xbar_out_0_a_bits_size = xbar_portsAOI_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign xbar_out_0_a_bits_source = xbar_portsAOI_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign xbar_out_0_a_bits_address = xbar_portsAOI_filtered_0_bits_address;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign xbar_out_0_a_bits_mask = xbar_portsAOI_filtered_0_bits_mask;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign xbar_out_0_a_bits_data = xbar_portsAOI_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign xbar_out_0_d_ready = xbar_portsDIO_filtered_0_ready;	// src/main/scala/tilelink/Xbar.scala:212:19, :348:24
  assign xbar_in_0_d_valid = xbar_portsDIO_filtered_0_valid;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign xbar_in_0_d_bits_opcode = xbar_portsDIO_filtered_0_bits_opcode;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign xbar_in_0_d_bits_size = xbar_portsDIO_filtered_0_bits_size;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign xbar_in_0_d_bits_source = xbar_portsDIO_filtered_0_bits_source;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign xbar_in_0_d_bits_denied = xbar_portsDIO_filtered_0_bits_denied;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign xbar_in_0_d_bits_data = xbar_portsDIO_filtered_0_bits_data;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  assign xbar_in_0_d_bits_corrupt = xbar_portsDIO_filtered_0_bits_corrupt;	// src/main/scala/tilelink/Xbar.scala:155:18, :348:24
  wire        childClock = clockSinkNodeIn_clock;	// src/main/scala/diplomacy/LazyModule.scala:412:31, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        childReset = clockSinkNodeIn_reset;	// src/main/scala/diplomacy/LazyModule.scala:414:31, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire        bus_xingIn_a_ready = bus_xingOut_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_nodeIn_a_valid = bus_xingOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_nodeIn_a_bits_opcode = bus_xingOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_nodeIn_a_bits_param = bus_xingOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_nodeIn_a_bits_size = bus_xingOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_nodeIn_a_bits_source = bus_xingOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_nodeIn_a_bits_address = bus_xingOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_nodeIn_a_bits_user_amba_prot_bufferable =
    bus_xingOut_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_nodeIn_a_bits_user_amba_prot_modifiable =
    bus_xingOut_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_nodeIn_a_bits_user_amba_prot_readalloc =
    bus_xingOut_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_nodeIn_a_bits_user_amba_prot_writealloc =
    bus_xingOut_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_nodeIn_a_bits_user_amba_prot_privileged =
    bus_xingOut_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_nodeIn_a_bits_user_amba_prot_secure =
    bus_xingOut_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_nodeIn_a_bits_user_amba_prot_fetch =
    bus_xingOut_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_nodeIn_a_bits_mask = bus_xingOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_nodeIn_a_bits_data = bus_xingOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign buffer_nodeIn_d_ready = bus_xingOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        bus_xingIn_d_valid = bus_xingOut_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  bus_xingIn_d_bits_opcode = bus_xingOut_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [2:0]  bus_xingIn_d_bits_size = bus_xingOut_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [8:0]  bus_xingIn_d_bits_source = bus_xingOut_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        bus_xingIn_d_bits_denied = bus_xingOut_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0] bus_xingIn_d_bits_data = bus_xingOut_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire        bus_xingIn_d_bits_corrupt = bus_xingOut_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign bus_xingOut_a_valid = bus_xingIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign bus_xingOut_a_bits_opcode = bus_xingIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign bus_xingOut_a_bits_param = bus_xingIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign bus_xingOut_a_bits_size = bus_xingIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign bus_xingOut_a_bits_source = bus_xingIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign bus_xingOut_a_bits_address = bus_xingIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign bus_xingOut_a_bits_user_amba_prot_bufferable =
    bus_xingIn_a_bits_user_amba_prot_bufferable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign bus_xingOut_a_bits_user_amba_prot_modifiable =
    bus_xingIn_a_bits_user_amba_prot_modifiable;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign bus_xingOut_a_bits_user_amba_prot_readalloc =
    bus_xingIn_a_bits_user_amba_prot_readalloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign bus_xingOut_a_bits_user_amba_prot_writealloc =
    bus_xingIn_a_bits_user_amba_prot_writealloc;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign bus_xingOut_a_bits_user_amba_prot_privileged =
    bus_xingIn_a_bits_user_amba_prot_privileged;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign bus_xingOut_a_bits_user_amba_prot_secure =
    bus_xingIn_a_bits_user_amba_prot_secure;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign bus_xingOut_a_bits_user_amba_prot_fetch = bus_xingIn_a_bits_user_amba_prot_fetch;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign bus_xingOut_a_bits_mask = bus_xingIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign bus_xingOut_a_bits_data = bus_xingIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign bus_xingOut_d_ready = bus_xingIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  TLFIFOFixer_4 fixer (	// src/main/scala/tilelink/FIFOFixer.scala:146:27
    .clock                                     (childClock),	// src/main/scala/diplomacy/LazyModule.scala:412:31
    .reset                                     (childReset),	// src/main/scala/diplomacy/LazyModule.scala:414:31
    .auto_in_a_valid                           (buffer_nodeOut_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_opcode                     (buffer_nodeOut_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_param                      (buffer_nodeOut_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_size                       (buffer_nodeOut_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_source                     (buffer_nodeOut_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_address                    (buffer_nodeOut_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_user_amba_prot_bufferable
      (buffer_nodeOut_a_bits_user_amba_prot_bufferable),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_user_amba_prot_modifiable
      (buffer_nodeOut_a_bits_user_amba_prot_modifiable),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_user_amba_prot_readalloc
      (buffer_nodeOut_a_bits_user_amba_prot_readalloc),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_user_amba_prot_writealloc
      (buffer_nodeOut_a_bits_user_amba_prot_writealloc),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_user_amba_prot_privileged
      (buffer_nodeOut_a_bits_user_amba_prot_privileged),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_user_amba_prot_secure
      (buffer_nodeOut_a_bits_user_amba_prot_secure),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_user_amba_prot_fetch
      (buffer_nodeOut_a_bits_user_amba_prot_fetch),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_mask                       (buffer_nodeOut_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_data                       (buffer_nodeOut_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_d_ready                           (buffer_nodeOut_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_a_ready                          (mbus_xbar_nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_valid                          (mbus_xbar_nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_opcode                    (mbus_xbar_nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_size                      (mbus_xbar_nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_source                    (mbus_xbar_nodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_denied                    (mbus_xbar_nodeIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_data                      (mbus_xbar_nodeIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_out_d_bits_corrupt                   (mbus_xbar_nodeIn_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_in_a_ready                           (buffer_nodeOut_a_ready),
    .auto_in_d_valid                           (buffer_nodeOut_d_valid),
    .auto_in_d_bits_opcode                     (buffer_nodeOut_d_bits_opcode),
    .auto_in_d_bits_size                       (buffer_nodeOut_d_bits_size),
    .auto_in_d_bits_source                     (buffer_nodeOut_d_bits_source),
    .auto_in_d_bits_denied                     (buffer_nodeOut_d_bits_denied),
    .auto_in_d_bits_data                       (buffer_nodeOut_d_bits_data),
    .auto_in_d_bits_corrupt                    (buffer_nodeOut_d_bits_corrupt),
    .auto_out_a_valid                          (mbus_xbar_nodeIn_a_valid),
    .auto_out_a_bits_opcode                    (mbus_xbar_nodeIn_a_bits_opcode),
    .auto_out_a_bits_param                     (mbus_xbar_nodeIn_a_bits_param),
    .auto_out_a_bits_size                      (mbus_xbar_nodeIn_a_bits_size),
    .auto_out_a_bits_source                    (mbus_xbar_nodeIn_a_bits_source),
    .auto_out_a_bits_address                   (mbus_xbar_nodeIn_a_bits_address),
    .auto_out_a_bits_user_amba_prot_bufferable
      (mbus_xbar_nodeIn_a_bits_user_amba_prot_bufferable),
    .auto_out_a_bits_user_amba_prot_modifiable
      (mbus_xbar_nodeIn_a_bits_user_amba_prot_modifiable),
    .auto_out_a_bits_user_amba_prot_readalloc
      (mbus_xbar_nodeIn_a_bits_user_amba_prot_readalloc),
    .auto_out_a_bits_user_amba_prot_writealloc
      (mbus_xbar_nodeIn_a_bits_user_amba_prot_writealloc),
    .auto_out_a_bits_user_amba_prot_privileged
      (mbus_xbar_nodeIn_a_bits_user_amba_prot_privileged),
    .auto_out_a_bits_user_amba_prot_secure
      (mbus_xbar_nodeIn_a_bits_user_amba_prot_secure),
    .auto_out_a_bits_user_amba_prot_fetch
      (mbus_xbar_nodeIn_a_bits_user_amba_prot_fetch),
    .auto_out_a_bits_mask                      (mbus_xbar_nodeIn_a_bits_mask),
    .auto_out_a_bits_data                      (mbus_xbar_nodeIn_a_bits_data),
    .auto_out_d_ready                          (mbus_xbar_nodeIn_d_ready)
  );
  ProbePicker picker (	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .clock                   (childClock),	// src/main/scala/diplomacy/LazyModule.scala:412:31
    .reset                   (childReset),	// src/main/scala/diplomacy/LazyModule.scala:414:31
    .auto_in_a_valid         (mbus_xbar_nodeOut_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_opcode   (mbus_xbar_nodeOut_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_param    (mbus_xbar_nodeOut_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_size     (mbus_xbar_nodeOut_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_source   (mbus_xbar_nodeOut_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_address  (mbus_xbar_nodeOut_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_mask     (mbus_xbar_nodeOut_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_a_bits_data     (mbus_xbar_nodeOut_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_in_d_ready         (mbus_xbar_nodeOut_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_out_a_ready
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_a_ready),	// src/main/scala/diplomacy/LazyModule.scala:502:27
    .auto_out_d_valid
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_valid),	// src/main/scala/diplomacy/LazyModule.scala:502:27
    .auto_out_d_bits_opcode
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_opcode),	// src/main/scala/diplomacy/LazyModule.scala:502:27
    .auto_out_d_bits_size
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_size),	// src/main/scala/diplomacy/LazyModule.scala:502:27
    .auto_out_d_bits_source
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_source),	// src/main/scala/diplomacy/LazyModule.scala:502:27
    .auto_out_d_bits_denied
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_denied),	// src/main/scala/diplomacy/LazyModule.scala:502:27
    .auto_out_d_bits_data
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_data),	// src/main/scala/diplomacy/LazyModule.scala:502:27
    .auto_out_d_bits_corrupt
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_corrupt),	// src/main/scala/diplomacy/LazyModule.scala:502:27
    .auto_in_a_ready         (mbus_xbar_nodeOut_a_ready),
    .auto_in_d_valid         (mbus_xbar_nodeOut_d_valid),
    .auto_in_d_bits_opcode   (mbus_xbar_nodeOut_d_bits_opcode),
    .auto_in_d_bits_size     (mbus_xbar_nodeOut_d_bits_size),
    .auto_in_d_bits_source   (mbus_xbar_nodeOut_d_bits_source),
    .auto_in_d_bits_denied   (mbus_xbar_nodeOut_d_bits_denied),
    .auto_in_d_bits_data     (mbus_xbar_nodeOut_d_bits_data),
    .auto_in_d_bits_corrupt  (mbus_xbar_nodeOut_d_bits_corrupt),
    .auto_out_a_valid        (_picker_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_picker_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_picker_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_picker_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_picker_auto_out_a_bits_source),
    .auto_out_a_bits_address (_picker_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_picker_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_picker_auto_out_a_bits_data),
    .auto_out_d_ready        (_picker_auto_out_d_ready)
  );
  TLInterconnectCoupler_12 coupler_to_memory_controller_port_named_axi4 (	// src/main/scala/diplomacy/LazyModule.scala:502:27
    .clock                           (childClock),	// src/main/scala/diplomacy/LazyModule.scala:412:31
    .reset                           (childReset),	// src/main/scala/diplomacy/LazyModule.scala:414:31
    .auto_widget_in_a_valid          (xbar_nodeOut_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_widget_in_a_bits_opcode    (xbar_nodeOut_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_widget_in_a_bits_param     (xbar_nodeOut_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_widget_in_a_bits_size      (xbar_nodeOut_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_widget_in_a_bits_source    (xbar_nodeOut_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_widget_in_a_bits_address   (xbar_nodeOut_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_widget_in_a_bits_mask      (xbar_nodeOut_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_widget_in_a_bits_data      (xbar_nodeOut_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_widget_in_d_ready          (xbar_nodeOut_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .auto_axi4yank_out_aw_ready
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_ready),
    .auto_axi4yank_out_w_ready
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_ready),
    .auto_axi4yank_out_b_valid
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_valid),
    .auto_axi4yank_out_b_bits_id
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_id),
    .auto_axi4yank_out_b_bits_resp
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_resp),
    .auto_axi4yank_out_ar_ready
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_ready),
    .auto_axi4yank_out_r_valid
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_valid),
    .auto_axi4yank_out_r_bits_id
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_id),
    .auto_axi4yank_out_r_bits_data
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_data),
    .auto_axi4yank_out_r_bits_resp
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_resp),
    .auto_axi4yank_out_r_bits_last
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_last),
    .auto_tl_in_a_valid              (_picker_auto_out_a_valid),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_tl_in_a_bits_opcode        (_picker_auto_out_a_bits_opcode),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_tl_in_a_bits_param         (_picker_auto_out_a_bits_param),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_tl_in_a_bits_size          (_picker_auto_out_a_bits_size),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_tl_in_a_bits_source        (_picker_auto_out_a_bits_source),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_tl_in_a_bits_address       (_picker_auto_out_a_bits_address),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_tl_in_a_bits_mask          (_picker_auto_out_a_bits_mask),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_tl_in_a_bits_data          (_picker_auto_out_a_bits_data),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_tl_in_d_ready              (_picker_auto_out_d_ready),	// src/main/scala/tilelink/ProbePicker.scala:66:28
    .auto_tl_out_a_ready             (xbar_nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_tl_out_d_valid             (xbar_nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_tl_out_d_bits_opcode       (xbar_nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_tl_out_d_bits_size         (xbar_nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_tl_out_d_bits_source       (xbar_nodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_tl_out_d_bits_denied       (xbar_nodeIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_tl_out_d_bits_data         (xbar_nodeIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_tl_out_d_bits_corrupt      (xbar_nodeIn_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .auto_widget_in_a_ready          (xbar_nodeOut_a_ready),
    .auto_widget_in_d_valid          (xbar_nodeOut_d_valid),
    .auto_widget_in_d_bits_opcode    (xbar_nodeOut_d_bits_opcode),
    .auto_widget_in_d_bits_size      (xbar_nodeOut_d_bits_size),
    .auto_widget_in_d_bits_source    (xbar_nodeOut_d_bits_source),
    .auto_widget_in_d_bits_denied    (xbar_nodeOut_d_bits_denied),
    .auto_widget_in_d_bits_data      (xbar_nodeOut_d_bits_data),
    .auto_widget_in_d_bits_corrupt   (xbar_nodeOut_d_bits_corrupt),
    .auto_axi4yank_out_aw_valid
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_valid),
    .auto_axi4yank_out_aw_bits_id
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_id),
    .auto_axi4yank_out_aw_bits_addr
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_addr),
    .auto_axi4yank_out_aw_bits_len
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_len),
    .auto_axi4yank_out_aw_bits_size
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_size),
    .auto_axi4yank_out_aw_bits_burst
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_burst),
    .auto_axi4yank_out_aw_bits_lock
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_lock),
    .auto_axi4yank_out_aw_bits_cache
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_cache),
    .auto_axi4yank_out_aw_bits_prot
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_prot),
    .auto_axi4yank_out_aw_bits_qos
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_qos),
    .auto_axi4yank_out_w_valid
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_valid),
    .auto_axi4yank_out_w_bits_data
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_data),
    .auto_axi4yank_out_w_bits_strb
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_strb),
    .auto_axi4yank_out_w_bits_last
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_last),
    .auto_axi4yank_out_b_ready
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_ready),
    .auto_axi4yank_out_ar_valid
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_valid),
    .auto_axi4yank_out_ar_bits_id
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_id),
    .auto_axi4yank_out_ar_bits_addr
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_addr),
    .auto_axi4yank_out_ar_bits_len
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_len),
    .auto_axi4yank_out_ar_bits_size
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_size),
    .auto_axi4yank_out_ar_bits_burst
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_burst),
    .auto_axi4yank_out_ar_bits_lock
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_lock),
    .auto_axi4yank_out_ar_bits_cache
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_cache),
    .auto_axi4yank_out_ar_bits_prot
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_prot),
    .auto_axi4yank_out_ar_bits_qos
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_qos),
    .auto_axi4yank_out_r_ready
      (auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_ready),
    .auto_tl_in_a_ready
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_a_ready),
    .auto_tl_in_d_valid
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_valid),
    .auto_tl_in_d_bits_opcode
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_opcode),
    .auto_tl_in_d_bits_size
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_size),
    .auto_tl_in_d_bits_source
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_source),
    .auto_tl_in_d_bits_denied
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_denied),
    .auto_tl_in_d_bits_data
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_data),
    .auto_tl_in_d_bits_corrupt
      (_coupler_to_memory_controller_port_named_axi4_auto_tl_in_d_bits_corrupt),
    .auto_tl_out_a_valid             (xbar_nodeIn_a_valid),
    .auto_tl_out_a_bits_opcode       (xbar_nodeIn_a_bits_opcode),
    .auto_tl_out_a_bits_param        (xbar_nodeIn_a_bits_param),
    .auto_tl_out_a_bits_size         (xbar_nodeIn_a_bits_size),
    .auto_tl_out_a_bits_source       (xbar_nodeIn_a_bits_source),
    .auto_tl_out_a_bits_address      (xbar_nodeIn_a_bits_address),
    .auto_tl_out_a_bits_mask         (xbar_nodeIn_a_bits_mask),
    .auto_tl_out_a_bits_data         (xbar_nodeIn_a_bits_data),
    .auto_tl_out_d_ready             (xbar_nodeIn_d_ready)
  );
  assign auto_bus_xing_in_a_ready = bus_xingIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_bus_xing_in_d_valid = bus_xingIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_bus_xing_in_d_bits_opcode = bus_xingIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_bus_xing_in_d_bits_size = bus_xingIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_bus_xing_in_d_bits_source = bus_xingIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_bus_xing_in_d_bits_denied = bus_xingIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_bus_xing_in_d_bits_data = bus_xingIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign auto_bus_xing_in_d_bits_corrupt = bus_xingIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
endmodule

